-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.
--SD1_ram_block1a0 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a0 at M10K_X26_Y4_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 40, Port B Depth: 8, Port B Width: 40
--Port A Logical Depth: 8, Port A Logical Width: 32, Port B Logical Depth: 8, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
SD1_ram_block1a0_PORT_A_data_in = BUS(TD1_d_writedata[0], TD1_d_writedata[1], TD1_d_writedata[2], TD1_d_writedata[3], TD1_d_writedata[4], TD1_d_writedata[5], TD1_d_writedata[6], TD1_d_writedata[7], TD1_d_writedata[8], TD1_d_writedata[9], TD1_d_writedata[10], TD1_d_writedata[11], TD1_d_writedata[12], TD1_d_writedata[13], TD1_d_writedata[14], TD1_d_writedata[15], TD1_d_writedata[16], TD1_d_writedata[17], TD1_d_writedata[18], TD1_d_writedata[19], TD1_d_writedata[20], TD1_d_writedata[21], TD1_d_writedata[22], TD1_d_writedata[23], TD1_d_writedata[24], TD1_d_writedata[25], TD1_d_writedata[26], TD1_d_writedata[27], TD1_d_writedata[28], TD1_d_writedata[29], TD1_d_writedata[30], TD1_d_writedata[31], , , , , , , , );
SD1_ram_block1a0_PORT_A_data_in_reg = DFFE(SD1_ram_block1a0_PORT_A_data_in, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_address = BUS(TD1_W_alu_result[2], TD1_W_alu_result[3], TD1_W_alu_result[4]);
SD1_ram_block1a0_PORT_A_address_reg = DFFE(SD1_ram_block1a0_PORT_A_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_address = BUS(A1L1, A1L2, A1L3);
SD1_ram_block1a0_PORT_B_address_reg = DFFE(SD1_ram_block1a0_PORT_B_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_write_enable = AC1L124;
SD1_ram_block1a0_PORT_A_write_enable_reg = DFFE(SD1_ram_block1a0_PORT_A_write_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_read_enable = VCC;
SD1_ram_block1a0_PORT_B_read_enable_reg = DFFE(SD1_ram_block1a0_PORT_B_read_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_clock_0 = GLOBAL(A1L28);
SD1_ram_block1a0_PORT_B_data_out = MEMORY(SD1_ram_block1a0_PORT_A_data_in_reg, , SD1_ram_block1a0_PORT_A_address_reg, SD1_ram_block1a0_PORT_B_address_reg, SD1_ram_block1a0_PORT_A_write_enable_reg, , , SD1_ram_block1a0_PORT_B_read_enable_reg, , , SD1_ram_block1a0_clock_0, , , , , , , );
SD1_ram_block1a0 = SD1_ram_block1a0_PORT_B_data_out[0];

--SD1_ram_block1a31 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a31 at M10K_X26_Y4_N0
SD1_ram_block1a0_PORT_A_data_in = BUS(TD1_d_writedata[0], TD1_d_writedata[1], TD1_d_writedata[2], TD1_d_writedata[3], TD1_d_writedata[4], TD1_d_writedata[5], TD1_d_writedata[6], TD1_d_writedata[7], TD1_d_writedata[8], TD1_d_writedata[9], TD1_d_writedata[10], TD1_d_writedata[11], TD1_d_writedata[12], TD1_d_writedata[13], TD1_d_writedata[14], TD1_d_writedata[15], TD1_d_writedata[16], TD1_d_writedata[17], TD1_d_writedata[18], TD1_d_writedata[19], TD1_d_writedata[20], TD1_d_writedata[21], TD1_d_writedata[22], TD1_d_writedata[23], TD1_d_writedata[24], TD1_d_writedata[25], TD1_d_writedata[26], TD1_d_writedata[27], TD1_d_writedata[28], TD1_d_writedata[29], TD1_d_writedata[30], TD1_d_writedata[31], , , , , , , , );
SD1_ram_block1a0_PORT_A_data_in_reg = DFFE(SD1_ram_block1a0_PORT_A_data_in, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_address = BUS(TD1_W_alu_result[2], TD1_W_alu_result[3], TD1_W_alu_result[4]);
SD1_ram_block1a0_PORT_A_address_reg = DFFE(SD1_ram_block1a0_PORT_A_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_address = BUS(A1L1, A1L2, A1L3);
SD1_ram_block1a0_PORT_B_address_reg = DFFE(SD1_ram_block1a0_PORT_B_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_write_enable = AC1L124;
SD1_ram_block1a0_PORT_A_write_enable_reg = DFFE(SD1_ram_block1a0_PORT_A_write_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_read_enable = VCC;
SD1_ram_block1a0_PORT_B_read_enable_reg = DFFE(SD1_ram_block1a0_PORT_B_read_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_clock_0 = GLOBAL(A1L28);
SD1_ram_block1a0_PORT_B_data_out = MEMORY(SD1_ram_block1a0_PORT_A_data_in_reg, , SD1_ram_block1a0_PORT_A_address_reg, SD1_ram_block1a0_PORT_B_address_reg, SD1_ram_block1a0_PORT_A_write_enable_reg, , , SD1_ram_block1a0_PORT_B_read_enable_reg, , , SD1_ram_block1a0_clock_0, , , , , , , );
SD1_ram_block1a31 = SD1_ram_block1a0_PORT_B_data_out[31];

--SD1_ram_block1a30 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a30 at M10K_X26_Y4_N0
SD1_ram_block1a0_PORT_A_data_in = BUS(TD1_d_writedata[0], TD1_d_writedata[1], TD1_d_writedata[2], TD1_d_writedata[3], TD1_d_writedata[4], TD1_d_writedata[5], TD1_d_writedata[6], TD1_d_writedata[7], TD1_d_writedata[8], TD1_d_writedata[9], TD1_d_writedata[10], TD1_d_writedata[11], TD1_d_writedata[12], TD1_d_writedata[13], TD1_d_writedata[14], TD1_d_writedata[15], TD1_d_writedata[16], TD1_d_writedata[17], TD1_d_writedata[18], TD1_d_writedata[19], TD1_d_writedata[20], TD1_d_writedata[21], TD1_d_writedata[22], TD1_d_writedata[23], TD1_d_writedata[24], TD1_d_writedata[25], TD1_d_writedata[26], TD1_d_writedata[27], TD1_d_writedata[28], TD1_d_writedata[29], TD1_d_writedata[30], TD1_d_writedata[31], , , , , , , , );
SD1_ram_block1a0_PORT_A_data_in_reg = DFFE(SD1_ram_block1a0_PORT_A_data_in, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_address = BUS(TD1_W_alu_result[2], TD1_W_alu_result[3], TD1_W_alu_result[4]);
SD1_ram_block1a0_PORT_A_address_reg = DFFE(SD1_ram_block1a0_PORT_A_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_address = BUS(A1L1, A1L2, A1L3);
SD1_ram_block1a0_PORT_B_address_reg = DFFE(SD1_ram_block1a0_PORT_B_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_write_enable = AC1L124;
SD1_ram_block1a0_PORT_A_write_enable_reg = DFFE(SD1_ram_block1a0_PORT_A_write_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_read_enable = VCC;
SD1_ram_block1a0_PORT_B_read_enable_reg = DFFE(SD1_ram_block1a0_PORT_B_read_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_clock_0 = GLOBAL(A1L28);
SD1_ram_block1a0_PORT_B_data_out = MEMORY(SD1_ram_block1a0_PORT_A_data_in_reg, , SD1_ram_block1a0_PORT_A_address_reg, SD1_ram_block1a0_PORT_B_address_reg, SD1_ram_block1a0_PORT_A_write_enable_reg, , , SD1_ram_block1a0_PORT_B_read_enable_reg, , , SD1_ram_block1a0_clock_0, , , , , , , );
SD1_ram_block1a30 = SD1_ram_block1a0_PORT_B_data_out[30];

--SD1_ram_block1a29 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a29 at M10K_X26_Y4_N0
SD1_ram_block1a0_PORT_A_data_in = BUS(TD1_d_writedata[0], TD1_d_writedata[1], TD1_d_writedata[2], TD1_d_writedata[3], TD1_d_writedata[4], TD1_d_writedata[5], TD1_d_writedata[6], TD1_d_writedata[7], TD1_d_writedata[8], TD1_d_writedata[9], TD1_d_writedata[10], TD1_d_writedata[11], TD1_d_writedata[12], TD1_d_writedata[13], TD1_d_writedata[14], TD1_d_writedata[15], TD1_d_writedata[16], TD1_d_writedata[17], TD1_d_writedata[18], TD1_d_writedata[19], TD1_d_writedata[20], TD1_d_writedata[21], TD1_d_writedata[22], TD1_d_writedata[23], TD1_d_writedata[24], TD1_d_writedata[25], TD1_d_writedata[26], TD1_d_writedata[27], TD1_d_writedata[28], TD1_d_writedata[29], TD1_d_writedata[30], TD1_d_writedata[31], , , , , , , , );
SD1_ram_block1a0_PORT_A_data_in_reg = DFFE(SD1_ram_block1a0_PORT_A_data_in, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_address = BUS(TD1_W_alu_result[2], TD1_W_alu_result[3], TD1_W_alu_result[4]);
SD1_ram_block1a0_PORT_A_address_reg = DFFE(SD1_ram_block1a0_PORT_A_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_address = BUS(A1L1, A1L2, A1L3);
SD1_ram_block1a0_PORT_B_address_reg = DFFE(SD1_ram_block1a0_PORT_B_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_write_enable = AC1L124;
SD1_ram_block1a0_PORT_A_write_enable_reg = DFFE(SD1_ram_block1a0_PORT_A_write_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_read_enable = VCC;
SD1_ram_block1a0_PORT_B_read_enable_reg = DFFE(SD1_ram_block1a0_PORT_B_read_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_clock_0 = GLOBAL(A1L28);
SD1_ram_block1a0_PORT_B_data_out = MEMORY(SD1_ram_block1a0_PORT_A_data_in_reg, , SD1_ram_block1a0_PORT_A_address_reg, SD1_ram_block1a0_PORT_B_address_reg, SD1_ram_block1a0_PORT_A_write_enable_reg, , , SD1_ram_block1a0_PORT_B_read_enable_reg, , , SD1_ram_block1a0_clock_0, , , , , , , );
SD1_ram_block1a29 = SD1_ram_block1a0_PORT_B_data_out[29];

--SD1_ram_block1a28 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a28 at M10K_X26_Y4_N0
SD1_ram_block1a0_PORT_A_data_in = BUS(TD1_d_writedata[0], TD1_d_writedata[1], TD1_d_writedata[2], TD1_d_writedata[3], TD1_d_writedata[4], TD1_d_writedata[5], TD1_d_writedata[6], TD1_d_writedata[7], TD1_d_writedata[8], TD1_d_writedata[9], TD1_d_writedata[10], TD1_d_writedata[11], TD1_d_writedata[12], TD1_d_writedata[13], TD1_d_writedata[14], TD1_d_writedata[15], TD1_d_writedata[16], TD1_d_writedata[17], TD1_d_writedata[18], TD1_d_writedata[19], TD1_d_writedata[20], TD1_d_writedata[21], TD1_d_writedata[22], TD1_d_writedata[23], TD1_d_writedata[24], TD1_d_writedata[25], TD1_d_writedata[26], TD1_d_writedata[27], TD1_d_writedata[28], TD1_d_writedata[29], TD1_d_writedata[30], TD1_d_writedata[31], , , , , , , , );
SD1_ram_block1a0_PORT_A_data_in_reg = DFFE(SD1_ram_block1a0_PORT_A_data_in, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_address = BUS(TD1_W_alu_result[2], TD1_W_alu_result[3], TD1_W_alu_result[4]);
SD1_ram_block1a0_PORT_A_address_reg = DFFE(SD1_ram_block1a0_PORT_A_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_address = BUS(A1L1, A1L2, A1L3);
SD1_ram_block1a0_PORT_B_address_reg = DFFE(SD1_ram_block1a0_PORT_B_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_write_enable = AC1L124;
SD1_ram_block1a0_PORT_A_write_enable_reg = DFFE(SD1_ram_block1a0_PORT_A_write_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_read_enable = VCC;
SD1_ram_block1a0_PORT_B_read_enable_reg = DFFE(SD1_ram_block1a0_PORT_B_read_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_clock_0 = GLOBAL(A1L28);
SD1_ram_block1a0_PORT_B_data_out = MEMORY(SD1_ram_block1a0_PORT_A_data_in_reg, , SD1_ram_block1a0_PORT_A_address_reg, SD1_ram_block1a0_PORT_B_address_reg, SD1_ram_block1a0_PORT_A_write_enable_reg, , , SD1_ram_block1a0_PORT_B_read_enable_reg, , , SD1_ram_block1a0_clock_0, , , , , , , );
SD1_ram_block1a28 = SD1_ram_block1a0_PORT_B_data_out[28];

--SD1_ram_block1a27 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a27 at M10K_X26_Y4_N0
SD1_ram_block1a0_PORT_A_data_in = BUS(TD1_d_writedata[0], TD1_d_writedata[1], TD1_d_writedata[2], TD1_d_writedata[3], TD1_d_writedata[4], TD1_d_writedata[5], TD1_d_writedata[6], TD1_d_writedata[7], TD1_d_writedata[8], TD1_d_writedata[9], TD1_d_writedata[10], TD1_d_writedata[11], TD1_d_writedata[12], TD1_d_writedata[13], TD1_d_writedata[14], TD1_d_writedata[15], TD1_d_writedata[16], TD1_d_writedata[17], TD1_d_writedata[18], TD1_d_writedata[19], TD1_d_writedata[20], TD1_d_writedata[21], TD1_d_writedata[22], TD1_d_writedata[23], TD1_d_writedata[24], TD1_d_writedata[25], TD1_d_writedata[26], TD1_d_writedata[27], TD1_d_writedata[28], TD1_d_writedata[29], TD1_d_writedata[30], TD1_d_writedata[31], , , , , , , , );
SD1_ram_block1a0_PORT_A_data_in_reg = DFFE(SD1_ram_block1a0_PORT_A_data_in, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_address = BUS(TD1_W_alu_result[2], TD1_W_alu_result[3], TD1_W_alu_result[4]);
SD1_ram_block1a0_PORT_A_address_reg = DFFE(SD1_ram_block1a0_PORT_A_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_address = BUS(A1L1, A1L2, A1L3);
SD1_ram_block1a0_PORT_B_address_reg = DFFE(SD1_ram_block1a0_PORT_B_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_write_enable = AC1L124;
SD1_ram_block1a0_PORT_A_write_enable_reg = DFFE(SD1_ram_block1a0_PORT_A_write_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_read_enable = VCC;
SD1_ram_block1a0_PORT_B_read_enable_reg = DFFE(SD1_ram_block1a0_PORT_B_read_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_clock_0 = GLOBAL(A1L28);
SD1_ram_block1a0_PORT_B_data_out = MEMORY(SD1_ram_block1a0_PORT_A_data_in_reg, , SD1_ram_block1a0_PORT_A_address_reg, SD1_ram_block1a0_PORT_B_address_reg, SD1_ram_block1a0_PORT_A_write_enable_reg, , , SD1_ram_block1a0_PORT_B_read_enable_reg, , , SD1_ram_block1a0_clock_0, , , , , , , );
SD1_ram_block1a27 = SD1_ram_block1a0_PORT_B_data_out[27];

--SD1_ram_block1a26 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a26 at M10K_X26_Y4_N0
SD1_ram_block1a0_PORT_A_data_in = BUS(TD1_d_writedata[0], TD1_d_writedata[1], TD1_d_writedata[2], TD1_d_writedata[3], TD1_d_writedata[4], TD1_d_writedata[5], TD1_d_writedata[6], TD1_d_writedata[7], TD1_d_writedata[8], TD1_d_writedata[9], TD1_d_writedata[10], TD1_d_writedata[11], TD1_d_writedata[12], TD1_d_writedata[13], TD1_d_writedata[14], TD1_d_writedata[15], TD1_d_writedata[16], TD1_d_writedata[17], TD1_d_writedata[18], TD1_d_writedata[19], TD1_d_writedata[20], TD1_d_writedata[21], TD1_d_writedata[22], TD1_d_writedata[23], TD1_d_writedata[24], TD1_d_writedata[25], TD1_d_writedata[26], TD1_d_writedata[27], TD1_d_writedata[28], TD1_d_writedata[29], TD1_d_writedata[30], TD1_d_writedata[31], , , , , , , , );
SD1_ram_block1a0_PORT_A_data_in_reg = DFFE(SD1_ram_block1a0_PORT_A_data_in, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_address = BUS(TD1_W_alu_result[2], TD1_W_alu_result[3], TD1_W_alu_result[4]);
SD1_ram_block1a0_PORT_A_address_reg = DFFE(SD1_ram_block1a0_PORT_A_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_address = BUS(A1L1, A1L2, A1L3);
SD1_ram_block1a0_PORT_B_address_reg = DFFE(SD1_ram_block1a0_PORT_B_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_write_enable = AC1L124;
SD1_ram_block1a0_PORT_A_write_enable_reg = DFFE(SD1_ram_block1a0_PORT_A_write_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_read_enable = VCC;
SD1_ram_block1a0_PORT_B_read_enable_reg = DFFE(SD1_ram_block1a0_PORT_B_read_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_clock_0 = GLOBAL(A1L28);
SD1_ram_block1a0_PORT_B_data_out = MEMORY(SD1_ram_block1a0_PORT_A_data_in_reg, , SD1_ram_block1a0_PORT_A_address_reg, SD1_ram_block1a0_PORT_B_address_reg, SD1_ram_block1a0_PORT_A_write_enable_reg, , , SD1_ram_block1a0_PORT_B_read_enable_reg, , , SD1_ram_block1a0_clock_0, , , , , , , );
SD1_ram_block1a26 = SD1_ram_block1a0_PORT_B_data_out[26];

--SD1_ram_block1a25 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a25 at M10K_X26_Y4_N0
SD1_ram_block1a0_PORT_A_data_in = BUS(TD1_d_writedata[0], TD1_d_writedata[1], TD1_d_writedata[2], TD1_d_writedata[3], TD1_d_writedata[4], TD1_d_writedata[5], TD1_d_writedata[6], TD1_d_writedata[7], TD1_d_writedata[8], TD1_d_writedata[9], TD1_d_writedata[10], TD1_d_writedata[11], TD1_d_writedata[12], TD1_d_writedata[13], TD1_d_writedata[14], TD1_d_writedata[15], TD1_d_writedata[16], TD1_d_writedata[17], TD1_d_writedata[18], TD1_d_writedata[19], TD1_d_writedata[20], TD1_d_writedata[21], TD1_d_writedata[22], TD1_d_writedata[23], TD1_d_writedata[24], TD1_d_writedata[25], TD1_d_writedata[26], TD1_d_writedata[27], TD1_d_writedata[28], TD1_d_writedata[29], TD1_d_writedata[30], TD1_d_writedata[31], , , , , , , , );
SD1_ram_block1a0_PORT_A_data_in_reg = DFFE(SD1_ram_block1a0_PORT_A_data_in, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_address = BUS(TD1_W_alu_result[2], TD1_W_alu_result[3], TD1_W_alu_result[4]);
SD1_ram_block1a0_PORT_A_address_reg = DFFE(SD1_ram_block1a0_PORT_A_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_address = BUS(A1L1, A1L2, A1L3);
SD1_ram_block1a0_PORT_B_address_reg = DFFE(SD1_ram_block1a0_PORT_B_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_write_enable = AC1L124;
SD1_ram_block1a0_PORT_A_write_enable_reg = DFFE(SD1_ram_block1a0_PORT_A_write_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_read_enable = VCC;
SD1_ram_block1a0_PORT_B_read_enable_reg = DFFE(SD1_ram_block1a0_PORT_B_read_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_clock_0 = GLOBAL(A1L28);
SD1_ram_block1a0_PORT_B_data_out = MEMORY(SD1_ram_block1a0_PORT_A_data_in_reg, , SD1_ram_block1a0_PORT_A_address_reg, SD1_ram_block1a0_PORT_B_address_reg, SD1_ram_block1a0_PORT_A_write_enable_reg, , , SD1_ram_block1a0_PORT_B_read_enable_reg, , , SD1_ram_block1a0_clock_0, , , , , , , );
SD1_ram_block1a25 = SD1_ram_block1a0_PORT_B_data_out[25];

--SD1_ram_block1a24 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a24 at M10K_X26_Y4_N0
SD1_ram_block1a0_PORT_A_data_in = BUS(TD1_d_writedata[0], TD1_d_writedata[1], TD1_d_writedata[2], TD1_d_writedata[3], TD1_d_writedata[4], TD1_d_writedata[5], TD1_d_writedata[6], TD1_d_writedata[7], TD1_d_writedata[8], TD1_d_writedata[9], TD1_d_writedata[10], TD1_d_writedata[11], TD1_d_writedata[12], TD1_d_writedata[13], TD1_d_writedata[14], TD1_d_writedata[15], TD1_d_writedata[16], TD1_d_writedata[17], TD1_d_writedata[18], TD1_d_writedata[19], TD1_d_writedata[20], TD1_d_writedata[21], TD1_d_writedata[22], TD1_d_writedata[23], TD1_d_writedata[24], TD1_d_writedata[25], TD1_d_writedata[26], TD1_d_writedata[27], TD1_d_writedata[28], TD1_d_writedata[29], TD1_d_writedata[30], TD1_d_writedata[31], , , , , , , , );
SD1_ram_block1a0_PORT_A_data_in_reg = DFFE(SD1_ram_block1a0_PORT_A_data_in, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_address = BUS(TD1_W_alu_result[2], TD1_W_alu_result[3], TD1_W_alu_result[4]);
SD1_ram_block1a0_PORT_A_address_reg = DFFE(SD1_ram_block1a0_PORT_A_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_address = BUS(A1L1, A1L2, A1L3);
SD1_ram_block1a0_PORT_B_address_reg = DFFE(SD1_ram_block1a0_PORT_B_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_write_enable = AC1L124;
SD1_ram_block1a0_PORT_A_write_enable_reg = DFFE(SD1_ram_block1a0_PORT_A_write_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_read_enable = VCC;
SD1_ram_block1a0_PORT_B_read_enable_reg = DFFE(SD1_ram_block1a0_PORT_B_read_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_clock_0 = GLOBAL(A1L28);
SD1_ram_block1a0_PORT_B_data_out = MEMORY(SD1_ram_block1a0_PORT_A_data_in_reg, , SD1_ram_block1a0_PORT_A_address_reg, SD1_ram_block1a0_PORT_B_address_reg, SD1_ram_block1a0_PORT_A_write_enable_reg, , , SD1_ram_block1a0_PORT_B_read_enable_reg, , , SD1_ram_block1a0_clock_0, , , , , , , );
SD1_ram_block1a24 = SD1_ram_block1a0_PORT_B_data_out[24];

--SD1_ram_block1a23 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a23 at M10K_X26_Y4_N0
SD1_ram_block1a0_PORT_A_data_in = BUS(TD1_d_writedata[0], TD1_d_writedata[1], TD1_d_writedata[2], TD1_d_writedata[3], TD1_d_writedata[4], TD1_d_writedata[5], TD1_d_writedata[6], TD1_d_writedata[7], TD1_d_writedata[8], TD1_d_writedata[9], TD1_d_writedata[10], TD1_d_writedata[11], TD1_d_writedata[12], TD1_d_writedata[13], TD1_d_writedata[14], TD1_d_writedata[15], TD1_d_writedata[16], TD1_d_writedata[17], TD1_d_writedata[18], TD1_d_writedata[19], TD1_d_writedata[20], TD1_d_writedata[21], TD1_d_writedata[22], TD1_d_writedata[23], TD1_d_writedata[24], TD1_d_writedata[25], TD1_d_writedata[26], TD1_d_writedata[27], TD1_d_writedata[28], TD1_d_writedata[29], TD1_d_writedata[30], TD1_d_writedata[31], , , , , , , , );
SD1_ram_block1a0_PORT_A_data_in_reg = DFFE(SD1_ram_block1a0_PORT_A_data_in, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_address = BUS(TD1_W_alu_result[2], TD1_W_alu_result[3], TD1_W_alu_result[4]);
SD1_ram_block1a0_PORT_A_address_reg = DFFE(SD1_ram_block1a0_PORT_A_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_address = BUS(A1L1, A1L2, A1L3);
SD1_ram_block1a0_PORT_B_address_reg = DFFE(SD1_ram_block1a0_PORT_B_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_write_enable = AC1L124;
SD1_ram_block1a0_PORT_A_write_enable_reg = DFFE(SD1_ram_block1a0_PORT_A_write_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_read_enable = VCC;
SD1_ram_block1a0_PORT_B_read_enable_reg = DFFE(SD1_ram_block1a0_PORT_B_read_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_clock_0 = GLOBAL(A1L28);
SD1_ram_block1a0_PORT_B_data_out = MEMORY(SD1_ram_block1a0_PORT_A_data_in_reg, , SD1_ram_block1a0_PORT_A_address_reg, SD1_ram_block1a0_PORT_B_address_reg, SD1_ram_block1a0_PORT_A_write_enable_reg, , , SD1_ram_block1a0_PORT_B_read_enable_reg, , , SD1_ram_block1a0_clock_0, , , , , , , );
SD1_ram_block1a23 = SD1_ram_block1a0_PORT_B_data_out[23];

--SD1_ram_block1a22 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a22 at M10K_X26_Y4_N0
SD1_ram_block1a0_PORT_A_data_in = BUS(TD1_d_writedata[0], TD1_d_writedata[1], TD1_d_writedata[2], TD1_d_writedata[3], TD1_d_writedata[4], TD1_d_writedata[5], TD1_d_writedata[6], TD1_d_writedata[7], TD1_d_writedata[8], TD1_d_writedata[9], TD1_d_writedata[10], TD1_d_writedata[11], TD1_d_writedata[12], TD1_d_writedata[13], TD1_d_writedata[14], TD1_d_writedata[15], TD1_d_writedata[16], TD1_d_writedata[17], TD1_d_writedata[18], TD1_d_writedata[19], TD1_d_writedata[20], TD1_d_writedata[21], TD1_d_writedata[22], TD1_d_writedata[23], TD1_d_writedata[24], TD1_d_writedata[25], TD1_d_writedata[26], TD1_d_writedata[27], TD1_d_writedata[28], TD1_d_writedata[29], TD1_d_writedata[30], TD1_d_writedata[31], , , , , , , , );
SD1_ram_block1a0_PORT_A_data_in_reg = DFFE(SD1_ram_block1a0_PORT_A_data_in, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_address = BUS(TD1_W_alu_result[2], TD1_W_alu_result[3], TD1_W_alu_result[4]);
SD1_ram_block1a0_PORT_A_address_reg = DFFE(SD1_ram_block1a0_PORT_A_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_address = BUS(A1L1, A1L2, A1L3);
SD1_ram_block1a0_PORT_B_address_reg = DFFE(SD1_ram_block1a0_PORT_B_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_write_enable = AC1L124;
SD1_ram_block1a0_PORT_A_write_enable_reg = DFFE(SD1_ram_block1a0_PORT_A_write_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_read_enable = VCC;
SD1_ram_block1a0_PORT_B_read_enable_reg = DFFE(SD1_ram_block1a0_PORT_B_read_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_clock_0 = GLOBAL(A1L28);
SD1_ram_block1a0_PORT_B_data_out = MEMORY(SD1_ram_block1a0_PORT_A_data_in_reg, , SD1_ram_block1a0_PORT_A_address_reg, SD1_ram_block1a0_PORT_B_address_reg, SD1_ram_block1a0_PORT_A_write_enable_reg, , , SD1_ram_block1a0_PORT_B_read_enable_reg, , , SD1_ram_block1a0_clock_0, , , , , , , );
SD1_ram_block1a22 = SD1_ram_block1a0_PORT_B_data_out[22];

--SD1_ram_block1a21 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a21 at M10K_X26_Y4_N0
SD1_ram_block1a0_PORT_A_data_in = BUS(TD1_d_writedata[0], TD1_d_writedata[1], TD1_d_writedata[2], TD1_d_writedata[3], TD1_d_writedata[4], TD1_d_writedata[5], TD1_d_writedata[6], TD1_d_writedata[7], TD1_d_writedata[8], TD1_d_writedata[9], TD1_d_writedata[10], TD1_d_writedata[11], TD1_d_writedata[12], TD1_d_writedata[13], TD1_d_writedata[14], TD1_d_writedata[15], TD1_d_writedata[16], TD1_d_writedata[17], TD1_d_writedata[18], TD1_d_writedata[19], TD1_d_writedata[20], TD1_d_writedata[21], TD1_d_writedata[22], TD1_d_writedata[23], TD1_d_writedata[24], TD1_d_writedata[25], TD1_d_writedata[26], TD1_d_writedata[27], TD1_d_writedata[28], TD1_d_writedata[29], TD1_d_writedata[30], TD1_d_writedata[31], , , , , , , , );
SD1_ram_block1a0_PORT_A_data_in_reg = DFFE(SD1_ram_block1a0_PORT_A_data_in, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_address = BUS(TD1_W_alu_result[2], TD1_W_alu_result[3], TD1_W_alu_result[4]);
SD1_ram_block1a0_PORT_A_address_reg = DFFE(SD1_ram_block1a0_PORT_A_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_address = BUS(A1L1, A1L2, A1L3);
SD1_ram_block1a0_PORT_B_address_reg = DFFE(SD1_ram_block1a0_PORT_B_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_write_enable = AC1L124;
SD1_ram_block1a0_PORT_A_write_enable_reg = DFFE(SD1_ram_block1a0_PORT_A_write_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_read_enable = VCC;
SD1_ram_block1a0_PORT_B_read_enable_reg = DFFE(SD1_ram_block1a0_PORT_B_read_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_clock_0 = GLOBAL(A1L28);
SD1_ram_block1a0_PORT_B_data_out = MEMORY(SD1_ram_block1a0_PORT_A_data_in_reg, , SD1_ram_block1a0_PORT_A_address_reg, SD1_ram_block1a0_PORT_B_address_reg, SD1_ram_block1a0_PORT_A_write_enable_reg, , , SD1_ram_block1a0_PORT_B_read_enable_reg, , , SD1_ram_block1a0_clock_0, , , , , , , );
SD1_ram_block1a21 = SD1_ram_block1a0_PORT_B_data_out[21];

--SD1_ram_block1a20 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a20 at M10K_X26_Y4_N0
SD1_ram_block1a0_PORT_A_data_in = BUS(TD1_d_writedata[0], TD1_d_writedata[1], TD1_d_writedata[2], TD1_d_writedata[3], TD1_d_writedata[4], TD1_d_writedata[5], TD1_d_writedata[6], TD1_d_writedata[7], TD1_d_writedata[8], TD1_d_writedata[9], TD1_d_writedata[10], TD1_d_writedata[11], TD1_d_writedata[12], TD1_d_writedata[13], TD1_d_writedata[14], TD1_d_writedata[15], TD1_d_writedata[16], TD1_d_writedata[17], TD1_d_writedata[18], TD1_d_writedata[19], TD1_d_writedata[20], TD1_d_writedata[21], TD1_d_writedata[22], TD1_d_writedata[23], TD1_d_writedata[24], TD1_d_writedata[25], TD1_d_writedata[26], TD1_d_writedata[27], TD1_d_writedata[28], TD1_d_writedata[29], TD1_d_writedata[30], TD1_d_writedata[31], , , , , , , , );
SD1_ram_block1a0_PORT_A_data_in_reg = DFFE(SD1_ram_block1a0_PORT_A_data_in, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_address = BUS(TD1_W_alu_result[2], TD1_W_alu_result[3], TD1_W_alu_result[4]);
SD1_ram_block1a0_PORT_A_address_reg = DFFE(SD1_ram_block1a0_PORT_A_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_address = BUS(A1L1, A1L2, A1L3);
SD1_ram_block1a0_PORT_B_address_reg = DFFE(SD1_ram_block1a0_PORT_B_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_write_enable = AC1L124;
SD1_ram_block1a0_PORT_A_write_enable_reg = DFFE(SD1_ram_block1a0_PORT_A_write_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_read_enable = VCC;
SD1_ram_block1a0_PORT_B_read_enable_reg = DFFE(SD1_ram_block1a0_PORT_B_read_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_clock_0 = GLOBAL(A1L28);
SD1_ram_block1a0_PORT_B_data_out = MEMORY(SD1_ram_block1a0_PORT_A_data_in_reg, , SD1_ram_block1a0_PORT_A_address_reg, SD1_ram_block1a0_PORT_B_address_reg, SD1_ram_block1a0_PORT_A_write_enable_reg, , , SD1_ram_block1a0_PORT_B_read_enable_reg, , , SD1_ram_block1a0_clock_0, , , , , , , );
SD1_ram_block1a20 = SD1_ram_block1a0_PORT_B_data_out[20];

--SD1_ram_block1a19 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a19 at M10K_X26_Y4_N0
SD1_ram_block1a0_PORT_A_data_in = BUS(TD1_d_writedata[0], TD1_d_writedata[1], TD1_d_writedata[2], TD1_d_writedata[3], TD1_d_writedata[4], TD1_d_writedata[5], TD1_d_writedata[6], TD1_d_writedata[7], TD1_d_writedata[8], TD1_d_writedata[9], TD1_d_writedata[10], TD1_d_writedata[11], TD1_d_writedata[12], TD1_d_writedata[13], TD1_d_writedata[14], TD1_d_writedata[15], TD1_d_writedata[16], TD1_d_writedata[17], TD1_d_writedata[18], TD1_d_writedata[19], TD1_d_writedata[20], TD1_d_writedata[21], TD1_d_writedata[22], TD1_d_writedata[23], TD1_d_writedata[24], TD1_d_writedata[25], TD1_d_writedata[26], TD1_d_writedata[27], TD1_d_writedata[28], TD1_d_writedata[29], TD1_d_writedata[30], TD1_d_writedata[31], , , , , , , , );
SD1_ram_block1a0_PORT_A_data_in_reg = DFFE(SD1_ram_block1a0_PORT_A_data_in, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_address = BUS(TD1_W_alu_result[2], TD1_W_alu_result[3], TD1_W_alu_result[4]);
SD1_ram_block1a0_PORT_A_address_reg = DFFE(SD1_ram_block1a0_PORT_A_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_address = BUS(A1L1, A1L2, A1L3);
SD1_ram_block1a0_PORT_B_address_reg = DFFE(SD1_ram_block1a0_PORT_B_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_write_enable = AC1L124;
SD1_ram_block1a0_PORT_A_write_enable_reg = DFFE(SD1_ram_block1a0_PORT_A_write_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_read_enable = VCC;
SD1_ram_block1a0_PORT_B_read_enable_reg = DFFE(SD1_ram_block1a0_PORT_B_read_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_clock_0 = GLOBAL(A1L28);
SD1_ram_block1a0_PORT_B_data_out = MEMORY(SD1_ram_block1a0_PORT_A_data_in_reg, , SD1_ram_block1a0_PORT_A_address_reg, SD1_ram_block1a0_PORT_B_address_reg, SD1_ram_block1a0_PORT_A_write_enable_reg, , , SD1_ram_block1a0_PORT_B_read_enable_reg, , , SD1_ram_block1a0_clock_0, , , , , , , );
SD1_ram_block1a19 = SD1_ram_block1a0_PORT_B_data_out[19];

--SD1_ram_block1a18 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a18 at M10K_X26_Y4_N0
SD1_ram_block1a0_PORT_A_data_in = BUS(TD1_d_writedata[0], TD1_d_writedata[1], TD1_d_writedata[2], TD1_d_writedata[3], TD1_d_writedata[4], TD1_d_writedata[5], TD1_d_writedata[6], TD1_d_writedata[7], TD1_d_writedata[8], TD1_d_writedata[9], TD1_d_writedata[10], TD1_d_writedata[11], TD1_d_writedata[12], TD1_d_writedata[13], TD1_d_writedata[14], TD1_d_writedata[15], TD1_d_writedata[16], TD1_d_writedata[17], TD1_d_writedata[18], TD1_d_writedata[19], TD1_d_writedata[20], TD1_d_writedata[21], TD1_d_writedata[22], TD1_d_writedata[23], TD1_d_writedata[24], TD1_d_writedata[25], TD1_d_writedata[26], TD1_d_writedata[27], TD1_d_writedata[28], TD1_d_writedata[29], TD1_d_writedata[30], TD1_d_writedata[31], , , , , , , , );
SD1_ram_block1a0_PORT_A_data_in_reg = DFFE(SD1_ram_block1a0_PORT_A_data_in, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_address = BUS(TD1_W_alu_result[2], TD1_W_alu_result[3], TD1_W_alu_result[4]);
SD1_ram_block1a0_PORT_A_address_reg = DFFE(SD1_ram_block1a0_PORT_A_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_address = BUS(A1L1, A1L2, A1L3);
SD1_ram_block1a0_PORT_B_address_reg = DFFE(SD1_ram_block1a0_PORT_B_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_write_enable = AC1L124;
SD1_ram_block1a0_PORT_A_write_enable_reg = DFFE(SD1_ram_block1a0_PORT_A_write_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_read_enable = VCC;
SD1_ram_block1a0_PORT_B_read_enable_reg = DFFE(SD1_ram_block1a0_PORT_B_read_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_clock_0 = GLOBAL(A1L28);
SD1_ram_block1a0_PORT_B_data_out = MEMORY(SD1_ram_block1a0_PORT_A_data_in_reg, , SD1_ram_block1a0_PORT_A_address_reg, SD1_ram_block1a0_PORT_B_address_reg, SD1_ram_block1a0_PORT_A_write_enable_reg, , , SD1_ram_block1a0_PORT_B_read_enable_reg, , , SD1_ram_block1a0_clock_0, , , , , , , );
SD1_ram_block1a18 = SD1_ram_block1a0_PORT_B_data_out[18];

--SD1_ram_block1a17 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a17 at M10K_X26_Y4_N0
SD1_ram_block1a0_PORT_A_data_in = BUS(TD1_d_writedata[0], TD1_d_writedata[1], TD1_d_writedata[2], TD1_d_writedata[3], TD1_d_writedata[4], TD1_d_writedata[5], TD1_d_writedata[6], TD1_d_writedata[7], TD1_d_writedata[8], TD1_d_writedata[9], TD1_d_writedata[10], TD1_d_writedata[11], TD1_d_writedata[12], TD1_d_writedata[13], TD1_d_writedata[14], TD1_d_writedata[15], TD1_d_writedata[16], TD1_d_writedata[17], TD1_d_writedata[18], TD1_d_writedata[19], TD1_d_writedata[20], TD1_d_writedata[21], TD1_d_writedata[22], TD1_d_writedata[23], TD1_d_writedata[24], TD1_d_writedata[25], TD1_d_writedata[26], TD1_d_writedata[27], TD1_d_writedata[28], TD1_d_writedata[29], TD1_d_writedata[30], TD1_d_writedata[31], , , , , , , , );
SD1_ram_block1a0_PORT_A_data_in_reg = DFFE(SD1_ram_block1a0_PORT_A_data_in, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_address = BUS(TD1_W_alu_result[2], TD1_W_alu_result[3], TD1_W_alu_result[4]);
SD1_ram_block1a0_PORT_A_address_reg = DFFE(SD1_ram_block1a0_PORT_A_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_address = BUS(A1L1, A1L2, A1L3);
SD1_ram_block1a0_PORT_B_address_reg = DFFE(SD1_ram_block1a0_PORT_B_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_write_enable = AC1L124;
SD1_ram_block1a0_PORT_A_write_enable_reg = DFFE(SD1_ram_block1a0_PORT_A_write_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_read_enable = VCC;
SD1_ram_block1a0_PORT_B_read_enable_reg = DFFE(SD1_ram_block1a0_PORT_B_read_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_clock_0 = GLOBAL(A1L28);
SD1_ram_block1a0_PORT_B_data_out = MEMORY(SD1_ram_block1a0_PORT_A_data_in_reg, , SD1_ram_block1a0_PORT_A_address_reg, SD1_ram_block1a0_PORT_B_address_reg, SD1_ram_block1a0_PORT_A_write_enable_reg, , , SD1_ram_block1a0_PORT_B_read_enable_reg, , , SD1_ram_block1a0_clock_0, , , , , , , );
SD1_ram_block1a17 = SD1_ram_block1a0_PORT_B_data_out[17];

--SD1_ram_block1a16 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a16 at M10K_X26_Y4_N0
SD1_ram_block1a0_PORT_A_data_in = BUS(TD1_d_writedata[0], TD1_d_writedata[1], TD1_d_writedata[2], TD1_d_writedata[3], TD1_d_writedata[4], TD1_d_writedata[5], TD1_d_writedata[6], TD1_d_writedata[7], TD1_d_writedata[8], TD1_d_writedata[9], TD1_d_writedata[10], TD1_d_writedata[11], TD1_d_writedata[12], TD1_d_writedata[13], TD1_d_writedata[14], TD1_d_writedata[15], TD1_d_writedata[16], TD1_d_writedata[17], TD1_d_writedata[18], TD1_d_writedata[19], TD1_d_writedata[20], TD1_d_writedata[21], TD1_d_writedata[22], TD1_d_writedata[23], TD1_d_writedata[24], TD1_d_writedata[25], TD1_d_writedata[26], TD1_d_writedata[27], TD1_d_writedata[28], TD1_d_writedata[29], TD1_d_writedata[30], TD1_d_writedata[31], , , , , , , , );
SD1_ram_block1a0_PORT_A_data_in_reg = DFFE(SD1_ram_block1a0_PORT_A_data_in, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_address = BUS(TD1_W_alu_result[2], TD1_W_alu_result[3], TD1_W_alu_result[4]);
SD1_ram_block1a0_PORT_A_address_reg = DFFE(SD1_ram_block1a0_PORT_A_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_address = BUS(A1L1, A1L2, A1L3);
SD1_ram_block1a0_PORT_B_address_reg = DFFE(SD1_ram_block1a0_PORT_B_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_write_enable = AC1L124;
SD1_ram_block1a0_PORT_A_write_enable_reg = DFFE(SD1_ram_block1a0_PORT_A_write_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_read_enable = VCC;
SD1_ram_block1a0_PORT_B_read_enable_reg = DFFE(SD1_ram_block1a0_PORT_B_read_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_clock_0 = GLOBAL(A1L28);
SD1_ram_block1a0_PORT_B_data_out = MEMORY(SD1_ram_block1a0_PORT_A_data_in_reg, , SD1_ram_block1a0_PORT_A_address_reg, SD1_ram_block1a0_PORT_B_address_reg, SD1_ram_block1a0_PORT_A_write_enable_reg, , , SD1_ram_block1a0_PORT_B_read_enable_reg, , , SD1_ram_block1a0_clock_0, , , , , , , );
SD1_ram_block1a16 = SD1_ram_block1a0_PORT_B_data_out[16];

--SD1_ram_block1a15 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a15 at M10K_X26_Y4_N0
SD1_ram_block1a0_PORT_A_data_in = BUS(TD1_d_writedata[0], TD1_d_writedata[1], TD1_d_writedata[2], TD1_d_writedata[3], TD1_d_writedata[4], TD1_d_writedata[5], TD1_d_writedata[6], TD1_d_writedata[7], TD1_d_writedata[8], TD1_d_writedata[9], TD1_d_writedata[10], TD1_d_writedata[11], TD1_d_writedata[12], TD1_d_writedata[13], TD1_d_writedata[14], TD1_d_writedata[15], TD1_d_writedata[16], TD1_d_writedata[17], TD1_d_writedata[18], TD1_d_writedata[19], TD1_d_writedata[20], TD1_d_writedata[21], TD1_d_writedata[22], TD1_d_writedata[23], TD1_d_writedata[24], TD1_d_writedata[25], TD1_d_writedata[26], TD1_d_writedata[27], TD1_d_writedata[28], TD1_d_writedata[29], TD1_d_writedata[30], TD1_d_writedata[31], , , , , , , , );
SD1_ram_block1a0_PORT_A_data_in_reg = DFFE(SD1_ram_block1a0_PORT_A_data_in, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_address = BUS(TD1_W_alu_result[2], TD1_W_alu_result[3], TD1_W_alu_result[4]);
SD1_ram_block1a0_PORT_A_address_reg = DFFE(SD1_ram_block1a0_PORT_A_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_address = BUS(A1L1, A1L2, A1L3);
SD1_ram_block1a0_PORT_B_address_reg = DFFE(SD1_ram_block1a0_PORT_B_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_write_enable = AC1L124;
SD1_ram_block1a0_PORT_A_write_enable_reg = DFFE(SD1_ram_block1a0_PORT_A_write_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_read_enable = VCC;
SD1_ram_block1a0_PORT_B_read_enable_reg = DFFE(SD1_ram_block1a0_PORT_B_read_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_clock_0 = GLOBAL(A1L28);
SD1_ram_block1a0_PORT_B_data_out = MEMORY(SD1_ram_block1a0_PORT_A_data_in_reg, , SD1_ram_block1a0_PORT_A_address_reg, SD1_ram_block1a0_PORT_B_address_reg, SD1_ram_block1a0_PORT_A_write_enable_reg, , , SD1_ram_block1a0_PORT_B_read_enable_reg, , , SD1_ram_block1a0_clock_0, , , , , , , );
SD1_ram_block1a15 = SD1_ram_block1a0_PORT_B_data_out[15];

--SD1_ram_block1a14 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a14 at M10K_X26_Y4_N0
SD1_ram_block1a0_PORT_A_data_in = BUS(TD1_d_writedata[0], TD1_d_writedata[1], TD1_d_writedata[2], TD1_d_writedata[3], TD1_d_writedata[4], TD1_d_writedata[5], TD1_d_writedata[6], TD1_d_writedata[7], TD1_d_writedata[8], TD1_d_writedata[9], TD1_d_writedata[10], TD1_d_writedata[11], TD1_d_writedata[12], TD1_d_writedata[13], TD1_d_writedata[14], TD1_d_writedata[15], TD1_d_writedata[16], TD1_d_writedata[17], TD1_d_writedata[18], TD1_d_writedata[19], TD1_d_writedata[20], TD1_d_writedata[21], TD1_d_writedata[22], TD1_d_writedata[23], TD1_d_writedata[24], TD1_d_writedata[25], TD1_d_writedata[26], TD1_d_writedata[27], TD1_d_writedata[28], TD1_d_writedata[29], TD1_d_writedata[30], TD1_d_writedata[31], , , , , , , , );
SD1_ram_block1a0_PORT_A_data_in_reg = DFFE(SD1_ram_block1a0_PORT_A_data_in, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_address = BUS(TD1_W_alu_result[2], TD1_W_alu_result[3], TD1_W_alu_result[4]);
SD1_ram_block1a0_PORT_A_address_reg = DFFE(SD1_ram_block1a0_PORT_A_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_address = BUS(A1L1, A1L2, A1L3);
SD1_ram_block1a0_PORT_B_address_reg = DFFE(SD1_ram_block1a0_PORT_B_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_write_enable = AC1L124;
SD1_ram_block1a0_PORT_A_write_enable_reg = DFFE(SD1_ram_block1a0_PORT_A_write_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_read_enable = VCC;
SD1_ram_block1a0_PORT_B_read_enable_reg = DFFE(SD1_ram_block1a0_PORT_B_read_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_clock_0 = GLOBAL(A1L28);
SD1_ram_block1a0_PORT_B_data_out = MEMORY(SD1_ram_block1a0_PORT_A_data_in_reg, , SD1_ram_block1a0_PORT_A_address_reg, SD1_ram_block1a0_PORT_B_address_reg, SD1_ram_block1a0_PORT_A_write_enable_reg, , , SD1_ram_block1a0_PORT_B_read_enable_reg, , , SD1_ram_block1a0_clock_0, , , , , , , );
SD1_ram_block1a14 = SD1_ram_block1a0_PORT_B_data_out[14];

--SD1_ram_block1a13 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a13 at M10K_X26_Y4_N0
SD1_ram_block1a0_PORT_A_data_in = BUS(TD1_d_writedata[0], TD1_d_writedata[1], TD1_d_writedata[2], TD1_d_writedata[3], TD1_d_writedata[4], TD1_d_writedata[5], TD1_d_writedata[6], TD1_d_writedata[7], TD1_d_writedata[8], TD1_d_writedata[9], TD1_d_writedata[10], TD1_d_writedata[11], TD1_d_writedata[12], TD1_d_writedata[13], TD1_d_writedata[14], TD1_d_writedata[15], TD1_d_writedata[16], TD1_d_writedata[17], TD1_d_writedata[18], TD1_d_writedata[19], TD1_d_writedata[20], TD1_d_writedata[21], TD1_d_writedata[22], TD1_d_writedata[23], TD1_d_writedata[24], TD1_d_writedata[25], TD1_d_writedata[26], TD1_d_writedata[27], TD1_d_writedata[28], TD1_d_writedata[29], TD1_d_writedata[30], TD1_d_writedata[31], , , , , , , , );
SD1_ram_block1a0_PORT_A_data_in_reg = DFFE(SD1_ram_block1a0_PORT_A_data_in, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_address = BUS(TD1_W_alu_result[2], TD1_W_alu_result[3], TD1_W_alu_result[4]);
SD1_ram_block1a0_PORT_A_address_reg = DFFE(SD1_ram_block1a0_PORT_A_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_address = BUS(A1L1, A1L2, A1L3);
SD1_ram_block1a0_PORT_B_address_reg = DFFE(SD1_ram_block1a0_PORT_B_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_write_enable = AC1L124;
SD1_ram_block1a0_PORT_A_write_enable_reg = DFFE(SD1_ram_block1a0_PORT_A_write_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_read_enable = VCC;
SD1_ram_block1a0_PORT_B_read_enable_reg = DFFE(SD1_ram_block1a0_PORT_B_read_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_clock_0 = GLOBAL(A1L28);
SD1_ram_block1a0_PORT_B_data_out = MEMORY(SD1_ram_block1a0_PORT_A_data_in_reg, , SD1_ram_block1a0_PORT_A_address_reg, SD1_ram_block1a0_PORT_B_address_reg, SD1_ram_block1a0_PORT_A_write_enable_reg, , , SD1_ram_block1a0_PORT_B_read_enable_reg, , , SD1_ram_block1a0_clock_0, , , , , , , );
SD1_ram_block1a13 = SD1_ram_block1a0_PORT_B_data_out[13];

--SD1_ram_block1a12 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a12 at M10K_X26_Y4_N0
SD1_ram_block1a0_PORT_A_data_in = BUS(TD1_d_writedata[0], TD1_d_writedata[1], TD1_d_writedata[2], TD1_d_writedata[3], TD1_d_writedata[4], TD1_d_writedata[5], TD1_d_writedata[6], TD1_d_writedata[7], TD1_d_writedata[8], TD1_d_writedata[9], TD1_d_writedata[10], TD1_d_writedata[11], TD1_d_writedata[12], TD1_d_writedata[13], TD1_d_writedata[14], TD1_d_writedata[15], TD1_d_writedata[16], TD1_d_writedata[17], TD1_d_writedata[18], TD1_d_writedata[19], TD1_d_writedata[20], TD1_d_writedata[21], TD1_d_writedata[22], TD1_d_writedata[23], TD1_d_writedata[24], TD1_d_writedata[25], TD1_d_writedata[26], TD1_d_writedata[27], TD1_d_writedata[28], TD1_d_writedata[29], TD1_d_writedata[30], TD1_d_writedata[31], , , , , , , , );
SD1_ram_block1a0_PORT_A_data_in_reg = DFFE(SD1_ram_block1a0_PORT_A_data_in, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_address = BUS(TD1_W_alu_result[2], TD1_W_alu_result[3], TD1_W_alu_result[4]);
SD1_ram_block1a0_PORT_A_address_reg = DFFE(SD1_ram_block1a0_PORT_A_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_address = BUS(A1L1, A1L2, A1L3);
SD1_ram_block1a0_PORT_B_address_reg = DFFE(SD1_ram_block1a0_PORT_B_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_write_enable = AC1L124;
SD1_ram_block1a0_PORT_A_write_enable_reg = DFFE(SD1_ram_block1a0_PORT_A_write_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_read_enable = VCC;
SD1_ram_block1a0_PORT_B_read_enable_reg = DFFE(SD1_ram_block1a0_PORT_B_read_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_clock_0 = GLOBAL(A1L28);
SD1_ram_block1a0_PORT_B_data_out = MEMORY(SD1_ram_block1a0_PORT_A_data_in_reg, , SD1_ram_block1a0_PORT_A_address_reg, SD1_ram_block1a0_PORT_B_address_reg, SD1_ram_block1a0_PORT_A_write_enable_reg, , , SD1_ram_block1a0_PORT_B_read_enable_reg, , , SD1_ram_block1a0_clock_0, , , , , , , );
SD1_ram_block1a12 = SD1_ram_block1a0_PORT_B_data_out[12];

--SD1_ram_block1a11 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a11 at M10K_X26_Y4_N0
SD1_ram_block1a0_PORT_A_data_in = BUS(TD1_d_writedata[0], TD1_d_writedata[1], TD1_d_writedata[2], TD1_d_writedata[3], TD1_d_writedata[4], TD1_d_writedata[5], TD1_d_writedata[6], TD1_d_writedata[7], TD1_d_writedata[8], TD1_d_writedata[9], TD1_d_writedata[10], TD1_d_writedata[11], TD1_d_writedata[12], TD1_d_writedata[13], TD1_d_writedata[14], TD1_d_writedata[15], TD1_d_writedata[16], TD1_d_writedata[17], TD1_d_writedata[18], TD1_d_writedata[19], TD1_d_writedata[20], TD1_d_writedata[21], TD1_d_writedata[22], TD1_d_writedata[23], TD1_d_writedata[24], TD1_d_writedata[25], TD1_d_writedata[26], TD1_d_writedata[27], TD1_d_writedata[28], TD1_d_writedata[29], TD1_d_writedata[30], TD1_d_writedata[31], , , , , , , , );
SD1_ram_block1a0_PORT_A_data_in_reg = DFFE(SD1_ram_block1a0_PORT_A_data_in, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_address = BUS(TD1_W_alu_result[2], TD1_W_alu_result[3], TD1_W_alu_result[4]);
SD1_ram_block1a0_PORT_A_address_reg = DFFE(SD1_ram_block1a0_PORT_A_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_address = BUS(A1L1, A1L2, A1L3);
SD1_ram_block1a0_PORT_B_address_reg = DFFE(SD1_ram_block1a0_PORT_B_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_write_enable = AC1L124;
SD1_ram_block1a0_PORT_A_write_enable_reg = DFFE(SD1_ram_block1a0_PORT_A_write_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_read_enable = VCC;
SD1_ram_block1a0_PORT_B_read_enable_reg = DFFE(SD1_ram_block1a0_PORT_B_read_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_clock_0 = GLOBAL(A1L28);
SD1_ram_block1a0_PORT_B_data_out = MEMORY(SD1_ram_block1a0_PORT_A_data_in_reg, , SD1_ram_block1a0_PORT_A_address_reg, SD1_ram_block1a0_PORT_B_address_reg, SD1_ram_block1a0_PORT_A_write_enable_reg, , , SD1_ram_block1a0_PORT_B_read_enable_reg, , , SD1_ram_block1a0_clock_0, , , , , , , );
SD1_ram_block1a11 = SD1_ram_block1a0_PORT_B_data_out[11];

--SD1_ram_block1a10 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a10 at M10K_X26_Y4_N0
SD1_ram_block1a0_PORT_A_data_in = BUS(TD1_d_writedata[0], TD1_d_writedata[1], TD1_d_writedata[2], TD1_d_writedata[3], TD1_d_writedata[4], TD1_d_writedata[5], TD1_d_writedata[6], TD1_d_writedata[7], TD1_d_writedata[8], TD1_d_writedata[9], TD1_d_writedata[10], TD1_d_writedata[11], TD1_d_writedata[12], TD1_d_writedata[13], TD1_d_writedata[14], TD1_d_writedata[15], TD1_d_writedata[16], TD1_d_writedata[17], TD1_d_writedata[18], TD1_d_writedata[19], TD1_d_writedata[20], TD1_d_writedata[21], TD1_d_writedata[22], TD1_d_writedata[23], TD1_d_writedata[24], TD1_d_writedata[25], TD1_d_writedata[26], TD1_d_writedata[27], TD1_d_writedata[28], TD1_d_writedata[29], TD1_d_writedata[30], TD1_d_writedata[31], , , , , , , , );
SD1_ram_block1a0_PORT_A_data_in_reg = DFFE(SD1_ram_block1a0_PORT_A_data_in, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_address = BUS(TD1_W_alu_result[2], TD1_W_alu_result[3], TD1_W_alu_result[4]);
SD1_ram_block1a0_PORT_A_address_reg = DFFE(SD1_ram_block1a0_PORT_A_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_address = BUS(A1L1, A1L2, A1L3);
SD1_ram_block1a0_PORT_B_address_reg = DFFE(SD1_ram_block1a0_PORT_B_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_write_enable = AC1L124;
SD1_ram_block1a0_PORT_A_write_enable_reg = DFFE(SD1_ram_block1a0_PORT_A_write_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_read_enable = VCC;
SD1_ram_block1a0_PORT_B_read_enable_reg = DFFE(SD1_ram_block1a0_PORT_B_read_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_clock_0 = GLOBAL(A1L28);
SD1_ram_block1a0_PORT_B_data_out = MEMORY(SD1_ram_block1a0_PORT_A_data_in_reg, , SD1_ram_block1a0_PORT_A_address_reg, SD1_ram_block1a0_PORT_B_address_reg, SD1_ram_block1a0_PORT_A_write_enable_reg, , , SD1_ram_block1a0_PORT_B_read_enable_reg, , , SD1_ram_block1a0_clock_0, , , , , , , );
SD1_ram_block1a10 = SD1_ram_block1a0_PORT_B_data_out[10];

--SD1_ram_block1a9 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a9 at M10K_X26_Y4_N0
SD1_ram_block1a0_PORT_A_data_in = BUS(TD1_d_writedata[0], TD1_d_writedata[1], TD1_d_writedata[2], TD1_d_writedata[3], TD1_d_writedata[4], TD1_d_writedata[5], TD1_d_writedata[6], TD1_d_writedata[7], TD1_d_writedata[8], TD1_d_writedata[9], TD1_d_writedata[10], TD1_d_writedata[11], TD1_d_writedata[12], TD1_d_writedata[13], TD1_d_writedata[14], TD1_d_writedata[15], TD1_d_writedata[16], TD1_d_writedata[17], TD1_d_writedata[18], TD1_d_writedata[19], TD1_d_writedata[20], TD1_d_writedata[21], TD1_d_writedata[22], TD1_d_writedata[23], TD1_d_writedata[24], TD1_d_writedata[25], TD1_d_writedata[26], TD1_d_writedata[27], TD1_d_writedata[28], TD1_d_writedata[29], TD1_d_writedata[30], TD1_d_writedata[31], , , , , , , , );
SD1_ram_block1a0_PORT_A_data_in_reg = DFFE(SD1_ram_block1a0_PORT_A_data_in, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_address = BUS(TD1_W_alu_result[2], TD1_W_alu_result[3], TD1_W_alu_result[4]);
SD1_ram_block1a0_PORT_A_address_reg = DFFE(SD1_ram_block1a0_PORT_A_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_address = BUS(A1L1, A1L2, A1L3);
SD1_ram_block1a0_PORT_B_address_reg = DFFE(SD1_ram_block1a0_PORT_B_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_write_enable = AC1L124;
SD1_ram_block1a0_PORT_A_write_enable_reg = DFFE(SD1_ram_block1a0_PORT_A_write_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_read_enable = VCC;
SD1_ram_block1a0_PORT_B_read_enable_reg = DFFE(SD1_ram_block1a0_PORT_B_read_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_clock_0 = GLOBAL(A1L28);
SD1_ram_block1a0_PORT_B_data_out = MEMORY(SD1_ram_block1a0_PORT_A_data_in_reg, , SD1_ram_block1a0_PORT_A_address_reg, SD1_ram_block1a0_PORT_B_address_reg, SD1_ram_block1a0_PORT_A_write_enable_reg, , , SD1_ram_block1a0_PORT_B_read_enable_reg, , , SD1_ram_block1a0_clock_0, , , , , , , );
SD1_ram_block1a9 = SD1_ram_block1a0_PORT_B_data_out[9];

--SD1_ram_block1a8 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a8 at M10K_X26_Y4_N0
SD1_ram_block1a0_PORT_A_data_in = BUS(TD1_d_writedata[0], TD1_d_writedata[1], TD1_d_writedata[2], TD1_d_writedata[3], TD1_d_writedata[4], TD1_d_writedata[5], TD1_d_writedata[6], TD1_d_writedata[7], TD1_d_writedata[8], TD1_d_writedata[9], TD1_d_writedata[10], TD1_d_writedata[11], TD1_d_writedata[12], TD1_d_writedata[13], TD1_d_writedata[14], TD1_d_writedata[15], TD1_d_writedata[16], TD1_d_writedata[17], TD1_d_writedata[18], TD1_d_writedata[19], TD1_d_writedata[20], TD1_d_writedata[21], TD1_d_writedata[22], TD1_d_writedata[23], TD1_d_writedata[24], TD1_d_writedata[25], TD1_d_writedata[26], TD1_d_writedata[27], TD1_d_writedata[28], TD1_d_writedata[29], TD1_d_writedata[30], TD1_d_writedata[31], , , , , , , , );
SD1_ram_block1a0_PORT_A_data_in_reg = DFFE(SD1_ram_block1a0_PORT_A_data_in, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_address = BUS(TD1_W_alu_result[2], TD1_W_alu_result[3], TD1_W_alu_result[4]);
SD1_ram_block1a0_PORT_A_address_reg = DFFE(SD1_ram_block1a0_PORT_A_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_address = BUS(A1L1, A1L2, A1L3);
SD1_ram_block1a0_PORT_B_address_reg = DFFE(SD1_ram_block1a0_PORT_B_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_write_enable = AC1L124;
SD1_ram_block1a0_PORT_A_write_enable_reg = DFFE(SD1_ram_block1a0_PORT_A_write_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_read_enable = VCC;
SD1_ram_block1a0_PORT_B_read_enable_reg = DFFE(SD1_ram_block1a0_PORT_B_read_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_clock_0 = GLOBAL(A1L28);
SD1_ram_block1a0_PORT_B_data_out = MEMORY(SD1_ram_block1a0_PORT_A_data_in_reg, , SD1_ram_block1a0_PORT_A_address_reg, SD1_ram_block1a0_PORT_B_address_reg, SD1_ram_block1a0_PORT_A_write_enable_reg, , , SD1_ram_block1a0_PORT_B_read_enable_reg, , , SD1_ram_block1a0_clock_0, , , , , , , );
SD1_ram_block1a8 = SD1_ram_block1a0_PORT_B_data_out[8];

--SD1_ram_block1a7 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a7 at M10K_X26_Y4_N0
SD1_ram_block1a0_PORT_A_data_in = BUS(TD1_d_writedata[0], TD1_d_writedata[1], TD1_d_writedata[2], TD1_d_writedata[3], TD1_d_writedata[4], TD1_d_writedata[5], TD1_d_writedata[6], TD1_d_writedata[7], TD1_d_writedata[8], TD1_d_writedata[9], TD1_d_writedata[10], TD1_d_writedata[11], TD1_d_writedata[12], TD1_d_writedata[13], TD1_d_writedata[14], TD1_d_writedata[15], TD1_d_writedata[16], TD1_d_writedata[17], TD1_d_writedata[18], TD1_d_writedata[19], TD1_d_writedata[20], TD1_d_writedata[21], TD1_d_writedata[22], TD1_d_writedata[23], TD1_d_writedata[24], TD1_d_writedata[25], TD1_d_writedata[26], TD1_d_writedata[27], TD1_d_writedata[28], TD1_d_writedata[29], TD1_d_writedata[30], TD1_d_writedata[31], , , , , , , , );
SD1_ram_block1a0_PORT_A_data_in_reg = DFFE(SD1_ram_block1a0_PORT_A_data_in, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_address = BUS(TD1_W_alu_result[2], TD1_W_alu_result[3], TD1_W_alu_result[4]);
SD1_ram_block1a0_PORT_A_address_reg = DFFE(SD1_ram_block1a0_PORT_A_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_address = BUS(A1L1, A1L2, A1L3);
SD1_ram_block1a0_PORT_B_address_reg = DFFE(SD1_ram_block1a0_PORT_B_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_write_enable = AC1L124;
SD1_ram_block1a0_PORT_A_write_enable_reg = DFFE(SD1_ram_block1a0_PORT_A_write_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_read_enable = VCC;
SD1_ram_block1a0_PORT_B_read_enable_reg = DFFE(SD1_ram_block1a0_PORT_B_read_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_clock_0 = GLOBAL(A1L28);
SD1_ram_block1a0_PORT_B_data_out = MEMORY(SD1_ram_block1a0_PORT_A_data_in_reg, , SD1_ram_block1a0_PORT_A_address_reg, SD1_ram_block1a0_PORT_B_address_reg, SD1_ram_block1a0_PORT_A_write_enable_reg, , , SD1_ram_block1a0_PORT_B_read_enable_reg, , , SD1_ram_block1a0_clock_0, , , , , , , );
SD1_ram_block1a7 = SD1_ram_block1a0_PORT_B_data_out[7];

--SD1_ram_block1a6 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a6 at M10K_X26_Y4_N0
SD1_ram_block1a0_PORT_A_data_in = BUS(TD1_d_writedata[0], TD1_d_writedata[1], TD1_d_writedata[2], TD1_d_writedata[3], TD1_d_writedata[4], TD1_d_writedata[5], TD1_d_writedata[6], TD1_d_writedata[7], TD1_d_writedata[8], TD1_d_writedata[9], TD1_d_writedata[10], TD1_d_writedata[11], TD1_d_writedata[12], TD1_d_writedata[13], TD1_d_writedata[14], TD1_d_writedata[15], TD1_d_writedata[16], TD1_d_writedata[17], TD1_d_writedata[18], TD1_d_writedata[19], TD1_d_writedata[20], TD1_d_writedata[21], TD1_d_writedata[22], TD1_d_writedata[23], TD1_d_writedata[24], TD1_d_writedata[25], TD1_d_writedata[26], TD1_d_writedata[27], TD1_d_writedata[28], TD1_d_writedata[29], TD1_d_writedata[30], TD1_d_writedata[31], , , , , , , , );
SD1_ram_block1a0_PORT_A_data_in_reg = DFFE(SD1_ram_block1a0_PORT_A_data_in, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_address = BUS(TD1_W_alu_result[2], TD1_W_alu_result[3], TD1_W_alu_result[4]);
SD1_ram_block1a0_PORT_A_address_reg = DFFE(SD1_ram_block1a0_PORT_A_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_address = BUS(A1L1, A1L2, A1L3);
SD1_ram_block1a0_PORT_B_address_reg = DFFE(SD1_ram_block1a0_PORT_B_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_write_enable = AC1L124;
SD1_ram_block1a0_PORT_A_write_enable_reg = DFFE(SD1_ram_block1a0_PORT_A_write_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_read_enable = VCC;
SD1_ram_block1a0_PORT_B_read_enable_reg = DFFE(SD1_ram_block1a0_PORT_B_read_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_clock_0 = GLOBAL(A1L28);
SD1_ram_block1a0_PORT_B_data_out = MEMORY(SD1_ram_block1a0_PORT_A_data_in_reg, , SD1_ram_block1a0_PORT_A_address_reg, SD1_ram_block1a0_PORT_B_address_reg, SD1_ram_block1a0_PORT_A_write_enable_reg, , , SD1_ram_block1a0_PORT_B_read_enable_reg, , , SD1_ram_block1a0_clock_0, , , , , , , );
SD1_ram_block1a6 = SD1_ram_block1a0_PORT_B_data_out[6];

--SD1_ram_block1a5 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a5 at M10K_X26_Y4_N0
SD1_ram_block1a0_PORT_A_data_in = BUS(TD1_d_writedata[0], TD1_d_writedata[1], TD1_d_writedata[2], TD1_d_writedata[3], TD1_d_writedata[4], TD1_d_writedata[5], TD1_d_writedata[6], TD1_d_writedata[7], TD1_d_writedata[8], TD1_d_writedata[9], TD1_d_writedata[10], TD1_d_writedata[11], TD1_d_writedata[12], TD1_d_writedata[13], TD1_d_writedata[14], TD1_d_writedata[15], TD1_d_writedata[16], TD1_d_writedata[17], TD1_d_writedata[18], TD1_d_writedata[19], TD1_d_writedata[20], TD1_d_writedata[21], TD1_d_writedata[22], TD1_d_writedata[23], TD1_d_writedata[24], TD1_d_writedata[25], TD1_d_writedata[26], TD1_d_writedata[27], TD1_d_writedata[28], TD1_d_writedata[29], TD1_d_writedata[30], TD1_d_writedata[31], , , , , , , , );
SD1_ram_block1a0_PORT_A_data_in_reg = DFFE(SD1_ram_block1a0_PORT_A_data_in, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_address = BUS(TD1_W_alu_result[2], TD1_W_alu_result[3], TD1_W_alu_result[4]);
SD1_ram_block1a0_PORT_A_address_reg = DFFE(SD1_ram_block1a0_PORT_A_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_address = BUS(A1L1, A1L2, A1L3);
SD1_ram_block1a0_PORT_B_address_reg = DFFE(SD1_ram_block1a0_PORT_B_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_write_enable = AC1L124;
SD1_ram_block1a0_PORT_A_write_enable_reg = DFFE(SD1_ram_block1a0_PORT_A_write_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_read_enable = VCC;
SD1_ram_block1a0_PORT_B_read_enable_reg = DFFE(SD1_ram_block1a0_PORT_B_read_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_clock_0 = GLOBAL(A1L28);
SD1_ram_block1a0_PORT_B_data_out = MEMORY(SD1_ram_block1a0_PORT_A_data_in_reg, , SD1_ram_block1a0_PORT_A_address_reg, SD1_ram_block1a0_PORT_B_address_reg, SD1_ram_block1a0_PORT_A_write_enable_reg, , , SD1_ram_block1a0_PORT_B_read_enable_reg, , , SD1_ram_block1a0_clock_0, , , , , , , );
SD1_ram_block1a5 = SD1_ram_block1a0_PORT_B_data_out[5];

--SD1_ram_block1a4 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a4 at M10K_X26_Y4_N0
SD1_ram_block1a0_PORT_A_data_in = BUS(TD1_d_writedata[0], TD1_d_writedata[1], TD1_d_writedata[2], TD1_d_writedata[3], TD1_d_writedata[4], TD1_d_writedata[5], TD1_d_writedata[6], TD1_d_writedata[7], TD1_d_writedata[8], TD1_d_writedata[9], TD1_d_writedata[10], TD1_d_writedata[11], TD1_d_writedata[12], TD1_d_writedata[13], TD1_d_writedata[14], TD1_d_writedata[15], TD1_d_writedata[16], TD1_d_writedata[17], TD1_d_writedata[18], TD1_d_writedata[19], TD1_d_writedata[20], TD1_d_writedata[21], TD1_d_writedata[22], TD1_d_writedata[23], TD1_d_writedata[24], TD1_d_writedata[25], TD1_d_writedata[26], TD1_d_writedata[27], TD1_d_writedata[28], TD1_d_writedata[29], TD1_d_writedata[30], TD1_d_writedata[31], , , , , , , , );
SD1_ram_block1a0_PORT_A_data_in_reg = DFFE(SD1_ram_block1a0_PORT_A_data_in, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_address = BUS(TD1_W_alu_result[2], TD1_W_alu_result[3], TD1_W_alu_result[4]);
SD1_ram_block1a0_PORT_A_address_reg = DFFE(SD1_ram_block1a0_PORT_A_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_address = BUS(A1L1, A1L2, A1L3);
SD1_ram_block1a0_PORT_B_address_reg = DFFE(SD1_ram_block1a0_PORT_B_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_write_enable = AC1L124;
SD1_ram_block1a0_PORT_A_write_enable_reg = DFFE(SD1_ram_block1a0_PORT_A_write_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_read_enable = VCC;
SD1_ram_block1a0_PORT_B_read_enable_reg = DFFE(SD1_ram_block1a0_PORT_B_read_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_clock_0 = GLOBAL(A1L28);
SD1_ram_block1a0_PORT_B_data_out = MEMORY(SD1_ram_block1a0_PORT_A_data_in_reg, , SD1_ram_block1a0_PORT_A_address_reg, SD1_ram_block1a0_PORT_B_address_reg, SD1_ram_block1a0_PORT_A_write_enable_reg, , , SD1_ram_block1a0_PORT_B_read_enable_reg, , , SD1_ram_block1a0_clock_0, , , , , , , );
SD1_ram_block1a4 = SD1_ram_block1a0_PORT_B_data_out[4];

--SD1_ram_block1a3 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a3 at M10K_X26_Y4_N0
SD1_ram_block1a0_PORT_A_data_in = BUS(TD1_d_writedata[0], TD1_d_writedata[1], TD1_d_writedata[2], TD1_d_writedata[3], TD1_d_writedata[4], TD1_d_writedata[5], TD1_d_writedata[6], TD1_d_writedata[7], TD1_d_writedata[8], TD1_d_writedata[9], TD1_d_writedata[10], TD1_d_writedata[11], TD1_d_writedata[12], TD1_d_writedata[13], TD1_d_writedata[14], TD1_d_writedata[15], TD1_d_writedata[16], TD1_d_writedata[17], TD1_d_writedata[18], TD1_d_writedata[19], TD1_d_writedata[20], TD1_d_writedata[21], TD1_d_writedata[22], TD1_d_writedata[23], TD1_d_writedata[24], TD1_d_writedata[25], TD1_d_writedata[26], TD1_d_writedata[27], TD1_d_writedata[28], TD1_d_writedata[29], TD1_d_writedata[30], TD1_d_writedata[31], , , , , , , , );
SD1_ram_block1a0_PORT_A_data_in_reg = DFFE(SD1_ram_block1a0_PORT_A_data_in, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_address = BUS(TD1_W_alu_result[2], TD1_W_alu_result[3], TD1_W_alu_result[4]);
SD1_ram_block1a0_PORT_A_address_reg = DFFE(SD1_ram_block1a0_PORT_A_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_address = BUS(A1L1, A1L2, A1L3);
SD1_ram_block1a0_PORT_B_address_reg = DFFE(SD1_ram_block1a0_PORT_B_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_write_enable = AC1L124;
SD1_ram_block1a0_PORT_A_write_enable_reg = DFFE(SD1_ram_block1a0_PORT_A_write_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_read_enable = VCC;
SD1_ram_block1a0_PORT_B_read_enable_reg = DFFE(SD1_ram_block1a0_PORT_B_read_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_clock_0 = GLOBAL(A1L28);
SD1_ram_block1a0_PORT_B_data_out = MEMORY(SD1_ram_block1a0_PORT_A_data_in_reg, , SD1_ram_block1a0_PORT_A_address_reg, SD1_ram_block1a0_PORT_B_address_reg, SD1_ram_block1a0_PORT_A_write_enable_reg, , , SD1_ram_block1a0_PORT_B_read_enable_reg, , , SD1_ram_block1a0_clock_0, , , , , , , );
SD1_ram_block1a3 = SD1_ram_block1a0_PORT_B_data_out[3];

--SD1_ram_block1a2 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a2 at M10K_X26_Y4_N0
SD1_ram_block1a0_PORT_A_data_in = BUS(TD1_d_writedata[0], TD1_d_writedata[1], TD1_d_writedata[2], TD1_d_writedata[3], TD1_d_writedata[4], TD1_d_writedata[5], TD1_d_writedata[6], TD1_d_writedata[7], TD1_d_writedata[8], TD1_d_writedata[9], TD1_d_writedata[10], TD1_d_writedata[11], TD1_d_writedata[12], TD1_d_writedata[13], TD1_d_writedata[14], TD1_d_writedata[15], TD1_d_writedata[16], TD1_d_writedata[17], TD1_d_writedata[18], TD1_d_writedata[19], TD1_d_writedata[20], TD1_d_writedata[21], TD1_d_writedata[22], TD1_d_writedata[23], TD1_d_writedata[24], TD1_d_writedata[25], TD1_d_writedata[26], TD1_d_writedata[27], TD1_d_writedata[28], TD1_d_writedata[29], TD1_d_writedata[30], TD1_d_writedata[31], , , , , , , , );
SD1_ram_block1a0_PORT_A_data_in_reg = DFFE(SD1_ram_block1a0_PORT_A_data_in, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_address = BUS(TD1_W_alu_result[2], TD1_W_alu_result[3], TD1_W_alu_result[4]);
SD1_ram_block1a0_PORT_A_address_reg = DFFE(SD1_ram_block1a0_PORT_A_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_address = BUS(A1L1, A1L2, A1L3);
SD1_ram_block1a0_PORT_B_address_reg = DFFE(SD1_ram_block1a0_PORT_B_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_write_enable = AC1L124;
SD1_ram_block1a0_PORT_A_write_enable_reg = DFFE(SD1_ram_block1a0_PORT_A_write_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_read_enable = VCC;
SD1_ram_block1a0_PORT_B_read_enable_reg = DFFE(SD1_ram_block1a0_PORT_B_read_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_clock_0 = GLOBAL(A1L28);
SD1_ram_block1a0_PORT_B_data_out = MEMORY(SD1_ram_block1a0_PORT_A_data_in_reg, , SD1_ram_block1a0_PORT_A_address_reg, SD1_ram_block1a0_PORT_B_address_reg, SD1_ram_block1a0_PORT_A_write_enable_reg, , , SD1_ram_block1a0_PORT_B_read_enable_reg, , , SD1_ram_block1a0_clock_0, , , , , , , );
SD1_ram_block1a2 = SD1_ram_block1a0_PORT_B_data_out[2];

--SD1_ram_block1a1 is nios_system:u0|custom_ip:my_custom_ip|altsyncram:Registers_rtl_0|altsyncram_8gi1:auto_generated|ram_block1a1 at M10K_X26_Y4_N0
SD1_ram_block1a0_PORT_A_data_in = BUS(TD1_d_writedata[0], TD1_d_writedata[1], TD1_d_writedata[2], TD1_d_writedata[3], TD1_d_writedata[4], TD1_d_writedata[5], TD1_d_writedata[6], TD1_d_writedata[7], TD1_d_writedata[8], TD1_d_writedata[9], TD1_d_writedata[10], TD1_d_writedata[11], TD1_d_writedata[12], TD1_d_writedata[13], TD1_d_writedata[14], TD1_d_writedata[15], TD1_d_writedata[16], TD1_d_writedata[17], TD1_d_writedata[18], TD1_d_writedata[19], TD1_d_writedata[20], TD1_d_writedata[21], TD1_d_writedata[22], TD1_d_writedata[23], TD1_d_writedata[24], TD1_d_writedata[25], TD1_d_writedata[26], TD1_d_writedata[27], TD1_d_writedata[28], TD1_d_writedata[29], TD1_d_writedata[30], TD1_d_writedata[31], , , , , , , , );
SD1_ram_block1a0_PORT_A_data_in_reg = DFFE(SD1_ram_block1a0_PORT_A_data_in, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_address = BUS(TD1_W_alu_result[2], TD1_W_alu_result[3], TD1_W_alu_result[4]);
SD1_ram_block1a0_PORT_A_address_reg = DFFE(SD1_ram_block1a0_PORT_A_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_address = BUS(A1L1, A1L2, A1L3);
SD1_ram_block1a0_PORT_B_address_reg = DFFE(SD1_ram_block1a0_PORT_B_address, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_A_write_enable = AC1L124;
SD1_ram_block1a0_PORT_A_write_enable_reg = DFFE(SD1_ram_block1a0_PORT_A_write_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_PORT_B_read_enable = VCC;
SD1_ram_block1a0_PORT_B_read_enable_reg = DFFE(SD1_ram_block1a0_PORT_B_read_enable, SD1_ram_block1a0_clock_0, , , );
SD1_ram_block1a0_clock_0 = GLOBAL(A1L28);
SD1_ram_block1a0_PORT_B_data_out = MEMORY(SD1_ram_block1a0_PORT_A_data_in_reg, , SD1_ram_block1a0_PORT_A_address_reg, SD1_ram_block1a0_PORT_B_address_reg, SD1_ram_block1a0_PORT_A_write_enable_reg, , , SD1_ram_block1a0_PORT_B_read_enable_reg, , , SD1_ram_block1a0_clock_0, , , , , , , );
SD1_ram_block1a1 = SD1_ram_block1a0_PORT_B_data_out[1];


--TD1_W_alu_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[2] at FF_X30_Y8_N26
--register power-up is low

TD1_W_alu_result[2] = DFFEAS(TD1L315, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  , TD1L345,  );


--TD1_W_alu_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[3] at FF_X30_Y8_N59
--register power-up is low

TD1_W_alu_result[3] = DFFEAS(TD1L316, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  , TD1L345,  );


--TD1_W_alu_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[4] at FF_X30_Y8_N14
--register power-up is low

TD1_W_alu_result[4] = DFFEAS(TD1L317, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  , TD1L345,  );


--TD1_W_alu_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[6] at FF_X30_Y8_N46
--register power-up is low

TD1_W_alu_result[6] = DFFEAS(TD1L319, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  , TD1L345,  );


--TD1_W_alu_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[7] at FF_X30_Y8_N37
--register power-up is low

TD1_W_alu_result[7] = DFFEAS(TD1L320, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  , TD1L345,  );


--TD1_W_alu_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[8] at FF_X30_Y8_N10
--register power-up is low

TD1_W_alu_result[8] = DFFEAS(TD1L321, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  , TD1L345,  );


--TD1_W_alu_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[9] at FF_X30_Y8_N50
--register power-up is low

TD1_W_alu_result[9] = DFFEAS(TD1L322, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  , TD1L345,  );


--TD1_W_alu_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[10] at FF_X30_Y8_N23
--register power-up is low

TD1_W_alu_result[10] = DFFEAS(TD1L323, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  , TD1L345,  );


--TD1_W_alu_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[11] at FF_X33_Y8_N40
--register power-up is low

TD1_W_alu_result[11] = DFFEAS(TD1L324, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  , TD1L345,  );


--TD1_W_alu_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[12] at FF_X33_Y8_N22
--register power-up is low

TD1_W_alu_result[12] = DFFEAS(TD1L325, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  , TD1L345,  );


--TD1_W_alu_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[14] at FF_X33_Y8_N13
--register power-up is low

TD1_W_alu_result[14] = DFFEAS(TD1L327, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  , TD1L345,  );


--TD1_W_alu_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[15] at FF_X33_Y8_N17
--register power-up is low

TD1_W_alu_result[15] = DFFEAS(TD1L328, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  , TD1L345,  );


--TD1_W_alu_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[16] at FF_X33_Y8_N20
--register power-up is low

TD1_W_alu_result[16] = DFFEAS(TD1L329, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  , TD1L345,  );


--TD1_W_alu_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[13] at FF_X33_Y8_N31
--register power-up is low

TD1_W_alu_result[13] = DFFEAS(TD1L326, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  , TD1L345,  );


--TD1_W_alu_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[5] at FF_X30_Y8_N1
--register power-up is low

TD1_W_alu_result[5] = DFFEAS(TD1L318, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  , TD1L345,  );


--TD1_d_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[10] at FF_X30_Y6_N17
--register power-up is low

TD1_d_writedata[10] = DFFEAS(TD1L1037, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YD2_q_b[10],  ,  , TD1L229);


--TD1_d_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[11] at FF_X33_Y6_N38
--register power-up is low

TD1_d_writedata[11] = DFFEAS(TD1L1039, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YD2_q_b[11],  ,  , TD1L229);


--TD1_d_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[12] at FF_X37_Y6_N14
--register power-up is low

TD1_d_writedata[12] = DFFEAS(TD1L1041, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YD2_q_b[12],  ,  , TD1L229);


--TD1_d_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[13] at FF_X37_Y6_N20
--register power-up is low

TD1_d_writedata[13] = DFFEAS(TD1L1043, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YD2_q_b[13],  ,  , TD1L229);


--TD1_d_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[14] at FF_X33_Y6_N47
--register power-up is low

TD1_d_writedata[14] = DFFEAS(TD1L1045, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YD2_q_b[14],  ,  , TD1L229);


--TD1_d_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[15] at FF_X31_Y6_N29
--register power-up is low

TD1_d_writedata[15] = DFFEAS(TD1L1047, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YD2_q_b[15],  ,  , TD1L229);


--TD1_d_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[16] at FF_X30_Y4_N14
--register power-up is low

TD1_d_writedata[16] = DFFEAS(TD1L1049, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YD2_q_b[16],  ,  , TD1L580);


--TD1_d_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[17] at FF_X30_Y4_N44
--register power-up is low

TD1_d_writedata[17] = DFFEAS(TD1L1051, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YD2_q_b[17],  ,  , TD1L580);


--TD1_d_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[18] at FF_X30_Y4_N29
--register power-up is low

TD1_d_writedata[18] = DFFEAS(TD1L1053, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YD2_q_b[18],  ,  , TD1L580);


--TD1_d_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[19] at FF_X30_Y5_N38
--register power-up is low

TD1_d_writedata[19] = DFFEAS(TD1L1055, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YD2_q_b[19],  ,  , TD1L580);


--TD1_d_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[20] at FF_X30_Y4_N32
--register power-up is low

TD1_d_writedata[20] = DFFEAS(TD1L1057, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YD2_q_b[20],  ,  , TD1L580);


--TD1_d_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[21] at FF_X30_Y5_N35
--register power-up is low

TD1_d_writedata[21] = DFFEAS(TD1L1059, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YD2_q_b[21],  ,  , TD1L580);


--TD1_d_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[22] at FF_X30_Y4_N41
--register power-up is low

TD1_d_writedata[22] = DFFEAS(TD1L1061, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YD2_q_b[22],  ,  , TD1L580);


--TD1_d_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[23] at FF_X30_Y4_N8
--register power-up is low

TD1_d_writedata[23] = DFFEAS(TD1L1063, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YD2_q_b[23],  ,  , TD1L580);


--TD1_d_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[8] at FF_X36_Y4_N50
--register power-up is low

TD1_d_writedata[8] = DFFEAS(TD1L1033, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YD2_q_b[8],  ,  , TD1L229);


--TD1_d_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[9] at FF_X30_Y6_N47
--register power-up is low

TD1_d_writedata[9] = DFFEAS(TD1L1035, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YD2_q_b[9],  ,  , TD1L229);


--TD1_E_shift_rot_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[2] at FF_X31_Y8_N49
--register power-up is low

TD1_E_shift_rot_result[2] = DFFEAS(TD1L462, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1_E_src1[2],  ,  , TD1_E_new_inst);


--TD1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~1 at LABCELL_X35_Y8_N9
TD1L62_adder_eqn = ( TD1_E_src1[2] ) + ( !TD1_E_alu_sub $ (!TD1L535Q) ) + ( TD1L123 );
TD1L62 = SUM(TD1L62_adder_eqn);

--TD1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~2 at LABCELL_X35_Y8_N9
TD1L63_adder_eqn = ( TD1_E_src1[2] ) + ( !TD1_E_alu_sub $ (!TD1L535Q) ) + ( TD1L123 );
TD1L63 = CARRY(TD1L63_adder_eqn);


--TD1_E_shift_rot_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3] at FF_X31_Y8_N11
--register power-up is low

TD1_E_shift_rot_result[3] = DFFEAS(TD1L463, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1_E_src1[3],  ,  , TD1_E_new_inst);


--TD1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~5 at LABCELL_X35_Y8_N12
TD1L66_adder_eqn = ( TD1_E_src1[3] ) + ( !TD1_E_alu_sub $ (!TD1_E_src2[3]) ) + ( TD1L63 );
TD1L66 = SUM(TD1L66_adder_eqn);

--TD1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~6 at LABCELL_X35_Y8_N12
TD1L67_adder_eqn = ( TD1_E_src1[3] ) + ( !TD1_E_alu_sub $ (!TD1_E_src2[3]) ) + ( TD1L63 );
TD1L67 = CARRY(TD1L67_adder_eqn);


--TD1_E_shift_rot_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[4] at FF_X31_Y8_N13
--register power-up is low

TD1_E_shift_rot_result[4] = DFFEAS(TD1L464, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1_E_src1[4],  ,  , TD1_E_new_inst);


--TD1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~9 at LABCELL_X35_Y8_N15
TD1L70_adder_eqn = ( TD1_E_src1[4] ) + ( !TD1_E_alu_sub $ (!TD1_E_src2[4]) ) + ( TD1L67 );
TD1L70 = SUM(TD1L70_adder_eqn);

--TD1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~10 at LABCELL_X35_Y8_N15
TD1L71_adder_eqn = ( TD1_E_src1[4] ) + ( !TD1_E_alu_sub $ (!TD1_E_src2[4]) ) + ( TD1L67 );
TD1L71 = CARRY(TD1L71_adder_eqn);


--TD1_E_shift_rot_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[6] at FF_X31_Y8_N34
--register power-up is low

TD1_E_shift_rot_result[6] = DFFEAS(TD1L466, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1L500Q,  ,  , TD1_E_new_inst);


--TD1_E_src2[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6] at FF_X36_Y8_N26
--register power-up is low

TD1_E_src2[6] = DFFEAS(TD1L543, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YD2_q_b[6],  , TD1L542, !TD1_R_src2_use_imm);


--TD1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~13 at LABCELL_X35_Y8_N21
TD1L74_adder_eqn = ( TD1L500Q ) + ( !TD1_E_alu_sub $ (!TD1_E_src2[6]) ) + ( TD1L119 );
TD1L74 = SUM(TD1L74_adder_eqn);

--TD1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~14 at LABCELL_X35_Y8_N21
TD1L75_adder_eqn = ( TD1L500Q ) + ( !TD1_E_alu_sub $ (!TD1_E_src2[6]) ) + ( TD1L119 );
TD1L75 = CARRY(TD1L75_adder_eqn);


--TD1_E_shift_rot_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[7] at FF_X31_Y8_N38
--register power-up is low

TD1_E_shift_rot_result[7] = DFFEAS(TD1L467, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1L502Q,  ,  , TD1_E_new_inst);


--TD1_E_src2[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7] at FF_X36_Y8_N55
--register power-up is low

TD1_E_src2[7] = DFFEAS(TD1L545, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YD2_q_b[7],  , TD1L542, !TD1_R_src2_use_imm);


--TD1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~17 at LABCELL_X35_Y8_N24
TD1L78_adder_eqn = ( !TD1_E_alu_sub $ (!TD1_E_src2[7]) ) + ( TD1_E_src1[7] ) + ( TD1L75 );
TD1L78 = SUM(TD1L78_adder_eqn);

--TD1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~18 at LABCELL_X35_Y8_N24
TD1L79_adder_eqn = ( !TD1_E_alu_sub $ (!TD1_E_src2[7]) ) + ( TD1_E_src1[7] ) + ( TD1L75 );
TD1L79 = CARRY(TD1L79_adder_eqn);


--TD1_E_shift_rot_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[8] at FF_X31_Y8_N41
--register power-up is low

TD1_E_shift_rot_result[8] = DFFEAS(TD1L468, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1_E_src1[8],  ,  , TD1_E_new_inst);


--TD1_E_src2[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[8] at FF_X36_Y8_N58
--register power-up is low

TD1_E_src2[8] = DFFEAS(TD1L547, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YD2_q_b[8],  , TD1L542, !TD1_R_src2_use_imm);


--TD1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~21 at LABCELL_X35_Y8_N27
TD1L82_adder_eqn = ( TD1_E_src1[8] ) + ( !TD1_E_alu_sub $ (!TD1_E_src2[8]) ) + ( TD1L79 );
TD1L82 = SUM(TD1L82_adder_eqn);

--TD1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~22 at LABCELL_X35_Y8_N27
TD1L83_adder_eqn = ( TD1_E_src1[8] ) + ( !TD1_E_alu_sub $ (!TD1_E_src2[8]) ) + ( TD1L79 );
TD1L83 = CARRY(TD1L83_adder_eqn);


--TD1_E_shift_rot_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[9] at FF_X31_Y8_N59
--register power-up is low

TD1_E_shift_rot_result[9] = DFFEAS(TD1L469, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1_E_src1[9],  ,  , TD1_E_new_inst);


--TD1_E_src2[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9] at FF_X36_Y8_N1
--register power-up is low

TD1_E_src2[9] = DFFEAS(TD1L549, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YD2_q_b[9],  , TD1L542, !TD1_R_src2_use_imm);


--TD1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~25 at LABCELL_X35_Y8_N30
TD1L86_adder_eqn = ( !TD1_E_alu_sub $ (!TD1_E_src2[9]) ) + ( TD1_E_src1[9] ) + ( TD1L83 );
TD1L86 = SUM(TD1L86_adder_eqn);

--TD1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~26 at LABCELL_X35_Y8_N30
TD1L87_adder_eqn = ( !TD1_E_alu_sub $ (!TD1_E_src2[9]) ) + ( TD1_E_src1[9] ) + ( TD1L83 );
TD1L87 = CARRY(TD1L87_adder_eqn);


--TD1_E_shift_rot_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10] at FF_X31_Y8_N25
--register power-up is low

TD1_E_shift_rot_result[10] = DFFEAS(TD1L470, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1_E_src1[10],  ,  , TD1_E_new_inst);


--TD1_E_src2[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[10] at FF_X36_Y8_N4
--register power-up is low

TD1_E_src2[10] = DFFEAS(TD1L551, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YD2_q_b[10],  , TD1L542, !TD1_R_src2_use_imm);


--TD1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~29 at LABCELL_X35_Y8_N33
TD1L90_adder_eqn = ( TD1_E_src1[10] ) + ( !TD1_E_alu_sub $ (!TD1_E_src2[10]) ) + ( TD1L87 );
TD1L90 = SUM(TD1L90_adder_eqn);

--TD1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~30 at LABCELL_X35_Y8_N33
TD1L91_adder_eqn = ( TD1_E_src1[10] ) + ( !TD1_E_alu_sub $ (!TD1_E_src2[10]) ) + ( TD1L87 );
TD1L91 = CARRY(TD1L91_adder_eqn);


--TD1_E_shift_rot_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[11] at FF_X31_Y8_N29
--register power-up is low

TD1_E_shift_rot_result[11] = DFFEAS(TD1L471, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1_E_src1[11],  ,  , TD1_E_new_inst);


--TD1_E_src2[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11] at FF_X36_Y8_N44
--register power-up is low

TD1_E_src2[11] = DFFEAS(TD1L554, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YD2_q_b[11],  , TD1L542, !TD1_R_src2_use_imm);


--TD1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~33 at LABCELL_X35_Y8_N36
TD1L94_adder_eqn = ( !TD1_E_alu_sub $ (!TD1_E_src2[11]) ) + ( TD1_E_src1[11] ) + ( TD1L91 );
TD1L94 = SUM(TD1L94_adder_eqn);

--TD1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~34 at LABCELL_X35_Y8_N36
TD1L95_adder_eqn = ( !TD1_E_alu_sub $ (!TD1_E_src2[11]) ) + ( TD1_E_src1[11] ) + ( TD1L91 );
TD1L95 = CARRY(TD1L95_adder_eqn);


--TD1_E_shift_rot_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[12] at FF_X31_Y8_N19
--register power-up is low

TD1_E_shift_rot_result[12] = DFFEAS(TD1L472, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1_E_src1[12],  ,  , TD1_E_new_inst);


--TD1_E_src2[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[12] at FF_X36_Y8_N46
--register power-up is low

TD1_E_src2[12] = DFFEAS(TD1L556, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YD2_q_b[12],  , TD1L542, !TD1_R_src2_use_imm);


--TD1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~37 at LABCELL_X35_Y8_N39
TD1L98_adder_eqn = ( TD1_E_src1[12] ) + ( !TD1_E_alu_sub $ (!TD1_E_src2[12]) ) + ( TD1L95 );
TD1L98 = SUM(TD1L98_adder_eqn);

--TD1L99 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~38 at LABCELL_X35_Y8_N39
TD1L99_adder_eqn = ( TD1_E_src1[12] ) + ( !TD1_E_alu_sub $ (!TD1_E_src2[12]) ) + ( TD1L95 );
TD1L99 = CARRY(TD1L99_adder_eqn);


--TD1_E_shift_rot_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[14] at FF_X39_Y8_N17
--register power-up is low

TD1_E_shift_rot_result[14] = DFFEAS(TD1L474, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1_E_src1[14],  ,  , TD1_E_new_inst);


--TD1_E_src2[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14] at FF_X36_Y8_N37
--register power-up is low

TD1_E_src2[14] = DFFEAS(TD1L560, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YD2_q_b[14],  , TD1L542, !TD1_R_src2_use_imm);


--TD1L102 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~41 at LABCELL_X35_Y8_N45
TD1L102_adder_eqn = ( TD1_E_src1[14] ) + ( !TD1_E_alu_sub $ (!TD1_E_src2[14]) ) + ( TD1L115 );
TD1L102 = SUM(TD1L102_adder_eqn);

--TD1L103 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~42 at LABCELL_X35_Y8_N45
TD1L103_adder_eqn = ( TD1_E_src1[14] ) + ( !TD1_E_alu_sub $ (!TD1_E_src2[14]) ) + ( TD1L115 );
TD1L103 = CARRY(TD1L103_adder_eqn);


--TD1_E_shift_rot_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15] at FF_X39_Y8_N23
--register power-up is low

TD1_E_shift_rot_result[15] = DFFEAS(TD1L475, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1_E_src1[15],  ,  , TD1_E_new_inst);


--TD1_E_src2[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15] at FF_X36_Y8_N40
--register power-up is low

TD1_E_src2[15] = DFFEAS(TD1L562, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YD2_q_b[15],  , TD1L542, !TD1_R_src2_use_imm);


--TD1L106 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~45 at LABCELL_X35_Y8_N48
TD1L106_adder_eqn = ( !TD1_E_alu_sub $ (!TD1_E_src2[15]) ) + ( TD1_E_src1[15] ) + ( TD1L103 );
TD1L106 = SUM(TD1L106_adder_eqn);

--TD1L107 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~46 at LABCELL_X35_Y8_N48
TD1L107_adder_eqn = ( !TD1_E_alu_sub $ (!TD1_E_src2[15]) ) + ( TD1_E_src1[15] ) + ( TD1L103 );
TD1L107 = CARRY(TD1L107_adder_eqn);


--TD1_E_shift_rot_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16] at FF_X39_Y8_N4
--register power-up is low

TD1_E_shift_rot_result[16] = DFFEAS(TD1L476, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1_E_src1[16],  ,  , TD1_E_new_inst);


--TD1_E_src2[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[16] at FF_X36_Y7_N37
--register power-up is low

TD1_E_src2[16] = DFFEAS(TD1L766, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  , TD1L782,  );


--TD1L110 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~49 at LABCELL_X35_Y8_N51
TD1L110_adder_eqn = ( !TD1_E_alu_sub $ (!TD1_E_src2[16]) ) + ( TD1_E_src1[16] ) + ( TD1L107 );
TD1L110 = SUM(TD1L110_adder_eqn);

--TD1L111 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~50 at LABCELL_X35_Y8_N51
TD1L111_adder_eqn = ( !TD1_E_alu_sub $ (!TD1_E_src2[16]) ) + ( TD1_E_src1[16] ) + ( TD1L107 );
TD1L111 = CARRY(TD1L111_adder_eqn);


--TD1_E_shift_rot_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[13] at FF_X31_Y8_N23
--register power-up is low

TD1_E_shift_rot_result[13] = DFFEAS(TD1L473, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1_E_src1[13],  ,  , TD1_E_new_inst);


--TD1_E_src2[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13] at FF_X36_Y8_N8
--register power-up is low

TD1_E_src2[13] = DFFEAS(TD1L558, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YD2_q_b[13],  , TD1L542, !TD1_R_src2_use_imm);


--TD1L114 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~53 at LABCELL_X35_Y8_N42
TD1L114_adder_eqn = ( !TD1_E_alu_sub $ (!TD1_E_src2[13]) ) + ( TD1_E_src1[13] ) + ( TD1L99 );
TD1L114 = SUM(TD1L114_adder_eqn);

--TD1L115 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~54 at LABCELL_X35_Y8_N42
TD1L115_adder_eqn = ( !TD1_E_alu_sub $ (!TD1_E_src2[13]) ) + ( TD1_E_src1[13] ) + ( TD1L99 );
TD1L115 = CARRY(TD1L115_adder_eqn);


--TD1_R_ctrl_st is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_st at FF_X33_Y9_N16
--register power-up is low

TD1_R_ctrl_st = DFFEAS(TD1L250, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  , !TD1_D_iw[2],  );


--TD1_E_shift_rot_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[5] at FF_X31_Y8_N31
--register power-up is low

TD1_E_shift_rot_result[5] = DFFEAS(TD1L465, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1_E_src1[5],  ,  , TD1_E_new_inst);


--TD1_E_src2[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5] at FF_X36_Y8_N29
--register power-up is low

TD1_E_src2[5] = DFFEAS(TD1L540, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YD2_q_b[5],  , TD1L542, !TD1_R_src2_use_imm);


--TD1L118 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~57 at LABCELL_X35_Y8_N18
TD1L118_adder_eqn = ( TD1_E_src1[5] ) + ( !TD1_E_alu_sub $ (!TD1_E_src2[5]) ) + ( TD1L71 );
TD1L118 = SUM(TD1L118_adder_eqn);

--TD1L119 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~58 at LABCELL_X35_Y8_N18
TD1L119_adder_eqn = ( TD1_E_src1[5] ) + ( !TD1_E_alu_sub $ (!TD1_E_src2[5]) ) + ( TD1L71 );
TD1L119 = CARRY(TD1L119_adder_eqn);


--YD2_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0] at M10K_X38_Y7_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 40, Port B Depth: 32, Port B Width: 40
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YD2_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD2_q_b[0]_PORT_A_data_in_reg = DFFE(YD2_q_b[0]_PORT_A_data_in, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD2_q_b[0]_PORT_A_address_reg = DFFE(YD2_q_b[0]_PORT_A_address, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_address = BUS(TD1_D_iw[22], TD1_D_iw[23], TD1_D_iw[24], TD1_D_iw[25], TD1_D_iw[26]);
YD2_q_b[0]_PORT_B_address_reg = DFFE(YD2_q_b[0]_PORT_B_address, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD2_q_b[0]_PORT_A_write_enable_reg = DFFE(YD2_q_b[0]_PORT_A_write_enable, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_read_enable = VCC;
YD2_q_b[0]_PORT_B_read_enable_reg = DFFE(YD2_q_b[0]_PORT_B_read_enable, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_clock_0 = GLOBAL(A1L28);
YD2_q_b[0]_clock_1 = GLOBAL(A1L28);
YD2_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD2_q_b[0]_PORT_B_data_out = MEMORY(YD2_q_b[0]_PORT_A_data_in_reg, , YD2_q_b[0]_PORT_A_address_reg, YD2_q_b[0]_PORT_B_address_reg, YD2_q_b[0]_PORT_A_write_enable_reg, , , YD2_q_b[0]_PORT_B_read_enable_reg, , , YD2_q_b[0]_clock_0, YD2_q_b[0]_clock_1, YD2_q_b[0]_clock_enable_0, , , , , );
YD2_q_b[0] = YD2_q_b[0]_PORT_B_data_out[0];

--YD2_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31] at M10K_X38_Y7_N0
YD2_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD2_q_b[0]_PORT_A_data_in_reg = DFFE(YD2_q_b[0]_PORT_A_data_in, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD2_q_b[0]_PORT_A_address_reg = DFFE(YD2_q_b[0]_PORT_A_address, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_address = BUS(TD1_D_iw[22], TD1_D_iw[23], TD1_D_iw[24], TD1_D_iw[25], TD1_D_iw[26]);
YD2_q_b[0]_PORT_B_address_reg = DFFE(YD2_q_b[0]_PORT_B_address, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD2_q_b[0]_PORT_A_write_enable_reg = DFFE(YD2_q_b[0]_PORT_A_write_enable, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_read_enable = VCC;
YD2_q_b[0]_PORT_B_read_enable_reg = DFFE(YD2_q_b[0]_PORT_B_read_enable, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_clock_0 = GLOBAL(A1L28);
YD2_q_b[0]_clock_1 = GLOBAL(A1L28);
YD2_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD2_q_b[0]_PORT_B_data_out = MEMORY(YD2_q_b[0]_PORT_A_data_in_reg, , YD2_q_b[0]_PORT_A_address_reg, YD2_q_b[0]_PORT_B_address_reg, YD2_q_b[0]_PORT_A_write_enable_reg, , , YD2_q_b[0]_PORT_B_read_enable_reg, , , YD2_q_b[0]_clock_0, YD2_q_b[0]_clock_1, YD2_q_b[0]_clock_enable_0, , , , , );
YD2_q_b[31] = YD2_q_b[0]_PORT_B_data_out[31];

--YD2_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30] at M10K_X38_Y7_N0
YD2_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD2_q_b[0]_PORT_A_data_in_reg = DFFE(YD2_q_b[0]_PORT_A_data_in, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD2_q_b[0]_PORT_A_address_reg = DFFE(YD2_q_b[0]_PORT_A_address, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_address = BUS(TD1_D_iw[22], TD1_D_iw[23], TD1_D_iw[24], TD1_D_iw[25], TD1_D_iw[26]);
YD2_q_b[0]_PORT_B_address_reg = DFFE(YD2_q_b[0]_PORT_B_address, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD2_q_b[0]_PORT_A_write_enable_reg = DFFE(YD2_q_b[0]_PORT_A_write_enable, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_read_enable = VCC;
YD2_q_b[0]_PORT_B_read_enable_reg = DFFE(YD2_q_b[0]_PORT_B_read_enable, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_clock_0 = GLOBAL(A1L28);
YD2_q_b[0]_clock_1 = GLOBAL(A1L28);
YD2_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD2_q_b[0]_PORT_B_data_out = MEMORY(YD2_q_b[0]_PORT_A_data_in_reg, , YD2_q_b[0]_PORT_A_address_reg, YD2_q_b[0]_PORT_B_address_reg, YD2_q_b[0]_PORT_A_write_enable_reg, , , YD2_q_b[0]_PORT_B_read_enable_reg, , , YD2_q_b[0]_clock_0, YD2_q_b[0]_clock_1, YD2_q_b[0]_clock_enable_0, , , , , );
YD2_q_b[30] = YD2_q_b[0]_PORT_B_data_out[30];

--YD2_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29] at M10K_X38_Y7_N0
YD2_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD2_q_b[0]_PORT_A_data_in_reg = DFFE(YD2_q_b[0]_PORT_A_data_in, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD2_q_b[0]_PORT_A_address_reg = DFFE(YD2_q_b[0]_PORT_A_address, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_address = BUS(TD1_D_iw[22], TD1_D_iw[23], TD1_D_iw[24], TD1_D_iw[25], TD1_D_iw[26]);
YD2_q_b[0]_PORT_B_address_reg = DFFE(YD2_q_b[0]_PORT_B_address, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD2_q_b[0]_PORT_A_write_enable_reg = DFFE(YD2_q_b[0]_PORT_A_write_enable, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_read_enable = VCC;
YD2_q_b[0]_PORT_B_read_enable_reg = DFFE(YD2_q_b[0]_PORT_B_read_enable, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_clock_0 = GLOBAL(A1L28);
YD2_q_b[0]_clock_1 = GLOBAL(A1L28);
YD2_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD2_q_b[0]_PORT_B_data_out = MEMORY(YD2_q_b[0]_PORT_A_data_in_reg, , YD2_q_b[0]_PORT_A_address_reg, YD2_q_b[0]_PORT_B_address_reg, YD2_q_b[0]_PORT_A_write_enable_reg, , , YD2_q_b[0]_PORT_B_read_enable_reg, , , YD2_q_b[0]_clock_0, YD2_q_b[0]_clock_1, YD2_q_b[0]_clock_enable_0, , , , , );
YD2_q_b[29] = YD2_q_b[0]_PORT_B_data_out[29];

--YD2_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28] at M10K_X38_Y7_N0
YD2_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD2_q_b[0]_PORT_A_data_in_reg = DFFE(YD2_q_b[0]_PORT_A_data_in, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD2_q_b[0]_PORT_A_address_reg = DFFE(YD2_q_b[0]_PORT_A_address, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_address = BUS(TD1_D_iw[22], TD1_D_iw[23], TD1_D_iw[24], TD1_D_iw[25], TD1_D_iw[26]);
YD2_q_b[0]_PORT_B_address_reg = DFFE(YD2_q_b[0]_PORT_B_address, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD2_q_b[0]_PORT_A_write_enable_reg = DFFE(YD2_q_b[0]_PORT_A_write_enable, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_read_enable = VCC;
YD2_q_b[0]_PORT_B_read_enable_reg = DFFE(YD2_q_b[0]_PORT_B_read_enable, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_clock_0 = GLOBAL(A1L28);
YD2_q_b[0]_clock_1 = GLOBAL(A1L28);
YD2_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD2_q_b[0]_PORT_B_data_out = MEMORY(YD2_q_b[0]_PORT_A_data_in_reg, , YD2_q_b[0]_PORT_A_address_reg, YD2_q_b[0]_PORT_B_address_reg, YD2_q_b[0]_PORT_A_write_enable_reg, , , YD2_q_b[0]_PORT_B_read_enable_reg, , , YD2_q_b[0]_clock_0, YD2_q_b[0]_clock_1, YD2_q_b[0]_clock_enable_0, , , , , );
YD2_q_b[28] = YD2_q_b[0]_PORT_B_data_out[28];

--YD2_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27] at M10K_X38_Y7_N0
YD2_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD2_q_b[0]_PORT_A_data_in_reg = DFFE(YD2_q_b[0]_PORT_A_data_in, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD2_q_b[0]_PORT_A_address_reg = DFFE(YD2_q_b[0]_PORT_A_address, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_address = BUS(TD1_D_iw[22], TD1_D_iw[23], TD1_D_iw[24], TD1_D_iw[25], TD1_D_iw[26]);
YD2_q_b[0]_PORT_B_address_reg = DFFE(YD2_q_b[0]_PORT_B_address, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD2_q_b[0]_PORT_A_write_enable_reg = DFFE(YD2_q_b[0]_PORT_A_write_enable, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_read_enable = VCC;
YD2_q_b[0]_PORT_B_read_enable_reg = DFFE(YD2_q_b[0]_PORT_B_read_enable, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_clock_0 = GLOBAL(A1L28);
YD2_q_b[0]_clock_1 = GLOBAL(A1L28);
YD2_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD2_q_b[0]_PORT_B_data_out = MEMORY(YD2_q_b[0]_PORT_A_data_in_reg, , YD2_q_b[0]_PORT_A_address_reg, YD2_q_b[0]_PORT_B_address_reg, YD2_q_b[0]_PORT_A_write_enable_reg, , , YD2_q_b[0]_PORT_B_read_enable_reg, , , YD2_q_b[0]_clock_0, YD2_q_b[0]_clock_1, YD2_q_b[0]_clock_enable_0, , , , , );
YD2_q_b[27] = YD2_q_b[0]_PORT_B_data_out[27];

--YD2_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26] at M10K_X38_Y7_N0
YD2_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD2_q_b[0]_PORT_A_data_in_reg = DFFE(YD2_q_b[0]_PORT_A_data_in, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD2_q_b[0]_PORT_A_address_reg = DFFE(YD2_q_b[0]_PORT_A_address, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_address = BUS(TD1_D_iw[22], TD1_D_iw[23], TD1_D_iw[24], TD1_D_iw[25], TD1_D_iw[26]);
YD2_q_b[0]_PORT_B_address_reg = DFFE(YD2_q_b[0]_PORT_B_address, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD2_q_b[0]_PORT_A_write_enable_reg = DFFE(YD2_q_b[0]_PORT_A_write_enable, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_read_enable = VCC;
YD2_q_b[0]_PORT_B_read_enable_reg = DFFE(YD2_q_b[0]_PORT_B_read_enable, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_clock_0 = GLOBAL(A1L28);
YD2_q_b[0]_clock_1 = GLOBAL(A1L28);
YD2_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD2_q_b[0]_PORT_B_data_out = MEMORY(YD2_q_b[0]_PORT_A_data_in_reg, , YD2_q_b[0]_PORT_A_address_reg, YD2_q_b[0]_PORT_B_address_reg, YD2_q_b[0]_PORT_A_write_enable_reg, , , YD2_q_b[0]_PORT_B_read_enable_reg, , , YD2_q_b[0]_clock_0, YD2_q_b[0]_clock_1, YD2_q_b[0]_clock_enable_0, , , , , );
YD2_q_b[26] = YD2_q_b[0]_PORT_B_data_out[26];

--YD2_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25] at M10K_X38_Y7_N0
YD2_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD2_q_b[0]_PORT_A_data_in_reg = DFFE(YD2_q_b[0]_PORT_A_data_in, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD2_q_b[0]_PORT_A_address_reg = DFFE(YD2_q_b[0]_PORT_A_address, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_address = BUS(TD1_D_iw[22], TD1_D_iw[23], TD1_D_iw[24], TD1_D_iw[25], TD1_D_iw[26]);
YD2_q_b[0]_PORT_B_address_reg = DFFE(YD2_q_b[0]_PORT_B_address, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD2_q_b[0]_PORT_A_write_enable_reg = DFFE(YD2_q_b[0]_PORT_A_write_enable, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_read_enable = VCC;
YD2_q_b[0]_PORT_B_read_enable_reg = DFFE(YD2_q_b[0]_PORT_B_read_enable, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_clock_0 = GLOBAL(A1L28);
YD2_q_b[0]_clock_1 = GLOBAL(A1L28);
YD2_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD2_q_b[0]_PORT_B_data_out = MEMORY(YD2_q_b[0]_PORT_A_data_in_reg, , YD2_q_b[0]_PORT_A_address_reg, YD2_q_b[0]_PORT_B_address_reg, YD2_q_b[0]_PORT_A_write_enable_reg, , , YD2_q_b[0]_PORT_B_read_enable_reg, , , YD2_q_b[0]_clock_0, YD2_q_b[0]_clock_1, YD2_q_b[0]_clock_enable_0, , , , , );
YD2_q_b[25] = YD2_q_b[0]_PORT_B_data_out[25];

--YD2_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24] at M10K_X38_Y7_N0
YD2_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD2_q_b[0]_PORT_A_data_in_reg = DFFE(YD2_q_b[0]_PORT_A_data_in, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD2_q_b[0]_PORT_A_address_reg = DFFE(YD2_q_b[0]_PORT_A_address, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_address = BUS(TD1_D_iw[22], TD1_D_iw[23], TD1_D_iw[24], TD1_D_iw[25], TD1_D_iw[26]);
YD2_q_b[0]_PORT_B_address_reg = DFFE(YD2_q_b[0]_PORT_B_address, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD2_q_b[0]_PORT_A_write_enable_reg = DFFE(YD2_q_b[0]_PORT_A_write_enable, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_read_enable = VCC;
YD2_q_b[0]_PORT_B_read_enable_reg = DFFE(YD2_q_b[0]_PORT_B_read_enable, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_clock_0 = GLOBAL(A1L28);
YD2_q_b[0]_clock_1 = GLOBAL(A1L28);
YD2_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD2_q_b[0]_PORT_B_data_out = MEMORY(YD2_q_b[0]_PORT_A_data_in_reg, , YD2_q_b[0]_PORT_A_address_reg, YD2_q_b[0]_PORT_B_address_reg, YD2_q_b[0]_PORT_A_write_enable_reg, , , YD2_q_b[0]_PORT_B_read_enable_reg, , , YD2_q_b[0]_clock_0, YD2_q_b[0]_clock_1, YD2_q_b[0]_clock_enable_0, , , , , );
YD2_q_b[24] = YD2_q_b[0]_PORT_B_data_out[24];

--YD2_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23] at M10K_X38_Y7_N0
YD2_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD2_q_b[0]_PORT_A_data_in_reg = DFFE(YD2_q_b[0]_PORT_A_data_in, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD2_q_b[0]_PORT_A_address_reg = DFFE(YD2_q_b[0]_PORT_A_address, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_address = BUS(TD1_D_iw[22], TD1_D_iw[23], TD1_D_iw[24], TD1_D_iw[25], TD1_D_iw[26]);
YD2_q_b[0]_PORT_B_address_reg = DFFE(YD2_q_b[0]_PORT_B_address, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD2_q_b[0]_PORT_A_write_enable_reg = DFFE(YD2_q_b[0]_PORT_A_write_enable, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_read_enable = VCC;
YD2_q_b[0]_PORT_B_read_enable_reg = DFFE(YD2_q_b[0]_PORT_B_read_enable, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_clock_0 = GLOBAL(A1L28);
YD2_q_b[0]_clock_1 = GLOBAL(A1L28);
YD2_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD2_q_b[0]_PORT_B_data_out = MEMORY(YD2_q_b[0]_PORT_A_data_in_reg, , YD2_q_b[0]_PORT_A_address_reg, YD2_q_b[0]_PORT_B_address_reg, YD2_q_b[0]_PORT_A_write_enable_reg, , , YD2_q_b[0]_PORT_B_read_enable_reg, , , YD2_q_b[0]_clock_0, YD2_q_b[0]_clock_1, YD2_q_b[0]_clock_enable_0, , , , , );
YD2_q_b[23] = YD2_q_b[0]_PORT_B_data_out[23];

--YD2_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22] at M10K_X38_Y7_N0
YD2_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD2_q_b[0]_PORT_A_data_in_reg = DFFE(YD2_q_b[0]_PORT_A_data_in, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD2_q_b[0]_PORT_A_address_reg = DFFE(YD2_q_b[0]_PORT_A_address, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_address = BUS(TD1_D_iw[22], TD1_D_iw[23], TD1_D_iw[24], TD1_D_iw[25], TD1_D_iw[26]);
YD2_q_b[0]_PORT_B_address_reg = DFFE(YD2_q_b[0]_PORT_B_address, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD2_q_b[0]_PORT_A_write_enable_reg = DFFE(YD2_q_b[0]_PORT_A_write_enable, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_read_enable = VCC;
YD2_q_b[0]_PORT_B_read_enable_reg = DFFE(YD2_q_b[0]_PORT_B_read_enable, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_clock_0 = GLOBAL(A1L28);
YD2_q_b[0]_clock_1 = GLOBAL(A1L28);
YD2_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD2_q_b[0]_PORT_B_data_out = MEMORY(YD2_q_b[0]_PORT_A_data_in_reg, , YD2_q_b[0]_PORT_A_address_reg, YD2_q_b[0]_PORT_B_address_reg, YD2_q_b[0]_PORT_A_write_enable_reg, , , YD2_q_b[0]_PORT_B_read_enable_reg, , , YD2_q_b[0]_clock_0, YD2_q_b[0]_clock_1, YD2_q_b[0]_clock_enable_0, , , , , );
YD2_q_b[22] = YD2_q_b[0]_PORT_B_data_out[22];

--YD2_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21] at M10K_X38_Y7_N0
YD2_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD2_q_b[0]_PORT_A_data_in_reg = DFFE(YD2_q_b[0]_PORT_A_data_in, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD2_q_b[0]_PORT_A_address_reg = DFFE(YD2_q_b[0]_PORT_A_address, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_address = BUS(TD1_D_iw[22], TD1_D_iw[23], TD1_D_iw[24], TD1_D_iw[25], TD1_D_iw[26]);
YD2_q_b[0]_PORT_B_address_reg = DFFE(YD2_q_b[0]_PORT_B_address, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD2_q_b[0]_PORT_A_write_enable_reg = DFFE(YD2_q_b[0]_PORT_A_write_enable, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_read_enable = VCC;
YD2_q_b[0]_PORT_B_read_enable_reg = DFFE(YD2_q_b[0]_PORT_B_read_enable, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_clock_0 = GLOBAL(A1L28);
YD2_q_b[0]_clock_1 = GLOBAL(A1L28);
YD2_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD2_q_b[0]_PORT_B_data_out = MEMORY(YD2_q_b[0]_PORT_A_data_in_reg, , YD2_q_b[0]_PORT_A_address_reg, YD2_q_b[0]_PORT_B_address_reg, YD2_q_b[0]_PORT_A_write_enable_reg, , , YD2_q_b[0]_PORT_B_read_enable_reg, , , YD2_q_b[0]_clock_0, YD2_q_b[0]_clock_1, YD2_q_b[0]_clock_enable_0, , , , , );
YD2_q_b[21] = YD2_q_b[0]_PORT_B_data_out[21];

--YD2_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20] at M10K_X38_Y7_N0
YD2_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD2_q_b[0]_PORT_A_data_in_reg = DFFE(YD2_q_b[0]_PORT_A_data_in, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD2_q_b[0]_PORT_A_address_reg = DFFE(YD2_q_b[0]_PORT_A_address, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_address = BUS(TD1_D_iw[22], TD1_D_iw[23], TD1_D_iw[24], TD1_D_iw[25], TD1_D_iw[26]);
YD2_q_b[0]_PORT_B_address_reg = DFFE(YD2_q_b[0]_PORT_B_address, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD2_q_b[0]_PORT_A_write_enable_reg = DFFE(YD2_q_b[0]_PORT_A_write_enable, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_read_enable = VCC;
YD2_q_b[0]_PORT_B_read_enable_reg = DFFE(YD2_q_b[0]_PORT_B_read_enable, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_clock_0 = GLOBAL(A1L28);
YD2_q_b[0]_clock_1 = GLOBAL(A1L28);
YD2_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD2_q_b[0]_PORT_B_data_out = MEMORY(YD2_q_b[0]_PORT_A_data_in_reg, , YD2_q_b[0]_PORT_A_address_reg, YD2_q_b[0]_PORT_B_address_reg, YD2_q_b[0]_PORT_A_write_enable_reg, , , YD2_q_b[0]_PORT_B_read_enable_reg, , , YD2_q_b[0]_clock_0, YD2_q_b[0]_clock_1, YD2_q_b[0]_clock_enable_0, , , , , );
YD2_q_b[20] = YD2_q_b[0]_PORT_B_data_out[20];

--YD2_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19] at M10K_X38_Y7_N0
YD2_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD2_q_b[0]_PORT_A_data_in_reg = DFFE(YD2_q_b[0]_PORT_A_data_in, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD2_q_b[0]_PORT_A_address_reg = DFFE(YD2_q_b[0]_PORT_A_address, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_address = BUS(TD1_D_iw[22], TD1_D_iw[23], TD1_D_iw[24], TD1_D_iw[25], TD1_D_iw[26]);
YD2_q_b[0]_PORT_B_address_reg = DFFE(YD2_q_b[0]_PORT_B_address, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD2_q_b[0]_PORT_A_write_enable_reg = DFFE(YD2_q_b[0]_PORT_A_write_enable, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_read_enable = VCC;
YD2_q_b[0]_PORT_B_read_enable_reg = DFFE(YD2_q_b[0]_PORT_B_read_enable, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_clock_0 = GLOBAL(A1L28);
YD2_q_b[0]_clock_1 = GLOBAL(A1L28);
YD2_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD2_q_b[0]_PORT_B_data_out = MEMORY(YD2_q_b[0]_PORT_A_data_in_reg, , YD2_q_b[0]_PORT_A_address_reg, YD2_q_b[0]_PORT_B_address_reg, YD2_q_b[0]_PORT_A_write_enable_reg, , , YD2_q_b[0]_PORT_B_read_enable_reg, , , YD2_q_b[0]_clock_0, YD2_q_b[0]_clock_1, YD2_q_b[0]_clock_enable_0, , , , , );
YD2_q_b[19] = YD2_q_b[0]_PORT_B_data_out[19];

--YD2_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18] at M10K_X38_Y7_N0
YD2_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD2_q_b[0]_PORT_A_data_in_reg = DFFE(YD2_q_b[0]_PORT_A_data_in, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD2_q_b[0]_PORT_A_address_reg = DFFE(YD2_q_b[0]_PORT_A_address, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_address = BUS(TD1_D_iw[22], TD1_D_iw[23], TD1_D_iw[24], TD1_D_iw[25], TD1_D_iw[26]);
YD2_q_b[0]_PORT_B_address_reg = DFFE(YD2_q_b[0]_PORT_B_address, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD2_q_b[0]_PORT_A_write_enable_reg = DFFE(YD2_q_b[0]_PORT_A_write_enable, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_read_enable = VCC;
YD2_q_b[0]_PORT_B_read_enable_reg = DFFE(YD2_q_b[0]_PORT_B_read_enable, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_clock_0 = GLOBAL(A1L28);
YD2_q_b[0]_clock_1 = GLOBAL(A1L28);
YD2_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD2_q_b[0]_PORT_B_data_out = MEMORY(YD2_q_b[0]_PORT_A_data_in_reg, , YD2_q_b[0]_PORT_A_address_reg, YD2_q_b[0]_PORT_B_address_reg, YD2_q_b[0]_PORT_A_write_enable_reg, , , YD2_q_b[0]_PORT_B_read_enable_reg, , , YD2_q_b[0]_clock_0, YD2_q_b[0]_clock_1, YD2_q_b[0]_clock_enable_0, , , , , );
YD2_q_b[18] = YD2_q_b[0]_PORT_B_data_out[18];

--YD2_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17] at M10K_X38_Y7_N0
YD2_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD2_q_b[0]_PORT_A_data_in_reg = DFFE(YD2_q_b[0]_PORT_A_data_in, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD2_q_b[0]_PORT_A_address_reg = DFFE(YD2_q_b[0]_PORT_A_address, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_address = BUS(TD1_D_iw[22], TD1_D_iw[23], TD1_D_iw[24], TD1_D_iw[25], TD1_D_iw[26]);
YD2_q_b[0]_PORT_B_address_reg = DFFE(YD2_q_b[0]_PORT_B_address, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD2_q_b[0]_PORT_A_write_enable_reg = DFFE(YD2_q_b[0]_PORT_A_write_enable, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_read_enable = VCC;
YD2_q_b[0]_PORT_B_read_enable_reg = DFFE(YD2_q_b[0]_PORT_B_read_enable, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_clock_0 = GLOBAL(A1L28);
YD2_q_b[0]_clock_1 = GLOBAL(A1L28);
YD2_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD2_q_b[0]_PORT_B_data_out = MEMORY(YD2_q_b[0]_PORT_A_data_in_reg, , YD2_q_b[0]_PORT_A_address_reg, YD2_q_b[0]_PORT_B_address_reg, YD2_q_b[0]_PORT_A_write_enable_reg, , , YD2_q_b[0]_PORT_B_read_enable_reg, , , YD2_q_b[0]_clock_0, YD2_q_b[0]_clock_1, YD2_q_b[0]_clock_enable_0, , , , , );
YD2_q_b[17] = YD2_q_b[0]_PORT_B_data_out[17];

--YD2_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16] at M10K_X38_Y7_N0
YD2_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD2_q_b[0]_PORT_A_data_in_reg = DFFE(YD2_q_b[0]_PORT_A_data_in, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD2_q_b[0]_PORT_A_address_reg = DFFE(YD2_q_b[0]_PORT_A_address, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_address = BUS(TD1_D_iw[22], TD1_D_iw[23], TD1_D_iw[24], TD1_D_iw[25], TD1_D_iw[26]);
YD2_q_b[0]_PORT_B_address_reg = DFFE(YD2_q_b[0]_PORT_B_address, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD2_q_b[0]_PORT_A_write_enable_reg = DFFE(YD2_q_b[0]_PORT_A_write_enable, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_read_enable = VCC;
YD2_q_b[0]_PORT_B_read_enable_reg = DFFE(YD2_q_b[0]_PORT_B_read_enable, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_clock_0 = GLOBAL(A1L28);
YD2_q_b[0]_clock_1 = GLOBAL(A1L28);
YD2_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD2_q_b[0]_PORT_B_data_out = MEMORY(YD2_q_b[0]_PORT_A_data_in_reg, , YD2_q_b[0]_PORT_A_address_reg, YD2_q_b[0]_PORT_B_address_reg, YD2_q_b[0]_PORT_A_write_enable_reg, , , YD2_q_b[0]_PORT_B_read_enable_reg, , , YD2_q_b[0]_clock_0, YD2_q_b[0]_clock_1, YD2_q_b[0]_clock_enable_0, , , , , );
YD2_q_b[16] = YD2_q_b[0]_PORT_B_data_out[16];

--YD2_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15] at M10K_X38_Y7_N0
YD2_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD2_q_b[0]_PORT_A_data_in_reg = DFFE(YD2_q_b[0]_PORT_A_data_in, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD2_q_b[0]_PORT_A_address_reg = DFFE(YD2_q_b[0]_PORT_A_address, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_address = BUS(TD1_D_iw[22], TD1_D_iw[23], TD1_D_iw[24], TD1_D_iw[25], TD1_D_iw[26]);
YD2_q_b[0]_PORT_B_address_reg = DFFE(YD2_q_b[0]_PORT_B_address, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD2_q_b[0]_PORT_A_write_enable_reg = DFFE(YD2_q_b[0]_PORT_A_write_enable, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_read_enable = VCC;
YD2_q_b[0]_PORT_B_read_enable_reg = DFFE(YD2_q_b[0]_PORT_B_read_enable, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_clock_0 = GLOBAL(A1L28);
YD2_q_b[0]_clock_1 = GLOBAL(A1L28);
YD2_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD2_q_b[0]_PORT_B_data_out = MEMORY(YD2_q_b[0]_PORT_A_data_in_reg, , YD2_q_b[0]_PORT_A_address_reg, YD2_q_b[0]_PORT_B_address_reg, YD2_q_b[0]_PORT_A_write_enable_reg, , , YD2_q_b[0]_PORT_B_read_enable_reg, , , YD2_q_b[0]_clock_0, YD2_q_b[0]_clock_1, YD2_q_b[0]_clock_enable_0, , , , , );
YD2_q_b[15] = YD2_q_b[0]_PORT_B_data_out[15];

--YD2_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14] at M10K_X38_Y7_N0
YD2_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD2_q_b[0]_PORT_A_data_in_reg = DFFE(YD2_q_b[0]_PORT_A_data_in, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD2_q_b[0]_PORT_A_address_reg = DFFE(YD2_q_b[0]_PORT_A_address, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_address = BUS(TD1_D_iw[22], TD1_D_iw[23], TD1_D_iw[24], TD1_D_iw[25], TD1_D_iw[26]);
YD2_q_b[0]_PORT_B_address_reg = DFFE(YD2_q_b[0]_PORT_B_address, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD2_q_b[0]_PORT_A_write_enable_reg = DFFE(YD2_q_b[0]_PORT_A_write_enable, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_read_enable = VCC;
YD2_q_b[0]_PORT_B_read_enable_reg = DFFE(YD2_q_b[0]_PORT_B_read_enable, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_clock_0 = GLOBAL(A1L28);
YD2_q_b[0]_clock_1 = GLOBAL(A1L28);
YD2_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD2_q_b[0]_PORT_B_data_out = MEMORY(YD2_q_b[0]_PORT_A_data_in_reg, , YD2_q_b[0]_PORT_A_address_reg, YD2_q_b[0]_PORT_B_address_reg, YD2_q_b[0]_PORT_A_write_enable_reg, , , YD2_q_b[0]_PORT_B_read_enable_reg, , , YD2_q_b[0]_clock_0, YD2_q_b[0]_clock_1, YD2_q_b[0]_clock_enable_0, , , , , );
YD2_q_b[14] = YD2_q_b[0]_PORT_B_data_out[14];

--YD2_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13] at M10K_X38_Y7_N0
YD2_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD2_q_b[0]_PORT_A_data_in_reg = DFFE(YD2_q_b[0]_PORT_A_data_in, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD2_q_b[0]_PORT_A_address_reg = DFFE(YD2_q_b[0]_PORT_A_address, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_address = BUS(TD1_D_iw[22], TD1_D_iw[23], TD1_D_iw[24], TD1_D_iw[25], TD1_D_iw[26]);
YD2_q_b[0]_PORT_B_address_reg = DFFE(YD2_q_b[0]_PORT_B_address, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD2_q_b[0]_PORT_A_write_enable_reg = DFFE(YD2_q_b[0]_PORT_A_write_enable, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_read_enable = VCC;
YD2_q_b[0]_PORT_B_read_enable_reg = DFFE(YD2_q_b[0]_PORT_B_read_enable, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_clock_0 = GLOBAL(A1L28);
YD2_q_b[0]_clock_1 = GLOBAL(A1L28);
YD2_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD2_q_b[0]_PORT_B_data_out = MEMORY(YD2_q_b[0]_PORT_A_data_in_reg, , YD2_q_b[0]_PORT_A_address_reg, YD2_q_b[0]_PORT_B_address_reg, YD2_q_b[0]_PORT_A_write_enable_reg, , , YD2_q_b[0]_PORT_B_read_enable_reg, , , YD2_q_b[0]_clock_0, YD2_q_b[0]_clock_1, YD2_q_b[0]_clock_enable_0, , , , , );
YD2_q_b[13] = YD2_q_b[0]_PORT_B_data_out[13];

--YD2_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12] at M10K_X38_Y7_N0
YD2_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD2_q_b[0]_PORT_A_data_in_reg = DFFE(YD2_q_b[0]_PORT_A_data_in, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD2_q_b[0]_PORT_A_address_reg = DFFE(YD2_q_b[0]_PORT_A_address, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_address = BUS(TD1_D_iw[22], TD1_D_iw[23], TD1_D_iw[24], TD1_D_iw[25], TD1_D_iw[26]);
YD2_q_b[0]_PORT_B_address_reg = DFFE(YD2_q_b[0]_PORT_B_address, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD2_q_b[0]_PORT_A_write_enable_reg = DFFE(YD2_q_b[0]_PORT_A_write_enable, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_read_enable = VCC;
YD2_q_b[0]_PORT_B_read_enable_reg = DFFE(YD2_q_b[0]_PORT_B_read_enable, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_clock_0 = GLOBAL(A1L28);
YD2_q_b[0]_clock_1 = GLOBAL(A1L28);
YD2_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD2_q_b[0]_PORT_B_data_out = MEMORY(YD2_q_b[0]_PORT_A_data_in_reg, , YD2_q_b[0]_PORT_A_address_reg, YD2_q_b[0]_PORT_B_address_reg, YD2_q_b[0]_PORT_A_write_enable_reg, , , YD2_q_b[0]_PORT_B_read_enable_reg, , , YD2_q_b[0]_clock_0, YD2_q_b[0]_clock_1, YD2_q_b[0]_clock_enable_0, , , , , );
YD2_q_b[12] = YD2_q_b[0]_PORT_B_data_out[12];

--YD2_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11] at M10K_X38_Y7_N0
YD2_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD2_q_b[0]_PORT_A_data_in_reg = DFFE(YD2_q_b[0]_PORT_A_data_in, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD2_q_b[0]_PORT_A_address_reg = DFFE(YD2_q_b[0]_PORT_A_address, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_address = BUS(TD1_D_iw[22], TD1_D_iw[23], TD1_D_iw[24], TD1_D_iw[25], TD1_D_iw[26]);
YD2_q_b[0]_PORT_B_address_reg = DFFE(YD2_q_b[0]_PORT_B_address, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD2_q_b[0]_PORT_A_write_enable_reg = DFFE(YD2_q_b[0]_PORT_A_write_enable, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_read_enable = VCC;
YD2_q_b[0]_PORT_B_read_enable_reg = DFFE(YD2_q_b[0]_PORT_B_read_enable, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_clock_0 = GLOBAL(A1L28);
YD2_q_b[0]_clock_1 = GLOBAL(A1L28);
YD2_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD2_q_b[0]_PORT_B_data_out = MEMORY(YD2_q_b[0]_PORT_A_data_in_reg, , YD2_q_b[0]_PORT_A_address_reg, YD2_q_b[0]_PORT_B_address_reg, YD2_q_b[0]_PORT_A_write_enable_reg, , , YD2_q_b[0]_PORT_B_read_enable_reg, , , YD2_q_b[0]_clock_0, YD2_q_b[0]_clock_1, YD2_q_b[0]_clock_enable_0, , , , , );
YD2_q_b[11] = YD2_q_b[0]_PORT_B_data_out[11];

--YD2_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10] at M10K_X38_Y7_N0
YD2_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD2_q_b[0]_PORT_A_data_in_reg = DFFE(YD2_q_b[0]_PORT_A_data_in, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD2_q_b[0]_PORT_A_address_reg = DFFE(YD2_q_b[0]_PORT_A_address, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_address = BUS(TD1_D_iw[22], TD1_D_iw[23], TD1_D_iw[24], TD1_D_iw[25], TD1_D_iw[26]);
YD2_q_b[0]_PORT_B_address_reg = DFFE(YD2_q_b[0]_PORT_B_address, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD2_q_b[0]_PORT_A_write_enable_reg = DFFE(YD2_q_b[0]_PORT_A_write_enable, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_read_enable = VCC;
YD2_q_b[0]_PORT_B_read_enable_reg = DFFE(YD2_q_b[0]_PORT_B_read_enable, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_clock_0 = GLOBAL(A1L28);
YD2_q_b[0]_clock_1 = GLOBAL(A1L28);
YD2_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD2_q_b[0]_PORT_B_data_out = MEMORY(YD2_q_b[0]_PORT_A_data_in_reg, , YD2_q_b[0]_PORT_A_address_reg, YD2_q_b[0]_PORT_B_address_reg, YD2_q_b[0]_PORT_A_write_enable_reg, , , YD2_q_b[0]_PORT_B_read_enable_reg, , , YD2_q_b[0]_clock_0, YD2_q_b[0]_clock_1, YD2_q_b[0]_clock_enable_0, , , , , );
YD2_q_b[10] = YD2_q_b[0]_PORT_B_data_out[10];

--YD2_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9] at M10K_X38_Y7_N0
YD2_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD2_q_b[0]_PORT_A_data_in_reg = DFFE(YD2_q_b[0]_PORT_A_data_in, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD2_q_b[0]_PORT_A_address_reg = DFFE(YD2_q_b[0]_PORT_A_address, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_address = BUS(TD1_D_iw[22], TD1_D_iw[23], TD1_D_iw[24], TD1_D_iw[25], TD1_D_iw[26]);
YD2_q_b[0]_PORT_B_address_reg = DFFE(YD2_q_b[0]_PORT_B_address, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD2_q_b[0]_PORT_A_write_enable_reg = DFFE(YD2_q_b[0]_PORT_A_write_enable, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_read_enable = VCC;
YD2_q_b[0]_PORT_B_read_enable_reg = DFFE(YD2_q_b[0]_PORT_B_read_enable, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_clock_0 = GLOBAL(A1L28);
YD2_q_b[0]_clock_1 = GLOBAL(A1L28);
YD2_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD2_q_b[0]_PORT_B_data_out = MEMORY(YD2_q_b[0]_PORT_A_data_in_reg, , YD2_q_b[0]_PORT_A_address_reg, YD2_q_b[0]_PORT_B_address_reg, YD2_q_b[0]_PORT_A_write_enable_reg, , , YD2_q_b[0]_PORT_B_read_enable_reg, , , YD2_q_b[0]_clock_0, YD2_q_b[0]_clock_1, YD2_q_b[0]_clock_enable_0, , , , , );
YD2_q_b[9] = YD2_q_b[0]_PORT_B_data_out[9];

--YD2_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8] at M10K_X38_Y7_N0
YD2_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD2_q_b[0]_PORT_A_data_in_reg = DFFE(YD2_q_b[0]_PORT_A_data_in, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD2_q_b[0]_PORT_A_address_reg = DFFE(YD2_q_b[0]_PORT_A_address, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_address = BUS(TD1_D_iw[22], TD1_D_iw[23], TD1_D_iw[24], TD1_D_iw[25], TD1_D_iw[26]);
YD2_q_b[0]_PORT_B_address_reg = DFFE(YD2_q_b[0]_PORT_B_address, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD2_q_b[0]_PORT_A_write_enable_reg = DFFE(YD2_q_b[0]_PORT_A_write_enable, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_read_enable = VCC;
YD2_q_b[0]_PORT_B_read_enable_reg = DFFE(YD2_q_b[0]_PORT_B_read_enable, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_clock_0 = GLOBAL(A1L28);
YD2_q_b[0]_clock_1 = GLOBAL(A1L28);
YD2_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD2_q_b[0]_PORT_B_data_out = MEMORY(YD2_q_b[0]_PORT_A_data_in_reg, , YD2_q_b[0]_PORT_A_address_reg, YD2_q_b[0]_PORT_B_address_reg, YD2_q_b[0]_PORT_A_write_enable_reg, , , YD2_q_b[0]_PORT_B_read_enable_reg, , , YD2_q_b[0]_clock_0, YD2_q_b[0]_clock_1, YD2_q_b[0]_clock_enable_0, , , , , );
YD2_q_b[8] = YD2_q_b[0]_PORT_B_data_out[8];

--YD2_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7] at M10K_X38_Y7_N0
YD2_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD2_q_b[0]_PORT_A_data_in_reg = DFFE(YD2_q_b[0]_PORT_A_data_in, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD2_q_b[0]_PORT_A_address_reg = DFFE(YD2_q_b[0]_PORT_A_address, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_address = BUS(TD1_D_iw[22], TD1_D_iw[23], TD1_D_iw[24], TD1_D_iw[25], TD1_D_iw[26]);
YD2_q_b[0]_PORT_B_address_reg = DFFE(YD2_q_b[0]_PORT_B_address, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD2_q_b[0]_PORT_A_write_enable_reg = DFFE(YD2_q_b[0]_PORT_A_write_enable, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_read_enable = VCC;
YD2_q_b[0]_PORT_B_read_enable_reg = DFFE(YD2_q_b[0]_PORT_B_read_enable, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_clock_0 = GLOBAL(A1L28);
YD2_q_b[0]_clock_1 = GLOBAL(A1L28);
YD2_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD2_q_b[0]_PORT_B_data_out = MEMORY(YD2_q_b[0]_PORT_A_data_in_reg, , YD2_q_b[0]_PORT_A_address_reg, YD2_q_b[0]_PORT_B_address_reg, YD2_q_b[0]_PORT_A_write_enable_reg, , , YD2_q_b[0]_PORT_B_read_enable_reg, , , YD2_q_b[0]_clock_0, YD2_q_b[0]_clock_1, YD2_q_b[0]_clock_enable_0, , , , , );
YD2_q_b[7] = YD2_q_b[0]_PORT_B_data_out[7];

--YD2_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6] at M10K_X38_Y7_N0
YD2_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD2_q_b[0]_PORT_A_data_in_reg = DFFE(YD2_q_b[0]_PORT_A_data_in, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD2_q_b[0]_PORT_A_address_reg = DFFE(YD2_q_b[0]_PORT_A_address, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_address = BUS(TD1_D_iw[22], TD1_D_iw[23], TD1_D_iw[24], TD1_D_iw[25], TD1_D_iw[26]);
YD2_q_b[0]_PORT_B_address_reg = DFFE(YD2_q_b[0]_PORT_B_address, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD2_q_b[0]_PORT_A_write_enable_reg = DFFE(YD2_q_b[0]_PORT_A_write_enable, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_read_enable = VCC;
YD2_q_b[0]_PORT_B_read_enable_reg = DFFE(YD2_q_b[0]_PORT_B_read_enable, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_clock_0 = GLOBAL(A1L28);
YD2_q_b[0]_clock_1 = GLOBAL(A1L28);
YD2_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD2_q_b[0]_PORT_B_data_out = MEMORY(YD2_q_b[0]_PORT_A_data_in_reg, , YD2_q_b[0]_PORT_A_address_reg, YD2_q_b[0]_PORT_B_address_reg, YD2_q_b[0]_PORT_A_write_enable_reg, , , YD2_q_b[0]_PORT_B_read_enable_reg, , , YD2_q_b[0]_clock_0, YD2_q_b[0]_clock_1, YD2_q_b[0]_clock_enable_0, , , , , );
YD2_q_b[6] = YD2_q_b[0]_PORT_B_data_out[6];

--YD2_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5] at M10K_X38_Y7_N0
YD2_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD2_q_b[0]_PORT_A_data_in_reg = DFFE(YD2_q_b[0]_PORT_A_data_in, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD2_q_b[0]_PORT_A_address_reg = DFFE(YD2_q_b[0]_PORT_A_address, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_address = BUS(TD1_D_iw[22], TD1_D_iw[23], TD1_D_iw[24], TD1_D_iw[25], TD1_D_iw[26]);
YD2_q_b[0]_PORT_B_address_reg = DFFE(YD2_q_b[0]_PORT_B_address, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD2_q_b[0]_PORT_A_write_enable_reg = DFFE(YD2_q_b[0]_PORT_A_write_enable, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_read_enable = VCC;
YD2_q_b[0]_PORT_B_read_enable_reg = DFFE(YD2_q_b[0]_PORT_B_read_enable, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_clock_0 = GLOBAL(A1L28);
YD2_q_b[0]_clock_1 = GLOBAL(A1L28);
YD2_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD2_q_b[0]_PORT_B_data_out = MEMORY(YD2_q_b[0]_PORT_A_data_in_reg, , YD2_q_b[0]_PORT_A_address_reg, YD2_q_b[0]_PORT_B_address_reg, YD2_q_b[0]_PORT_A_write_enable_reg, , , YD2_q_b[0]_PORT_B_read_enable_reg, , , YD2_q_b[0]_clock_0, YD2_q_b[0]_clock_1, YD2_q_b[0]_clock_enable_0, , , , , );
YD2_q_b[5] = YD2_q_b[0]_PORT_B_data_out[5];

--YD2_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4] at M10K_X38_Y7_N0
YD2_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD2_q_b[0]_PORT_A_data_in_reg = DFFE(YD2_q_b[0]_PORT_A_data_in, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD2_q_b[0]_PORT_A_address_reg = DFFE(YD2_q_b[0]_PORT_A_address, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_address = BUS(TD1_D_iw[22], TD1_D_iw[23], TD1_D_iw[24], TD1_D_iw[25], TD1_D_iw[26]);
YD2_q_b[0]_PORT_B_address_reg = DFFE(YD2_q_b[0]_PORT_B_address, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD2_q_b[0]_PORT_A_write_enable_reg = DFFE(YD2_q_b[0]_PORT_A_write_enable, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_read_enable = VCC;
YD2_q_b[0]_PORT_B_read_enable_reg = DFFE(YD2_q_b[0]_PORT_B_read_enable, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_clock_0 = GLOBAL(A1L28);
YD2_q_b[0]_clock_1 = GLOBAL(A1L28);
YD2_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD2_q_b[0]_PORT_B_data_out = MEMORY(YD2_q_b[0]_PORT_A_data_in_reg, , YD2_q_b[0]_PORT_A_address_reg, YD2_q_b[0]_PORT_B_address_reg, YD2_q_b[0]_PORT_A_write_enable_reg, , , YD2_q_b[0]_PORT_B_read_enable_reg, , , YD2_q_b[0]_clock_0, YD2_q_b[0]_clock_1, YD2_q_b[0]_clock_enable_0, , , , , );
YD2_q_b[4] = YD2_q_b[0]_PORT_B_data_out[4];

--YD2_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3] at M10K_X38_Y7_N0
YD2_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD2_q_b[0]_PORT_A_data_in_reg = DFFE(YD2_q_b[0]_PORT_A_data_in, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD2_q_b[0]_PORT_A_address_reg = DFFE(YD2_q_b[0]_PORT_A_address, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_address = BUS(TD1_D_iw[22], TD1_D_iw[23], TD1_D_iw[24], TD1_D_iw[25], TD1_D_iw[26]);
YD2_q_b[0]_PORT_B_address_reg = DFFE(YD2_q_b[0]_PORT_B_address, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD2_q_b[0]_PORT_A_write_enable_reg = DFFE(YD2_q_b[0]_PORT_A_write_enable, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_read_enable = VCC;
YD2_q_b[0]_PORT_B_read_enable_reg = DFFE(YD2_q_b[0]_PORT_B_read_enable, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_clock_0 = GLOBAL(A1L28);
YD2_q_b[0]_clock_1 = GLOBAL(A1L28);
YD2_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD2_q_b[0]_PORT_B_data_out = MEMORY(YD2_q_b[0]_PORT_A_data_in_reg, , YD2_q_b[0]_PORT_A_address_reg, YD2_q_b[0]_PORT_B_address_reg, YD2_q_b[0]_PORT_A_write_enable_reg, , , YD2_q_b[0]_PORT_B_read_enable_reg, , , YD2_q_b[0]_clock_0, YD2_q_b[0]_clock_1, YD2_q_b[0]_clock_enable_0, , , , , );
YD2_q_b[3] = YD2_q_b[0]_PORT_B_data_out[3];

--YD2_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2] at M10K_X38_Y7_N0
YD2_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD2_q_b[0]_PORT_A_data_in_reg = DFFE(YD2_q_b[0]_PORT_A_data_in, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD2_q_b[0]_PORT_A_address_reg = DFFE(YD2_q_b[0]_PORT_A_address, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_address = BUS(TD1_D_iw[22], TD1_D_iw[23], TD1_D_iw[24], TD1_D_iw[25], TD1_D_iw[26]);
YD2_q_b[0]_PORT_B_address_reg = DFFE(YD2_q_b[0]_PORT_B_address, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD2_q_b[0]_PORT_A_write_enable_reg = DFFE(YD2_q_b[0]_PORT_A_write_enable, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_read_enable = VCC;
YD2_q_b[0]_PORT_B_read_enable_reg = DFFE(YD2_q_b[0]_PORT_B_read_enable, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_clock_0 = GLOBAL(A1L28);
YD2_q_b[0]_clock_1 = GLOBAL(A1L28);
YD2_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD2_q_b[0]_PORT_B_data_out = MEMORY(YD2_q_b[0]_PORT_A_data_in_reg, , YD2_q_b[0]_PORT_A_address_reg, YD2_q_b[0]_PORT_B_address_reg, YD2_q_b[0]_PORT_A_write_enable_reg, , , YD2_q_b[0]_PORT_B_read_enable_reg, , , YD2_q_b[0]_clock_0, YD2_q_b[0]_clock_1, YD2_q_b[0]_clock_enable_0, , , , , );
YD2_q_b[2] = YD2_q_b[0]_PORT_B_data_out[2];

--YD2_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1] at M10K_X38_Y7_N0
YD2_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD2_q_b[0]_PORT_A_data_in_reg = DFFE(YD2_q_b[0]_PORT_A_data_in, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD2_q_b[0]_PORT_A_address_reg = DFFE(YD2_q_b[0]_PORT_A_address, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_address = BUS(TD1_D_iw[22], TD1_D_iw[23], TD1_D_iw[24], TD1_D_iw[25], TD1_D_iw[26]);
YD2_q_b[0]_PORT_B_address_reg = DFFE(YD2_q_b[0]_PORT_B_address, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD2_q_b[0]_PORT_A_write_enable_reg = DFFE(YD2_q_b[0]_PORT_A_write_enable, YD2_q_b[0]_clock_0, , , );
YD2_q_b[0]_PORT_B_read_enable = VCC;
YD2_q_b[0]_PORT_B_read_enable_reg = DFFE(YD2_q_b[0]_PORT_B_read_enable, YD2_q_b[0]_clock_1, , , );
YD2_q_b[0]_clock_0 = GLOBAL(A1L28);
YD2_q_b[0]_clock_1 = GLOBAL(A1L28);
YD2_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD2_q_b[0]_PORT_B_data_out = MEMORY(YD2_q_b[0]_PORT_A_data_in_reg, , YD2_q_b[0]_PORT_A_address_reg, YD2_q_b[0]_PORT_B_address_reg, YD2_q_b[0]_PORT_A_write_enable_reg, , , YD2_q_b[0]_PORT_B_read_enable_reg, , , YD2_q_b[0]_clock_0, YD2_q_b[0]_clock_1, YD2_q_b[0]_clock_enable_0, , , , , );
YD2_q_b[1] = YD2_q_b[0]_PORT_B_data_out[1];


--TD1_D_iw[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[0] at FF_X27_Y7_N28
--register power-up is low

TD1_D_iw[0] = DFFEAS(TD1L640, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1L707,  ,  , TD1L1077,  );


--TD1_D_iw[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[2] at FF_X28_Y7_N38
--register power-up is low

TD1_D_iw[2] = DFFEAS(TD1L642, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1L707,  ,  , TD1L1077,  );


--FC1_td_shift[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0] at FF_X15_Y4_N50
--register power-up is low

FC1_td_shift[0] = AMPP_FUNCTION(A1L9, FC1L78, !P1_clr_reg, !R1_state[4], FC1L66);


--PE1_sr[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[1] at FF_X12_Y5_N14
--register power-up is low

PE1_sr[1] = DFFEAS(PE1L58, GLOBAL(A1L9),  ,  , PE1L26,  ,  , PE1L25,  );


--TD1_D_iw[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[12] at FF_X25_Y7_N37
--register power-up is low

TD1_D_iw[12] = DFFEAS(TD1L652, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1L707,  ,  , TD1L1077,  );


--TD1_D_iw[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[14] at FF_X27_Y7_N7
--register power-up is low

TD1_D_iw[14] = DFFEAS(TD1L654, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1L707,  ,  , TD1L1077,  );


--TD1_E_shift_rot_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1] at FF_X31_Y8_N2
--register power-up is low

TD1_E_shift_rot_result[1] = DFFEAS(TD1L461, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1_E_src1[1],  ,  , TD1_E_new_inst);


--TD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~1 at MLABCELL_X28_Y8_N0
TD1L2_adder_eqn = ( TD1_F_pc[0] ) + ( VCC ) + ( !VCC );
TD1L2 = SUM(TD1L2_adder_eqn);

--TD1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~2 at MLABCELL_X28_Y8_N0
TD1L3_adder_eqn = ( TD1_F_pc[0] ) + ( VCC ) + ( !VCC );
TD1L3 = CARRY(TD1L3_adder_eqn);


--TD1_D_iw[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[6] at FF_X28_Y7_N11
--register power-up is low

TD1_D_iw[6] = DFFEAS(TD1L646, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1L707,  ,  , TD1L1077,  );


--TD1_D_iw[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[8] at FF_X28_Y7_N53
--register power-up is low

TD1_D_iw[8] = DFFEAS(TD1L648, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1L707,  ,  , TD1L1077,  );


--TD1L122 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~61 at LABCELL_X35_Y8_N6
TD1L122_adder_eqn = ( !TD1_E_alu_sub $ (!TD1L533Q) ) + ( TD1_E_src1[1] ) + ( TD1L127 );
TD1L122 = SUM(TD1L122_adder_eqn);

--TD1L123 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~62 at LABCELL_X35_Y8_N6
TD1L123_adder_eqn = ( !TD1_E_alu_sub $ (!TD1L533Q) ) + ( TD1_E_src1[1] ) + ( TD1L127 );
TD1L123 = CARRY(TD1L123_adder_eqn);


--TD1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~5 at MLABCELL_X28_Y8_N3
TD1L6_adder_eqn = ( TD1_F_pc[1] ) + ( GND ) + ( TD1L3 );
TD1L6 = SUM(TD1L6_adder_eqn);

--TD1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~6 at MLABCELL_X28_Y8_N3
TD1L7_adder_eqn = ( TD1_F_pc[1] ) + ( GND ) + ( TD1L3 );
TD1L7 = CARRY(TD1L7_adder_eqn);


--TD1_D_iw[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[7] at FF_X28_Y7_N43
--register power-up is low

TD1_D_iw[7] = DFFEAS(TD1L647, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1L707,  ,  , TD1L1077,  );


--TD1_D_iw[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[9] at FF_X28_Y7_N47
--register power-up is low

TD1_D_iw[9] = DFFEAS(TD1L649, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1L707,  ,  , TD1L1077,  );


--TD1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~9 at MLABCELL_X28_Y8_N6
TD1L10_adder_eqn = ( TD1_F_pc[2] ) + ( GND ) + ( TD1L7 );
TD1L10 = SUM(TD1L10_adder_eqn);

--TD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~10 at MLABCELL_X28_Y8_N6
TD1L11_adder_eqn = ( TD1_F_pc[2] ) + ( GND ) + ( TD1L7 );
TD1L11 = CARRY(TD1L11_adder_eqn);


--TD1_D_iw[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[10] at FF_X27_Y7_N16
--register power-up is low

TD1_D_iw[10] = DFFEAS(TD1L650, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1L707,  ,  , TD1L1077,  );


--TD1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~13 at MLABCELL_X28_Y8_N12
TD1L14_adder_eqn = ( TD1_F_pc[4] ) + ( GND ) + ( TD1L59 );
TD1L14 = SUM(TD1L14_adder_eqn);

--TD1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~14 at MLABCELL_X28_Y8_N12
TD1L15_adder_eqn = ( TD1_F_pc[4] ) + ( GND ) + ( TD1L59 );
TD1L15 = CARRY(TD1L15_adder_eqn);


--TD1L18 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~17 at MLABCELL_X28_Y8_N15
TD1L18_adder_eqn = ( TD1_F_pc[5] ) + ( GND ) + ( TD1L15 );
TD1L18 = SUM(TD1L18_adder_eqn);

--TD1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~18 at MLABCELL_X28_Y8_N15
TD1L19_adder_eqn = ( TD1_F_pc[5] ) + ( GND ) + ( TD1L15 );
TD1L19 = CARRY(TD1L19_adder_eqn);


--TD1L22 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~21 at MLABCELL_X28_Y8_N18
TD1L22_adder_eqn = ( TD1_F_pc[6] ) + ( GND ) + ( TD1L19 );
TD1L22 = SUM(TD1L22_adder_eqn);

--TD1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~22 at MLABCELL_X28_Y8_N18
TD1L23_adder_eqn = ( TD1_F_pc[6] ) + ( GND ) + ( TD1L19 );
TD1L23 = CARRY(TD1L23_adder_eqn);


--TD1L26 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~25 at MLABCELL_X28_Y8_N21
TD1L26_adder_eqn = ( TD1_F_pc[7] ) + ( GND ) + ( TD1L23 );
TD1L26 = SUM(TD1L26_adder_eqn);

--TD1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~26 at MLABCELL_X28_Y8_N21
TD1L27_adder_eqn = ( TD1_F_pc[7] ) + ( GND ) + ( TD1L23 );
TD1L27 = CARRY(TD1L27_adder_eqn);


--TD1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~29 at MLABCELL_X28_Y8_N24
TD1L30_adder_eqn = ( TD1_F_pc[8] ) + ( GND ) + ( TD1L27 );
TD1L30 = SUM(TD1L30_adder_eqn);

--TD1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~30 at MLABCELL_X28_Y8_N24
TD1L31_adder_eqn = ( TD1_F_pc[8] ) + ( GND ) + ( TD1L27 );
TD1L31 = CARRY(TD1L31_adder_eqn);


--TD1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~33 at MLABCELL_X28_Y8_N27
TD1L34_adder_eqn = ( TD1_F_pc[9] ) + ( GND ) + ( TD1L31 );
TD1L34 = SUM(TD1L34_adder_eqn);

--TD1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~34 at MLABCELL_X28_Y8_N27
TD1L35_adder_eqn = ( TD1_F_pc[9] ) + ( GND ) + ( TD1L31 );
TD1L35 = CARRY(TD1L35_adder_eqn);


--TD1_D_iw[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[17] at FF_X25_Y7_N43
--register power-up is low

TD1_D_iw[17] = DFFEAS(TD1L657, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1L707,  ,  , TD1L1077,  );


--TD1L38 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~37 at MLABCELL_X28_Y8_N30
TD1L38_adder_eqn = ( TD1_F_pc[10] ) + ( GND ) + ( TD1L35 );
TD1L38 = SUM(TD1L38_adder_eqn);

--TD1L39 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~38 at MLABCELL_X28_Y8_N30
TD1L39_adder_eqn = ( TD1_F_pc[10] ) + ( GND ) + ( TD1L35 );
TD1L39 = CARRY(TD1L39_adder_eqn);


--TD1L42 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~41 at MLABCELL_X28_Y8_N36
TD1L42_adder_eqn = ( TD1_F_pc[12] ) + ( GND ) + ( TD1L55 );
TD1L42 = SUM(TD1L42_adder_eqn);

--TD1L43 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~42 at MLABCELL_X28_Y8_N36
TD1L43_adder_eqn = ( TD1_F_pc[12] ) + ( GND ) + ( TD1L55 );
TD1L43 = CARRY(TD1L43_adder_eqn);


--TD1L46 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~45 at MLABCELL_X28_Y8_N39
TD1L46_adder_eqn = ( !TD1_F_pc[13] ) + ( GND ) + ( TD1L43 );
TD1L46 = SUM(TD1L46_adder_eqn);

--TD1L47 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~46 at MLABCELL_X28_Y8_N39
TD1L47_adder_eqn = ( !TD1_F_pc[13] ) + ( GND ) + ( TD1L43 );
TD1L47 = CARRY(TD1L47_adder_eqn);


--TD1_E_shift_rot_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[17] at FF_X39_Y8_N31
--register power-up is low

TD1_E_shift_rot_result[17] = DFFEAS(TD1L477, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1_E_src1[17],  ,  , TD1_E_new_inst);


--TD1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~49 at MLABCELL_X28_Y8_N42
TD1L50_adder_eqn = ( TD1_F_pc[14] ) + ( GND ) + ( TD1L47 );
TD1L50 = SUM(TD1L50_adder_eqn);


--TD1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~53 at MLABCELL_X28_Y8_N33
TD1L54_adder_eqn = ( TD1_F_pc[11] ) + ( GND ) + ( TD1L39 );
TD1L54 = SUM(TD1L54_adder_eqn);

--TD1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~54 at MLABCELL_X28_Y8_N33
TD1L55_adder_eqn = ( TD1_F_pc[11] ) + ( GND ) + ( TD1L39 );
TD1L55 = CARRY(TD1L55_adder_eqn);


--TD1_F_pc[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[9] at FF_X29_Y8_N29
--register power-up is low

TD1_F_pc[9] = DFFEAS(TD1L696, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1_W_valid,  ,  , TD1_R_ctrl_exception,  );


--TD1_F_pc[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[10] at FF_X29_Y8_N43
--register power-up is low

TD1_F_pc[10] = DFFEAS(TD1L697, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1_W_valid,  ,  , TD1_R_ctrl_exception,  );


--TD1_F_pc[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[11] at FF_X29_Y8_N47
--register power-up is low

TD1_F_pc[11] = DFFEAS(TD1L698, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1_W_valid,  ,  , TD1_R_ctrl_exception,  );


--TD1_F_pc[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[12] at FF_X29_Y8_N1
--register power-up is low

TD1_F_pc[12] = DFFEAS(TD1L699, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1_W_valid,  ,  , TD1_R_ctrl_exception,  );


--TD1_F_pc[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[14] at FF_X29_Y8_N25
--register power-up is low

TD1_F_pc[14] = DFFEAS(TD1L701, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1_W_valid,  ,  , TD1_R_ctrl_exception,  );


--TD1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~57 at MLABCELL_X28_Y8_N9
TD1L58_adder_eqn = ( TD1_F_pc[3] ) + ( GND ) + ( TD1L11 );
TD1L58 = SUM(TD1L58_adder_eqn);

--TD1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~58 at MLABCELL_X28_Y8_N9
TD1L59_adder_eqn = ( TD1_F_pc[3] ) + ( GND ) + ( TD1L11 );
TD1L59 = CARRY(TD1L59_adder_eqn);


--TD1_av_ld_byte0_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0] at FF_X30_Y7_N14
--register power-up is low

TD1_av_ld_byte0_data[0] = DFFEAS(GD1_src_data[0], GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1L909, TD1_av_ld_byte1_data[0],  ,  , TD1L1009);


--TD1_W_alu_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[0] at FF_X33_Y8_N49
--register power-up is low

TD1_W_alu_result[0] = DFFEAS(TD1L313, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  , TD1L345,  );


--TD1_D_iw[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[22] at FF_X27_Y7_N22
--register power-up is low

TD1_D_iw[22] = DFFEAS(TD1L662, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1L707,  ,  , TD1L1077,  );


--TD1_D_iw[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[23] at FF_X27_Y7_N52
--register power-up is low

TD1_D_iw[23] = DFFEAS(TD1L663, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1L707,  ,  , TD1L1077,  );


--TD1_D_iw[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[24] at FF_X27_Y7_N49
--register power-up is low

TD1_D_iw[24] = DFFEAS(TD1L664, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1L707,  ,  , TD1L1077,  );


--TD1_D_iw[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[25] at FF_X28_Y7_N49
--register power-up is low

TD1_D_iw[25] = DFFEAS(TD1L665, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1L707,  ,  , TD1L1077,  );


--TD1_D_iw[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[26] at FF_X27_Y7_N13
--register power-up is low

TD1_D_iw[26] = DFFEAS(TD1L666, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1L707,  ,  , TD1L1077,  );


--TD1_av_ld_byte0_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2] at FF_X30_Y7_N56
--register power-up is low

TD1_av_ld_byte0_data[2] = DFFEAS(GD1_src_data[2], GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1L909, TD1_av_ld_byte1_data[2],  ,  , TD1L1009);


--YE1_q_a[4] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[4] at M10K_X41_Y3_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YE1_q_a[4]_PORT_A_data_in = VC2L25;
YE1_q_a[4]_PORT_A_data_in_reg = DFFE(YE1_q_a[4]_PORT_A_data_in, YE1_q_a[4]_clock_0, , , YE1_q_a[4]_clock_enable_0);
YE1_q_a[4]_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
YE1_q_a[4]_PORT_A_address_reg = DFFE(YE1_q_a[4]_PORT_A_address, YE1_q_a[4]_clock_0, , , YE1_q_a[4]_clock_enable_0);
YE1_q_a[4]_PORT_A_write_enable = !CC1L3;
YE1_q_a[4]_PORT_A_write_enable_reg = DFFE(YE1_q_a[4]_PORT_A_write_enable, YE1_q_a[4]_clock_0, , , YE1_q_a[4]_clock_enable_0);
YE1_q_a[4]_PORT_A_read_enable = CC1L3;
YE1_q_a[4]_PORT_A_read_enable_reg = DFFE(YE1_q_a[4]_PORT_A_read_enable, YE1_q_a[4]_clock_0, , , YE1_q_a[4]_clock_enable_0);
YE1_q_a[4]_PORT_A_byte_mask = VC2_src_data[32];
YE1_q_a[4]_PORT_A_byte_mask_reg = DFFE(YE1_q_a[4]_PORT_A_byte_mask, YE1_q_a[4]_clock_0, , , YE1_q_a[4]_clock_enable_0);
YE1_q_a[4]_clock_0 = GLOBAL(A1L28);
YE1_q_a[4]_clock_enable_0 = !DC1_r_early_rst;
YE1_q_a[4]_PORT_A_data_out = MEMORY(YE1_q_a[4]_PORT_A_data_in_reg, , YE1_q_a[4]_PORT_A_address_reg, , YE1_q_a[4]_PORT_A_write_enable_reg, YE1_q_a[4]_PORT_A_read_enable_reg, , , YE1_q_a[4]_PORT_A_byte_mask_reg, , YE1_q_a[4]_clock_0, , YE1_q_a[4]_clock_enable_0, , , , , );
YE1_q_a[4] = YE1_q_a[4]_PORT_A_data_out[0];


--YE1_q_a[0] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[0] at M10K_X41_Y2_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YE1_q_a[0]_PORT_A_data_in = VC2L26;
YE1_q_a[0]_PORT_A_data_in_reg = DFFE(YE1_q_a[0]_PORT_A_data_in, YE1_q_a[0]_clock_0, , , YE1_q_a[0]_clock_enable_0);
YE1_q_a[0]_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
YE1_q_a[0]_PORT_A_address_reg = DFFE(YE1_q_a[0]_PORT_A_address, YE1_q_a[0]_clock_0, , , YE1_q_a[0]_clock_enable_0);
YE1_q_a[0]_PORT_A_write_enable = !CC1L3;
YE1_q_a[0]_PORT_A_write_enable_reg = DFFE(YE1_q_a[0]_PORT_A_write_enable, YE1_q_a[0]_clock_0, , , YE1_q_a[0]_clock_enable_0);
YE1_q_a[0]_PORT_A_read_enable = CC1L3;
YE1_q_a[0]_PORT_A_read_enable_reg = DFFE(YE1_q_a[0]_PORT_A_read_enable, YE1_q_a[0]_clock_0, , , YE1_q_a[0]_clock_enable_0);
YE1_q_a[0]_PORT_A_byte_mask = VC2_src_data[32];
YE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(YE1_q_a[0]_PORT_A_byte_mask, YE1_q_a[0]_clock_0, , , YE1_q_a[0]_clock_enable_0);
YE1_q_a[0]_clock_0 = GLOBAL(A1L28);
YE1_q_a[0]_clock_enable_0 = !DC1_r_early_rst;
YE1_q_a[0]_PORT_A_data_out = MEMORY(YE1_q_a[0]_PORT_A_data_in_reg, , YE1_q_a[0]_PORT_A_address_reg, , YE1_q_a[0]_PORT_A_write_enable_reg, YE1_q_a[0]_PORT_A_read_enable_reg, , , YE1_q_a[0]_PORT_A_byte_mask_reg, , YE1_q_a[0]_clock_0, , YE1_q_a[0]_clock_enable_0, , , , , );
YE1_q_a[0] = YE1_q_a[0]_PORT_A_data_out[0];


--YE1_q_a[1] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[1] at M10K_X41_Y9_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YE1_q_a[1]_PORT_A_data_in = VC2L27;
YE1_q_a[1]_PORT_A_data_in_reg = DFFE(YE1_q_a[1]_PORT_A_data_in, YE1_q_a[1]_clock_0, , , YE1_q_a[1]_clock_enable_0);
YE1_q_a[1]_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
YE1_q_a[1]_PORT_A_address_reg = DFFE(YE1_q_a[1]_PORT_A_address, YE1_q_a[1]_clock_0, , , YE1_q_a[1]_clock_enable_0);
YE1_q_a[1]_PORT_A_write_enable = !CC1L3;
YE1_q_a[1]_PORT_A_write_enable_reg = DFFE(YE1_q_a[1]_PORT_A_write_enable, YE1_q_a[1]_clock_0, , , YE1_q_a[1]_clock_enable_0);
YE1_q_a[1]_PORT_A_read_enable = CC1L3;
YE1_q_a[1]_PORT_A_read_enable_reg = DFFE(YE1_q_a[1]_PORT_A_read_enable, YE1_q_a[1]_clock_0, , , YE1_q_a[1]_clock_enable_0);
YE1_q_a[1]_PORT_A_byte_mask = VC2_src_data[32];
YE1_q_a[1]_PORT_A_byte_mask_reg = DFFE(YE1_q_a[1]_PORT_A_byte_mask, YE1_q_a[1]_clock_0, , , YE1_q_a[1]_clock_enable_0);
YE1_q_a[1]_clock_0 = GLOBAL(A1L28);
YE1_q_a[1]_clock_enable_0 = !DC1_r_early_rst;
YE1_q_a[1]_PORT_A_data_out = MEMORY(YE1_q_a[1]_PORT_A_data_in_reg, , YE1_q_a[1]_PORT_A_address_reg, , YE1_q_a[1]_PORT_A_write_enable_reg, YE1_q_a[1]_PORT_A_read_enable_reg, , , YE1_q_a[1]_PORT_A_byte_mask_reg, , YE1_q_a[1]_clock_0, , YE1_q_a[1]_clock_enable_0, , , , , );
YE1_q_a[1] = YE1_q_a[1]_PORT_A_data_out[0];


--YE1_q_a[2] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[2] at M10K_X26_Y9_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YE1_q_a[2]_PORT_A_data_in = VC2L28;
YE1_q_a[2]_PORT_A_data_in_reg = DFFE(YE1_q_a[2]_PORT_A_data_in, YE1_q_a[2]_clock_0, , , YE1_q_a[2]_clock_enable_0);
YE1_q_a[2]_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
YE1_q_a[2]_PORT_A_address_reg = DFFE(YE1_q_a[2]_PORT_A_address, YE1_q_a[2]_clock_0, , , YE1_q_a[2]_clock_enable_0);
YE1_q_a[2]_PORT_A_write_enable = !CC1L3;
YE1_q_a[2]_PORT_A_write_enable_reg = DFFE(YE1_q_a[2]_PORT_A_write_enable, YE1_q_a[2]_clock_0, , , YE1_q_a[2]_clock_enable_0);
YE1_q_a[2]_PORT_A_read_enable = CC1L3;
YE1_q_a[2]_PORT_A_read_enable_reg = DFFE(YE1_q_a[2]_PORT_A_read_enable, YE1_q_a[2]_clock_0, , , YE1_q_a[2]_clock_enable_0);
YE1_q_a[2]_PORT_A_byte_mask = VC2_src_data[32];
YE1_q_a[2]_PORT_A_byte_mask_reg = DFFE(YE1_q_a[2]_PORT_A_byte_mask, YE1_q_a[2]_clock_0, , , YE1_q_a[2]_clock_enable_0);
YE1_q_a[2]_clock_0 = GLOBAL(A1L28);
YE1_q_a[2]_clock_enable_0 = !DC1_r_early_rst;
YE1_q_a[2]_PORT_A_data_out = MEMORY(YE1_q_a[2]_PORT_A_data_in_reg, , YE1_q_a[2]_PORT_A_address_reg, , YE1_q_a[2]_PORT_A_write_enable_reg, YE1_q_a[2]_PORT_A_read_enable_reg, , , YE1_q_a[2]_PORT_A_byte_mask_reg, , YE1_q_a[2]_clock_0, , YE1_q_a[2]_clock_enable_0, , , , , );
YE1_q_a[2] = YE1_q_a[2]_PORT_A_data_out[0];


--YE1_q_a[3] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[3] at M10K_X41_Y8_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YE1_q_a[3]_PORT_A_data_in = VC2L29;
YE1_q_a[3]_PORT_A_data_in_reg = DFFE(YE1_q_a[3]_PORT_A_data_in, YE1_q_a[3]_clock_0, , , YE1_q_a[3]_clock_enable_0);
YE1_q_a[3]_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
YE1_q_a[3]_PORT_A_address_reg = DFFE(YE1_q_a[3]_PORT_A_address, YE1_q_a[3]_clock_0, , , YE1_q_a[3]_clock_enable_0);
YE1_q_a[3]_PORT_A_write_enable = !CC1L3;
YE1_q_a[3]_PORT_A_write_enable_reg = DFFE(YE1_q_a[3]_PORT_A_write_enable, YE1_q_a[3]_clock_0, , , YE1_q_a[3]_clock_enable_0);
YE1_q_a[3]_PORT_A_read_enable = CC1L3;
YE1_q_a[3]_PORT_A_read_enable_reg = DFFE(YE1_q_a[3]_PORT_A_read_enable, YE1_q_a[3]_clock_0, , , YE1_q_a[3]_clock_enable_0);
YE1_q_a[3]_PORT_A_byte_mask = VC2_src_data[32];
YE1_q_a[3]_PORT_A_byte_mask_reg = DFFE(YE1_q_a[3]_PORT_A_byte_mask, YE1_q_a[3]_clock_0, , , YE1_q_a[3]_clock_enable_0);
YE1_q_a[3]_clock_0 = GLOBAL(A1L28);
YE1_q_a[3]_clock_enable_0 = !DC1_r_early_rst;
YE1_q_a[3]_PORT_A_data_out = MEMORY(YE1_q_a[3]_PORT_A_data_in_reg, , YE1_q_a[3]_PORT_A_address_reg, , YE1_q_a[3]_PORT_A_write_enable_reg, YE1_q_a[3]_PORT_A_read_enable_reg, , , YE1_q_a[3]_PORT_A_byte_mask_reg, , YE1_q_a[3]_clock_0, , YE1_q_a[3]_clock_enable_0, , , , , );
YE1_q_a[3] = YE1_q_a[3]_PORT_A_data_out[0];


--TD1_av_ld_byte0_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3] at FF_X30_Y7_N5
--register power-up is low

TD1_av_ld_byte0_data[3] = DFFEAS(GD1_src_data[3], GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1L909, TD1_av_ld_byte1_data[3],  ,  , TD1L1009);


--TD1_av_ld_byte0_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[4] at FF_X29_Y7_N38
--register power-up is low

TD1_av_ld_byte0_data[4] = DFFEAS(GD1_src_data[4], GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1L909, TD1_av_ld_byte1_data[4],  ,  , TD1L1009);


--TD1_av_ld_byte0_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5] at FF_X29_Y7_N32
--register power-up is low

TD1_av_ld_byte0_data[5] = DFFEAS(GD1_src_data[5], GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1L909, TD1_av_ld_byte1_data[5],  ,  , TD1L1009);


--TD1_av_ld_byte0_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[6] at FF_X30_Y7_N8
--register power-up is low

TD1_av_ld_byte0_data[6] = DFFEAS(GD1_src_data[6], GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1L909, TD1_av_ld_byte1_data[6],  ,  , TD1L1009);


--TD1_av_ld_byte0_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7] at FF_X29_Y7_N4
--register power-up is low

TD1_av_ld_byte0_data[7] = DFFEAS(GD1_src_data[7], GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1L909, TD1_av_ld_byte1_data[7],  ,  , TD1L1009);


--TD1_av_ld_byte0_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1] at FF_X29_Y7_N44
--register power-up is low

TD1_av_ld_byte0_data[1] = DFFEAS(GD1_src_data[1], GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1L909, TD1_av_ld_byte1_data[1],  ,  , TD1L1009);


--TD1_W_alu_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[1] at FF_X33_Y8_N53
--register power-up is low

TD1_W_alu_result[1] = DFFEAS(TD1L314, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  , TD1L345,  );


--TD1_W_alu_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[17] at FF_X39_Y7_N5
--register power-up is low

TD1_W_alu_result[17] = DFFEAS(TD1L330, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  , TD1L345,  );


--TD1_W_alu_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[18] at FF_X39_Y7_N56
--register power-up is low

TD1_W_alu_result[18] = DFFEAS(TD1L331, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  , TD1L345,  );


--TD1_W_alu_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[19] at FF_X39_Y7_N41
--register power-up is low

TD1_W_alu_result[19] = DFFEAS(TD1L332, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  , TD1L345,  );


--TD1_W_alu_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[20] at FF_X39_Y7_N8
--register power-up is low

TD1_W_alu_result[20] = DFFEAS(TD1L333, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  , TD1L345,  );


--TD1_W_alu_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[21] at FF_X34_Y7_N26
--register power-up is low

TD1_W_alu_result[21] = DFFEAS(TD1L334, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  , TD1L345,  );


--TD1_W_alu_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[22] at FF_X34_Y7_N47
--register power-up is low

TD1_W_alu_result[22] = DFFEAS(TD1L335, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  , TD1L345,  );


--TD1_W_alu_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[23] at FF_X39_Y7_N11
--register power-up is low

TD1_W_alu_result[23] = DFFEAS(TD1L336, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  , TD1L345,  );


--TD1_av_ld_byte3_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[0] at FF_X27_Y6_N37
--register power-up is low

TD1_av_ld_byte3_data[0] = DFFEAS(GD1_src_data[24], GLOBAL(A1L28), !DC1_r_sync_rst,  , !TD1L1009, TD1L894,  ,  , TD1_av_ld_aligning_data);


--TD1_W_alu_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[24] at FF_X39_Y7_N50
--register power-up is low

TD1_W_alu_result[24] = DFFEAS(TD1L337, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  , TD1L345,  );


--TD1_av_ld_byte3_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1] at FF_X27_Y6_N31
--register power-up is low

TD1_av_ld_byte3_data[1] = DFFEAS(GD1_src_data[25], GLOBAL(A1L28), !DC1_r_sync_rst,  , !TD1L1009, TD1L894,  ,  , TD1_av_ld_aligning_data);


--TD1_W_alu_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[25] at FF_X39_Y7_N44
--register power-up is low

TD1_W_alu_result[25] = DFFEAS(TD1L338, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  , TD1L345,  );


--TD1_av_ld_byte3_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[2] at FF_X23_Y7_N13
--register power-up is low

TD1_av_ld_byte3_data[2] = DFFEAS(GD1_src_data[26], GLOBAL(A1L28), !DC1_r_sync_rst,  , !TD1L1009, TD1L894,  ,  , TD1_av_ld_aligning_data);


--TD1_W_alu_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[26] at FF_X34_Y7_N53
--register power-up is low

TD1_W_alu_result[26] = DFFEAS(TD1L339, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  , TD1L345,  );


--TD1_av_ld_byte3_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[3] at FF_X23_Y7_N43
--register power-up is low

TD1_av_ld_byte3_data[3] = DFFEAS(GD1_src_data[27], GLOBAL(A1L28), !DC1_r_sync_rst,  , !TD1L1009, TD1L894,  ,  , TD1_av_ld_aligning_data);


--TD1_W_alu_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[27] at FF_X34_Y7_N19
--register power-up is low

TD1_W_alu_result[27] = DFFEAS(TD1L340, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  , TD1L345,  );


--TD1_av_ld_byte3_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[4] at FF_X27_Y6_N1
--register power-up is low

TD1_av_ld_byte3_data[4] = DFFEAS(GD1_src_data[28], GLOBAL(A1L28), !DC1_r_sync_rst,  , !TD1L1009, TD1L894,  ,  , TD1_av_ld_aligning_data);


--TD1_W_alu_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[28] at FF_X34_Y7_N17
--register power-up is low

TD1_W_alu_result[28] = DFFEAS(TD1L341, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  , TD1L345,  );


--TD1_av_ld_byte3_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[5] at FF_X27_Y6_N56
--register power-up is low

TD1_av_ld_byte3_data[5] = DFFEAS(GD1_src_data[29], GLOBAL(A1L28), !DC1_r_sync_rst,  , !TD1L1009, TD1L894,  ,  , TD1_av_ld_aligning_data);


--TD1_W_alu_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[29] at FF_X34_Y7_N32
--register power-up is low

TD1_W_alu_result[29] = DFFEAS(TD1L342, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  , TD1L345,  );


--TD1_av_ld_byte3_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[6] at FF_X23_Y7_N50
--register power-up is low

TD1_av_ld_byte3_data[6] = DFFEAS(GD1_src_data[30], GLOBAL(A1L28), !DC1_r_sync_rst,  , !TD1L1009, TD1L894,  ,  , TD1_av_ld_aligning_data);


--TD1_W_alu_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[30] at FF_X34_Y7_N38
--register power-up is low

TD1_W_alu_result[30] = DFFEAS(TD1L343, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  , TD1L345,  );


--TD1_av_ld_byte3_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[7] at FF_X23_Y7_N31
--register power-up is low

TD1_av_ld_byte3_data[7] = DFFEAS(GD1_src_data[31], GLOBAL(A1L28), !DC1_r_sync_rst,  , !TD1L1009, TD1L894,  ,  , TD1_av_ld_aligning_data);


--TD1_W_alu_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[31] at FF_X30_Y8_N4
--register power-up is low

TD1_W_alu_result[31] = DFFEAS(TD1L344, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  , TD1L345,  );


--FC1_count[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1] at FF_X15_Y4_N20
--register power-up is low

FC1_count[1] = AMPP_FUNCTION(A1L9, FC1_count[0], !P1_clr_reg, !R1_state[4], GND, FC1L66);


--FC1_td_shift[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9] at FF_X15_Y4_N26
--register power-up is low

FC1_td_shift[9] = AMPP_FUNCTION(A1L9, FC1L79, !P1_clr_reg, !R1_state[4], FC1L66);


--PE1_sr[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[2] at FF_X12_Y5_N17
--register power-up is low

PE1_sr[2] = DFFEAS(PE1L59, GLOBAL(A1L9),  ,  , PE1L26,  ,  , PE1L25,  );


--BE1_break_readreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0] at FF_X11_Y5_N14
--register power-up is low

BE1_break_readreg[0] = DFFEAS( , GLOBAL(A1L28),  ,  , BE1L41, NE1_jdo[0],  , BE1L42, VCC);


--YE1_q_a[11] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[11] at M10K_X14_Y3_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YE1_q_a[11]_PORT_A_data_in = VC2L30;
YE1_q_a[11]_PORT_A_data_in_reg = DFFE(YE1_q_a[11]_PORT_A_data_in, YE1_q_a[11]_clock_0, , , YE1_q_a[11]_clock_enable_0);
YE1_q_a[11]_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
YE1_q_a[11]_PORT_A_address_reg = DFFE(YE1_q_a[11]_PORT_A_address, YE1_q_a[11]_clock_0, , , YE1_q_a[11]_clock_enable_0);
YE1_q_a[11]_PORT_A_write_enable = !CC1L3;
YE1_q_a[11]_PORT_A_write_enable_reg = DFFE(YE1_q_a[11]_PORT_A_write_enable, YE1_q_a[11]_clock_0, , , YE1_q_a[11]_clock_enable_0);
YE1_q_a[11]_PORT_A_read_enable = CC1L3;
YE1_q_a[11]_PORT_A_read_enable_reg = DFFE(YE1_q_a[11]_PORT_A_read_enable, YE1_q_a[11]_clock_0, , , YE1_q_a[11]_clock_enable_0);
YE1_q_a[11]_PORT_A_byte_mask = VC2_src_data[33];
YE1_q_a[11]_PORT_A_byte_mask_reg = DFFE(YE1_q_a[11]_PORT_A_byte_mask, YE1_q_a[11]_clock_0, , , YE1_q_a[11]_clock_enable_0);
YE1_q_a[11]_clock_0 = GLOBAL(A1L28);
YE1_q_a[11]_clock_enable_0 = !DC1_r_early_rst;
YE1_q_a[11]_PORT_A_data_out = MEMORY(YE1_q_a[11]_PORT_A_data_in_reg, , YE1_q_a[11]_PORT_A_address_reg, , YE1_q_a[11]_PORT_A_write_enable_reg, YE1_q_a[11]_PORT_A_read_enable_reg, , , YE1_q_a[11]_PORT_A_byte_mask_reg, , YE1_q_a[11]_clock_0, , YE1_q_a[11]_clock_enable_0, , , , , );
YE1_q_a[11] = YE1_q_a[11]_PORT_A_data_out[0];


--YE1_q_a[12] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[12] at M10K_X41_Y6_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YE1_q_a[12]_PORT_A_data_in = VC2L31;
YE1_q_a[12]_PORT_A_data_in_reg = DFFE(YE1_q_a[12]_PORT_A_data_in, YE1_q_a[12]_clock_0, , , YE1_q_a[12]_clock_enable_0);
YE1_q_a[12]_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
YE1_q_a[12]_PORT_A_address_reg = DFFE(YE1_q_a[12]_PORT_A_address, YE1_q_a[12]_clock_0, , , YE1_q_a[12]_clock_enable_0);
YE1_q_a[12]_PORT_A_write_enable = !CC1L3;
YE1_q_a[12]_PORT_A_write_enable_reg = DFFE(YE1_q_a[12]_PORT_A_write_enable, YE1_q_a[12]_clock_0, , , YE1_q_a[12]_clock_enable_0);
YE1_q_a[12]_PORT_A_read_enable = CC1L3;
YE1_q_a[12]_PORT_A_read_enable_reg = DFFE(YE1_q_a[12]_PORT_A_read_enable, YE1_q_a[12]_clock_0, , , YE1_q_a[12]_clock_enable_0);
YE1_q_a[12]_PORT_A_byte_mask = VC2_src_data[33];
YE1_q_a[12]_PORT_A_byte_mask_reg = DFFE(YE1_q_a[12]_PORT_A_byte_mask, YE1_q_a[12]_clock_0, , , YE1_q_a[12]_clock_enable_0);
YE1_q_a[12]_clock_0 = GLOBAL(A1L28);
YE1_q_a[12]_clock_enable_0 = !DC1_r_early_rst;
YE1_q_a[12]_PORT_A_data_out = MEMORY(YE1_q_a[12]_PORT_A_data_in_reg, , YE1_q_a[12]_PORT_A_address_reg, , YE1_q_a[12]_PORT_A_write_enable_reg, YE1_q_a[12]_PORT_A_read_enable_reg, , , YE1_q_a[12]_PORT_A_byte_mask_reg, , YE1_q_a[12]_clock_0, , YE1_q_a[12]_clock_enable_0, , , , , );
YE1_q_a[12] = YE1_q_a[12]_PORT_A_data_out[0];


--YE1_q_a[13] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[13] at M10K_X38_Y6_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YE1_q_a[13]_PORT_A_data_in = VC2L32;
YE1_q_a[13]_PORT_A_data_in_reg = DFFE(YE1_q_a[13]_PORT_A_data_in, YE1_q_a[13]_clock_0, , , YE1_q_a[13]_clock_enable_0);
YE1_q_a[13]_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
YE1_q_a[13]_PORT_A_address_reg = DFFE(YE1_q_a[13]_PORT_A_address, YE1_q_a[13]_clock_0, , , YE1_q_a[13]_clock_enable_0);
YE1_q_a[13]_PORT_A_write_enable = !CC1L3;
YE1_q_a[13]_PORT_A_write_enable_reg = DFFE(YE1_q_a[13]_PORT_A_write_enable, YE1_q_a[13]_clock_0, , , YE1_q_a[13]_clock_enable_0);
YE1_q_a[13]_PORT_A_read_enable = CC1L3;
YE1_q_a[13]_PORT_A_read_enable_reg = DFFE(YE1_q_a[13]_PORT_A_read_enable, YE1_q_a[13]_clock_0, , , YE1_q_a[13]_clock_enable_0);
YE1_q_a[13]_PORT_A_byte_mask = VC2_src_data[33];
YE1_q_a[13]_PORT_A_byte_mask_reg = DFFE(YE1_q_a[13]_PORT_A_byte_mask, YE1_q_a[13]_clock_0, , , YE1_q_a[13]_clock_enable_0);
YE1_q_a[13]_clock_0 = GLOBAL(A1L28);
YE1_q_a[13]_clock_enable_0 = !DC1_r_early_rst;
YE1_q_a[13]_PORT_A_data_out = MEMORY(YE1_q_a[13]_PORT_A_data_in_reg, , YE1_q_a[13]_PORT_A_address_reg, , YE1_q_a[13]_PORT_A_write_enable_reg, YE1_q_a[13]_PORT_A_read_enable_reg, , , YE1_q_a[13]_PORT_A_byte_mask_reg, , YE1_q_a[13]_clock_0, , YE1_q_a[13]_clock_enable_0, , , , , );
YE1_q_a[13] = YE1_q_a[13]_PORT_A_data_out[0];


--YE1_q_a[14] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[14] at M10K_X26_Y7_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YE1_q_a[14]_PORT_A_data_in = VC2L33;
YE1_q_a[14]_PORT_A_data_in_reg = DFFE(YE1_q_a[14]_PORT_A_data_in, YE1_q_a[14]_clock_0, , , YE1_q_a[14]_clock_enable_0);
YE1_q_a[14]_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
YE1_q_a[14]_PORT_A_address_reg = DFFE(YE1_q_a[14]_PORT_A_address, YE1_q_a[14]_clock_0, , , YE1_q_a[14]_clock_enable_0);
YE1_q_a[14]_PORT_A_write_enable = !CC1L3;
YE1_q_a[14]_PORT_A_write_enable_reg = DFFE(YE1_q_a[14]_PORT_A_write_enable, YE1_q_a[14]_clock_0, , , YE1_q_a[14]_clock_enable_0);
YE1_q_a[14]_PORT_A_read_enable = CC1L3;
YE1_q_a[14]_PORT_A_read_enable_reg = DFFE(YE1_q_a[14]_PORT_A_read_enable, YE1_q_a[14]_clock_0, , , YE1_q_a[14]_clock_enable_0);
YE1_q_a[14]_PORT_A_byte_mask = VC2_src_data[33];
YE1_q_a[14]_PORT_A_byte_mask_reg = DFFE(YE1_q_a[14]_PORT_A_byte_mask, YE1_q_a[14]_clock_0, , , YE1_q_a[14]_clock_enable_0);
YE1_q_a[14]_clock_0 = GLOBAL(A1L28);
YE1_q_a[14]_clock_enable_0 = !DC1_r_early_rst;
YE1_q_a[14]_PORT_A_data_out = MEMORY(YE1_q_a[14]_PORT_A_data_in_reg, , YE1_q_a[14]_PORT_A_address_reg, , YE1_q_a[14]_PORT_A_write_enable_reg, YE1_q_a[14]_PORT_A_read_enable_reg, , , YE1_q_a[14]_PORT_A_byte_mask_reg, , YE1_q_a[14]_clock_0, , YE1_q_a[14]_clock_enable_0, , , , , );
YE1_q_a[14] = YE1_q_a[14]_PORT_A_data_out[0];


--YE1_q_a[15] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[15] at M10K_X26_Y6_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YE1_q_a[15]_PORT_A_data_in = VC2L34;
YE1_q_a[15]_PORT_A_data_in_reg = DFFE(YE1_q_a[15]_PORT_A_data_in, YE1_q_a[15]_clock_0, , , YE1_q_a[15]_clock_enable_0);
YE1_q_a[15]_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
YE1_q_a[15]_PORT_A_address_reg = DFFE(YE1_q_a[15]_PORT_A_address, YE1_q_a[15]_clock_0, , , YE1_q_a[15]_clock_enable_0);
YE1_q_a[15]_PORT_A_write_enable = !CC1L3;
YE1_q_a[15]_PORT_A_write_enable_reg = DFFE(YE1_q_a[15]_PORT_A_write_enable, YE1_q_a[15]_clock_0, , , YE1_q_a[15]_clock_enable_0);
YE1_q_a[15]_PORT_A_read_enable = CC1L3;
YE1_q_a[15]_PORT_A_read_enable_reg = DFFE(YE1_q_a[15]_PORT_A_read_enable, YE1_q_a[15]_clock_0, , , YE1_q_a[15]_clock_enable_0);
YE1_q_a[15]_PORT_A_byte_mask = VC2_src_data[33];
YE1_q_a[15]_PORT_A_byte_mask_reg = DFFE(YE1_q_a[15]_PORT_A_byte_mask, YE1_q_a[15]_clock_0, , , YE1_q_a[15]_clock_enable_0);
YE1_q_a[15]_clock_0 = GLOBAL(A1L28);
YE1_q_a[15]_clock_enable_0 = !DC1_r_early_rst;
YE1_q_a[15]_PORT_A_data_out = MEMORY(YE1_q_a[15]_PORT_A_data_in_reg, , YE1_q_a[15]_PORT_A_address_reg, , YE1_q_a[15]_PORT_A_write_enable_reg, YE1_q_a[15]_PORT_A_read_enable_reg, , , YE1_q_a[15]_PORT_A_byte_mask_reg, , YE1_q_a[15]_clock_0, , YE1_q_a[15]_clock_enable_0, , , , , );
YE1_q_a[15] = YE1_q_a[15]_PORT_A_data_out[0];


--YE1_q_a[16] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[16] at M10K_X14_Y5_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YE1_q_a[16]_PORT_A_data_in = VC2L35;
YE1_q_a[16]_PORT_A_data_in_reg = DFFE(YE1_q_a[16]_PORT_A_data_in, YE1_q_a[16]_clock_0, , , YE1_q_a[16]_clock_enable_0);
YE1_q_a[16]_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
YE1_q_a[16]_PORT_A_address_reg = DFFE(YE1_q_a[16]_PORT_A_address, YE1_q_a[16]_clock_0, , , YE1_q_a[16]_clock_enable_0);
YE1_q_a[16]_PORT_A_write_enable = !CC1L3;
YE1_q_a[16]_PORT_A_write_enable_reg = DFFE(YE1_q_a[16]_PORT_A_write_enable, YE1_q_a[16]_clock_0, , , YE1_q_a[16]_clock_enable_0);
YE1_q_a[16]_PORT_A_read_enable = CC1L3;
YE1_q_a[16]_PORT_A_read_enable_reg = DFFE(YE1_q_a[16]_PORT_A_read_enable, YE1_q_a[16]_clock_0, , , YE1_q_a[16]_clock_enable_0);
YE1_q_a[16]_PORT_A_byte_mask = VC2_src_data[34];
YE1_q_a[16]_PORT_A_byte_mask_reg = DFFE(YE1_q_a[16]_PORT_A_byte_mask, YE1_q_a[16]_clock_0, , , YE1_q_a[16]_clock_enable_0);
YE1_q_a[16]_clock_0 = GLOBAL(A1L28);
YE1_q_a[16]_clock_enable_0 = !DC1_r_early_rst;
YE1_q_a[16]_PORT_A_data_out = MEMORY(YE1_q_a[16]_PORT_A_data_in_reg, , YE1_q_a[16]_PORT_A_address_reg, , YE1_q_a[16]_PORT_A_write_enable_reg, YE1_q_a[16]_PORT_A_read_enable_reg, , , YE1_q_a[16]_PORT_A_byte_mask_reg, , YE1_q_a[16]_clock_0, , YE1_q_a[16]_clock_enable_0, , , , , );
YE1_q_a[16] = YE1_q_a[16]_PORT_A_data_out[0];


--YE1_q_a[5] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[5] at M10K_X38_Y9_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YE1_q_a[5]_PORT_A_data_in = VC2L36;
YE1_q_a[5]_PORT_A_data_in_reg = DFFE(YE1_q_a[5]_PORT_A_data_in, YE1_q_a[5]_clock_0, , , YE1_q_a[5]_clock_enable_0);
YE1_q_a[5]_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
YE1_q_a[5]_PORT_A_address_reg = DFFE(YE1_q_a[5]_PORT_A_address, YE1_q_a[5]_clock_0, , , YE1_q_a[5]_clock_enable_0);
YE1_q_a[5]_PORT_A_write_enable = !CC1L3;
YE1_q_a[5]_PORT_A_write_enable_reg = DFFE(YE1_q_a[5]_PORT_A_write_enable, YE1_q_a[5]_clock_0, , , YE1_q_a[5]_clock_enable_0);
YE1_q_a[5]_PORT_A_read_enable = CC1L3;
YE1_q_a[5]_PORT_A_read_enable_reg = DFFE(YE1_q_a[5]_PORT_A_read_enable, YE1_q_a[5]_clock_0, , , YE1_q_a[5]_clock_enable_0);
YE1_q_a[5]_PORT_A_byte_mask = VC2_src_data[32];
YE1_q_a[5]_PORT_A_byte_mask_reg = DFFE(YE1_q_a[5]_PORT_A_byte_mask, YE1_q_a[5]_clock_0, , , YE1_q_a[5]_clock_enable_0);
YE1_q_a[5]_clock_0 = GLOBAL(A1L28);
YE1_q_a[5]_clock_enable_0 = !DC1_r_early_rst;
YE1_q_a[5]_PORT_A_data_out = MEMORY(YE1_q_a[5]_PORT_A_data_in_reg, , YE1_q_a[5]_PORT_A_address_reg, , YE1_q_a[5]_PORT_A_write_enable_reg, YE1_q_a[5]_PORT_A_read_enable_reg, , , YE1_q_a[5]_PORT_A_byte_mask_reg, , YE1_q_a[5]_clock_0, , YE1_q_a[5]_clock_enable_0, , , , , );
YE1_q_a[5] = YE1_q_a[5]_PORT_A_data_out[0];


--TD1_E_shift_rot_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[0] at FF_X31_Y8_N53
--register power-up is low

TD1_E_shift_rot_result[0] = DFFEAS(TD1L460, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1_E_src1[0],  ,  , TD1_E_new_inst);


--TD1_E_src1[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[1] at FF_X37_Y8_N52
--register power-up is low

TD1_E_src1[1] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YD1_q_b[1],  , TD1L513, VCC);


--TD1_E_shift_rot_cnt[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[4] at FF_X27_Y8_N1
--register power-up is low

TD1_E_shift_rot_cnt[4] = DFFEAS(TD1L197, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1_E_src2[4],  ,  , TD1_E_new_inst);


--TD1_E_shift_rot_cnt[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[3] at FF_X39_Y8_N40
--register power-up is low

TD1_E_shift_rot_cnt[3] = DFFEAS(TD1L198, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1L537Q,  ,  , TD1_E_new_inst);


--TD1_E_shift_rot_cnt[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[2] at FF_X39_Y8_N58
--register power-up is low

TD1_E_shift_rot_cnt[2] = DFFEAS(TD1L199, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1L535Q,  ,  , TD1_E_new_inst);


--TD1_E_shift_rot_cnt[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[1] at FF_X39_Y8_N56
--register power-up is low

TD1_E_shift_rot_cnt[1] = DFFEAS(TD1L200, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1L533Q,  ,  , TD1_E_new_inst);


--TD1_E_shift_rot_cnt[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0] at FF_X35_Y9_N29
--register power-up is low

TD1_E_shift_rot_cnt[0] = DFFEAS(TD1L403, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1L402,  ,  , !TD1_E_new_inst);


--TD1_F_pc[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[0] at FF_X29_Y8_N34
--register power-up is low

TD1_F_pc[0] = DFFEAS(TD1L688, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1_W_valid,  ,  , TD1_R_ctrl_exception,  );


--YE1_q_a[6] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[6] at M10K_X38_Y8_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YE1_q_a[6]_PORT_A_data_in = VC2L37;
YE1_q_a[6]_PORT_A_data_in_reg = DFFE(YE1_q_a[6]_PORT_A_data_in, YE1_q_a[6]_clock_0, , , YE1_q_a[6]_clock_enable_0);
YE1_q_a[6]_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
YE1_q_a[6]_PORT_A_address_reg = DFFE(YE1_q_a[6]_PORT_A_address, YE1_q_a[6]_clock_0, , , YE1_q_a[6]_clock_enable_0);
YE1_q_a[6]_PORT_A_write_enable = !CC1L3;
YE1_q_a[6]_PORT_A_write_enable_reg = DFFE(YE1_q_a[6]_PORT_A_write_enable, YE1_q_a[6]_clock_0, , , YE1_q_a[6]_clock_enable_0);
YE1_q_a[6]_PORT_A_read_enable = CC1L3;
YE1_q_a[6]_PORT_A_read_enable_reg = DFFE(YE1_q_a[6]_PORT_A_read_enable, YE1_q_a[6]_clock_0, , , YE1_q_a[6]_clock_enable_0);
YE1_q_a[6]_PORT_A_byte_mask = VC2_src_data[32];
YE1_q_a[6]_PORT_A_byte_mask_reg = DFFE(YE1_q_a[6]_PORT_A_byte_mask, YE1_q_a[6]_clock_0, , , YE1_q_a[6]_clock_enable_0);
YE1_q_a[6]_clock_0 = GLOBAL(A1L28);
YE1_q_a[6]_clock_enable_0 = !DC1_r_early_rst;
YE1_q_a[6]_PORT_A_data_out = MEMORY(YE1_q_a[6]_PORT_A_data_in_reg, , YE1_q_a[6]_PORT_A_address_reg, , YE1_q_a[6]_PORT_A_write_enable_reg, YE1_q_a[6]_PORT_A_read_enable_reg, , , YE1_q_a[6]_PORT_A_byte_mask_reg, , YE1_q_a[6]_clock_0, , YE1_q_a[6]_clock_enable_0, , , , , );
YE1_q_a[6] = YE1_q_a[6]_PORT_A_data_out[0];


--TD1_D_iw[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[27] at FF_X27_Y7_N11
--register power-up is low

TD1_D_iw[27] = DFFEAS(TD1L667, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1L707,  ,  , TD1L1077,  );


--TD1_D_iw[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[28] at FF_X27_Y7_N43
--register power-up is low

TD1_D_iw[28] = DFFEAS(TD1L668, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1L707,  ,  , TD1L1077,  );


--TD1_D_iw[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[29] at FF_X28_Y7_N7
--register power-up is low

TD1_D_iw[29] = DFFEAS(TD1L669, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1L707,  ,  , TD1L1077,  );


--TD1_D_iw[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[30] at FF_X27_Y7_N19
--register power-up is low

TD1_D_iw[30] = DFFEAS(TD1L670, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1L707,  ,  , TD1L1077,  );


--TD1_D_iw[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[31] at FF_X27_Y7_N46
--register power-up is low

TD1_D_iw[31] = DFFEAS(TD1L671, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1L707,  ,  , TD1L1077,  );


--YE1_q_a[8] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[8] at M10K_X41_Y4_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YE1_q_a[8]_PORT_A_data_in = VC2L38;
YE1_q_a[8]_PORT_A_data_in_reg = DFFE(YE1_q_a[8]_PORT_A_data_in, YE1_q_a[8]_clock_0, , , YE1_q_a[8]_clock_enable_0);
YE1_q_a[8]_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
YE1_q_a[8]_PORT_A_address_reg = DFFE(YE1_q_a[8]_PORT_A_address, YE1_q_a[8]_clock_0, , , YE1_q_a[8]_clock_enable_0);
YE1_q_a[8]_PORT_A_write_enable = !CC1L3;
YE1_q_a[8]_PORT_A_write_enable_reg = DFFE(YE1_q_a[8]_PORT_A_write_enable, YE1_q_a[8]_clock_0, , , YE1_q_a[8]_clock_enable_0);
YE1_q_a[8]_PORT_A_read_enable = CC1L3;
YE1_q_a[8]_PORT_A_read_enable_reg = DFFE(YE1_q_a[8]_PORT_A_read_enable, YE1_q_a[8]_clock_0, , , YE1_q_a[8]_clock_enable_0);
YE1_q_a[8]_PORT_A_byte_mask = VC2_src_data[33];
YE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(YE1_q_a[8]_PORT_A_byte_mask, YE1_q_a[8]_clock_0, , , YE1_q_a[8]_clock_enable_0);
YE1_q_a[8]_clock_0 = GLOBAL(A1L28);
YE1_q_a[8]_clock_enable_0 = !DC1_r_early_rst;
YE1_q_a[8]_PORT_A_data_out = MEMORY(YE1_q_a[8]_PORT_A_data_in_reg, , YE1_q_a[8]_PORT_A_address_reg, , YE1_q_a[8]_PORT_A_write_enable_reg, YE1_q_a[8]_PORT_A_read_enable_reg, , , YE1_q_a[8]_PORT_A_byte_mask_reg, , YE1_q_a[8]_clock_0, , YE1_q_a[8]_clock_enable_0, , , , , );
YE1_q_a[8] = YE1_q_a[8]_PORT_A_data_out[0];


--TD1L126 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~65 at LABCELL_X35_Y8_N3
TD1L126_adder_eqn = ( TD1_E_src1[0] ) + ( !TD1_E_alu_sub $ (!TD1_E_src2[0]) ) + ( TD1L195 );
TD1L126 = SUM(TD1L126_adder_eqn);

--TD1L127 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~66 at LABCELL_X35_Y8_N3
TD1L127_adder_eqn = ( TD1_E_src1[0] ) + ( !TD1_E_alu_sub $ (!TD1_E_src2[0]) ) + ( TD1L195 );
TD1L127 = CARRY(TD1L127_adder_eqn);


--TD1_F_pc[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[1] at FF_X29_Y8_N37
--register power-up is low

TD1_F_pc[1] = DFFEAS(TD1L689, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1_W_valid,  ,  , TD1_R_ctrl_exception,  );


--YE1_q_a[7] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[7] at M10K_X26_Y2_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YE1_q_a[7]_PORT_A_data_in = VC2L39;
YE1_q_a[7]_PORT_A_data_in_reg = DFFE(YE1_q_a[7]_PORT_A_data_in, YE1_q_a[7]_clock_0, , , YE1_q_a[7]_clock_enable_0);
YE1_q_a[7]_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
YE1_q_a[7]_PORT_A_address_reg = DFFE(YE1_q_a[7]_PORT_A_address, YE1_q_a[7]_clock_0, , , YE1_q_a[7]_clock_enable_0);
YE1_q_a[7]_PORT_A_write_enable = !CC1L3;
YE1_q_a[7]_PORT_A_write_enable_reg = DFFE(YE1_q_a[7]_PORT_A_write_enable, YE1_q_a[7]_clock_0, , , YE1_q_a[7]_clock_enable_0);
YE1_q_a[7]_PORT_A_read_enable = CC1L3;
YE1_q_a[7]_PORT_A_read_enable_reg = DFFE(YE1_q_a[7]_PORT_A_read_enable, YE1_q_a[7]_clock_0, , , YE1_q_a[7]_clock_enable_0);
YE1_q_a[7]_PORT_A_byte_mask = VC2_src_data[32];
YE1_q_a[7]_PORT_A_byte_mask_reg = DFFE(YE1_q_a[7]_PORT_A_byte_mask, YE1_q_a[7]_clock_0, , , YE1_q_a[7]_clock_enable_0);
YE1_q_a[7]_clock_0 = GLOBAL(A1L28);
YE1_q_a[7]_clock_enable_0 = !DC1_r_early_rst;
YE1_q_a[7]_PORT_A_data_out = MEMORY(YE1_q_a[7]_PORT_A_data_in_reg, , YE1_q_a[7]_PORT_A_address_reg, , YE1_q_a[7]_PORT_A_write_enable_reg, YE1_q_a[7]_PORT_A_read_enable_reg, , , YE1_q_a[7]_PORT_A_byte_mask_reg, , YE1_q_a[7]_clock_0, , YE1_q_a[7]_clock_enable_0, , , , , );
YE1_q_a[7] = YE1_q_a[7]_PORT_A_data_out[0];


--YE1_q_a[9] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[9] at M10K_X26_Y3_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YE1_q_a[9]_PORT_A_data_in = VC2L40;
YE1_q_a[9]_PORT_A_data_in_reg = DFFE(YE1_q_a[9]_PORT_A_data_in, YE1_q_a[9]_clock_0, , , YE1_q_a[9]_clock_enable_0);
YE1_q_a[9]_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
YE1_q_a[9]_PORT_A_address_reg = DFFE(YE1_q_a[9]_PORT_A_address, YE1_q_a[9]_clock_0, , , YE1_q_a[9]_clock_enable_0);
YE1_q_a[9]_PORT_A_write_enable = !CC1L3;
YE1_q_a[9]_PORT_A_write_enable_reg = DFFE(YE1_q_a[9]_PORT_A_write_enable, YE1_q_a[9]_clock_0, , , YE1_q_a[9]_clock_enable_0);
YE1_q_a[9]_PORT_A_read_enable = CC1L3;
YE1_q_a[9]_PORT_A_read_enable_reg = DFFE(YE1_q_a[9]_PORT_A_read_enable, YE1_q_a[9]_clock_0, , , YE1_q_a[9]_clock_enable_0);
YE1_q_a[9]_PORT_A_byte_mask = VC2_src_data[33];
YE1_q_a[9]_PORT_A_byte_mask_reg = DFFE(YE1_q_a[9]_PORT_A_byte_mask, YE1_q_a[9]_clock_0, , , YE1_q_a[9]_clock_enable_0);
YE1_q_a[9]_clock_0 = GLOBAL(A1L28);
YE1_q_a[9]_clock_enable_0 = !DC1_r_early_rst;
YE1_q_a[9]_PORT_A_data_out = MEMORY(YE1_q_a[9]_PORT_A_data_in_reg, , YE1_q_a[9]_PORT_A_address_reg, , YE1_q_a[9]_PORT_A_write_enable_reg, YE1_q_a[9]_PORT_A_read_enable_reg, , , YE1_q_a[9]_PORT_A_byte_mask_reg, , YE1_q_a[9]_clock_0, , YE1_q_a[9]_clock_enable_0, , , , , );
YE1_q_a[9] = YE1_q_a[9]_PORT_A_data_out[0];


--TD1_F_pc[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[2] at FF_X29_Y8_N40
--register power-up is low

TD1_F_pc[2] = DFFEAS(TD1L690, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1_W_valid,  ,  , TD1_R_ctrl_exception,  );


--YE1_q_a[10] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[10] at M10K_X14_Y8_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YE1_q_a[10]_PORT_A_data_in = VC2L41;
YE1_q_a[10]_PORT_A_data_in_reg = DFFE(YE1_q_a[10]_PORT_A_data_in, YE1_q_a[10]_clock_0, , , YE1_q_a[10]_clock_enable_0);
YE1_q_a[10]_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
YE1_q_a[10]_PORT_A_address_reg = DFFE(YE1_q_a[10]_PORT_A_address, YE1_q_a[10]_clock_0, , , YE1_q_a[10]_clock_enable_0);
YE1_q_a[10]_PORT_A_write_enable = !CC1L3;
YE1_q_a[10]_PORT_A_write_enable_reg = DFFE(YE1_q_a[10]_PORT_A_write_enable, YE1_q_a[10]_clock_0, , , YE1_q_a[10]_clock_enable_0);
YE1_q_a[10]_PORT_A_read_enable = CC1L3;
YE1_q_a[10]_PORT_A_read_enable_reg = DFFE(YE1_q_a[10]_PORT_A_read_enable, YE1_q_a[10]_clock_0, , , YE1_q_a[10]_clock_enable_0);
YE1_q_a[10]_PORT_A_byte_mask = VC2_src_data[33];
YE1_q_a[10]_PORT_A_byte_mask_reg = DFFE(YE1_q_a[10]_PORT_A_byte_mask, YE1_q_a[10]_clock_0, , , YE1_q_a[10]_clock_enable_0);
YE1_q_a[10]_clock_0 = GLOBAL(A1L28);
YE1_q_a[10]_clock_enable_0 = !DC1_r_early_rst;
YE1_q_a[10]_PORT_A_data_out = MEMORY(YE1_q_a[10]_PORT_A_data_in_reg, , YE1_q_a[10]_PORT_A_address_reg, , YE1_q_a[10]_PORT_A_write_enable_reg, YE1_q_a[10]_PORT_A_read_enable_reg, , , YE1_q_a[10]_PORT_A_byte_mask_reg, , YE1_q_a[10]_clock_0, , YE1_q_a[10]_clock_enable_0, , , , , );
YE1_q_a[10] = YE1_q_a[10]_PORT_A_data_out[0];


--TD1_F_pc[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[4] at FF_X29_Y8_N55
--register power-up is low

TD1_F_pc[4] = DFFEAS(TD1L691, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1_W_valid,  ,  , TD1_R_ctrl_exception,  );


--TD1_F_pc[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[5] at FF_X29_Y8_N59
--register power-up is low

TD1_F_pc[5] = DFFEAS(TD1L692, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1_W_valid,  ,  , TD1_R_ctrl_exception,  );


--TD1_F_pc[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[6] at FF_X29_Y8_N13
--register power-up is low

TD1_F_pc[6] = DFFEAS(TD1L693, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1_W_valid,  ,  , TD1_R_ctrl_exception,  );


--TD1_F_pc[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[7] at FF_X29_Y8_N16
--register power-up is low

TD1_F_pc[7] = DFFEAS(TD1L694, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1_W_valid,  ,  , TD1_R_ctrl_exception,  );


--TD1_F_pc[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[8] at FF_X29_Y8_N7
--register power-up is low

TD1_F_pc[8] = DFFEAS(TD1L695, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1_W_valid,  ,  , TD1_R_ctrl_exception,  );


--YE1_q_a[17] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[17] at M10K_X5_Y5_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YE1_q_a[17]_PORT_A_data_in = VC2L42;
YE1_q_a[17]_PORT_A_data_in_reg = DFFE(YE1_q_a[17]_PORT_A_data_in, YE1_q_a[17]_clock_0, , , YE1_q_a[17]_clock_enable_0);
YE1_q_a[17]_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
YE1_q_a[17]_PORT_A_address_reg = DFFE(YE1_q_a[17]_PORT_A_address, YE1_q_a[17]_clock_0, , , YE1_q_a[17]_clock_enable_0);
YE1_q_a[17]_PORT_A_write_enable = !CC1L3;
YE1_q_a[17]_PORT_A_write_enable_reg = DFFE(YE1_q_a[17]_PORT_A_write_enable, YE1_q_a[17]_clock_0, , , YE1_q_a[17]_clock_enable_0);
YE1_q_a[17]_PORT_A_read_enable = CC1L3;
YE1_q_a[17]_PORT_A_read_enable_reg = DFFE(YE1_q_a[17]_PORT_A_read_enable, YE1_q_a[17]_clock_0, , , YE1_q_a[17]_clock_enable_0);
YE1_q_a[17]_PORT_A_byte_mask = VC2_src_data[34];
YE1_q_a[17]_PORT_A_byte_mask_reg = DFFE(YE1_q_a[17]_PORT_A_byte_mask, YE1_q_a[17]_clock_0, , , YE1_q_a[17]_clock_enable_0);
YE1_q_a[17]_clock_0 = GLOBAL(A1L28);
YE1_q_a[17]_clock_enable_0 = !DC1_r_early_rst;
YE1_q_a[17]_PORT_A_data_out = MEMORY(YE1_q_a[17]_PORT_A_data_in_reg, , YE1_q_a[17]_PORT_A_address_reg, , YE1_q_a[17]_PORT_A_write_enable_reg, YE1_q_a[17]_PORT_A_read_enable_reg, , , YE1_q_a[17]_PORT_A_byte_mask_reg, , YE1_q_a[17]_clock_0, , YE1_q_a[17]_clock_enable_0, , , , , );
YE1_q_a[17] = YE1_q_a[17]_PORT_A_data_out[0];


--YE1_q_a[18] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[18] at M10K_X5_Y6_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YE1_q_a[18]_PORT_A_data_in = VC2L43;
YE1_q_a[18]_PORT_A_data_in_reg = DFFE(YE1_q_a[18]_PORT_A_data_in, YE1_q_a[18]_clock_0, , , YE1_q_a[18]_clock_enable_0);
YE1_q_a[18]_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
YE1_q_a[18]_PORT_A_address_reg = DFFE(YE1_q_a[18]_PORT_A_address, YE1_q_a[18]_clock_0, , , YE1_q_a[18]_clock_enable_0);
YE1_q_a[18]_PORT_A_write_enable = !CC1L3;
YE1_q_a[18]_PORT_A_write_enable_reg = DFFE(YE1_q_a[18]_PORT_A_write_enable, YE1_q_a[18]_clock_0, , , YE1_q_a[18]_clock_enable_0);
YE1_q_a[18]_PORT_A_read_enable = CC1L3;
YE1_q_a[18]_PORT_A_read_enable_reg = DFFE(YE1_q_a[18]_PORT_A_read_enable, YE1_q_a[18]_clock_0, , , YE1_q_a[18]_clock_enable_0);
YE1_q_a[18]_PORT_A_byte_mask = VC2_src_data[34];
YE1_q_a[18]_PORT_A_byte_mask_reg = DFFE(YE1_q_a[18]_PORT_A_byte_mask, YE1_q_a[18]_clock_0, , , YE1_q_a[18]_clock_enable_0);
YE1_q_a[18]_clock_0 = GLOBAL(A1L28);
YE1_q_a[18]_clock_enable_0 = !DC1_r_early_rst;
YE1_q_a[18]_PORT_A_data_out = MEMORY(YE1_q_a[18]_PORT_A_data_in_reg, , YE1_q_a[18]_PORT_A_address_reg, , YE1_q_a[18]_PORT_A_write_enable_reg, YE1_q_a[18]_PORT_A_read_enable_reg, , , YE1_q_a[18]_PORT_A_byte_mask_reg, , YE1_q_a[18]_clock_0, , YE1_q_a[18]_clock_enable_0, , , , , );
YE1_q_a[18] = YE1_q_a[18]_PORT_A_data_out[0];


--YE1_q_a[20] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[20] at M10K_X14_Y10_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YE1_q_a[20]_PORT_A_data_in = VC2L44;
YE1_q_a[20]_PORT_A_data_in_reg = DFFE(YE1_q_a[20]_PORT_A_data_in, YE1_q_a[20]_clock_0, , , YE1_q_a[20]_clock_enable_0);
YE1_q_a[20]_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
YE1_q_a[20]_PORT_A_address_reg = DFFE(YE1_q_a[20]_PORT_A_address, YE1_q_a[20]_clock_0, , , YE1_q_a[20]_clock_enable_0);
YE1_q_a[20]_PORT_A_write_enable = !CC1L3;
YE1_q_a[20]_PORT_A_write_enable_reg = DFFE(YE1_q_a[20]_PORT_A_write_enable, YE1_q_a[20]_clock_0, , , YE1_q_a[20]_clock_enable_0);
YE1_q_a[20]_PORT_A_read_enable = CC1L3;
YE1_q_a[20]_PORT_A_read_enable_reg = DFFE(YE1_q_a[20]_PORT_A_read_enable, YE1_q_a[20]_clock_0, , , YE1_q_a[20]_clock_enable_0);
YE1_q_a[20]_PORT_A_byte_mask = VC2_src_data[34];
YE1_q_a[20]_PORT_A_byte_mask_reg = DFFE(YE1_q_a[20]_PORT_A_byte_mask, YE1_q_a[20]_clock_0, , , YE1_q_a[20]_clock_enable_0);
YE1_q_a[20]_clock_0 = GLOBAL(A1L28);
YE1_q_a[20]_clock_enable_0 = !DC1_r_early_rst;
YE1_q_a[20]_PORT_A_data_out = MEMORY(YE1_q_a[20]_PORT_A_data_in_reg, , YE1_q_a[20]_PORT_A_address_reg, , YE1_q_a[20]_PORT_A_write_enable_reg, YE1_q_a[20]_PORT_A_read_enable_reg, , , YE1_q_a[20]_PORT_A_byte_mask_reg, , YE1_q_a[20]_clock_0, , YE1_q_a[20]_clock_enable_0, , , , , );
YE1_q_a[20] = YE1_q_a[20]_PORT_A_data_out[0];


--YE1_q_a[19] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[19] at M10K_X5_Y7_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YE1_q_a[19]_PORT_A_data_in = VC2L45;
YE1_q_a[19]_PORT_A_data_in_reg = DFFE(YE1_q_a[19]_PORT_A_data_in, YE1_q_a[19]_clock_0, , , YE1_q_a[19]_clock_enable_0);
YE1_q_a[19]_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
YE1_q_a[19]_PORT_A_address_reg = DFFE(YE1_q_a[19]_PORT_A_address, YE1_q_a[19]_clock_0, , , YE1_q_a[19]_clock_enable_0);
YE1_q_a[19]_PORT_A_write_enable = !CC1L3;
YE1_q_a[19]_PORT_A_write_enable_reg = DFFE(YE1_q_a[19]_PORT_A_write_enable, YE1_q_a[19]_clock_0, , , YE1_q_a[19]_clock_enable_0);
YE1_q_a[19]_PORT_A_read_enable = CC1L3;
YE1_q_a[19]_PORT_A_read_enable_reg = DFFE(YE1_q_a[19]_PORT_A_read_enable, YE1_q_a[19]_clock_0, , , YE1_q_a[19]_clock_enable_0);
YE1_q_a[19]_PORT_A_byte_mask = VC2_src_data[34];
YE1_q_a[19]_PORT_A_byte_mask_reg = DFFE(YE1_q_a[19]_PORT_A_byte_mask, YE1_q_a[19]_clock_0, , , YE1_q_a[19]_clock_enable_0);
YE1_q_a[19]_clock_0 = GLOBAL(A1L28);
YE1_q_a[19]_clock_enable_0 = !DC1_r_early_rst;
YE1_q_a[19]_PORT_A_data_out = MEMORY(YE1_q_a[19]_PORT_A_data_in_reg, , YE1_q_a[19]_PORT_A_address_reg, , YE1_q_a[19]_PORT_A_write_enable_reg, YE1_q_a[19]_PORT_A_read_enable_reg, , , YE1_q_a[19]_PORT_A_byte_mask_reg, , YE1_q_a[19]_clock_0, , YE1_q_a[19]_clock_enable_0, , , , , );
YE1_q_a[19] = YE1_q_a[19]_PORT_A_data_out[0];


--YE1_q_a[21] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[21] at M10K_X26_Y10_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YE1_q_a[21]_PORT_A_data_in = VC2L46;
YE1_q_a[21]_PORT_A_data_in_reg = DFFE(YE1_q_a[21]_PORT_A_data_in, YE1_q_a[21]_clock_0, , , YE1_q_a[21]_clock_enable_0);
YE1_q_a[21]_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
YE1_q_a[21]_PORT_A_address_reg = DFFE(YE1_q_a[21]_PORT_A_address, YE1_q_a[21]_clock_0, , , YE1_q_a[21]_clock_enable_0);
YE1_q_a[21]_PORT_A_write_enable = !CC1L3;
YE1_q_a[21]_PORT_A_write_enable_reg = DFFE(YE1_q_a[21]_PORT_A_write_enable, YE1_q_a[21]_clock_0, , , YE1_q_a[21]_clock_enable_0);
YE1_q_a[21]_PORT_A_read_enable = CC1L3;
YE1_q_a[21]_PORT_A_read_enable_reg = DFFE(YE1_q_a[21]_PORT_A_read_enable, YE1_q_a[21]_clock_0, , , YE1_q_a[21]_clock_enable_0);
YE1_q_a[21]_PORT_A_byte_mask = VC2_src_data[34];
YE1_q_a[21]_PORT_A_byte_mask_reg = DFFE(YE1_q_a[21]_PORT_A_byte_mask, YE1_q_a[21]_clock_0, , , YE1_q_a[21]_clock_enable_0);
YE1_q_a[21]_clock_0 = GLOBAL(A1L28);
YE1_q_a[21]_clock_enable_0 = !DC1_r_early_rst;
YE1_q_a[21]_PORT_A_data_out = MEMORY(YE1_q_a[21]_PORT_A_data_in_reg, , YE1_q_a[21]_PORT_A_address_reg, , YE1_q_a[21]_PORT_A_write_enable_reg, YE1_q_a[21]_PORT_A_read_enable_reg, , , YE1_q_a[21]_PORT_A_byte_mask_reg, , YE1_q_a[21]_clock_0, , YE1_q_a[21]_clock_enable_0, , , , , );
YE1_q_a[21] = YE1_q_a[21]_PORT_A_data_out[0];


--TD1_E_shift_rot_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18] at FF_X39_Y8_N1
--register power-up is low

TD1_E_shift_rot_result[18] = DFFEAS(TD1L478, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1_E_src1[18],  ,  , TD1_E_new_inst);


--TD1_E_src1[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[17] at FF_X37_Y7_N28
--register power-up is low

TD1_E_src1[17] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YD1_q_b[17],  , TD1L513, VCC);


--LE1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1 at LABCELL_X13_Y6_N54
LE1L2_adder_eqn = ( LE1_MonAReg[10] ) + ( VCC ) + ( LE1L8 );
LE1L2 = SUM(LE1L2_adder_eqn);


--TD1_F_pc[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[3] at FF_X31_Y7_N28
--register power-up is low

TD1_F_pc[3] = DFFEAS(TD1L702, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1_W_valid, VCC,  ,  , TD1_R_ctrl_exception);


--YC1_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0] at FF_X29_Y5_N40
--register power-up is low

YC1_av_readdata_pre[0] = DFFEAS(YC1L3, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , NC2_q_b[0],  ,  , YB1_read_0);


--TD1L130 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~69 at LABCELL_X35_Y7_N39
TD1L130_adder_eqn = ( TD1_E_alu_sub ) + ( GND ) + ( TD1L191 );
TD1L130 = SUM(TD1L130_adder_eqn);


--TD1_E_src2[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[24] at FF_X36_Y7_N40
--register power-up is low

TD1_E_src2[24] = DFFEAS(TD1L774, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  , TD1L782,  );


--TD1_E_src1[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[24] at FF_X37_Y7_N55
--register power-up is low

TD1_E_src1[24] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YD1_q_b[24],  , TD1L513, VCC);


--TD1_E_src2[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[23] at FF_X36_Y7_N44
--register power-up is low

TD1_E_src2[23] = DFFEAS(TD1L773, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  , TD1L782,  );


--TD1_E_src1[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[23] at FF_X37_Y7_N5
--register power-up is low

TD1_E_src1[23] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YD1_q_b[23],  , TD1L513, VCC);


--TD1_E_src1[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[31] at FF_X35_Y7_N47
--register power-up is low

TD1_E_src1[31] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YD1_q_b[31],  , TD1L513, VCC);


--TD1_E_src2[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[30] at FF_X36_Y7_N46
--register power-up is low

TD1_E_src2[30] = DFFEAS(TD1L780, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  , TD1L782,  );


--TD1_E_src1[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[30] at FF_X35_Y7_N50
--register power-up is low

TD1_E_src1[30] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YD1_q_b[30],  , TD1L513, VCC);


--TD1_E_src2[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[29] at FF_X36_Y7_N49
--register power-up is low

TD1_E_src2[29] = DFFEAS(TD1L779, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  , TD1L782,  );


--TD1_E_src1[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[29] at FF_X35_Y7_N44
--register power-up is low

TD1_E_src1[29] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YD1_q_b[29],  , TD1L513, VCC);


--TD1_E_src2[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[28] at FF_X36_Y7_N53
--register power-up is low

TD1_E_src2[28] = DFFEAS(TD1L778, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  , TD1L782,  );


--TD1_E_src1[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[28] at FF_X35_Y7_N56
--register power-up is low

TD1_E_src1[28] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YD1_q_b[28],  , TD1L513, VCC);


--TD1_E_src2[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[27] at FF_X36_Y7_N7
--register power-up is low

TD1_E_src2[27] = DFFEAS(TD1L777, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  , TD1L782,  );


--TD1_E_src1[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[27] at FF_X35_Y7_N59
--register power-up is low

TD1_E_src1[27] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YD1_q_b[27],  , TD1L513, VCC);


--TD1_E_src2[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[26] at FF_X36_Y7_N10
--register power-up is low

TD1_E_src2[26] = DFFEAS(TD1L776, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  , TD1L782,  );


--TD1_E_src1[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[26] at FF_X35_Y7_N53
--register power-up is low

TD1_E_src1[26] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YD1_q_b[26],  , TD1L513, VCC);


--TD1_E_src2[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[25] at FF_X36_Y7_N13
--register power-up is low

TD1_E_src2[25] = DFFEAS(TD1L775, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  , TD1L782,  );


--TD1_E_src1[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[25] at FF_X37_Y7_N10
--register power-up is low

TD1_E_src1[25] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YD1_q_b[25],  , TD1L513, VCC);


--TD1_E_src2[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[18] at FF_X36_Y7_N16
--register power-up is low

TD1_E_src2[18] = DFFEAS(TD1L768, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  , TD1L782,  );


--TD1_E_src1[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[18] at FF_X37_Y7_N17
--register power-up is low

TD1_E_src1[18] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YD1_q_b[18],  , TD1L513, VCC);


--TD1_E_src2[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[17] at FF_X36_Y7_N55
--register power-up is low

TD1_E_src2[17] = DFFEAS(TD1L767, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  , TD1L782,  );


--TD1_E_src2[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[20] at FF_X36_Y7_N58
--register power-up is low

TD1_E_src2[20] = DFFEAS(TD1L770, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  , TD1L782,  );


--TD1_E_src1[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[20] at FF_X37_Y7_N22
--register power-up is low

TD1_E_src1[20] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YD1_q_b[20],  , TD1L513, VCC);


--TD1_E_src2[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[19] at FF_X36_Y7_N1
--register power-up is low

TD1_E_src2[19] = DFFEAS(TD1L769, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  , TD1L782,  );


--TD1_E_src1[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[19] at FF_X37_Y7_N41
--register power-up is low

TD1_E_src1[19] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YD1_q_b[19],  , TD1L513, VCC);


--TD1_E_src1[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[0] at FF_X27_Y9_N28
--register power-up is low

TD1_E_src1[0] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YD1_q_b[0],  , TD1L513, VCC);


--TD1_E_src2[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[22] at FF_X36_Y7_N4
--register power-up is low

TD1_E_src2[22] = DFFEAS(TD1L772, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  , TD1L782,  );


--TD1_E_src1[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[22] at FF_X37_Y7_N44
--register power-up is low

TD1_E_src1[22] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YD1_q_b[22],  , TD1L513, VCC);


--TD1_E_src2[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[21] at FF_X36_Y7_N31
--register power-up is low

TD1_E_src2[21] = DFFEAS(TD1L771, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  , TD1L782,  );


--TD1_E_src1[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[21] at FF_X37_Y8_N46
--register power-up is low

TD1_E_src1[21] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YD1_q_b[21],  , TD1L513, VCC);


--TD1_W_estatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg at FF_X33_Y7_N38
--register power-up is low

TD1_W_estatus_reg = DFFEAS(TD1L841, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1_E_valid_from_R, TD1L891Q,  ,  , TD1_R_ctrl_exception);


--YE1_q_a[22] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[22] at M10K_X14_Y7_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YE1_q_a[22]_PORT_A_data_in = VC2L47;
YE1_q_a[22]_PORT_A_data_in_reg = DFFE(YE1_q_a[22]_PORT_A_data_in, YE1_q_a[22]_clock_0, , , YE1_q_a[22]_clock_enable_0);
YE1_q_a[22]_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
YE1_q_a[22]_PORT_A_address_reg = DFFE(YE1_q_a[22]_PORT_A_address, YE1_q_a[22]_clock_0, , , YE1_q_a[22]_clock_enable_0);
YE1_q_a[22]_PORT_A_write_enable = !CC1L3;
YE1_q_a[22]_PORT_A_write_enable_reg = DFFE(YE1_q_a[22]_PORT_A_write_enable, YE1_q_a[22]_clock_0, , , YE1_q_a[22]_clock_enable_0);
YE1_q_a[22]_PORT_A_read_enable = CC1L3;
YE1_q_a[22]_PORT_A_read_enable_reg = DFFE(YE1_q_a[22]_PORT_A_read_enable, YE1_q_a[22]_clock_0, , , YE1_q_a[22]_clock_enable_0);
YE1_q_a[22]_PORT_A_byte_mask = VC2_src_data[34];
YE1_q_a[22]_PORT_A_byte_mask_reg = DFFE(YE1_q_a[22]_PORT_A_byte_mask, YE1_q_a[22]_clock_0, , , YE1_q_a[22]_clock_enable_0);
YE1_q_a[22]_clock_0 = GLOBAL(A1L28);
YE1_q_a[22]_clock_enable_0 = !DC1_r_early_rst;
YE1_q_a[22]_PORT_A_data_out = MEMORY(YE1_q_a[22]_PORT_A_data_in_reg, , YE1_q_a[22]_PORT_A_address_reg, , YE1_q_a[22]_PORT_A_write_enable_reg, YE1_q_a[22]_PORT_A_read_enable_reg, , , YE1_q_a[22]_PORT_A_byte_mask_reg, , YE1_q_a[22]_clock_0, , YE1_q_a[22]_clock_enable_0, , , , , );
YE1_q_a[22] = YE1_q_a[22]_PORT_A_data_out[0];


--YE1_q_a[23] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[23] at M10K_X14_Y9_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YE1_q_a[23]_PORT_A_data_in = VC2L48;
YE1_q_a[23]_PORT_A_data_in_reg = DFFE(YE1_q_a[23]_PORT_A_data_in, YE1_q_a[23]_clock_0, , , YE1_q_a[23]_clock_enable_0);
YE1_q_a[23]_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
YE1_q_a[23]_PORT_A_address_reg = DFFE(YE1_q_a[23]_PORT_A_address, YE1_q_a[23]_clock_0, , , YE1_q_a[23]_clock_enable_0);
YE1_q_a[23]_PORT_A_write_enable = !CC1L3;
YE1_q_a[23]_PORT_A_write_enable_reg = DFFE(YE1_q_a[23]_PORT_A_write_enable, YE1_q_a[23]_clock_0, , , YE1_q_a[23]_clock_enable_0);
YE1_q_a[23]_PORT_A_read_enable = CC1L3;
YE1_q_a[23]_PORT_A_read_enable_reg = DFFE(YE1_q_a[23]_PORT_A_read_enable, YE1_q_a[23]_clock_0, , , YE1_q_a[23]_clock_enable_0);
YE1_q_a[23]_PORT_A_byte_mask = VC2_src_data[34];
YE1_q_a[23]_PORT_A_byte_mask_reg = DFFE(YE1_q_a[23]_PORT_A_byte_mask, YE1_q_a[23]_clock_0, , , YE1_q_a[23]_clock_enable_0);
YE1_q_a[23]_clock_0 = GLOBAL(A1L28);
YE1_q_a[23]_clock_enable_0 = !DC1_r_early_rst;
YE1_q_a[23]_PORT_A_data_out = MEMORY(YE1_q_a[23]_PORT_A_data_in_reg, , YE1_q_a[23]_PORT_A_address_reg, , YE1_q_a[23]_PORT_A_write_enable_reg, YE1_q_a[23]_PORT_A_read_enable_reg, , , YE1_q_a[23]_PORT_A_byte_mask_reg, , YE1_q_a[23]_clock_0, , YE1_q_a[23]_clock_enable_0, , , , , );
YE1_q_a[23] = YE1_q_a[23]_PORT_A_data_out[0];


--YE1_q_a[24] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[24] at M10K_X41_Y1_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YE1_q_a[24]_PORT_A_data_in = VC2L49;
YE1_q_a[24]_PORT_A_data_in_reg = DFFE(YE1_q_a[24]_PORT_A_data_in, YE1_q_a[24]_clock_0, , , YE1_q_a[24]_clock_enable_0);
YE1_q_a[24]_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
YE1_q_a[24]_PORT_A_address_reg = DFFE(YE1_q_a[24]_PORT_A_address, YE1_q_a[24]_clock_0, , , YE1_q_a[24]_clock_enable_0);
YE1_q_a[24]_PORT_A_write_enable = !CC1L3;
YE1_q_a[24]_PORT_A_write_enable_reg = DFFE(YE1_q_a[24]_PORT_A_write_enable, YE1_q_a[24]_clock_0, , , YE1_q_a[24]_clock_enable_0);
YE1_q_a[24]_PORT_A_read_enable = CC1L3;
YE1_q_a[24]_PORT_A_read_enable_reg = DFFE(YE1_q_a[24]_PORT_A_read_enable, YE1_q_a[24]_clock_0, , , YE1_q_a[24]_clock_enable_0);
YE1_q_a[24]_PORT_A_byte_mask = VC2_src_data[35];
YE1_q_a[24]_PORT_A_byte_mask_reg = DFFE(YE1_q_a[24]_PORT_A_byte_mask, YE1_q_a[24]_clock_0, , , YE1_q_a[24]_clock_enable_0);
YE1_q_a[24]_clock_0 = GLOBAL(A1L28);
YE1_q_a[24]_clock_enable_0 = !DC1_r_early_rst;
YE1_q_a[24]_PORT_A_data_out = MEMORY(YE1_q_a[24]_PORT_A_data_in_reg, , YE1_q_a[24]_PORT_A_address_reg, , YE1_q_a[24]_PORT_A_write_enable_reg, YE1_q_a[24]_PORT_A_read_enable_reg, , , YE1_q_a[24]_PORT_A_byte_mask_reg, , YE1_q_a[24]_clock_0, , YE1_q_a[24]_clock_enable_0, , , , , );
YE1_q_a[24] = YE1_q_a[24]_PORT_A_data_out[0];


--YE1_q_a[25] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[25] at M10K_X38_Y1_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YE1_q_a[25]_PORT_A_data_in = VC2L50;
YE1_q_a[25]_PORT_A_data_in_reg = DFFE(YE1_q_a[25]_PORT_A_data_in, YE1_q_a[25]_clock_0, , , YE1_q_a[25]_clock_enable_0);
YE1_q_a[25]_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
YE1_q_a[25]_PORT_A_address_reg = DFFE(YE1_q_a[25]_PORT_A_address, YE1_q_a[25]_clock_0, , , YE1_q_a[25]_clock_enable_0);
YE1_q_a[25]_PORT_A_write_enable = !CC1L3;
YE1_q_a[25]_PORT_A_write_enable_reg = DFFE(YE1_q_a[25]_PORT_A_write_enable, YE1_q_a[25]_clock_0, , , YE1_q_a[25]_clock_enable_0);
YE1_q_a[25]_PORT_A_read_enable = CC1L3;
YE1_q_a[25]_PORT_A_read_enable_reg = DFFE(YE1_q_a[25]_PORT_A_read_enable, YE1_q_a[25]_clock_0, , , YE1_q_a[25]_clock_enable_0);
YE1_q_a[25]_PORT_A_byte_mask = VC2_src_data[35];
YE1_q_a[25]_PORT_A_byte_mask_reg = DFFE(YE1_q_a[25]_PORT_A_byte_mask, YE1_q_a[25]_clock_0, , , YE1_q_a[25]_clock_enable_0);
YE1_q_a[25]_clock_0 = GLOBAL(A1L28);
YE1_q_a[25]_clock_enable_0 = !DC1_r_early_rst;
YE1_q_a[25]_PORT_A_data_out = MEMORY(YE1_q_a[25]_PORT_A_data_in_reg, , YE1_q_a[25]_PORT_A_address_reg, , YE1_q_a[25]_PORT_A_write_enable_reg, YE1_q_a[25]_PORT_A_read_enable_reg, , , YE1_q_a[25]_PORT_A_byte_mask_reg, , YE1_q_a[25]_clock_0, , YE1_q_a[25]_clock_enable_0, , , , , );
YE1_q_a[25] = YE1_q_a[25]_PORT_A_data_out[0];


--YE1_q_a[26] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[26] at M10K_X14_Y2_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YE1_q_a[26]_PORT_A_data_in = VC2L51;
YE1_q_a[26]_PORT_A_data_in_reg = DFFE(YE1_q_a[26]_PORT_A_data_in, YE1_q_a[26]_clock_0, , , YE1_q_a[26]_clock_enable_0);
YE1_q_a[26]_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
YE1_q_a[26]_PORT_A_address_reg = DFFE(YE1_q_a[26]_PORT_A_address, YE1_q_a[26]_clock_0, , , YE1_q_a[26]_clock_enable_0);
YE1_q_a[26]_PORT_A_write_enable = !CC1L3;
YE1_q_a[26]_PORT_A_write_enable_reg = DFFE(YE1_q_a[26]_PORT_A_write_enable, YE1_q_a[26]_clock_0, , , YE1_q_a[26]_clock_enable_0);
YE1_q_a[26]_PORT_A_read_enable = CC1L3;
YE1_q_a[26]_PORT_A_read_enable_reg = DFFE(YE1_q_a[26]_PORT_A_read_enable, YE1_q_a[26]_clock_0, , , YE1_q_a[26]_clock_enable_0);
YE1_q_a[26]_PORT_A_byte_mask = VC2_src_data[35];
YE1_q_a[26]_PORT_A_byte_mask_reg = DFFE(YE1_q_a[26]_PORT_A_byte_mask, YE1_q_a[26]_clock_0, , , YE1_q_a[26]_clock_enable_0);
YE1_q_a[26]_clock_0 = GLOBAL(A1L28);
YE1_q_a[26]_clock_enable_0 = !DC1_r_early_rst;
YE1_q_a[26]_PORT_A_data_out = MEMORY(YE1_q_a[26]_PORT_A_data_in_reg, , YE1_q_a[26]_PORT_A_address_reg, , YE1_q_a[26]_PORT_A_write_enable_reg, YE1_q_a[26]_PORT_A_read_enable_reg, , , YE1_q_a[26]_PORT_A_byte_mask_reg, , YE1_q_a[26]_clock_0, , YE1_q_a[26]_clock_enable_0, , , , , );
YE1_q_a[26] = YE1_q_a[26]_PORT_A_data_out[0];


--YC1_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2] at FF_X29_Y6_N28
--register power-up is low

YC1_av_readdata_pre[2] = DFFEAS(YC1L7, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , NC2_q_b[2],  ,  , YB1_read_0);


--WD1_readdata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[4] at FF_X18_Y7_N25
--register power-up is low

WD1_readdata[4] = DFFEAS(WD1L24, GLOBAL(A1L28),  ,  ,  , XE1_q_a[4],  ,  , !WD1_address[8]);


--WD1_readdata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[2] at FF_X22_Y6_N40
--register power-up is low

WD1_readdata[2] = DFFEAS(WD1L81, GLOBAL(A1L28),  ,  ,  , XE1_q_a[2],  ,  , !WD1_address[8]);


--WD1_readdata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[3] at FF_X22_Y6_N37
--register power-up is low

WD1_readdata[3] = DFFEAS(WD1L82, GLOBAL(A1L28),  ,  ,  , XE1_q_a[3],  ,  , !WD1_address[8]);


--YC1_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3] at FF_X29_Y6_N35
--register power-up is low

YC1_av_readdata_pre[3] = DFFEAS(YC1L9, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , NC2_q_b[3],  ,  , YB1_read_0);


--YC1_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4] at FF_X29_Y6_N49
--register power-up is low

YC1_av_readdata_pre[4] = DFFEAS(YC1L11, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , NC2_q_b[4],  ,  , YB1_read_0);


--YC1_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5] at FF_X29_Y6_N53
--register power-up is low

YC1_av_readdata_pre[5] = DFFEAS(YC1L13, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , NC2_q_b[5],  ,  , YB1_read_0);


--YC1_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6] at FF_X29_Y6_N56
--register power-up is low

YC1_av_readdata_pre[6] = DFFEAS(YC1L15, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , NC2_q_b[6],  ,  , YB1_read_0);


--YC1_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7] at FF_X29_Y6_N59
--register power-up is low

YC1_av_readdata_pre[7] = DFFEAS(YC1L17, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , NC2_q_b[7],  ,  , YB1_read_0);


--YC1_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16] at FF_X24_Y4_N31
--register power-up is low

YC1_av_readdata_pre[16] = DFFEAS(YB1L30, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , QC2_counter_reg_bit[0],  ,  , YB1_read_0);


--YC1_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1] at FF_X29_Y5_N22
--register power-up is low

YC1_av_readdata_pre[1] = DFFEAS(YC1L5, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , NC2_q_b[1],  ,  , YB1_read_0);


--YC1_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17] at FF_X24_Y4_N34
--register power-up is low

YC1_av_readdata_pre[17] = DFFEAS(YB1L34, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , QC2L28Q,  ,  , YB1_read_0);


--TD1L134 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~73 at LABCELL_X35_Y8_N54
TD1L134_adder_eqn = ( TD1_E_src1[17] ) + ( !TD1_E_alu_sub $ (!TD1_E_src2[17]) ) + ( TD1L111 );
TD1L134 = SUM(TD1L134_adder_eqn);

--TD1L135 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~74 at LABCELL_X35_Y8_N54
TD1L135_adder_eqn = ( TD1_E_src1[17] ) + ( !TD1_E_alu_sub $ (!TD1_E_src2[17]) ) + ( TD1L111 );
TD1L135 = CARRY(TD1L135_adder_eqn);


--YC1_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18] at FF_X24_Y4_N37
--register power-up is low

YC1_av_readdata_pre[18] = DFFEAS(YB1L38, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , QC2L30Q,  ,  , YB1_read_0);


--TD1L138 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~77 at LABCELL_X35_Y8_N57
TD1L138_adder_eqn = ( TD1_E_src1[18] ) + ( !TD1_E_alu_sub $ (!TD1_E_src2[18]) ) + ( TD1L135 );
TD1L138 = SUM(TD1L138_adder_eqn);

--TD1L139 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~78 at LABCELL_X35_Y8_N57
TD1L139_adder_eqn = ( TD1_E_src1[18] ) + ( !TD1_E_alu_sub $ (!TD1_E_src2[18]) ) + ( TD1L135 );
TD1L139 = CARRY(TD1L139_adder_eqn);


--YC1_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19] at FF_X24_Y4_N40
--register power-up is low

YC1_av_readdata_pre[19] = DFFEAS(YB1L42, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , QC2_counter_reg_bit[3],  ,  , YB1_read_0);


--TD1_E_shift_rot_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[19] at FF_X39_Y8_N35
--register power-up is low

TD1_E_shift_rot_result[19] = DFFEAS(TD1L479, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1L516Q,  ,  , TD1_E_new_inst);


--TD1L142 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~81 at LABCELL_X35_Y7_N0
TD1L142_adder_eqn = ( TD1L516Q ) + ( !TD1_E_alu_sub $ (!TD1_E_src2[19]) ) + ( TD1L139 );
TD1L142 = SUM(TD1L142_adder_eqn);

--TD1L143 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~82 at LABCELL_X35_Y7_N0
TD1L143_adder_eqn = ( TD1L516Q ) + ( !TD1_E_alu_sub $ (!TD1_E_src2[19]) ) + ( TD1L139 );
TD1L143 = CARRY(TD1L143_adder_eqn);


--YC1_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20] at FF_X24_Y4_N43
--register power-up is low

YC1_av_readdata_pre[20] = DFFEAS(YB1L46, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , QC2_counter_reg_bit[4],  ,  , YB1_read_0);


--TD1_E_shift_rot_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20] at FF_X39_Y8_N20
--register power-up is low

TD1_E_shift_rot_result[20] = DFFEAS(TD1L480, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1_E_src1[20],  ,  , TD1_E_new_inst);


--TD1L146 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~85 at LABCELL_X35_Y7_N3
TD1L146_adder_eqn = ( TD1_E_src1[20] ) + ( !TD1_E_alu_sub $ (!TD1_E_src2[20]) ) + ( TD1L143 );
TD1L146 = SUM(TD1L146_adder_eqn);

--TD1L147 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~86 at LABCELL_X35_Y7_N3
TD1L147_adder_eqn = ( TD1_E_src1[20] ) + ( !TD1_E_alu_sub $ (!TD1_E_src2[20]) ) + ( TD1L143 );
TD1L147 = CARRY(TD1L147_adder_eqn);


--YC1_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21] at FF_X24_Y4_N46
--register power-up is low

YC1_av_readdata_pre[21] = DFFEAS(YB1L50, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , QC2_counter_reg_bit[5],  ,  , YB1_read_0);


--TD1_E_shift_rot_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[21] at FF_X39_Y8_N13
--register power-up is low

TD1_E_shift_rot_result[21] = DFFEAS(TD1L481, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1_E_src1[21],  ,  , TD1_E_new_inst);


--TD1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~89 at LABCELL_X35_Y7_N6
TD1L150_adder_eqn = ( !TD1_E_alu_sub $ (!TD1_E_src2[21]) ) + ( TD1_E_src1[21] ) + ( TD1L147 );
TD1L150 = SUM(TD1L150_adder_eqn);

--TD1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~90 at LABCELL_X35_Y7_N6
TD1L151_adder_eqn = ( !TD1_E_alu_sub $ (!TD1_E_src2[21]) ) + ( TD1_E_src1[21] ) + ( TD1L147 );
TD1L151 = CARRY(TD1L151_adder_eqn);


--YC1_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22] at FF_X24_Y4_N49
--register power-up is low

YC1_av_readdata_pre[22] = DFFEAS(YB1L54, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , MC2_b_full,  ,  , YB1_read_0);


--TD1_E_shift_rot_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22] at FF_X39_Y8_N50
--register power-up is low

TD1_E_shift_rot_result[22] = DFFEAS(TD1L482, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1_E_src1[22],  ,  , TD1_E_new_inst);


--TD1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~93 at LABCELL_X35_Y7_N9
TD1L154_adder_eqn = ( !TD1_E_alu_sub $ (!TD1_E_src2[22]) ) + ( TD1_E_src1[22] ) + ( TD1L151 );
TD1L154 = SUM(TD1L154_adder_eqn);

--TD1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~94 at LABCELL_X35_Y7_N9
TD1L155_adder_eqn = ( !TD1_E_alu_sub $ (!TD1_E_src2[22]) ) + ( TD1_E_src1[22] ) + ( TD1L151 );
TD1L155 = CARRY(TD1L155_adder_eqn);


--TD1_E_shift_rot_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23] at FF_X39_Y8_N53
--register power-up is low

TD1_E_shift_rot_result[23] = DFFEAS(TD1L483, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1L521Q,  ,  , TD1_E_new_inst);


--TD1L158 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~97 at LABCELL_X35_Y7_N12
TD1L158_adder_eqn = ( !TD1_E_alu_sub $ (!TD1_E_src2[23]) ) + ( TD1L521Q ) + ( TD1L155 );
TD1L158 = SUM(TD1L158_adder_eqn);

--TD1L159 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~98 at LABCELL_X35_Y7_N12
TD1L159_adder_eqn = ( !TD1_E_alu_sub $ (!TD1_E_src2[23]) ) + ( TD1L521Q ) + ( TD1L155 );
TD1L159 = CARRY(TD1L159_adder_eqn);


--TD1_E_shift_rot_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24] at FF_X39_Y8_N8
--register power-up is low

TD1_E_shift_rot_result[24] = DFFEAS(TD1L484, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1_E_src1[24],  ,  , TD1_E_new_inst);


--TD1L162 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~101 at LABCELL_X35_Y7_N15
TD1L162_adder_eqn = ( TD1_E_src1[24] ) + ( !TD1_E_alu_sub $ (!TD1_E_src2[24]) ) + ( TD1L159 );
TD1L162 = SUM(TD1L162_adder_eqn);

--TD1L163 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~102 at LABCELL_X35_Y7_N15
TD1L163_adder_eqn = ( TD1_E_src1[24] ) + ( !TD1_E_alu_sub $ (!TD1_E_src2[24]) ) + ( TD1L159 );
TD1L163 = CARRY(TD1L163_adder_eqn);


--TD1_E_shift_rot_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25] at FF_X39_Y8_N10
--register power-up is low

TD1_E_shift_rot_result[25] = DFFEAS(TD1L485, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1_E_src1[25],  ,  , TD1_E_new_inst);


--TD1L166 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~105 at LABCELL_X35_Y7_N18
TD1L166_adder_eqn = ( TD1_E_src1[25] ) + ( !TD1_E_alu_sub $ (!TD1_E_src2[25]) ) + ( TD1L163 );
TD1L166 = SUM(TD1L166_adder_eqn);

--TD1L167 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~106 at LABCELL_X35_Y7_N18
TD1L167_adder_eqn = ( TD1_E_src1[25] ) + ( !TD1_E_alu_sub $ (!TD1_E_src2[25]) ) + ( TD1L163 );
TD1L167 = CARRY(TD1L167_adder_eqn);


--TD1_E_shift_rot_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26] at FF_X39_Y8_N26
--register power-up is low

TD1_E_shift_rot_result[26] = DFFEAS(TD1L486, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1_E_src1[26],  ,  , TD1_E_new_inst);


--TD1L170 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~109 at LABCELL_X35_Y7_N21
TD1L170_adder_eqn = ( !TD1_E_alu_sub $ (!TD1_E_src2[26]) ) + ( TD1_E_src1[26] ) + ( TD1L167 );
TD1L170 = SUM(TD1L170_adder_eqn);

--TD1L171 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~110 at LABCELL_X35_Y7_N21
TD1L171_adder_eqn = ( !TD1_E_alu_sub $ (!TD1_E_src2[26]) ) + ( TD1_E_src1[26] ) + ( TD1L167 );
TD1L171 = CARRY(TD1L171_adder_eqn);


--YE1_q_a[27] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[27] at M10K_X26_Y8_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YE1_q_a[27]_PORT_A_data_in = VC2L52;
YE1_q_a[27]_PORT_A_data_in_reg = DFFE(YE1_q_a[27]_PORT_A_data_in, YE1_q_a[27]_clock_0, , , YE1_q_a[27]_clock_enable_0);
YE1_q_a[27]_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
YE1_q_a[27]_PORT_A_address_reg = DFFE(YE1_q_a[27]_PORT_A_address, YE1_q_a[27]_clock_0, , , YE1_q_a[27]_clock_enable_0);
YE1_q_a[27]_PORT_A_write_enable = !CC1L3;
YE1_q_a[27]_PORT_A_write_enable_reg = DFFE(YE1_q_a[27]_PORT_A_write_enable, YE1_q_a[27]_clock_0, , , YE1_q_a[27]_clock_enable_0);
YE1_q_a[27]_PORT_A_read_enable = CC1L3;
YE1_q_a[27]_PORT_A_read_enable_reg = DFFE(YE1_q_a[27]_PORT_A_read_enable, YE1_q_a[27]_clock_0, , , YE1_q_a[27]_clock_enable_0);
YE1_q_a[27]_PORT_A_byte_mask = VC2_src_data[35];
YE1_q_a[27]_PORT_A_byte_mask_reg = DFFE(YE1_q_a[27]_PORT_A_byte_mask, YE1_q_a[27]_clock_0, , , YE1_q_a[27]_clock_enable_0);
YE1_q_a[27]_clock_0 = GLOBAL(A1L28);
YE1_q_a[27]_clock_enable_0 = !DC1_r_early_rst;
YE1_q_a[27]_PORT_A_data_out = MEMORY(YE1_q_a[27]_PORT_A_data_in_reg, , YE1_q_a[27]_PORT_A_address_reg, , YE1_q_a[27]_PORT_A_write_enable_reg, YE1_q_a[27]_PORT_A_read_enable_reg, , , YE1_q_a[27]_PORT_A_byte_mask_reg, , YE1_q_a[27]_clock_0, , YE1_q_a[27]_clock_enable_0, , , , , );
YE1_q_a[27] = YE1_q_a[27]_PORT_A_data_out[0];


--TD1_E_shift_rot_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27] at FF_X39_Y8_N29
--register power-up is low

TD1_E_shift_rot_result[27] = DFFEAS(TD1L487, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1_E_src1[27],  ,  , TD1_E_new_inst);


--TD1L174 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~113 at LABCELL_X35_Y7_N24
TD1L174_adder_eqn = ( TD1_E_src1[27] ) + ( !TD1_E_alu_sub $ (!TD1L575Q) ) + ( TD1L171 );
TD1L174 = SUM(TD1L174_adder_eqn);

--TD1L175 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~114 at LABCELL_X35_Y7_N24
TD1L175_adder_eqn = ( TD1_E_src1[27] ) + ( !TD1_E_alu_sub $ (!TD1L575Q) ) + ( TD1L171 );
TD1L175 = CARRY(TD1L175_adder_eqn);


--YE1_q_a[28] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[28] at M10K_X41_Y5_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YE1_q_a[28]_PORT_A_data_in = VC2L53;
YE1_q_a[28]_PORT_A_data_in_reg = DFFE(YE1_q_a[28]_PORT_A_data_in, YE1_q_a[28]_clock_0, , , YE1_q_a[28]_clock_enable_0);
YE1_q_a[28]_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
YE1_q_a[28]_PORT_A_address_reg = DFFE(YE1_q_a[28]_PORT_A_address, YE1_q_a[28]_clock_0, , , YE1_q_a[28]_clock_enable_0);
YE1_q_a[28]_PORT_A_write_enable = !CC1L3;
YE1_q_a[28]_PORT_A_write_enable_reg = DFFE(YE1_q_a[28]_PORT_A_write_enable, YE1_q_a[28]_clock_0, , , YE1_q_a[28]_clock_enable_0);
YE1_q_a[28]_PORT_A_read_enable = CC1L3;
YE1_q_a[28]_PORT_A_read_enable_reg = DFFE(YE1_q_a[28]_PORT_A_read_enable, YE1_q_a[28]_clock_0, , , YE1_q_a[28]_clock_enable_0);
YE1_q_a[28]_PORT_A_byte_mask = VC2_src_data[35];
YE1_q_a[28]_PORT_A_byte_mask_reg = DFFE(YE1_q_a[28]_PORT_A_byte_mask, YE1_q_a[28]_clock_0, , , YE1_q_a[28]_clock_enable_0);
YE1_q_a[28]_clock_0 = GLOBAL(A1L28);
YE1_q_a[28]_clock_enable_0 = !DC1_r_early_rst;
YE1_q_a[28]_PORT_A_data_out = MEMORY(YE1_q_a[28]_PORT_A_data_in_reg, , YE1_q_a[28]_PORT_A_address_reg, , YE1_q_a[28]_PORT_A_write_enable_reg, YE1_q_a[28]_PORT_A_read_enable_reg, , , YE1_q_a[28]_PORT_A_byte_mask_reg, , YE1_q_a[28]_clock_0, , YE1_q_a[28]_clock_enable_0, , , , , );
YE1_q_a[28] = YE1_q_a[28]_PORT_A_data_out[0];


--TD1_E_shift_rot_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28] at FF_X39_Y8_N44
--register power-up is low

TD1_E_shift_rot_result[28] = DFFEAS(TD1L488, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1_E_src1[28],  ,  , TD1_E_new_inst);


--TD1L178 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~117 at LABCELL_X35_Y7_N27
TD1L178_adder_eqn = ( TD1_E_src1[28] ) + ( !TD1_E_alu_sub $ (!TD1_E_src2[28]) ) + ( TD1L175 );
TD1L178 = SUM(TD1L178_adder_eqn);

--TD1L179 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~118 at LABCELL_X35_Y7_N27
TD1L179_adder_eqn = ( TD1_E_src1[28] ) + ( !TD1_E_alu_sub $ (!TD1_E_src2[28]) ) + ( TD1L175 );
TD1L179 = CARRY(TD1L179_adder_eqn);


--YE1_q_a[29] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[29] at M10K_X38_Y4_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YE1_q_a[29]_PORT_A_data_in = VC2L54;
YE1_q_a[29]_PORT_A_data_in_reg = DFFE(YE1_q_a[29]_PORT_A_data_in, YE1_q_a[29]_clock_0, , , YE1_q_a[29]_clock_enable_0);
YE1_q_a[29]_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
YE1_q_a[29]_PORT_A_address_reg = DFFE(YE1_q_a[29]_PORT_A_address, YE1_q_a[29]_clock_0, , , YE1_q_a[29]_clock_enable_0);
YE1_q_a[29]_PORT_A_write_enable = !CC1L3;
YE1_q_a[29]_PORT_A_write_enable_reg = DFFE(YE1_q_a[29]_PORT_A_write_enable, YE1_q_a[29]_clock_0, , , YE1_q_a[29]_clock_enable_0);
YE1_q_a[29]_PORT_A_read_enable = CC1L3;
YE1_q_a[29]_PORT_A_read_enable_reg = DFFE(YE1_q_a[29]_PORT_A_read_enable, YE1_q_a[29]_clock_0, , , YE1_q_a[29]_clock_enable_0);
YE1_q_a[29]_PORT_A_byte_mask = VC2_src_data[35];
YE1_q_a[29]_PORT_A_byte_mask_reg = DFFE(YE1_q_a[29]_PORT_A_byte_mask, YE1_q_a[29]_clock_0, , , YE1_q_a[29]_clock_enable_0);
YE1_q_a[29]_clock_0 = GLOBAL(A1L28);
YE1_q_a[29]_clock_enable_0 = !DC1_r_early_rst;
YE1_q_a[29]_PORT_A_data_out = MEMORY(YE1_q_a[29]_PORT_A_data_in_reg, , YE1_q_a[29]_PORT_A_address_reg, , YE1_q_a[29]_PORT_A_write_enable_reg, YE1_q_a[29]_PORT_A_read_enable_reg, , , YE1_q_a[29]_PORT_A_byte_mask_reg, , YE1_q_a[29]_clock_0, , YE1_q_a[29]_clock_enable_0, , , , , );
YE1_q_a[29] = YE1_q_a[29]_PORT_A_data_out[0];


--TD1_E_shift_rot_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29] at FF_X31_Y8_N55
--register power-up is low

TD1_E_shift_rot_result[29] = DFFEAS(TD1L489, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1_E_src1[29],  ,  , TD1_E_new_inst);


--TD1L182 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~121 at LABCELL_X35_Y7_N30
TD1L182_adder_eqn = ( !TD1_E_alu_sub $ (!TD1_E_src2[29]) ) + ( TD1_E_src1[29] ) + ( TD1L179 );
TD1L182 = SUM(TD1L182_adder_eqn);

--TD1L183 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~122 at LABCELL_X35_Y7_N30
TD1L183_adder_eqn = ( !TD1_E_alu_sub $ (!TD1_E_src2[29]) ) + ( TD1_E_src1[29] ) + ( TD1L179 );
TD1L183 = CARRY(TD1L183_adder_eqn);


--YE1_q_a[30] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[30] at M10K_X38_Y5_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YE1_q_a[30]_PORT_A_data_in = VC2L55;
YE1_q_a[30]_PORT_A_data_in_reg = DFFE(YE1_q_a[30]_PORT_A_data_in, YE1_q_a[30]_clock_0, , , YE1_q_a[30]_clock_enable_0);
YE1_q_a[30]_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
YE1_q_a[30]_PORT_A_address_reg = DFFE(YE1_q_a[30]_PORT_A_address, YE1_q_a[30]_clock_0, , , YE1_q_a[30]_clock_enable_0);
YE1_q_a[30]_PORT_A_write_enable = !CC1L3;
YE1_q_a[30]_PORT_A_write_enable_reg = DFFE(YE1_q_a[30]_PORT_A_write_enable, YE1_q_a[30]_clock_0, , , YE1_q_a[30]_clock_enable_0);
YE1_q_a[30]_PORT_A_read_enable = CC1L3;
YE1_q_a[30]_PORT_A_read_enable_reg = DFFE(YE1_q_a[30]_PORT_A_read_enable, YE1_q_a[30]_clock_0, , , YE1_q_a[30]_clock_enable_0);
YE1_q_a[30]_PORT_A_byte_mask = VC2_src_data[35];
YE1_q_a[30]_PORT_A_byte_mask_reg = DFFE(YE1_q_a[30]_PORT_A_byte_mask, YE1_q_a[30]_clock_0, , , YE1_q_a[30]_clock_enable_0);
YE1_q_a[30]_clock_0 = GLOBAL(A1L28);
YE1_q_a[30]_clock_enable_0 = !DC1_r_early_rst;
YE1_q_a[30]_PORT_A_data_out = MEMORY(YE1_q_a[30]_PORT_A_data_in_reg, , YE1_q_a[30]_PORT_A_address_reg, , YE1_q_a[30]_PORT_A_write_enable_reg, YE1_q_a[30]_PORT_A_read_enable_reg, , , YE1_q_a[30]_PORT_A_byte_mask_reg, , YE1_q_a[30]_clock_0, , YE1_q_a[30]_clock_enable_0, , , , , );
YE1_q_a[30] = YE1_q_a[30]_PORT_A_data_out[0];


--TD1_E_shift_rot_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30] at FF_X31_Y8_N17
--register power-up is low

TD1_E_shift_rot_result[30] = DFFEAS(TD1L490, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1_E_src1[30],  ,  , TD1_E_new_inst);


--TD1L186 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~125 at LABCELL_X35_Y7_N33
TD1L186_adder_eqn = ( !TD1_E_alu_sub $ (!TD1_E_src2[30]) ) + ( TD1_E_src1[30] ) + ( TD1L183 );
TD1L186 = SUM(TD1L186_adder_eqn);

--TD1L187 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~126 at LABCELL_X35_Y7_N33
TD1L187_adder_eqn = ( !TD1_E_alu_sub $ (!TD1_E_src2[30]) ) + ( TD1_E_src1[30] ) + ( TD1L183 );
TD1L187 = CARRY(TD1L187_adder_eqn);


--YE1_q_a[31] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[31] at M10K_X26_Y1_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YE1_q_a[31]_PORT_A_data_in = VC2L56;
YE1_q_a[31]_PORT_A_data_in_reg = DFFE(YE1_q_a[31]_PORT_A_data_in, YE1_q_a[31]_clock_0, , , YE1_q_a[31]_clock_enable_0);
YE1_q_a[31]_PORT_A_address = BUS(VC2_src_data[38], VC2_src_data[39], VC2_src_data[40], VC2_src_data[41], VC2_src_data[42], VC2_src_data[43], VC2_src_data[44], VC2_src_data[45], VC2_src_data[46], VC2_src_data[47], VC2_src_data[48], VC2_src_data[49], VC2_src_data[50]);
YE1_q_a[31]_PORT_A_address_reg = DFFE(YE1_q_a[31]_PORT_A_address, YE1_q_a[31]_clock_0, , , YE1_q_a[31]_clock_enable_0);
YE1_q_a[31]_PORT_A_write_enable = !CC1L3;
YE1_q_a[31]_PORT_A_write_enable_reg = DFFE(YE1_q_a[31]_PORT_A_write_enable, YE1_q_a[31]_clock_0, , , YE1_q_a[31]_clock_enable_0);
YE1_q_a[31]_PORT_A_read_enable = CC1L3;
YE1_q_a[31]_PORT_A_read_enable_reg = DFFE(YE1_q_a[31]_PORT_A_read_enable, YE1_q_a[31]_clock_0, , , YE1_q_a[31]_clock_enable_0);
YE1_q_a[31]_PORT_A_byte_mask = VC2_src_data[35];
YE1_q_a[31]_PORT_A_byte_mask_reg = DFFE(YE1_q_a[31]_PORT_A_byte_mask, YE1_q_a[31]_clock_0, , , YE1_q_a[31]_clock_enable_0);
YE1_q_a[31]_clock_0 = GLOBAL(A1L28);
YE1_q_a[31]_clock_enable_0 = !DC1_r_early_rst;
YE1_q_a[31]_PORT_A_data_out = MEMORY(YE1_q_a[31]_PORT_A_data_in_reg, , YE1_q_a[31]_PORT_A_address_reg, , YE1_q_a[31]_PORT_A_write_enable_reg, YE1_q_a[31]_PORT_A_read_enable_reg, , , YE1_q_a[31]_PORT_A_byte_mask_reg, , YE1_q_a[31]_clock_0, , YE1_q_a[31]_clock_enable_0, , , , , );
YE1_q_a[31] = YE1_q_a[31]_PORT_A_data_out[0];


--TD1_E_shift_rot_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31] at FF_X31_Y8_N43
--register power-up is low

TD1_E_shift_rot_result[31] = DFFEAS(TD1L491, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1_E_src1[31],  ,  , TD1_E_new_inst);


--TD1L190 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~129 at LABCELL_X35_Y7_N36
TD1L190_adder_eqn = ( !TD1_E_invert_arith_src_msb $ (!TD1_E_src1[31]) ) + ( !TD1_E_alu_sub $ (!TD1_E_invert_arith_src_msb $ (TD1_E_src2[31])) ) + ( TD1L187 );
TD1L190 = SUM(TD1L190_adder_eqn);

--TD1L191 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~130 at LABCELL_X35_Y7_N36
TD1L191_adder_eqn = ( !TD1_E_invert_arith_src_msb $ (!TD1_E_src1[31]) ) + ( !TD1_E_alu_sub $ (!TD1_E_invert_arith_src_msb $ (TD1_E_src2[31])) ) + ( TD1L187 );
TD1L191 = CARRY(TD1L191_adder_eqn);


--FC1_count[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0] at FF_X15_Y4_N43
--register power-up is low

FC1_count[0] = AMPP_FUNCTION(A1L9, FC1L18, !P1_clr_reg, !R1_state[4], FC1L66);


--FC1_td_shift[10] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10] at FF_X15_Y4_N53
--register power-up is low

FC1_td_shift[10] = AMPP_FUNCTION(A1L9, A1L10, !P1_clr_reg, !R1_state[4], GND, FC1L66);


--FC1_count[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8] at FF_X16_Y4_N13
--register power-up is low

FC1_count[8] = AMPP_FUNCTION(A1L9, FC1_count[7], !P1_clr_reg, !R1_state[4], GND, FC1L66);


--PE1_sr[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[3] at FF_X12_Y5_N32
--register power-up is low

PE1_sr[3] = DFFEAS(PE1L60, GLOBAL(A1L9),  ,  , PE1L26,  ,  , PE1L25,  );


--BE1_break_readreg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1] at FF_X11_Y5_N23
--register power-up is low

BE1_break_readreg[1] = DFFEAS( , GLOBAL(A1L28),  ,  , BE1L41, NE1_jdo[1],  , BE1L42, VCC);


--LE1_MonDReg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1] at FF_X12_Y6_N25
--register power-up is low

LE1_MonDReg[1] = DFFEAS(LE1L54, GLOBAL(A1L28),  ,  , LE1L52, XE1_q_a[1],  , LE1L108, !NE1_take_action_ocimem_b);


--XE1_q_a[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[0] at M10K_X14_Y6_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 20
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XE1_q_a[0]_PORT_A_data_in = BUS(LE1L162, LE1L163, LE1L164, LE1L165, LE1L166, LE1L167, LE1L168, LE1L169, , , LE1L170, LE1L171, LE1L172, LE1L173, LE1L174, LE1L175, LE1L176, LE1L177, , );
XE1_q_a[0]_PORT_A_data_in_reg = DFFE(XE1_q_a[0]_PORT_A_data_in, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_address = BUS(LE1L149, LE1L150, LE1L151, LE1L152, LE1L153, LE1L154, LE1L155, LE1L156);
XE1_q_a[0]_PORT_A_address_reg = DFFE(XE1_q_a[0]_PORT_A_address, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_write_enable = LE1L195;
XE1_q_a[0]_PORT_A_write_enable_reg = DFFE(XE1_q_a[0]_PORT_A_write_enable, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_read_enable = !LE1L195;
XE1_q_a[0]_PORT_A_read_enable_reg = DFFE(XE1_q_a[0]_PORT_A_read_enable, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_byte_mask = BUS(LE1L157, LE1L158);
XE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[0]_PORT_A_byte_mask, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_clock_0 = GLOBAL(A1L28);
XE1_q_a[0]_clock_enable_0 = LE1_ociram_reset_req;
XE1_q_a[0]_PORT_A_data_out = MEMORY(XE1_q_a[0]_PORT_A_data_in_reg, , XE1_q_a[0]_PORT_A_address_reg, , XE1_q_a[0]_PORT_A_write_enable_reg, XE1_q_a[0]_PORT_A_read_enable_reg, , , XE1_q_a[0]_PORT_A_byte_mask_reg, , XE1_q_a[0]_clock_0, , XE1_q_a[0]_clock_enable_0, , , , , );
XE1_q_a[0] = XE1_q_a[0]_PORT_A_data_out[0];

--XE1_q_a[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[15] at M10K_X14_Y6_N0
XE1_q_a[0]_PORT_A_data_in = BUS(LE1L162, LE1L163, LE1L164, LE1L165, LE1L166, LE1L167, LE1L168, LE1L169, , , LE1L170, LE1L171, LE1L172, LE1L173, LE1L174, LE1L175, LE1L176, LE1L177, , );
XE1_q_a[0]_PORT_A_data_in_reg = DFFE(XE1_q_a[0]_PORT_A_data_in, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_address = BUS(LE1L149, LE1L150, LE1L151, LE1L152, LE1L153, LE1L154, LE1L155, LE1L156);
XE1_q_a[0]_PORT_A_address_reg = DFFE(XE1_q_a[0]_PORT_A_address, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_write_enable = LE1L195;
XE1_q_a[0]_PORT_A_write_enable_reg = DFFE(XE1_q_a[0]_PORT_A_write_enable, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_read_enable = !LE1L195;
XE1_q_a[0]_PORT_A_read_enable_reg = DFFE(XE1_q_a[0]_PORT_A_read_enable, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_byte_mask = BUS(LE1L157, LE1L158);
XE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[0]_PORT_A_byte_mask, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_clock_0 = GLOBAL(A1L28);
XE1_q_a[0]_clock_enable_0 = LE1_ociram_reset_req;
XE1_q_a[0]_PORT_A_data_out = MEMORY(XE1_q_a[0]_PORT_A_data_in_reg, , XE1_q_a[0]_PORT_A_address_reg, , XE1_q_a[0]_PORT_A_write_enable_reg, XE1_q_a[0]_PORT_A_read_enable_reg, , , XE1_q_a[0]_PORT_A_byte_mask_reg, , XE1_q_a[0]_clock_0, , XE1_q_a[0]_clock_enable_0, , , , , );
XE1_q_a[15] = XE1_q_a[0]_PORT_A_data_out[17];

--XE1_q_a[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[14] at M10K_X14_Y6_N0
XE1_q_a[0]_PORT_A_data_in = BUS(LE1L162, LE1L163, LE1L164, LE1L165, LE1L166, LE1L167, LE1L168, LE1L169, , , LE1L170, LE1L171, LE1L172, LE1L173, LE1L174, LE1L175, LE1L176, LE1L177, , );
XE1_q_a[0]_PORT_A_data_in_reg = DFFE(XE1_q_a[0]_PORT_A_data_in, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_address = BUS(LE1L149, LE1L150, LE1L151, LE1L152, LE1L153, LE1L154, LE1L155, LE1L156);
XE1_q_a[0]_PORT_A_address_reg = DFFE(XE1_q_a[0]_PORT_A_address, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_write_enable = LE1L195;
XE1_q_a[0]_PORT_A_write_enable_reg = DFFE(XE1_q_a[0]_PORT_A_write_enable, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_read_enable = !LE1L195;
XE1_q_a[0]_PORT_A_read_enable_reg = DFFE(XE1_q_a[0]_PORT_A_read_enable, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_byte_mask = BUS(LE1L157, LE1L158);
XE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[0]_PORT_A_byte_mask, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_clock_0 = GLOBAL(A1L28);
XE1_q_a[0]_clock_enable_0 = LE1_ociram_reset_req;
XE1_q_a[0]_PORT_A_data_out = MEMORY(XE1_q_a[0]_PORT_A_data_in_reg, , XE1_q_a[0]_PORT_A_address_reg, , XE1_q_a[0]_PORT_A_write_enable_reg, XE1_q_a[0]_PORT_A_read_enable_reg, , , XE1_q_a[0]_PORT_A_byte_mask_reg, , XE1_q_a[0]_clock_0, , XE1_q_a[0]_clock_enable_0, , , , , );
XE1_q_a[14] = XE1_q_a[0]_PORT_A_data_out[16];

--XE1_q_a[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[13] at M10K_X14_Y6_N0
XE1_q_a[0]_PORT_A_data_in = BUS(LE1L162, LE1L163, LE1L164, LE1L165, LE1L166, LE1L167, LE1L168, LE1L169, , , LE1L170, LE1L171, LE1L172, LE1L173, LE1L174, LE1L175, LE1L176, LE1L177, , );
XE1_q_a[0]_PORT_A_data_in_reg = DFFE(XE1_q_a[0]_PORT_A_data_in, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_address = BUS(LE1L149, LE1L150, LE1L151, LE1L152, LE1L153, LE1L154, LE1L155, LE1L156);
XE1_q_a[0]_PORT_A_address_reg = DFFE(XE1_q_a[0]_PORT_A_address, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_write_enable = LE1L195;
XE1_q_a[0]_PORT_A_write_enable_reg = DFFE(XE1_q_a[0]_PORT_A_write_enable, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_read_enable = !LE1L195;
XE1_q_a[0]_PORT_A_read_enable_reg = DFFE(XE1_q_a[0]_PORT_A_read_enable, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_byte_mask = BUS(LE1L157, LE1L158);
XE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[0]_PORT_A_byte_mask, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_clock_0 = GLOBAL(A1L28);
XE1_q_a[0]_clock_enable_0 = LE1_ociram_reset_req;
XE1_q_a[0]_PORT_A_data_out = MEMORY(XE1_q_a[0]_PORT_A_data_in_reg, , XE1_q_a[0]_PORT_A_address_reg, , XE1_q_a[0]_PORT_A_write_enable_reg, XE1_q_a[0]_PORT_A_read_enable_reg, , , XE1_q_a[0]_PORT_A_byte_mask_reg, , XE1_q_a[0]_clock_0, , XE1_q_a[0]_clock_enable_0, , , , , );
XE1_q_a[13] = XE1_q_a[0]_PORT_A_data_out[15];

--XE1_q_a[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[12] at M10K_X14_Y6_N0
XE1_q_a[0]_PORT_A_data_in = BUS(LE1L162, LE1L163, LE1L164, LE1L165, LE1L166, LE1L167, LE1L168, LE1L169, , , LE1L170, LE1L171, LE1L172, LE1L173, LE1L174, LE1L175, LE1L176, LE1L177, , );
XE1_q_a[0]_PORT_A_data_in_reg = DFFE(XE1_q_a[0]_PORT_A_data_in, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_address = BUS(LE1L149, LE1L150, LE1L151, LE1L152, LE1L153, LE1L154, LE1L155, LE1L156);
XE1_q_a[0]_PORT_A_address_reg = DFFE(XE1_q_a[0]_PORT_A_address, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_write_enable = LE1L195;
XE1_q_a[0]_PORT_A_write_enable_reg = DFFE(XE1_q_a[0]_PORT_A_write_enable, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_read_enable = !LE1L195;
XE1_q_a[0]_PORT_A_read_enable_reg = DFFE(XE1_q_a[0]_PORT_A_read_enable, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_byte_mask = BUS(LE1L157, LE1L158);
XE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[0]_PORT_A_byte_mask, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_clock_0 = GLOBAL(A1L28);
XE1_q_a[0]_clock_enable_0 = LE1_ociram_reset_req;
XE1_q_a[0]_PORT_A_data_out = MEMORY(XE1_q_a[0]_PORT_A_data_in_reg, , XE1_q_a[0]_PORT_A_address_reg, , XE1_q_a[0]_PORT_A_write_enable_reg, XE1_q_a[0]_PORT_A_read_enable_reg, , , XE1_q_a[0]_PORT_A_byte_mask_reg, , XE1_q_a[0]_clock_0, , XE1_q_a[0]_clock_enable_0, , , , , );
XE1_q_a[12] = XE1_q_a[0]_PORT_A_data_out[14];

--XE1_q_a[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[11] at M10K_X14_Y6_N0
XE1_q_a[0]_PORT_A_data_in = BUS(LE1L162, LE1L163, LE1L164, LE1L165, LE1L166, LE1L167, LE1L168, LE1L169, , , LE1L170, LE1L171, LE1L172, LE1L173, LE1L174, LE1L175, LE1L176, LE1L177, , );
XE1_q_a[0]_PORT_A_data_in_reg = DFFE(XE1_q_a[0]_PORT_A_data_in, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_address = BUS(LE1L149, LE1L150, LE1L151, LE1L152, LE1L153, LE1L154, LE1L155, LE1L156);
XE1_q_a[0]_PORT_A_address_reg = DFFE(XE1_q_a[0]_PORT_A_address, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_write_enable = LE1L195;
XE1_q_a[0]_PORT_A_write_enable_reg = DFFE(XE1_q_a[0]_PORT_A_write_enable, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_read_enable = !LE1L195;
XE1_q_a[0]_PORT_A_read_enable_reg = DFFE(XE1_q_a[0]_PORT_A_read_enable, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_byte_mask = BUS(LE1L157, LE1L158);
XE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[0]_PORT_A_byte_mask, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_clock_0 = GLOBAL(A1L28);
XE1_q_a[0]_clock_enable_0 = LE1_ociram_reset_req;
XE1_q_a[0]_PORT_A_data_out = MEMORY(XE1_q_a[0]_PORT_A_data_in_reg, , XE1_q_a[0]_PORT_A_address_reg, , XE1_q_a[0]_PORT_A_write_enable_reg, XE1_q_a[0]_PORT_A_read_enable_reg, , , XE1_q_a[0]_PORT_A_byte_mask_reg, , XE1_q_a[0]_clock_0, , XE1_q_a[0]_clock_enable_0, , , , , );
XE1_q_a[11] = XE1_q_a[0]_PORT_A_data_out[13];

--XE1_q_a[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[10] at M10K_X14_Y6_N0
XE1_q_a[0]_PORT_A_data_in = BUS(LE1L162, LE1L163, LE1L164, LE1L165, LE1L166, LE1L167, LE1L168, LE1L169, , , LE1L170, LE1L171, LE1L172, LE1L173, LE1L174, LE1L175, LE1L176, LE1L177, , );
XE1_q_a[0]_PORT_A_data_in_reg = DFFE(XE1_q_a[0]_PORT_A_data_in, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_address = BUS(LE1L149, LE1L150, LE1L151, LE1L152, LE1L153, LE1L154, LE1L155, LE1L156);
XE1_q_a[0]_PORT_A_address_reg = DFFE(XE1_q_a[0]_PORT_A_address, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_write_enable = LE1L195;
XE1_q_a[0]_PORT_A_write_enable_reg = DFFE(XE1_q_a[0]_PORT_A_write_enable, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_read_enable = !LE1L195;
XE1_q_a[0]_PORT_A_read_enable_reg = DFFE(XE1_q_a[0]_PORT_A_read_enable, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_byte_mask = BUS(LE1L157, LE1L158);
XE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[0]_PORT_A_byte_mask, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_clock_0 = GLOBAL(A1L28);
XE1_q_a[0]_clock_enable_0 = LE1_ociram_reset_req;
XE1_q_a[0]_PORT_A_data_out = MEMORY(XE1_q_a[0]_PORT_A_data_in_reg, , XE1_q_a[0]_PORT_A_address_reg, , XE1_q_a[0]_PORT_A_write_enable_reg, XE1_q_a[0]_PORT_A_read_enable_reg, , , XE1_q_a[0]_PORT_A_byte_mask_reg, , XE1_q_a[0]_clock_0, , XE1_q_a[0]_clock_enable_0, , , , , );
XE1_q_a[10] = XE1_q_a[0]_PORT_A_data_out[12];

--XE1_q_a[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[9] at M10K_X14_Y6_N0
XE1_q_a[0]_PORT_A_data_in = BUS(LE1L162, LE1L163, LE1L164, LE1L165, LE1L166, LE1L167, LE1L168, LE1L169, , , LE1L170, LE1L171, LE1L172, LE1L173, LE1L174, LE1L175, LE1L176, LE1L177, , );
XE1_q_a[0]_PORT_A_data_in_reg = DFFE(XE1_q_a[0]_PORT_A_data_in, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_address = BUS(LE1L149, LE1L150, LE1L151, LE1L152, LE1L153, LE1L154, LE1L155, LE1L156);
XE1_q_a[0]_PORT_A_address_reg = DFFE(XE1_q_a[0]_PORT_A_address, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_write_enable = LE1L195;
XE1_q_a[0]_PORT_A_write_enable_reg = DFFE(XE1_q_a[0]_PORT_A_write_enable, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_read_enable = !LE1L195;
XE1_q_a[0]_PORT_A_read_enable_reg = DFFE(XE1_q_a[0]_PORT_A_read_enable, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_byte_mask = BUS(LE1L157, LE1L158);
XE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[0]_PORT_A_byte_mask, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_clock_0 = GLOBAL(A1L28);
XE1_q_a[0]_clock_enable_0 = LE1_ociram_reset_req;
XE1_q_a[0]_PORT_A_data_out = MEMORY(XE1_q_a[0]_PORT_A_data_in_reg, , XE1_q_a[0]_PORT_A_address_reg, , XE1_q_a[0]_PORT_A_write_enable_reg, XE1_q_a[0]_PORT_A_read_enable_reg, , , XE1_q_a[0]_PORT_A_byte_mask_reg, , XE1_q_a[0]_clock_0, , XE1_q_a[0]_clock_enable_0, , , , , );
XE1_q_a[9] = XE1_q_a[0]_PORT_A_data_out[11];

--XE1_q_a[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[8] at M10K_X14_Y6_N0
XE1_q_a[0]_PORT_A_data_in = BUS(LE1L162, LE1L163, LE1L164, LE1L165, LE1L166, LE1L167, LE1L168, LE1L169, , , LE1L170, LE1L171, LE1L172, LE1L173, LE1L174, LE1L175, LE1L176, LE1L177, , );
XE1_q_a[0]_PORT_A_data_in_reg = DFFE(XE1_q_a[0]_PORT_A_data_in, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_address = BUS(LE1L149, LE1L150, LE1L151, LE1L152, LE1L153, LE1L154, LE1L155, LE1L156);
XE1_q_a[0]_PORT_A_address_reg = DFFE(XE1_q_a[0]_PORT_A_address, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_write_enable = LE1L195;
XE1_q_a[0]_PORT_A_write_enable_reg = DFFE(XE1_q_a[0]_PORT_A_write_enable, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_read_enable = !LE1L195;
XE1_q_a[0]_PORT_A_read_enable_reg = DFFE(XE1_q_a[0]_PORT_A_read_enable, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_byte_mask = BUS(LE1L157, LE1L158);
XE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[0]_PORT_A_byte_mask, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_clock_0 = GLOBAL(A1L28);
XE1_q_a[0]_clock_enable_0 = LE1_ociram_reset_req;
XE1_q_a[0]_PORT_A_data_out = MEMORY(XE1_q_a[0]_PORT_A_data_in_reg, , XE1_q_a[0]_PORT_A_address_reg, , XE1_q_a[0]_PORT_A_write_enable_reg, XE1_q_a[0]_PORT_A_read_enable_reg, , , XE1_q_a[0]_PORT_A_byte_mask_reg, , XE1_q_a[0]_clock_0, , XE1_q_a[0]_clock_enable_0, , , , , );
XE1_q_a[8] = XE1_q_a[0]_PORT_A_data_out[10];

--XE1_q_a[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[7] at M10K_X14_Y6_N0
XE1_q_a[0]_PORT_A_data_in = BUS(LE1L162, LE1L163, LE1L164, LE1L165, LE1L166, LE1L167, LE1L168, LE1L169, , , LE1L170, LE1L171, LE1L172, LE1L173, LE1L174, LE1L175, LE1L176, LE1L177, , );
XE1_q_a[0]_PORT_A_data_in_reg = DFFE(XE1_q_a[0]_PORT_A_data_in, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_address = BUS(LE1L149, LE1L150, LE1L151, LE1L152, LE1L153, LE1L154, LE1L155, LE1L156);
XE1_q_a[0]_PORT_A_address_reg = DFFE(XE1_q_a[0]_PORT_A_address, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_write_enable = LE1L195;
XE1_q_a[0]_PORT_A_write_enable_reg = DFFE(XE1_q_a[0]_PORT_A_write_enable, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_read_enable = !LE1L195;
XE1_q_a[0]_PORT_A_read_enable_reg = DFFE(XE1_q_a[0]_PORT_A_read_enable, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_byte_mask = BUS(LE1L157, LE1L158);
XE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[0]_PORT_A_byte_mask, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_clock_0 = GLOBAL(A1L28);
XE1_q_a[0]_clock_enable_0 = LE1_ociram_reset_req;
XE1_q_a[0]_PORT_A_data_out = MEMORY(XE1_q_a[0]_PORT_A_data_in_reg, , XE1_q_a[0]_PORT_A_address_reg, , XE1_q_a[0]_PORT_A_write_enable_reg, XE1_q_a[0]_PORT_A_read_enable_reg, , , XE1_q_a[0]_PORT_A_byte_mask_reg, , XE1_q_a[0]_clock_0, , XE1_q_a[0]_clock_enable_0, , , , , );
XE1_q_a[7] = XE1_q_a[0]_PORT_A_data_out[7];

--XE1_q_a[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[6] at M10K_X14_Y6_N0
XE1_q_a[0]_PORT_A_data_in = BUS(LE1L162, LE1L163, LE1L164, LE1L165, LE1L166, LE1L167, LE1L168, LE1L169, , , LE1L170, LE1L171, LE1L172, LE1L173, LE1L174, LE1L175, LE1L176, LE1L177, , );
XE1_q_a[0]_PORT_A_data_in_reg = DFFE(XE1_q_a[0]_PORT_A_data_in, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_address = BUS(LE1L149, LE1L150, LE1L151, LE1L152, LE1L153, LE1L154, LE1L155, LE1L156);
XE1_q_a[0]_PORT_A_address_reg = DFFE(XE1_q_a[0]_PORT_A_address, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_write_enable = LE1L195;
XE1_q_a[0]_PORT_A_write_enable_reg = DFFE(XE1_q_a[0]_PORT_A_write_enable, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_read_enable = !LE1L195;
XE1_q_a[0]_PORT_A_read_enable_reg = DFFE(XE1_q_a[0]_PORT_A_read_enable, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_byte_mask = BUS(LE1L157, LE1L158);
XE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[0]_PORT_A_byte_mask, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_clock_0 = GLOBAL(A1L28);
XE1_q_a[0]_clock_enable_0 = LE1_ociram_reset_req;
XE1_q_a[0]_PORT_A_data_out = MEMORY(XE1_q_a[0]_PORT_A_data_in_reg, , XE1_q_a[0]_PORT_A_address_reg, , XE1_q_a[0]_PORT_A_write_enable_reg, XE1_q_a[0]_PORT_A_read_enable_reg, , , XE1_q_a[0]_PORT_A_byte_mask_reg, , XE1_q_a[0]_clock_0, , XE1_q_a[0]_clock_enable_0, , , , , );
XE1_q_a[6] = XE1_q_a[0]_PORT_A_data_out[6];

--XE1_q_a[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[5] at M10K_X14_Y6_N0
XE1_q_a[0]_PORT_A_data_in = BUS(LE1L162, LE1L163, LE1L164, LE1L165, LE1L166, LE1L167, LE1L168, LE1L169, , , LE1L170, LE1L171, LE1L172, LE1L173, LE1L174, LE1L175, LE1L176, LE1L177, , );
XE1_q_a[0]_PORT_A_data_in_reg = DFFE(XE1_q_a[0]_PORT_A_data_in, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_address = BUS(LE1L149, LE1L150, LE1L151, LE1L152, LE1L153, LE1L154, LE1L155, LE1L156);
XE1_q_a[0]_PORT_A_address_reg = DFFE(XE1_q_a[0]_PORT_A_address, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_write_enable = LE1L195;
XE1_q_a[0]_PORT_A_write_enable_reg = DFFE(XE1_q_a[0]_PORT_A_write_enable, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_read_enable = !LE1L195;
XE1_q_a[0]_PORT_A_read_enable_reg = DFFE(XE1_q_a[0]_PORT_A_read_enable, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_byte_mask = BUS(LE1L157, LE1L158);
XE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[0]_PORT_A_byte_mask, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_clock_0 = GLOBAL(A1L28);
XE1_q_a[0]_clock_enable_0 = LE1_ociram_reset_req;
XE1_q_a[0]_PORT_A_data_out = MEMORY(XE1_q_a[0]_PORT_A_data_in_reg, , XE1_q_a[0]_PORT_A_address_reg, , XE1_q_a[0]_PORT_A_write_enable_reg, XE1_q_a[0]_PORT_A_read_enable_reg, , , XE1_q_a[0]_PORT_A_byte_mask_reg, , XE1_q_a[0]_clock_0, , XE1_q_a[0]_clock_enable_0, , , , , );
XE1_q_a[5] = XE1_q_a[0]_PORT_A_data_out[5];

--XE1_q_a[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[4] at M10K_X14_Y6_N0
XE1_q_a[0]_PORT_A_data_in = BUS(LE1L162, LE1L163, LE1L164, LE1L165, LE1L166, LE1L167, LE1L168, LE1L169, , , LE1L170, LE1L171, LE1L172, LE1L173, LE1L174, LE1L175, LE1L176, LE1L177, , );
XE1_q_a[0]_PORT_A_data_in_reg = DFFE(XE1_q_a[0]_PORT_A_data_in, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_address = BUS(LE1L149, LE1L150, LE1L151, LE1L152, LE1L153, LE1L154, LE1L155, LE1L156);
XE1_q_a[0]_PORT_A_address_reg = DFFE(XE1_q_a[0]_PORT_A_address, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_write_enable = LE1L195;
XE1_q_a[0]_PORT_A_write_enable_reg = DFFE(XE1_q_a[0]_PORT_A_write_enable, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_read_enable = !LE1L195;
XE1_q_a[0]_PORT_A_read_enable_reg = DFFE(XE1_q_a[0]_PORT_A_read_enable, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_byte_mask = BUS(LE1L157, LE1L158);
XE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[0]_PORT_A_byte_mask, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_clock_0 = GLOBAL(A1L28);
XE1_q_a[0]_clock_enable_0 = LE1_ociram_reset_req;
XE1_q_a[0]_PORT_A_data_out = MEMORY(XE1_q_a[0]_PORT_A_data_in_reg, , XE1_q_a[0]_PORT_A_address_reg, , XE1_q_a[0]_PORT_A_write_enable_reg, XE1_q_a[0]_PORT_A_read_enable_reg, , , XE1_q_a[0]_PORT_A_byte_mask_reg, , XE1_q_a[0]_clock_0, , XE1_q_a[0]_clock_enable_0, , , , , );
XE1_q_a[4] = XE1_q_a[0]_PORT_A_data_out[4];

--XE1_q_a[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[3] at M10K_X14_Y6_N0
XE1_q_a[0]_PORT_A_data_in = BUS(LE1L162, LE1L163, LE1L164, LE1L165, LE1L166, LE1L167, LE1L168, LE1L169, , , LE1L170, LE1L171, LE1L172, LE1L173, LE1L174, LE1L175, LE1L176, LE1L177, , );
XE1_q_a[0]_PORT_A_data_in_reg = DFFE(XE1_q_a[0]_PORT_A_data_in, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_address = BUS(LE1L149, LE1L150, LE1L151, LE1L152, LE1L153, LE1L154, LE1L155, LE1L156);
XE1_q_a[0]_PORT_A_address_reg = DFFE(XE1_q_a[0]_PORT_A_address, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_write_enable = LE1L195;
XE1_q_a[0]_PORT_A_write_enable_reg = DFFE(XE1_q_a[0]_PORT_A_write_enable, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_read_enable = !LE1L195;
XE1_q_a[0]_PORT_A_read_enable_reg = DFFE(XE1_q_a[0]_PORT_A_read_enable, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_byte_mask = BUS(LE1L157, LE1L158);
XE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[0]_PORT_A_byte_mask, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_clock_0 = GLOBAL(A1L28);
XE1_q_a[0]_clock_enable_0 = LE1_ociram_reset_req;
XE1_q_a[0]_PORT_A_data_out = MEMORY(XE1_q_a[0]_PORT_A_data_in_reg, , XE1_q_a[0]_PORT_A_address_reg, , XE1_q_a[0]_PORT_A_write_enable_reg, XE1_q_a[0]_PORT_A_read_enable_reg, , , XE1_q_a[0]_PORT_A_byte_mask_reg, , XE1_q_a[0]_clock_0, , XE1_q_a[0]_clock_enable_0, , , , , );
XE1_q_a[3] = XE1_q_a[0]_PORT_A_data_out[3];

--XE1_q_a[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[2] at M10K_X14_Y6_N0
XE1_q_a[0]_PORT_A_data_in = BUS(LE1L162, LE1L163, LE1L164, LE1L165, LE1L166, LE1L167, LE1L168, LE1L169, , , LE1L170, LE1L171, LE1L172, LE1L173, LE1L174, LE1L175, LE1L176, LE1L177, , );
XE1_q_a[0]_PORT_A_data_in_reg = DFFE(XE1_q_a[0]_PORT_A_data_in, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_address = BUS(LE1L149, LE1L150, LE1L151, LE1L152, LE1L153, LE1L154, LE1L155, LE1L156);
XE1_q_a[0]_PORT_A_address_reg = DFFE(XE1_q_a[0]_PORT_A_address, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_write_enable = LE1L195;
XE1_q_a[0]_PORT_A_write_enable_reg = DFFE(XE1_q_a[0]_PORT_A_write_enable, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_read_enable = !LE1L195;
XE1_q_a[0]_PORT_A_read_enable_reg = DFFE(XE1_q_a[0]_PORT_A_read_enable, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_byte_mask = BUS(LE1L157, LE1L158);
XE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[0]_PORT_A_byte_mask, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_clock_0 = GLOBAL(A1L28);
XE1_q_a[0]_clock_enable_0 = LE1_ociram_reset_req;
XE1_q_a[0]_PORT_A_data_out = MEMORY(XE1_q_a[0]_PORT_A_data_in_reg, , XE1_q_a[0]_PORT_A_address_reg, , XE1_q_a[0]_PORT_A_write_enable_reg, XE1_q_a[0]_PORT_A_read_enable_reg, , , XE1_q_a[0]_PORT_A_byte_mask_reg, , XE1_q_a[0]_clock_0, , XE1_q_a[0]_clock_enable_0, , , , , );
XE1_q_a[2] = XE1_q_a[0]_PORT_A_data_out[2];

--XE1_q_a[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[1] at M10K_X14_Y6_N0
XE1_q_a[0]_PORT_A_data_in = BUS(LE1L162, LE1L163, LE1L164, LE1L165, LE1L166, LE1L167, LE1L168, LE1L169, , , LE1L170, LE1L171, LE1L172, LE1L173, LE1L174, LE1L175, LE1L176, LE1L177, , );
XE1_q_a[0]_PORT_A_data_in_reg = DFFE(XE1_q_a[0]_PORT_A_data_in, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_address = BUS(LE1L149, LE1L150, LE1L151, LE1L152, LE1L153, LE1L154, LE1L155, LE1L156);
XE1_q_a[0]_PORT_A_address_reg = DFFE(XE1_q_a[0]_PORT_A_address, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_write_enable = LE1L195;
XE1_q_a[0]_PORT_A_write_enable_reg = DFFE(XE1_q_a[0]_PORT_A_write_enable, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_read_enable = !LE1L195;
XE1_q_a[0]_PORT_A_read_enable_reg = DFFE(XE1_q_a[0]_PORT_A_read_enable, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_PORT_A_byte_mask = BUS(LE1L157, LE1L158);
XE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[0]_PORT_A_byte_mask, XE1_q_a[0]_clock_0, , , XE1_q_a[0]_clock_enable_0);
XE1_q_a[0]_clock_0 = GLOBAL(A1L28);
XE1_q_a[0]_clock_enable_0 = LE1_ociram_reset_req;
XE1_q_a[0]_PORT_A_data_out = MEMORY(XE1_q_a[0]_PORT_A_data_in_reg, , XE1_q_a[0]_PORT_A_address_reg, , XE1_q_a[0]_PORT_A_write_enable_reg, XE1_q_a[0]_PORT_A_read_enable_reg, , , XE1_q_a[0]_PORT_A_byte_mask_reg, , XE1_q_a[0]_clock_0, , XE1_q_a[0]_clock_enable_0, , , , , );
XE1_q_a[1] = XE1_q_a[0]_PORT_A_data_out[1];


--LE1_MonAReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4] at FF_X13_Y6_N38
--register power-up is low

LE1_MonAReg[4] = DFFEAS(LE1L11, GLOBAL(A1L28),  ,  , NE1L69, NE1_jdo[28],  ,  , NE1_take_action_ocimem_a);


--LE1_MonAReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3] at FF_X13_Y6_N34
--register power-up is low

LE1_MonAReg[3] = DFFEAS(LE1L15, GLOBAL(A1L28),  ,  , NE1L69, NE1_jdo[27],  ,  , NE1_take_action_ocimem_a);


--LE1_MonAReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2] at FF_X13_Y6_N32
--register power-up is low

LE1_MonAReg[2] = DFFEAS(LE1L19, GLOBAL(A1L28),  ,  , NE1L69, NE1_jdo[26],  ,  , NE1_take_action_ocimem_a);


--WD1_readdata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[11] at FF_X21_Y6_N13
--register power-up is low

WD1_readdata[11] = DFFEAS(WD1L38, GLOBAL(A1L28),  ,  ,  , XE1_q_a[11],  ,  , !WD1_address[8]);


--WD1_readdata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[12] at FF_X19_Y7_N52
--register power-up is low

WD1_readdata[12] = DFFEAS(WD1L40, GLOBAL(A1L28),  ,  ,  , XE1_q_a[12],  ,  , !WD1_address[8]);


--WD1_readdata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[13] at FF_X21_Y6_N16
--register power-up is low

WD1_readdata[13] = DFFEAS(WD1L42, GLOBAL(A1L28),  ,  ,  , XE1_q_a[13],  ,  , !WD1_address[8]);


--WD1_readdata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[14] at FF_X18_Y7_N46
--register power-up is low

WD1_readdata[14] = DFFEAS(WD1L44, GLOBAL(A1L28),  ,  ,  , XE1_q_a[14],  ,  , !WD1_address[8]);


--WD1_readdata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[15] at FF_X21_Y6_N59
--register power-up is low

WD1_readdata[15] = DFFEAS(WD1L46, GLOBAL(A1L28),  ,  ,  , XE1_q_a[15],  ,  , !WD1_address[8]);


--WD1_readdata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[16] at FF_X18_Y7_N13
--register power-up is low

WD1_readdata[16] = DFFEAS(WD1L48, GLOBAL(A1L28),  ,  ,  , XE1_q_a[16],  ,  , !WD1_address[8]);


--WD1_readdata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[5] at FF_X22_Y6_N19
--register power-up is low

WD1_readdata[5] = DFFEAS(WD1L26, GLOBAL(A1L28),  ,  ,  , XE1_q_a[5],  ,  , !WD1_address[8]);


--WD1_readdata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[6] at FF_X21_Y6_N25
--register power-up is low

WD1_readdata[6] = DFFEAS(WD1L28, GLOBAL(A1L28),  ,  ,  , XE1_q_a[6],  ,  , !WD1_address[8]);


--WD1_readdata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[8] at FF_X18_Y6_N28
--register power-up is low

WD1_readdata[8] = DFFEAS(WD1L32, GLOBAL(A1L28),  ,  ,  , XE1_q_a[8],  ,  , !WD1_address[8]);


--TD1L195 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~134 at LABCELL_X35_Y8_N0
TD1L195_adder_eqn = ( TD1_E_alu_sub ) + ( VCC ) + ( !VCC );
TD1L195 = CARRY(TD1L195_adder_eqn);


--WD1_readdata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[7] at FF_X21_Y6_N28
--register power-up is low

WD1_readdata[7] = DFFEAS(WD1L30, GLOBAL(A1L28),  ,  ,  , XE1_q_a[7],  ,  , !WD1_address[8]);


--WD1_readdata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[9] at FF_X21_Y6_N22
--register power-up is low

WD1_readdata[9] = DFFEAS(WD1L34, GLOBAL(A1L28),  ,  ,  , XE1_q_a[9],  ,  , !WD1_address[8]);


--WD1_readdata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[10] at FF_X18_Y7_N11
--register power-up is low

WD1_readdata[10] = DFFEAS(WD1L36, GLOBAL(A1L28),  ,  ,  , XE1_q_a[10],  ,  , !WD1_address[8]);


--WD1_readdata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[17] at FF_X21_Y6_N49
--register power-up is low

WD1_readdata[17] = DFFEAS(WD1L50, GLOBAL(A1L28),  ,  ,  , XE1_q_a[17],  ,  , !WD1_address[8]);


--WD1_readdata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[18] at FF_X21_Y6_N52
--register power-up is low

WD1_readdata[18] = DFFEAS(WD1L52, GLOBAL(A1L28),  ,  ,  , XE1_q_a[18],  ,  , !WD1_address[8]);


--WD1_readdata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[20] at FF_X18_Y7_N37
--register power-up is low

WD1_readdata[20] = DFFEAS(WD1L56, GLOBAL(A1L28),  ,  ,  , XE1_q_a[20],  ,  , !WD1_address[8]);


--WD1_readdata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[19] at FF_X21_Y6_N19
--register power-up is low

WD1_readdata[19] = DFFEAS(WD1L54, GLOBAL(A1L28),  ,  ,  , XE1_q_a[19],  ,  , !WD1_address[8]);


--WD1_readdata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[21] at FF_X21_Y6_N46
--register power-up is low

WD1_readdata[21] = DFFEAS(WD1L58, GLOBAL(A1L28),  ,  ,  , XE1_q_a[21],  ,  , !WD1_address[8]);


--PE1_sr[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17] at FF_X10_Y6_N14
--register power-up is low

PE1_sr[17] = DFFEAS(PE1L63, GLOBAL(A1L9),  ,  , PE1L43,  ,  , PE1L44,  );


--LE1_MonAReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10] at FF_X13_Y6_N26
--register power-up is low

LE1_MonAReg[10] = DFFEAS(LE1L3, GLOBAL(A1L28),  ,  , NE1L69, NE1_jdo[17],  ,  , NE1_take_action_ocimem_a);


--LE1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~5 at LABCELL_X13_Y6_N51
LE1L7_adder_eqn = ( LE1_MonAReg[9] ) + ( GND ) + ( LE1L24 );
LE1L7 = SUM(LE1L7_adder_eqn);

--LE1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~6 at LABCELL_X13_Y6_N51
LE1L8_adder_eqn = ( LE1_MonAReg[9] ) + ( GND ) + ( LE1L24 );
LE1L8 = CARRY(LE1L8_adder_eqn);


--NC2_q_b[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0] at M10K_X26_Y5_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 40, Port B Depth: 64, Port B Width: 40
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NC2_q_b[0]_PORT_A_data_in = BUS(FC1_wdata[0], FC1_wdata[1], FC1_wdata[2], FC1_wdata[3], FC1_wdata[4], FC1_wdata[5], FC1_wdata[6], FC1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
NC2_q_b[0]_PORT_A_data_in_reg = DFFE(NC2_q_b[0]_PORT_A_data_in, NC2_q_b[0]_clock_0, , , );
NC2_q_b[0]_PORT_A_address = BUS(PC4_counter_reg_bit[0], PC4_counter_reg_bit[1], PC4_counter_reg_bit[2], PC4_counter_reg_bit[3], PC4_counter_reg_bit[4], PC4_counter_reg_bit[5]);
NC2_q_b[0]_PORT_A_address_reg = DFFE(NC2_q_b[0]_PORT_A_address, NC2_q_b[0]_clock_0, , , );
NC2_q_b[0]_PORT_B_address = BUS(PC3_counter_reg_bit[0], PC3_counter_reg_bit[1], PC3_counter_reg_bit[2], PC3_counter_reg_bit[3], PC3_counter_reg_bit[4], PC3_counter_reg_bit[5]);
NC2_q_b[0]_PORT_B_address_reg = DFFE(NC2_q_b[0]_PORT_B_address, NC2_q_b[0]_clock_1, , , NC2_q_b[0]_clock_enable_1);
NC2_q_b[0]_PORT_A_write_enable = YB1_wr_rfifo;
NC2_q_b[0]_PORT_A_write_enable_reg = DFFE(NC2_q_b[0]_PORT_A_write_enable, NC2_q_b[0]_clock_0, , , );
NC2_q_b[0]_PORT_B_read_enable = VCC;
NC2_q_b[0]_PORT_B_read_enable_reg = DFFE(NC2_q_b[0]_PORT_B_read_enable, NC2_q_b[0]_clock_1, , , NC2_q_b[0]_clock_enable_1);
NC2_q_b[0]_clock_0 = GLOBAL(A1L28);
NC2_q_b[0]_clock_1 = GLOBAL(A1L28);
NC2_q_b[0]_clock_enable_0 = YB1_wr_rfifo;
NC2_q_b[0]_clock_enable_1 = YB1L75;
NC2_q_b[0]_PORT_B_data_out = MEMORY(NC2_q_b[0]_PORT_A_data_in_reg, , NC2_q_b[0]_PORT_A_address_reg, NC2_q_b[0]_PORT_B_address_reg, NC2_q_b[0]_PORT_A_write_enable_reg, , , NC2_q_b[0]_PORT_B_read_enable_reg, , , NC2_q_b[0]_clock_0, NC2_q_b[0]_clock_1, NC2_q_b[0]_clock_enable_0, NC2_q_b[0]_clock_enable_1, , , , );
NC2_q_b[0] = NC2_q_b[0]_PORT_B_data_out[0];

--NC2_q_b[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7] at M10K_X26_Y5_N0
NC2_q_b[0]_PORT_A_data_in = BUS(FC1_wdata[0], FC1_wdata[1], FC1_wdata[2], FC1_wdata[3], FC1_wdata[4], FC1_wdata[5], FC1_wdata[6], FC1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
NC2_q_b[0]_PORT_A_data_in_reg = DFFE(NC2_q_b[0]_PORT_A_data_in, NC2_q_b[0]_clock_0, , , );
NC2_q_b[0]_PORT_A_address = BUS(PC4_counter_reg_bit[0], PC4_counter_reg_bit[1], PC4_counter_reg_bit[2], PC4_counter_reg_bit[3], PC4_counter_reg_bit[4], PC4_counter_reg_bit[5]);
NC2_q_b[0]_PORT_A_address_reg = DFFE(NC2_q_b[0]_PORT_A_address, NC2_q_b[0]_clock_0, , , );
NC2_q_b[0]_PORT_B_address = BUS(PC3_counter_reg_bit[0], PC3_counter_reg_bit[1], PC3_counter_reg_bit[2], PC3_counter_reg_bit[3], PC3_counter_reg_bit[4], PC3_counter_reg_bit[5]);
NC2_q_b[0]_PORT_B_address_reg = DFFE(NC2_q_b[0]_PORT_B_address, NC2_q_b[0]_clock_1, , , NC2_q_b[0]_clock_enable_1);
NC2_q_b[0]_PORT_A_write_enable = YB1_wr_rfifo;
NC2_q_b[0]_PORT_A_write_enable_reg = DFFE(NC2_q_b[0]_PORT_A_write_enable, NC2_q_b[0]_clock_0, , , );
NC2_q_b[0]_PORT_B_read_enable = VCC;
NC2_q_b[0]_PORT_B_read_enable_reg = DFFE(NC2_q_b[0]_PORT_B_read_enable, NC2_q_b[0]_clock_1, , , NC2_q_b[0]_clock_enable_1);
NC2_q_b[0]_clock_0 = GLOBAL(A1L28);
NC2_q_b[0]_clock_1 = GLOBAL(A1L28);
NC2_q_b[0]_clock_enable_0 = YB1_wr_rfifo;
NC2_q_b[0]_clock_enable_1 = YB1L75;
NC2_q_b[0]_PORT_B_data_out = MEMORY(NC2_q_b[0]_PORT_A_data_in_reg, , NC2_q_b[0]_PORT_A_address_reg, NC2_q_b[0]_PORT_B_address_reg, NC2_q_b[0]_PORT_A_write_enable_reg, , , NC2_q_b[0]_PORT_B_read_enable_reg, , , NC2_q_b[0]_clock_0, NC2_q_b[0]_clock_1, NC2_q_b[0]_clock_enable_0, NC2_q_b[0]_clock_enable_1, , , , );
NC2_q_b[7] = NC2_q_b[0]_PORT_B_data_out[7];

--NC2_q_b[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6] at M10K_X26_Y5_N0
NC2_q_b[0]_PORT_A_data_in = BUS(FC1_wdata[0], FC1_wdata[1], FC1_wdata[2], FC1_wdata[3], FC1_wdata[4], FC1_wdata[5], FC1_wdata[6], FC1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
NC2_q_b[0]_PORT_A_data_in_reg = DFFE(NC2_q_b[0]_PORT_A_data_in, NC2_q_b[0]_clock_0, , , );
NC2_q_b[0]_PORT_A_address = BUS(PC4_counter_reg_bit[0], PC4_counter_reg_bit[1], PC4_counter_reg_bit[2], PC4_counter_reg_bit[3], PC4_counter_reg_bit[4], PC4_counter_reg_bit[5]);
NC2_q_b[0]_PORT_A_address_reg = DFFE(NC2_q_b[0]_PORT_A_address, NC2_q_b[0]_clock_0, , , );
NC2_q_b[0]_PORT_B_address = BUS(PC3_counter_reg_bit[0], PC3_counter_reg_bit[1], PC3_counter_reg_bit[2], PC3_counter_reg_bit[3], PC3_counter_reg_bit[4], PC3_counter_reg_bit[5]);
NC2_q_b[0]_PORT_B_address_reg = DFFE(NC2_q_b[0]_PORT_B_address, NC2_q_b[0]_clock_1, , , NC2_q_b[0]_clock_enable_1);
NC2_q_b[0]_PORT_A_write_enable = YB1_wr_rfifo;
NC2_q_b[0]_PORT_A_write_enable_reg = DFFE(NC2_q_b[0]_PORT_A_write_enable, NC2_q_b[0]_clock_0, , , );
NC2_q_b[0]_PORT_B_read_enable = VCC;
NC2_q_b[0]_PORT_B_read_enable_reg = DFFE(NC2_q_b[0]_PORT_B_read_enable, NC2_q_b[0]_clock_1, , , NC2_q_b[0]_clock_enable_1);
NC2_q_b[0]_clock_0 = GLOBAL(A1L28);
NC2_q_b[0]_clock_1 = GLOBAL(A1L28);
NC2_q_b[0]_clock_enable_0 = YB1_wr_rfifo;
NC2_q_b[0]_clock_enable_1 = YB1L75;
NC2_q_b[0]_PORT_B_data_out = MEMORY(NC2_q_b[0]_PORT_A_data_in_reg, , NC2_q_b[0]_PORT_A_address_reg, NC2_q_b[0]_PORT_B_address_reg, NC2_q_b[0]_PORT_A_write_enable_reg, , , NC2_q_b[0]_PORT_B_read_enable_reg, , , NC2_q_b[0]_clock_0, NC2_q_b[0]_clock_1, NC2_q_b[0]_clock_enable_0, NC2_q_b[0]_clock_enable_1, , , , );
NC2_q_b[6] = NC2_q_b[0]_PORT_B_data_out[6];

--NC2_q_b[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5] at M10K_X26_Y5_N0
NC2_q_b[0]_PORT_A_data_in = BUS(FC1_wdata[0], FC1_wdata[1], FC1_wdata[2], FC1_wdata[3], FC1_wdata[4], FC1_wdata[5], FC1_wdata[6], FC1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
NC2_q_b[0]_PORT_A_data_in_reg = DFFE(NC2_q_b[0]_PORT_A_data_in, NC2_q_b[0]_clock_0, , , );
NC2_q_b[0]_PORT_A_address = BUS(PC4_counter_reg_bit[0], PC4_counter_reg_bit[1], PC4_counter_reg_bit[2], PC4_counter_reg_bit[3], PC4_counter_reg_bit[4], PC4_counter_reg_bit[5]);
NC2_q_b[0]_PORT_A_address_reg = DFFE(NC2_q_b[0]_PORT_A_address, NC2_q_b[0]_clock_0, , , );
NC2_q_b[0]_PORT_B_address = BUS(PC3_counter_reg_bit[0], PC3_counter_reg_bit[1], PC3_counter_reg_bit[2], PC3_counter_reg_bit[3], PC3_counter_reg_bit[4], PC3_counter_reg_bit[5]);
NC2_q_b[0]_PORT_B_address_reg = DFFE(NC2_q_b[0]_PORT_B_address, NC2_q_b[0]_clock_1, , , NC2_q_b[0]_clock_enable_1);
NC2_q_b[0]_PORT_A_write_enable = YB1_wr_rfifo;
NC2_q_b[0]_PORT_A_write_enable_reg = DFFE(NC2_q_b[0]_PORT_A_write_enable, NC2_q_b[0]_clock_0, , , );
NC2_q_b[0]_PORT_B_read_enable = VCC;
NC2_q_b[0]_PORT_B_read_enable_reg = DFFE(NC2_q_b[0]_PORT_B_read_enable, NC2_q_b[0]_clock_1, , , NC2_q_b[0]_clock_enable_1);
NC2_q_b[0]_clock_0 = GLOBAL(A1L28);
NC2_q_b[0]_clock_1 = GLOBAL(A1L28);
NC2_q_b[0]_clock_enable_0 = YB1_wr_rfifo;
NC2_q_b[0]_clock_enable_1 = YB1L75;
NC2_q_b[0]_PORT_B_data_out = MEMORY(NC2_q_b[0]_PORT_A_data_in_reg, , NC2_q_b[0]_PORT_A_address_reg, NC2_q_b[0]_PORT_B_address_reg, NC2_q_b[0]_PORT_A_write_enable_reg, , , NC2_q_b[0]_PORT_B_read_enable_reg, , , NC2_q_b[0]_clock_0, NC2_q_b[0]_clock_1, NC2_q_b[0]_clock_enable_0, NC2_q_b[0]_clock_enable_1, , , , );
NC2_q_b[5] = NC2_q_b[0]_PORT_B_data_out[5];

--NC2_q_b[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4] at M10K_X26_Y5_N0
NC2_q_b[0]_PORT_A_data_in = BUS(FC1_wdata[0], FC1_wdata[1], FC1_wdata[2], FC1_wdata[3], FC1_wdata[4], FC1_wdata[5], FC1_wdata[6], FC1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
NC2_q_b[0]_PORT_A_data_in_reg = DFFE(NC2_q_b[0]_PORT_A_data_in, NC2_q_b[0]_clock_0, , , );
NC2_q_b[0]_PORT_A_address = BUS(PC4_counter_reg_bit[0], PC4_counter_reg_bit[1], PC4_counter_reg_bit[2], PC4_counter_reg_bit[3], PC4_counter_reg_bit[4], PC4_counter_reg_bit[5]);
NC2_q_b[0]_PORT_A_address_reg = DFFE(NC2_q_b[0]_PORT_A_address, NC2_q_b[0]_clock_0, , , );
NC2_q_b[0]_PORT_B_address = BUS(PC3_counter_reg_bit[0], PC3_counter_reg_bit[1], PC3_counter_reg_bit[2], PC3_counter_reg_bit[3], PC3_counter_reg_bit[4], PC3_counter_reg_bit[5]);
NC2_q_b[0]_PORT_B_address_reg = DFFE(NC2_q_b[0]_PORT_B_address, NC2_q_b[0]_clock_1, , , NC2_q_b[0]_clock_enable_1);
NC2_q_b[0]_PORT_A_write_enable = YB1_wr_rfifo;
NC2_q_b[0]_PORT_A_write_enable_reg = DFFE(NC2_q_b[0]_PORT_A_write_enable, NC2_q_b[0]_clock_0, , , );
NC2_q_b[0]_PORT_B_read_enable = VCC;
NC2_q_b[0]_PORT_B_read_enable_reg = DFFE(NC2_q_b[0]_PORT_B_read_enable, NC2_q_b[0]_clock_1, , , NC2_q_b[0]_clock_enable_1);
NC2_q_b[0]_clock_0 = GLOBAL(A1L28);
NC2_q_b[0]_clock_1 = GLOBAL(A1L28);
NC2_q_b[0]_clock_enable_0 = YB1_wr_rfifo;
NC2_q_b[0]_clock_enable_1 = YB1L75;
NC2_q_b[0]_PORT_B_data_out = MEMORY(NC2_q_b[0]_PORT_A_data_in_reg, , NC2_q_b[0]_PORT_A_address_reg, NC2_q_b[0]_PORT_B_address_reg, NC2_q_b[0]_PORT_A_write_enable_reg, , , NC2_q_b[0]_PORT_B_read_enable_reg, , , NC2_q_b[0]_clock_0, NC2_q_b[0]_clock_1, NC2_q_b[0]_clock_enable_0, NC2_q_b[0]_clock_enable_1, , , , );
NC2_q_b[4] = NC2_q_b[0]_PORT_B_data_out[4];

--NC2_q_b[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3] at M10K_X26_Y5_N0
NC2_q_b[0]_PORT_A_data_in = BUS(FC1_wdata[0], FC1_wdata[1], FC1_wdata[2], FC1_wdata[3], FC1_wdata[4], FC1_wdata[5], FC1_wdata[6], FC1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
NC2_q_b[0]_PORT_A_data_in_reg = DFFE(NC2_q_b[0]_PORT_A_data_in, NC2_q_b[0]_clock_0, , , );
NC2_q_b[0]_PORT_A_address = BUS(PC4_counter_reg_bit[0], PC4_counter_reg_bit[1], PC4_counter_reg_bit[2], PC4_counter_reg_bit[3], PC4_counter_reg_bit[4], PC4_counter_reg_bit[5]);
NC2_q_b[0]_PORT_A_address_reg = DFFE(NC2_q_b[0]_PORT_A_address, NC2_q_b[0]_clock_0, , , );
NC2_q_b[0]_PORT_B_address = BUS(PC3_counter_reg_bit[0], PC3_counter_reg_bit[1], PC3_counter_reg_bit[2], PC3_counter_reg_bit[3], PC3_counter_reg_bit[4], PC3_counter_reg_bit[5]);
NC2_q_b[0]_PORT_B_address_reg = DFFE(NC2_q_b[0]_PORT_B_address, NC2_q_b[0]_clock_1, , , NC2_q_b[0]_clock_enable_1);
NC2_q_b[0]_PORT_A_write_enable = YB1_wr_rfifo;
NC2_q_b[0]_PORT_A_write_enable_reg = DFFE(NC2_q_b[0]_PORT_A_write_enable, NC2_q_b[0]_clock_0, , , );
NC2_q_b[0]_PORT_B_read_enable = VCC;
NC2_q_b[0]_PORT_B_read_enable_reg = DFFE(NC2_q_b[0]_PORT_B_read_enable, NC2_q_b[0]_clock_1, , , NC2_q_b[0]_clock_enable_1);
NC2_q_b[0]_clock_0 = GLOBAL(A1L28);
NC2_q_b[0]_clock_1 = GLOBAL(A1L28);
NC2_q_b[0]_clock_enable_0 = YB1_wr_rfifo;
NC2_q_b[0]_clock_enable_1 = YB1L75;
NC2_q_b[0]_PORT_B_data_out = MEMORY(NC2_q_b[0]_PORT_A_data_in_reg, , NC2_q_b[0]_PORT_A_address_reg, NC2_q_b[0]_PORT_B_address_reg, NC2_q_b[0]_PORT_A_write_enable_reg, , , NC2_q_b[0]_PORT_B_read_enable_reg, , , NC2_q_b[0]_clock_0, NC2_q_b[0]_clock_1, NC2_q_b[0]_clock_enable_0, NC2_q_b[0]_clock_enable_1, , , , );
NC2_q_b[3] = NC2_q_b[0]_PORT_B_data_out[3];

--NC2_q_b[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2] at M10K_X26_Y5_N0
NC2_q_b[0]_PORT_A_data_in = BUS(FC1_wdata[0], FC1_wdata[1], FC1_wdata[2], FC1_wdata[3], FC1_wdata[4], FC1_wdata[5], FC1_wdata[6], FC1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
NC2_q_b[0]_PORT_A_data_in_reg = DFFE(NC2_q_b[0]_PORT_A_data_in, NC2_q_b[0]_clock_0, , , );
NC2_q_b[0]_PORT_A_address = BUS(PC4_counter_reg_bit[0], PC4_counter_reg_bit[1], PC4_counter_reg_bit[2], PC4_counter_reg_bit[3], PC4_counter_reg_bit[4], PC4_counter_reg_bit[5]);
NC2_q_b[0]_PORT_A_address_reg = DFFE(NC2_q_b[0]_PORT_A_address, NC2_q_b[0]_clock_0, , , );
NC2_q_b[0]_PORT_B_address = BUS(PC3_counter_reg_bit[0], PC3_counter_reg_bit[1], PC3_counter_reg_bit[2], PC3_counter_reg_bit[3], PC3_counter_reg_bit[4], PC3_counter_reg_bit[5]);
NC2_q_b[0]_PORT_B_address_reg = DFFE(NC2_q_b[0]_PORT_B_address, NC2_q_b[0]_clock_1, , , NC2_q_b[0]_clock_enable_1);
NC2_q_b[0]_PORT_A_write_enable = YB1_wr_rfifo;
NC2_q_b[0]_PORT_A_write_enable_reg = DFFE(NC2_q_b[0]_PORT_A_write_enable, NC2_q_b[0]_clock_0, , , );
NC2_q_b[0]_PORT_B_read_enable = VCC;
NC2_q_b[0]_PORT_B_read_enable_reg = DFFE(NC2_q_b[0]_PORT_B_read_enable, NC2_q_b[0]_clock_1, , , NC2_q_b[0]_clock_enable_1);
NC2_q_b[0]_clock_0 = GLOBAL(A1L28);
NC2_q_b[0]_clock_1 = GLOBAL(A1L28);
NC2_q_b[0]_clock_enable_0 = YB1_wr_rfifo;
NC2_q_b[0]_clock_enable_1 = YB1L75;
NC2_q_b[0]_PORT_B_data_out = MEMORY(NC2_q_b[0]_PORT_A_data_in_reg, , NC2_q_b[0]_PORT_A_address_reg, NC2_q_b[0]_PORT_B_address_reg, NC2_q_b[0]_PORT_A_write_enable_reg, , , NC2_q_b[0]_PORT_B_read_enable_reg, , , NC2_q_b[0]_clock_0, NC2_q_b[0]_clock_1, NC2_q_b[0]_clock_enable_0, NC2_q_b[0]_clock_enable_1, , , , );
NC2_q_b[2] = NC2_q_b[0]_PORT_B_data_out[2];

--NC2_q_b[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1] at M10K_X26_Y5_N0
NC2_q_b[0]_PORT_A_data_in = BUS(FC1_wdata[0], FC1_wdata[1], FC1_wdata[2], FC1_wdata[3], FC1_wdata[4], FC1_wdata[5], FC1_wdata[6], FC1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
NC2_q_b[0]_PORT_A_data_in_reg = DFFE(NC2_q_b[0]_PORT_A_data_in, NC2_q_b[0]_clock_0, , , );
NC2_q_b[0]_PORT_A_address = BUS(PC4_counter_reg_bit[0], PC4_counter_reg_bit[1], PC4_counter_reg_bit[2], PC4_counter_reg_bit[3], PC4_counter_reg_bit[4], PC4_counter_reg_bit[5]);
NC2_q_b[0]_PORT_A_address_reg = DFFE(NC2_q_b[0]_PORT_A_address, NC2_q_b[0]_clock_0, , , );
NC2_q_b[0]_PORT_B_address = BUS(PC3_counter_reg_bit[0], PC3_counter_reg_bit[1], PC3_counter_reg_bit[2], PC3_counter_reg_bit[3], PC3_counter_reg_bit[4], PC3_counter_reg_bit[5]);
NC2_q_b[0]_PORT_B_address_reg = DFFE(NC2_q_b[0]_PORT_B_address, NC2_q_b[0]_clock_1, , , NC2_q_b[0]_clock_enable_1);
NC2_q_b[0]_PORT_A_write_enable = YB1_wr_rfifo;
NC2_q_b[0]_PORT_A_write_enable_reg = DFFE(NC2_q_b[0]_PORT_A_write_enable, NC2_q_b[0]_clock_0, , , );
NC2_q_b[0]_PORT_B_read_enable = VCC;
NC2_q_b[0]_PORT_B_read_enable_reg = DFFE(NC2_q_b[0]_PORT_B_read_enable, NC2_q_b[0]_clock_1, , , NC2_q_b[0]_clock_enable_1);
NC2_q_b[0]_clock_0 = GLOBAL(A1L28);
NC2_q_b[0]_clock_1 = GLOBAL(A1L28);
NC2_q_b[0]_clock_enable_0 = YB1_wr_rfifo;
NC2_q_b[0]_clock_enable_1 = YB1L75;
NC2_q_b[0]_PORT_B_data_out = MEMORY(NC2_q_b[0]_PORT_A_data_in_reg, , NC2_q_b[0]_PORT_A_address_reg, NC2_q_b[0]_PORT_B_address_reg, NC2_q_b[0]_PORT_A_write_enable_reg, , , NC2_q_b[0]_PORT_B_read_enable_reg, , , NC2_q_b[0]_clock_0, NC2_q_b[0]_clock_1, NC2_q_b[0]_clock_enable_0, NC2_q_b[0]_clock_enable_1, , , , );
NC2_q_b[1] = NC2_q_b[0]_PORT_B_data_out[1];


--YD1_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0] at M10K_X41_Y7_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 40, Port B Depth: 32, Port B Width: 40
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YD1_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD1_q_b[0]_PORT_A_data_in_reg = DFFE(YD1_q_b[0]_PORT_A_data_in, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD1_q_b[0]_PORT_A_address_reg = DFFE(YD1_q_b[0]_PORT_A_address, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_address = BUS(TD1_D_iw[27], TD1_D_iw[28], TD1_D_iw[29], TD1_D_iw[30], TD1_D_iw[31]);
YD1_q_b[0]_PORT_B_address_reg = DFFE(YD1_q_b[0]_PORT_B_address, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD1_q_b[0]_PORT_A_write_enable_reg = DFFE(YD1_q_b[0]_PORT_A_write_enable, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_read_enable = VCC;
YD1_q_b[0]_PORT_B_read_enable_reg = DFFE(YD1_q_b[0]_PORT_B_read_enable, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_clock_0 = GLOBAL(A1L28);
YD1_q_b[0]_clock_1 = GLOBAL(A1L28);
YD1_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD1_q_b[0]_PORT_B_data_out = MEMORY(YD1_q_b[0]_PORT_A_data_in_reg, , YD1_q_b[0]_PORT_A_address_reg, YD1_q_b[0]_PORT_B_address_reg, YD1_q_b[0]_PORT_A_write_enable_reg, , , YD1_q_b[0]_PORT_B_read_enable_reg, , , YD1_q_b[0]_clock_0, YD1_q_b[0]_clock_1, YD1_q_b[0]_clock_enable_0, , , , , );
YD1_q_b[0] = YD1_q_b[0]_PORT_B_data_out[0];

--YD1_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31] at M10K_X41_Y7_N0
YD1_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD1_q_b[0]_PORT_A_data_in_reg = DFFE(YD1_q_b[0]_PORT_A_data_in, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD1_q_b[0]_PORT_A_address_reg = DFFE(YD1_q_b[0]_PORT_A_address, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_address = BUS(TD1_D_iw[27], TD1_D_iw[28], TD1_D_iw[29], TD1_D_iw[30], TD1_D_iw[31]);
YD1_q_b[0]_PORT_B_address_reg = DFFE(YD1_q_b[0]_PORT_B_address, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD1_q_b[0]_PORT_A_write_enable_reg = DFFE(YD1_q_b[0]_PORT_A_write_enable, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_read_enable = VCC;
YD1_q_b[0]_PORT_B_read_enable_reg = DFFE(YD1_q_b[0]_PORT_B_read_enable, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_clock_0 = GLOBAL(A1L28);
YD1_q_b[0]_clock_1 = GLOBAL(A1L28);
YD1_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD1_q_b[0]_PORT_B_data_out = MEMORY(YD1_q_b[0]_PORT_A_data_in_reg, , YD1_q_b[0]_PORT_A_address_reg, YD1_q_b[0]_PORT_B_address_reg, YD1_q_b[0]_PORT_A_write_enable_reg, , , YD1_q_b[0]_PORT_B_read_enable_reg, , , YD1_q_b[0]_clock_0, YD1_q_b[0]_clock_1, YD1_q_b[0]_clock_enable_0, , , , , );
YD1_q_b[31] = YD1_q_b[0]_PORT_B_data_out[31];

--YD1_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30] at M10K_X41_Y7_N0
YD1_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD1_q_b[0]_PORT_A_data_in_reg = DFFE(YD1_q_b[0]_PORT_A_data_in, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD1_q_b[0]_PORT_A_address_reg = DFFE(YD1_q_b[0]_PORT_A_address, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_address = BUS(TD1_D_iw[27], TD1_D_iw[28], TD1_D_iw[29], TD1_D_iw[30], TD1_D_iw[31]);
YD1_q_b[0]_PORT_B_address_reg = DFFE(YD1_q_b[0]_PORT_B_address, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD1_q_b[0]_PORT_A_write_enable_reg = DFFE(YD1_q_b[0]_PORT_A_write_enable, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_read_enable = VCC;
YD1_q_b[0]_PORT_B_read_enable_reg = DFFE(YD1_q_b[0]_PORT_B_read_enable, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_clock_0 = GLOBAL(A1L28);
YD1_q_b[0]_clock_1 = GLOBAL(A1L28);
YD1_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD1_q_b[0]_PORT_B_data_out = MEMORY(YD1_q_b[0]_PORT_A_data_in_reg, , YD1_q_b[0]_PORT_A_address_reg, YD1_q_b[0]_PORT_B_address_reg, YD1_q_b[0]_PORT_A_write_enable_reg, , , YD1_q_b[0]_PORT_B_read_enable_reg, , , YD1_q_b[0]_clock_0, YD1_q_b[0]_clock_1, YD1_q_b[0]_clock_enable_0, , , , , );
YD1_q_b[30] = YD1_q_b[0]_PORT_B_data_out[30];

--YD1_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29] at M10K_X41_Y7_N0
YD1_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD1_q_b[0]_PORT_A_data_in_reg = DFFE(YD1_q_b[0]_PORT_A_data_in, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD1_q_b[0]_PORT_A_address_reg = DFFE(YD1_q_b[0]_PORT_A_address, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_address = BUS(TD1_D_iw[27], TD1_D_iw[28], TD1_D_iw[29], TD1_D_iw[30], TD1_D_iw[31]);
YD1_q_b[0]_PORT_B_address_reg = DFFE(YD1_q_b[0]_PORT_B_address, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD1_q_b[0]_PORT_A_write_enable_reg = DFFE(YD1_q_b[0]_PORT_A_write_enable, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_read_enable = VCC;
YD1_q_b[0]_PORT_B_read_enable_reg = DFFE(YD1_q_b[0]_PORT_B_read_enable, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_clock_0 = GLOBAL(A1L28);
YD1_q_b[0]_clock_1 = GLOBAL(A1L28);
YD1_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD1_q_b[0]_PORT_B_data_out = MEMORY(YD1_q_b[0]_PORT_A_data_in_reg, , YD1_q_b[0]_PORT_A_address_reg, YD1_q_b[0]_PORT_B_address_reg, YD1_q_b[0]_PORT_A_write_enable_reg, , , YD1_q_b[0]_PORT_B_read_enable_reg, , , YD1_q_b[0]_clock_0, YD1_q_b[0]_clock_1, YD1_q_b[0]_clock_enable_0, , , , , );
YD1_q_b[29] = YD1_q_b[0]_PORT_B_data_out[29];

--YD1_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28] at M10K_X41_Y7_N0
YD1_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD1_q_b[0]_PORT_A_data_in_reg = DFFE(YD1_q_b[0]_PORT_A_data_in, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD1_q_b[0]_PORT_A_address_reg = DFFE(YD1_q_b[0]_PORT_A_address, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_address = BUS(TD1_D_iw[27], TD1_D_iw[28], TD1_D_iw[29], TD1_D_iw[30], TD1_D_iw[31]);
YD1_q_b[0]_PORT_B_address_reg = DFFE(YD1_q_b[0]_PORT_B_address, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD1_q_b[0]_PORT_A_write_enable_reg = DFFE(YD1_q_b[0]_PORT_A_write_enable, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_read_enable = VCC;
YD1_q_b[0]_PORT_B_read_enable_reg = DFFE(YD1_q_b[0]_PORT_B_read_enable, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_clock_0 = GLOBAL(A1L28);
YD1_q_b[0]_clock_1 = GLOBAL(A1L28);
YD1_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD1_q_b[0]_PORT_B_data_out = MEMORY(YD1_q_b[0]_PORT_A_data_in_reg, , YD1_q_b[0]_PORT_A_address_reg, YD1_q_b[0]_PORT_B_address_reg, YD1_q_b[0]_PORT_A_write_enable_reg, , , YD1_q_b[0]_PORT_B_read_enable_reg, , , YD1_q_b[0]_clock_0, YD1_q_b[0]_clock_1, YD1_q_b[0]_clock_enable_0, , , , , );
YD1_q_b[28] = YD1_q_b[0]_PORT_B_data_out[28];

--YD1_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27] at M10K_X41_Y7_N0
YD1_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD1_q_b[0]_PORT_A_data_in_reg = DFFE(YD1_q_b[0]_PORT_A_data_in, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD1_q_b[0]_PORT_A_address_reg = DFFE(YD1_q_b[0]_PORT_A_address, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_address = BUS(TD1_D_iw[27], TD1_D_iw[28], TD1_D_iw[29], TD1_D_iw[30], TD1_D_iw[31]);
YD1_q_b[0]_PORT_B_address_reg = DFFE(YD1_q_b[0]_PORT_B_address, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD1_q_b[0]_PORT_A_write_enable_reg = DFFE(YD1_q_b[0]_PORT_A_write_enable, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_read_enable = VCC;
YD1_q_b[0]_PORT_B_read_enable_reg = DFFE(YD1_q_b[0]_PORT_B_read_enable, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_clock_0 = GLOBAL(A1L28);
YD1_q_b[0]_clock_1 = GLOBAL(A1L28);
YD1_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD1_q_b[0]_PORT_B_data_out = MEMORY(YD1_q_b[0]_PORT_A_data_in_reg, , YD1_q_b[0]_PORT_A_address_reg, YD1_q_b[0]_PORT_B_address_reg, YD1_q_b[0]_PORT_A_write_enable_reg, , , YD1_q_b[0]_PORT_B_read_enable_reg, , , YD1_q_b[0]_clock_0, YD1_q_b[0]_clock_1, YD1_q_b[0]_clock_enable_0, , , , , );
YD1_q_b[27] = YD1_q_b[0]_PORT_B_data_out[27];

--YD1_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26] at M10K_X41_Y7_N0
YD1_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD1_q_b[0]_PORT_A_data_in_reg = DFFE(YD1_q_b[0]_PORT_A_data_in, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD1_q_b[0]_PORT_A_address_reg = DFFE(YD1_q_b[0]_PORT_A_address, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_address = BUS(TD1_D_iw[27], TD1_D_iw[28], TD1_D_iw[29], TD1_D_iw[30], TD1_D_iw[31]);
YD1_q_b[0]_PORT_B_address_reg = DFFE(YD1_q_b[0]_PORT_B_address, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD1_q_b[0]_PORT_A_write_enable_reg = DFFE(YD1_q_b[0]_PORT_A_write_enable, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_read_enable = VCC;
YD1_q_b[0]_PORT_B_read_enable_reg = DFFE(YD1_q_b[0]_PORT_B_read_enable, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_clock_0 = GLOBAL(A1L28);
YD1_q_b[0]_clock_1 = GLOBAL(A1L28);
YD1_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD1_q_b[0]_PORT_B_data_out = MEMORY(YD1_q_b[0]_PORT_A_data_in_reg, , YD1_q_b[0]_PORT_A_address_reg, YD1_q_b[0]_PORT_B_address_reg, YD1_q_b[0]_PORT_A_write_enable_reg, , , YD1_q_b[0]_PORT_B_read_enable_reg, , , YD1_q_b[0]_clock_0, YD1_q_b[0]_clock_1, YD1_q_b[0]_clock_enable_0, , , , , );
YD1_q_b[26] = YD1_q_b[0]_PORT_B_data_out[26];

--YD1_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25] at M10K_X41_Y7_N0
YD1_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD1_q_b[0]_PORT_A_data_in_reg = DFFE(YD1_q_b[0]_PORT_A_data_in, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD1_q_b[0]_PORT_A_address_reg = DFFE(YD1_q_b[0]_PORT_A_address, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_address = BUS(TD1_D_iw[27], TD1_D_iw[28], TD1_D_iw[29], TD1_D_iw[30], TD1_D_iw[31]);
YD1_q_b[0]_PORT_B_address_reg = DFFE(YD1_q_b[0]_PORT_B_address, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD1_q_b[0]_PORT_A_write_enable_reg = DFFE(YD1_q_b[0]_PORT_A_write_enable, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_read_enable = VCC;
YD1_q_b[0]_PORT_B_read_enable_reg = DFFE(YD1_q_b[0]_PORT_B_read_enable, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_clock_0 = GLOBAL(A1L28);
YD1_q_b[0]_clock_1 = GLOBAL(A1L28);
YD1_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD1_q_b[0]_PORT_B_data_out = MEMORY(YD1_q_b[0]_PORT_A_data_in_reg, , YD1_q_b[0]_PORT_A_address_reg, YD1_q_b[0]_PORT_B_address_reg, YD1_q_b[0]_PORT_A_write_enable_reg, , , YD1_q_b[0]_PORT_B_read_enable_reg, , , YD1_q_b[0]_clock_0, YD1_q_b[0]_clock_1, YD1_q_b[0]_clock_enable_0, , , , , );
YD1_q_b[25] = YD1_q_b[0]_PORT_B_data_out[25];

--YD1_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24] at M10K_X41_Y7_N0
YD1_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD1_q_b[0]_PORT_A_data_in_reg = DFFE(YD1_q_b[0]_PORT_A_data_in, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD1_q_b[0]_PORT_A_address_reg = DFFE(YD1_q_b[0]_PORT_A_address, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_address = BUS(TD1_D_iw[27], TD1_D_iw[28], TD1_D_iw[29], TD1_D_iw[30], TD1_D_iw[31]);
YD1_q_b[0]_PORT_B_address_reg = DFFE(YD1_q_b[0]_PORT_B_address, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD1_q_b[0]_PORT_A_write_enable_reg = DFFE(YD1_q_b[0]_PORT_A_write_enable, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_read_enable = VCC;
YD1_q_b[0]_PORT_B_read_enable_reg = DFFE(YD1_q_b[0]_PORT_B_read_enable, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_clock_0 = GLOBAL(A1L28);
YD1_q_b[0]_clock_1 = GLOBAL(A1L28);
YD1_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD1_q_b[0]_PORT_B_data_out = MEMORY(YD1_q_b[0]_PORT_A_data_in_reg, , YD1_q_b[0]_PORT_A_address_reg, YD1_q_b[0]_PORT_B_address_reg, YD1_q_b[0]_PORT_A_write_enable_reg, , , YD1_q_b[0]_PORT_B_read_enable_reg, , , YD1_q_b[0]_clock_0, YD1_q_b[0]_clock_1, YD1_q_b[0]_clock_enable_0, , , , , );
YD1_q_b[24] = YD1_q_b[0]_PORT_B_data_out[24];

--YD1_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23] at M10K_X41_Y7_N0
YD1_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD1_q_b[0]_PORT_A_data_in_reg = DFFE(YD1_q_b[0]_PORT_A_data_in, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD1_q_b[0]_PORT_A_address_reg = DFFE(YD1_q_b[0]_PORT_A_address, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_address = BUS(TD1_D_iw[27], TD1_D_iw[28], TD1_D_iw[29], TD1_D_iw[30], TD1_D_iw[31]);
YD1_q_b[0]_PORT_B_address_reg = DFFE(YD1_q_b[0]_PORT_B_address, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD1_q_b[0]_PORT_A_write_enable_reg = DFFE(YD1_q_b[0]_PORT_A_write_enable, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_read_enable = VCC;
YD1_q_b[0]_PORT_B_read_enable_reg = DFFE(YD1_q_b[0]_PORT_B_read_enable, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_clock_0 = GLOBAL(A1L28);
YD1_q_b[0]_clock_1 = GLOBAL(A1L28);
YD1_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD1_q_b[0]_PORT_B_data_out = MEMORY(YD1_q_b[0]_PORT_A_data_in_reg, , YD1_q_b[0]_PORT_A_address_reg, YD1_q_b[0]_PORT_B_address_reg, YD1_q_b[0]_PORT_A_write_enable_reg, , , YD1_q_b[0]_PORT_B_read_enable_reg, , , YD1_q_b[0]_clock_0, YD1_q_b[0]_clock_1, YD1_q_b[0]_clock_enable_0, , , , , );
YD1_q_b[23] = YD1_q_b[0]_PORT_B_data_out[23];

--YD1_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22] at M10K_X41_Y7_N0
YD1_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD1_q_b[0]_PORT_A_data_in_reg = DFFE(YD1_q_b[0]_PORT_A_data_in, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD1_q_b[0]_PORT_A_address_reg = DFFE(YD1_q_b[0]_PORT_A_address, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_address = BUS(TD1_D_iw[27], TD1_D_iw[28], TD1_D_iw[29], TD1_D_iw[30], TD1_D_iw[31]);
YD1_q_b[0]_PORT_B_address_reg = DFFE(YD1_q_b[0]_PORT_B_address, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD1_q_b[0]_PORT_A_write_enable_reg = DFFE(YD1_q_b[0]_PORT_A_write_enable, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_read_enable = VCC;
YD1_q_b[0]_PORT_B_read_enable_reg = DFFE(YD1_q_b[0]_PORT_B_read_enable, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_clock_0 = GLOBAL(A1L28);
YD1_q_b[0]_clock_1 = GLOBAL(A1L28);
YD1_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD1_q_b[0]_PORT_B_data_out = MEMORY(YD1_q_b[0]_PORT_A_data_in_reg, , YD1_q_b[0]_PORT_A_address_reg, YD1_q_b[0]_PORT_B_address_reg, YD1_q_b[0]_PORT_A_write_enable_reg, , , YD1_q_b[0]_PORT_B_read_enable_reg, , , YD1_q_b[0]_clock_0, YD1_q_b[0]_clock_1, YD1_q_b[0]_clock_enable_0, , , , , );
YD1_q_b[22] = YD1_q_b[0]_PORT_B_data_out[22];

--YD1_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21] at M10K_X41_Y7_N0
YD1_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD1_q_b[0]_PORT_A_data_in_reg = DFFE(YD1_q_b[0]_PORT_A_data_in, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD1_q_b[0]_PORT_A_address_reg = DFFE(YD1_q_b[0]_PORT_A_address, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_address = BUS(TD1_D_iw[27], TD1_D_iw[28], TD1_D_iw[29], TD1_D_iw[30], TD1_D_iw[31]);
YD1_q_b[0]_PORT_B_address_reg = DFFE(YD1_q_b[0]_PORT_B_address, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD1_q_b[0]_PORT_A_write_enable_reg = DFFE(YD1_q_b[0]_PORT_A_write_enable, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_read_enable = VCC;
YD1_q_b[0]_PORT_B_read_enable_reg = DFFE(YD1_q_b[0]_PORT_B_read_enable, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_clock_0 = GLOBAL(A1L28);
YD1_q_b[0]_clock_1 = GLOBAL(A1L28);
YD1_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD1_q_b[0]_PORT_B_data_out = MEMORY(YD1_q_b[0]_PORT_A_data_in_reg, , YD1_q_b[0]_PORT_A_address_reg, YD1_q_b[0]_PORT_B_address_reg, YD1_q_b[0]_PORT_A_write_enable_reg, , , YD1_q_b[0]_PORT_B_read_enable_reg, , , YD1_q_b[0]_clock_0, YD1_q_b[0]_clock_1, YD1_q_b[0]_clock_enable_0, , , , , );
YD1_q_b[21] = YD1_q_b[0]_PORT_B_data_out[21];

--YD1_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20] at M10K_X41_Y7_N0
YD1_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD1_q_b[0]_PORT_A_data_in_reg = DFFE(YD1_q_b[0]_PORT_A_data_in, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD1_q_b[0]_PORT_A_address_reg = DFFE(YD1_q_b[0]_PORT_A_address, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_address = BUS(TD1_D_iw[27], TD1_D_iw[28], TD1_D_iw[29], TD1_D_iw[30], TD1_D_iw[31]);
YD1_q_b[0]_PORT_B_address_reg = DFFE(YD1_q_b[0]_PORT_B_address, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD1_q_b[0]_PORT_A_write_enable_reg = DFFE(YD1_q_b[0]_PORT_A_write_enable, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_read_enable = VCC;
YD1_q_b[0]_PORT_B_read_enable_reg = DFFE(YD1_q_b[0]_PORT_B_read_enable, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_clock_0 = GLOBAL(A1L28);
YD1_q_b[0]_clock_1 = GLOBAL(A1L28);
YD1_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD1_q_b[0]_PORT_B_data_out = MEMORY(YD1_q_b[0]_PORT_A_data_in_reg, , YD1_q_b[0]_PORT_A_address_reg, YD1_q_b[0]_PORT_B_address_reg, YD1_q_b[0]_PORT_A_write_enable_reg, , , YD1_q_b[0]_PORT_B_read_enable_reg, , , YD1_q_b[0]_clock_0, YD1_q_b[0]_clock_1, YD1_q_b[0]_clock_enable_0, , , , , );
YD1_q_b[20] = YD1_q_b[0]_PORT_B_data_out[20];

--YD1_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19] at M10K_X41_Y7_N0
YD1_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD1_q_b[0]_PORT_A_data_in_reg = DFFE(YD1_q_b[0]_PORT_A_data_in, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD1_q_b[0]_PORT_A_address_reg = DFFE(YD1_q_b[0]_PORT_A_address, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_address = BUS(TD1_D_iw[27], TD1_D_iw[28], TD1_D_iw[29], TD1_D_iw[30], TD1_D_iw[31]);
YD1_q_b[0]_PORT_B_address_reg = DFFE(YD1_q_b[0]_PORT_B_address, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD1_q_b[0]_PORT_A_write_enable_reg = DFFE(YD1_q_b[0]_PORT_A_write_enable, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_read_enable = VCC;
YD1_q_b[0]_PORT_B_read_enable_reg = DFFE(YD1_q_b[0]_PORT_B_read_enable, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_clock_0 = GLOBAL(A1L28);
YD1_q_b[0]_clock_1 = GLOBAL(A1L28);
YD1_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD1_q_b[0]_PORT_B_data_out = MEMORY(YD1_q_b[0]_PORT_A_data_in_reg, , YD1_q_b[0]_PORT_A_address_reg, YD1_q_b[0]_PORT_B_address_reg, YD1_q_b[0]_PORT_A_write_enable_reg, , , YD1_q_b[0]_PORT_B_read_enable_reg, , , YD1_q_b[0]_clock_0, YD1_q_b[0]_clock_1, YD1_q_b[0]_clock_enable_0, , , , , );
YD1_q_b[19] = YD1_q_b[0]_PORT_B_data_out[19];

--YD1_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18] at M10K_X41_Y7_N0
YD1_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD1_q_b[0]_PORT_A_data_in_reg = DFFE(YD1_q_b[0]_PORT_A_data_in, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD1_q_b[0]_PORT_A_address_reg = DFFE(YD1_q_b[0]_PORT_A_address, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_address = BUS(TD1_D_iw[27], TD1_D_iw[28], TD1_D_iw[29], TD1_D_iw[30], TD1_D_iw[31]);
YD1_q_b[0]_PORT_B_address_reg = DFFE(YD1_q_b[0]_PORT_B_address, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD1_q_b[0]_PORT_A_write_enable_reg = DFFE(YD1_q_b[0]_PORT_A_write_enable, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_read_enable = VCC;
YD1_q_b[0]_PORT_B_read_enable_reg = DFFE(YD1_q_b[0]_PORT_B_read_enable, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_clock_0 = GLOBAL(A1L28);
YD1_q_b[0]_clock_1 = GLOBAL(A1L28);
YD1_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD1_q_b[0]_PORT_B_data_out = MEMORY(YD1_q_b[0]_PORT_A_data_in_reg, , YD1_q_b[0]_PORT_A_address_reg, YD1_q_b[0]_PORT_B_address_reg, YD1_q_b[0]_PORT_A_write_enable_reg, , , YD1_q_b[0]_PORT_B_read_enable_reg, , , YD1_q_b[0]_clock_0, YD1_q_b[0]_clock_1, YD1_q_b[0]_clock_enable_0, , , , , );
YD1_q_b[18] = YD1_q_b[0]_PORT_B_data_out[18];

--YD1_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17] at M10K_X41_Y7_N0
YD1_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD1_q_b[0]_PORT_A_data_in_reg = DFFE(YD1_q_b[0]_PORT_A_data_in, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD1_q_b[0]_PORT_A_address_reg = DFFE(YD1_q_b[0]_PORT_A_address, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_address = BUS(TD1_D_iw[27], TD1_D_iw[28], TD1_D_iw[29], TD1_D_iw[30], TD1_D_iw[31]);
YD1_q_b[0]_PORT_B_address_reg = DFFE(YD1_q_b[0]_PORT_B_address, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD1_q_b[0]_PORT_A_write_enable_reg = DFFE(YD1_q_b[0]_PORT_A_write_enable, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_read_enable = VCC;
YD1_q_b[0]_PORT_B_read_enable_reg = DFFE(YD1_q_b[0]_PORT_B_read_enable, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_clock_0 = GLOBAL(A1L28);
YD1_q_b[0]_clock_1 = GLOBAL(A1L28);
YD1_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD1_q_b[0]_PORT_B_data_out = MEMORY(YD1_q_b[0]_PORT_A_data_in_reg, , YD1_q_b[0]_PORT_A_address_reg, YD1_q_b[0]_PORT_B_address_reg, YD1_q_b[0]_PORT_A_write_enable_reg, , , YD1_q_b[0]_PORT_B_read_enable_reg, , , YD1_q_b[0]_clock_0, YD1_q_b[0]_clock_1, YD1_q_b[0]_clock_enable_0, , , , , );
YD1_q_b[17] = YD1_q_b[0]_PORT_B_data_out[17];

--YD1_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16] at M10K_X41_Y7_N0
YD1_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD1_q_b[0]_PORT_A_data_in_reg = DFFE(YD1_q_b[0]_PORT_A_data_in, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD1_q_b[0]_PORT_A_address_reg = DFFE(YD1_q_b[0]_PORT_A_address, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_address = BUS(TD1_D_iw[27], TD1_D_iw[28], TD1_D_iw[29], TD1_D_iw[30], TD1_D_iw[31]);
YD1_q_b[0]_PORT_B_address_reg = DFFE(YD1_q_b[0]_PORT_B_address, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD1_q_b[0]_PORT_A_write_enable_reg = DFFE(YD1_q_b[0]_PORT_A_write_enable, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_read_enable = VCC;
YD1_q_b[0]_PORT_B_read_enable_reg = DFFE(YD1_q_b[0]_PORT_B_read_enable, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_clock_0 = GLOBAL(A1L28);
YD1_q_b[0]_clock_1 = GLOBAL(A1L28);
YD1_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD1_q_b[0]_PORT_B_data_out = MEMORY(YD1_q_b[0]_PORT_A_data_in_reg, , YD1_q_b[0]_PORT_A_address_reg, YD1_q_b[0]_PORT_B_address_reg, YD1_q_b[0]_PORT_A_write_enable_reg, , , YD1_q_b[0]_PORT_B_read_enable_reg, , , YD1_q_b[0]_clock_0, YD1_q_b[0]_clock_1, YD1_q_b[0]_clock_enable_0, , , , , );
YD1_q_b[16] = YD1_q_b[0]_PORT_B_data_out[16];

--YD1_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15] at M10K_X41_Y7_N0
YD1_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD1_q_b[0]_PORT_A_data_in_reg = DFFE(YD1_q_b[0]_PORT_A_data_in, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD1_q_b[0]_PORT_A_address_reg = DFFE(YD1_q_b[0]_PORT_A_address, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_address = BUS(TD1_D_iw[27], TD1_D_iw[28], TD1_D_iw[29], TD1_D_iw[30], TD1_D_iw[31]);
YD1_q_b[0]_PORT_B_address_reg = DFFE(YD1_q_b[0]_PORT_B_address, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD1_q_b[0]_PORT_A_write_enable_reg = DFFE(YD1_q_b[0]_PORT_A_write_enable, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_read_enable = VCC;
YD1_q_b[0]_PORT_B_read_enable_reg = DFFE(YD1_q_b[0]_PORT_B_read_enable, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_clock_0 = GLOBAL(A1L28);
YD1_q_b[0]_clock_1 = GLOBAL(A1L28);
YD1_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD1_q_b[0]_PORT_B_data_out = MEMORY(YD1_q_b[0]_PORT_A_data_in_reg, , YD1_q_b[0]_PORT_A_address_reg, YD1_q_b[0]_PORT_B_address_reg, YD1_q_b[0]_PORT_A_write_enable_reg, , , YD1_q_b[0]_PORT_B_read_enable_reg, , , YD1_q_b[0]_clock_0, YD1_q_b[0]_clock_1, YD1_q_b[0]_clock_enable_0, , , , , );
YD1_q_b[15] = YD1_q_b[0]_PORT_B_data_out[15];

--YD1_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14] at M10K_X41_Y7_N0
YD1_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD1_q_b[0]_PORT_A_data_in_reg = DFFE(YD1_q_b[0]_PORT_A_data_in, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD1_q_b[0]_PORT_A_address_reg = DFFE(YD1_q_b[0]_PORT_A_address, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_address = BUS(TD1_D_iw[27], TD1_D_iw[28], TD1_D_iw[29], TD1_D_iw[30], TD1_D_iw[31]);
YD1_q_b[0]_PORT_B_address_reg = DFFE(YD1_q_b[0]_PORT_B_address, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD1_q_b[0]_PORT_A_write_enable_reg = DFFE(YD1_q_b[0]_PORT_A_write_enable, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_read_enable = VCC;
YD1_q_b[0]_PORT_B_read_enable_reg = DFFE(YD1_q_b[0]_PORT_B_read_enable, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_clock_0 = GLOBAL(A1L28);
YD1_q_b[0]_clock_1 = GLOBAL(A1L28);
YD1_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD1_q_b[0]_PORT_B_data_out = MEMORY(YD1_q_b[0]_PORT_A_data_in_reg, , YD1_q_b[0]_PORT_A_address_reg, YD1_q_b[0]_PORT_B_address_reg, YD1_q_b[0]_PORT_A_write_enable_reg, , , YD1_q_b[0]_PORT_B_read_enable_reg, , , YD1_q_b[0]_clock_0, YD1_q_b[0]_clock_1, YD1_q_b[0]_clock_enable_0, , , , , );
YD1_q_b[14] = YD1_q_b[0]_PORT_B_data_out[14];

--YD1_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13] at M10K_X41_Y7_N0
YD1_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD1_q_b[0]_PORT_A_data_in_reg = DFFE(YD1_q_b[0]_PORT_A_data_in, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD1_q_b[0]_PORT_A_address_reg = DFFE(YD1_q_b[0]_PORT_A_address, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_address = BUS(TD1_D_iw[27], TD1_D_iw[28], TD1_D_iw[29], TD1_D_iw[30], TD1_D_iw[31]);
YD1_q_b[0]_PORT_B_address_reg = DFFE(YD1_q_b[0]_PORT_B_address, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD1_q_b[0]_PORT_A_write_enable_reg = DFFE(YD1_q_b[0]_PORT_A_write_enable, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_read_enable = VCC;
YD1_q_b[0]_PORT_B_read_enable_reg = DFFE(YD1_q_b[0]_PORT_B_read_enable, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_clock_0 = GLOBAL(A1L28);
YD1_q_b[0]_clock_1 = GLOBAL(A1L28);
YD1_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD1_q_b[0]_PORT_B_data_out = MEMORY(YD1_q_b[0]_PORT_A_data_in_reg, , YD1_q_b[0]_PORT_A_address_reg, YD1_q_b[0]_PORT_B_address_reg, YD1_q_b[0]_PORT_A_write_enable_reg, , , YD1_q_b[0]_PORT_B_read_enable_reg, , , YD1_q_b[0]_clock_0, YD1_q_b[0]_clock_1, YD1_q_b[0]_clock_enable_0, , , , , );
YD1_q_b[13] = YD1_q_b[0]_PORT_B_data_out[13];

--YD1_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12] at M10K_X41_Y7_N0
YD1_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD1_q_b[0]_PORT_A_data_in_reg = DFFE(YD1_q_b[0]_PORT_A_data_in, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD1_q_b[0]_PORT_A_address_reg = DFFE(YD1_q_b[0]_PORT_A_address, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_address = BUS(TD1_D_iw[27], TD1_D_iw[28], TD1_D_iw[29], TD1_D_iw[30], TD1_D_iw[31]);
YD1_q_b[0]_PORT_B_address_reg = DFFE(YD1_q_b[0]_PORT_B_address, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD1_q_b[0]_PORT_A_write_enable_reg = DFFE(YD1_q_b[0]_PORT_A_write_enable, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_read_enable = VCC;
YD1_q_b[0]_PORT_B_read_enable_reg = DFFE(YD1_q_b[0]_PORT_B_read_enable, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_clock_0 = GLOBAL(A1L28);
YD1_q_b[0]_clock_1 = GLOBAL(A1L28);
YD1_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD1_q_b[0]_PORT_B_data_out = MEMORY(YD1_q_b[0]_PORT_A_data_in_reg, , YD1_q_b[0]_PORT_A_address_reg, YD1_q_b[0]_PORT_B_address_reg, YD1_q_b[0]_PORT_A_write_enable_reg, , , YD1_q_b[0]_PORT_B_read_enable_reg, , , YD1_q_b[0]_clock_0, YD1_q_b[0]_clock_1, YD1_q_b[0]_clock_enable_0, , , , , );
YD1_q_b[12] = YD1_q_b[0]_PORT_B_data_out[12];

--YD1_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11] at M10K_X41_Y7_N0
YD1_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD1_q_b[0]_PORT_A_data_in_reg = DFFE(YD1_q_b[0]_PORT_A_data_in, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD1_q_b[0]_PORT_A_address_reg = DFFE(YD1_q_b[0]_PORT_A_address, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_address = BUS(TD1_D_iw[27], TD1_D_iw[28], TD1_D_iw[29], TD1_D_iw[30], TD1_D_iw[31]);
YD1_q_b[0]_PORT_B_address_reg = DFFE(YD1_q_b[0]_PORT_B_address, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD1_q_b[0]_PORT_A_write_enable_reg = DFFE(YD1_q_b[0]_PORT_A_write_enable, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_read_enable = VCC;
YD1_q_b[0]_PORT_B_read_enable_reg = DFFE(YD1_q_b[0]_PORT_B_read_enable, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_clock_0 = GLOBAL(A1L28);
YD1_q_b[0]_clock_1 = GLOBAL(A1L28);
YD1_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD1_q_b[0]_PORT_B_data_out = MEMORY(YD1_q_b[0]_PORT_A_data_in_reg, , YD1_q_b[0]_PORT_A_address_reg, YD1_q_b[0]_PORT_B_address_reg, YD1_q_b[0]_PORT_A_write_enable_reg, , , YD1_q_b[0]_PORT_B_read_enable_reg, , , YD1_q_b[0]_clock_0, YD1_q_b[0]_clock_1, YD1_q_b[0]_clock_enable_0, , , , , );
YD1_q_b[11] = YD1_q_b[0]_PORT_B_data_out[11];

--YD1_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10] at M10K_X41_Y7_N0
YD1_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD1_q_b[0]_PORT_A_data_in_reg = DFFE(YD1_q_b[0]_PORT_A_data_in, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD1_q_b[0]_PORT_A_address_reg = DFFE(YD1_q_b[0]_PORT_A_address, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_address = BUS(TD1_D_iw[27], TD1_D_iw[28], TD1_D_iw[29], TD1_D_iw[30], TD1_D_iw[31]);
YD1_q_b[0]_PORT_B_address_reg = DFFE(YD1_q_b[0]_PORT_B_address, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD1_q_b[0]_PORT_A_write_enable_reg = DFFE(YD1_q_b[0]_PORT_A_write_enable, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_read_enable = VCC;
YD1_q_b[0]_PORT_B_read_enable_reg = DFFE(YD1_q_b[0]_PORT_B_read_enable, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_clock_0 = GLOBAL(A1L28);
YD1_q_b[0]_clock_1 = GLOBAL(A1L28);
YD1_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD1_q_b[0]_PORT_B_data_out = MEMORY(YD1_q_b[0]_PORT_A_data_in_reg, , YD1_q_b[0]_PORT_A_address_reg, YD1_q_b[0]_PORT_B_address_reg, YD1_q_b[0]_PORT_A_write_enable_reg, , , YD1_q_b[0]_PORT_B_read_enable_reg, , , YD1_q_b[0]_clock_0, YD1_q_b[0]_clock_1, YD1_q_b[0]_clock_enable_0, , , , , );
YD1_q_b[10] = YD1_q_b[0]_PORT_B_data_out[10];

--YD1_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9] at M10K_X41_Y7_N0
YD1_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD1_q_b[0]_PORT_A_data_in_reg = DFFE(YD1_q_b[0]_PORT_A_data_in, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD1_q_b[0]_PORT_A_address_reg = DFFE(YD1_q_b[0]_PORT_A_address, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_address = BUS(TD1_D_iw[27], TD1_D_iw[28], TD1_D_iw[29], TD1_D_iw[30], TD1_D_iw[31]);
YD1_q_b[0]_PORT_B_address_reg = DFFE(YD1_q_b[0]_PORT_B_address, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD1_q_b[0]_PORT_A_write_enable_reg = DFFE(YD1_q_b[0]_PORT_A_write_enable, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_read_enable = VCC;
YD1_q_b[0]_PORT_B_read_enable_reg = DFFE(YD1_q_b[0]_PORT_B_read_enable, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_clock_0 = GLOBAL(A1L28);
YD1_q_b[0]_clock_1 = GLOBAL(A1L28);
YD1_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD1_q_b[0]_PORT_B_data_out = MEMORY(YD1_q_b[0]_PORT_A_data_in_reg, , YD1_q_b[0]_PORT_A_address_reg, YD1_q_b[0]_PORT_B_address_reg, YD1_q_b[0]_PORT_A_write_enable_reg, , , YD1_q_b[0]_PORT_B_read_enable_reg, , , YD1_q_b[0]_clock_0, YD1_q_b[0]_clock_1, YD1_q_b[0]_clock_enable_0, , , , , );
YD1_q_b[9] = YD1_q_b[0]_PORT_B_data_out[9];

--YD1_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8] at M10K_X41_Y7_N0
YD1_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD1_q_b[0]_PORT_A_data_in_reg = DFFE(YD1_q_b[0]_PORT_A_data_in, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD1_q_b[0]_PORT_A_address_reg = DFFE(YD1_q_b[0]_PORT_A_address, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_address = BUS(TD1_D_iw[27], TD1_D_iw[28], TD1_D_iw[29], TD1_D_iw[30], TD1_D_iw[31]);
YD1_q_b[0]_PORT_B_address_reg = DFFE(YD1_q_b[0]_PORT_B_address, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD1_q_b[0]_PORT_A_write_enable_reg = DFFE(YD1_q_b[0]_PORT_A_write_enable, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_read_enable = VCC;
YD1_q_b[0]_PORT_B_read_enable_reg = DFFE(YD1_q_b[0]_PORT_B_read_enable, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_clock_0 = GLOBAL(A1L28);
YD1_q_b[0]_clock_1 = GLOBAL(A1L28);
YD1_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD1_q_b[0]_PORT_B_data_out = MEMORY(YD1_q_b[0]_PORT_A_data_in_reg, , YD1_q_b[0]_PORT_A_address_reg, YD1_q_b[0]_PORT_B_address_reg, YD1_q_b[0]_PORT_A_write_enable_reg, , , YD1_q_b[0]_PORT_B_read_enable_reg, , , YD1_q_b[0]_clock_0, YD1_q_b[0]_clock_1, YD1_q_b[0]_clock_enable_0, , , , , );
YD1_q_b[8] = YD1_q_b[0]_PORT_B_data_out[8];

--YD1_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7] at M10K_X41_Y7_N0
YD1_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD1_q_b[0]_PORT_A_data_in_reg = DFFE(YD1_q_b[0]_PORT_A_data_in, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD1_q_b[0]_PORT_A_address_reg = DFFE(YD1_q_b[0]_PORT_A_address, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_address = BUS(TD1_D_iw[27], TD1_D_iw[28], TD1_D_iw[29], TD1_D_iw[30], TD1_D_iw[31]);
YD1_q_b[0]_PORT_B_address_reg = DFFE(YD1_q_b[0]_PORT_B_address, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD1_q_b[0]_PORT_A_write_enable_reg = DFFE(YD1_q_b[0]_PORT_A_write_enable, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_read_enable = VCC;
YD1_q_b[0]_PORT_B_read_enable_reg = DFFE(YD1_q_b[0]_PORT_B_read_enable, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_clock_0 = GLOBAL(A1L28);
YD1_q_b[0]_clock_1 = GLOBAL(A1L28);
YD1_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD1_q_b[0]_PORT_B_data_out = MEMORY(YD1_q_b[0]_PORT_A_data_in_reg, , YD1_q_b[0]_PORT_A_address_reg, YD1_q_b[0]_PORT_B_address_reg, YD1_q_b[0]_PORT_A_write_enable_reg, , , YD1_q_b[0]_PORT_B_read_enable_reg, , , YD1_q_b[0]_clock_0, YD1_q_b[0]_clock_1, YD1_q_b[0]_clock_enable_0, , , , , );
YD1_q_b[7] = YD1_q_b[0]_PORT_B_data_out[7];

--YD1_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6] at M10K_X41_Y7_N0
YD1_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD1_q_b[0]_PORT_A_data_in_reg = DFFE(YD1_q_b[0]_PORT_A_data_in, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD1_q_b[0]_PORT_A_address_reg = DFFE(YD1_q_b[0]_PORT_A_address, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_address = BUS(TD1_D_iw[27], TD1_D_iw[28], TD1_D_iw[29], TD1_D_iw[30], TD1_D_iw[31]);
YD1_q_b[0]_PORT_B_address_reg = DFFE(YD1_q_b[0]_PORT_B_address, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD1_q_b[0]_PORT_A_write_enable_reg = DFFE(YD1_q_b[0]_PORT_A_write_enable, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_read_enable = VCC;
YD1_q_b[0]_PORT_B_read_enable_reg = DFFE(YD1_q_b[0]_PORT_B_read_enable, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_clock_0 = GLOBAL(A1L28);
YD1_q_b[0]_clock_1 = GLOBAL(A1L28);
YD1_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD1_q_b[0]_PORT_B_data_out = MEMORY(YD1_q_b[0]_PORT_A_data_in_reg, , YD1_q_b[0]_PORT_A_address_reg, YD1_q_b[0]_PORT_B_address_reg, YD1_q_b[0]_PORT_A_write_enable_reg, , , YD1_q_b[0]_PORT_B_read_enable_reg, , , YD1_q_b[0]_clock_0, YD1_q_b[0]_clock_1, YD1_q_b[0]_clock_enable_0, , , , , );
YD1_q_b[6] = YD1_q_b[0]_PORT_B_data_out[6];

--YD1_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5] at M10K_X41_Y7_N0
YD1_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD1_q_b[0]_PORT_A_data_in_reg = DFFE(YD1_q_b[0]_PORT_A_data_in, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD1_q_b[0]_PORT_A_address_reg = DFFE(YD1_q_b[0]_PORT_A_address, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_address = BUS(TD1_D_iw[27], TD1_D_iw[28], TD1_D_iw[29], TD1_D_iw[30], TD1_D_iw[31]);
YD1_q_b[0]_PORT_B_address_reg = DFFE(YD1_q_b[0]_PORT_B_address, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD1_q_b[0]_PORT_A_write_enable_reg = DFFE(YD1_q_b[0]_PORT_A_write_enable, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_read_enable = VCC;
YD1_q_b[0]_PORT_B_read_enable_reg = DFFE(YD1_q_b[0]_PORT_B_read_enable, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_clock_0 = GLOBAL(A1L28);
YD1_q_b[0]_clock_1 = GLOBAL(A1L28);
YD1_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD1_q_b[0]_PORT_B_data_out = MEMORY(YD1_q_b[0]_PORT_A_data_in_reg, , YD1_q_b[0]_PORT_A_address_reg, YD1_q_b[0]_PORT_B_address_reg, YD1_q_b[0]_PORT_A_write_enable_reg, , , YD1_q_b[0]_PORT_B_read_enable_reg, , , YD1_q_b[0]_clock_0, YD1_q_b[0]_clock_1, YD1_q_b[0]_clock_enable_0, , , , , );
YD1_q_b[5] = YD1_q_b[0]_PORT_B_data_out[5];

--YD1_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4] at M10K_X41_Y7_N0
YD1_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD1_q_b[0]_PORT_A_data_in_reg = DFFE(YD1_q_b[0]_PORT_A_data_in, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD1_q_b[0]_PORT_A_address_reg = DFFE(YD1_q_b[0]_PORT_A_address, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_address = BUS(TD1_D_iw[27], TD1_D_iw[28], TD1_D_iw[29], TD1_D_iw[30], TD1_D_iw[31]);
YD1_q_b[0]_PORT_B_address_reg = DFFE(YD1_q_b[0]_PORT_B_address, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD1_q_b[0]_PORT_A_write_enable_reg = DFFE(YD1_q_b[0]_PORT_A_write_enable, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_read_enable = VCC;
YD1_q_b[0]_PORT_B_read_enable_reg = DFFE(YD1_q_b[0]_PORT_B_read_enable, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_clock_0 = GLOBAL(A1L28);
YD1_q_b[0]_clock_1 = GLOBAL(A1L28);
YD1_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD1_q_b[0]_PORT_B_data_out = MEMORY(YD1_q_b[0]_PORT_A_data_in_reg, , YD1_q_b[0]_PORT_A_address_reg, YD1_q_b[0]_PORT_B_address_reg, YD1_q_b[0]_PORT_A_write_enable_reg, , , YD1_q_b[0]_PORT_B_read_enable_reg, , , YD1_q_b[0]_clock_0, YD1_q_b[0]_clock_1, YD1_q_b[0]_clock_enable_0, , , , , );
YD1_q_b[4] = YD1_q_b[0]_PORT_B_data_out[4];

--YD1_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3] at M10K_X41_Y7_N0
YD1_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD1_q_b[0]_PORT_A_data_in_reg = DFFE(YD1_q_b[0]_PORT_A_data_in, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD1_q_b[0]_PORT_A_address_reg = DFFE(YD1_q_b[0]_PORT_A_address, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_address = BUS(TD1_D_iw[27], TD1_D_iw[28], TD1_D_iw[29], TD1_D_iw[30], TD1_D_iw[31]);
YD1_q_b[0]_PORT_B_address_reg = DFFE(YD1_q_b[0]_PORT_B_address, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD1_q_b[0]_PORT_A_write_enable_reg = DFFE(YD1_q_b[0]_PORT_A_write_enable, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_read_enable = VCC;
YD1_q_b[0]_PORT_B_read_enable_reg = DFFE(YD1_q_b[0]_PORT_B_read_enable, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_clock_0 = GLOBAL(A1L28);
YD1_q_b[0]_clock_1 = GLOBAL(A1L28);
YD1_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD1_q_b[0]_PORT_B_data_out = MEMORY(YD1_q_b[0]_PORT_A_data_in_reg, , YD1_q_b[0]_PORT_A_address_reg, YD1_q_b[0]_PORT_B_address_reg, YD1_q_b[0]_PORT_A_write_enable_reg, , , YD1_q_b[0]_PORT_B_read_enable_reg, , , YD1_q_b[0]_clock_0, YD1_q_b[0]_clock_1, YD1_q_b[0]_clock_enable_0, , , , , );
YD1_q_b[3] = YD1_q_b[0]_PORT_B_data_out[3];

--YD1_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2] at M10K_X41_Y7_N0
YD1_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD1_q_b[0]_PORT_A_data_in_reg = DFFE(YD1_q_b[0]_PORT_A_data_in, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD1_q_b[0]_PORT_A_address_reg = DFFE(YD1_q_b[0]_PORT_A_address, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_address = BUS(TD1_D_iw[27], TD1_D_iw[28], TD1_D_iw[29], TD1_D_iw[30], TD1_D_iw[31]);
YD1_q_b[0]_PORT_B_address_reg = DFFE(YD1_q_b[0]_PORT_B_address, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD1_q_b[0]_PORT_A_write_enable_reg = DFFE(YD1_q_b[0]_PORT_A_write_enable, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_read_enable = VCC;
YD1_q_b[0]_PORT_B_read_enable_reg = DFFE(YD1_q_b[0]_PORT_B_read_enable, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_clock_0 = GLOBAL(A1L28);
YD1_q_b[0]_clock_1 = GLOBAL(A1L28);
YD1_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD1_q_b[0]_PORT_B_data_out = MEMORY(YD1_q_b[0]_PORT_A_data_in_reg, , YD1_q_b[0]_PORT_A_address_reg, YD1_q_b[0]_PORT_B_address_reg, YD1_q_b[0]_PORT_A_write_enable_reg, , , YD1_q_b[0]_PORT_B_read_enable_reg, , , YD1_q_b[0]_clock_0, YD1_q_b[0]_clock_1, YD1_q_b[0]_clock_enable_0, , , , , );
YD1_q_b[2] = YD1_q_b[0]_PORT_B_data_out[2];

--YD1_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1] at M10K_X41_Y7_N0
YD1_q_b[0]_PORT_A_data_in = BUS(TD1L852, TD1L856, TD1L857, TD1L858, TD1L859, TD1L860, TD1L861, TD1L862, TD1L863, TD1L864, TD1L865, TD1L866, TD1L867, TD1L868, TD1L869, TD1L870, TD1L871, TD1L872, TD1L873, TD1L874, TD1L875, TD1L876, TD1L877, TD1L878, TD1L879, TD1L880, TD1L881, TD1L882, TD1L883, TD1L884, TD1L885, TD1L886, , , , , , , , );
YD1_q_b[0]_PORT_A_data_in_reg = DFFE(YD1_q_b[0]_PORT_A_data_in, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_A_address = BUS(TD1_R_dst_regnum[0], TD1_R_dst_regnum[1], TD1_R_dst_regnum[2], TD1_R_dst_regnum[3], TD1_R_dst_regnum[4]);
YD1_q_b[0]_PORT_A_address_reg = DFFE(YD1_q_b[0]_PORT_A_address, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_address = BUS(TD1_D_iw[27], TD1_D_iw[28], TD1_D_iw[29], TD1_D_iw[30], TD1_D_iw[31]);
YD1_q_b[0]_PORT_B_address_reg = DFFE(YD1_q_b[0]_PORT_B_address, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_PORT_A_write_enable = TD1_W_rf_wren;
YD1_q_b[0]_PORT_A_write_enable_reg = DFFE(YD1_q_b[0]_PORT_A_write_enable, YD1_q_b[0]_clock_0, , , );
YD1_q_b[0]_PORT_B_read_enable = VCC;
YD1_q_b[0]_PORT_B_read_enable_reg = DFFE(YD1_q_b[0]_PORT_B_read_enable, YD1_q_b[0]_clock_1, , , );
YD1_q_b[0]_clock_0 = GLOBAL(A1L28);
YD1_q_b[0]_clock_1 = GLOBAL(A1L28);
YD1_q_b[0]_clock_enable_0 = TD1_W_rf_wren;
YD1_q_b[0]_PORT_B_data_out = MEMORY(YD1_q_b[0]_PORT_A_data_in_reg, , YD1_q_b[0]_PORT_A_address_reg, YD1_q_b[0]_PORT_B_address_reg, YD1_q_b[0]_PORT_A_write_enable_reg, , , YD1_q_b[0]_PORT_B_read_enable_reg, , , YD1_q_b[0]_clock_0, YD1_q_b[0]_clock_1, YD1_q_b[0]_clock_enable_0, , , , , );
YD1_q_b[1] = YD1_q_b[0]_PORT_B_data_out[1];


--WD1_readdata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[22] at FF_X21_Y6_N1
--register power-up is low

WD1_readdata[22] = DFFEAS(WD1L60, GLOBAL(A1L28),  ,  ,  , XE1_q_a[22],  ,  , !WD1_address[8]);


--WD1_readdata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[23] at FF_X21_Y6_N10
--register power-up is low

WD1_readdata[23] = DFFEAS(WD1L62, GLOBAL(A1L28),  ,  ,  , XE1_q_a[23],  ,  , !WD1_address[8]);


--WD1_readdata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[24] at FF_X21_Y6_N40
--register power-up is low

WD1_readdata[24] = DFFEAS(WD1L64, GLOBAL(A1L28),  ,  ,  , XE1_q_a[24],  ,  , !WD1_address[8]);


--WD1_readdata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[25] at FF_X21_Y6_N34
--register power-up is low

WD1_readdata[25] = DFFEAS(WD1L66, GLOBAL(A1L28),  ,  ,  , XE1_q_a[25],  ,  , !WD1_address[8]);


--WD1_readdata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[26] at FF_X21_Y6_N55
--register power-up is low

WD1_readdata[26] = DFFEAS(WD1L68, GLOBAL(A1L28),  ,  ,  , XE1_q_a[26],  ,  , !WD1_address[8]);


--YB1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~1 at LABCELL_X23_Y4_N39
YB1L2_adder_eqn = ( !QC2_counter_reg_bit[4] ) + ( GND ) + ( YB1L19 );
YB1L2 = SUM(YB1L2_adder_eqn);

--YB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~2 at LABCELL_X23_Y4_N39
YB1L3_adder_eqn = ( !QC2_counter_reg_bit[4] ) + ( GND ) + ( YB1L19 );
YB1L3 = CARRY(YB1L3_adder_eqn);


--YB1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~5 at LABCELL_X23_Y4_N42
YB1L6_adder_eqn = ( !QC2L34Q ) + ( GND ) + ( YB1L3 );
YB1L6 = SUM(YB1L6_adder_eqn);

--YB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~6 at LABCELL_X23_Y4_N42
YB1L7_adder_eqn = ( !QC2L34Q ) + ( GND ) + ( YB1L3 );
YB1L7 = CARRY(YB1L7_adder_eqn);


--YB1L10 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~9 at LABCELL_X23_Y4_N45
YB1L10_adder_eqn = ( !MC2_b_full ) + ( VCC ) + ( YB1L7 );
YB1L10 = SUM(YB1L10_adder_eqn);

--YB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~10 at LABCELL_X23_Y4_N45
YB1L11_adder_eqn = ( !MC2_b_full ) + ( VCC ) + ( YB1L7 );
YB1L11 = CARRY(YB1L11_adder_eqn);


--YB1L14 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~13 at LABCELL_X23_Y4_N48
YB1L14_adder_eqn = ( VCC ) + ( GND ) + ( YB1L11 );
YB1L14 = SUM(YB1L14_adder_eqn);


--YB1L18 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~17 at LABCELL_X23_Y4_N36
YB1L18_adder_eqn = ( !QC2_counter_reg_bit[3] ) + ( GND ) + ( YB1L27 );
YB1L18 = SUM(YB1L18_adder_eqn);

--YB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~18 at LABCELL_X23_Y4_N36
YB1L19_adder_eqn = ( !QC2_counter_reg_bit[3] ) + ( GND ) + ( YB1L27 );
YB1L19 = CARRY(YB1L19_adder_eqn);


--YB1L22 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~21 at LABCELL_X23_Y4_N30
YB1L22_adder_eqn = ( !QC2_counter_reg_bit[0] ) + ( !QC2_counter_reg_bit[1] ) + ( !VCC );
YB1L22 = SUM(YB1L22_adder_eqn);

--YB1L23 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~22 at LABCELL_X23_Y4_N30
YB1L23_adder_eqn = ( !QC2_counter_reg_bit[0] ) + ( !QC2_counter_reg_bit[1] ) + ( !VCC );
YB1L23 = CARRY(YB1L23_adder_eqn);


--YB1L26 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~25 at LABCELL_X23_Y4_N33
YB1L26_adder_eqn = ( !QC2_counter_reg_bit[2] ) + ( GND ) + ( YB1L23 );
YB1L26 = SUM(YB1L26_adder_eqn);

--YB1L27 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~26 at LABCELL_X23_Y4_N33
YB1L27_adder_eqn = ( !QC2_counter_reg_bit[2] ) + ( GND ) + ( YB1L23 );
YB1L27 = CARRY(YB1L27_adder_eqn);


--PE1_sr[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21] at FF_X10_Y6_N20
--register power-up is low

PE1_sr[21] = DFFEAS(PE1L64, GLOBAL(A1L9),  ,  , PE1L43,  ,  , PE1L44,  );


--PE1_sr[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[20] at FF_X10_Y6_N29
--register power-up is low

PE1_sr[20] = DFFEAS(PE1L65, GLOBAL(A1L9),  ,  , PE1L43,  ,  , PE1L44,  );


--YB1L30 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~1 at LABCELL_X24_Y4_N30
YB1L30_adder_eqn = ( !QC1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
YB1L30 = SUM(YB1L30_adder_eqn);

--YB1L31 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~2 at LABCELL_X24_Y4_N30
YB1L31_adder_eqn = ( !QC1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
YB1L31 = CARRY(YB1L31_adder_eqn);


--YB1L34 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~5 at LABCELL_X24_Y4_N33
YB1L34_adder_eqn = ( !QC1_counter_reg_bit[1] ) + ( GND ) + ( YB1L31 );
YB1L34 = SUM(YB1L34_adder_eqn);

--YB1L35 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~6 at LABCELL_X24_Y4_N33
YB1L35_adder_eqn = ( !QC1_counter_reg_bit[1] ) + ( GND ) + ( YB1L31 );
YB1L35 = CARRY(YB1L35_adder_eqn);


--YB1L38 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~9 at LABCELL_X24_Y4_N36
YB1L38_adder_eqn = ( !QC1_counter_reg_bit[2] ) + ( GND ) + ( YB1L35 );
YB1L38 = SUM(YB1L38_adder_eqn);

--YB1L39 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~10 at LABCELL_X24_Y4_N36
YB1L39_adder_eqn = ( !QC1_counter_reg_bit[2] ) + ( GND ) + ( YB1L35 );
YB1L39 = CARRY(YB1L39_adder_eqn);


--YB1L42 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~13 at LABCELL_X24_Y4_N39
YB1L42_adder_eqn = ( !QC1_counter_reg_bit[3] ) + ( GND ) + ( YB1L39 );
YB1L42 = SUM(YB1L42_adder_eqn);

--YB1L43 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~14 at LABCELL_X24_Y4_N39
YB1L43_adder_eqn = ( !QC1_counter_reg_bit[3] ) + ( GND ) + ( YB1L39 );
YB1L43 = CARRY(YB1L43_adder_eqn);


--YB1L46 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~17 at LABCELL_X24_Y4_N42
YB1L46_adder_eqn = ( !QC1_counter_reg_bit[4] ) + ( GND ) + ( YB1L43 );
YB1L46 = SUM(YB1L46_adder_eqn);

--YB1L47 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~18 at LABCELL_X24_Y4_N42
YB1L47_adder_eqn = ( !QC1_counter_reg_bit[4] ) + ( GND ) + ( YB1L43 );
YB1L47 = CARRY(YB1L47_adder_eqn);


--YB1L50 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~21 at LABCELL_X24_Y4_N45
YB1L50_adder_eqn = ( !QC1_counter_reg_bit[5] ) + ( GND ) + ( YB1L47 );
YB1L50 = SUM(YB1L50_adder_eqn);

--YB1L51 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~22 at LABCELL_X24_Y4_N45
YB1L51_adder_eqn = ( !QC1_counter_reg_bit[5] ) + ( GND ) + ( YB1L47 );
YB1L51 = CARRY(YB1L51_adder_eqn);


--YB1L54 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~25 at LABCELL_X24_Y4_N48
YB1L54_adder_eqn = ( !MC1_b_full ) + ( VCC ) + ( YB1L51 );
YB1L54 = SUM(YB1L54_adder_eqn);


--WD1_readdata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[27] at FF_X21_Y6_N4
--register power-up is low

WD1_readdata[27] = DFFEAS(WD1L70, GLOBAL(A1L28),  ,  ,  , XE1_q_a[27],  ,  , !WD1_address[8]);


--WD1_readdata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[28] at FF_X21_Y6_N37
--register power-up is low

WD1_readdata[28] = DFFEAS(WD1L72, GLOBAL(A1L28),  ,  ,  , XE1_q_a[28],  ,  , !WD1_address[8]);


--WD1_readdata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[29] at FF_X21_Y6_N31
--register power-up is low

WD1_readdata[29] = DFFEAS(WD1L74, GLOBAL(A1L28),  ,  ,  , XE1_q_a[29],  ,  , !WD1_address[8]);


--WD1_readdata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[30] at FF_X21_Y6_N7
--register power-up is low

WD1_readdata[30] = DFFEAS(WD1L76, GLOBAL(A1L28),  ,  ,  , XE1_q_a[30],  ,  , !WD1_address[8]);


--WD1_readdata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[31] at FF_X22_Y6_N23
--register power-up is low

WD1_readdata[31] = DFFEAS(WD1L78, GLOBAL(A1L28),  ,  ,  , XE1_q_a[31],  ,  , !WD1_address[8]);


--FC1_count[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7] at FF_X16_Y4_N16
--register power-up is low

FC1_count[7] = AMPP_FUNCTION(A1L9, FC1_count[6], !P1_clr_reg, !R1_state[4], GND, FC1L66);


--PE1_sr[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4] at FF_X12_Y5_N35
--register power-up is low

PE1_sr[4] = DFFEAS(PE1L66, GLOBAL(A1L9),  ,  , PE1L26,  ,  , PE1L25,  );


--BE1_break_readreg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2] at FF_X11_Y6_N14
--register power-up is low

BE1_break_readreg[2] = DFFEAS( , GLOBAL(A1L28),  ,  , BE1L41, NE1_jdo[2],  , BE1L42, VCC);


--LE1_MonDReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2] at FF_X12_Y6_N29
--register power-up is low

LE1_MonDReg[2] = DFFEAS(LE1L56, GLOBAL(A1L28),  ,  , LE1L52, XE1_q_a[2],  , LE1L108, !NE1_take_action_ocimem_b);


--LE1_MonAReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5] at FF_X13_Y6_N40
--register power-up is low

LE1_MonAReg[5] = DFFEAS(LE1L27, GLOBAL(A1L28),  ,  , NE1L69, NE1_jdo[29],  ,  , NE1_take_action_ocimem_a);


--LE1_MonAReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6] at FF_X13_Y6_N43
--register power-up is low

LE1_MonAReg[6] = DFFEAS(LE1L31, GLOBAL(A1L28),  ,  , NE1L69, NE1_jdo[30],  ,  , NE1_take_action_ocimem_a);


--LE1_MonAReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7] at FF_X13_Y6_N46
--register power-up is low

LE1_MonAReg[7] = DFFEAS(LE1L35, GLOBAL(A1L28),  ,  , NE1L69, NE1_jdo[31],  ,  , NE1_take_action_ocimem_a);


--LE1_MonAReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8] at FF_X13_Y6_N50
--register power-up is low

LE1_MonAReg[8] = DFFEAS(LE1L23, GLOBAL(A1L28),  ,  , NE1L69, NE1_jdo[32],  ,  , NE1_take_action_ocimem_a);


--LE1_MonAReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9] at FF_X13_Y6_N52
--register power-up is low

LE1_MonAReg[9] = DFFEAS(LE1L7, GLOBAL(A1L28),  ,  , NE1L69, NE1_jdo[33],  ,  , NE1_take_action_ocimem_a);


--LE1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~9 at LABCELL_X13_Y6_N36
LE1L11_adder_eqn = ( LE1_MonAReg[4] ) + ( GND ) + ( LE1L16 );
LE1L11 = SUM(LE1L11_adder_eqn);

--LE1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~10 at LABCELL_X13_Y6_N36
LE1L12_adder_eqn = ( LE1_MonAReg[4] ) + ( GND ) + ( LE1L16 );
LE1L12 = CARRY(LE1L12_adder_eqn);


--LE1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~13 at LABCELL_X13_Y6_N33
LE1L15_adder_eqn = ( LE1_MonAReg[3] ) + ( GND ) + ( LE1L20 );
LE1L15 = SUM(LE1L15_adder_eqn);

--LE1L16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~14 at LABCELL_X13_Y6_N33
LE1L16_adder_eqn = ( LE1_MonAReg[3] ) + ( GND ) + ( LE1L20 );
LE1L16 = CARRY(LE1L16_adder_eqn);


--LE1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~17 at LABCELL_X13_Y6_N30
LE1L19_adder_eqn = ( LE1_MonAReg[2] ) + ( VCC ) + ( !VCC );
LE1L19 = SUM(LE1L19_adder_eqn);

--LE1L20 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~18 at LABCELL_X13_Y6_N30
LE1L20_adder_eqn = ( LE1_MonAReg[2] ) + ( VCC ) + ( !VCC );
LE1L20 = CARRY(LE1L20_adder_eqn);


--XE1_q_a[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[16] at M10K_X14_Y6_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 20
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XE1_q_a[16]_PORT_A_data_in = BUS(LE1L178, LE1L179, LE1L180, LE1L181, LE1L182, LE1L183, LE1L184, LE1L185, , , LE1L186, LE1L187, LE1L188, LE1L189, LE1L190, LE1L191, LE1L192, LE1L193, , );
XE1_q_a[16]_PORT_A_data_in_reg = DFFE(XE1_q_a[16]_PORT_A_data_in, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_address = BUS(LE1L149, LE1L150, LE1L151, LE1L152, LE1L153, LE1L154, LE1L155, LE1L156);
XE1_q_a[16]_PORT_A_address_reg = DFFE(XE1_q_a[16]_PORT_A_address, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_write_enable = LE1L195;
XE1_q_a[16]_PORT_A_write_enable_reg = DFFE(XE1_q_a[16]_PORT_A_write_enable, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_read_enable = !LE1L195;
XE1_q_a[16]_PORT_A_read_enable_reg = DFFE(XE1_q_a[16]_PORT_A_read_enable, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_byte_mask = BUS(LE1L159, LE1L160);
XE1_q_a[16]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[16]_PORT_A_byte_mask, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_clock_0 = GLOBAL(A1L28);
XE1_q_a[16]_clock_enable_0 = LE1_ociram_reset_req;
XE1_q_a[16]_PORT_A_data_out = MEMORY(XE1_q_a[16]_PORT_A_data_in_reg, , XE1_q_a[16]_PORT_A_address_reg, , XE1_q_a[16]_PORT_A_write_enable_reg, XE1_q_a[16]_PORT_A_read_enable_reg, , , XE1_q_a[16]_PORT_A_byte_mask_reg, , XE1_q_a[16]_clock_0, , XE1_q_a[16]_clock_enable_0, , , , , );
XE1_q_a[16] = XE1_q_a[16]_PORT_A_data_out[0];

--XE1_q_a[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[31] at M10K_X14_Y6_N0
XE1_q_a[16]_PORT_A_data_in = BUS(LE1L178, LE1L179, LE1L180, LE1L181, LE1L182, LE1L183, LE1L184, LE1L185, , , LE1L186, LE1L187, LE1L188, LE1L189, LE1L190, LE1L191, LE1L192, LE1L193, , );
XE1_q_a[16]_PORT_A_data_in_reg = DFFE(XE1_q_a[16]_PORT_A_data_in, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_address = BUS(LE1L149, LE1L150, LE1L151, LE1L152, LE1L153, LE1L154, LE1L155, LE1L156);
XE1_q_a[16]_PORT_A_address_reg = DFFE(XE1_q_a[16]_PORT_A_address, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_write_enable = LE1L195;
XE1_q_a[16]_PORT_A_write_enable_reg = DFFE(XE1_q_a[16]_PORT_A_write_enable, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_read_enable = !LE1L195;
XE1_q_a[16]_PORT_A_read_enable_reg = DFFE(XE1_q_a[16]_PORT_A_read_enable, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_byte_mask = BUS(LE1L159, LE1L160);
XE1_q_a[16]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[16]_PORT_A_byte_mask, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_clock_0 = GLOBAL(A1L28);
XE1_q_a[16]_clock_enable_0 = LE1_ociram_reset_req;
XE1_q_a[16]_PORT_A_data_out = MEMORY(XE1_q_a[16]_PORT_A_data_in_reg, , XE1_q_a[16]_PORT_A_address_reg, , XE1_q_a[16]_PORT_A_write_enable_reg, XE1_q_a[16]_PORT_A_read_enable_reg, , , XE1_q_a[16]_PORT_A_byte_mask_reg, , XE1_q_a[16]_clock_0, , XE1_q_a[16]_clock_enable_0, , , , , );
XE1_q_a[31] = XE1_q_a[16]_PORT_A_data_out[17];

--XE1_q_a[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[30] at M10K_X14_Y6_N0
XE1_q_a[16]_PORT_A_data_in = BUS(LE1L178, LE1L179, LE1L180, LE1L181, LE1L182, LE1L183, LE1L184, LE1L185, , , LE1L186, LE1L187, LE1L188, LE1L189, LE1L190, LE1L191, LE1L192, LE1L193, , );
XE1_q_a[16]_PORT_A_data_in_reg = DFFE(XE1_q_a[16]_PORT_A_data_in, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_address = BUS(LE1L149, LE1L150, LE1L151, LE1L152, LE1L153, LE1L154, LE1L155, LE1L156);
XE1_q_a[16]_PORT_A_address_reg = DFFE(XE1_q_a[16]_PORT_A_address, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_write_enable = LE1L195;
XE1_q_a[16]_PORT_A_write_enable_reg = DFFE(XE1_q_a[16]_PORT_A_write_enable, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_read_enable = !LE1L195;
XE1_q_a[16]_PORT_A_read_enable_reg = DFFE(XE1_q_a[16]_PORT_A_read_enable, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_byte_mask = BUS(LE1L159, LE1L160);
XE1_q_a[16]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[16]_PORT_A_byte_mask, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_clock_0 = GLOBAL(A1L28);
XE1_q_a[16]_clock_enable_0 = LE1_ociram_reset_req;
XE1_q_a[16]_PORT_A_data_out = MEMORY(XE1_q_a[16]_PORT_A_data_in_reg, , XE1_q_a[16]_PORT_A_address_reg, , XE1_q_a[16]_PORT_A_write_enable_reg, XE1_q_a[16]_PORT_A_read_enable_reg, , , XE1_q_a[16]_PORT_A_byte_mask_reg, , XE1_q_a[16]_clock_0, , XE1_q_a[16]_clock_enable_0, , , , , );
XE1_q_a[30] = XE1_q_a[16]_PORT_A_data_out[16];

--XE1_q_a[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[29] at M10K_X14_Y6_N0
XE1_q_a[16]_PORT_A_data_in = BUS(LE1L178, LE1L179, LE1L180, LE1L181, LE1L182, LE1L183, LE1L184, LE1L185, , , LE1L186, LE1L187, LE1L188, LE1L189, LE1L190, LE1L191, LE1L192, LE1L193, , );
XE1_q_a[16]_PORT_A_data_in_reg = DFFE(XE1_q_a[16]_PORT_A_data_in, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_address = BUS(LE1L149, LE1L150, LE1L151, LE1L152, LE1L153, LE1L154, LE1L155, LE1L156);
XE1_q_a[16]_PORT_A_address_reg = DFFE(XE1_q_a[16]_PORT_A_address, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_write_enable = LE1L195;
XE1_q_a[16]_PORT_A_write_enable_reg = DFFE(XE1_q_a[16]_PORT_A_write_enable, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_read_enable = !LE1L195;
XE1_q_a[16]_PORT_A_read_enable_reg = DFFE(XE1_q_a[16]_PORT_A_read_enable, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_byte_mask = BUS(LE1L159, LE1L160);
XE1_q_a[16]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[16]_PORT_A_byte_mask, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_clock_0 = GLOBAL(A1L28);
XE1_q_a[16]_clock_enable_0 = LE1_ociram_reset_req;
XE1_q_a[16]_PORT_A_data_out = MEMORY(XE1_q_a[16]_PORT_A_data_in_reg, , XE1_q_a[16]_PORT_A_address_reg, , XE1_q_a[16]_PORT_A_write_enable_reg, XE1_q_a[16]_PORT_A_read_enable_reg, , , XE1_q_a[16]_PORT_A_byte_mask_reg, , XE1_q_a[16]_clock_0, , XE1_q_a[16]_clock_enable_0, , , , , );
XE1_q_a[29] = XE1_q_a[16]_PORT_A_data_out[15];

--XE1_q_a[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[28] at M10K_X14_Y6_N0
XE1_q_a[16]_PORT_A_data_in = BUS(LE1L178, LE1L179, LE1L180, LE1L181, LE1L182, LE1L183, LE1L184, LE1L185, , , LE1L186, LE1L187, LE1L188, LE1L189, LE1L190, LE1L191, LE1L192, LE1L193, , );
XE1_q_a[16]_PORT_A_data_in_reg = DFFE(XE1_q_a[16]_PORT_A_data_in, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_address = BUS(LE1L149, LE1L150, LE1L151, LE1L152, LE1L153, LE1L154, LE1L155, LE1L156);
XE1_q_a[16]_PORT_A_address_reg = DFFE(XE1_q_a[16]_PORT_A_address, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_write_enable = LE1L195;
XE1_q_a[16]_PORT_A_write_enable_reg = DFFE(XE1_q_a[16]_PORT_A_write_enable, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_read_enable = !LE1L195;
XE1_q_a[16]_PORT_A_read_enable_reg = DFFE(XE1_q_a[16]_PORT_A_read_enable, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_byte_mask = BUS(LE1L159, LE1L160);
XE1_q_a[16]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[16]_PORT_A_byte_mask, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_clock_0 = GLOBAL(A1L28);
XE1_q_a[16]_clock_enable_0 = LE1_ociram_reset_req;
XE1_q_a[16]_PORT_A_data_out = MEMORY(XE1_q_a[16]_PORT_A_data_in_reg, , XE1_q_a[16]_PORT_A_address_reg, , XE1_q_a[16]_PORT_A_write_enable_reg, XE1_q_a[16]_PORT_A_read_enable_reg, , , XE1_q_a[16]_PORT_A_byte_mask_reg, , XE1_q_a[16]_clock_0, , XE1_q_a[16]_clock_enable_0, , , , , );
XE1_q_a[28] = XE1_q_a[16]_PORT_A_data_out[14];

--XE1_q_a[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[27] at M10K_X14_Y6_N0
XE1_q_a[16]_PORT_A_data_in = BUS(LE1L178, LE1L179, LE1L180, LE1L181, LE1L182, LE1L183, LE1L184, LE1L185, , , LE1L186, LE1L187, LE1L188, LE1L189, LE1L190, LE1L191, LE1L192, LE1L193, , );
XE1_q_a[16]_PORT_A_data_in_reg = DFFE(XE1_q_a[16]_PORT_A_data_in, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_address = BUS(LE1L149, LE1L150, LE1L151, LE1L152, LE1L153, LE1L154, LE1L155, LE1L156);
XE1_q_a[16]_PORT_A_address_reg = DFFE(XE1_q_a[16]_PORT_A_address, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_write_enable = LE1L195;
XE1_q_a[16]_PORT_A_write_enable_reg = DFFE(XE1_q_a[16]_PORT_A_write_enable, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_read_enable = !LE1L195;
XE1_q_a[16]_PORT_A_read_enable_reg = DFFE(XE1_q_a[16]_PORT_A_read_enable, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_byte_mask = BUS(LE1L159, LE1L160);
XE1_q_a[16]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[16]_PORT_A_byte_mask, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_clock_0 = GLOBAL(A1L28);
XE1_q_a[16]_clock_enable_0 = LE1_ociram_reset_req;
XE1_q_a[16]_PORT_A_data_out = MEMORY(XE1_q_a[16]_PORT_A_data_in_reg, , XE1_q_a[16]_PORT_A_address_reg, , XE1_q_a[16]_PORT_A_write_enable_reg, XE1_q_a[16]_PORT_A_read_enable_reg, , , XE1_q_a[16]_PORT_A_byte_mask_reg, , XE1_q_a[16]_clock_0, , XE1_q_a[16]_clock_enable_0, , , , , );
XE1_q_a[27] = XE1_q_a[16]_PORT_A_data_out[13];

--XE1_q_a[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[26] at M10K_X14_Y6_N0
XE1_q_a[16]_PORT_A_data_in = BUS(LE1L178, LE1L179, LE1L180, LE1L181, LE1L182, LE1L183, LE1L184, LE1L185, , , LE1L186, LE1L187, LE1L188, LE1L189, LE1L190, LE1L191, LE1L192, LE1L193, , );
XE1_q_a[16]_PORT_A_data_in_reg = DFFE(XE1_q_a[16]_PORT_A_data_in, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_address = BUS(LE1L149, LE1L150, LE1L151, LE1L152, LE1L153, LE1L154, LE1L155, LE1L156);
XE1_q_a[16]_PORT_A_address_reg = DFFE(XE1_q_a[16]_PORT_A_address, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_write_enable = LE1L195;
XE1_q_a[16]_PORT_A_write_enable_reg = DFFE(XE1_q_a[16]_PORT_A_write_enable, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_read_enable = !LE1L195;
XE1_q_a[16]_PORT_A_read_enable_reg = DFFE(XE1_q_a[16]_PORT_A_read_enable, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_byte_mask = BUS(LE1L159, LE1L160);
XE1_q_a[16]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[16]_PORT_A_byte_mask, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_clock_0 = GLOBAL(A1L28);
XE1_q_a[16]_clock_enable_0 = LE1_ociram_reset_req;
XE1_q_a[16]_PORT_A_data_out = MEMORY(XE1_q_a[16]_PORT_A_data_in_reg, , XE1_q_a[16]_PORT_A_address_reg, , XE1_q_a[16]_PORT_A_write_enable_reg, XE1_q_a[16]_PORT_A_read_enable_reg, , , XE1_q_a[16]_PORT_A_byte_mask_reg, , XE1_q_a[16]_clock_0, , XE1_q_a[16]_clock_enable_0, , , , , );
XE1_q_a[26] = XE1_q_a[16]_PORT_A_data_out[12];

--XE1_q_a[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[25] at M10K_X14_Y6_N0
XE1_q_a[16]_PORT_A_data_in = BUS(LE1L178, LE1L179, LE1L180, LE1L181, LE1L182, LE1L183, LE1L184, LE1L185, , , LE1L186, LE1L187, LE1L188, LE1L189, LE1L190, LE1L191, LE1L192, LE1L193, , );
XE1_q_a[16]_PORT_A_data_in_reg = DFFE(XE1_q_a[16]_PORT_A_data_in, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_address = BUS(LE1L149, LE1L150, LE1L151, LE1L152, LE1L153, LE1L154, LE1L155, LE1L156);
XE1_q_a[16]_PORT_A_address_reg = DFFE(XE1_q_a[16]_PORT_A_address, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_write_enable = LE1L195;
XE1_q_a[16]_PORT_A_write_enable_reg = DFFE(XE1_q_a[16]_PORT_A_write_enable, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_read_enable = !LE1L195;
XE1_q_a[16]_PORT_A_read_enable_reg = DFFE(XE1_q_a[16]_PORT_A_read_enable, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_byte_mask = BUS(LE1L159, LE1L160);
XE1_q_a[16]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[16]_PORT_A_byte_mask, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_clock_0 = GLOBAL(A1L28);
XE1_q_a[16]_clock_enable_0 = LE1_ociram_reset_req;
XE1_q_a[16]_PORT_A_data_out = MEMORY(XE1_q_a[16]_PORT_A_data_in_reg, , XE1_q_a[16]_PORT_A_address_reg, , XE1_q_a[16]_PORT_A_write_enable_reg, XE1_q_a[16]_PORT_A_read_enable_reg, , , XE1_q_a[16]_PORT_A_byte_mask_reg, , XE1_q_a[16]_clock_0, , XE1_q_a[16]_clock_enable_0, , , , , );
XE1_q_a[25] = XE1_q_a[16]_PORT_A_data_out[11];

--XE1_q_a[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[24] at M10K_X14_Y6_N0
XE1_q_a[16]_PORT_A_data_in = BUS(LE1L178, LE1L179, LE1L180, LE1L181, LE1L182, LE1L183, LE1L184, LE1L185, , , LE1L186, LE1L187, LE1L188, LE1L189, LE1L190, LE1L191, LE1L192, LE1L193, , );
XE1_q_a[16]_PORT_A_data_in_reg = DFFE(XE1_q_a[16]_PORT_A_data_in, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_address = BUS(LE1L149, LE1L150, LE1L151, LE1L152, LE1L153, LE1L154, LE1L155, LE1L156);
XE1_q_a[16]_PORT_A_address_reg = DFFE(XE1_q_a[16]_PORT_A_address, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_write_enable = LE1L195;
XE1_q_a[16]_PORT_A_write_enable_reg = DFFE(XE1_q_a[16]_PORT_A_write_enable, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_read_enable = !LE1L195;
XE1_q_a[16]_PORT_A_read_enable_reg = DFFE(XE1_q_a[16]_PORT_A_read_enable, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_byte_mask = BUS(LE1L159, LE1L160);
XE1_q_a[16]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[16]_PORT_A_byte_mask, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_clock_0 = GLOBAL(A1L28);
XE1_q_a[16]_clock_enable_0 = LE1_ociram_reset_req;
XE1_q_a[16]_PORT_A_data_out = MEMORY(XE1_q_a[16]_PORT_A_data_in_reg, , XE1_q_a[16]_PORT_A_address_reg, , XE1_q_a[16]_PORT_A_write_enable_reg, XE1_q_a[16]_PORT_A_read_enable_reg, , , XE1_q_a[16]_PORT_A_byte_mask_reg, , XE1_q_a[16]_clock_0, , XE1_q_a[16]_clock_enable_0, , , , , );
XE1_q_a[24] = XE1_q_a[16]_PORT_A_data_out[10];

--XE1_q_a[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[23] at M10K_X14_Y6_N0
XE1_q_a[16]_PORT_A_data_in = BUS(LE1L178, LE1L179, LE1L180, LE1L181, LE1L182, LE1L183, LE1L184, LE1L185, , , LE1L186, LE1L187, LE1L188, LE1L189, LE1L190, LE1L191, LE1L192, LE1L193, , );
XE1_q_a[16]_PORT_A_data_in_reg = DFFE(XE1_q_a[16]_PORT_A_data_in, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_address = BUS(LE1L149, LE1L150, LE1L151, LE1L152, LE1L153, LE1L154, LE1L155, LE1L156);
XE1_q_a[16]_PORT_A_address_reg = DFFE(XE1_q_a[16]_PORT_A_address, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_write_enable = LE1L195;
XE1_q_a[16]_PORT_A_write_enable_reg = DFFE(XE1_q_a[16]_PORT_A_write_enable, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_read_enable = !LE1L195;
XE1_q_a[16]_PORT_A_read_enable_reg = DFFE(XE1_q_a[16]_PORT_A_read_enable, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_byte_mask = BUS(LE1L159, LE1L160);
XE1_q_a[16]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[16]_PORT_A_byte_mask, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_clock_0 = GLOBAL(A1L28);
XE1_q_a[16]_clock_enable_0 = LE1_ociram_reset_req;
XE1_q_a[16]_PORT_A_data_out = MEMORY(XE1_q_a[16]_PORT_A_data_in_reg, , XE1_q_a[16]_PORT_A_address_reg, , XE1_q_a[16]_PORT_A_write_enable_reg, XE1_q_a[16]_PORT_A_read_enable_reg, , , XE1_q_a[16]_PORT_A_byte_mask_reg, , XE1_q_a[16]_clock_0, , XE1_q_a[16]_clock_enable_0, , , , , );
XE1_q_a[23] = XE1_q_a[16]_PORT_A_data_out[7];

--XE1_q_a[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[22] at M10K_X14_Y6_N0
XE1_q_a[16]_PORT_A_data_in = BUS(LE1L178, LE1L179, LE1L180, LE1L181, LE1L182, LE1L183, LE1L184, LE1L185, , , LE1L186, LE1L187, LE1L188, LE1L189, LE1L190, LE1L191, LE1L192, LE1L193, , );
XE1_q_a[16]_PORT_A_data_in_reg = DFFE(XE1_q_a[16]_PORT_A_data_in, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_address = BUS(LE1L149, LE1L150, LE1L151, LE1L152, LE1L153, LE1L154, LE1L155, LE1L156);
XE1_q_a[16]_PORT_A_address_reg = DFFE(XE1_q_a[16]_PORT_A_address, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_write_enable = LE1L195;
XE1_q_a[16]_PORT_A_write_enable_reg = DFFE(XE1_q_a[16]_PORT_A_write_enable, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_read_enable = !LE1L195;
XE1_q_a[16]_PORT_A_read_enable_reg = DFFE(XE1_q_a[16]_PORT_A_read_enable, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_byte_mask = BUS(LE1L159, LE1L160);
XE1_q_a[16]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[16]_PORT_A_byte_mask, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_clock_0 = GLOBAL(A1L28);
XE1_q_a[16]_clock_enable_0 = LE1_ociram_reset_req;
XE1_q_a[16]_PORT_A_data_out = MEMORY(XE1_q_a[16]_PORT_A_data_in_reg, , XE1_q_a[16]_PORT_A_address_reg, , XE1_q_a[16]_PORT_A_write_enable_reg, XE1_q_a[16]_PORT_A_read_enable_reg, , , XE1_q_a[16]_PORT_A_byte_mask_reg, , XE1_q_a[16]_clock_0, , XE1_q_a[16]_clock_enable_0, , , , , );
XE1_q_a[22] = XE1_q_a[16]_PORT_A_data_out[6];

--XE1_q_a[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[21] at M10K_X14_Y6_N0
XE1_q_a[16]_PORT_A_data_in = BUS(LE1L178, LE1L179, LE1L180, LE1L181, LE1L182, LE1L183, LE1L184, LE1L185, , , LE1L186, LE1L187, LE1L188, LE1L189, LE1L190, LE1L191, LE1L192, LE1L193, , );
XE1_q_a[16]_PORT_A_data_in_reg = DFFE(XE1_q_a[16]_PORT_A_data_in, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_address = BUS(LE1L149, LE1L150, LE1L151, LE1L152, LE1L153, LE1L154, LE1L155, LE1L156);
XE1_q_a[16]_PORT_A_address_reg = DFFE(XE1_q_a[16]_PORT_A_address, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_write_enable = LE1L195;
XE1_q_a[16]_PORT_A_write_enable_reg = DFFE(XE1_q_a[16]_PORT_A_write_enable, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_read_enable = !LE1L195;
XE1_q_a[16]_PORT_A_read_enable_reg = DFFE(XE1_q_a[16]_PORT_A_read_enable, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_byte_mask = BUS(LE1L159, LE1L160);
XE1_q_a[16]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[16]_PORT_A_byte_mask, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_clock_0 = GLOBAL(A1L28);
XE1_q_a[16]_clock_enable_0 = LE1_ociram_reset_req;
XE1_q_a[16]_PORT_A_data_out = MEMORY(XE1_q_a[16]_PORT_A_data_in_reg, , XE1_q_a[16]_PORT_A_address_reg, , XE1_q_a[16]_PORT_A_write_enable_reg, XE1_q_a[16]_PORT_A_read_enable_reg, , , XE1_q_a[16]_PORT_A_byte_mask_reg, , XE1_q_a[16]_clock_0, , XE1_q_a[16]_clock_enable_0, , , , , );
XE1_q_a[21] = XE1_q_a[16]_PORT_A_data_out[5];

--XE1_q_a[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[20] at M10K_X14_Y6_N0
XE1_q_a[16]_PORT_A_data_in = BUS(LE1L178, LE1L179, LE1L180, LE1L181, LE1L182, LE1L183, LE1L184, LE1L185, , , LE1L186, LE1L187, LE1L188, LE1L189, LE1L190, LE1L191, LE1L192, LE1L193, , );
XE1_q_a[16]_PORT_A_data_in_reg = DFFE(XE1_q_a[16]_PORT_A_data_in, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_address = BUS(LE1L149, LE1L150, LE1L151, LE1L152, LE1L153, LE1L154, LE1L155, LE1L156);
XE1_q_a[16]_PORT_A_address_reg = DFFE(XE1_q_a[16]_PORT_A_address, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_write_enable = LE1L195;
XE1_q_a[16]_PORT_A_write_enable_reg = DFFE(XE1_q_a[16]_PORT_A_write_enable, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_read_enable = !LE1L195;
XE1_q_a[16]_PORT_A_read_enable_reg = DFFE(XE1_q_a[16]_PORT_A_read_enable, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_byte_mask = BUS(LE1L159, LE1L160);
XE1_q_a[16]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[16]_PORT_A_byte_mask, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_clock_0 = GLOBAL(A1L28);
XE1_q_a[16]_clock_enable_0 = LE1_ociram_reset_req;
XE1_q_a[16]_PORT_A_data_out = MEMORY(XE1_q_a[16]_PORT_A_data_in_reg, , XE1_q_a[16]_PORT_A_address_reg, , XE1_q_a[16]_PORT_A_write_enable_reg, XE1_q_a[16]_PORT_A_read_enable_reg, , , XE1_q_a[16]_PORT_A_byte_mask_reg, , XE1_q_a[16]_clock_0, , XE1_q_a[16]_clock_enable_0, , , , , );
XE1_q_a[20] = XE1_q_a[16]_PORT_A_data_out[4];

--XE1_q_a[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[19] at M10K_X14_Y6_N0
XE1_q_a[16]_PORT_A_data_in = BUS(LE1L178, LE1L179, LE1L180, LE1L181, LE1L182, LE1L183, LE1L184, LE1L185, , , LE1L186, LE1L187, LE1L188, LE1L189, LE1L190, LE1L191, LE1L192, LE1L193, , );
XE1_q_a[16]_PORT_A_data_in_reg = DFFE(XE1_q_a[16]_PORT_A_data_in, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_address = BUS(LE1L149, LE1L150, LE1L151, LE1L152, LE1L153, LE1L154, LE1L155, LE1L156);
XE1_q_a[16]_PORT_A_address_reg = DFFE(XE1_q_a[16]_PORT_A_address, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_write_enable = LE1L195;
XE1_q_a[16]_PORT_A_write_enable_reg = DFFE(XE1_q_a[16]_PORT_A_write_enable, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_read_enable = !LE1L195;
XE1_q_a[16]_PORT_A_read_enable_reg = DFFE(XE1_q_a[16]_PORT_A_read_enable, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_byte_mask = BUS(LE1L159, LE1L160);
XE1_q_a[16]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[16]_PORT_A_byte_mask, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_clock_0 = GLOBAL(A1L28);
XE1_q_a[16]_clock_enable_0 = LE1_ociram_reset_req;
XE1_q_a[16]_PORT_A_data_out = MEMORY(XE1_q_a[16]_PORT_A_data_in_reg, , XE1_q_a[16]_PORT_A_address_reg, , XE1_q_a[16]_PORT_A_write_enable_reg, XE1_q_a[16]_PORT_A_read_enable_reg, , , XE1_q_a[16]_PORT_A_byte_mask_reg, , XE1_q_a[16]_clock_0, , XE1_q_a[16]_clock_enable_0, , , , , );
XE1_q_a[19] = XE1_q_a[16]_PORT_A_data_out[3];

--XE1_q_a[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[18] at M10K_X14_Y6_N0
XE1_q_a[16]_PORT_A_data_in = BUS(LE1L178, LE1L179, LE1L180, LE1L181, LE1L182, LE1L183, LE1L184, LE1L185, , , LE1L186, LE1L187, LE1L188, LE1L189, LE1L190, LE1L191, LE1L192, LE1L193, , );
XE1_q_a[16]_PORT_A_data_in_reg = DFFE(XE1_q_a[16]_PORT_A_data_in, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_address = BUS(LE1L149, LE1L150, LE1L151, LE1L152, LE1L153, LE1L154, LE1L155, LE1L156);
XE1_q_a[16]_PORT_A_address_reg = DFFE(XE1_q_a[16]_PORT_A_address, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_write_enable = LE1L195;
XE1_q_a[16]_PORT_A_write_enable_reg = DFFE(XE1_q_a[16]_PORT_A_write_enable, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_read_enable = !LE1L195;
XE1_q_a[16]_PORT_A_read_enable_reg = DFFE(XE1_q_a[16]_PORT_A_read_enable, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_byte_mask = BUS(LE1L159, LE1L160);
XE1_q_a[16]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[16]_PORT_A_byte_mask, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_clock_0 = GLOBAL(A1L28);
XE1_q_a[16]_clock_enable_0 = LE1_ociram_reset_req;
XE1_q_a[16]_PORT_A_data_out = MEMORY(XE1_q_a[16]_PORT_A_data_in_reg, , XE1_q_a[16]_PORT_A_address_reg, , XE1_q_a[16]_PORT_A_write_enable_reg, XE1_q_a[16]_PORT_A_read_enable_reg, , , XE1_q_a[16]_PORT_A_byte_mask_reg, , XE1_q_a[16]_clock_0, , XE1_q_a[16]_clock_enable_0, , , , , );
XE1_q_a[18] = XE1_q_a[16]_PORT_A_data_out[2];

--XE1_q_a[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[17] at M10K_X14_Y6_N0
XE1_q_a[16]_PORT_A_data_in = BUS(LE1L178, LE1L179, LE1L180, LE1L181, LE1L182, LE1L183, LE1L184, LE1L185, , , LE1L186, LE1L187, LE1L188, LE1L189, LE1L190, LE1L191, LE1L192, LE1L193, , );
XE1_q_a[16]_PORT_A_data_in_reg = DFFE(XE1_q_a[16]_PORT_A_data_in, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_address = BUS(LE1L149, LE1L150, LE1L151, LE1L152, LE1L153, LE1L154, LE1L155, LE1L156);
XE1_q_a[16]_PORT_A_address_reg = DFFE(XE1_q_a[16]_PORT_A_address, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_write_enable = LE1L195;
XE1_q_a[16]_PORT_A_write_enable_reg = DFFE(XE1_q_a[16]_PORT_A_write_enable, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_read_enable = !LE1L195;
XE1_q_a[16]_PORT_A_read_enable_reg = DFFE(XE1_q_a[16]_PORT_A_read_enable, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_PORT_A_byte_mask = BUS(LE1L159, LE1L160);
XE1_q_a[16]_PORT_A_byte_mask_reg = DFFE(XE1_q_a[16]_PORT_A_byte_mask, XE1_q_a[16]_clock_0, , , XE1_q_a[16]_clock_enable_0);
XE1_q_a[16]_clock_0 = GLOBAL(A1L28);
XE1_q_a[16]_clock_enable_0 = LE1_ociram_reset_req;
XE1_q_a[16]_PORT_A_data_out = MEMORY(XE1_q_a[16]_PORT_A_data_in_reg, , XE1_q_a[16]_PORT_A_address_reg, , XE1_q_a[16]_PORT_A_write_enable_reg, XE1_q_a[16]_PORT_A_read_enable_reg, , , XE1_q_a[16]_PORT_A_byte_mask_reg, , XE1_q_a[16]_clock_0, , XE1_q_a[16]_clock_enable_0, , , , , );
XE1_q_a[17] = XE1_q_a[16]_PORT_A_data_out[1];


--PE1_sr[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18] at FF_X10_Y6_N17
--register power-up is low

PE1_sr[18] = DFFEAS(PE1L69, GLOBAL(A1L9),  ,  , PE1L43,  ,  , PE1L44,  );


--BE1_break_readreg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16] at FF_X11_Y5_N16
--register power-up is low

BE1_break_readreg[16] = DFFEAS(BE1L25, GLOBAL(A1L28),  ,  , BE1L41,  ,  , BE1L42,  );


--LE1_MonDReg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16] at FF_X12_Y6_N31
--register power-up is low

LE1_MonDReg[16] = DFFEAS(LE1L85, GLOBAL(A1L28),  ,  , LE1L52, XE1_q_a[16],  , LE1L108, !NE1_take_action_ocimem_b);


--LE1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~21 at LABCELL_X13_Y6_N48
LE1L23_adder_eqn = ( LE1_MonAReg[8] ) + ( GND ) + ( LE1L36 );
LE1L23 = SUM(LE1L23_adder_eqn);

--LE1L24 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~22 at LABCELL_X13_Y6_N48
LE1L24_adder_eqn = ( LE1_MonAReg[8] ) + ( GND ) + ( LE1L36 );
LE1L24 = CARRY(LE1L24_adder_eqn);


--QC1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3 at LABCELL_X24_Y4_N9
QC1_counter_comb_bita3_adder_eqn = ( QC1_counter_reg_bit[3] ) + ( !YB1_fifo_wr ) + ( QC1L11 );
QC1_counter_comb_bita3 = SUM(QC1_counter_comb_bita3_adder_eqn);

--QC1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT at LABCELL_X24_Y4_N9
QC1L15_adder_eqn = ( QC1_counter_reg_bit[3] ) + ( !YB1_fifo_wr ) + ( QC1L11 );
QC1L15 = CARRY(QC1L15_adder_eqn);


--QC1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0 at LABCELL_X24_Y4_N0
QC1_counter_comb_bita0_adder_eqn = ( QC1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QC1_counter_comb_bita0 = SUM(QC1_counter_comb_bita0_adder_eqn);

--QC1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT at LABCELL_X24_Y4_N0
QC1L3_adder_eqn = ( QC1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QC1L3 = CARRY(QC1L3_adder_eqn);


--QC1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2 at LABCELL_X24_Y4_N6
QC1_counter_comb_bita2_adder_eqn = ( QC1_counter_reg_bit[2] ) + ( !YB1_fifo_wr ) + ( QC1L7 );
QC1_counter_comb_bita2 = SUM(QC1_counter_comb_bita2_adder_eqn);

--QC1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT at LABCELL_X24_Y4_N6
QC1L11_adder_eqn = ( QC1_counter_reg_bit[2] ) + ( !YB1_fifo_wr ) + ( QC1L7 );
QC1L11 = CARRY(QC1L11_adder_eqn);


--QC1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1 at LABCELL_X24_Y4_N3
QC1_counter_comb_bita1_adder_eqn = ( QC1_counter_reg_bit[1] ) + ( !YB1_fifo_wr ) + ( QC1L3 );
QC1_counter_comb_bita1 = SUM(QC1_counter_comb_bita1_adder_eqn);

--QC1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT at LABCELL_X24_Y4_N3
QC1L7_adder_eqn = ( QC1_counter_reg_bit[1] ) + ( !YB1_fifo_wr ) + ( QC1L3 );
QC1L7 = CARRY(QC1L7_adder_eqn);


--QC1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5 at LABCELL_X24_Y4_N15
QC1_counter_comb_bita5_adder_eqn = ( QC1_counter_reg_bit[5] ) + ( !YB1_fifo_wr ) + ( QC1L19 );
QC1_counter_comb_bita5 = SUM(QC1_counter_comb_bita5_adder_eqn);


--QC1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4 at LABCELL_X24_Y4_N12
QC1_counter_comb_bita4_adder_eqn = ( QC1_counter_reg_bit[4] ) + ( !YB1_fifo_wr ) + ( QC1L15 );
QC1_counter_comb_bita4 = SUM(QC1_counter_comb_bita4_adder_eqn);

--QC1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT at LABCELL_X24_Y4_N12
QC1L19_adder_eqn = ( QC1_counter_reg_bit[4] ) + ( !YB1_fifo_wr ) + ( QC1L15 );
QC1L19 = CARRY(QC1L19_adder_eqn);


--QC2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0 at LABCELL_X23_Y4_N0
QC2_counter_comb_bita0_adder_eqn = ( QC2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QC2_counter_comb_bita0 = SUM(QC2_counter_comb_bita0_adder_eqn);

--QC2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT at LABCELL_X23_Y4_N0
QC2L3_adder_eqn = ( QC2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QC2L3 = CARRY(QC2L3_adder_eqn);


--PE1_sr[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[22] at FF_X10_Y6_N23
--register power-up is low

PE1_sr[22] = DFFEAS(PE1L70, GLOBAL(A1L9),  ,  , PE1L43,  ,  , PE1L44,  );


--BE1_break_readreg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20] at FF_X11_Y6_N44
--register power-up is low

BE1_break_readreg[20] = DFFEAS( , GLOBAL(A1L28),  ,  , BE1L41, NE1_jdo[20],  , BE1L42, VCC);


--LE1_MonDReg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20] at FF_X12_Y6_N40
--register power-up is low

LE1_MonDReg[20] = DFFEAS(LE1L93, GLOBAL(A1L28),  ,  , LE1L52, XE1_q_a[20],  , LE1L108, !NE1_take_action_ocimem_b);


--BE1_break_readreg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19] at FF_X11_Y6_N26
--register power-up is low

BE1_break_readreg[19] = DFFEAS( , GLOBAL(A1L28),  ,  , BE1L41, NE1_jdo[19],  , BE1L42, VCC);


--LE1_MonDReg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19] at FF_X12_Y6_N22
--register power-up is low

LE1_MonDReg[19] = DFFEAS(LE1L91, GLOBAL(A1L28),  ,  , LE1L52, XE1_q_a[19],  , LE1L108, !NE1_take_action_ocimem_b);


--PE1_sr[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[19] at FF_X10_Y6_N26
--register power-up is low

PE1_sr[19] = DFFEAS(PE1L71, GLOBAL(A1L9),  ,  , PE1L43,  ,  , PE1L44,  );


--LE1_MonDReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3] at FF_X12_Y6_N19
--register power-up is low

LE1_MonDReg[3] = DFFEAS(LE1L58, GLOBAL(A1L28),  ,  , LE1L52, XE1_q_a[3],  , LE1L108, !NE1_take_action_ocimem_b);


--QC2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1 at LABCELL_X23_Y4_N3
QC2_counter_comb_bita1_adder_eqn = ( QC2_counter_reg_bit[1] ) + ( !YB1_wr_rfifo ) + ( QC2L3 );
QC2_counter_comb_bita1 = SUM(QC2_counter_comb_bita1_adder_eqn);

--QC2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT at LABCELL_X23_Y4_N3
QC2L7_adder_eqn = ( QC2_counter_reg_bit[1] ) + ( !YB1_wr_rfifo ) + ( QC2L3 );
QC2L7 = CARRY(QC2L7_adder_eqn);


--QC2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2 at LABCELL_X23_Y4_N6
QC2_counter_comb_bita2_adder_eqn = ( QC2_counter_reg_bit[2] ) + ( !YB1_wr_rfifo ) + ( QC2L7 );
QC2_counter_comb_bita2 = SUM(QC2_counter_comb_bita2_adder_eqn);

--QC2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT at LABCELL_X23_Y4_N6
QC2L11_adder_eqn = ( QC2_counter_reg_bit[2] ) + ( !YB1_wr_rfifo ) + ( QC2L7 );
QC2L11 = CARRY(QC2L11_adder_eqn);


--QC2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3 at LABCELL_X23_Y4_N9
QC2_counter_comb_bita3_adder_eqn = ( QC2_counter_reg_bit[3] ) + ( !YB1_wr_rfifo ) + ( QC2L11 );
QC2_counter_comb_bita3 = SUM(QC2_counter_comb_bita3_adder_eqn);

--QC2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT at LABCELL_X23_Y4_N9
QC2L15_adder_eqn = ( QC2_counter_reg_bit[3] ) + ( !YB1_wr_rfifo ) + ( QC2L11 );
QC2L15 = CARRY(QC2L15_adder_eqn);


--QC2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4 at LABCELL_X23_Y4_N12
QC2_counter_comb_bita4_adder_eqn = ( QC2_counter_reg_bit[4] ) + ( !YB1_wr_rfifo ) + ( QC2L15 );
QC2_counter_comb_bita4 = SUM(QC2_counter_comb_bita4_adder_eqn);

--QC2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT at LABCELL_X23_Y4_N12
QC2L19_adder_eqn = ( QC2_counter_reg_bit[4] ) + ( !YB1_wr_rfifo ) + ( QC2L15 );
QC2L19 = CARRY(QC2L19_adder_eqn);


--QC2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5 at LABCELL_X23_Y4_N15
QC2_counter_comb_bita5_adder_eqn = ( QC2_counter_reg_bit[5] ) + ( !YB1_wr_rfifo ) + ( QC2L19 );
QC2_counter_comb_bita5 = SUM(QC2_counter_comb_bita5_adder_eqn);


--FC1_rdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[0] at M10K_X14_Y4_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 40, Port B Depth: 64, Port B Width: 40
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
FC1_rdata[0] = AMPP_FUNCTION(YB1_fifo_wr, GND, A1L28, A1L28, FC1L25, YB1_rd_wfifo, YB1_fifo_wr, DC1_r_sync_rst, TD1_d_writedata[0], PC2_counter_reg_bit[0], PC2_counter_reg_bit[1], PC2_counter_reg_bit[2], PC2_counter_reg_bit[3], PC2_counter_reg_bit[4], PC2_counter_reg_bit[5], PC1_counter_reg_bit[0], PC1_counter_reg_bit[1], PC1_counter_reg_bit[2], PC1_counter_reg_bit[3], PC1_counter_reg_bit[4], PC1_counter_reg_bit[5], GND, GND, GND, GND, TD1_d_writedata[1], TD1_d_writedata[2], TD1_d_writedata[3], TD1_d_writedata[4], TD1_d_writedata[5], TD1_d_writedata[6], TD1_d_writedata[7]);

--FC1_rdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[7] at M10K_X14_Y4_N0
FC1_rdata[7] = AMPP_FUNCTION(YB1_fifo_wr, GND, A1L28, A1L28, FC1L25, YB1_rd_wfifo, YB1_fifo_wr, DC1_r_sync_rst, TD1_d_writedata[0], PC2_counter_reg_bit[0], PC2_counter_reg_bit[1], PC2_counter_reg_bit[2], PC2_counter_reg_bit[3], PC2_counter_reg_bit[4], PC2_counter_reg_bit[5], PC1_counter_reg_bit[0], PC1_counter_reg_bit[1], PC1_counter_reg_bit[2], PC1_counter_reg_bit[3], PC1_counter_reg_bit[4], PC1_counter_reg_bit[5], GND, GND, GND, GND, TD1_d_writedata[1], TD1_d_writedata[2], TD1_d_writedata[3], TD1_d_writedata[4], TD1_d_writedata[5], TD1_d_writedata[6], TD1_d_writedata[7]);

--FC1_rdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[6] at M10K_X14_Y4_N0
FC1_rdata[6] = AMPP_FUNCTION(YB1_fifo_wr, GND, A1L28, A1L28, FC1L25, YB1_rd_wfifo, YB1_fifo_wr, DC1_r_sync_rst, TD1_d_writedata[0], PC2_counter_reg_bit[0], PC2_counter_reg_bit[1], PC2_counter_reg_bit[2], PC2_counter_reg_bit[3], PC2_counter_reg_bit[4], PC2_counter_reg_bit[5], PC1_counter_reg_bit[0], PC1_counter_reg_bit[1], PC1_counter_reg_bit[2], PC1_counter_reg_bit[3], PC1_counter_reg_bit[4], PC1_counter_reg_bit[5], GND, GND, GND, GND, TD1_d_writedata[1], TD1_d_writedata[2], TD1_d_writedata[3], TD1_d_writedata[4], TD1_d_writedata[5], TD1_d_writedata[6], TD1_d_writedata[7]);

--FC1_rdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[5] at M10K_X14_Y4_N0
FC1_rdata[5] = AMPP_FUNCTION(YB1_fifo_wr, GND, A1L28, A1L28, FC1L25, YB1_rd_wfifo, YB1_fifo_wr, DC1_r_sync_rst, TD1_d_writedata[0], PC2_counter_reg_bit[0], PC2_counter_reg_bit[1], PC2_counter_reg_bit[2], PC2_counter_reg_bit[3], PC2_counter_reg_bit[4], PC2_counter_reg_bit[5], PC1_counter_reg_bit[0], PC1_counter_reg_bit[1], PC1_counter_reg_bit[2], PC1_counter_reg_bit[3], PC1_counter_reg_bit[4], PC1_counter_reg_bit[5], GND, GND, GND, GND, TD1_d_writedata[1], TD1_d_writedata[2], TD1_d_writedata[3], TD1_d_writedata[4], TD1_d_writedata[5], TD1_d_writedata[6], TD1_d_writedata[7]);

--FC1_rdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[4] at M10K_X14_Y4_N0
FC1_rdata[4] = AMPP_FUNCTION(YB1_fifo_wr, GND, A1L28, A1L28, FC1L25, YB1_rd_wfifo, YB1_fifo_wr, DC1_r_sync_rst, TD1_d_writedata[0], PC2_counter_reg_bit[0], PC2_counter_reg_bit[1], PC2_counter_reg_bit[2], PC2_counter_reg_bit[3], PC2_counter_reg_bit[4], PC2_counter_reg_bit[5], PC1_counter_reg_bit[0], PC1_counter_reg_bit[1], PC1_counter_reg_bit[2], PC1_counter_reg_bit[3], PC1_counter_reg_bit[4], PC1_counter_reg_bit[5], GND, GND, GND, GND, TD1_d_writedata[1], TD1_d_writedata[2], TD1_d_writedata[3], TD1_d_writedata[4], TD1_d_writedata[5], TD1_d_writedata[6], TD1_d_writedata[7]);

--FC1_rdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[3] at M10K_X14_Y4_N0
FC1_rdata[3] = AMPP_FUNCTION(YB1_fifo_wr, GND, A1L28, A1L28, FC1L25, YB1_rd_wfifo, YB1_fifo_wr, DC1_r_sync_rst, TD1_d_writedata[0], PC2_counter_reg_bit[0], PC2_counter_reg_bit[1], PC2_counter_reg_bit[2], PC2_counter_reg_bit[3], PC2_counter_reg_bit[4], PC2_counter_reg_bit[5], PC1_counter_reg_bit[0], PC1_counter_reg_bit[1], PC1_counter_reg_bit[2], PC1_counter_reg_bit[3], PC1_counter_reg_bit[4], PC1_counter_reg_bit[5], GND, GND, GND, GND, TD1_d_writedata[1], TD1_d_writedata[2], TD1_d_writedata[3], TD1_d_writedata[4], TD1_d_writedata[5], TD1_d_writedata[6], TD1_d_writedata[7]);

--FC1_rdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[2] at M10K_X14_Y4_N0
FC1_rdata[2] = AMPP_FUNCTION(YB1_fifo_wr, GND, A1L28, A1L28, FC1L25, YB1_rd_wfifo, YB1_fifo_wr, DC1_r_sync_rst, TD1_d_writedata[0], PC2_counter_reg_bit[0], PC2_counter_reg_bit[1], PC2_counter_reg_bit[2], PC2_counter_reg_bit[3], PC2_counter_reg_bit[4], PC2_counter_reg_bit[5], PC1_counter_reg_bit[0], PC1_counter_reg_bit[1], PC1_counter_reg_bit[2], PC1_counter_reg_bit[3], PC1_counter_reg_bit[4], PC1_counter_reg_bit[5], GND, GND, GND, GND, TD1_d_writedata[1], TD1_d_writedata[2], TD1_d_writedata[3], TD1_d_writedata[4], TD1_d_writedata[5], TD1_d_writedata[6], TD1_d_writedata[7]);

--FC1_rdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[1] at M10K_X14_Y4_N0
FC1_rdata[1] = AMPP_FUNCTION(YB1_fifo_wr, GND, A1L28, A1L28, FC1L25, YB1_rd_wfifo, YB1_fifo_wr, DC1_r_sync_rst, TD1_d_writedata[0], PC2_counter_reg_bit[0], PC2_counter_reg_bit[1], PC2_counter_reg_bit[2], PC2_counter_reg_bit[3], PC2_counter_reg_bit[4], PC2_counter_reg_bit[5], PC1_counter_reg_bit[0], PC1_counter_reg_bit[1], PC1_counter_reg_bit[2], PC1_counter_reg_bit[3], PC1_counter_reg_bit[4], PC1_counter_reg_bit[5], GND, GND, GND, GND, TD1_d_writedata[1], TD1_d_writedata[2], TD1_d_writedata[3], TD1_d_writedata[4], TD1_d_writedata[5], TD1_d_writedata[6], TD1_d_writedata[7]);


--FC1_count[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6] at FF_X16_Y4_N19
--register power-up is low

FC1_count[6] = AMPP_FUNCTION(A1L9, FC1L13, !P1_clr_reg, !R1_state[4], FC1L66);


--PE1_sr[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25] at FF_X10_Y6_N59
--register power-up is low

PE1_sr[25] = DFFEAS(PE1L72, GLOBAL(A1L9),  ,  , PE1L43,  ,  , PE1L44,  );


--PE1_sr[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[5] at FF_X12_Y5_N2
--register power-up is low

PE1_sr[5] = DFFEAS(PE1L73, GLOBAL(A1L9),  ,  , PE1L26,  ,  , PE1L25,  );


--BE1_break_readreg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3] at FF_X13_Y5_N1
--register power-up is low

BE1_break_readreg[3] = DFFEAS( , GLOBAL(A1L28),  ,  , BE1L41, NE1_jdo[3],  , BE1L42, VCC);


--LE1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~25 at LABCELL_X13_Y6_N39
LE1L27_adder_eqn = ( LE1_MonAReg[5] ) + ( GND ) + ( LE1L12 );
LE1L27 = SUM(LE1L27_adder_eqn);

--LE1L28 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~26 at LABCELL_X13_Y6_N39
LE1L28_adder_eqn = ( LE1_MonAReg[5] ) + ( GND ) + ( LE1L12 );
LE1L28 = CARRY(LE1L28_adder_eqn);


--LE1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~29 at LABCELL_X13_Y6_N42
LE1L31_adder_eqn = ( LE1_MonAReg[6] ) + ( GND ) + ( LE1L28 );
LE1L31 = SUM(LE1L31_adder_eqn);

--LE1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~30 at LABCELL_X13_Y6_N42
LE1L32_adder_eqn = ( LE1_MonAReg[6] ) + ( GND ) + ( LE1L28 );
LE1L32 = CARRY(LE1L32_adder_eqn);


--LE1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~33 at LABCELL_X13_Y6_N45
LE1L35_adder_eqn = ( LE1_MonAReg[7] ) + ( GND ) + ( LE1L32 );
LE1L35 = SUM(LE1L35_adder_eqn);

--LE1L36 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~34 at LABCELL_X13_Y6_N45
LE1L36_adder_eqn = ( LE1_MonAReg[7] ) + ( GND ) + ( LE1L32 );
LE1L36 = CARRY(LE1L36_adder_eqn);


--PE1_sr[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[28] at FF_X10_Y6_N5
--register power-up is low

PE1_sr[28] = DFFEAS(PE1L74, GLOBAL(A1L9),  ,  , PE1L43,  ,  , PE1L44,  );


--PE1_sr[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[27] at FF_X10_Y6_N2
--register power-up is low

PE1_sr[27] = DFFEAS(PE1L75, GLOBAL(A1L9),  ,  , PE1L43,  ,  , PE1L44,  );


--PE1_sr[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[26] at FF_X10_Y6_N56
--register power-up is low

PE1_sr[26] = DFFEAS(PE1L76, GLOBAL(A1L9),  ,  , PE1L43,  ,  , PE1L44,  );


--LE1_MonDReg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11] at FF_X12_Y6_N1
--register power-up is low

LE1_MonDReg[11] = DFFEAS(LE1L72, GLOBAL(A1L28),  ,  , LE1L52, XE1_q_a[11],  , LE1L108, !NE1_take_action_ocimem_b);


--LE1_MonDReg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13] at FF_X12_Y6_N7
--register power-up is low

LE1_MonDReg[13] = DFFEAS(LE1L75, GLOBAL(A1L28),  ,  , LE1L52, XE1_q_a[13],  , LE1L108, !NE1_take_action_ocimem_b);


--LE1_MonDReg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14] at FF_X12_Y6_N4
--register power-up is low

LE1_MonDReg[14] = DFFEAS(LE1L77, GLOBAL(A1L28),  ,  , LE1L52, XE1_q_a[14],  , LE1L108, !NE1_take_action_ocimem_b);


--LE1_MonDReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6] at FF_X16_Y6_N52
--register power-up is low

LE1_MonDReg[6] = DFFEAS(LE1L62, GLOBAL(A1L28),  ,  , LE1L52, XE1_q_a[6],  , LE1L108, !NE1_take_action_ocimem_b);


--LE1_MonDReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7] at FF_X12_Y6_N13
--register power-up is low

LE1_MonDReg[7] = DFFEAS(LE1L64, GLOBAL(A1L28),  ,  , LE1L52, XE1_q_a[7],  , LE1L108, !NE1_take_action_ocimem_b);


--LE1_MonDReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9] at FF_X12_Y6_N16
--register power-up is low

LE1_MonDReg[9] = DFFEAS(LE1L68, GLOBAL(A1L28),  ,  , LE1L52, XE1_q_a[9],  , LE1L108, !NE1_take_action_ocimem_b);


--LE1_MonDReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10] at FF_X12_Y6_N10
--register power-up is low

LE1_MonDReg[10] = DFFEAS(LE1L70, GLOBAL(A1L28),  ,  , LE1L52, XE1_q_a[10],  , LE1L108, !NE1_take_action_ocimem_b);


--LE1_MonDReg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17] at FF_X12_Y6_N34
--register power-up is low

LE1_MonDReg[17] = DFFEAS(LE1L87, GLOBAL(A1L28),  ,  , LE1L52, XE1_q_a[17],  , LE1L108, !NE1_take_action_ocimem_b);


--LE1_MonDReg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21] at FF_X12_Y6_N37
--register power-up is low

LE1_MonDReg[21] = DFFEAS(LE1L95, GLOBAL(A1L28),  ,  , LE1L52, XE1_q_a[21],  , LE1L108, !NE1_take_action_ocimem_b);


--BE1_break_readreg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17] at FF_X11_Y5_N17
--register power-up is low

BE1_break_readreg[17] = DFFEAS( , GLOBAL(A1L28),  ,  , BE1L41, NE1_jdo[17],  , BE1L42, VCC);


--PC4_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0 at MLABCELL_X25_Y5_N0
PC4_counter_comb_bita0_adder_eqn = ( PC4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PC4_counter_comb_bita0 = SUM(PC4_counter_comb_bita0_adder_eqn);

--PC4L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT at MLABCELL_X25_Y5_N0
PC4L3_adder_eqn = ( PC4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PC4L3 = CARRY(PC4L3_adder_eqn);


--PC4_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1 at MLABCELL_X25_Y5_N3
PC4_counter_comb_bita1_adder_eqn = ( PC4_counter_reg_bit[1] ) + ( GND ) + ( PC4L3 );
PC4_counter_comb_bita1 = SUM(PC4_counter_comb_bita1_adder_eqn);

--PC4L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT at MLABCELL_X25_Y5_N3
PC4L7_adder_eqn = ( PC4_counter_reg_bit[1] ) + ( GND ) + ( PC4L3 );
PC4L7 = CARRY(PC4L7_adder_eqn);


--PC4_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2 at MLABCELL_X25_Y5_N6
PC4_counter_comb_bita2_adder_eqn = ( PC4_counter_reg_bit[2] ) + ( GND ) + ( PC4L7 );
PC4_counter_comb_bita2 = SUM(PC4_counter_comb_bita2_adder_eqn);

--PC4L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT at MLABCELL_X25_Y5_N6
PC4L11_adder_eqn = ( PC4_counter_reg_bit[2] ) + ( GND ) + ( PC4L7 );
PC4L11 = CARRY(PC4L11_adder_eqn);


--PC4_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3 at MLABCELL_X25_Y5_N9
PC4_counter_comb_bita3_adder_eqn = ( PC4_counter_reg_bit[3] ) + ( GND ) + ( PC4L11 );
PC4_counter_comb_bita3 = SUM(PC4_counter_comb_bita3_adder_eqn);

--PC4L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT at MLABCELL_X25_Y5_N9
PC4L15_adder_eqn = ( PC4_counter_reg_bit[3] ) + ( GND ) + ( PC4L11 );
PC4L15 = CARRY(PC4L15_adder_eqn);


--PC4_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4 at MLABCELL_X25_Y5_N12
PC4_counter_comb_bita4_adder_eqn = ( PC4_counter_reg_bit[4] ) + ( GND ) + ( PC4L15 );
PC4_counter_comb_bita4 = SUM(PC4_counter_comb_bita4_adder_eqn);

--PC4L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT at MLABCELL_X25_Y5_N12
PC4L19_adder_eqn = ( PC4_counter_reg_bit[4] ) + ( GND ) + ( PC4L15 );
PC4L19 = CARRY(PC4L19_adder_eqn);


--PC4_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5 at MLABCELL_X25_Y5_N15
PC4_counter_comb_bita5_adder_eqn = ( PC4_counter_reg_bit[5] ) + ( GND ) + ( PC4L19 );
PC4_counter_comb_bita5 = SUM(PC4_counter_comb_bita5_adder_eqn);


--PC3_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0 at MLABCELL_X25_Y5_N30
PC3_counter_comb_bita0_adder_eqn = ( PC3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PC3_counter_comb_bita0 = SUM(PC3_counter_comb_bita0_adder_eqn);

--PC3L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT at MLABCELL_X25_Y5_N30
PC3L3_adder_eqn = ( PC3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PC3L3 = CARRY(PC3L3_adder_eqn);


--PC3_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1 at MLABCELL_X25_Y5_N33
PC3_counter_comb_bita1_adder_eqn = ( PC3_counter_reg_bit[1] ) + ( GND ) + ( PC3L3 );
PC3_counter_comb_bita1 = SUM(PC3_counter_comb_bita1_adder_eqn);

--PC3L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT at MLABCELL_X25_Y5_N33
PC3L7_adder_eqn = ( PC3_counter_reg_bit[1] ) + ( GND ) + ( PC3L3 );
PC3L7 = CARRY(PC3L7_adder_eqn);


--PC3_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2 at MLABCELL_X25_Y5_N36
PC3_counter_comb_bita2_adder_eqn = ( PC3_counter_reg_bit[2] ) + ( GND ) + ( PC3L7 );
PC3_counter_comb_bita2 = SUM(PC3_counter_comb_bita2_adder_eqn);

--PC3L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT at MLABCELL_X25_Y5_N36
PC3L11_adder_eqn = ( PC3_counter_reg_bit[2] ) + ( GND ) + ( PC3L7 );
PC3L11 = CARRY(PC3L11_adder_eqn);


--PC3_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3 at MLABCELL_X25_Y5_N39
PC3_counter_comb_bita3_adder_eqn = ( PC3_counter_reg_bit[3] ) + ( GND ) + ( PC3L11 );
PC3_counter_comb_bita3 = SUM(PC3_counter_comb_bita3_adder_eqn);

--PC3L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT at MLABCELL_X25_Y5_N39
PC3L15_adder_eqn = ( PC3_counter_reg_bit[3] ) + ( GND ) + ( PC3L11 );
PC3L15 = CARRY(PC3L15_adder_eqn);


--PC3_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4 at MLABCELL_X25_Y5_N42
PC3_counter_comb_bita4_adder_eqn = ( PC3_counter_reg_bit[4] ) + ( GND ) + ( PC3L15 );
PC3_counter_comb_bita4 = SUM(PC3_counter_comb_bita4_adder_eqn);

--PC3L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT at MLABCELL_X25_Y5_N42
PC3L19_adder_eqn = ( PC3_counter_reg_bit[4] ) + ( GND ) + ( PC3L15 );
PC3L19 = CARRY(PC3L19_adder_eqn);


--PC3_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5 at MLABCELL_X25_Y5_N45
PC3_counter_comb_bita5_adder_eqn = ( PC3_counter_reg_bit[5] ) + ( GND ) + ( PC3L19 );
PC3_counter_comb_bita5 = SUM(PC3_counter_comb_bita5_adder_eqn);


--LE1_MonDReg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22] at FF_X16_Y6_N44
--register power-up is low

LE1_MonDReg[22] = DFFEAS(LE1L97, GLOBAL(A1L28),  ,  , LE1L52, XE1_q_a[22],  , LE1L108, !NE1_take_action_ocimem_b);


--LE1_MonDReg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23] at FF_X16_Y6_N46
--register power-up is low

LE1_MonDReg[23] = DFFEAS(LE1L99, GLOBAL(A1L28),  ,  , LE1L52, XE1_q_a[23],  , LE1L108, !NE1_take_action_ocimem_b);


--LE1_MonDReg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24] at FF_X16_Y6_N13
--register power-up is low

LE1_MonDReg[24] = DFFEAS(LE1L101, GLOBAL(A1L28),  ,  , LE1L52, XE1_q_a[24],  , LE1L108, !NE1_take_action_ocimem_b);


--LE1_MonDReg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25] at FF_X16_Y6_N16
--register power-up is low

LE1_MonDReg[25] = DFFEAS(LE1L103, GLOBAL(A1L28),  ,  , LE1L52, XE1_q_a[25],  , LE1L108, !NE1_take_action_ocimem_b);


--LE1_MonDReg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26] at FF_X16_Y6_N56
--register power-up is low

LE1_MonDReg[26] = DFFEAS(LE1L106, GLOBAL(A1L28),  ,  , LE1L52, XE1_q_a[26],  , LE1L108, !NE1_take_action_ocimem_b);


--PE1_sr[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[23] at FF_X10_Y6_N32
--register power-up is low

PE1_sr[23] = DFFEAS(PE1L77, GLOBAL(A1L9),  ,  , PE1L43,  ,  , PE1L44,  );


--BE1_break_readreg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21] at FF_X11_Y6_N46
--register power-up is low

BE1_break_readreg[21] = DFFEAS( , GLOBAL(A1L28),  ,  , BE1L41, NE1_jdo[21],  , BE1L42, VCC);


--BE1_break_readreg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18] at FF_X11_Y6_N43
--register power-up is low

BE1_break_readreg[18] = DFFEAS(BE1L28, GLOBAL(A1L28),  ,  , BE1L41,  ,  , BE1L42,  );


--FC1_td_shift[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8] at FF_X15_Y4_N17
--register power-up is low

FC1_td_shift[8] = AMPP_FUNCTION(A1L9, FC1L87, !P1_clr_reg, !R1_state[4], FC1L66);


--LE1_MonDReg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27] at FF_X16_Y6_N59
--register power-up is low

LE1_MonDReg[27] = DFFEAS(LE1L110, GLOBAL(A1L28),  ,  , LE1L52, XE1_q_a[27],  , LE1L108, !NE1_take_action_ocimem_b);


--LE1_MonDReg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28] at FF_X16_Y6_N29
--register power-up is low

LE1_MonDReg[28] = DFFEAS(LE1L112, GLOBAL(A1L28),  ,  , LE1L52, XE1_q_a[28],  , LE1L108, !NE1_take_action_ocimem_b);


--LE1_MonDReg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30] at FF_X16_Y6_N25
--register power-up is low

LE1_MonDReg[30] = DFFEAS(LE1L116, GLOBAL(A1L28),  ,  , LE1L52, XE1_q_a[30],  , LE1L108, !NE1_take_action_ocimem_b);


--LE1_MonDReg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31] at FF_X16_Y6_N49
--register power-up is low

LE1_MonDReg[31] = DFFEAS(LE1L119, GLOBAL(A1L28),  ,  , LE1L52, XE1_q_a[31],  , LE1L108, !NE1_take_action_ocimem_b);


--PC2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0 at LABCELL_X16_Y5_N30
PC2_counter_comb_bita0_adder_eqn = ( PC2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PC2_counter_comb_bita0 = SUM(PC2_counter_comb_bita0_adder_eqn);

--PC2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT at LABCELL_X16_Y5_N30
PC2L3_adder_eqn = ( PC2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PC2L3 = CARRY(PC2L3_adder_eqn);


--PC2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1 at LABCELL_X16_Y5_N33
PC2_counter_comb_bita1_adder_eqn = ( PC2_counter_reg_bit[1] ) + ( GND ) + ( PC2L3 );
PC2_counter_comb_bita1 = SUM(PC2_counter_comb_bita1_adder_eqn);

--PC2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT at LABCELL_X16_Y5_N33
PC2L7_adder_eqn = ( PC2_counter_reg_bit[1] ) + ( GND ) + ( PC2L3 );
PC2L7 = CARRY(PC2L7_adder_eqn);


--PC2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2 at LABCELL_X16_Y5_N36
PC2_counter_comb_bita2_adder_eqn = ( PC2_counter_reg_bit[2] ) + ( GND ) + ( PC2L7 );
PC2_counter_comb_bita2 = SUM(PC2_counter_comb_bita2_adder_eqn);

--PC2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT at LABCELL_X16_Y5_N36
PC2L11_adder_eqn = ( PC2_counter_reg_bit[2] ) + ( GND ) + ( PC2L7 );
PC2L11 = CARRY(PC2L11_adder_eqn);


--PC2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3 at LABCELL_X16_Y5_N39
PC2_counter_comb_bita3_adder_eqn = ( PC2_counter_reg_bit[3] ) + ( GND ) + ( PC2L11 );
PC2_counter_comb_bita3 = SUM(PC2_counter_comb_bita3_adder_eqn);

--PC2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT at LABCELL_X16_Y5_N39
PC2L15_adder_eqn = ( PC2_counter_reg_bit[3] ) + ( GND ) + ( PC2L11 );
PC2L15 = CARRY(PC2L15_adder_eqn);


--PC2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4 at LABCELL_X16_Y5_N42
PC2_counter_comb_bita4_adder_eqn = ( PC2_counter_reg_bit[4] ) + ( GND ) + ( PC2L15 );
PC2_counter_comb_bita4 = SUM(PC2_counter_comb_bita4_adder_eqn);

--PC2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT at LABCELL_X16_Y5_N42
PC2L19_adder_eqn = ( PC2_counter_reg_bit[4] ) + ( GND ) + ( PC2L15 );
PC2L19 = CARRY(PC2L19_adder_eqn);


--PC2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5 at LABCELL_X16_Y5_N45
PC2_counter_comb_bita5_adder_eqn = ( PC2_counter_reg_bit[5] ) + ( GND ) + ( PC2L19 );
PC2_counter_comb_bita5 = SUM(PC2_counter_comb_bita5_adder_eqn);


--PC1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0 at LABCELL_X17_Y4_N30
PC1_counter_comb_bita0_adder_eqn = ( PC1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PC1_counter_comb_bita0 = SUM(PC1_counter_comb_bita0_adder_eqn);

--PC1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT at LABCELL_X17_Y4_N30
PC1L3_adder_eqn = ( PC1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PC1L3 = CARRY(PC1L3_adder_eqn);


--PC1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1 at LABCELL_X17_Y4_N33
PC1_counter_comb_bita1_adder_eqn = ( PC1_counter_reg_bit[1] ) + ( GND ) + ( PC1L3 );
PC1_counter_comb_bita1 = SUM(PC1_counter_comb_bita1_adder_eqn);

--PC1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT at LABCELL_X17_Y4_N33
PC1L7_adder_eqn = ( PC1_counter_reg_bit[1] ) + ( GND ) + ( PC1L3 );
PC1L7 = CARRY(PC1L7_adder_eqn);


--PC1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2 at LABCELL_X17_Y4_N36
PC1_counter_comb_bita2_adder_eqn = ( PC1_counter_reg_bit[2] ) + ( GND ) + ( PC1L7 );
PC1_counter_comb_bita2 = SUM(PC1_counter_comb_bita2_adder_eqn);

--PC1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT at LABCELL_X17_Y4_N36
PC1L11_adder_eqn = ( PC1_counter_reg_bit[2] ) + ( GND ) + ( PC1L7 );
PC1L11 = CARRY(PC1L11_adder_eqn);


--PC1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3 at LABCELL_X17_Y4_N39
PC1_counter_comb_bita3_adder_eqn = ( PC1_counter_reg_bit[3] ) + ( GND ) + ( PC1L11 );
PC1_counter_comb_bita3 = SUM(PC1_counter_comb_bita3_adder_eqn);

--PC1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT at LABCELL_X17_Y4_N39
PC1L15_adder_eqn = ( PC1_counter_reg_bit[3] ) + ( GND ) + ( PC1L11 );
PC1L15 = CARRY(PC1L15_adder_eqn);


--PC1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4 at LABCELL_X17_Y4_N42
PC1_counter_comb_bita4_adder_eqn = ( PC1_counter_reg_bit[4] ) + ( GND ) + ( PC1L15 );
PC1_counter_comb_bita4 = SUM(PC1_counter_comb_bita4_adder_eqn);

--PC1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT at LABCELL_X17_Y4_N42
PC1L19_adder_eqn = ( PC1_counter_reg_bit[4] ) + ( GND ) + ( PC1L15 );
PC1L19 = CARRY(PC1L19_adder_eqn);


--PC1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5 at LABCELL_X17_Y4_N45
PC1_counter_comb_bita5_adder_eqn = ( PC1_counter_reg_bit[5] ) + ( GND ) + ( PC1L19 );
PC1_counter_comb_bita5 = SUM(PC1_counter_comb_bita5_adder_eqn);


--FC1_count[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5] at FF_X16_Y4_N22
--register power-up is low

FC1_count[5] = AMPP_FUNCTION(A1L9, FC1_count[4], !P1_clr_reg, !R1_state[4], GND, FC1L66);


--BE1_break_readreg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24] at FF_X11_Y6_N13
--register power-up is low

BE1_break_readreg[24] = DFFEAS(BE1L37, GLOBAL(A1L28),  ,  , BE1L41,  ,  , BE1L42,  );


--PE1_sr[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[6] at FF_X12_Y5_N5
--register power-up is low

PE1_sr[6] = DFFEAS(PE1L78, GLOBAL(A1L9),  ,  , PE1L26,  ,  , PE1L25,  );


--BE1_break_readreg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4] at FF_X11_Y6_N47
--register power-up is low

BE1_break_readreg[4] = DFFEAS(BE1L7, GLOBAL(A1L28),  ,  , BE1L41,  ,  , BE1L42,  );


--PE1_sr[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[29] at FF_X10_Y6_N50
--register power-up is low

PE1_sr[29] = DFFEAS(PE1L79, GLOBAL(A1L9),  ,  , PE1L43,  ,  , PE1L44,  );


--PE1_sr[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30] at FF_X10_Y6_N53
--register power-up is low

PE1_sr[30] = DFFEAS(PE1L80, GLOBAL(A1L9),  ,  , PE1L43,  ,  , PE1L44,  );


--PE1_sr[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[32] at FF_X17_Y6_N2
--register power-up is low

PE1_sr[32] = DFFEAS(PE1L84, GLOBAL(A1L9),  ,  , PE1L43,  ,  , PE1L44,  );


--BE1_break_readreg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27] at FF_X11_Y6_N28
--register power-up is low

BE1_break_readreg[27] = DFFEAS( , GLOBAL(A1L28),  ,  , BE1L41, NE1_jdo[27],  , BE1L42, VCC);


--BE1_break_readreg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26] at FF_X11_Y6_N11
--register power-up is low

BE1_break_readreg[26] = DFFEAS(BE1L43, GLOBAL(A1L28),  ,  , BE1L41,  ,  , BE1L42,  );


--BE1_break_readreg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25] at FF_X11_Y5_N19
--register power-up is low

BE1_break_readreg[25] = DFFEAS(BE1L39, GLOBAL(A1L28),  ,  , BE1L41,  ,  , BE1L42,  );


--PE1_sr[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16] at FF_X10_Y6_N11
--register power-up is low

PE1_sr[16] = DFFEAS(PE1L86, GLOBAL(A1L9),  ,  , PE1L43,  ,  , PE1L44,  );


--PE1_sr[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[24] at FF_X10_Y6_N35
--register power-up is low

PE1_sr[24] = DFFEAS(PE1L89, GLOBAL(A1L9),  ,  , PE1L43,  ,  , PE1L44,  );


--BE1_break_readreg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22] at FF_X11_Y6_N29
--register power-up is low

BE1_break_readreg[22] = DFFEAS(BE1L33, GLOBAL(A1L28),  ,  , BE1L41,  ,  , BE1L42,  );


--FC1_count[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4] at FF_X15_Y4_N28
--register power-up is low

FC1_count[4] = AMPP_FUNCTION(A1L9, FC1_count[3], !P1_clr_reg, !R1_state[4], GND, FC1L66);


--BE1_break_readreg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5] at FF_X11_Y6_N49
--register power-up is low

BE1_break_readreg[5] = DFFEAS( , GLOBAL(A1L28),  ,  , BE1L41, NE1_jdo[5],  , BE1L42, VCC);


--BE1_break_readreg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28] at FF_X13_Y5_N22
--register power-up is low

BE1_break_readreg[28] = DFFEAS( , GLOBAL(A1L28),  ,  , BE1L41, NE1_jdo[28],  , BE1L42, VCC);


--BE1_break_readreg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29] at FF_X11_Y6_N52
--register power-up is low

BE1_break_readreg[29] = DFFEAS( , GLOBAL(A1L28),  ,  , BE1L41, NE1_jdo[29],  , BE1L42, VCC);


--BE1_break_readreg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30] at FF_X13_Y5_N19
--register power-up is low

BE1_break_readreg[30] = DFFEAS( , GLOBAL(A1L28),  ,  , BE1L41, NE1_jdo[30],  , BE1L42, VCC);


--BE1_break_readreg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31] at FF_X11_Y6_N25
--register power-up is low

BE1_break_readreg[31] = DFFEAS(BE1L49, GLOBAL(A1L28),  ,  , BE1L41,  ,  , BE1L42,  );


--PE1_sr[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14] at FF_X12_Y5_N47
--register power-up is low

PE1_sr[14] = DFFEAS(PE1L90, GLOBAL(A1L9),  ,  , PE1L26,  ,  , PE1L25,  );


--PE1_sr[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8] at FF_X12_Y5_N38
--register power-up is low

PE1_sr[8] = DFFEAS(PE1L93, GLOBAL(A1L9),  ,  , PE1L26,  ,  , PE1L25,  );


--PE1_sr[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[9] at FF_X12_Y5_N20
--register power-up is low

PE1_sr[9] = DFFEAS(PE1L94, GLOBAL(A1L9),  ,  , PE1L26,  ,  , PE1L25,  );


--PE1_sr[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[11] at FF_X12_Y5_N26
--register power-up is low

PE1_sr[11] = DFFEAS(PE1L95, GLOBAL(A1L9),  ,  , PE1L26,  ,  , PE1L25,  );


--PE1_sr[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[10] at FF_X12_Y5_N23
--register power-up is low

PE1_sr[10] = DFFEAS(PE1L96, GLOBAL(A1L9),  ,  , PE1L26,  ,  , PE1L25,  );


--PE1_sr[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[12] at FF_X12_Y5_N29
--register power-up is low

PE1_sr[12] = DFFEAS(PE1L97, GLOBAL(A1L9),  ,  , PE1L26,  ,  , PE1L25,  );


--PE1_sr[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[13] at FF_X12_Y5_N44
--register power-up is low

PE1_sr[13] = DFFEAS(PE1L98, GLOBAL(A1L9),  ,  , PE1L26,  ,  , PE1L25,  );


--BE1_break_readreg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15] at FF_X13_Y5_N49
--register power-up is low

BE1_break_readreg[15] = DFFEAS( , GLOBAL(A1L28),  ,  , BE1L41, NE1_jdo[15],  , BE1L42, VCC);


--BE1_break_readreg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6] at FF_X11_Y5_N5
--register power-up is low

BE1_break_readreg[6] = DFFEAS( , GLOBAL(A1L28),  ,  , BE1L41, NE1_jdo[6],  , BE1L42, VCC);


--BE1_break_readreg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23] at FF_X11_Y6_N17
--register power-up is low

BE1_break_readreg[23] = DFFEAS(BE1L35, GLOBAL(A1L28),  ,  , BE1L41,  ,  , BE1L42,  );


--FC1_count[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3] at FF_X15_Y4_N29
--register power-up is low

FC1_count[3] = AMPP_FUNCTION(A1L9, FC1L9, !P1_clr_reg, !R1_state[4], FC1L66);


--BE1_break_readreg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13] at FF_X13_Y5_N5
--register power-up is low

BE1_break_readreg[13] = DFFEAS( , GLOBAL(A1L28),  ,  , BE1L41, NE1_jdo[13],  , BE1L42, VCC);


--BE1_break_readreg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14] at FF_X11_Y5_N47
--register power-up is low

BE1_break_readreg[14] = DFFEAS( , GLOBAL(A1L28),  ,  , BE1L41, NE1_jdo[14],  , BE1L42, VCC);


--BE1_break_readreg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7] at FF_X13_Y5_N52
--register power-up is low

BE1_break_readreg[7] = DFFEAS(BE1L11, GLOBAL(A1L28),  ,  , BE1L41,  ,  , BE1L42,  );


--BE1_break_readreg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8] at FF_X13_Y5_N44
--register power-up is low

BE1_break_readreg[8] = DFFEAS(BE1L13, GLOBAL(A1L28),  ,  , BE1L41,  ,  , BE1L42,  );


--BE1_break_readreg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10] at FF_X11_Y6_N7
--register power-up is low

BE1_break_readreg[10] = DFFEAS(BE1L17, GLOBAL(A1L28),  ,  , BE1L41,  ,  , BE1L42,  );


--BE1_break_readreg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9] at FF_X13_Y5_N25
--register power-up is low

BE1_break_readreg[9] = DFFEAS(BE1L15, GLOBAL(A1L28),  ,  , BE1L41,  ,  , BE1L42,  );


--BE1_break_readreg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11] at FF_X13_Y5_N46
--register power-up is low

BE1_break_readreg[11] = DFFEAS( , GLOBAL(A1L28),  ,  , BE1L41, NE1_jdo[11],  , BE1L42, VCC);


--BE1_break_readreg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12] at FF_X13_Y5_N28
--register power-up is low

BE1_break_readreg[12] = DFFEAS(BE1L20, GLOBAL(A1L28),  ,  , BE1L41,  ,  , BE1L42,  );


--FC1_count[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2] at FF_X15_Y4_N22
--register power-up is low

FC1_count[2] = AMPP_FUNCTION(A1L9, FC1_count[1], !P1_clr_reg, !R1_state[4], GND, FC1L66);


--LE1L124 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~8 at LABCELL_X13_Y6_N6
LE1L124 = ( !LE1_jtag_ram_rd_d1 & ( (!NE1_take_action_ocimem_b & (((LE1_MonAReg[4] & (!LE1_MonAReg[3] & !LE1L40Q))))) # (NE1_take_action_ocimem_b & (NE1_jdo[32])) ) ) # ( LE1_jtag_ram_rd_d1 & ( (!NE1_take_action_ocimem_b & (((XE1_q_a[29])))) # (NE1_take_action_ocimem_b & (NE1_jdo[32])) ) );


--LE1L128 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~12 at LABCELL_X13_Y6_N0
LE1L128 = ( !LE1_jtag_ram_rd_d1 & ( (!NE1_take_action_ocimem_b & (!LE1L40Q & (!LE1_MonAReg[4] & (LE1_MonAReg[3])))) # (NE1_take_action_ocimem_b & ((((NE1_jdo[21]))))) ) ) # ( LE1_jtag_ram_rd_d1 & ( ((!NE1_take_action_ocimem_b & (XE1_q_a[18])) # (NE1_take_action_ocimem_b & (((NE1_jdo[21]))))) ) );


--LE1L132 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16 at LABCELL_X13_Y6_N18
LE1L132 = ( !LE1_jtag_ram_rd_d1 & ( (!NE1_take_action_ocimem_b & (!LE1L40Q & (!LE1_MonAReg[4] & (!LE1_MonAReg[3])))) # (NE1_take_action_ocimem_b & ((((NE1_jdo[8]))))) ) ) # ( LE1_jtag_ram_rd_d1 & ( ((!NE1_take_action_ocimem_b & (XE1_q_a[5])) # (NE1_take_action_ocimem_b & (((NE1_jdo[8]))))) ) );


--LE1L80 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~20 at LABCELL_X13_Y6_N12
LE1L80 = ( !LE1_jtag_ram_rd_d1 & ( (!NE1_take_action_ocimem_b & (!LE1_MonAReg[3] & (!LE1_MonAReg[4] $ ((LE1_MonAReg[2]))))) # (NE1_take_action_ocimem_b & ((((NE1_jdo[18]))))) ) ) # ( LE1_jtag_ram_rd_d1 & ( (((!NE1_take_action_ocimem_b & (XE1_q_a[15])) # (NE1_take_action_ocimem_b & ((NE1_jdo[18]))))) ) );


--TD1L831 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg_inst_nxt~0 at LABCELL_X27_Y9_N30
TD1L831 = ( !TD1_R_ctrl_break & ( (!TD1L639 & ((((TD1_W_bstatus_reg))))) # (TD1L639 & ((!TD1L273Q & ((!TD1_R_ctrl_wrctl_inst & ((TD1_W_bstatus_reg))) # (TD1_R_ctrl_wrctl_inst & (TD1_E_src1[0])))) # (TD1L273Q & (((TD1_W_bstatus_reg)))))) ) ) # ( TD1_R_ctrl_break & ( (((TD1_W_status_reg_pie))) ) );


--FC1L53 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~1 at LABCELL_X12_Y4_N48
FC1L53 = AMPP_FUNCTION(!J1_splitter_nodes_receive_0[3], !A1L10, !R1_state[3], !P1_virtual_ir_scan_reg, !FC1_state, !R1_state[4], !P1_irf_reg[1][0]);


--TD1L928 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~10 at MLABCELL_X25_Y7_N0
TD1L928 = ( !TD1_av_ld_aligning_data & ( (((TC3L1 & (YE1_q_a[9]))) # (TD1L927)) # (GD1L29) ) ) # ( TD1_av_ld_aligning_data & ( (((!TD1L708 & ((TD1L894))) # (TD1L708 & (TD1L927)))) ) );


--TD1L990 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~12 at LABCELL_X27_Y6_N24
TD1L990 = ( !TD1_av_ld_aligning_data & ( ((!GD1L27) # (((TC3L1 & YE1_q_a[21])) # (TD1L989))) ) ) # ( TD1_av_ld_aligning_data & ( ((!TD1L708 & (TD1L894)) # (TD1L708 & (((TD1L989))))) ) );


--TD1L983 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~16 at MLABCELL_X25_Y7_N30
TD1L983 = ( !TD1_av_ld_aligning_data & ( (((TC3L1 & (YE1_q_a[19]))) # (GD1L29)) # (TD1L982) ) ) # ( TD1_av_ld_aligning_data & ( ((!TD1L708 & (((TD1L894)))) # (TD1L708 & (TD1L982))) ) );


--TD1L978 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~20 at LABCELL_X24_Y7_N12
TD1L978 = ( !TD1_av_ld_aligning_data & ( ((((TC3L1 & YE1_q_a[18])) # (TD1L977))) # (GD1L29) ) ) # ( TD1_av_ld_aligning_data & ( (((!TD1L708 & (TD1L894)) # (TD1L708 & ((TD1L977))))) ) );


--TD1L352 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[1]~3 at MLABCELL_X28_Y7_N24
TD1L352 = ( !TD1_D_iw[7] & ( (!TD1_D_iw[10] & (!TD1_D_iw[9] & (TD1_W_ipending_reg[1] & (TD1L276Q & !TD1_D_iw[6])))) ) ) # ( TD1_D_iw[7] & ( (!TD1_D_iw[10] & (!TD1_D_iw[9] & (TD1_W_ienable_reg[1] & (!TD1L276Q & TD1_D_iw[6])))) ) );


--TD1L971 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~24 at LABCELL_X24_Y7_N30
TD1L971 = ( !TD1_av_ld_aligning_data & ( ((((TC3L1 & YE1_q_a[16])) # (TD1L970)) # (GD1L29)) ) ) # ( TD1_av_ld_aligning_data & ( ((!TD1L708 & (TD1L894)) # (TD1L708 & (((TD1L970))))) ) );


--TD1L955 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~14 at LABCELL_X27_Y6_N42
TD1L955 = ( !TD1_av_ld_aligning_data & ( ((!GD1L27) # (((TC3L1 & YE1_q_a[15])) # (TD1L954))) ) ) # ( TD1_av_ld_aligning_data & ( ((!TD1L708 & (TD1L894)) # (TD1L708 & (((TD1L954))))) ) );


--TD1L950 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~18 at LABCELL_X24_Y7_N0
TD1L950 = ( !TD1_av_ld_aligning_data & ( ((((TC3L1 & YE1_q_a[14])) # (TD1L949))) # (GD1L29) ) ) # ( TD1_av_ld_aligning_data & ( (((!TD1L708 & (TD1L894)) # (TD1L708 & ((TD1L949))))) ) );


--TD1L945 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~22 at LABCELL_X27_Y6_N48
TD1L945 = ( !TD1_av_ld_aligning_data & ( ((((YE1_q_a[13] & TC3L1)) # (TD1L944)) # (GD1L30)) ) ) # ( TD1_av_ld_aligning_data & ( ((!TD1L708 & (TD1L894)) # (TD1L708 & (((TD1L944))))) ) );


--TD1L940 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~26 at MLABCELL_X25_Y7_N12
TD1L940 = ( !TD1_av_ld_aligning_data & ( ((((TC3L1 & YE1_q_a[12])) # (TD1L939)) # (GD1L29)) ) ) # ( TD1_av_ld_aligning_data & ( ((!TD1L708 & (TD1L894)) # (TD1L708 & (((TD1L939))))) ) );


--TD1L933 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~30 at LABCELL_X24_Y7_N6
TD1L933 = ( !TD1_av_ld_aligning_data & ( (((TC3L1 & ((YE1_q_a[10])))) # (GD1L29)) # (TD1L932) ) ) # ( TD1_av_ld_aligning_data & ( ((!TD1L708 & (((TD1L894)))) # (TD1L708 & (TD1L932))) ) );


--WD1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read~0 at MLABCELL_X25_Y6_N48
WD1L83 = ( !WD1_read & ( (XC4L16 & (!XC4_mem_used[1] & (((SC1L11 & VC1_saved_grant[0])) # (VC1L54)))) ) ) # ( WD1_read & ( (((LE1_waitrequest))) ) );


--WD1L134 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write~0 at MLABCELL_X25_Y6_N30
WD1L134 = ( !WD1_write & ( (VC1_saved_grant[0] & (YB1L64 & (!XC4_mem_used[1] & ((VC1L54) # (SC1L11))))) ) ) # ( WD1_write & ( (((LE1_waitrequest))) ) );


--TD1L791 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~1 at LABCELL_X35_Y9_N18
TD1L791 = ( !TD1_D_iw[14] & ( (!TD1_D_iw[13] & (!TD1_D_iw[11] & (!TD1_D_iw[16] & (TD1L593 & TD1_D_iw[12])))) ) ) # ( TD1_D_iw[14] & ( (!TD1_D_iw[13] & (!TD1_D_iw[11] & (TD1_D_iw[15] & (TD1L593 & TD1_D_iw[12])))) ) );


--TD1L852 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[0]~31 at LABCELL_X30_Y7_N24
TD1L852 = ( !TD1_R_ctrl_rd_ctl_reg & ( (!TD1_R_ctrl_ld & ((!TD1_R_ctrl_br_cmp & (((TD1_W_alu_result[0])))) # (TD1_R_ctrl_br_cmp & (((TD1_W_cmp_result)))))) # (TD1_R_ctrl_ld & (((TD1_av_ld_byte0_data[0])))) ) ) # ( TD1_R_ctrl_rd_ctl_reg & ( (!TD1_R_ctrl_ld & ((!TD1_R_ctrl_br_cmp & (((TD1_W_control_rd_data[0])))) # (TD1_R_ctrl_br_cmp & (((TD1_W_cmp_result)))))) # (TD1_R_ctrl_ld & (((TD1_av_ld_byte0_data[0])))) ) );


--AC1L8Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[5] at FF_X30_Y4_N53
--register power-up is low

AC1L8Q = DFFEAS( , GLOBAL(A1L28),  ,  ,  , TD1_W_alu_result[4],  ,  , VCC);


--AC1L9Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[6] at FF_X30_Y4_N26
--register power-up is low

AC1L9Q = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , A1L3,  ,  , VCC);


--AC1L90 is nios_system:u0|custom_ip:my_custom_ip|Registers~69 at LABCELL_X30_Y4_N51
AC1L90 = ( AC1L9Q & ( !AC1L8Q ) ) # ( !AC1L9Q & ( AC1L8Q ) );


--AC1L10Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[7] at FF_X36_Y4_N32
--register power-up is low

AC1L10Q = DFFEAS(AC1L11, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--AC1L3Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[0] at FF_X25_Y4_N13
--register power-up is low

AC1L3Q = DFFEAS(AC1L124, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--AC1L4Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[1] at FF_X31_Y4_N50
--register power-up is low

AC1L4Q = DFFEAS( , GLOBAL(A1L28),  ,  ,  , TD1_W_alu_result[2],  ,  , VCC);


--AC1L5Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[2] at FF_X30_Y4_N20
--register power-up is low

AC1L5Q = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , A1L1,  ,  , VCC);


--AC1L6Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[3] at FF_X30_Y4_N50
--register power-up is low

AC1L6Q = DFFEAS( , GLOBAL(A1L28),  ,  ,  , TD1_W_alu_result[3],  ,  , VCC);


--AC1L7Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[4] at FF_X30_Y4_N23
--register power-up is low

AC1L7Q = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , A1L2,  ,  , VCC);


--AC1L91 is nios_system:u0|custom_ip:my_custom_ip|Registers~70 at LABCELL_X30_Y4_N48
AC1L91 = ( AC1L3Q & ( (!AC1L7Q & (!AC1L6Q & (!AC1L4Q $ (AC1L5Q)))) # (AC1L7Q & (AC1L6Q & (!AC1L4Q $ (AC1L5Q)))) ) );


--AC1L56Q is nios_system:u0|custom_ip:my_custom_ip|Registers~36 at FF_X31_Y6_N43
--register power-up is low

AC1L56Q = DFFEAS(AC1L57, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC1L58Q is nios_system:u0|custom_ip:my_custom_ip|Registers~37 at FF_X36_Y4_N38
--register power-up is low

AC1L58Q = DFFEAS( , GLOBAL(A1L28),  ,  , AC1L126, TD1_d_writedata[0],  ,  , VCC);


--AC1L92 is nios_system:u0|custom_ip:my_custom_ip|Registers~71 at LABCELL_X36_Y4_N36
AC1L92 = ( AC1L58Q & ( AC1L91 & ( (!AC1L90 & (((AC1L10Q)))) # (AC1L90 & (((!AC1L56Q)) # (SD1_ram_block1a0))) ) ) ) # ( !AC1L58Q & ( AC1L91 & ( (!AC1L90 & (((AC1L10Q)))) # (AC1L90 & (SD1_ram_block1a0 & (AC1L56Q))) ) ) ) # ( AC1L58Q & ( !AC1L91 & ( (!AC1L56Q) # (SD1_ram_block1a0) ) ) ) # ( !AC1L58Q & ( !AC1L91 & ( (SD1_ram_block1a0 & AC1L56Q) ) ) );


--AC1L12Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[8] at FF_X27_Y4_N29
--register power-up is low

AC1L12Q = DFFEAS( , GLOBAL(A1L28),  ,  ,  , TD1_d_writedata[1],  ,  , VCC);


--AC1L59Q is nios_system:u0|custom_ip:my_custom_ip|Registers~38 at FF_X27_Y4_N8
--register power-up is low

AC1L59Q = DFFEAS( , GLOBAL(A1L28),  ,  , AC1L126, TD1_d_writedata[1],  ,  , VCC);


--AC1L93 is nios_system:u0|custom_ip:my_custom_ip|Registers~72 at LABCELL_X27_Y4_N6
AC1L93 = ( AC1L59Q & ( AC1L91 & ( (!AC1L90 & (((AC1L12Q)))) # (AC1L90 & (((!AC1L56Q)) # (SD1_ram_block1a1))) ) ) ) # ( !AC1L59Q & ( AC1L91 & ( (!AC1L90 & (((AC1L12Q)))) # (AC1L90 & (SD1_ram_block1a1 & ((AC1L56Q)))) ) ) ) # ( AC1L59Q & ( !AC1L91 & ( (!AC1L56Q) # (SD1_ram_block1a1) ) ) ) # ( !AC1L59Q & ( !AC1L91 & ( (SD1_ram_block1a1 & AC1L56Q) ) ) );


--AC1L13Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[9] at FF_X33_Y4_N26
--register power-up is low

AC1L13Q = DFFEAS( , GLOBAL(A1L28),  ,  ,  , TD1_d_writedata[2],  ,  , VCC);


--AC1L60Q is nios_system:u0|custom_ip:my_custom_ip|Registers~39 at FF_X33_Y4_N20
--register power-up is low

AC1L60Q = DFFEAS( , GLOBAL(A1L28),  ,  , AC1L126, TD1_d_writedata[2],  ,  , VCC);


--AC1L94 is nios_system:u0|custom_ip:my_custom_ip|Registers~73 at LABCELL_X33_Y4_N18
AC1L94 = ( AC1L60Q & ( AC1L13Q & ( ((!AC1L56Q) # ((!AC1L90 & AC1L91))) # (SD1_ram_block1a2) ) ) ) # ( !AC1L60Q & ( AC1L13Q & ( (!SD1_ram_block1a2 & (!AC1L90 & ((AC1L91)))) # (SD1_ram_block1a2 & (((!AC1L90 & AC1L91)) # (AC1L56Q))) ) ) ) # ( AC1L60Q & ( !AC1L13Q & ( (!SD1_ram_block1a2 & (!AC1L56Q & ((!AC1L91) # (AC1L90)))) # (SD1_ram_block1a2 & (((!AC1L91)) # (AC1L90))) ) ) ) # ( !AC1L60Q & ( !AC1L13Q & ( (SD1_ram_block1a2 & (AC1L56Q & ((!AC1L91) # (AC1L90)))) ) ) );


--AC1L14Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[10] at FF_X27_Y4_N28
--register power-up is low

AC1L14Q = DFFEAS(AC1L15, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--AC1L61Q is nios_system:u0|custom_ip:my_custom_ip|Registers~40 at FF_X27_Y4_N38
--register power-up is low

AC1L61Q = DFFEAS( , GLOBAL(A1L28),  ,  , AC1L126, TD1_d_writedata[3],  ,  , VCC);


--AC1L95 is nios_system:u0|custom_ip:my_custom_ip|Registers~74 at LABCELL_X27_Y4_N36
AC1L95 = ( AC1L61Q & ( AC1L91 & ( (!AC1L90 & (((AC1L14Q)))) # (AC1L90 & (((!AC1L56Q)) # (SD1_ram_block1a3))) ) ) ) # ( !AC1L61Q & ( AC1L91 & ( (!AC1L90 & (((AC1L14Q)))) # (AC1L90 & (SD1_ram_block1a3 & (AC1L56Q))) ) ) ) # ( AC1L61Q & ( !AC1L91 & ( (!AC1L56Q) # (SD1_ram_block1a3) ) ) ) # ( !AC1L61Q & ( !AC1L91 & ( (SD1_ram_block1a3 & AC1L56Q) ) ) );


--AC1L16Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[11] at FF_X27_Y4_N25
--register power-up is low

AC1L16Q = DFFEAS( , GLOBAL(A1L28),  ,  ,  , TD1_d_writedata[4],  ,  , VCC);


--AC1L62Q is nios_system:u0|custom_ip:my_custom_ip|Registers~41 at FF_X27_Y4_N44
--register power-up is low

AC1L62Q = DFFEAS( , GLOBAL(A1L28),  ,  , AC1L126, TD1_d_writedata[4],  ,  , VCC);


--AC1L96 is nios_system:u0|custom_ip:my_custom_ip|Registers~75 at LABCELL_X27_Y4_N42
AC1L96 = ( AC1L62Q & ( AC1L56Q & ( (!AC1L91 & (((SD1_ram_block1a4)))) # (AC1L91 & ((!AC1L90 & (AC1L16Q)) # (AC1L90 & ((SD1_ram_block1a4))))) ) ) ) # ( !AC1L62Q & ( AC1L56Q & ( (!AC1L91 & (((SD1_ram_block1a4)))) # (AC1L91 & ((!AC1L90 & (AC1L16Q)) # (AC1L90 & ((SD1_ram_block1a4))))) ) ) ) # ( AC1L62Q & ( !AC1L56Q & ( (!AC1L91) # ((AC1L90) # (AC1L16Q)) ) ) ) # ( !AC1L62Q & ( !AC1L56Q & ( (AC1L91 & (AC1L16Q & !AC1L90)) ) ) );


--AC1L17Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[12] at FF_X33_Y4_N29
--register power-up is low

AC1L17Q = DFFEAS( , GLOBAL(A1L28),  ,  ,  , TD1_d_writedata[5],  ,  , VCC);


--AC1L63Q is nios_system:u0|custom_ip:my_custom_ip|Registers~42 at FF_X33_Y4_N38
--register power-up is low

AC1L63Q = DFFEAS( , GLOBAL(A1L28),  ,  , AC1L126, TD1_d_writedata[5],  ,  , VCC);


--AC1L97 is nios_system:u0|custom_ip:my_custom_ip|Registers~76 at LABCELL_X33_Y4_N36
AC1L97 = ( AC1L63Q & ( AC1L56Q & ( (!AC1L90 & ((!AC1L91 & (SD1_ram_block1a5)) # (AC1L91 & ((AC1L17Q))))) # (AC1L90 & (SD1_ram_block1a5)) ) ) ) # ( !AC1L63Q & ( AC1L56Q & ( (!AC1L90 & ((!AC1L91 & (SD1_ram_block1a5)) # (AC1L91 & ((AC1L17Q))))) # (AC1L90 & (SD1_ram_block1a5)) ) ) ) # ( AC1L63Q & ( !AC1L56Q & ( ((!AC1L91) # (AC1L17Q)) # (AC1L90) ) ) ) # ( !AC1L63Q & ( !AC1L56Q & ( (!AC1L90 & (AC1L17Q & AC1L91)) ) ) );


--AC1L18Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[13] at FF_X27_Y4_N52
--register power-up is low

AC1L18Q = DFFEAS(AC1L19, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--AC1L64Q is nios_system:u0|custom_ip:my_custom_ip|Registers~43 at FF_X27_Y4_N20
--register power-up is low

AC1L64Q = DFFEAS( , GLOBAL(A1L28),  ,  , AC1L126, TD1_d_writedata[6],  ,  , VCC);


--AC1L98 is nios_system:u0|custom_ip:my_custom_ip|Registers~77 at LABCELL_X27_Y4_N18
AC1L98 = ( AC1L64Q & ( AC1L90 & ( (!AC1L56Q) # (SD1_ram_block1a6) ) ) ) # ( !AC1L64Q & ( AC1L90 & ( (AC1L56Q & SD1_ram_block1a6) ) ) ) # ( AC1L64Q & ( !AC1L90 & ( (!AC1L91 & ((!AC1L56Q) # ((SD1_ram_block1a6)))) # (AC1L91 & (((AC1L18Q)))) ) ) ) # ( !AC1L64Q & ( !AC1L90 & ( (!AC1L91 & (AC1L56Q & ((SD1_ram_block1a6)))) # (AC1L91 & (((AC1L18Q)))) ) ) );


--AC1L20Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[14] at FF_X33_Y4_N28
--register power-up is low

AC1L20Q = DFFEAS(AC1L21, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--AC1L65Q is nios_system:u0|custom_ip:my_custom_ip|Registers~44 at FF_X33_Y4_N56
--register power-up is low

AC1L65Q = DFFEAS( , GLOBAL(A1L28),  ,  , AC1L126, TD1_d_writedata[7],  ,  , VCC);


--AC1L99 is nios_system:u0|custom_ip:my_custom_ip|Registers~78 at LABCELL_X33_Y4_N54
AC1L99 = ( AC1L65Q & ( AC1L20Q & ( ((!AC1L56Q) # ((AC1L91 & !AC1L90))) # (SD1_ram_block1a7) ) ) ) # ( !AC1L65Q & ( AC1L20Q & ( (!AC1L91 & (SD1_ram_block1a7 & (AC1L56Q))) # (AC1L91 & ((!AC1L90) # ((SD1_ram_block1a7 & AC1L56Q)))) ) ) ) # ( AC1L65Q & ( !AC1L20Q & ( (!AC1L91 & (((!AC1L56Q)) # (SD1_ram_block1a7))) # (AC1L91 & (AC1L90 & ((!AC1L56Q) # (SD1_ram_block1a7)))) ) ) ) # ( !AC1L65Q & ( !AC1L20Q & ( (SD1_ram_block1a7 & (AC1L56Q & ((!AC1L91) # (AC1L90)))) ) ) );


--AC1L22Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[15] at FF_X36_Y4_N31
--register power-up is low

AC1L22Q = DFFEAS( , GLOBAL(A1L28),  ,  ,  , TD1_d_writedata[8],  ,  , VCC);


--AC1L66Q is nios_system:u0|custom_ip:my_custom_ip|Registers~45 at FF_X36_Y4_N44
--register power-up is low

AC1L66Q = DFFEAS( , GLOBAL(A1L28),  ,  , AC1L126, TD1_d_writedata[8],  ,  , VCC);


--AC1L100 is nios_system:u0|custom_ip:my_custom_ip|Registers~79 at LABCELL_X36_Y4_N42
AC1L100 = ( AC1L66Q & ( AC1L22Q & ( (!AC1L56Q) # (((!AC1L90 & AC1L91)) # (SD1_ram_block1a8)) ) ) ) # ( !AC1L66Q & ( AC1L22Q & ( (!AC1L90 & (((AC1L56Q & SD1_ram_block1a8)) # (AC1L91))) # (AC1L90 & (AC1L56Q & ((SD1_ram_block1a8)))) ) ) ) # ( AC1L66Q & ( !AC1L22Q & ( (!AC1L90 & (!AC1L91 & ((!AC1L56Q) # (SD1_ram_block1a8)))) # (AC1L90 & ((!AC1L56Q) # ((SD1_ram_block1a8)))) ) ) ) # ( !AC1L66Q & ( !AC1L22Q & ( (AC1L56Q & (SD1_ram_block1a8 & ((!AC1L91) # (AC1L90)))) ) ) );


--AC1L23Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[16] at FF_X31_Y4_N53
--register power-up is low

AC1L23Q = DFFEAS( , GLOBAL(A1L28),  ,  ,  , TD1_d_writedata[9],  ,  , VCC);


--AC1L67Q is nios_system:u0|custom_ip:my_custom_ip|Registers~46 at FF_X31_Y4_N8
--register power-up is low

AC1L67Q = DFFEAS( , GLOBAL(A1L28),  ,  , AC1L126, TD1_d_writedata[9],  ,  , VCC);


--AC1L101 is nios_system:u0|custom_ip:my_custom_ip|Registers~80 at LABCELL_X31_Y4_N6
AC1L101 = ( AC1L67Q & ( AC1L90 & ( (!AC1L56Q) # (SD1_ram_block1a9) ) ) ) # ( !AC1L67Q & ( AC1L90 & ( (AC1L56Q & SD1_ram_block1a9) ) ) ) # ( AC1L67Q & ( !AC1L90 & ( (!AC1L91 & (((!AC1L56Q) # (SD1_ram_block1a9)))) # (AC1L91 & (AC1L23Q)) ) ) ) # ( !AC1L67Q & ( !AC1L90 & ( (!AC1L91 & (((AC1L56Q & SD1_ram_block1a9)))) # (AC1L91 & (AC1L23Q)) ) ) );


--A1L1 is address[0]~0 at LABCELL_X30_Y4_N36
A1L1 = ( A1L182 & ( !A1L188 ) );


--A1L2 is address[1]~1 at LABCELL_X30_Y4_N45
A1L2 = (A1L184 & !A1L188);


--A1L3 is address[2]~2 at LABCELL_X30_Y4_N0
A1L3 = ( A1L186 & ( !A1L188 ) );


--AC1L24Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[17] at FF_X33_Y4_N25
--register power-up is low

AC1L24Q = DFFEAS(AC1L25, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--AC1L68Q is nios_system:u0|custom_ip:my_custom_ip|Registers~47 at FF_X33_Y4_N50
--register power-up is low

AC1L68Q = DFFEAS( , GLOBAL(A1L28),  ,  , AC1L126, TD1_d_writedata[10],  ,  , VCC);


--AC1L102 is nios_system:u0|custom_ip:my_custom_ip|Registers~81 at LABCELL_X33_Y4_N48
AC1L102 = ( AC1L68Q & ( AC1L24Q & ( (!AC1L56Q) # (((!AC1L90 & AC1L91)) # (SD1_ram_block1a10)) ) ) ) # ( !AC1L68Q & ( AC1L24Q & ( (!AC1L56Q & (!AC1L90 & ((AC1L91)))) # (AC1L56Q & (((!AC1L90 & AC1L91)) # (SD1_ram_block1a10))) ) ) ) # ( AC1L68Q & ( !AC1L24Q & ( (!AC1L56Q & (((!AC1L91)) # (AC1L90))) # (AC1L56Q & (SD1_ram_block1a10 & ((!AC1L91) # (AC1L90)))) ) ) ) # ( !AC1L68Q & ( !AC1L24Q & ( (AC1L56Q & (SD1_ram_block1a10 & ((!AC1L91) # (AC1L90)))) ) ) );


--AC1L26Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[18] at FF_X27_Y4_N50
--register power-up is low

AC1L26Q = DFFEAS(AC1L27, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--AC1L69Q is nios_system:u0|custom_ip:my_custom_ip|Registers~48 at FF_X27_Y4_N14
--register power-up is low

AC1L69Q = DFFEAS( , GLOBAL(A1L28),  ,  , AC1L126, TD1_d_writedata[11],  ,  , VCC);


--AC1L103 is nios_system:u0|custom_ip:my_custom_ip|Registers~82 at LABCELL_X27_Y4_N12
AC1L103 = ( AC1L69Q & ( AC1L91 & ( (!AC1L90 & (AC1L26Q)) # (AC1L90 & (((!AC1L56Q) # (SD1_ram_block1a11)))) ) ) ) # ( !AC1L69Q & ( AC1L91 & ( (!AC1L90 & (AC1L26Q)) # (AC1L90 & (((SD1_ram_block1a11 & AC1L56Q)))) ) ) ) # ( AC1L69Q & ( !AC1L91 & ( (!AC1L56Q) # (SD1_ram_block1a11) ) ) ) # ( !AC1L69Q & ( !AC1L91 & ( (SD1_ram_block1a11 & AC1L56Q) ) ) );


--AC1L28Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[19] at FF_X27_Y4_N53
--register power-up is low

AC1L28Q = DFFEAS( , GLOBAL(A1L28),  ,  ,  , TD1_d_writedata[12],  ,  , VCC);


--AC1L70Q is nios_system:u0|custom_ip:my_custom_ip|Registers~49 at FF_X27_Y4_N32
--register power-up is low

AC1L70Q = DFFEAS( , GLOBAL(A1L28),  ,  , AC1L126, TD1_d_writedata[12],  ,  , VCC);


--AC1L104 is nios_system:u0|custom_ip:my_custom_ip|Registers~83 at LABCELL_X27_Y4_N30
AC1L104 = ( AC1L70Q & ( AC1L28Q & ( (!AC1L56Q) # (((AC1L91 & !AC1L90)) # (SD1_ram_block1a12)) ) ) ) # ( !AC1L70Q & ( AC1L28Q & ( (!AC1L56Q & (((AC1L91 & !AC1L90)))) # (AC1L56Q & (((AC1L91 & !AC1L90)) # (SD1_ram_block1a12))) ) ) ) # ( AC1L70Q & ( !AC1L28Q & ( (!AC1L56Q & (((!AC1L91) # (AC1L90)))) # (AC1L56Q & (SD1_ram_block1a12 & ((!AC1L91) # (AC1L90)))) ) ) ) # ( !AC1L70Q & ( !AC1L28Q & ( (AC1L56Q & (SD1_ram_block1a12 & ((!AC1L91) # (AC1L90)))) ) ) );


--AC1L29Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[20] at FF_X31_Y3_N53
--register power-up is low

AC1L29Q = DFFEAS(AC1L30, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--AC1L71Q is nios_system:u0|custom_ip:my_custom_ip|Registers~50 at FF_X31_Y3_N32
--register power-up is low

AC1L71Q = DFFEAS( , GLOBAL(A1L28),  ,  , AC1L126, TD1_d_writedata[13],  ,  , VCC);


--AC1L105 is nios_system:u0|custom_ip:my_custom_ip|Registers~84 at LABCELL_X31_Y3_N30
AC1L105 = ( AC1L71Q & ( SD1_ram_block1a13 & ( (!AC1L91) # ((AC1L90) # (AC1L29Q)) ) ) ) # ( !AC1L71Q & ( SD1_ram_block1a13 & ( (!AC1L91 & (AC1L56Q)) # (AC1L91 & ((!AC1L90 & ((AC1L29Q))) # (AC1L90 & (AC1L56Q)))) ) ) ) # ( AC1L71Q & ( !SD1_ram_block1a13 & ( (!AC1L91 & (!AC1L56Q)) # (AC1L91 & ((!AC1L90 & ((AC1L29Q))) # (AC1L90 & (!AC1L56Q)))) ) ) ) # ( !AC1L71Q & ( !SD1_ram_block1a13 & ( (AC1L91 & (AC1L29Q & !AC1L90)) ) ) );


--AC1L31Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[21] at FF_X34_Y4_N28
--register power-up is low

AC1L31Q = DFFEAS(AC1L32, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--AC1L72Q is nios_system:u0|custom_ip:my_custom_ip|Registers~51 at FF_X34_Y4_N56
--register power-up is low

AC1L72Q = DFFEAS( , GLOBAL(A1L28),  ,  , AC1L126, TD1_d_writedata[14],  ,  , VCC);


--AC1L106 is nios_system:u0|custom_ip:my_custom_ip|Registers~85 at MLABCELL_X34_Y4_N54
AC1L106 = ( AC1L72Q & ( AC1L90 & ( (!AC1L56Q) # (SD1_ram_block1a14) ) ) ) # ( !AC1L72Q & ( AC1L90 & ( (AC1L56Q & SD1_ram_block1a14) ) ) ) # ( AC1L72Q & ( !AC1L90 & ( (!AC1L91 & ((!AC1L56Q) # ((SD1_ram_block1a14)))) # (AC1L91 & (((AC1L31Q)))) ) ) ) # ( !AC1L72Q & ( !AC1L90 & ( (!AC1L91 & (AC1L56Q & (SD1_ram_block1a14))) # (AC1L91 & (((AC1L31Q)))) ) ) );


--AC1L33Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[22] at FF_X31_Y3_N50
--register power-up is low

AC1L33Q = DFFEAS(AC1L34, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--AC1L73Q is nios_system:u0|custom_ip:my_custom_ip|Registers~52 at FF_X31_Y3_N38
--register power-up is low

AC1L73Q = DFFEAS( , GLOBAL(A1L28),  ,  , AC1L126, TD1_d_writedata[15],  ,  , VCC);


--AC1L107 is nios_system:u0|custom_ip:my_custom_ip|Registers~86 at LABCELL_X31_Y3_N36
AC1L107 = ( AC1L73Q & ( AC1L33Q & ( (!AC1L56Q) # (((!AC1L90 & AC1L91)) # (SD1_ram_block1a15)) ) ) ) # ( !AC1L73Q & ( AC1L33Q & ( (!AC1L56Q & (!AC1L90 & ((AC1L91)))) # (AC1L56Q & (((!AC1L90 & AC1L91)) # (SD1_ram_block1a15))) ) ) ) # ( AC1L73Q & ( !AC1L33Q & ( (!AC1L56Q & (((!AC1L91)) # (AC1L90))) # (AC1L56Q & (SD1_ram_block1a15 & ((!AC1L91) # (AC1L90)))) ) ) ) # ( !AC1L73Q & ( !AC1L33Q & ( (AC1L56Q & (SD1_ram_block1a15 & ((!AC1L91) # (AC1L90)))) ) ) );


--AC1L35Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[23] at FF_X31_Y3_N49
--register power-up is low

AC1L35Q = DFFEAS( , GLOBAL(A1L28),  ,  ,  , TD1_d_writedata[16],  ,  , VCC);


--AC1L74Q is nios_system:u0|custom_ip:my_custom_ip|Registers~53 at FF_X31_Y3_N56
--register power-up is low

AC1L74Q = DFFEAS( , GLOBAL(A1L28),  ,  , AC1L126, TD1_d_writedata[16],  ,  , VCC);


--AC1L108 is nios_system:u0|custom_ip:my_custom_ip|Registers~87 at LABCELL_X31_Y3_N54
AC1L108 = ( AC1L74Q & ( AC1L90 & ( (!AC1L56Q) # (SD1_ram_block1a16) ) ) ) # ( !AC1L74Q & ( AC1L90 & ( (AC1L56Q & SD1_ram_block1a16) ) ) ) # ( AC1L74Q & ( !AC1L90 & ( (!AC1L91 & ((!AC1L56Q) # ((SD1_ram_block1a16)))) # (AC1L91 & (((AC1L35Q)))) ) ) ) # ( !AC1L74Q & ( !AC1L90 & ( (!AC1L91 & (AC1L56Q & ((SD1_ram_block1a16)))) # (AC1L91 & (((AC1L35Q)))) ) ) );


--AC1L36Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[24] at FF_X31_Y4_N38
--register power-up is low

AC1L36Q = DFFEAS( , GLOBAL(A1L28),  ,  ,  , TD1_d_writedata[17],  ,  , VCC);


--AC1L75Q is nios_system:u0|custom_ip:my_custom_ip|Registers~54 at FF_X31_Y4_N32
--register power-up is low

AC1L75Q = DFFEAS( , GLOBAL(A1L28),  ,  , AC1L126, TD1_d_writedata[17],  ,  , VCC);


--AC1L109 is nios_system:u0|custom_ip:my_custom_ip|Registers~88 at LABCELL_X31_Y4_N30
AC1L109 = ( AC1L75Q & ( AC1L56Q & ( (!AC1L90 & ((!AC1L91 & ((SD1_ram_block1a17))) # (AC1L91 & (AC1L36Q)))) # (AC1L90 & (((SD1_ram_block1a17)))) ) ) ) # ( !AC1L75Q & ( AC1L56Q & ( (!AC1L90 & ((!AC1L91 & ((SD1_ram_block1a17))) # (AC1L91 & (AC1L36Q)))) # (AC1L90 & (((SD1_ram_block1a17)))) ) ) ) # ( AC1L75Q & ( !AC1L56Q & ( ((!AC1L91) # (AC1L36Q)) # (AC1L90) ) ) ) # ( !AC1L75Q & ( !AC1L56Q & ( (!AC1L90 & (AC1L91 & AC1L36Q)) ) ) );


--AC1L37Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[25] at FF_X31_Y4_N41
--register power-up is low

AC1L37Q = DFFEAS( , GLOBAL(A1L28),  ,  ,  , TD1_d_writedata[18],  ,  , VCC);


--AC1L76Q is nios_system:u0|custom_ip:my_custom_ip|Registers~55 at FF_X31_Y4_N2
--register power-up is low

AC1L76Q = DFFEAS( , GLOBAL(A1L28),  ,  , AC1L126, TD1_d_writedata[18],  ,  , VCC);


--AC1L110 is nios_system:u0|custom_ip:my_custom_ip|Registers~89 at LABCELL_X31_Y4_N0
AC1L110 = ( AC1L76Q & ( AC1L90 & ( (!AC1L56Q) # (SD1_ram_block1a18) ) ) ) # ( !AC1L76Q & ( AC1L90 & ( (SD1_ram_block1a18 & AC1L56Q) ) ) ) # ( AC1L76Q & ( !AC1L90 & ( (!AC1L91 & (((!AC1L56Q)) # (SD1_ram_block1a18))) # (AC1L91 & (((AC1L37Q)))) ) ) ) # ( !AC1L76Q & ( !AC1L90 & ( (!AC1L91 & (SD1_ram_block1a18 & (AC1L56Q))) # (AC1L91 & (((AC1L37Q)))) ) ) );


--AC1L38Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[26] at FF_X33_Y4_N31
--register power-up is low

AC1L38Q = DFFEAS(AC1L39, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--AC1L77Q is nios_system:u0|custom_ip:my_custom_ip|Registers~56 at FF_X33_Y4_N2
--register power-up is low

AC1L77Q = DFFEAS( , GLOBAL(A1L28),  ,  , AC1L126, TD1_d_writedata[19],  ,  , VCC);


--AC1L111 is nios_system:u0|custom_ip:my_custom_ip|Registers~90 at LABCELL_X33_Y4_N0
AC1L111 = ( AC1L77Q & ( AC1L56Q & ( (!AC1L90 & ((!AC1L91 & ((SD1_ram_block1a19))) # (AC1L91 & (AC1L38Q)))) # (AC1L90 & (((SD1_ram_block1a19)))) ) ) ) # ( !AC1L77Q & ( AC1L56Q & ( (!AC1L90 & ((!AC1L91 & ((SD1_ram_block1a19))) # (AC1L91 & (AC1L38Q)))) # (AC1L90 & (((SD1_ram_block1a19)))) ) ) ) # ( AC1L77Q & ( !AC1L56Q & ( ((!AC1L91) # (AC1L90)) # (AC1L38Q) ) ) ) # ( !AC1L77Q & ( !AC1L56Q & ( (AC1L38Q & (!AC1L90 & AC1L91)) ) ) );


--AC1L40Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[27] at FF_X33_Y4_N35
--register power-up is low

AC1L40Q = DFFEAS(AC1L41, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--AC1L78Q is nios_system:u0|custom_ip:my_custom_ip|Registers~57 at FF_X33_Y4_N8
--register power-up is low

AC1L78Q = DFFEAS( , GLOBAL(A1L28),  ,  , AC1L126, TD1_d_writedata[20],  ,  , VCC);


--AC1L112 is nios_system:u0|custom_ip:my_custom_ip|Registers~91 at LABCELL_X33_Y4_N6
AC1L112 = ( AC1L78Q & ( AC1L40Q & ( (!AC1L56Q) # (((AC1L91 & !AC1L90)) # (SD1_ram_block1a20)) ) ) ) # ( !AC1L78Q & ( AC1L40Q & ( (!AC1L91 & (((AC1L56Q & SD1_ram_block1a20)))) # (AC1L91 & ((!AC1L90) # ((AC1L56Q & SD1_ram_block1a20)))) ) ) ) # ( AC1L78Q & ( !AC1L40Q & ( (!AC1L91 & (((!AC1L56Q) # (SD1_ram_block1a20)))) # (AC1L91 & (AC1L90 & ((!AC1L56Q) # (SD1_ram_block1a20)))) ) ) ) # ( !AC1L78Q & ( !AC1L40Q & ( (AC1L56Q & (SD1_ram_block1a20 & ((!AC1L91) # (AC1L90)))) ) ) );


--AC1L42Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[28] at FF_X27_Y4_N49
--register power-up is low

AC1L42Q = DFFEAS( , GLOBAL(A1L28),  ,  ,  , TD1_d_writedata[21],  ,  , VCC);


--AC1L79Q is nios_system:u0|custom_ip:my_custom_ip|Registers~58 at FF_X27_Y4_N2
--register power-up is low

AC1L79Q = DFFEAS( , GLOBAL(A1L28),  ,  , AC1L126, TD1_d_writedata[21],  ,  , VCC);


--AC1L113 is nios_system:u0|custom_ip:my_custom_ip|Registers~92 at LABCELL_X27_Y4_N0
AC1L113 = ( AC1L79Q & ( AC1L56Q & ( (!AC1L91 & (SD1_ram_block1a21)) # (AC1L91 & ((!AC1L90 & ((AC1L42Q))) # (AC1L90 & (SD1_ram_block1a21)))) ) ) ) # ( !AC1L79Q & ( AC1L56Q & ( (!AC1L91 & (SD1_ram_block1a21)) # (AC1L91 & ((!AC1L90 & ((AC1L42Q))) # (AC1L90 & (SD1_ram_block1a21)))) ) ) ) # ( AC1L79Q & ( !AC1L56Q & ( (!AC1L91) # ((AC1L90) # (AC1L42Q)) ) ) ) # ( !AC1L79Q & ( !AC1L56Q & ( (AC1L91 & (AC1L42Q & !AC1L90)) ) ) );


--AC1L43Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[29] at FF_X34_Y4_N26
--register power-up is low

AC1L43Q = DFFEAS( , GLOBAL(A1L28),  ,  ,  , TD1_d_writedata[22],  ,  , VCC);


--AC1L80Q is nios_system:u0|custom_ip:my_custom_ip|Registers~59 at FF_X34_Y4_N14
--register power-up is low

AC1L80Q = DFFEAS( , GLOBAL(A1L28),  ,  , AC1L126, TD1_d_writedata[22],  ,  , VCC);


--AC1L114 is nios_system:u0|custom_ip:my_custom_ip|Registers~93 at MLABCELL_X34_Y4_N12
AC1L114 = ( AC1L80Q & ( AC1L90 & ( (!AC1L56Q) # (SD1_ram_block1a22) ) ) ) # ( !AC1L80Q & ( AC1L90 & ( (AC1L56Q & SD1_ram_block1a22) ) ) ) # ( AC1L80Q & ( !AC1L90 & ( (!AC1L91 & (((!AC1L56Q) # (SD1_ram_block1a22)))) # (AC1L91 & (AC1L43Q)) ) ) ) # ( !AC1L80Q & ( !AC1L90 & ( (!AC1L91 & (((AC1L56Q & SD1_ram_block1a22)))) # (AC1L91 & (AC1L43Q)) ) ) );


--AC1L44Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[30] at FF_X31_Y3_N52
--register power-up is low

AC1L44Q = DFFEAS( , GLOBAL(A1L28),  ,  ,  , TD1_d_writedata[23],  ,  , VCC);


--AC1L81Q is nios_system:u0|custom_ip:my_custom_ip|Registers~60 at FF_X31_Y3_N14
--register power-up is low

AC1L81Q = DFFEAS( , GLOBAL(A1L28),  ,  , AC1L126, TD1_d_writedata[23],  ,  , VCC);


--AC1L115 is nios_system:u0|custom_ip:my_custom_ip|Registers~94 at LABCELL_X31_Y3_N12
AC1L115 = ( AC1L81Q & ( AC1L90 & ( (!AC1L56Q) # (SD1_ram_block1a23) ) ) ) # ( !AC1L81Q & ( AC1L90 & ( (SD1_ram_block1a23 & AC1L56Q) ) ) ) # ( AC1L81Q & ( !AC1L90 & ( (!AC1L91 & (((!AC1L56Q)) # (SD1_ram_block1a23))) # (AC1L91 & (((AC1L44Q)))) ) ) ) # ( !AC1L81Q & ( !AC1L90 & ( (!AC1L91 & (SD1_ram_block1a23 & ((AC1L56Q)))) # (AC1L91 & (((AC1L44Q)))) ) ) );


--AC1L45Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[31] at FF_X27_Y4_N26
--register power-up is low

AC1L45Q = DFFEAS(AC1L46, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--AC1L82Q is nios_system:u0|custom_ip:my_custom_ip|Registers~61 at FF_X27_Y4_N56
--register power-up is low

AC1L82Q = DFFEAS( , GLOBAL(A1L28),  ,  , AC1L126, TD1_d_writedata[24],  ,  , VCC);


--AC1L116 is nios_system:u0|custom_ip:my_custom_ip|Registers~95 at LABCELL_X27_Y4_N54
AC1L116 = ( AC1L82Q & ( AC1L91 & ( (!AC1L90 & (((AC1L45Q)))) # (AC1L90 & ((!AC1L56Q) # ((SD1_ram_block1a24)))) ) ) ) # ( !AC1L82Q & ( AC1L91 & ( (!AC1L90 & (((AC1L45Q)))) # (AC1L90 & (AC1L56Q & ((SD1_ram_block1a24)))) ) ) ) # ( AC1L82Q & ( !AC1L91 & ( (!AC1L56Q) # (SD1_ram_block1a24) ) ) ) # ( !AC1L82Q & ( !AC1L91 & ( (AC1L56Q & SD1_ram_block1a24) ) ) );


--AC1L47Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[32] at FF_X31_Y4_N56
--register power-up is low

AC1L47Q = DFFEAS( , GLOBAL(A1L28),  ,  ,  , TD1_d_writedata[25],  ,  , VCC);


--AC1L83Q is nios_system:u0|custom_ip:my_custom_ip|Registers~62 at FF_X31_Y4_N26
--register power-up is low

AC1L83Q = DFFEAS( , GLOBAL(A1L28),  ,  , AC1L126, TD1_d_writedata[25],  ,  , VCC);


--AC1L117 is nios_system:u0|custom_ip:my_custom_ip|Registers~96 at LABCELL_X31_Y4_N24
AC1L117 = ( AC1L83Q & ( AC1L56Q & ( (!AC1L90 & ((!AC1L91 & (SD1_ram_block1a25)) # (AC1L91 & ((AC1L47Q))))) # (AC1L90 & (SD1_ram_block1a25)) ) ) ) # ( !AC1L83Q & ( AC1L56Q & ( (!AC1L90 & ((!AC1L91 & (SD1_ram_block1a25)) # (AC1L91 & ((AC1L47Q))))) # (AC1L90 & (SD1_ram_block1a25)) ) ) ) # ( AC1L83Q & ( !AC1L56Q & ( ((!AC1L91) # (AC1L47Q)) # (AC1L90) ) ) ) # ( !AC1L83Q & ( !AC1L56Q & ( (!AC1L90 & (AC1L47Q & AC1L91)) ) ) );


--AC1L48Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[33] at FF_X31_Y4_N44
--register power-up is low

AC1L48Q = DFFEAS( , GLOBAL(A1L28),  ,  ,  , TD1_d_writedata[26],  ,  , VCC);


--AC1L84Q is nios_system:u0|custom_ip:my_custom_ip|Registers~63 at FF_X31_Y4_N14
--register power-up is low

AC1L84Q = DFFEAS( , GLOBAL(A1L28),  ,  , AC1L126, TD1_d_writedata[26],  ,  , VCC);


--AC1L118 is nios_system:u0|custom_ip:my_custom_ip|Registers~97 at LABCELL_X31_Y4_N12
AC1L118 = ( AC1L84Q & ( AC1L90 & ( (!AC1L56Q) # (SD1_ram_block1a26) ) ) ) # ( !AC1L84Q & ( AC1L90 & ( (SD1_ram_block1a26 & AC1L56Q) ) ) ) # ( AC1L84Q & ( !AC1L90 & ( (!AC1L91 & (((!AC1L56Q)) # (SD1_ram_block1a26))) # (AC1L91 & (((AC1L48Q)))) ) ) ) # ( !AC1L84Q & ( !AC1L90 & ( (!AC1L91 & (SD1_ram_block1a26 & (AC1L56Q))) # (AC1L91 & (((AC1L48Q)))) ) ) );


--AC1L49Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[34] at FF_X33_Y4_N32
--register power-up is low

AC1L49Q = DFFEAS( , GLOBAL(A1L28),  ,  ,  , TD1_d_writedata[27],  ,  , VCC);


--AC1L85Q is nios_system:u0|custom_ip:my_custom_ip|Registers~64 at FF_X33_Y4_N14
--register power-up is low

AC1L85Q = DFFEAS( , GLOBAL(A1L28),  ,  , AC1L126, TD1_d_writedata[27],  ,  , VCC);


--AC1L119 is nios_system:u0|custom_ip:my_custom_ip|Registers~98 at LABCELL_X33_Y4_N12
AC1L119 = ( AC1L85Q & ( AC1L49Q & ( ((!AC1L56Q) # ((AC1L91 & !AC1L90))) # (SD1_ram_block1a27) ) ) ) # ( !AC1L85Q & ( AC1L49Q & ( (!AC1L91 & (SD1_ram_block1a27 & (AC1L56Q))) # (AC1L91 & ((!AC1L90) # ((SD1_ram_block1a27 & AC1L56Q)))) ) ) ) # ( AC1L85Q & ( !AC1L49Q & ( (!AC1L91 & (((!AC1L56Q)) # (SD1_ram_block1a27))) # (AC1L91 & (AC1L90 & ((!AC1L56Q) # (SD1_ram_block1a27)))) ) ) ) # ( !AC1L85Q & ( !AC1L49Q & ( (SD1_ram_block1a27 & (AC1L56Q & ((!AC1L91) # (AC1L90)))) ) ) );


--AC1L50Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[35] at FF_X34_Y4_N29
--register power-up is low

AC1L50Q = DFFEAS( , GLOBAL(A1L28),  ,  ,  , TD1_d_writedata[28],  ,  , VCC);


--AC1L86Q is nios_system:u0|custom_ip:my_custom_ip|Registers~65 at FF_X34_Y4_N44
--register power-up is low

AC1L86Q = DFFEAS( , GLOBAL(A1L28),  ,  , AC1L126, TD1_d_writedata[28],  ,  , VCC);


--AC1L120 is nios_system:u0|custom_ip:my_custom_ip|Registers~99 at MLABCELL_X34_Y4_N42
AC1L120 = ( AC1L86Q & ( AC1L90 & ( (!AC1L56Q) # (SD1_ram_block1a28) ) ) ) # ( !AC1L86Q & ( AC1L90 & ( (AC1L56Q & SD1_ram_block1a28) ) ) ) # ( AC1L86Q & ( !AC1L90 & ( (!AC1L91 & ((!AC1L56Q) # ((SD1_ram_block1a28)))) # (AC1L91 & (((AC1L50Q)))) ) ) ) # ( !AC1L86Q & ( !AC1L90 & ( (!AC1L91 & (AC1L56Q & ((SD1_ram_block1a28)))) # (AC1L91 & (((AC1L50Q)))) ) ) );


--AC1L51Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[36] at FF_X34_Y4_N25
--register power-up is low

AC1L51Q = DFFEAS(AC1L52, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--AC1L87Q is nios_system:u0|custom_ip:my_custom_ip|Registers~66 at FF_X34_Y4_N50
--register power-up is low

AC1L87Q = DFFEAS( , GLOBAL(A1L28),  ,  , AC1L126, TD1_d_writedata[29],  ,  , VCC);


--AC1L121 is nios_system:u0|custom_ip:my_custom_ip|Registers~100 at MLABCELL_X34_Y4_N48
AC1L121 = ( AC1L87Q & ( AC1L51Q & ( ((!AC1L56Q) # ((!AC1L90 & AC1L91))) # (SD1_ram_block1a29) ) ) ) # ( !AC1L87Q & ( AC1L51Q & ( (!AC1L90 & (((SD1_ram_block1a29 & AC1L56Q)) # (AC1L91))) # (AC1L90 & (SD1_ram_block1a29 & ((AC1L56Q)))) ) ) ) # ( AC1L87Q & ( !AC1L51Q & ( (!AC1L90 & (!AC1L91 & ((!AC1L56Q) # (SD1_ram_block1a29)))) # (AC1L90 & (((!AC1L56Q)) # (SD1_ram_block1a29))) ) ) ) # ( !AC1L87Q & ( !AC1L51Q & ( (SD1_ram_block1a29 & (AC1L56Q & ((!AC1L91) # (AC1L90)))) ) ) );


--AC1L53Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[37] at FF_X33_Y4_N34
--register power-up is low

AC1L53Q = DFFEAS( , GLOBAL(A1L28),  ,  ,  , TD1_d_writedata[30],  ,  , VCC);


--AC1L88Q is nios_system:u0|custom_ip:my_custom_ip|Registers~67 at FF_X33_Y4_N44
--register power-up is low

AC1L88Q = DFFEAS( , GLOBAL(A1L28),  ,  , AC1L126, TD1_d_writedata[30],  ,  , VCC);


--AC1L122 is nios_system:u0|custom_ip:my_custom_ip|Registers~101 at LABCELL_X33_Y4_N42
AC1L122 = ( AC1L88Q & ( AC1L91 & ( (!AC1L90 & (((AC1L53Q)))) # (AC1L90 & ((!AC1L56Q) # ((SD1_ram_block1a30)))) ) ) ) # ( !AC1L88Q & ( AC1L91 & ( (!AC1L90 & (((AC1L53Q)))) # (AC1L90 & (AC1L56Q & (SD1_ram_block1a30))) ) ) ) # ( AC1L88Q & ( !AC1L91 & ( (!AC1L56Q) # (SD1_ram_block1a30) ) ) ) # ( !AC1L88Q & ( !AC1L91 & ( (AC1L56Q & SD1_ram_block1a30) ) ) );


--AC1L54Q is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[38] at FF_X31_Y4_N37
--register power-up is low

AC1L54Q = DFFEAS(AC1L55, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--AC1L89Q is nios_system:u0|custom_ip:my_custom_ip|Registers~68 at FF_X31_Y4_N20
--register power-up is low

AC1L89Q = DFFEAS( , GLOBAL(A1L28),  ,  , AC1L126, TD1_d_writedata[31],  ,  , VCC);


--AC1L123 is nios_system:u0|custom_ip:my_custom_ip|Registers~102 at LABCELL_X31_Y4_N18
AC1L123 = ( AC1L89Q & ( AC1L56Q & ( (!AC1L90 & ((!AC1L91 & ((SD1_ram_block1a31))) # (AC1L91 & (AC1L54Q)))) # (AC1L90 & (((SD1_ram_block1a31)))) ) ) ) # ( !AC1L89Q & ( AC1L56Q & ( (!AC1L90 & ((!AC1L91 & ((SD1_ram_block1a31))) # (AC1L91 & (AC1L54Q)))) # (AC1L90 & (((SD1_ram_block1a31)))) ) ) ) # ( AC1L89Q & ( !AC1L56Q & ( ((!AC1L91) # (AC1L90)) # (AC1L54Q) ) ) ) # ( !AC1L89Q & ( !AC1L56Q & ( (AC1L54Q & (!AC1L90 & AC1L91)) ) ) );


--FC1_rst1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1 at FF_X28_Y5_N14
--register power-up is low

FC1_rst1 = AMPP_FUNCTION(A1L28, FC1L43, !DC1_r_sync_rst);


--BD1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal4~0 at LABCELL_X30_Y7_N30
BD1L2 = ( !TD1_W_alu_result[6] & ( !TD1_W_alu_result[10] & ( (!TD1_W_alu_result[11] & (!TD1_W_alu_result[7] & (!TD1_W_alu_result[9] & !TD1_W_alu_result[8]))) ) ) );


--BD1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal4~1 at LABCELL_X33_Y8_N54
BD1L3 = ( TD1_W_alu_result[12] & ( !TD1_W_alu_result[14] & ( (TD1_W_alu_result[16] & (!TD1_W_alu_result[15] & !TD1_W_alu_result[13])) ) ) );


--TD1_d_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write at FF_X24_Y5_N2
--register power-up is low

TD1_d_write = DFFEAS(TD1_E_st_stall, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1_write_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted at FF_X24_Y5_N5
--register power-up is low

AD1_write_accepted = DFFEAS(AD1L11, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BD1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~0 at LABCELL_X27_Y5_N39
BD1L6 = ( TD1L1072Q & ( (!TD1_W_alu_result[5] & !AD1L12Q) ) );


--TD1_d_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read at FF_X29_Y5_N26
--register power-up is low

TD1_d_read = DFFEAS(TD1_d_read_nxt, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted at FF_X24_Y5_N44
--register power-up is low

AD1_read_accepted = DFFEAS(AD1L7, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XC2_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_custom_ip_avalon_slave_0_agent_rsp_fifo|mem_used[1] at FF_X28_Y5_N44
--register power-up is low

XC2_mem_used[1] = DFFEAS(XC2L9, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WC2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_custom_ip_avalon_slave_0_agent|m0_write~0 at MLABCELL_X28_Y5_N0
WC2L1 = ( TD1L1072Q & ( !XC2_mem_used[1] & ( (!AD1L12Q) # ((TD1L1019Q & !AD1L8Q)) ) ) ) # ( !TD1L1072Q & ( !XC2_mem_used[1] & ( (TD1L1019Q & !AD1L8Q) ) ) );


--YC2_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_custom_ip_avalon_slave_0_translator|wait_latency_counter[1] at FF_X28_Y5_N8
--register power-up is low

YC2_wait_latency_counter[1] = DFFEAS(YC2L16, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC2_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_custom_ip_avalon_slave_0_translator|wait_latency_counter[0] at FF_X28_Y5_N49
--register power-up is low

YC2_wait_latency_counter[0] = DFFEAS(YC2L17, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_custom_ip_avalon_slave_0_translator|av_write~0 at MLABCELL_X28_Y5_N33
YC2L6 = ( !YC2_wait_latency_counter[0] & ( !YC2_wait_latency_counter[1] ) );


--YC2_av_write is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_custom_ip_avalon_slave_0_translator|av_write at LABCELL_X27_Y5_N54
YC2_av_write = ( WC2L1 & ( BD1L3 & ( (YC2L6 & (BD1L6 & (BD1L2 & FC1_rst1))) ) ) );


--TD1_d_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[0] at FF_X36_Y4_N26
--register power-up is low

TD1_d_writedata[0] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YD2_q_b[0],  ,  , VCC);


--TD1_d_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[1] at FF_X29_Y5_N32
--register power-up is low

TD1_d_writedata[1] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YD2_q_b[1],  ,  , VCC);


--TD1_d_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[24] at FF_X36_Y4_N53
--register power-up is low

TD1_d_writedata[24] = DFFEAS(TD1L581, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1_d_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[25] at FF_X30_Y6_N44
--register power-up is low

TD1_d_writedata[25] = DFFEAS(TD1L582, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1_d_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[26] at FF_X30_Y6_N14
--register power-up is low

TD1_d_writedata[26] = DFFEAS(TD1L583, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1_d_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[27] at FF_X33_Y6_N41
--register power-up is low

TD1_d_writedata[27] = DFFEAS(TD1L584, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1_d_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[28] at FF_X37_Y6_N53
--register power-up is low

TD1_d_writedata[28] = DFFEAS(TD1L585, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1_d_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[29] at FF_X37_Y6_N23
--register power-up is low

TD1_d_writedata[29] = DFFEAS(TD1L586, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1_d_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[2] at FF_X30_Y6_N41
--register power-up is low

TD1_d_writedata[2] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YD2_q_b[2],  ,  , VCC);


--TD1_d_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[30] at FF_X33_Y6_N44
--register power-up is low

TD1_d_writedata[30] = DFFEAS(TD1L587, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1_d_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[31] at FF_X37_Y6_N11
--register power-up is low

TD1_d_writedata[31] = DFFEAS(TD1L588, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1_d_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[3] at FF_X33_Y6_N50
--register power-up is low

TD1_d_writedata[3] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YD2_q_b[3],  ,  , VCC);


--TD1_d_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[4] at FF_X37_Y6_N8
--register power-up is low

TD1_d_writedata[4] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YD2_q_b[4],  ,  , VCC);


--TD1_d_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[5] at FF_X37_Y6_N2
--register power-up is low

TD1_d_writedata[5] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YD2_q_b[5],  ,  , VCC);


--TD1_d_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[6] at FF_X33_Y6_N8
--register power-up is low

TD1_d_writedata[6] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YD2_q_b[6],  ,  , VCC);


--TD1_d_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[7] at FF_X29_Y4_N5
--register power-up is low

TD1_d_writedata[7] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YD2_q_b[7],  ,  , VCC);


--FC1_adapted_tdo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo at FF_X15_Y4_N31
--register power-up is low

FC1_adapted_tdo = AMPP_FUNCTION(!A1L9, FC1_td_shift[0], !P1_clr_reg, GND);


--PE1_sr[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[0] at FF_X15_Y5_N38
--register power-up is low

PE1_sr[0] = DFFEAS(PE1L57, GLOBAL(A1L9),  ,  ,  ,  ,  ,  ,  );


--PE1_ir_out[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0] at FF_X15_Y5_N46
--register power-up is low

PE1_ir_out[0] = DFFEAS( , GLOBAL(A1L9),  ,  ,  , RE3_dreg[0],  ,  , VCC);


--PE1_ir_out[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1] at FF_X11_Y5_N28
--register power-up is low

PE1_ir_out[1] = DFFEAS( , GLOBAL(A1L9),  ,  ,  , RE2_dreg[0],  ,  , VCC);


--DC1_r_sync_rst is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst at FF_X13_Y8_N38
--register power-up is low

DC1_r_sync_rst = DFFEAS(DC1L1, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--YC2L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_custom_ip_avalon_slave_0_translator|read_latency_shift_reg~0 at LABCELL_X27_Y5_N12
YC2L10 = ( !AD1L12Q & ( BD1L3 & ( (FC1_rst1 & (TD1L1072Q & (BD1L2 & !TD1_W_alu_result[5]))) ) ) );


--AC1L124 is nios_system:u0|custom_ip:my_custom_ip|Registers~103 at MLABCELL_X25_Y4_N12
AC1L124 = ( YC2L10 & ( (WC2L1 & (YC2L6 & !DC1_r_sync_rst)) ) );


--AC1L125 is nios_system:u0|custom_ip:my_custom_ip|Registers~104 at LABCELL_X30_Y4_N3
AC1L125 = ( !TD1_W_alu_result[2] & ( (!TD1_W_alu_result[4] & !TD1_W_alu_result[3]) ) );


--AC1L126 is nios_system:u0|custom_ip:my_custom_ip|Registers~105 at MLABCELL_X25_Y4_N9
AC1L126 = ( AC1L125 & ( WC2L1 & ( (YC2L6 & (!DC1_r_sync_rst & YC2L10)) ) ) );


--TD1_R_ctrl_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot at FF_X30_Y9_N4
--register power-up is low

TD1_R_ctrl_shift_rot = DFFEAS(TD1L247, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1_R_ctrl_logic is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_logic at FF_X31_Y9_N37
--register power-up is low

TD1_R_ctrl_logic = DFFEAS(TD1L226, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1_E_src1[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[2] at FF_X35_Y9_N17
--register power-up is low

TD1_E_src1[2] = DFFEAS(TD1L749, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1_E_src2[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[2] at FF_X37_Y8_N17
--register power-up is low

TD1_E_src2[2] = DFFEAS(TD1L785, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1_R_logic_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[1] at FF_X34_Y9_N4
--register power-up is low

TD1_R_logic_op[1] = DFFEAS(TD1L302, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1_R_logic_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[0] at FF_X34_Y9_N1
--register power-up is low

TD1_R_logic_op[0] = DFFEAS(TD1L301, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L364 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[2]~0 at LABCELL_X37_Y8_N18
TD1L364 = ( TD1_E_src2[2] & ( !TD1_R_logic_op[1] $ (((!TD1_R_logic_op[0]) # (!TD1_E_src1[2]))) ) ) # ( !TD1_E_src2[2] & ( (!TD1_R_logic_op[1] & (!TD1_R_logic_op[0] & !TD1_E_src1[2])) # (TD1_R_logic_op[1] & ((TD1_E_src1[2]))) ) );


--TD1L315 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[2]~0 at LABCELL_X30_Y8_N24
TD1L315 = ( TD1_R_ctrl_logic & ( TD1_E_shift_rot_result[2] & ( (TD1_R_ctrl_shift_rot) # (TD1L364) ) ) ) # ( !TD1_R_ctrl_logic & ( TD1_E_shift_rot_result[2] & ( (TD1_R_ctrl_shift_rot) # (TD1L62) ) ) ) # ( TD1_R_ctrl_logic & ( !TD1_E_shift_rot_result[2] & ( (TD1L364 & !TD1_R_ctrl_shift_rot) ) ) ) # ( !TD1_R_ctrl_logic & ( !TD1_E_shift_rot_result[2] & ( (TD1L62 & !TD1_R_ctrl_shift_rot) ) ) );


--TD1_R_ctrl_rd_ctl_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rd_ctl_reg at FF_X35_Y9_N10
--register power-up is low

TD1_R_ctrl_rd_ctl_reg = DFFEAS(TD1_D_op_rdctl, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1_R_ctrl_br_cmp is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_cmp at FF_X34_Y9_N46
--register power-up is low

TD1_R_ctrl_br_cmp = DFFEAS(TD1L208, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L345 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result~1 at LABCELL_X33_Y7_N21
TD1L345 = ( TD1_R_ctrl_br_cmp ) # ( !TD1_R_ctrl_br_cmp & ( TD1_R_ctrl_rd_ctl_reg ) );


--TD1_E_src1[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[3] at FF_X30_Y8_N31
--register power-up is low

TD1_E_src1[3] = DFFEAS(TD1L750, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1_E_src2[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[3] at FF_X35_Y9_N50
--register power-up is low

TD1_E_src2[3] = DFFEAS(TD1L786, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L365 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[3]~1 at LABCELL_X37_Y8_N21
TD1L365 = ( TD1L537Q & ( !TD1_R_logic_op[1] $ (((!TD1_R_logic_op[0]) # (!TD1_E_src1[3]))) ) ) # ( !TD1L537Q & ( (!TD1_R_logic_op[1] & (!TD1_R_logic_op[0] & !TD1_E_src1[3])) # (TD1_R_logic_op[1] & ((TD1_E_src1[3]))) ) );


--TD1L316 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[3]~2 at LABCELL_X30_Y8_N57
TD1L316 = ( TD1_R_ctrl_logic & ( TD1_E_shift_rot_result[3] & ( (TD1_R_ctrl_shift_rot) # (TD1L365) ) ) ) # ( !TD1_R_ctrl_logic & ( TD1_E_shift_rot_result[3] & ( (TD1_R_ctrl_shift_rot) # (TD1L66) ) ) ) # ( TD1_R_ctrl_logic & ( !TD1_E_shift_rot_result[3] & ( (TD1L365 & !TD1_R_ctrl_shift_rot) ) ) ) # ( !TD1_R_ctrl_logic & ( !TD1_E_shift_rot_result[3] & ( (TD1L66 & !TD1_R_ctrl_shift_rot) ) ) );


--TD1_E_src1[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[4] at FF_X37_Y8_N40
--register power-up is low

TD1_E_src1[4] = DFFEAS(TD1L751, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1_E_src2[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[4] at FF_X35_Y9_N52
--register power-up is low

TD1_E_src2[4] = DFFEAS(TD1L787, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L366 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[4]~2 at LABCELL_X37_Y8_N33
TD1L366 = ( TD1_E_src2[4] & ( !TD1_R_logic_op[1] $ (((!TD1_R_logic_op[0]) # (!TD1_E_src1[4]))) ) ) # ( !TD1_E_src2[4] & ( (!TD1_R_logic_op[1] & (!TD1_R_logic_op[0] & !TD1_E_src1[4])) # (TD1_R_logic_op[1] & ((TD1_E_src1[4]))) ) );


--TD1L317 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[4]~3 at LABCELL_X30_Y8_N12
TD1L317 = ( TD1_R_ctrl_shift_rot & ( TD1_E_shift_rot_result[4] ) ) # ( !TD1_R_ctrl_shift_rot & ( TD1_E_shift_rot_result[4] & ( (!TD1_R_ctrl_logic & (TD1L70)) # (TD1_R_ctrl_logic & ((TD1L366))) ) ) ) # ( !TD1_R_ctrl_shift_rot & ( !TD1_E_shift_rot_result[4] & ( (!TD1_R_ctrl_logic & (TD1L70)) # (TD1_R_ctrl_logic & ((TD1L366))) ) ) );


--TD1_E_src1[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[6] at FF_X36_Y8_N11
--register power-up is low

TD1_E_src1[6] = DFFEAS(TD1L753, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L368 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[6]~3 at LABCELL_X36_Y8_N12
TD1L368 = ( TD1_E_src1[6] & ( !TD1_R_logic_op[1] $ (((!TD1_R_logic_op[0]) # (!TD1_E_src2[6]))) ) ) # ( !TD1_E_src1[6] & ( (!TD1_E_src2[6] & (!TD1_R_logic_op[0] & !TD1_R_logic_op[1])) # (TD1_E_src2[6] & ((TD1_R_logic_op[1]))) ) );


--TD1L319 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[6]~4 at LABCELL_X30_Y8_N45
TD1L319 = ( TD1_R_ctrl_logic & ( TD1_E_shift_rot_result[6] & ( (TD1_R_ctrl_shift_rot) # (TD1L368) ) ) ) # ( !TD1_R_ctrl_logic & ( TD1_E_shift_rot_result[6] & ( (TD1_R_ctrl_shift_rot) # (TD1L74) ) ) ) # ( TD1_R_ctrl_logic & ( !TD1_E_shift_rot_result[6] & ( (TD1L368 & !TD1_R_ctrl_shift_rot) ) ) ) # ( !TD1_R_ctrl_logic & ( !TD1_E_shift_rot_result[6] & ( (TD1L74 & !TD1_R_ctrl_shift_rot) ) ) );


--TD1_E_src1[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[7] at FF_X34_Y8_N52
--register power-up is low

TD1_E_src1[7] = DFFEAS(TD1L754, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L369 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[7]~4 at MLABCELL_X34_Y8_N30
TD1L369 = ( TD1_R_logic_op[1] & ( (!TD1_E_src2[7] & ((TD1L502Q))) # (TD1_E_src2[7] & ((!TD1_R_logic_op[0]) # (!TD1L502Q))) ) ) # ( !TD1_R_logic_op[1] & ( (!TD1_R_logic_op[0] & (!TD1_E_src2[7] & !TD1L502Q)) # (TD1_R_logic_op[0] & (TD1_E_src2[7] & TD1L502Q)) ) );


--TD1L320 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[7]~5 at LABCELL_X30_Y8_N36
TD1L320 = ( TD1L78 & ( TD1_E_shift_rot_result[7] & ( ((!TD1_R_ctrl_logic) # (TD1L369)) # (TD1_R_ctrl_shift_rot) ) ) ) # ( !TD1L78 & ( TD1_E_shift_rot_result[7] & ( ((TD1_R_ctrl_logic & TD1L369)) # (TD1_R_ctrl_shift_rot) ) ) ) # ( TD1L78 & ( !TD1_E_shift_rot_result[7] & ( (!TD1_R_ctrl_shift_rot & ((!TD1_R_ctrl_logic) # (TD1L369))) ) ) ) # ( !TD1L78 & ( !TD1_E_shift_rot_result[7] & ( (!TD1_R_ctrl_shift_rot & (TD1_R_ctrl_logic & TD1L369)) ) ) );


--TD1_E_src1[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[8] at FF_X34_Y8_N1
--register power-up is low

TD1_E_src1[8] = DFFEAS(TD1L755, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L370 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[8]~5 at MLABCELL_X34_Y8_N21
TD1L370 = ( TD1_E_src2[8] & ( !TD1_R_logic_op[1] $ (((!TD1_E_src1[8]) # (!TD1_R_logic_op[0]))) ) ) # ( !TD1_E_src2[8] & ( (!TD1_R_logic_op[1] & (!TD1_E_src1[8] & !TD1_R_logic_op[0])) # (TD1_R_logic_op[1] & (TD1_E_src1[8])) ) );


--TD1L321 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[8]~6 at LABCELL_X30_Y8_N9
TD1L321 = ( TD1_R_ctrl_shift_rot & ( TD1L370 & ( TD1_E_shift_rot_result[8] ) ) ) # ( !TD1_R_ctrl_shift_rot & ( TD1L370 & ( (TD1L82) # (TD1_R_ctrl_logic) ) ) ) # ( TD1_R_ctrl_shift_rot & ( !TD1L370 & ( TD1_E_shift_rot_result[8] ) ) ) # ( !TD1_R_ctrl_shift_rot & ( !TD1L370 & ( (!TD1_R_ctrl_logic & TD1L82) ) ) );


--TD1_E_src1[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[9] at FF_X34_Y8_N40
--register power-up is low

TD1_E_src1[9] = DFFEAS(TD1L756, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L371 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[9]~6 at MLABCELL_X34_Y8_N42
TD1L371 = ( TD1_E_src2[9] & ( !TD1_R_logic_op[1] $ (((!TD1_R_logic_op[0]) # (!TD1_E_src1[9]))) ) ) # ( !TD1_E_src2[9] & ( (!TD1_R_logic_op[1] & (!TD1_R_logic_op[0] & !TD1_E_src1[9])) # (TD1_R_logic_op[1] & ((TD1_E_src1[9]))) ) );


--TD1L322 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[9]~7 at LABCELL_X30_Y8_N48
TD1L322 = ( TD1_R_ctrl_logic & ( TD1L86 & ( (!TD1_R_ctrl_shift_rot & ((TD1L371))) # (TD1_R_ctrl_shift_rot & (TD1_E_shift_rot_result[9])) ) ) ) # ( !TD1_R_ctrl_logic & ( TD1L86 & ( (!TD1_R_ctrl_shift_rot) # (TD1_E_shift_rot_result[9]) ) ) ) # ( TD1_R_ctrl_logic & ( !TD1L86 & ( (!TD1_R_ctrl_shift_rot & ((TD1L371))) # (TD1_R_ctrl_shift_rot & (TD1_E_shift_rot_result[9])) ) ) ) # ( !TD1_R_ctrl_logic & ( !TD1L86 & ( (TD1_R_ctrl_shift_rot & TD1_E_shift_rot_result[9]) ) ) );


--TD1_E_src1[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[10] at FF_X34_Y8_N25
--register power-up is low

TD1_E_src1[10] = DFFEAS(TD1L757, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L372 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[10]~7 at MLABCELL_X34_Y8_N45
TD1L372 = ( TD1_E_src1[10] & ( !TD1_R_logic_op[1] $ (((!TD1_R_logic_op[0]) # (!TD1_E_src2[10]))) ) ) # ( !TD1_E_src1[10] & ( (!TD1_R_logic_op[1] & (!TD1_R_logic_op[0] & !TD1_E_src2[10])) # (TD1_R_logic_op[1] & ((TD1_E_src2[10]))) ) );


--TD1L323 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[10]~8 at LABCELL_X30_Y8_N21
TD1L323 = ( TD1_R_ctrl_shift_rot & ( TD1_E_shift_rot_result[10] ) ) # ( !TD1_R_ctrl_shift_rot & ( TD1_E_shift_rot_result[10] & ( (!TD1_R_ctrl_logic & (TD1L90)) # (TD1_R_ctrl_logic & ((TD1L372))) ) ) ) # ( !TD1_R_ctrl_shift_rot & ( !TD1_E_shift_rot_result[10] & ( (!TD1_R_ctrl_logic & (TD1L90)) # (TD1_R_ctrl_logic & ((TD1L372))) ) ) );


--TD1_E_src1[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[11] at FF_X34_Y8_N4
--register power-up is low

TD1_E_src1[11] = DFFEAS(TD1L758, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L373 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[11]~8 at MLABCELL_X34_Y8_N18
TD1L373 = ( TD1_E_src1[11] & ( !TD1_R_logic_op[1] $ (((!TD1L553Q) # (!TD1_R_logic_op[0]))) ) ) # ( !TD1_E_src1[11] & ( (!TD1_R_logic_op[1] & (!TD1L553Q & !TD1_R_logic_op[0])) # (TD1_R_logic_op[1] & (TD1L553Q)) ) );


--TD1L324 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[11]~9 at LABCELL_X33_Y8_N39
TD1L324 = ( TD1L94 & ( TD1_R_ctrl_shift_rot & ( TD1L429Q ) ) ) # ( !TD1L94 & ( TD1_R_ctrl_shift_rot & ( TD1L429Q ) ) ) # ( TD1L94 & ( !TD1_R_ctrl_shift_rot & ( (!TD1_R_ctrl_logic) # (TD1L373) ) ) ) # ( !TD1L94 & ( !TD1_R_ctrl_shift_rot & ( (TD1L373 & TD1_R_ctrl_logic) ) ) );


--TD1_E_src1[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[12] at FF_X34_Y8_N38
--register power-up is low

TD1_E_src1[12] = DFFEAS(TD1L759, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L374 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[12]~9 at MLABCELL_X34_Y8_N57
TD1L374 = ( TD1_E_src1[12] & ( !TD1_R_logic_op[1] $ (((!TD1_E_src2[12]) # (!TD1_R_logic_op[0]))) ) ) # ( !TD1_E_src1[12] & ( (!TD1_R_logic_op[1] & (!TD1_E_src2[12] & !TD1_R_logic_op[0])) # (TD1_R_logic_op[1] & (TD1_E_src2[12])) ) );


--TD1L325 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[12]~10 at LABCELL_X33_Y8_N21
TD1L325 = ( TD1L374 & ( (!TD1_R_ctrl_shift_rot & (((TD1L98)) # (TD1_R_ctrl_logic))) # (TD1_R_ctrl_shift_rot & (((TD1_E_shift_rot_result[12])))) ) ) # ( !TD1L374 & ( (!TD1_R_ctrl_shift_rot & (!TD1_R_ctrl_logic & (TD1L98))) # (TD1_R_ctrl_shift_rot & (((TD1_E_shift_rot_result[12])))) ) );


--TD1_E_src1[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[14] at FF_X36_Y8_N31
--register power-up is low

TD1_E_src1[14] = DFFEAS(TD1L761, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L376 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[14]~10 at MLABCELL_X39_Y8_N36
TD1L376 = ( TD1_R_logic_op[0] & ( (!TD1_R_logic_op[1] & (TD1_E_src2[14] & TD1_E_src1[14])) # (TD1_R_logic_op[1] & (!TD1_E_src2[14] $ (!TD1_E_src1[14]))) ) ) # ( !TD1_R_logic_op[0] & ( !TD1_R_logic_op[1] $ (((TD1_E_src1[14]) # (TD1_E_src2[14]))) ) );


--TD1L327 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[14]~11 at LABCELL_X33_Y8_N12
TD1L327 = ( TD1L434Q & ( ((!TD1_R_ctrl_logic & (TD1L102)) # (TD1_R_ctrl_logic & ((TD1L376)))) # (TD1_R_ctrl_shift_rot) ) ) # ( !TD1L434Q & ( (!TD1_R_ctrl_shift_rot & ((!TD1_R_ctrl_logic & (TD1L102)) # (TD1_R_ctrl_logic & ((TD1L376))))) ) );


--TD1_E_src1[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[15] at FF_X29_Y9_N40
--register power-up is low

TD1_E_src1[15] = DFFEAS(TD1L762, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L377 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[15]~11 at LABCELL_X37_Y8_N24
TD1L377 = ( TD1_E_src2[15] & ( !TD1_R_logic_op[1] $ (((!TD1_R_logic_op[0]) # (!TD1_E_src1[15]))) ) ) # ( !TD1_E_src2[15] & ( (!TD1_R_logic_op[1] & (!TD1_R_logic_op[0] & !TD1_E_src1[15])) # (TD1_R_logic_op[1] & ((TD1_E_src1[15]))) ) );


--TD1L328 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[15]~12 at LABCELL_X33_Y8_N15
TD1L328 = ( TD1L436Q & ( ((!TD1_R_ctrl_logic & ((TD1L106))) # (TD1_R_ctrl_logic & (TD1L377))) # (TD1_R_ctrl_shift_rot) ) ) # ( !TD1L436Q & ( (!TD1_R_ctrl_shift_rot & ((!TD1_R_ctrl_logic & ((TD1L106))) # (TD1_R_ctrl_logic & (TD1L377)))) ) );


--TD1_E_src1[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[16] at FF_X37_Y8_N37
--register power-up is low

TD1_E_src1[16] = DFFEAS(TD1L763, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L378 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[16]~12 at LABCELL_X37_Y8_N30
TD1L378 = ( TD1_E_src2[16] & ( !TD1_R_logic_op[1] $ (((!TD1_R_logic_op[0]) # (!TD1_E_src1[16]))) ) ) # ( !TD1_E_src2[16] & ( (!TD1_R_logic_op[1] & (!TD1_R_logic_op[0] & !TD1_E_src1[16])) # (TD1_R_logic_op[1] & ((TD1_E_src1[16]))) ) );


--TD1L329 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[16]~13 at LABCELL_X33_Y8_N18
TD1L329 = ( TD1L378 & ( (!TD1_R_ctrl_shift_rot & (((TD1L110)) # (TD1_R_ctrl_logic))) # (TD1_R_ctrl_shift_rot & (((TD1_E_shift_rot_result[16])))) ) ) # ( !TD1L378 & ( (!TD1_R_ctrl_shift_rot & (!TD1_R_ctrl_logic & (TD1L110))) # (TD1_R_ctrl_shift_rot & (((TD1_E_shift_rot_result[16])))) ) );


--TD1_E_src1[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[13] at FF_X36_Y8_N34
--register power-up is low

TD1_E_src1[13] = DFFEAS(TD1L760, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L375 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[13]~13 at LABCELL_X36_Y8_N48
TD1L375 = ( TD1_R_logic_op[0] & ( TD1_E_src2[13] & ( !TD1_E_src1[13] $ (!TD1_R_logic_op[1]) ) ) ) # ( !TD1_R_logic_op[0] & ( TD1_E_src2[13] & ( TD1_R_logic_op[1] ) ) ) # ( TD1_R_logic_op[0] & ( !TD1_E_src2[13] & ( (TD1_E_src1[13] & TD1_R_logic_op[1]) ) ) ) # ( !TD1_R_logic_op[0] & ( !TD1_E_src2[13] & ( !TD1_E_src1[13] $ (TD1_R_logic_op[1]) ) ) );


--TD1L326 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[13]~14 at LABCELL_X33_Y8_N30
TD1L326 = ( TD1_R_ctrl_logic & ( TD1_R_ctrl_shift_rot & ( TD1L432Q ) ) ) # ( !TD1_R_ctrl_logic & ( TD1_R_ctrl_shift_rot & ( TD1L432Q ) ) ) # ( TD1_R_ctrl_logic & ( !TD1_R_ctrl_shift_rot & ( TD1L375 ) ) ) # ( !TD1_R_ctrl_logic & ( !TD1_R_ctrl_shift_rot & ( TD1L114 ) ) );


--TD1_E_new_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_new_inst at FF_X27_Y8_N20
--register power-up is low

TD1_E_new_inst = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1_R_valid,  ,  , VCC);


--TD1L1021 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write_nxt~0 at LABCELL_X29_Y8_N9
TD1L1021 = ( TD1_R_ctrl_st & ( TD1_E_new_inst ) );


--AD1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~0 at LABCELL_X24_Y5_N27
AD1L1 = ( !TD1L1019Q & ( !AD1_write_accepted ) );


--BD1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal4~2 at LABCELL_X24_Y8_N15
BD1L4 = ( !TD1_W_alu_result[4] & ( TD1_W_alu_result[5] ) );


--XC3_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1] at FF_X23_Y5_N2
--register power-up is low

XC3_mem_used[1] = DFFEAS(XC3L6, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BD1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~1 at LABCELL_X27_Y5_N33
BD1L7 = ( !TD1_W_alu_result[3] & ( (!AD1L8Q & TD1L1019Q) ) );


--SC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~0 at LABCELL_X27_Y5_N24
SC1L6 = ( BD1L4 & ( BD1L3 & ( (BD1L7 & (FC1_rst1 & (BD1L2 & !XC3L7Q))) ) ) );


--YC3_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1] at FF_X23_Y5_N34
--register power-up is low

YC3_wait_latency_counter[1] = DFFEAS(YC3L11, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB1L64 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|always2~0 at LABCELL_X27_Y5_N21
YB1L64 = ( TD1L1072Q & ( !AD1L12Q ) );


--AD1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|uav_read~0 at MLABCELL_X28_Y5_N36
AD1L9 = (TD1L1019Q & !AD1L8Q);


--BD1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~2 at LABCELL_X27_Y5_N0
BD1L8 = ( TD1L1019Q & ( BD1L3 & ( (BD1L4 & (!TD1_W_alu_result[3] & (BD1L2 & !AD1L8Q))) ) ) );


--YC3_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0] at FF_X23_Y5_N32
--register power-up is low

YC3_wait_latency_counter[0] = DFFEAS(YC3L12, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC3L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_waitrequest_generated~0 at LABCELL_X23_Y5_N36
YC3L5 = ( YC3_wait_latency_counter[0] & ( ((!YB1L64) # ((!FC1_rst1) # (!BD1L8))) # (XC3_mem_used[1]) ) ) # ( !YC3_wait_latency_counter[0] & ( (!XC3_mem_used[1] & (YB1L64 & (FC1_rst1 & BD1L8))) ) );


--YC2L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_custom_ip_avalon_slave_0_translator|read_latency_shift_reg~1 at MLABCELL_X28_Y5_N9
YC2L11 = ( !YC2_wait_latency_counter[1] & ( (!XC2_mem_used[1] & (YC2L10 & (!WC2L1 $ (!YC2_wait_latency_counter[0])))) ) );


--BD1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~3 at LABCELL_X27_Y5_N36
BD1L9 = ( BD1L3 & ( (!TD1_W_alu_result[5] & (TD1L1072Q & (BD1L2 & !AD1L12Q))) ) );


--BD1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal4~3 at LABCELL_X27_Y5_N18
BD1L5 = ( BD1L3 & ( (TD1_W_alu_result[3] & (BD1L2 & BD1L4)) ) );


--XC1_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] at FF_X23_Y5_N43
--register power-up is low

XC1_mem_used[1] = DFFEAS(XC1L5, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB1_av_waitrequest is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest at FF_X23_Y5_N16
--register power-up is low

YB1_av_waitrequest = DFFEAS(YB1L71, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~1 at LABCELL_X27_Y5_N45
SC1L7 = ( !XC1_mem_used[1] & ( YB1_av_waitrequest & ( (BD1L4 & (BD1L3 & (TD1_W_alu_result[3] & BD1L2))) ) ) );


--VC1_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|saved_grant[0] at FF_X31_Y6_N38
--register power-up is low

VC1_saved_grant[0] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  , VC1L55, KD1L2,  ,  , VCC);


--LE1_waitrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest at FF_X25_Y6_N16
--register power-up is low

LE1_waitrequest = DFFEAS(LE1L198, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--XC4_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1] at FF_X28_Y6_N49
--register power-up is low

XC4_mem_used[1] = DFFEAS(XC4L15, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BD1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal1~0 at LABCELL_X33_Y8_N0
BD1L1 = ( !TD1_W_alu_result[13] & ( TD1_W_alu_result[16] & ( (TD1_W_alu_result[11] & (!TD1_W_alu_result[15] & (!TD1_W_alu_result[12] & !TD1_W_alu_result[14]))) ) ) );


--SC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~0 at MLABCELL_X25_Y6_N21
SC1L1 = ( !XC4_mem_used[1] & ( (BD1L1 & (VC1_saved_grant[0] & !LE1_waitrequest)) ) );


--VC2_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|saved_grant[0] at FF_X30_Y4_N55
--register power-up is low

VC2_saved_grant[0] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  , VC2L58, KD2L2,  ,  , VCC);


--XC5_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1] at FF_X29_Y4_N11
--register power-up is low

XC5_mem_used[1] = DFFEAS(XC5L15, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~1 at MLABCELL_X25_Y6_N18
SC1L2 = ( VC2_saved_grant[0] & ( (!BD1L1 & (!XC5_mem_used[1] & FC1_rst1)) ) );


--SC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~2 at MLABCELL_X25_Y6_N24
SC1L3 = ( BD1L8 & ( SC1L2 & ( !SC1L7 ) ) ) # ( !BD1L8 & ( SC1L2 & ( (!SC1L7 & ((BD1L9) # (BD1L5))) ) ) ) # ( BD1L8 & ( !SC1L2 & ( !SC1L7 ) ) ) # ( !BD1L8 & ( !SC1L2 & ( (!SC1L7 & (((!SC1L1) # (BD1L9)) # (BD1L5))) ) ) );


--SC1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~3 at LABCELL_X24_Y5_N57
SC1L4 = ( SC1L3 & ( (!YC2L11 & ((!SC1L6) # ((!YC3L5) # (YC3_wait_latency_counter[1])))) ) );


--AD1_end_begintransfer is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer at FF_X24_Y5_N26
--register power-up is low

AD1_end_begintransfer = DFFEAS(AD1L5, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0] at FF_X23_Y5_N56
--register power-up is low

YC1_read_latency_shift_reg[0] = DFFEAS(YC1L36, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC2_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_custom_ip_avalon_slave_0_translator|read_latency_shift_reg[0] at FF_X28_Y5_N53
--register power-up is low

YC2_read_latency_shift_reg[0] = DFFEAS(YC2L12, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC3_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] at FF_X24_Y5_N53
--register power-up is low

YC3_read_latency_shift_reg[0] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , SC1L9,  ,  , VCC);


--YC4_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0] at FF_X25_Y6_N43
--register power-up is low

YC4_read_latency_shift_reg[0] = DFFEAS(YC4L41, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XC4_mem[0][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74] at FF_X28_Y6_N35
--register power-up is low

XC4_mem[0][74] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  , XC4L13, XC4L17,  ,  , VCC);


--XC4_mem[0][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][56] at FF_X28_Y6_N38
--register power-up is low

XC4_mem[0][56] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  , XC4L13, XC4L18,  ,  , VCC);


--TC2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|src0_valid~0 at MLABCELL_X28_Y6_N33
TC2L1 = ( YC4_read_latency_shift_reg[0] & ( (!XC4_mem[0][56]) # (!XC4_mem[0][74]) ) );


--YC5_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0] at FF_X29_Y4_N38
--register power-up is low

YC5_read_latency_shift_reg[0] = DFFEAS(YC5L4, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XC5_mem[0][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74] at FF_X29_Y4_N35
--register power-up is low

XC5_mem[0][74] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  , XC5L13, XC5L17,  ,  , VCC);


--XC5_mem[0][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][56] at FF_X29_Y4_N32
--register power-up is low

XC5_mem[0][56] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  , XC5L13, XC5L18,  ,  , VCC);


--TC3L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_004|src0_valid~0 at LABCELL_X29_Y4_N33
TC3L1 = (YC5_read_latency_shift_reg[0] & ((!XC5_mem[0][56]) # (!XC5_mem[0][74])));


--GD1_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1 at LABCELL_X24_Y5_N6
GD1_WideOr1 = ( !YC3_read_latency_shift_reg[0] & ( (!YC2L9Q & (!TC3L1 & (!TC2L1 & !YC1L35Q))) ) );


--AD1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~1 at LABCELL_X24_Y5_N12
AD1L2 = ( FC1_rst1 & ( TD1L1019Q & ( !GD1_WideOr1 ) ) ) # ( !FC1_rst1 & ( TD1L1019Q & ( !GD1_WideOr1 ) ) ) # ( FC1_rst1 & ( !TD1L1019Q & ( (TD1L1072Q & ((AD1_write_accepted) # (AD1_end_begintransfer))) ) ) ) # ( !FC1_rst1 & ( !TD1L1019Q & ( (AD1_write_accepted & TD1L1072Q) ) ) );


--TD1_E_st_stall is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_stall at LABCELL_X24_Y5_N0
TD1_E_st_stall = ( TD1L1021 ) # ( !TD1L1021 & ( (TD1_d_write & ((!AD1L2) # ((SC1L4 & AD1L1)))) ) );


--AD1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted~0 at LABCELL_X24_Y5_N3
AD1L11 = ( FC1_rst1 & ( (!AD1L2 & (((!SC1L4 & TD1L1072Q)) # (AD1_write_accepted))) ) ) # ( !FC1_rst1 & ( (!AD1L2 & AD1_write_accepted) ) );


--TD1_E_src1[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[5] at FF_X35_Y9_N13
--register power-up is low

TD1_E_src1[5] = DFFEAS(TD1L752, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L367 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[5]~14 at LABCELL_X36_Y8_N15
TD1L367 = ( TD1_R_logic_op[1] & ( (!TD1_E_src1[5] & ((TD1_E_src2[5]))) # (TD1_E_src1[5] & ((!TD1_R_logic_op[0]) # (!TD1_E_src2[5]))) ) ) # ( !TD1_R_logic_op[1] & ( (!TD1_R_logic_op[0] & (!TD1_E_src1[5] & !TD1_E_src2[5])) # (TD1_R_logic_op[0] & (TD1_E_src1[5] & TD1_E_src2[5])) ) );


--TD1L318 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[5]~15 at LABCELL_X30_Y8_N0
TD1L318 = ( TD1L367 & ( (!TD1_R_ctrl_shift_rot & (((TD1L118)) # (TD1_R_ctrl_logic))) # (TD1_R_ctrl_shift_rot & (((TD1_E_shift_rot_result[5])))) ) ) # ( !TD1L367 & ( (!TD1_R_ctrl_shift_rot & (!TD1_R_ctrl_logic & (TD1L118))) # (TD1_R_ctrl_shift_rot & (((TD1_E_shift_rot_result[5])))) ) );


--TD1_R_ctrl_ld is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld at FF_X33_Y9_N13
--register power-up is low

TD1_R_ctrl_ld = DFFEAS(TD1L224, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L359 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_ld_stall~0 at LABCELL_X27_Y8_N24
TD1L359 = ( TD1_R_ctrl_ld & ( TD1_E_new_inst ) );


--TD1_d_read_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read_nxt at LABCELL_X29_Y5_N24
TD1_d_read_nxt = ( TD1_d_read & ( GD1_WideOr1 ) ) # ( !TD1_d_read & ( GD1_WideOr1 & ( TD1L359 ) ) ) # ( TD1_d_read & ( !GD1_WideOr1 & ( TD1L359 ) ) ) # ( !TD1_d_read & ( !GD1_WideOr1 & ( TD1L359 ) ) );


--AD1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted~0 at LABCELL_X24_Y5_N42
AD1L7 = ( GD1_WideOr1 & ( ((TD1L1019Q & (FC1_rst1 & !SC1L4))) # (AD1_read_accepted) ) );


--YC2L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_custom_ip_avalon_slave_0_translator|av_waitrequest_generated~0 at LABCELL_X27_Y5_N48
YC2L4 = ( WC2L1 & ( BD1L3 & ( !YC2_wait_latency_counter[0] $ (((!BD1L6) # ((!BD1L2) # (!FC1_rst1)))) ) ) ) # ( !WC2L1 & ( BD1L3 & ( YC2_wait_latency_counter[0] ) ) ) # ( WC2L1 & ( !BD1L3 & ( YC2_wait_latency_counter[0] ) ) ) # ( !WC2L1 & ( !BD1L3 & ( YC2_wait_latency_counter[0] ) ) );


--XC2_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_custom_ip_avalon_slave_0_agent_rsp_fifo|mem_used[0] at FF_X28_Y5_N55
--register power-up is low

XC2_mem_used[0] = DFFEAS(XC2L4, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XC2L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_custom_ip_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0 at MLABCELL_X28_Y5_N27
XC2L7 = ( XC2_mem_used[1] & ( (!XC2L5Q) # (!YC2L9Q) ) );


--XC2L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_custom_ip_avalon_slave_0_agent_rsp_fifo|mem_used[1]~1 at MLABCELL_X28_Y5_N45
XC2L8 = ( !YC2_read_latency_shift_reg[0] & ( (XC2_mem_used[0] & AD1L9) ) );


--XC2L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_custom_ip_avalon_slave_0_agent_rsp_fifo|mem_used[1]~2 at MLABCELL_X28_Y5_N42
XC2L9 = ( YC2_wait_latency_counter[1] & ( XC2L7 ) ) # ( !YC2_wait_latency_counter[1] & ( ((XC2L8 & (YC2L10 & YC2L4))) # (XC2L7) ) );


--YC2L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_custom_ip_avalon_slave_0_translator|wait_latency_counter~0 at MLABCELL_X28_Y5_N6
YC2L16 = (WC2L1 & (YC2L10 & (!YC2_wait_latency_counter[0] $ (!YC2_wait_latency_counter[1]))));


--YC2L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_custom_ip_avalon_slave_0_translator|wait_latency_counter~1 at MLABCELL_X28_Y5_N48
YC2L17 = (YC2L10 & (YC2_wait_latency_counter[1] & (WC2L1 & !YC2_wait_latency_counter[0])));


--TD1_D_iw[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[4] at FF_X29_Y6_N16
--register power-up is low

TD1_D_iw[4] = DFFEAS(TD1L644, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1L707,  ,  ,  ,  );


--TD1_D_iw[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[1] at FF_X29_Y7_N25
--register power-up is low

TD1_D_iw[1] = DFFEAS(TD1L641, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1L707,  ,  ,  ,  );


--TD1_D_iw[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[3] at FF_X29_Y6_N13
--register power-up is low

TD1_D_iw[3] = DFFEAS(TD1L643, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1L707,  ,  ,  ,  );


--TD1L228 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~0 at LABCELL_X30_Y6_N36
TD1L228 = (TD1_D_iw[0] & (!TD1_D_iw[3] & ((TD1_D_iw[1]) # (TD1_D_iw[2]))));


--TD1L229 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~1 at LABCELL_X29_Y6_N6
TD1L229 = (!TD1L228) # (TD1_D_iw[4]);


--TD1L230 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~0 at LABCELL_X29_Y6_N3
TD1L230 = ( TD1_D_iw[2] & ( (TD1_D_iw[3] & TD1_D_iw[0]) ) ) # ( !TD1_D_iw[2] & ( (TD1_D_iw[3] & (TD1_D_iw[1] & TD1_D_iw[0])) ) );


--TD1L580 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[23]~0 at LABCELL_X29_Y6_N21
TD1L580 = ( TD1_D_iw[4] ) # ( !TD1_D_iw[4] & ( (!TD1L228 & !TD1L230) ) );


--TD1L231 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~1 at LABCELL_X29_Y6_N9
TD1L231 = (!TD1_D_iw[4] & TD1L230);


--TD1L581 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[24]~1 at LABCELL_X36_Y4_N51
TD1L581 = ( YD2_q_b[8] & ( (!TD1L229 & (YD2_q_b[0])) # (TD1L229 & (((YD2_q_b[24]) # (TD1L231)))) ) ) # ( !YD2_q_b[8] & ( (!TD1L229 & (YD2_q_b[0])) # (TD1L229 & (((!TD1L231 & YD2_q_b[24])))) ) );


--TD1L582 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[25]~2 at LABCELL_X30_Y6_N42
TD1L582 = ( YD2_q_b[9] & ( (!TD1L229 & (YD2_q_b[1])) # (TD1L229 & (((TD1L231) # (YD2_q_b[25])))) ) ) # ( !YD2_q_b[9] & ( (!TD1L229 & (YD2_q_b[1])) # (TD1L229 & (((YD2_q_b[25] & !TD1L231)))) ) );


--TD1L583 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[26]~3 at LABCELL_X30_Y6_N12
TD1L583 = ( YD2_q_b[26] & ( (!TD1L229 & (YD2_q_b[2])) # (TD1L229 & (((!TD1L231) # (YD2_q_b[10])))) ) ) # ( !YD2_q_b[26] & ( (!TD1L229 & (YD2_q_b[2])) # (TD1L229 & (((TD1L231 & YD2_q_b[10])))) ) );


--TD1L584 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[27]~4 at LABCELL_X33_Y6_N39
TD1L584 = ( YD2_q_b[11] & ( (!TD1L229 & (((YD2_q_b[3])))) # (TD1L229 & (((YD2_q_b[27])) # (TD1L231))) ) ) # ( !YD2_q_b[11] & ( (!TD1L229 & (((YD2_q_b[3])))) # (TD1L229 & (!TD1L231 & ((YD2_q_b[27])))) ) );


--TD1L585 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[28]~5 at LABCELL_X37_Y6_N51
TD1L585 = ( YD2_q_b[4] & ( (!TD1L229) # ((!TD1L231 & ((YD2_q_b[28]))) # (TD1L231 & (YD2_q_b[12]))) ) ) # ( !YD2_q_b[4] & ( (TD1L229 & ((!TD1L231 & ((YD2_q_b[28]))) # (TD1L231 & (YD2_q_b[12])))) ) );


--TD1L586 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[29]~6 at LABCELL_X37_Y6_N21
TD1L586 = ( TD1L229 & ( (!TD1L231 & ((YD2_q_b[29]))) # (TD1L231 & (YD2_q_b[13])) ) ) # ( !TD1L229 & ( YD2_q_b[5] ) );


--TD1L587 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[30]~7 at LABCELL_X33_Y6_N42
TD1L587 = ( YD2_q_b[14] & ( (!TD1L229 & (YD2_q_b[6])) # (TD1L229 & (((TD1L231) # (YD2_q_b[30])))) ) ) # ( !YD2_q_b[14] & ( (!TD1L229 & (YD2_q_b[6])) # (TD1L229 & (((YD2_q_b[30] & !TD1L231)))) ) );


--TD1L588 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[31]~8 at LABCELL_X37_Y6_N9
TD1L588 = ( TD1L229 & ( (!TD1L231 & ((YD2_q_b[31]))) # (TD1L231 & (YD2_q_b[15])) ) ) # ( !TD1L229 & ( YD2_q_b[7] ) );


--ME1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0 at MLABCELL_X15_Y5_N27
ME1L3 = ( !P1_virtual_ir_scan_reg & ( (R1_state[4] & J1_splitter_nodes_receive_1[3]) ) );


--PE1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~5 at MLABCELL_X15_Y5_N6
PE1L55 = ( J1_splitter_nodes_receive_1[3] & ( (PE1_sr[0] & ((!R1_state[3]) # (P1_virtual_ir_scan_reg))) ) ) # ( !J1_splitter_nodes_receive_1[3] & ( PE1_sr[0] ) );


--RE3_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] at FF_X15_Y5_N41
--register power-up is low

RE3_dreg[0] = DFFEAS( , GLOBAL(A1L9),  ,  ,  , RE3_din_s1,  ,  , VCC);


--PE1L56 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~6 at MLABCELL_X15_Y5_N45
PE1L56 = ( !P1_irf_reg[2][1] & ( RE3_dreg[0] & ( (!P1_irf_reg[2][0] & (J1_splitter_nodes_receive_1[3] & (!P1_virtual_ir_scan_reg & R1_state[3]))) ) ) );


--PE1_DRsize.000 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000 at FF_X15_Y5_N10
--register power-up is low

PE1_DRsize.000 = DFFEAS(PE1L2, GLOBAL(A1L9),  ,  , ME1_virtual_state_uir,  ,  ,  ,  );


--PE1L57 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~7 at MLABCELL_X15_Y5_N36
PE1L57 = ( PE1_DRsize.000 & ( PE1L56 & ( (!ME1L3) # (PE1_sr[1]) ) ) ) # ( !PE1_DRsize.000 & ( PE1L56 & ( (!ME1L3) # (A1L10) ) ) ) # ( PE1_DRsize.000 & ( !PE1L56 & ( (!ME1L3 & (PE1L55)) # (ME1L3 & ((PE1_sr[1]))) ) ) ) # ( !PE1_DRsize.000 & ( !PE1L56 & ( (!ME1L3 & (PE1L55)) # (ME1L3 & ((A1L10))) ) ) );


--RE2_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] at FF_X11_Y5_N56
--register power-up is low

RE2_dreg[0] = DFFEAS( , GLOBAL(A1L9),  ,  ,  , RE2_din_s1,  ,  , VCC);


--DC1_altera_reset_synchronizer_int_chain[4] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4] at FF_X13_Y8_N58
--register power-up is low

DC1_altera_reset_synchronizer_int_chain[4] = DFFEAS(DC1L12, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--DC1_r_sync_rst_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1] at FF_X13_Y8_N2
--register power-up is low

DC1_r_sync_rst_chain[1] = DFFEAS(DC1L21, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--DC1L1 is nios_system:u0|altera_reset_controller:rst_controller|WideOr0~0 at LABCELL_X13_Y8_N36
DC1L1 = ( DC1_r_sync_rst & ( DC1_altera_reset_synchronizer_int_chain[4] ) ) # ( !DC1_r_sync_rst & ( DC1_altera_reset_synchronizer_int_chain[4] ) ) # ( DC1_r_sync_rst & ( !DC1_altera_reset_synchronizer_int_chain[4] & ( !DC1_r_sync_rst_chain[1] ) ) );


--TD1_D_iw[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[11] at FF_X28_Y6_N43
--register power-up is low

TD1_D_iw[11] = DFFEAS(TD1L651, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1L707,  ,  ,  ,  );


--TD1_D_iw[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[13] at FF_X28_Y6_N16
--register power-up is low

TD1_D_iw[13] = DFFEAS(TD1L653, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1L707,  ,  ,  ,  );


--TD1_D_iw[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[15] at FF_X28_Y6_N46
--register power-up is low

TD1_D_iw[15] = DFFEAS(TD1L655, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1L707,  ,  ,  ,  );


--TD1_D_iw[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[16] at FF_X29_Y6_N19
--register power-up is low

TD1_D_iw[16] = DFFEAS(TD1L656, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1L707,  ,  ,  ,  );


--TD1L606 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~0 at MLABCELL_X28_Y9_N48
TD1L606 = ( !TD1_D_iw[16] & ( TD1_D_iw[12] & ( (TD1_D_iw[15] & (!TD1_D_iw[11] & (TD1_D_iw[14] & !TD1_D_iw[13]))) ) ) );


--TD1_D_iw[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[5] at FF_X29_Y7_N10
--register power-up is low

TD1_D_iw[5] = DFFEAS(TD1L645, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1L707,  ,  ,  ,  );


--TD1L593 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~0 at LABCELL_X35_Y9_N42
TD1L593 = ( TD1_D_iw[5] & ( TD1_D_iw[4] & ( (TD1_D_iw[3] & (!TD1_D_iw[2] & (TD1_D_iw[1] & !TD1_D_iw[0]))) ) ) );


--TD1L607 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~1 at MLABCELL_X28_Y9_N9
TD1L607 = ( !TD1_D_iw[13] & ( TD1_D_iw[12] & ( (!TD1_D_iw[15] & (TD1_D_iw[11] & (TD1_D_iw[14] & !TD1_D_iw[16]))) ) ) );


--TD1L608 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~2 at MLABCELL_X28_Y9_N12
TD1L608 = ( !TD1_D_iw[13] & ( TD1_D_iw[12] & ( (!TD1_D_iw[16] & (TD1_D_iw[11] & (TD1_D_iw[15] & TD1_D_iw[14]))) ) ) );


--TD1L242 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_logical~0 at LABCELL_X31_Y9_N42
TD1L242 = ( !TD1_D_iw[13] & ( (TD1_D_iw[15] & (!TD1_D_iw[16] & (!TD1_D_iw[14] & TD1_D_iw[12]))) ) );


--TD1_R_ctrl_shift_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot_right at FF_X31_Y8_N8
--register power-up is low

TD1_R_ctrl_shift_rot_right = DFFEAS(TD1L245, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L462 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[2]~0 at LABCELL_X31_Y8_N48
TD1L462 = ( TD1_E_shift_rot_result[3] & ( (TD1_E_shift_rot_result[1]) # (TD1_R_ctrl_shift_rot_right) ) ) # ( !TD1_E_shift_rot_result[3] & ( (!TD1_R_ctrl_shift_rot_right & TD1_E_shift_rot_result[1]) ) );


--TD1L225 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~0 at LABCELL_X31_Y9_N51
TD1L225 = ( !TD1_D_iw[11] & ( (TD1_D_iw[13] & (TD1L593 & (!TD1_D_iw[16] & TD1_D_iw[12]))) ) );


--TD1_E_valid_from_R is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R at FF_X27_Y8_N44
--register power-up is low

TD1_E_valid_from_R = DFFEAS(TD1L592, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1_R_ctrl_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br at FF_X34_Y9_N41
--register power-up is low

TD1_R_ctrl_br = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1L716,  ,  , VCC);


--TD1_R_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_valid at FF_X27_Y8_N37
--register power-up is low

TD1_R_valid = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1_D_valid,  ,  , VCC);


--TD1_R_ctrl_retaddr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_retaddr at FF_X25_Y9_N13
--register power-up is low

TD1_R_ctrl_retaddr = DFFEAS(TD1L234, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L764 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~0 at LABCELL_X27_Y8_N33
TD1L764 = ( TD1_R_ctrl_retaddr & ( ((TD1_R_ctrl_br & TD1_E_valid_from_R)) # (TD1_R_valid) ) ) # ( !TD1_R_ctrl_retaddr & ( (TD1_R_ctrl_br & TD1_E_valid_from_R) ) );


--TD1_R_ctrl_jmp_direct is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_jmp_direct at FF_X27_Y9_N13
--register power-up is low

TD1_R_ctrl_jmp_direct = DFFEAS(TD1L222, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L765 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~1 at LABCELL_X27_Y9_N57
TD1L765 = (TD1_R_ctrl_jmp_direct & TD1_E_valid_from_R);


--TD1L749 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[2]~2 at LABCELL_X35_Y9_N15
TD1L749 = ( YD1_q_b[2] & ( (!TD1L764 & ((!TD1L765) # ((TD1L273Q)))) # (TD1L764 & (((TD1L2)))) ) ) # ( !YD1_q_b[2] & ( (!TD1L764 & (TD1L765 & ((TD1L273Q)))) # (TD1L764 & (((TD1L2)))) ) );


--TD1_R_src2_use_imm is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm at FF_X34_Y9_N35
--register power-up is low

TD1_R_src2_use_imm = DFFEAS(TD1L790, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1_R_ctrl_src_imm5_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_src_imm5_shift_rot at FF_X31_Y9_N49
--register power-up is low

TD1_R_ctrl_src_imm5_shift_rot = DFFEAS(TD1L249, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L788 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo~0 at LABCELL_X36_Y7_N24
TD1L788 = (!TD1_R_ctrl_src_imm5_shift_rot & !TD1_R_src2_use_imm);


--TD1_R_ctrl_hi_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_hi_imm16 at FF_X35_Y9_N2
--register power-up is low

TD1_R_ctrl_hi_imm16 = DFFEAS(TD1L220, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1_R_ctrl_force_src2_zero is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_force_src2_zero at FF_X27_Y9_N25
--register power-up is low

TD1_R_ctrl_force_src2_zero = DFFEAS(TD1L219, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L785 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[2]~1 at LABCELL_X37_Y8_N15
TD1L785 = ( TD1L276Q & ( (!TD1_R_ctrl_force_src2_zero & (!TD1L722Q & ((!TD1L788) # (YD2_q_b[2])))) ) ) # ( !TD1L276Q & ( (TD1L788 & (!TD1_R_ctrl_force_src2_zero & (YD2_q_b[2] & !TD1L722Q))) ) );


--TD1L304 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[1]~0 at LABCELL_X37_Y7_N51
TD1L304 = ( TD1L593 & ( TD1_D_iw[15] ) ) # ( !TD1L593 & ( TD1_D_iw[4] ) );


--TD1L609 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~3 at LABCELL_X30_Y9_N21
TD1L609 = ( TD1_D_iw[14] & ( !TD1_D_iw[11] & ( (!TD1_D_iw[15] & (!TD1_D_iw[16] & (!TD1_D_iw[12] & !TD1_D_iw[13]))) ) ) );


--TD1L594 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~1 at MLABCELL_X34_Y9_N12
TD1L594 = ( TD1_D_iw[3] & ( !TD1_D_iw[5] & ( (!TD1_D_iw[1] & (!TD1_D_iw[4] & (!TD1_D_iw[0] & !TD1_D_iw[2]))) ) ) );


--TD1L595 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~2 at MLABCELL_X34_Y9_N57
TD1L595 = ( !TD1_D_iw[4] & ( TD1_D_iw[3] & ( (!TD1_D_iw[5] & (TD1_D_iw[1] & (TD1_D_iw[2] & !TD1_D_iw[0]))) ) ) );


--TD1L596 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~3 at LABCELL_X33_Y9_N30
TD1L596 = ( TD1_D_iw[1] & ( !TD1_D_iw[5] & ( (!TD1_D_iw[4] & (TD1_D_iw[2] & (!TD1_D_iw[0] & !TD1_D_iw[3]))) ) ) );


--TD1L597 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~4 at LABCELL_X33_Y9_N0
TD1L597 = ( !TD1_D_iw[0] & ( TD1_D_iw[3] & ( (TD1_D_iw[4] & (!TD1_D_iw[2] & (!TD1_D_iw[1] & !TD1_D_iw[5]))) ) ) );


--TD1L598 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~5 at MLABCELL_X34_Y9_N15
TD1L598 = ( TD1_D_iw[5] & ( !TD1_D_iw[3] & ( (!TD1_D_iw[1] & (!TD1_D_iw[4] & (!TD1_D_iw[2] & !TD1_D_iw[0]))) ) ) );


--TD1L302 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[1]~0 at MLABCELL_X34_Y9_N3
TD1L302 = ( TD1L201 ) # ( !TD1L201 & ( (((TD1L593 & TD1L202)) # (TD1L304)) # (TD1L205) ) );


--TD1L303 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[0]~1 at LABCELL_X31_Y9_N21
TD1L303 = ( TD1_D_iw[3] & ( (!TD1L593) # (TD1_D_iw[14]) ) ) # ( !TD1_D_iw[3] & ( (TD1L593 & TD1_D_iw[14]) ) );


--TD1L301 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[0]~1 at MLABCELL_X34_Y9_N0
TD1L301 = ( TD1L303 ) # ( !TD1L303 & ( (((TD1L593 & TD1L202)) # (TD1L201)) # (TD1L205) ) );


--TD1_E_alu_sub is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub at FF_X34_Y9_N25
--register power-up is low

TD1_E_alu_sub = DFFEAS(TD1L347, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L610 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~4 at MLABCELL_X28_Y9_N33
TD1L610 = ( !TD1_D_iw[15] & ( TD1_D_iw[12] & ( (!TD1_D_iw[14] & (TD1_D_iw[13] & (!TD1_D_iw[11] & TD1_D_iw[16]))) ) ) );


--TD1_D_op_rdctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_rdctl at LABCELL_X35_Y9_N9
TD1_D_op_rdctl = ( TD1L610 & ( TD1L593 ) );


--TD1L611 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~5 at LABCELL_X30_Y9_N48
TD1L611 = ( TD1_D_iw[15] & ( !TD1_D_iw[16] & ( (!TD1_D_iw[13] & (!TD1_D_iw[14] & (!TD1_D_iw[11] & !TD1_D_iw[12]))) ) ) );


--TD1L612 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~6 at LABCELL_X35_Y9_N30
TD1L612 = ( !TD1_D_iw[14] & ( !TD1_D_iw[12] & ( (TD1_D_iw[15] & (!TD1_D_iw[11] & (!TD1_D_iw[13] & TD1_D_iw[16]))) ) ) );


--TD1L599 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~6 at LABCELL_X33_Y9_N6
TD1L599 = ( !TD1_D_iw[2] & ( !TD1_D_iw[0] & ( (TD1_D_iw[4] & (!TD1_D_iw[3] & (!TD1_D_iw[1] & !TD1_D_iw[5]))) ) ) );


--TD1L714 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~0 at LABCELL_X33_Y9_N36
TD1L714 = ( TD1_D_iw[4] & ( (!TD1_D_iw[0] & ((!TD1_D_iw[3]) # (!TD1_D_iw[5]))) ) ) # ( !TD1_D_iw[4] & ( !TD1_D_iw[0] ) );


--TD1L715 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~1 at LABCELL_X33_Y9_N39
TD1L715 = ( TD1_D_iw[1] & ( TD1_D_iw[2] ) );


--TD1L207 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~0 at MLABCELL_X34_Y9_N36
TD1L207 = ( TD1L714 & ( !TD1L594 & ( (!TD1L715 & (!TD1L597 & (!TD1L599 & !TD1L598))) ) ) ) # ( !TD1L714 & ( !TD1L594 & ( (!TD1L597 & (!TD1L599 & !TD1L598)) ) ) );


--TD1L208 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~1 at MLABCELL_X34_Y9_N45
TD1L208 = ( TD1L202 & ( TD1L612 & ( (!TD1L207) # ((TD1L254) # (TD1L593)) ) ) ) # ( !TD1L202 & ( TD1L612 & ( (!TD1L207) # ((TD1L254) # (TD1L593)) ) ) ) # ( TD1L202 & ( !TD1L612 & ( (!TD1L207) # ((TD1L254) # (TD1L593)) ) ) ) # ( !TD1L202 & ( !TD1L612 & ( (!TD1L207) # (((TD1L593 & TD1L611)) # (TD1L254)) ) ) );


--TD1L463 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[3]~1 at LABCELL_X31_Y8_N9
TD1L463 = ( TD1_E_shift_rot_result[2] & ( (!TD1_R_ctrl_shift_rot_right) # (TD1L419Q) ) ) # ( !TD1_E_shift_rot_result[2] & ( (TD1_R_ctrl_shift_rot_right & TD1L419Q) ) );


--TD1L750 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[3]~3 at LABCELL_X30_Y8_N30
TD1L750 = ( TD1_D_iw[7] & ( TD1L765 & ( (!TD1L764) # (TD1L6) ) ) ) # ( !TD1_D_iw[7] & ( TD1L765 & ( (TD1L764 & TD1L6) ) ) ) # ( TD1_D_iw[7] & ( !TD1L765 & ( (!TD1L764 & ((YD1_q_b[3]))) # (TD1L764 & (TD1L6)) ) ) ) # ( !TD1_D_iw[7] & ( !TD1L765 & ( (!TD1L764 & ((YD1_q_b[3]))) # (TD1L764 & (TD1L6)) ) ) );


--TD1L786 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[3]~2 at LABCELL_X35_Y9_N48
TD1L786 = ( TD1_D_iw[9] & ( (!TD1_R_ctrl_hi_imm16 & (!TD1_R_ctrl_force_src2_zero & ((!TD1L788) # (YD2_q_b[3])))) ) ) # ( !TD1_D_iw[9] & ( (!TD1_R_ctrl_hi_imm16 & (TD1L788 & (YD2_q_b[3] & !TD1_R_ctrl_force_src2_zero))) ) );


--TD1L464 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[4]~2 at LABCELL_X31_Y8_N12
TD1L464 = ( TD1_E_shift_rot_result[3] & ( (!TD1_R_ctrl_shift_rot_right) # (TD1_E_shift_rot_result[5]) ) ) # ( !TD1_E_shift_rot_result[3] & ( (TD1_R_ctrl_shift_rot_right & TD1_E_shift_rot_result[5]) ) );


--TD1L751 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[4]~4 at LABCELL_X37_Y8_N39
TD1L751 = ( YD1_q_b[4] & ( (!TD1L764 & ((!TD1L765) # ((TD1L276Q)))) # (TD1L764 & (((TD1L10)))) ) ) # ( !YD1_q_b[4] & ( (!TD1L764 & (TD1L765 & (TD1L276Q))) # (TD1L764 & (((TD1L10)))) ) );


--TD1L787 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[4]~3 at LABCELL_X35_Y9_N51
TD1L787 = ( YD2_q_b[4] & ( (!TD1_R_ctrl_hi_imm16 & (!TD1_R_ctrl_force_src2_zero & ((TD1_D_iw[10]) # (TD1L788)))) ) ) # ( !YD2_q_b[4] & ( (!TD1_R_ctrl_hi_imm16 & (!TD1L788 & (!TD1_R_ctrl_force_src2_zero & TD1_D_iw[10]))) ) );


--TD1L466 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[6]~3 at LABCELL_X31_Y8_N33
TD1L466 = ( TD1_E_shift_rot_result[5] & ( (!TD1_R_ctrl_shift_rot_right) # (TD1_E_shift_rot_result[7]) ) ) # ( !TD1_E_shift_rot_result[5] & ( (TD1_E_shift_rot_result[7] & TD1_R_ctrl_shift_rot_right) ) );


--TD1L753 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[6]~5 at LABCELL_X36_Y8_N9
TD1L753 = ( TD1L765 & ( (!TD1L764 & (TD1_D_iw[10])) # (TD1L764 & ((TD1L14))) ) ) # ( !TD1L765 & ( (!TD1L764 & ((YD1_q_b[6]))) # (TD1L764 & (TD1L14)) ) );


--TD1L542 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6]~0 at LABCELL_X36_Y7_N27
TD1L542 = ( TD1L722Q ) # ( !TD1L722Q & ( (TD1_R_ctrl_force_src2_zero) # (TD1_R_ctrl_src_imm5_shift_rot) ) );


--TD1L467 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[7]~4 at LABCELL_X31_Y8_N36
TD1L467 = ( TD1_E_shift_rot_result[8] & ( (TD1L422Q) # (TD1_R_ctrl_shift_rot_right) ) ) # ( !TD1_E_shift_rot_result[8] & ( (!TD1_R_ctrl_shift_rot_right & TD1L422Q) ) );


--TD1L754 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[7]~6 at MLABCELL_X34_Y8_N51
TD1L754 = ( TD1L765 & ( TD1L764 & ( TD1L18 ) ) ) # ( !TD1L765 & ( TD1L764 & ( TD1L18 ) ) ) # ( TD1L765 & ( !TD1L764 & ( TD1_D_iw[11] ) ) ) # ( !TD1L765 & ( !TD1L764 & ( YD1_q_b[7] ) ) );


--TD1L468 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[8]~5 at LABCELL_X31_Y8_N39
TD1L468 = (!TD1_R_ctrl_shift_rot_right & (TD1_E_shift_rot_result[7])) # (TD1_R_ctrl_shift_rot_right & ((TD1_E_shift_rot_result[9])));


--TD1L755 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[8]~7 at MLABCELL_X34_Y8_N0
TD1L755 = ( TD1L22 & ( ((!TD1L765 & (YD1_q_b[8])) # (TD1L765 & ((TD1_D_iw[12])))) # (TD1L764) ) ) # ( !TD1L22 & ( (!TD1L764 & ((!TD1L765 & (YD1_q_b[8])) # (TD1L765 & ((TD1_D_iw[12]))))) ) );


--TD1L469 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[9]~6 at LABCELL_X31_Y8_N57
TD1L469 = ( TD1L427Q & ( (TD1_E_shift_rot_result[8]) # (TD1_R_ctrl_shift_rot_right) ) ) # ( !TD1L427Q & ( (!TD1_R_ctrl_shift_rot_right & TD1_E_shift_rot_result[8]) ) );


--TD1L756 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[9]~8 at MLABCELL_X34_Y8_N39
TD1L756 = ( TD1L26 & ( ((!TD1L765 & ((YD1_q_b[9]))) # (TD1L765 & (TD1_D_iw[13]))) # (TD1L764) ) ) # ( !TD1L26 & ( (!TD1L764 & ((!TD1L765 & ((YD1_q_b[9]))) # (TD1L765 & (TD1_D_iw[13])))) ) );


--TD1L470 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[10]~7 at LABCELL_X31_Y8_N24
TD1L470 = (!TD1_R_ctrl_shift_rot_right & (TD1_E_shift_rot_result[9])) # (TD1_R_ctrl_shift_rot_right & ((TD1_E_shift_rot_result[11])));


--TD1L757 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[10]~9 at MLABCELL_X34_Y8_N24
TD1L757 = ( TD1L765 & ( TD1_D_iw[14] & ( (!TD1L764) # (TD1L30) ) ) ) # ( !TD1L765 & ( TD1_D_iw[14] & ( (!TD1L764 & ((YD1_q_b[10]))) # (TD1L764 & (TD1L30)) ) ) ) # ( TD1L765 & ( !TD1_D_iw[14] & ( (TD1L30 & TD1L764) ) ) ) # ( !TD1L765 & ( !TD1_D_iw[14] & ( (!TD1L764 & ((YD1_q_b[10]))) # (TD1L764 & (TD1L30)) ) ) );


--TD1L471 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[11]~8 at LABCELL_X31_Y8_N27
TD1L471 = ( TD1L427Q & ( (!TD1_R_ctrl_shift_rot_right) # (TD1_E_shift_rot_result[12]) ) ) # ( !TD1L427Q & ( (TD1_R_ctrl_shift_rot_right & TD1_E_shift_rot_result[12]) ) );


--TD1L758 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[11]~10 at MLABCELL_X34_Y8_N3
TD1L758 = ( YD1_q_b[11] & ( (!TD1L764 & ((!TD1L765) # ((TD1_D_iw[15])))) # (TD1L764 & (((TD1L34)))) ) ) # ( !YD1_q_b[11] & ( (!TD1L764 & (TD1L765 & (TD1_D_iw[15]))) # (TD1L764 & (((TD1L34)))) ) );


--TD1L472 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[12]~9 at LABCELL_X31_Y8_N18
TD1L472 = ( TD1L429Q & ( (!TD1_R_ctrl_shift_rot_right) # (TD1_E_shift_rot_result[13]) ) ) # ( !TD1L429Q & ( (TD1_R_ctrl_shift_rot_right & TD1_E_shift_rot_result[13]) ) );


--TD1L759 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[12]~11 at MLABCELL_X34_Y8_N36
TD1L759 = ( TD1_D_iw[16] & ( (!TD1L764 & (((YD1_q_b[12])) # (TD1L765))) # (TD1L764 & (((TD1L38)))) ) ) # ( !TD1_D_iw[16] & ( (!TD1L764 & (!TD1L765 & (YD1_q_b[12]))) # (TD1L764 & (((TD1L38)))) ) );


--TD1_D_iw[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[18] at FF_X27_Y7_N1
--register power-up is low

TD1_D_iw[18] = DFFEAS(TD1L658, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1L707,  ,  ,  ,  );


--TD1L474 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[14]~10 at MLABCELL_X39_Y8_N15
TD1L474 = (!TD1L734Q & ((TD1L432Q))) # (TD1L734Q & (TD1_E_shift_rot_result[15]));


--TD1L761 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[14]~12 at LABCELL_X36_Y8_N30
TD1L761 = ( YD1_q_b[14] & ( (!TD1L764 & ((!TD1L765) # ((TD1_D_iw[18])))) # (TD1L764 & (((TD1L42)))) ) ) # ( !YD1_q_b[14] & ( (!TD1L764 & (TD1L765 & (TD1_D_iw[18]))) # (TD1L764 & (((TD1L42)))) ) );


--TD1_D_iw[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[20] at FF_X28_Y6_N10
--register power-up is low

TD1_D_iw[20] = DFFEAS(TD1L660, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1L707,  ,  ,  ,  );


--TD1L475 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[15]~11 at MLABCELL_X39_Y8_N21
TD1L475 = ( TD1_E_shift_rot_result[16] & ( (TD1_E_shift_rot_result[14]) # (TD1L734Q) ) ) # ( !TD1_E_shift_rot_result[16] & ( (!TD1L734Q & TD1_E_shift_rot_result[14]) ) );


--TD1_D_iw[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[19] at FF_X25_Y7_N46
--register power-up is low

TD1_D_iw[19] = DFFEAS(TD1L659, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1L707,  ,  ,  ,  );


--TD1L762 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[15]~13 at LABCELL_X29_Y9_N39
TD1L762 = ( YD1_q_b[15] & ( TD1L765 & ( (!TD1L764 & (TD1_D_iw[19])) # (TD1L764 & ((TD1L46))) ) ) ) # ( !YD1_q_b[15] & ( TD1L765 & ( (!TD1L764 & (TD1_D_iw[19])) # (TD1L764 & ((TD1L46))) ) ) ) # ( YD1_q_b[15] & ( !TD1L765 & ( (!TD1L764) # (TD1L46) ) ) ) # ( !YD1_q_b[15] & ( !TD1L765 & ( (TD1L46 & TD1L764) ) ) );


--TD1_D_iw[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[21] at FF_X28_Y6_N13
--register power-up is low

TD1_D_iw[21] = DFFEAS(TD1L661, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1L707,  ,  ,  ,  );


--TD1L476 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[16]~12 at MLABCELL_X39_Y8_N3
TD1L476 = (!TD1L734Q & ((TD1_E_shift_rot_result[15]))) # (TD1L734Q & (TD1_E_shift_rot_result[17]));


--TD1L763 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[16]~14 at LABCELL_X37_Y8_N36
TD1L763 = ( TD1L50 & ( ((!TD1L765 & (YD1_q_b[16])) # (TD1L765 & ((TD1_D_iw[20])))) # (TD1L764) ) ) # ( !TD1L50 & ( (!TD1L764 & ((!TD1L765 & (YD1_q_b[16])) # (TD1L765 & ((TD1_D_iw[20]))))) ) );


--TD1L766 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[0]~0 at LABCELL_X36_Y7_N36
TD1L766 = ( YD2_q_b[16] & ( (!TD1L722Q & (((!TD1_R_src2_use_imm)) # (TD1_D_iw[21]))) # (TD1L722Q & (((TD1L273Q)))) ) ) # ( !YD2_q_b[16] & ( (!TD1L722Q & (TD1_D_iw[21] & ((TD1_R_src2_use_imm)))) # (TD1L722Q & (((TD1L273Q)))) ) );


--TD1_R_ctrl_unsigned_lo_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_unsigned_lo_imm16 at FF_X34_Y9_N7
--register power-up is low

TD1_R_ctrl_unsigned_lo_imm16 = DFFEAS(TD1L253, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L782 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi~1 at LABCELL_X36_Y7_N18
TD1L782 = (TD1_R_ctrl_unsigned_lo_imm16) # (TD1_R_ctrl_force_src2_zero);


--TD1L473 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[13]~13 at LABCELL_X31_Y8_N21
TD1L473 = (!TD1_R_ctrl_shift_rot_right & ((TD1_E_shift_rot_result[12]))) # (TD1_R_ctrl_shift_rot_right & (TD1L434Q));


--TD1L760 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[13]~15 at LABCELL_X36_Y8_N33
TD1L760 = ( YD1_q_b[13] & ( (!TD1L764 & ((!TD1L765) # ((TD1_D_iw[17])))) # (TD1L764 & (((TD1L54)))) ) ) # ( !YD1_q_b[13] & ( (!TD1L764 & (TD1L765 & (TD1_D_iw[17]))) # (TD1L764 & (((TD1L54)))) ) );


--TD1L250 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_st~0 at LABCELL_X33_Y9_N15
TD1L250 = ( TD1_D_iw[3] & ( (!TD1_D_iw[4] & (!TD1_D_iw[1] & TD1_D_iw[0])) ) ) # ( !TD1_D_iw[3] & ( (!TD1_D_iw[1] & TD1_D_iw[0]) ) );


--SC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~2 at LABCELL_X27_Y5_N30
SC1L8 = ( BD1L2 & ( (FC1_rst1 & (BD1L3 & (BD1L7 & BD1L4))) ) );


--XC3_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0] at FF_X23_Y5_N14
--register power-up is low

XC3_mem_used[0] = DFFEAS(XC3L4, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XC3L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X23_Y5_N0
XC3L6 = ( XC3_mem_used[1] & ( YC3_read_latency_shift_reg[0] & ( !XC3_mem_used[0] ) ) ) # ( XC3_mem_used[1] & ( !YC3_read_latency_shift_reg[0] ) ) # ( !XC3_mem_used[1] & ( !YC3_read_latency_shift_reg[0] & ( (!YC3_wait_latency_counter[1] & (SC1L8 & (YC3L5 & XC3_mem_used[0]))) ) ) );


--YC3L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~0 at LABCELL_X23_Y5_N33
YC3L11 = ( YC3_wait_latency_counter[0] & ( (YB1L64 & (SC1L6 & !YC3_wait_latency_counter[1])) ) ) # ( !YC3_wait_latency_counter[0] & ( (SC1L6 & (YC3_wait_latency_counter[1] & ((AD1L9) # (YB1L64)))) ) );


--YC3L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~1 at LABCELL_X23_Y5_N30
YC3L12 = ( SC1L6 & ( (!YC3_wait_latency_counter[0] & ((!YB1L64 & (AD1L9)) # (YB1L64 & ((YC3_wait_latency_counter[1]))))) ) );


--XC1_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] at FF_X23_Y5_N50
--register power-up is low

XC1_mem_used[0] = DFFEAS(XC1L3, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0 at LABCELL_X23_Y5_N18
XC1L6 = (FC1_rst1 & AD1L9);


--XC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X23_Y5_N42
XC1L5 = ( XC1_mem_used[1] & ( YB1_av_waitrequest & ( (!XC1_mem_used[0]) # (!YC1L35Q) ) ) ) # ( !XC1_mem_used[1] & ( YB1_av_waitrequest & ( (XC1L6 & (BD1L5 & (XC1_mem_used[0] & !YC1L35Q))) ) ) ) # ( XC1_mem_used[1] & ( !YB1_av_waitrequest & ( (!XC1_mem_used[0]) # (!YC1L35Q) ) ) );


--YB1L69 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~0 at LABCELL_X23_Y5_N27
YB1L69 = (!XC1_mem_used[1] & FC1_rst1);


--YB1L70 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~1 at LABCELL_X27_Y5_N42
YB1L70 = ( !YB1_av_waitrequest & ( YB1L69 & ( (BD1L4 & (BD1L3 & (BD1L2 & TD1_W_alu_result[3]))) ) ) );


--YB1L71 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~2 at LABCELL_X23_Y5_N15
YB1L71 = ( YB1L70 & ( (AD1L9) # (YB1L64) ) );


--SC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~4 at LABCELL_X27_Y5_N6
SC1L5 = ( AD1L9 & ( BD1L3 & ( (BD1L2 & ((BD1L6) # (BD1L4))) ) ) ) # ( !AD1L9 & ( BD1L3 & ( (BD1L2 & (((BD1L4 & TD1_W_alu_result[3])) # (BD1L6))) ) ) );


--SC1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src3_valid~0 at LABCELL_X24_Y5_N45
SC1L10 = ( AD1_read_accepted & ( (FC1_rst1 & (TD1L1072Q & !AD1_write_accepted)) ) ) # ( !AD1_read_accepted & ( (FC1_rst1 & (((TD1L1072Q & !AD1_write_accepted)) # (TD1L1019Q))) ) );


--KD1_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0] at FF_X31_Y6_N31
--register power-up is low

KD1_top_priority_reg[0] = DFFEAS(KD1L7, GLOBAL(A1L28), !DC1_r_sync_rst,  , KD1L6,  ,  ,  ,  );


--KD1_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1] at FF_X31_Y6_N50
--register power-up is low

KD1_top_priority_reg[1] = DFFEAS(KD1L2, GLOBAL(A1L28), !DC1_r_sync_rst,  , KD1L6,  ,  ,  ,  );


--TD1_i_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read at FF_X29_Y7_N16
--register power-up is low

TD1_i_read = DFFEAS(TD1L1079, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD2_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted at FF_X27_Y7_N31
--register power-up is low

AD2_read_accepted = DFFEAS(AD2L3, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1_F_pc[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[13] at FF_X29_Y8_N49
--register power-up is low

TD1_F_pc[13] = DFFEAS(TD1L700, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1_W_valid,  ,  ,  ,  );


--CD1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_001:router_001|Equal1~0 at MLABCELL_X28_Y8_N48
CD1L1 = ( TD1_F_pc[13] & ( TD1_F_pc[14] & ( (!TD1_F_pc[11] & (!TD1_F_pc[10] & (TD1_F_pc[9] & !TD1_F_pc[12]))) ) ) );


--TC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src0_valid~0 at LABCELL_X31_Y6_N45
TC1L1 = ( !TD1_i_read & ( (CD1L1 & (!AD2_read_accepted & FC1_rst1)) ) );


--KD1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|grant[0]~0 at LABCELL_X31_Y6_N48
KD1L2 = ( KD1_top_priority_reg[1] & ( BD1L1 & ( (!SC1L5 & (SC1L10 & ((!KD1_top_priority_reg[0]) # (!TC1L1)))) ) ) ) # ( !KD1_top_priority_reg[1] & ( BD1L1 & ( (!KD1_top_priority_reg[0] & (!SC1L5 & SC1L10)) ) ) );


--XC4L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0 at MLABCELL_X28_Y6_N6
XC4L19 = (!LE1_waitrequest & !XC4_mem_used[1]);


--SC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src3_valid~1 at MLABCELL_X25_Y6_N0
SC1L11 = ( SC1L10 & ( (!BD1L5 & (!BD1L9 & (!BD1L8 & BD1L1))) ) );


--VC1_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|packet_in_progress at FF_X31_Y6_N20
--register power-up is low

VC1_packet_in_progress = DFFEAS(VC1L3, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|saved_grant[1] at FF_X31_Y6_N14
--register power-up is low

VC1_saved_grant[1] = DFFEAS(KD1L3, GLOBAL(A1L28), !DC1_r_sync_rst,  , VC1L55,  ,  ,  ,  );


--VC1L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_valid~0 at LABCELL_X31_Y6_N33
VC1L54 = ( !TD1_i_read & ( (CD1L1 & (VC1_saved_grant[1] & (!AD2_read_accepted & FC1_rst1))) ) );


--VC1L55 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|update_grant~0 at LABCELL_X31_Y6_N54
VC1L55 = ( XC4L19 & ( VC1_saved_grant[0] & ( (!VC1_packet_in_progress) # ((VC1L54) # (SC1L11)) ) ) ) # ( !XC4L19 & ( VC1_saved_grant[0] & ( (!VC1_packet_in_progress & (!SC1L11 & !VC1L54)) ) ) ) # ( XC4L19 & ( !VC1_saved_grant[0] & ( (!VC1L54 & (!VC1_packet_in_progress)) # (VC1L54 & ((VC1_saved_grant[1]))) ) ) ) # ( !XC4L19 & ( !VC1_saved_grant[0] & ( (!VC1_packet_in_progress & !VC1L54) ) ) );


--WD1_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write at FF_X25_Y6_N31
--register power-up is low

WD1_write = DFFEAS(WD1L134, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--WD1_address[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[8] at FF_X30_Y6_N35
--register power-up is low

WD1_address[8] = DFFEAS(VC1_src_data[46], GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--LE1_jtag_ram_access is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access at FF_X16_Y6_N35
--register power-up is low

LE1_jtag_ram_access = DFFEAS(LE1L139, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--LE1L197 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0 at MLABCELL_X25_Y6_N57
LE1L197 = ( LE1L140Q & ( !WD1_address[8] ) );


--WD1_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read at FF_X25_Y6_N49
--register power-up is low

WD1_read = DFFEAS(WD1L83, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--LE1_avalon_ociram_readdata_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready at FF_X25_Y6_N56
--register power-up is low

LE1_avalon_ociram_readdata_ready = DFFEAS(LE1L137, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--LE1L198 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1 at MLABCELL_X25_Y6_N15
LE1L198 = ( LE1_waitrequest & ( WD1L138Q & ( LE1L197 ) ) ) # ( !LE1_waitrequest & ( WD1L138Q ) ) # ( LE1_waitrequest & ( !WD1L138Q & ( (!LE1_avalon_ociram_readdata_ready) # (!WD1_read) ) ) ) # ( !LE1_waitrequest & ( !WD1L138Q ) );


--XC4L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0 at LABCELL_X31_Y6_N0
XC4L16 = ( VC1_saved_grant[1] & ( (!TD1_i_read & ((!AD2_read_accepted) # ((AD1L9 & VC1_saved_grant[0])))) # (TD1_i_read & (AD1L9 & (VC1_saved_grant[0]))) ) ) # ( !VC1_saved_grant[1] & ( (AD1L9 & VC1_saved_grant[0]) ) );


--XC4_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0] at FF_X28_Y6_N29
--register power-up is low

XC4_mem_used[0] = DFFEAS(XC4L10, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XC4L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 at MLABCELL_X28_Y6_N54
XC4L12 = ( YC4_read_latency_shift_reg[0] & ( (!XC4_mem_used[0] & XC4_mem_used[1]) ) ) # ( !YC4_read_latency_shift_reg[0] & ( XC4_mem_used[1] ) );


--XC4L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 at MLABCELL_X28_Y6_N39
XC4L13 = (!XC4_mem_used[0]) # (YC4_read_latency_shift_reg[0]);


--XC4L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 at MLABCELL_X28_Y6_N30
XC4L14 = (!XC4L13 & !LE1_waitrequest);


--XC4L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~3 at MLABCELL_X28_Y6_N48
XC4L15 = ( XC4L16 & ( SC1L11 & ( ((XC4L14 & ((VC1_saved_grant[0]) # (VC1L54)))) # (XC4L12) ) ) ) # ( !XC4L16 & ( SC1L11 & ( XC4L12 ) ) ) # ( XC4L16 & ( !SC1L11 & ( ((XC4L14 & VC1L54)) # (XC4L12) ) ) ) # ( !XC4L16 & ( !SC1L11 & ( XC4L12 ) ) );


--KD2_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0] at FF_X28_Y4_N52
--register power-up is low

KD2_top_priority_reg[0] = DFFEAS(KD2L7, GLOBAL(A1L28), !DC1_r_sync_rst,  , KD2L6,  ,  ,  ,  );


--KD2_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1] at FF_X28_Y4_N19
--register power-up is low

KD2_top_priority_reg[1] = DFFEAS(KD2L2, GLOBAL(A1L28), !DC1_r_sync_rst,  , KD2L6,  ,  ,  ,  );


--TC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src1_valid~0 at LABCELL_X31_Y6_N24
TC1L2 = ( !CD1L1 & ( (FC1_rst1 & (!TD1_i_read & !AD2_read_accepted)) ) );


--KD2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|grant[0]~0 at MLABCELL_X28_Y4_N18
KD2L2 = ( KD2_top_priority_reg[1] & ( SC1L10 & ( (!SC1L5 & (!BD1L1 & ((!TC1L2) # (!KD2_top_priority_reg[0])))) ) ) ) # ( !KD2_top_priority_reg[1] & ( SC1L10 & ( (!SC1L5 & (!BD1L1 & !KD2_top_priority_reg[0])) ) ) );


--YC5L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg~0 at LABCELL_X29_Y4_N51
YC5L3 = (!XC5_mem_used[1] & FC1_rst1);


--SC1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src4_valid~0 at MLABCELL_X25_Y6_N3
SC1L12 = ( SC1L10 & ( (!BD1L5 & (!BD1L9 & (!BD1L1 & !BD1L8))) ) );


--VC2_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|packet_in_progress at FF_X30_Y4_N10
--register power-up is low

VC2_packet_in_progress = DFFEAS(VC2L3, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC2_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|saved_grant[1] at FF_X29_Y4_N56
--register power-up is low

VC2_saved_grant[1] = DFFEAS(KD2L3, GLOBAL(A1L28), !DC1_r_sync_rst,  , VC2L58,  ,  ,  ,  );


--VC2L57 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_valid~0 at LABCELL_X31_Y6_N21
VC2L57 = ( !TD1_i_read & ( (!CD1L1 & (!AD2_read_accepted & (VC2_saved_grant[1] & FC1_rst1))) ) );


--VC2L58 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|update_grant~0 at LABCELL_X29_Y4_N12
VC2L58 = ( VC2_saved_grant[0] & ( VC2L57 & ( YC5L3 ) ) ) # ( !VC2_saved_grant[0] & ( VC2L57 & ( (VC2_saved_grant[1] & YC5L3) ) ) ) # ( VC2_saved_grant[0] & ( !VC2L57 & ( (!SC1L12 & (!VC2_packet_in_progress)) # (SC1L12 & ((YC5L3))) ) ) ) # ( !VC2_saved_grant[0] & ( !VC2L57 & ( !VC2_packet_in_progress ) ) );


--XC5L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~0 at LABCELL_X31_Y6_N3
XC5L16 = ( VC2_saved_grant[0] & ( ((!TD1_i_read & (VC2_saved_grant[1] & !AD2_read_accepted))) # (AD1L9) ) ) # ( !VC2_saved_grant[0] & ( (!TD1_i_read & (VC2_saved_grant[1] & !AD2_read_accepted)) ) );


--XC5_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0] at FF_X29_Y4_N8
--register power-up is low

XC5_mem_used[0] = DFFEAS(XC5L10, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XC5L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X29_Y4_N42
XC5L12 = ( XC5_mem_used[1] & ( (!YC5_read_latency_shift_reg[0]) # (!XC5_mem_used[0]) ) );


--XC5L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X29_Y4_N45
XC5L13 = (!XC5_mem_used[0]) # (YC5_read_latency_shift_reg[0]);


--XC5L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2 at LABCELL_X29_Y4_N0
XC5L14 = ( FC1_rst1 & ( !XC5L13 ) );


--XC5L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~3 at LABCELL_X29_Y4_N9
XC5L15 = ( XC5L14 & ( XC5L12 ) ) # ( !XC5L14 & ( XC5L12 ) ) # ( XC5L14 & ( !XC5L12 & ( (XC5L16 & (((SC1L12 & VC2_saved_grant[0])) # (VC2L57))) ) ) );


--SC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~3 at LABCELL_X23_Y5_N57
SC1L9 = ( SC1L6 & ( (!YC3_wait_latency_counter[1] & (!YC3_wait_latency_counter[0] $ (!YB1L64))) ) );


--AD1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~0 at LABCELL_X24_Y5_N54
AD1L4 = ( !AD1L9 & ( (!AD1_end_begintransfer & !YB1L64) ) );


--AD1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~1 at LABCELL_X24_Y5_N24
AD1L5 = ( YC2L11 & ( (!AD1L4 & !FC1_rst1) ) ) # ( !YC2L11 & ( (!AD1L4 & ((!FC1_rst1) # ((SC1L3 & !SC1L9)))) ) );


--YC1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 at LABCELL_X23_Y5_N54
YC1L36 = ( BD1L5 & ( (YB1_av_waitrequest & (YB1L69 & AD1L9)) ) );


--YC2L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_custom_ip_avalon_slave_0_translator|read_latency_shift_reg~2 at MLABCELL_X28_Y5_N51
YC2L12 = ( !XC2_mem_used[1] & ( (YC2L10 & (!YC2_wait_latency_counter[1] & (YC2L4 & AD1L9))) ) );


--YC4L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0 at MLABCELL_X25_Y6_N42
YC4L41 = ( FC1_rst1 & ( XC4L19 & ( (XC4L16 & (((SC1L11 & VC1_saved_grant[0])) # (VC1L54))) ) ) );


--XC4_mem[1][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][74] at FF_X28_Y6_N2
--register power-up is low

XC4_mem[1][74] = DFFEAS(XC4L17, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XC4L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1 at MLABCELL_X28_Y6_N0
XC4L17 = ( VC1_saved_grant[1] & ( (!XC4_mem_used[1]) # (XC4_mem[1][74]) ) ) # ( !VC1_saved_grant[1] & ( (XC4_mem_used[1] & XC4_mem[1][74]) ) );


--XC4_mem[1][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][56] at FF_X28_Y6_N5
--register power-up is low

XC4_mem[1][56] = DFFEAS(XC4L18, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XC4L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2 at MLABCELL_X28_Y6_N3
XC4L18 = (!XC4_mem_used[1] & (XC4L16)) # (XC4_mem_used[1] & ((XC4_mem[1][56])));


--YC5L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg~1 at LABCELL_X29_Y4_N36
YC5L4 = ( VC2L57 & ( (YC5L3 & XC5L16) ) ) # ( !VC2L57 & ( (YC5L3 & (XC5L16 & (SC1L12 & VC2_saved_grant[0]))) ) );


--XC5_mem[1][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74] at FF_X25_Y6_N38
--register power-up is low

XC5_mem[1][74] = DFFEAS(XC5L17, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XC5L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~1 at MLABCELL_X25_Y6_N36
XC5L17 = (!XC5_mem_used[1] & (VC2_saved_grant[1])) # (XC5_mem_used[1] & ((XC5_mem[1][74])));


--XC5_mem[1][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][56] at FF_X29_Y4_N50
--register power-up is low

XC5_mem[1][56] = DFFEAS(XC5L18, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XC5L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~2 at LABCELL_X29_Y4_N48
XC5L18 = ( XC5L16 & ( (!XC5_mem_used[1]) # (XC5_mem[1][56]) ) ) # ( !XC5L16 & ( (XC5_mem_used[1] & XC5_mem[1][56]) ) );


--TD1L465 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[5]~14 at LABCELL_X31_Y8_N30
TD1L465 = ( TD1L419Q & ( (!TD1_R_ctrl_shift_rot_right) # (TD1L422Q) ) ) # ( !TD1L419Q & ( (TD1_R_ctrl_shift_rot_right & TD1L422Q) ) );


--TD1L752 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[5]~16 at LABCELL_X35_Y9_N12
TD1L752 = ( TD1L58 & ( ((!TD1L765 & ((YD1_q_b[5]))) # (TD1L765 & (TD1_D_iw[9]))) # (TD1L764) ) ) # ( !TD1L58 & ( (!TD1L764 & ((!TD1L765 & ((YD1_q_b[5]))) # (TD1L765 & (TD1_D_iw[9])))) ) );


--TD1L223 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld_signed~0 at LABCELL_X29_Y6_N0
TD1L223 = ( TD1_D_iw[4] & ( (!TD1_D_iw[3] & (TD1_D_iw[1] & (TD1_D_iw[2] & TD1_D_iw[0]))) ) ) # ( !TD1_D_iw[4] & ( (TD1_D_iw[1] & (TD1_D_iw[2] & TD1_D_iw[0])) ) );


--XC2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_custom_ip_avalon_slave_0_agent_rsp_fifo|mem_used[0]~3 at MLABCELL_X28_Y5_N24
XC2L3 = ( XC2_mem_used[1] & ( XC2L5Q ) ) # ( !XC2_mem_used[1] & ( (XC2L5Q & !YC2L9Q) ) );


--XC2L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_custom_ip_avalon_slave_0_agent_rsp_fifo|mem_used[0]~4 at MLABCELL_X28_Y5_N54
XC2L4 = ( YC2L10 & ( YC2_wait_latency_counter[1] & ( XC2L3 ) ) ) # ( !YC2L10 & ( YC2_wait_latency_counter[1] & ( XC2L3 ) ) ) # ( YC2L10 & ( !YC2_wait_latency_counter[1] & ( ((!XC2_mem_used[1] & (AD1L9 & YC2L4))) # (XC2L3) ) ) ) # ( !YC2L10 & ( !YC2_wait_latency_counter[1] & ( XC2L3 ) ) );


--TD1_R_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_wr_dst_reg at FF_X31_Y7_N32
--register power-up is low

TD1_R_wr_dst_reg = DFFEAS(TD1_D_wr_dst_reg, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1_W_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid at FF_X29_Y8_N20
--register power-up is low

TD1_W_valid = DFFEAS(TD1L893, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1_W_rf_wren is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wren at LABCELL_X31_Y7_N3
TD1_W_rf_wren = ( DC1_r_sync_rst ) # ( !DC1_r_sync_rst & ( (TD1_W_valid & TD1_R_wr_dst_reg) ) );


--TD1_W_cmp_result is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_cmp_result at FF_X37_Y7_N1
--register power-up is low

TD1_W_cmp_result = DFFEAS(TD1L348, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1_W_control_rd_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[0] at FF_X27_Y9_N4
--register power-up is low

TD1_W_control_rd_data[0] = DFFEAS(TD1L351, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1_R_dst_regnum[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[0] at FF_X31_Y7_N11
--register power-up is low

TD1_R_dst_regnum[0] = DFFEAS(TD1L256, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1_R_dst_regnum[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[1] at FF_X31_Y7_N50
--register power-up is low

TD1_R_dst_regnum[1] = DFFEAS(TD1L258, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1_R_dst_regnum[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[2] at FF_X31_Y7_N8
--register power-up is low

TD1_R_dst_regnum[2] = DFFEAS(TD1L260, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1_R_dst_regnum[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[3] at FF_X31_Y7_N20
--register power-up is low

TD1_R_dst_regnum[3] = DFFEAS(TD1L262, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1_R_dst_regnum[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[4] at FF_X31_Y7_N23
--register power-up is low

TD1_R_dst_regnum[4] = DFFEAS(TD1L264, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L857 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[2]~0 at LABCELL_X30_Y7_N51
TD1L857 = ( TD1_R_ctrl_br_cmp & ( (TD1_R_ctrl_ld & TD1_av_ld_byte0_data[2]) ) ) # ( !TD1_R_ctrl_br_cmp & ( (!TD1_R_ctrl_ld & (!TD1_R_ctrl_rd_ctl_reg & (TD1_W_alu_result[2]))) # (TD1_R_ctrl_ld & (((TD1_av_ld_byte0_data[2])))) ) );


--TD1_av_ld_byte1_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[2] at FF_X24_Y7_N7
--register power-up is low

TD1_av_ld_byte1_data[2] = DFFEAS(TD1L933, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1L924,  ,  ,  ,  );


--TD1L865 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[10]~1 at LABCELL_X30_Y7_N42
TD1L865 = ( TD1_av_ld_byte1_data[2] & ( ((!TD1_R_ctrl_br_cmp & (!TD1_R_ctrl_rd_ctl_reg & TD1_W_alu_result[10]))) # (TD1_R_ctrl_ld) ) ) # ( !TD1_av_ld_byte1_data[2] & ( (!TD1_R_ctrl_br_cmp & (!TD1_R_ctrl_rd_ctl_reg & (TD1_W_alu_result[10] & !TD1_R_ctrl_ld))) ) );


--YC4_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4] at FF_X24_Y7_N40
--register power-up is low

YC4_av_readdata_pre[4] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , WD1_readdata[4],  ,  , VCC);


--TC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|src1_valid~0 at MLABCELL_X28_Y6_N36
TC2L2 = ( XC4_mem[0][74] & ( (YC4_read_latency_shift_reg[0] & XC4_mem[0][56]) ) );


--TC3L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_004|src1_valid~0 at LABCELL_X29_Y4_N30
TC3L2 = ( XC5_mem[0][74] & ( (YC5_read_latency_shift_reg[0] & XC5_mem[0][56]) ) );


--TD1_W_status_reg_pie is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie at FF_X27_Y9_N20
--register power-up is low

TD1_W_status_reg_pie = DFFEAS(TD1L890, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1_E_valid_from_R,  ,  ,  ,  );


--TD1_W_ipending_reg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[1] at FF_X28_Y7_N56
--register power-up is low

TD1_W_ipending_reg[1] = DFFEAS(TD1L851, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1_W_ipending_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[0] at FF_X28_Y7_N59
--register power-up is low

TD1_W_ipending_reg[0] = DFFEAS(TD1_W_ipending_reg_nxt[0], GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L1080 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|intr_req~0 at MLABCELL_X28_Y7_N15
TD1L1080 = ( TD1L891Q & ( (TD1_W_ipending_reg[1]) # (TD1_W_ipending_reg[0]) ) );


--TD1_hbreak_enabled is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled at FF_X27_Y9_N22
--register power-up is low

TD1_hbreak_enabled = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1_E_valid_from_R, TD1L1074,  ,  , VCC);


--TD1_hbreak_pending is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending at FF_X25_Y8_N2
--register power-up is low

TD1_hbreak_pending = DFFEAS(TD1L1076, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DE1_jtag_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break at FF_X12_Y6_N55
--register power-up is low

DE1_jtag_break = DFFEAS(DE1L4, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--TD1_wait_for_one_post_bret_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst at FF_X25_Y8_N35
--register power-up is low

TD1_wait_for_one_post_bret_inst = DFFEAS(TD1L1086, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L1077 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_req~0 at MLABCELL_X25_Y8_N3
TD1L1077 = ( TD1_W_valid & ( (!TD1_hbreak_enabled & ((TD1_hbreak_pending) # (DE1_jtag_break))) ) ) # ( !TD1_W_valid & ( (!TD1_wait_for_one_post_bret_inst & (!TD1_hbreak_enabled & ((TD1_hbreak_pending) # (DE1_jtag_break)))) ) );


--TD1L288 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[19]~0 at MLABCELL_X25_Y7_N39
TD1L288 = ( !TD1L1077 & ( !TD1L1080 ) );


--TD1L644 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[4]~0 at LABCELL_X29_Y6_N15
TD1L644 = ( YC4_av_readdata_pre[4] & ( (!TD1L288) # (((TC3L2 & YE1_q_a[4])) # (TC2L2)) ) ) # ( !YC4_av_readdata_pre[4] & ( (!TD1L288) # ((TC3L2 & YE1_q_a[4])) ) );


--TD1L707 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_valid~0 at LABCELL_X29_Y7_N0
TD1L707 = (!TD1_i_read & ((TC3L2) # (TC2L2)));


--YC4_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0] at FF_X22_Y7_N25
--register power-up is low

YC4_av_readdata_pre[0] = DFFEAS(YC4L3, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L640 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[0]~1 at LABCELL_X27_Y7_N27
TD1L640 = ( !TD1L1080 & ( TC3L2 & ( ((YC4_av_readdata_pre[0] & TC2L2)) # (YE1_q_a[0]) ) ) ) # ( !TD1L1080 & ( !TC3L2 & ( (YC4_av_readdata_pre[0] & TC2L2) ) ) );


--YC4_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1] at FF_X22_Y6_N13
--register power-up is low

YC4_av_readdata_pre[1] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , WD1_readdata[1],  ,  , VCC);


--TD1L641 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[1]~2 at LABCELL_X29_Y7_N24
TD1L641 = ( TC2L2 & ( (!TD1L288) # (((YE1_q_a[1] & TC3L2)) # (YC4_av_readdata_pre[1])) ) ) # ( !TC2L2 & ( (!TD1L288) # ((YE1_q_a[1] & TC3L2)) ) );


--YC4_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2] at FF_X29_Y6_N25
--register power-up is low

YC4_av_readdata_pre[2] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , WD1_readdata[2],  ,  , VCC);


--TD1L642 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[2]~3 at MLABCELL_X28_Y7_N36
TD1L642 = ( YE1_q_a[2] & ( YC4_av_readdata_pre[2] & ( (!TD1L1080 & ((TC3L2) # (TC2L2))) ) ) ) # ( !YE1_q_a[2] & ( YC4_av_readdata_pre[2] & ( (TC2L2 & !TD1L1080) ) ) ) # ( YE1_q_a[2] & ( !YC4_av_readdata_pre[2] & ( (!TD1L1080 & TC3L2) ) ) );


--YC4_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3] at FF_X29_Y6_N32
--register power-up is low

YC4_av_readdata_pre[3] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , WD1_readdata[3],  ,  , VCC);


--TD1L643 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[3]~4 at LABCELL_X29_Y6_N12
TD1L643 = ( YC4_av_readdata_pre[3] & ( (!TD1L288) # (((TC3L2 & YE1_q_a[3])) # (TC2L2)) ) ) # ( !YC4_av_readdata_pre[3] & ( (!TD1L288) # ((TC3L2 & YE1_q_a[3])) ) );


--TD1L858 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[3]~2 at LABCELL_X30_Y7_N39
TD1L858 = ( TD1_R_ctrl_br_cmp & ( (TD1_R_ctrl_ld & TD1_av_ld_byte0_data[3]) ) ) # ( !TD1_R_ctrl_br_cmp & ( (!TD1_R_ctrl_ld & (!TD1_R_ctrl_rd_ctl_reg & (TD1_W_alu_result[3]))) # (TD1_R_ctrl_ld & (((TD1_av_ld_byte0_data[3])))) ) );


--TD1_av_ld_byte1_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3] at FF_X23_Y7_N1
--register power-up is low

TD1_av_ld_byte1_data[3] = DFFEAS(TD1L937, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1L924,  ,  ,  ,  );


--TD1L866 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[11]~3 at LABCELL_X30_Y7_N48
TD1L866 = ( TD1_av_ld_byte1_data[3] & ( ((!TD1_R_ctrl_rd_ctl_reg & (!TD1_R_ctrl_br_cmp & TD1_W_alu_result[11]))) # (TD1_R_ctrl_ld) ) ) # ( !TD1_av_ld_byte1_data[3] & ( (!TD1_R_ctrl_ld & (!TD1_R_ctrl_rd_ctl_reg & (!TD1_R_ctrl_br_cmp & TD1_W_alu_result[11]))) ) );


--TD1L859 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[4]~4 at LABCELL_X29_Y7_N18
TD1L859 = ( TD1_W_alu_result[4] & ( (!TD1_R_ctrl_ld & (!TD1_R_ctrl_rd_ctl_reg & (!TD1_R_ctrl_br_cmp))) # (TD1_R_ctrl_ld & (((TD1_av_ld_byte0_data[4])))) ) ) # ( !TD1_W_alu_result[4] & ( (TD1_R_ctrl_ld & TD1_av_ld_byte0_data[4]) ) );


--TD1_av_ld_byte1_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4] at FF_X25_Y7_N13
--register power-up is low

TD1_av_ld_byte1_data[4] = DFFEAS(TD1L940, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1L924,  ,  ,  ,  );


--TD1L867 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[12]~5 at LABCELL_X29_Y7_N21
TD1L867 = ( TD1_W_alu_result[12] & ( (!TD1_R_ctrl_ld & (!TD1_R_ctrl_rd_ctl_reg & (!TD1_R_ctrl_br_cmp))) # (TD1_R_ctrl_ld & (((TD1_av_ld_byte1_data[4])))) ) ) # ( !TD1_W_alu_result[12] & ( (TD1_av_ld_byte1_data[4] & TD1_R_ctrl_ld) ) );


--TD1L860 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[5]~6 at LABCELL_X29_Y7_N48
TD1L860 = ( TD1_av_ld_byte0_data[5] & ( ((!TD1_R_ctrl_rd_ctl_reg & (!TD1_R_ctrl_br_cmp & TD1_W_alu_result[5]))) # (TD1_R_ctrl_ld) ) ) # ( !TD1_av_ld_byte0_data[5] & ( (!TD1_R_ctrl_rd_ctl_reg & (!TD1_R_ctrl_br_cmp & (TD1_W_alu_result[5] & !TD1_R_ctrl_ld))) ) );


--TD1_av_ld_byte1_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5] at FF_X27_Y7_N37
--register power-up is low

TD1_av_ld_byte1_data[5] = DFFEAS(TD1L921, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1L924,  ,  ,  ,  );


--TD1L868 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[13]~7 at LABCELL_X29_Y7_N51
TD1L868 = ( TD1_av_ld_byte1_data[5] & ( ((!TD1_R_ctrl_rd_ctl_reg & (!TD1_R_ctrl_br_cmp & TD1_W_alu_result[13]))) # (TD1_R_ctrl_ld) ) ) # ( !TD1_av_ld_byte1_data[5] & ( (!TD1_R_ctrl_rd_ctl_reg & (!TD1_R_ctrl_br_cmp & (TD1_W_alu_result[13] & !TD1_R_ctrl_ld))) ) );


--TD1L861 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[6]~8 at LABCELL_X30_Y7_N36
TD1L861 = ( TD1_av_ld_byte0_data[6] & ( ((!TD1_R_ctrl_rd_ctl_reg & (!TD1_R_ctrl_br_cmp & TD1_W_alu_result[6]))) # (TD1_R_ctrl_ld) ) ) # ( !TD1_av_ld_byte0_data[6] & ( (!TD1_R_ctrl_ld & (!TD1_R_ctrl_rd_ctl_reg & (!TD1_R_ctrl_br_cmp & TD1_W_alu_result[6]))) ) );


--TD1_av_ld_byte1_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[6] at FF_X24_Y7_N2
--register power-up is low

TD1_av_ld_byte1_data[6] = DFFEAS(TD1L950, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1L924,  ,  ,  ,  );


--TD1L869 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[14]~9 at LABCELL_X33_Y7_N27
TD1L869 = ( TD1_W_alu_result[14] & ( (!TD1_R_ctrl_ld & (!TD1_R_ctrl_br_cmp & (!TD1_R_ctrl_rd_ctl_reg))) # (TD1_R_ctrl_ld & (((TD1_av_ld_byte1_data[6])))) ) ) # ( !TD1_W_alu_result[14] & ( (TD1_R_ctrl_ld & TD1_av_ld_byte1_data[6]) ) );


--TD1L862 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[7]~10 at LABCELL_X30_Y7_N18
TD1L862 = ( TD1_av_ld_byte0_data[7] & ( ((!TD1_R_ctrl_rd_ctl_reg & (!TD1_R_ctrl_br_cmp & TD1_W_alu_result[7]))) # (TD1_R_ctrl_ld) ) ) # ( !TD1_av_ld_byte0_data[7] & ( (!TD1_R_ctrl_ld & (!TD1_R_ctrl_rd_ctl_reg & (!TD1_R_ctrl_br_cmp & TD1_W_alu_result[7]))) ) );


--TD1_av_ld_byte1_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7] at FF_X27_Y6_N43
--register power-up is low

TD1_av_ld_byte1_data[7] = DFFEAS(TD1L955, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1L924,  ,  ,  ,  );


--TD1L870 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[15]~11 at LABCELL_X33_Y8_N45
TD1L870 = ( TD1_W_alu_result[15] & ( (!TD1_R_ctrl_ld & (!TD1_R_ctrl_rd_ctl_reg & (!TD1_R_ctrl_br_cmp))) # (TD1_R_ctrl_ld & (((TD1_av_ld_byte1_data[7])))) ) ) # ( !TD1_W_alu_result[15] & ( (TD1_av_ld_byte1_data[7] & TD1_R_ctrl_ld) ) );


--TD1_av_ld_byte2_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0] at FF_X24_Y7_N31
--register power-up is low

TD1_av_ld_byte2_data[0] = DFFEAS(TD1L971, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L871 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[16]~12 at LABCELL_X33_Y8_N42
TD1L871 = ( TD1_W_alu_result[16] & ( (!TD1_R_ctrl_ld & (!TD1_R_ctrl_rd_ctl_reg & (!TD1_R_ctrl_br_cmp))) # (TD1_R_ctrl_ld & (((TD1_av_ld_byte2_data[0])))) ) ) # ( !TD1_W_alu_result[16] & ( (TD1_av_ld_byte2_data[0] & TD1_R_ctrl_ld) ) );


--TD1_W_control_rd_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[1] at FF_X28_Y7_N25
--register power-up is low

TD1_W_control_rd_data[1] = DFFEAS(TD1L352, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L856 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[1]~13 at LABCELL_X29_Y7_N54
TD1L856 = ( TD1_R_ctrl_ld & ( TD1_W_control_rd_data[1] & ( TD1_av_ld_byte0_data[1] ) ) ) # ( !TD1_R_ctrl_ld & ( TD1_W_control_rd_data[1] & ( (!TD1_R_ctrl_br_cmp & ((TD1_R_ctrl_rd_ctl_reg) # (TD1_W_alu_result[1]))) ) ) ) # ( TD1_R_ctrl_ld & ( !TD1_W_control_rd_data[1] & ( TD1_av_ld_byte0_data[1] ) ) ) # ( !TD1_R_ctrl_ld & ( !TD1_W_control_rd_data[1] & ( (TD1_W_alu_result[1] & (!TD1_R_ctrl_rd_ctl_reg & !TD1_R_ctrl_br_cmp)) ) ) );


--TD1_av_ld_byte2_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1] at FF_X25_Y7_N20
--register power-up is low

TD1_av_ld_byte2_data[1] = DFFEAS(TD1L975, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L872 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[17]~14 at MLABCELL_X39_Y7_N24
TD1L872 = ( TD1L962Q & ( ((!TD1_R_ctrl_br_cmp & (!TD1_R_ctrl_rd_ctl_reg & TD1_W_alu_result[17]))) # (TD1_R_ctrl_ld) ) ) # ( !TD1L962Q & ( (!TD1_R_ctrl_br_cmp & (!TD1_R_ctrl_rd_ctl_reg & (!TD1_R_ctrl_ld & TD1_W_alu_result[17]))) ) );


--TD1_av_ld_byte2_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2] at FF_X24_Y7_N13
--register power-up is low

TD1_av_ld_byte2_data[2] = DFFEAS(TD1L978, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L873 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[18]~15 at MLABCELL_X39_Y7_N30
TD1L873 = ( TD1_av_ld_byte2_data[2] & ( ((!TD1_R_ctrl_br_cmp & (!TD1_R_ctrl_rd_ctl_reg & TD1_W_alu_result[18]))) # (TD1_R_ctrl_ld) ) ) # ( !TD1_av_ld_byte2_data[2] & ( (!TD1_R_ctrl_br_cmp & (!TD1_R_ctrl_rd_ctl_reg & (!TD1_R_ctrl_ld & TD1_W_alu_result[18]))) ) );


--TD1_av_ld_byte2_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[3] at FF_X25_Y7_N31
--register power-up is low

TD1_av_ld_byte2_data[3] = DFFEAS(TD1L983, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L874 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[19]~16 at MLABCELL_X39_Y7_N33
TD1L874 = ( TD1_av_ld_byte2_data[3] & ( ((!TD1_R_ctrl_br_cmp & (!TD1_R_ctrl_rd_ctl_reg & TD1_W_alu_result[19]))) # (TD1_R_ctrl_ld) ) ) # ( !TD1_av_ld_byte2_data[3] & ( (!TD1_R_ctrl_br_cmp & (!TD1_R_ctrl_rd_ctl_reg & (TD1_W_alu_result[19] & !TD1_R_ctrl_ld))) ) );


--TD1_av_ld_byte2_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[4] at FF_X25_Y7_N22
--register power-up is low

TD1_av_ld_byte2_data[4] = DFFEAS(TD1L987, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L875 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[20]~17 at MLABCELL_X39_Y7_N27
TD1L875 = ( TD1_W_alu_result[20] & ( (!TD1_R_ctrl_ld & (!TD1_R_ctrl_br_cmp & (!TD1_R_ctrl_rd_ctl_reg))) # (TD1_R_ctrl_ld & (((TD1_av_ld_byte2_data[4])))) ) ) # ( !TD1_W_alu_result[20] & ( (TD1_av_ld_byte2_data[4] & TD1_R_ctrl_ld) ) );


--TD1_av_ld_byte2_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5] at FF_X27_Y6_N26
--register power-up is low

TD1_av_ld_byte2_data[5] = DFFEAS(TD1L990, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L876 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[21]~18 at LABCELL_X33_Y7_N18
TD1L876 = ( TD1_W_alu_result[21] & ( (!TD1_R_ctrl_ld & (!TD1_R_ctrl_rd_ctl_reg & (!TD1_R_ctrl_br_cmp))) # (TD1_R_ctrl_ld & (((TD1L967Q)))) ) ) # ( !TD1_W_alu_result[21] & ( (TD1_R_ctrl_ld & TD1L967Q) ) );


--TD1_av_ld_byte2_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6] at FF_X23_Y7_N55
--register power-up is low

TD1_av_ld_byte2_data[6] = DFFEAS(TD1L994, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L877 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[22]~19 at LABCELL_X33_Y7_N24
TD1L877 = ( TD1_av_ld_byte2_data[6] & ( ((!TD1_R_ctrl_br_cmp & (TD1_W_alu_result[22] & !TD1_R_ctrl_rd_ctl_reg))) # (TD1_R_ctrl_ld) ) ) # ( !TD1_av_ld_byte2_data[6] & ( (!TD1_R_ctrl_br_cmp & (!TD1_R_ctrl_ld & (TD1_W_alu_result[22] & !TD1_R_ctrl_rd_ctl_reg))) ) );


--TD1_av_ld_byte2_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7] at FF_X23_Y7_N37
--register power-up is low

TD1_av_ld_byte2_data[7] = DFFEAS(TD1L996, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L878 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[23]~20 at MLABCELL_X39_Y7_N15
TD1L878 = ( TD1_av_ld_byte2_data[7] & ( ((!TD1_R_ctrl_br_cmp & (!TD1_R_ctrl_rd_ctl_reg & TD1_W_alu_result[23]))) # (TD1_R_ctrl_ld) ) ) # ( !TD1_av_ld_byte2_data[7] & ( (!TD1_R_ctrl_br_cmp & (!TD1_R_ctrl_rd_ctl_reg & (TD1_W_alu_result[23] & !TD1_R_ctrl_ld))) ) );


--TD1_av_ld_byte1_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0] at FF_X24_Y7_N55
--register power-up is low

TD1_av_ld_byte1_data[0] = DFFEAS(TD1L925, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1L924,  ,  ,  ,  );


--TD1L863 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[8]~21 at LABCELL_X30_Y7_N21
TD1L863 = ( TD1_R_ctrl_br_cmp & ( (TD1_R_ctrl_ld & TD1_av_ld_byte1_data[0]) ) ) # ( !TD1_R_ctrl_br_cmp & ( (!TD1_R_ctrl_ld & (!TD1_R_ctrl_rd_ctl_reg & (TD1_W_alu_result[8]))) # (TD1_R_ctrl_ld & (((TD1_av_ld_byte1_data[0])))) ) );


--TD1L879 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[24]~22 at MLABCELL_X39_Y7_N18
TD1L879 = ( TD1_R_ctrl_ld & ( TD1_R_ctrl_br_cmp & ( TD1_av_ld_byte3_data[0] ) ) ) # ( TD1_R_ctrl_ld & ( !TD1_R_ctrl_br_cmp & ( TD1_av_ld_byte3_data[0] ) ) ) # ( !TD1_R_ctrl_ld & ( !TD1_R_ctrl_br_cmp & ( (TD1_W_alu_result[24] & !TD1_R_ctrl_rd_ctl_reg) ) ) );


--TD1_av_ld_byte1_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1] at FF_X25_Y7_N1
--register power-up is low

TD1_av_ld_byte1_data[1] = DFFEAS(TD1L928, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1L924,  ,  ,  ,  );


--TD1L864 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[9]~23 at LABCELL_X30_Y7_N45
TD1L864 = ( TD1_W_alu_result[9] & ( (!TD1_R_ctrl_ld & (!TD1_R_ctrl_br_cmp & (!TD1_R_ctrl_rd_ctl_reg))) # (TD1_R_ctrl_ld & (((TD1_av_ld_byte1_data[1])))) ) ) # ( !TD1_W_alu_result[9] & ( (TD1_R_ctrl_ld & TD1_av_ld_byte1_data[1]) ) );


--TD1L880 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[25]~24 at MLABCELL_X39_Y7_N12
TD1L880 = ( TD1_W_alu_result[25] & ( (!TD1_R_ctrl_ld & (!TD1_R_ctrl_br_cmp & (!TD1_R_ctrl_rd_ctl_reg))) # (TD1_R_ctrl_ld & (((TD1_av_ld_byte3_data[1])))) ) ) # ( !TD1_W_alu_result[25] & ( (TD1_R_ctrl_ld & TD1_av_ld_byte3_data[1]) ) );


--TD1L881 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[26]~25 at LABCELL_X33_Y7_N45
TD1L881 = ( TD1_R_ctrl_rd_ctl_reg & ( TD1_R_ctrl_ld & ( TD1_av_ld_byte3_data[2] ) ) ) # ( !TD1_R_ctrl_rd_ctl_reg & ( TD1_R_ctrl_ld & ( TD1_av_ld_byte3_data[2] ) ) ) # ( !TD1_R_ctrl_rd_ctl_reg & ( !TD1_R_ctrl_ld & ( (TD1_W_alu_result[26] & !TD1_R_ctrl_br_cmp) ) ) );


--TD1L882 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[27]~26 at LABCELL_X33_Y7_N0
TD1L882 = ( TD1_R_ctrl_rd_ctl_reg & ( TD1_av_ld_byte3_data[3] & ( TD1_R_ctrl_ld ) ) ) # ( !TD1_R_ctrl_rd_ctl_reg & ( TD1_av_ld_byte3_data[3] & ( ((!TD1_R_ctrl_br_cmp & TD1_W_alu_result[27])) # (TD1_R_ctrl_ld) ) ) ) # ( !TD1_R_ctrl_rd_ctl_reg & ( !TD1_av_ld_byte3_data[3] & ( (!TD1_R_ctrl_br_cmp & (!TD1_R_ctrl_ld & TD1_W_alu_result[27])) ) ) );


--TD1L883 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[28]~27 at LABCELL_X33_Y7_N57
TD1L883 = ( TD1_R_ctrl_rd_ctl_reg & ( TD1_R_ctrl_br_cmp & ( (TD1_R_ctrl_ld & TD1_av_ld_byte3_data[4]) ) ) ) # ( !TD1_R_ctrl_rd_ctl_reg & ( TD1_R_ctrl_br_cmp & ( (TD1_R_ctrl_ld & TD1_av_ld_byte3_data[4]) ) ) ) # ( TD1_R_ctrl_rd_ctl_reg & ( !TD1_R_ctrl_br_cmp & ( (TD1_R_ctrl_ld & TD1_av_ld_byte3_data[4]) ) ) ) # ( !TD1_R_ctrl_rd_ctl_reg & ( !TD1_R_ctrl_br_cmp & ( (!TD1_R_ctrl_ld & (TD1_W_alu_result[28])) # (TD1_R_ctrl_ld & ((TD1_av_ld_byte3_data[4]))) ) ) );


--TD1L884 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[29]~28 at LABCELL_X33_Y7_N15
TD1L884 = ( TD1_R_ctrl_rd_ctl_reg & ( TD1_R_ctrl_br_cmp & ( (TD1_R_ctrl_ld & TD1L1005Q) ) ) ) # ( !TD1_R_ctrl_rd_ctl_reg & ( TD1_R_ctrl_br_cmp & ( (TD1_R_ctrl_ld & TD1L1005Q) ) ) ) # ( TD1_R_ctrl_rd_ctl_reg & ( !TD1_R_ctrl_br_cmp & ( (TD1_R_ctrl_ld & TD1L1005Q) ) ) ) # ( !TD1_R_ctrl_rd_ctl_reg & ( !TD1_R_ctrl_br_cmp & ( (!TD1_R_ctrl_ld & (TD1_W_alu_result[29])) # (TD1_R_ctrl_ld & ((TD1L1005Q))) ) ) );


--TD1L885 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[30]~29 at LABCELL_X33_Y7_N33
TD1L885 = ( TD1_W_alu_result[30] & ( TD1L1007Q & ( ((!TD1_R_ctrl_br_cmp & !TD1_R_ctrl_rd_ctl_reg)) # (TD1_R_ctrl_ld) ) ) ) # ( !TD1_W_alu_result[30] & ( TD1L1007Q & ( TD1_R_ctrl_ld ) ) ) # ( TD1_W_alu_result[30] & ( !TD1L1007Q & ( (!TD1_R_ctrl_br_cmp & (!TD1_R_ctrl_ld & !TD1_R_ctrl_rd_ctl_reg)) ) ) );


--TD1L886 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[31]~30 at LABCELL_X33_Y7_N48
TD1L886 = ( TD1_W_alu_result[31] & ( TD1_R_ctrl_ld & ( TD1_av_ld_byte3_data[7] ) ) ) # ( !TD1_W_alu_result[31] & ( TD1_R_ctrl_ld & ( TD1_av_ld_byte3_data[7] ) ) ) # ( TD1_W_alu_result[31] & ( !TD1_R_ctrl_ld & ( (!TD1_R_ctrl_rd_ctl_reg & !TD1_R_ctrl_br_cmp) ) ) );


--FC1_state is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state at FF_X13_Y4_N14
--register power-up is low

FC1_state = AMPP_FUNCTION(A1L9, FC1L57, !P1_clr_reg);


--FC1_user_saw_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid at FF_X15_Y4_N1
--register power-up is low

FC1_user_saw_rvalid = AMPP_FUNCTION(A1L9, FC1L90, !P1_clr_reg);


--FC1L77 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~0 at MLABCELL_X15_Y4_N18
FC1L77 = AMPP_FUNCTION(!FC1_user_saw_rvalid, !FC1_state, !P1_irf_reg[1][0], !A1L10, !FC1_count[1], !FC1_td_shift[9]);


--FC1_tck_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav at FF_X22_Y4_N2
--register power-up is low

FC1_tck_t_dav = AMPP_FUNCTION(A1L9, FC1L63, !P1_clr_reg);


--FC1_td_shift[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1] at FF_X15_Y4_N56
--register power-up is low

FC1_td_shift[1] = AMPP_FUNCTION(A1L9, FC1L81, !P1_clr_reg, FC1L66);


--FC1_count[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9] at FF_X15_Y4_N14
--register power-up is low

FC1_count[9] = AMPP_FUNCTION(A1L9, FC1L17, !P1_clr_reg, FC1L66);


--FC1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid at FF_X18_Y4_N40
--register power-up is low

FC1_rvalid = AMPP_FUNCTION(A1L28, FC1L50, !DC1_r_sync_rst);


--FC1L78 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~1 at MLABCELL_X15_Y4_N48
FC1L78 = AMPP_FUNCTION(!FC1_tck_t_dav, !FC1_state, !FC1_rvalid, !FC1_count[9], !FC1_td_shift[1], !FC1L77);


--FC1L66 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2 at LABCELL_X16_Y4_N36
FC1L66 = AMPP_FUNCTION(!R1_state[4], !P1_virtual_ir_scan_reg, !R1_state[3], !J1_splitter_nodes_receive_0[3]);


--RE3_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 at FF_X15_Y5_N16
--register power-up is low

RE3_din_s1 = DFFEAS( , GLOBAL(A1L9),  ,  ,  , DE1_monitor_ready,  ,  , VCC);


--LE1_MonDReg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0] at FF_X13_Y5_N34
--register power-up is low

LE1_MonDReg[0] = DFFEAS(LE1L121, GLOBAL(A1L28),  ,  , LE1L52,  ,  ,  ,  );


--PE1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~8 at LABCELL_X12_Y5_N12
PE1L58 = ( LE1_MonDReg[0] & ( (!ME1L3 & ((!P1_irf_reg[2][1]) # ((BE1_break_readreg[0])))) # (ME1L3 & (((PE1_sr[2])))) ) ) # ( !LE1_MonDReg[0] & ( (!ME1L3 & (P1_irf_reg[2][1] & ((BE1_break_readreg[0])))) # (ME1L3 & (((PE1_sr[2])))) ) );


--PE1L25 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14]~9 at MLABCELL_X15_Y5_N30
PE1L25 = ( P1_virtual_ir_scan_reg & ( P1_irf_reg[2][0] ) ) # ( !P1_virtual_ir_scan_reg & ( (P1_irf_reg[2][0] & ((!R1_state[4]) # (!J1_splitter_nodes_receive_1[3]))) ) );


--PE1L26 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14]~10 at MLABCELL_X15_Y5_N0
PE1L26 = ( J1_splitter_nodes_receive_1[3] & ( (!P1_virtual_ir_scan_reg & ((R1_state[3]) # (R1_state[4]))) ) );


--ME1_virtual_state_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir at LABCELL_X11_Y5_N48
ME1_virtual_state_uir = ( P1_virtual_ir_scan_reg & ( (J1_splitter_nodes_receive_1[3] & R1_state[8]) ) );


--RE2_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 at FF_X11_Y5_N34
--register power-up is low

RE2_din_s1 = DFFEAS( , GLOBAL(A1L9),  ,  ,  , TD1_hbreak_enabled,  ,  , VCC);


--DC1_altera_reset_synchronizer_int_chain[3] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3] at FF_X13_Y8_N5
--register power-up is low

DC1_altera_reset_synchronizer_int_chain[3] = DFFEAS( , GLOBAL(A1L28),  ,  ,  , DC1_altera_reset_synchronizer_int_chain[2],  ,  , VCC);


--DC1_altera_reset_synchronizer_int_chain[2] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2] at FF_X13_Y8_N44
--register power-up is low

DC1_altera_reset_synchronizer_int_chain[2] = DFFEAS( , GLOBAL(A1L28),  ,  ,  , DC1_altera_reset_synchronizer_int_chain[1],  ,  , VCC);


--DC1_r_sync_rst_chain[2] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2] at FF_X13_Y8_N50
--register power-up is low

DC1_r_sync_rst_chain[2] = DFFEAS(DC1L22, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--DC1L21 is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain~0 at LABCELL_X13_Y8_N0
DC1L21 = ( DC1_altera_reset_synchronizer_int_chain[2] & ( DC1_r_sync_rst_chain[2] ) );


--YC4_av_readdata_pre[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11] at FF_X23_Y7_N10
--register power-up is low

YC4_av_readdata_pre[11] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , WD1_readdata[11],  ,  , VCC);


--TD1L651 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[11]~5 at MLABCELL_X28_Y6_N42
TD1L651 = ( TD1L288 & ( (!TC2L2 & (TC3L2 & ((YE1_q_a[11])))) # (TC2L2 & (((TC3L2 & YE1_q_a[11])) # (YC4_av_readdata_pre[11]))) ) ) # ( !TD1L288 );


--YC4_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12] at FF_X25_Y7_N29
--register power-up is low

YC4_av_readdata_pre[12] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , WD1_readdata[12],  ,  , VCC);


--TD1L652 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[12]~6 at MLABCELL_X25_Y7_N36
TD1L652 = ( YE1_q_a[12] & ( (!TD1L1080 & (((YC4_av_readdata_pre[12] & TC2L2)) # (TC3L2))) ) ) # ( !YE1_q_a[12] & ( (!TD1L1080 & (YC4_av_readdata_pre[12] & TC2L2)) ) );


--YC4_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13] at FF_X27_Y6_N7
--register power-up is low

YC4_av_readdata_pre[13] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , WD1_readdata[13],  ,  , VCC);


--TD1L653 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[13]~7 at MLABCELL_X28_Y6_N15
TD1L653 = ( TD1L288 & ( (!TC2L2 & (TC3L2 & ((YE1_q_a[13])))) # (TC2L2 & (((TC3L2 & YE1_q_a[13])) # (YC4_av_readdata_pre[13]))) ) ) # ( !TD1L288 );


--YC4_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14] at FF_X24_Y7_N52
--register power-up is low

YC4_av_readdata_pre[14] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , WD1_readdata[14],  ,  , VCC);


--TD1L654 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[14]~8 at LABCELL_X27_Y7_N6
TD1L654 = ( YC4_av_readdata_pre[14] & ( (((TC3L2 & YE1_q_a[14])) # (TC2L2)) # (TD1L1080) ) ) # ( !YC4_av_readdata_pre[14] & ( ((TC3L2 & YE1_q_a[14])) # (TD1L1080) ) );


--YC4_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15] at FF_X27_Y6_N13
--register power-up is low

YC4_av_readdata_pre[15] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , WD1_readdata[15],  ,  , VCC);


--TD1L655 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[15]~9 at MLABCELL_X28_Y6_N45
TD1L655 = ( TD1L288 & ( (!TC2L2 & (TC3L2 & (YE1_q_a[15]))) # (TC2L2 & (((TC3L2 & YE1_q_a[15])) # (YC4_av_readdata_pre[15]))) ) ) # ( !TD1L288 );


--YC4_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16] at FF_X24_Y7_N19
--register power-up is low

YC4_av_readdata_pre[16] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , WD1_readdata[16],  ,  , VCC);


--TD1L656 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[16]~10 at LABCELL_X29_Y6_N18
TD1L656 = ( TD1L288 & ( (!YE1_q_a[16] & (YC4_av_readdata_pre[16] & ((TC2L2)))) # (YE1_q_a[16] & (((YC4_av_readdata_pre[16] & TC2L2)) # (TC3L2))) ) ) # ( !TD1L288 );


--YC4_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5] at FF_X29_Y6_N37
--register power-up is low

YC4_av_readdata_pre[5] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , WD1_readdata[5],  ,  , VCC);


--TD1L645 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[5]~11 at LABCELL_X29_Y7_N9
TD1L645 = ( YE1_q_a[5] & ( TC2L2 & ( ((!TD1L288) # (YC4_av_readdata_pre[5])) # (TC3L2) ) ) ) # ( !YE1_q_a[5] & ( TC2L2 & ( (!TD1L288) # (YC4_av_readdata_pre[5]) ) ) ) # ( YE1_q_a[5] & ( !TC2L2 & ( (!TD1L288) # (TC3L2) ) ) ) # ( !YE1_q_a[5] & ( !TC2L2 & ( !TD1L288 ) ) );


--TD1L244 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~0 at LABCELL_X31_Y9_N45
TD1L244 = ( TD1_D_iw[11] & ( (TD1_D_iw[12] & ((!TD1_D_iw[16]) # (TD1_D_iw[15]))) ) ) # ( !TD1_D_iw[11] & ( (TD1_D_iw[15] & TD1_D_iw[12]) ) );


--TD1L245 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~1 at LABCELL_X31_Y8_N6
TD1L245 = ( TD1L244 & ( (TD1L593 & (TD1_D_iw[14] & !TD1_D_iw[13])) ) );


--TD1L461 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[1]~15 at LABCELL_X31_Y8_N0
TD1L461 = ( TD1_R_ctrl_shift_rot_right & ( TD1_E_shift_rot_result[2] ) ) # ( !TD1_R_ctrl_shift_rot_right & ( TD1_E_shift_rot_result[0] ) );


--TD1L1022 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write_nxt~1 at LABCELL_X24_Y5_N48
TD1L1022 = ( SC1L9 & ( YC2L11 & ( (TD1_d_write & !AD1L2) ) ) ) # ( !SC1L9 & ( YC2L11 & ( (TD1_d_write & !AD1L2) ) ) ) # ( SC1L9 & ( !YC2L11 & ( (TD1_d_write & !AD1L2) ) ) ) # ( !SC1L9 & ( !YC2L11 & ( (TD1_d_write & ((!AD1L2) # ((AD1L1 & SC1L3)))) ) ) );


--TD1_av_ld_waiting_for_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data at FF_X27_Y8_N53
--register power-up is low

TD1_av_ld_waiting_for_data = DFFEAS(TD1L1011, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L901 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~0 at LABCELL_X29_Y5_N12
TD1L901 = ( !GD1_WideOr1 & ( TD1_d_read ) );


--TD1_av_ld_aligning_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data at FF_X27_Y8_N41
--register power-up is low

TD1_av_ld_aligning_data = DFFEAS(TD1L903, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1_av_ld_align_cycle[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1] at FF_X27_Y8_N29
--register power-up is low

TD1_av_ld_align_cycle[1] = DFFEAS(TD1L899, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1_av_ld_align_cycle[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0] at FF_X27_Y8_N32
--register power-up is low

TD1_av_ld_align_cycle[0] = DFFEAS(TD1L898, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L902 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~1 at LABCELL_X27_Y8_N9
TD1L902 = ( TD1_D_iw[4] & ( (TD1_av_ld_align_cycle[1] & TD1_av_ld_align_cycle[0]) ) ) # ( !TD1_D_iw[4] & ( (TD1_av_ld_align_cycle[1] & (!TD1_av_ld_align_cycle[0] $ (!TD1L230))) ) );


--TD1L232 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem32~0 at LABCELL_X27_Y8_N3
TD1L232 = ( TD1_D_iw[4] & ( (TD1_D_iw[0] & (TD1_D_iw[2] & !TD1_D_iw[3])) ) );


--TD1L360 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_ld_stall~1 at LABCELL_X27_Y8_N12
TD1L360 = ( TD1L232 & ( TD1L902 & ( (!TD1_av_ld_waiting_for_data & ((!TD1L359))) # (TD1_av_ld_waiting_for_data & (TD1L901)) ) ) ) # ( !TD1L232 & ( TD1L902 & ( (!TD1_av_ld_waiting_for_data & (!TD1L359 & ((!TD1L901) # (TD1_av_ld_aligning_data)))) # (TD1_av_ld_waiting_for_data & (TD1L901 & ((TD1_av_ld_aligning_data)))) ) ) ) # ( TD1L232 & ( !TD1L902 & ( (!TD1_av_ld_waiting_for_data & ((!TD1L359))) # (TD1_av_ld_waiting_for_data & (TD1L901)) ) ) ) # ( !TD1L232 & ( !TD1L902 & ( (!TD1_av_ld_waiting_for_data & (!TD1L901 & (!TD1L359 & !TD1_av_ld_aligning_data))) ) ) );


--TD1L361 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_ld_stall~2 at LABCELL_X27_Y9_N15
TD1L361 = (TD1_E_valid_from_R & TD1_R_ctrl_ld);


--TD1L409 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_done~0 at LABCELL_X35_Y9_N6
TD1L409 = (!TD1L405Q & (!TD1_E_shift_rot_cnt[3] & (!TD1_E_shift_rot_cnt[2] & !TD1_E_shift_rot_cnt[0])));


--TD1L590 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~0 at LABCELL_X27_Y8_N21
TD1L590 = ( TD1L409 & ( TD1_E_new_inst & ( ((TD1_E_valid_from_R & TD1_R_ctrl_shift_rot)) # (TD1_R_ctrl_ld) ) ) ) # ( !TD1L409 & ( TD1_E_new_inst & ( ((TD1_E_valid_from_R & TD1_R_ctrl_shift_rot)) # (TD1_R_ctrl_ld) ) ) ) # ( TD1L409 & ( !TD1_E_new_inst & ( (TD1_E_shift_rot_cnt[4] & (TD1_E_valid_from_R & TD1_R_ctrl_shift_rot)) ) ) ) # ( !TD1L409 & ( !TD1_E_new_inst & ( (TD1_E_valid_from_R & TD1_R_ctrl_shift_rot) ) ) );


--TD1L592 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R~0 at LABCELL_X27_Y8_N42
TD1L592 = ( TD1L1021 & ( TD1L1022 ) ) # ( !TD1L1021 & ( TD1L1022 ) ) # ( TD1L1021 & ( !TD1L1022 ) ) # ( !TD1L1021 & ( !TD1L1022 & ( (((TD1L361 & !TD1L360)) # (TD1_R_valid)) # (TD1L590) ) ) );


--TD1L716 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~2 at MLABCELL_X34_Y9_N27
TD1L716 = ( TD1L715 & ( TD1L714 ) );


--TD1_D_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_valid at FF_X27_Y8_N47
--register power-up is low

TD1_D_valid = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1L707,  ,  , VCC);


--TD1L613 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~7 at LABCELL_X30_Y9_N54
TD1L613 = ( !TD1_D_iw[11] & ( TD1_D_iw[12] & ( (TD1_D_iw[15] & (TD1_D_iw[14] & (TD1_D_iw[13] & TD1_D_iw[16]))) ) ) );


--TD1L614 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~8 at LABCELL_X30_Y9_N24
TD1L614 = ( TD1_D_iw[11] & ( TD1_D_iw[16] & ( (TD1_D_iw[15] & (TD1_D_iw[14] & (TD1_D_iw[13] & TD1_D_iw[12]))) ) ) );


--TD1L615 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~9 at MLABCELL_X28_Y9_N30
TD1L615 = ( !TD1_D_iw[12] & ( TD1_D_iw[15] & ( (!TD1_D_iw[14] & (TD1_D_iw[13] & (TD1_D_iw[16] & !TD1_D_iw[11]))) ) ) );


--TD1L616 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~10 at MLABCELL_X28_Y9_N36
TD1L616 = ( !TD1_D_iw[14] & ( TD1_D_iw[16] & ( (TD1_D_iw[15] & (!TD1_D_iw[12] & (TD1_D_iw[13] & TD1_D_iw[11]))) ) ) );


--TD1L617 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~11 at LABCELL_X30_Y9_N57
TD1L617 = ( !TD1_D_iw[12] & ( TD1_D_iw[11] & ( (TD1_D_iw[15] & (TD1_D_iw[14] & (TD1_D_iw[16] & TD1_D_iw[13]))) ) ) );


--TD1L600 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~7 at LABCELL_X33_Y9_N33
TD1L600 = ( TD1_D_iw[5] & ( !TD1_D_iw[1] & ( (!TD1_D_iw[4] & (TD1_D_iw[2] & (!TD1_D_iw[3] & !TD1_D_iw[0]))) ) ) );


--TD1L601 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~8 at LABCELL_X35_Y9_N36
TD1L601 = ( TD1_D_iw[5] & ( !TD1_D_iw[4] & ( (TD1_D_iw[3] & (!TD1_D_iw[2] & (TD1_D_iw[1] & !TD1_D_iw[0]))) ) ) );


--TD1L210 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~0 at LABCELL_X31_Y9_N3
TD1L210 = ( !TD1L216 & ( (!TD1L215 & (!TD1L601 & !TD1L214)) ) );


--TD1L602 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~9 at LABCELL_X31_Y7_N12
TD1L602 = ( !TD1_D_iw[0] & ( !TD1_D_iw[5] & ( (!TD1_D_iw[1] & (!TD1_D_iw[2] & (!TD1_D_iw[4] & !TD1_D_iw[3]))) ) ) );


--TD1L603 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~10 at LABCELL_X31_Y9_N30
TD1L603 = ( !TD1_D_iw[0] & ( TD1_D_iw[1] & ( (!TD1_D_iw[2] & (!TD1_D_iw[5] & (!TD1_D_iw[4] & !TD1_D_iw[3]))) ) ) );


--TD1L618 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~12 at MLABCELL_X28_Y9_N39
TD1L618 = ( !TD1_D_iw[16] & ( TD1_D_iw[14] & ( (TD1_D_iw[15] & (!TD1_D_iw[12] & (TD1_D_iw[11] & TD1_D_iw[13]))) ) ) );


--TD1L233 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~0 at LABCELL_X31_Y9_N0
TD1L233 = ( !TD1L603 & ( (!TD1L602 & ((!TD1L593) # (!TD1L236))) ) );


--TD1L234 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~1 at MLABCELL_X25_Y9_N12
TD1L234 = ( TD1L238 & ( TD1L593 ) ) # ( !TD1L238 & ( TD1L593 & ( (!TD1L210) # (((!TD1L233) # (TD1L600)) # (TD1L237)) ) ) ) # ( TD1L238 & ( !TD1L593 & ( (!TD1L210) # ((!TD1L233) # (TD1L600)) ) ) ) # ( !TD1L238 & ( !TD1L593 & ( (!TD1L210) # ((!TD1L233) # (TD1L600)) ) ) );


--TD1L222 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct~0 at LABCELL_X27_Y9_N12
TD1L222 = ( !TD1_D_iw[5] & ( (!TD1_D_iw[3] & (!TD1_D_iw[4] & (!TD1_D_iw[1] & !TD1_D_iw[2]))) ) );


--YC4_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6] at FF_X28_Y7_N34
--register power-up is low

YC4_av_readdata_pre[6] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , WD1_readdata[6],  ,  , VCC);


--TD1L646 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[6]~12 at MLABCELL_X28_Y7_N9
TD1L646 = ( !TD1L1080 & ( (!TC2L2 & (TC3L2 & ((YE1_q_a[6])))) # (TC2L2 & (((TC3L2 & YE1_q_a[6])) # (YC4_av_readdata_pre[6]))) ) );


--TD1L206 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst~0 at LABCELL_X31_Y7_N42
TD1L206 = ( TD1_D_iw[0] & ( TD1_D_iw[5] & ( (TD1_D_iw[1] & ((!TD1_D_iw[2]) # ((!TD1_D_iw[4]) # (!TD1_D_iw[3])))) ) ) ) # ( !TD1_D_iw[0] & ( TD1_D_iw[5] & ( (!TD1_D_iw[1] & ((!TD1_D_iw[2] & ((!TD1_D_iw[4]) # (!TD1_D_iw[3]))) # (TD1_D_iw[2] & ((TD1_D_iw[3]) # (TD1_D_iw[4]))))) ) ) ) # ( TD1_D_iw[0] & ( !TD1_D_iw[5] & ( (!TD1_D_iw[1] & (!TD1_D_iw[2] & (!TD1_D_iw[4] & !TD1_D_iw[3]))) # (TD1_D_iw[1] & ((!TD1_D_iw[2]) # ((!TD1_D_iw[4]) # (!TD1_D_iw[3])))) ) ) ) # ( !TD1_D_iw[0] & ( !TD1_D_iw[5] & ( !TD1_D_iw[1] ) ) );


--TD1L790 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~0 at MLABCELL_X34_Y9_N33
TD1L790 = ( TD1L206 ) # ( !TD1L206 & ( (((TD1_R_valid & TD1L716)) # (TD1L791)) # (TD1L312) ) );


--TD1L248 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~0 at LABCELL_X31_Y9_N24
TD1L248 = ( !TD1_D_iw[11] & ( (!TD1_D_iw[14] & (!TD1_D_iw[16])) # (TD1_D_iw[14] & ((TD1_D_iw[15]))) ) );


--TD1L249 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~1 at LABCELL_X31_Y9_N48
TD1L249 = ( TD1L248 & ( (!TD1_D_iw[13] & (TD1L593 & TD1_D_iw[12])) ) );


--YC4_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8] at FF_X24_Y7_N37
--register power-up is low

YC4_av_readdata_pre[8] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , WD1_readdata[8],  ,  , VCC);


--TD1L648 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[8]~13 at MLABCELL_X28_Y7_N51
TD1L648 = ( YC4_av_readdata_pre[8] & ( (!TD1L1080 & (((YE1_q_a[8] & TC3L2)) # (TC2L2))) ) ) # ( !YC4_av_readdata_pre[8] & ( (!TD1L1080 & (YE1_q_a[8] & TC3L2)) ) );


--TD1L220 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_hi_imm16~0 at LABCELL_X35_Y9_N0
TD1L220 = ( TD1_D_iw[5] & ( TD1_D_iw[4] & ( (TD1_D_iw[2] & (!TD1_D_iw[1] & !TD1_D_iw[0])) ) ) ) # ( TD1_D_iw[5] & ( !TD1_D_iw[4] & ( (TD1_D_iw[3] & (TD1_D_iw[2] & (!TD1_D_iw[1] & !TD1_D_iw[0]))) ) ) );


--TD1L235 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~2 at LABCELL_X30_Y9_N0
TD1L235 = ( !TD1L240 & ( (!TD1L614 & (!TD1L239 & (!TD1L241 & !TD1L613))) ) );


--TD1L619 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~13 at MLABCELL_X28_Y9_N45
TD1L619 = ( !TD1_D_iw[14] & ( TD1_D_iw[13] & ( (!TD1_D_iw[16] & (TD1_D_iw[11] & (!TD1_D_iw[12] & !TD1_D_iw[15]))) ) ) );


--TD1L620 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~14 at MLABCELL_X28_Y9_N6
TD1L620 = ( !TD1_D_iw[12] & ( TD1_D_iw[13] & ( (!TD1_D_iw[15] & (TD1_D_iw[11] & (!TD1_D_iw[16] & TD1_D_iw[14]))) ) ) );


--TD1L217 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~0 at LABCELL_X27_Y9_N48
TD1L217 = ( !TD1L617 & ( (!TD1L615 & (!TD1L620 & (!TD1L619 & !TD1L616))) ) );


--TD1L604 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~11 at LABCELL_X31_Y9_N33
TD1L604 = ( !TD1_D_iw[1] & ( TD1_D_iw[0] & ( (!TD1_D_iw[2] & (!TD1_D_iw[5] & (!TD1_D_iw[3] & !TD1_D_iw[4]))) ) ) );


--TD1L621 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~15 at LABCELL_X30_Y9_N18
TD1L621 = ( TD1_D_iw[11] & ( !TD1_D_iw[14] & ( (!TD1_D_iw[15] & (!TD1_D_iw[16] & (!TD1_D_iw[13] & !TD1_D_iw[12]))) ) ) );


--TD1L622 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~16 at MLABCELL_X28_Y9_N42
TD1L622 = ( !TD1_D_iw[13] & ( TD1_D_iw[14] & ( (!TD1_D_iw[16] & (TD1_D_iw[11] & (!TD1_D_iw[15] & !TD1_D_iw[12]))) ) ) );


--TD1L218 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~1 at LABCELL_X27_Y9_N54
TD1L218 = ( !TD1L604 & ( (!TD1L593) # ((!TD1L621 & !TD1L622)) ) );


--TD1L219 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~2 at LABCELL_X27_Y9_N24
TD1L219 = ( TD1L235 & ( TD1L217 & ( (!TD1L218) # ((!TD1L210) # (!TD1L233)) ) ) ) # ( !TD1L235 & ( TD1L217 & ( (!TD1L218) # ((!TD1L210) # ((!TD1L233) # (TD1L593))) ) ) ) # ( TD1L235 & ( !TD1L217 & ( (!TD1L218) # ((!TD1L210) # ((!TD1L233) # (TD1L593))) ) ) ) # ( !TD1L235 & ( !TD1L217 & ( (!TD1L218) # ((!TD1L210) # ((!TD1L233) # (TD1L593))) ) ) );


--TD1L605 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~12 at MLABCELL_X34_Y9_N54
TD1L605 = ( !TD1_D_iw[3] & ( TD1_D_iw[4] & ( (!TD1_D_iw[5] & (TD1_D_iw[1] & (!TD1_D_iw[0] & TD1_D_iw[2]))) ) ) );


--TD1L347 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub~0 at MLABCELL_X34_Y9_N24
TD1L347 = ( TD1L205 & ( TD1_R_valid ) ) # ( !TD1L205 & ( (TD1_R_valid & (((TD1L204 & TD1L593)) # (TD1L203))) ) );


--TD1_E_src2[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[1] at FF_X37_Y8_N14
--register power-up is low

TD1_E_src2[1] = DFFEAS(TD1L784, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC4_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7] at FF_X29_Y6_N40
--register power-up is low

YC4_av_readdata_pre[7] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , WD1_readdata[7],  ,  , VCC);


--TD1L647 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[7]~14 at MLABCELL_X28_Y7_N42
TD1L647 = ( TC3L2 & ( (!TD1L1080 & (((TC2L2 & YC4_av_readdata_pre[7])) # (YE1_q_a[7]))) ) ) # ( !TC3L2 & ( (TC2L2 & (!TD1L1080 & YC4_av_readdata_pre[7])) ) );


--YC4_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9] at FF_X25_Y7_N55
--register power-up is low

YC4_av_readdata_pre[9] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , WD1_readdata[9],  ,  , VCC);


--TD1L649 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[9]~15 at MLABCELL_X28_Y7_N45
TD1L649 = ( YC4_av_readdata_pre[9] & ( (!TD1L1080 & (((YE1_q_a[9] & TC3L2)) # (TC2L2))) ) ) # ( !YC4_av_readdata_pre[9] & ( (!TD1L1080 & (YE1_q_a[9] & TC3L2)) ) );


--YC4_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10] at FF_X18_Y7_N34
--register power-up is low

YC4_av_readdata_pre[10] = DFFEAS(YC4L14, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L650 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[10]~16 at LABCELL_X27_Y7_N15
TD1L650 = ( YC4_av_readdata_pre[10] & ( (!TD1L1080 & (((TC3L2 & YE1_q_a[10])) # (TC2L2))) ) ) # ( !YC4_av_readdata_pre[10] & ( (!TD1L1080 & (TC3L2 & YE1_q_a[10])) ) );


--YC4_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17] at FF_X25_Y7_N49
--register power-up is low

YC4_av_readdata_pre[17] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , WD1_readdata[17],  ,  , VCC);


--TD1L657 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[17]~17 at MLABCELL_X25_Y7_N42
TD1L657 = ( YC4_av_readdata_pre[17] & ( (((TC3L2 & YE1_q_a[17])) # (TD1L1080)) # (TC2L2) ) ) # ( !YC4_av_readdata_pre[17] & ( ((TC3L2 & YE1_q_a[17])) # (TD1L1080) ) );


--YC4_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18] at FF_X24_Y7_N25
--register power-up is low

YC4_av_readdata_pre[18] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , WD1_readdata[18],  ,  , VCC);


--TD1L658 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[18]~18 at LABCELL_X27_Y7_N0
TD1L658 = ( YC4_av_readdata_pre[18] & ( TD1L1077 ) ) # ( !YC4_av_readdata_pre[18] & ( TD1L1077 ) ) # ( YC4_av_readdata_pre[18] & ( !TD1L1077 & ( (!TD1L1080 & (((YE1_q_a[18] & TC3L2)) # (TC2L2))) ) ) ) # ( !YC4_av_readdata_pre[18] & ( !TD1L1077 & ( (YE1_q_a[18] & (TC3L2 & !TD1L1080)) ) ) );


--YC4_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20] at FF_X28_Y6_N19
--register power-up is low

YC4_av_readdata_pre[20] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , WD1_readdata[20],  ,  , VCC);


--TD1L660 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[20]~19 at MLABCELL_X28_Y6_N9
TD1L660 = ( TC2L2 & ( (!TD1L288) # (((TC3L2 & YE1_q_a[20])) # (YC4_av_readdata_pre[20])) ) ) # ( !TC2L2 & ( (!TD1L288) # ((TC3L2 & YE1_q_a[20])) ) );


--YC4_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19] at FF_X25_Y7_N7
--register power-up is low

YC4_av_readdata_pre[19] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , WD1_readdata[19],  ,  , VCC);


--TD1L659 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[19]~20 at MLABCELL_X25_Y7_N45
TD1L659 = ( YC4_av_readdata_pre[19] & ( ((!TD1L288) # ((TC3L2 & YE1_q_a[19]))) # (TC2L2) ) ) # ( !YC4_av_readdata_pre[19] & ( (!TD1L288) # ((TC3L2 & YE1_q_a[19])) ) );


--YC4_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21] at FF_X27_Y6_N19
--register power-up is low

YC4_av_readdata_pre[21] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , WD1_readdata[21],  ,  , VCC);


--TD1L661 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[21]~21 at MLABCELL_X28_Y6_N12
TD1L661 = ( YC4_av_readdata_pre[21] & ( ((!TD1L288) # ((TC3L2 & YE1_q_a[21]))) # (TC2L2) ) ) # ( !YC4_av_readdata_pre[21] & ( (!TD1L288) # ((TC3L2 & YE1_q_a[21])) ) );


--TD1L477 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[17]~16 at MLABCELL_X39_Y8_N30
TD1L477 = ( TD1_E_shift_rot_result[16] & ( (!TD1L734Q) # (TD1_E_shift_rot_result[18]) ) ) # ( !TD1_E_shift_rot_result[16] & ( (TD1_E_shift_rot_result[18] & TD1L734Q) ) );


--TD1L253 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_unsigned_lo_imm16~0 at MLABCELL_X34_Y9_N6
TD1L253 = ( TD1L791 ) # ( !TD1L791 & ( (TD1L254) # (TD1L227) ) );


--XC3L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X23_Y5_N39
XC3L3 = ( YC3_read_latency_shift_reg[0] & ( (XC3_mem_used[1] & XC3_mem_used[0]) ) ) # ( !YC3_read_latency_shift_reg[0] & ( XC3_mem_used[0] ) );


--XC3L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~2 at LABCELL_X23_Y5_N12
XC3L4 = ( YC3_wait_latency_counter[0] & ( ((!YB1L64 & (SC1L6 & !YC3_wait_latency_counter[1]))) # (XC3L3) ) ) # ( !YC3_wait_latency_counter[0] & ( ((YB1L64 & (SC1L6 & !YC3_wait_latency_counter[1]))) # (XC3L3) ) );


--XC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X23_Y5_N48
XC1L3 = ( XC1_mem_used[0] & ( BD1L5 & ( ((!YC1_read_latency_shift_reg[0]) # ((XC1L6 & YB1_av_waitrequest))) # (XC1_mem_used[1]) ) ) ) # ( !XC1_mem_used[0] & ( BD1L5 & ( (XC1L6 & (!XC1_mem_used[1] & YB1_av_waitrequest)) ) ) ) # ( XC1_mem_used[0] & ( !BD1L5 & ( (!YC1_read_latency_shift_reg[0]) # (XC1_mem_used[1]) ) ) );


--KD1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|grant[1]~1 at LABCELL_X31_Y6_N12
KD1L3 = ( TC1L1 & ( BD1L1 & ( ((!KD1_top_priority_reg[0] & ((!SC1L10) # (SC1L5)))) # (KD1_top_priority_reg[1]) ) ) ) # ( TC1L1 & ( !BD1L1 & ( (!KD1_top_priority_reg[0]) # (KD1_top_priority_reg[1]) ) ) );


--KD1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0 at LABCELL_X31_Y6_N36
KD1L6 = ( VC1_saved_grant[0] & ( VC1_packet_in_progress & ( (XC4L19 & (((VC1_saved_grant[1] & TC1L1)) # (SC1L11))) ) ) ) # ( !VC1_saved_grant[0] & ( VC1_packet_in_progress & ( (VC1_saved_grant[1] & (TC1L1 & XC4L19)) ) ) ) # ( VC1_saved_grant[0] & ( !VC1_packet_in_progress & ( (!SC1L11 & (TC1L1 & ((!VC1_saved_grant[1]) # (XC4L19)))) # (SC1L11 & (((XC4L19)))) ) ) ) # ( !VC1_saved_grant[0] & ( !VC1_packet_in_progress & ( (!TC1L1 & (((SC1L11)))) # (TC1L1 & ((!VC1_saved_grant[1]) # ((XC4L19)))) ) ) );


--TD1L1079 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read_nxt~0 at LABCELL_X29_Y7_N15
TD1L1079 = ( TD1_i_read & ( !TD1_W_valid ) ) # ( !TD1_i_read & ( !TD1_W_valid & ( (TC2L2) # (TC3L2) ) ) );


--AD2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~0 at MLABCELL_X25_Y6_N39
AD2L2 = ( CD1L1 & ( (XC4L19 & VC1_saved_grant[1]) ) ) # ( !CD1L1 & ( (VC2_saved_grant[1] & !XC5_mem_used[1]) ) );


--AD2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~1 at LABCELL_X27_Y7_N30
AD2L3 = ( AD2_read_accepted & ( !TC3L2 & ( !TC2L2 ) ) ) # ( !AD2_read_accepted & ( !TC3L2 & ( (FC1_rst1 & (AD2L2 & (!TD1_i_read & !TC2L2))) ) ) );


--TD1_R_ctrl_exception is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_exception at FF_X31_Y7_N2
--register power-up is low

TD1_R_ctrl_exception = DFFEAS(TD1L212, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1_R_ctrl_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_break at FF_X31_Y9_N7
--register power-up is low

TD1_R_ctrl_break = DFFEAS(TD1L209, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1_R_ctrl_uncond_cti_non_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_uncond_cti_non_br at FF_X27_Y9_N10
--register power-up is low

TD1_R_ctrl_uncond_cti_non_br = DFFEAS(TD1L252, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1_R_ctrl_br_uncond is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_uncond at FF_X33_Y9_N31
--register power-up is low

TD1_R_ctrl_br_uncond = DFFEAS(TD1L596, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L706 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt~0 at LABCELL_X29_Y9_N45
TD1L706 = ( !TD1_R_ctrl_br_uncond & ( !TD1_R_ctrl_uncond_cti_non_br & ( (!TD1_R_ctrl_br) # (!TD1_W_cmp_result) ) ) );


--TD1L700 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[13]~0 at LABCELL_X29_Y8_N48
TD1L700 = ( TD1L706 & ( (!TD1_R_ctrl_exception & ((!TD1L46) # (TD1_R_ctrl_break))) ) ) # ( !TD1L706 & ( (!TD1_R_ctrl_exception & ((!TD1L106) # (TD1_R_ctrl_break))) ) );


--TD1L703 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.01~0 at LABCELL_X29_Y8_N51
TD1L703 = (TD1_R_ctrl_break & !TD1_R_ctrl_exception);


--TD1L704 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.10~0 at LABCELL_X29_Y8_N30
TD1L704 = ( !TD1_R_ctrl_break & ( !TD1_R_ctrl_exception ) );


--TD1L705 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.10~1 at LABCELL_X29_Y8_N3
TD1L705 = ( !TD1L706 & ( TD1L704 ) );


--TD1L696 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[9]~1 at LABCELL_X29_Y8_N27
TD1L696 = ( TD1L703 ) # ( !TD1L703 & ( (!TD1L705 & ((TD1L34))) # (TD1L705 & (TD1L94)) ) );


--TD1L697 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[10]~2 at LABCELL_X29_Y8_N42
TD1L697 = ( TD1L38 & ( (!TD1L703 & ((!TD1L705) # (TD1L98))) ) ) # ( !TD1L38 & ( (TD1L98 & (!TD1L703 & TD1L705)) ) );


--TD1L698 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[11]~3 at LABCELL_X29_Y8_N45
TD1L698 = ( !TD1L703 & ( (!TD1L705 & ((TD1L54))) # (TD1L705 & (TD1L114)) ) );


--TD1L699 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[12]~4 at LABCELL_X29_Y8_N0
TD1L699 = ( !TD1L703 & ( (!TD1L705 & ((TD1L42))) # (TD1L705 & (TD1L102)) ) );


--TD1L701 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[14]~5 at LABCELL_X29_Y8_N24
TD1L701 = ((!TD1L705 & ((TD1L50))) # (TD1L705 & (TD1L110))) # (TD1L703);


--VC1_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[46] at LABCELL_X30_Y6_N33
VC1_src_data[46] = ( VC1_saved_grant[0] & ( ((TD1_F_pc[8] & VC1_saved_grant[1])) # (TD1_W_alu_result[10]) ) ) # ( !VC1_saved_grant[0] & ( (TD1_F_pc[8] & VC1_saved_grant[1]) ) );


--NE1_jdo[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34] at FF_X17_Y6_N20
--register power-up is low

NE1_jdo[34] = DFFEAS( , GLOBAL(A1L28),  ,  , NE1_update_jdo_strobe, PE1_sr[34],  ,  , VCC);


--NE1_ir[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1] at FF_X18_Y6_N35
--register power-up is low

NE1_ir[1] = DFFEAS(NE1L5, GLOBAL(A1L28),  ,  , NE1_jxuir,  ,  ,  ,  );


--NE1_ir[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0] at FF_X18_Y6_N32
--register power-up is low

NE1_ir[0] = DFFEAS( , GLOBAL(A1L28),  ,  , NE1_jxuir, P1_irf_reg[2][0],  ,  , VCC);


--NE1_enable_action_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe at FF_X18_Y6_N52
--register power-up is low

NE1_enable_action_strobe = DFFEAS( , GLOBAL(A1L28),  ,  ,  , NE1_update_jdo_strobe,  ,  , VCC);


--NE1L69 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 at LABCELL_X17_Y6_N36
NE1L69 = ( NE1_enable_action_strobe & ( (!NE1_ir[1] & !NE1_ir[0]) ) );


--NE1_jdo[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35] at FF_X17_Y6_N47
--register power-up is low

NE1_jdo[35] = DFFEAS( , GLOBAL(A1L28),  ,  , NE1_update_jdo_strobe, PE1_sr[35],  ,  , VCC);


--NE1_jdo[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17] at FF_X10_Y6_N38
--register power-up is low

NE1_jdo[17] = DFFEAS(NE1L33, GLOBAL(A1L28),  ,  , NE1_update_jdo_strobe,  ,  ,  ,  );


--LE1L139 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0 at LABCELL_X16_Y6_N33
LE1L139 = ( NE1_jdo[35] & ( (NE1L69 & LE1L2) ) ) # ( !NE1_jdo[35] & ( (NE1L69 & ((!NE1_jdo[34] & (LE1L2)) # (NE1_jdo[34] & ((!NE1_jdo[17]))))) ) );


--LE1L137 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 at MLABCELL_X25_Y6_N54
LE1L137 = ( WD1L138Q & ( (LE1_waitrequest & LE1_avalon_ociram_readdata_ready) ) ) # ( !WD1L138Q & ( (WD1L87Q & (!LE1L197 & LE1_waitrequest)) ) );


--XC4L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 at MLABCELL_X28_Y6_N57
XC4L9 = ( YC4_read_latency_shift_reg[0] & ( (XC4_mem_used[0] & XC4_mem_used[1]) ) ) # ( !YC4_read_latency_shift_reg[0] & ( XC4_mem_used[0] ) );


--XC4L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~5 at MLABCELL_X28_Y6_N27
XC4L10 = ( XC4L9 & ( SC1L11 ) ) # ( !XC4L9 & ( SC1L11 & ( (XC4L16 & (XC4L19 & ((VC1L54) # (VC1_saved_grant[0])))) ) ) ) # ( XC4L9 & ( !SC1L11 ) ) # ( !XC4L9 & ( !SC1L11 & ( (XC4L16 & (XC4L19 & VC1L54)) ) ) );


--KD2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|grant[1]~1 at LABCELL_X29_Y4_N54
KD2L3 = ( SC1L5 & ( KD2_top_priority_reg[0] & ( (TC1L2 & KD2_top_priority_reg[1]) ) ) ) # ( !SC1L5 & ( KD2_top_priority_reg[0] & ( (TC1L2 & KD2_top_priority_reg[1]) ) ) ) # ( SC1L5 & ( !KD2_top_priority_reg[0] & ( TC1L2 ) ) ) # ( !SC1L5 & ( !KD2_top_priority_reg[0] & ( (TC1L2 & (((!SC1L10) # (BD1L1)) # (KD2_top_priority_reg[1]))) ) ) );


--KD2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0 at LABCELL_X29_Y4_N24
KD2L6 = ( SC1L12 & ( VC2_saved_grant[1] & ( (!TC1L2 & ((!VC2_saved_grant[0] & (!VC2_packet_in_progress)) # (VC2_saved_grant[0] & ((YC5L3))))) # (TC1L2 & (((YC5L3)))) ) ) ) # ( !SC1L12 & ( VC2_saved_grant[1] & ( (YC5L3 & TC1L2) ) ) ) # ( SC1L12 & ( !VC2_saved_grant[1] & ( (!VC2_saved_grant[0] & (!VC2_packet_in_progress)) # (VC2_saved_grant[0] & ((YC5L3))) ) ) ) # ( !SC1L12 & ( !VC2_saved_grant[1] & ( (!VC2_packet_in_progress & TC1L2) ) ) );


--XC5L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~4 at LABCELL_X29_Y4_N39
XC5L9 = ( XC5_mem_used[1] & ( XC5_mem_used[0] ) ) # ( !XC5_mem_used[1] & ( (XC5_mem_used[0] & !YC5_read_latency_shift_reg[0]) ) );


--XC5L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~5 at LABCELL_X29_Y4_N6
XC5L10 = ( YC5L3 & ( XC5L9 ) ) # ( !YC5L3 & ( XC5L9 ) ) # ( YC5L3 & ( !XC5L9 & ( (XC5L16 & (((SC1L12 & VC2_saved_grant[0])) # (VC2L57))) ) ) );


--TD1L211 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~1 at LABCELL_X31_Y9_N12
TD1L211 = ( !TD1L214 & ( !TD1L603 & ( (!TD1L216 & (!TD1L601 & (!TD1L215 & !TD1L600))) ) ) );


--TD1L257 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~0 at LABCELL_X31_Y7_N39
TD1L257 = (!TD1L206 & ((TD1_D_iw[18]))) # (TD1L206 & (TD1_D_iw[23]));


--TD1L258 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~1 at LABCELL_X31_Y7_N48
TD1L258 = ( TD1L211 & ( TD1L602 ) ) # ( !TD1L211 & ( TD1L602 ) ) # ( TD1L211 & ( !TD1L602 & ( (TD1L257 & ((!TD1L593) # ((!TD1L238 & !TD1L221)))) ) ) );


--TD1L255 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~2 at LABCELL_X31_Y7_N54
TD1L255 = ( TD1_D_iw[17] & ( (!TD1L206) # (TD1_D_iw[22]) ) ) # ( !TD1_D_iw[17] & ( (TD1L206 & TD1_D_iw[22]) ) );


--TD1L256 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~3 at LABCELL_X31_Y7_N9
TD1L256 = ( TD1L255 & ( TD1L602 ) ) # ( !TD1L255 & ( TD1L602 ) ) # ( TD1L255 & ( !TD1L602 ) ) # ( !TD1L255 & ( !TD1L602 & ( (!TD1L211) # ((TD1L593 & ((TD1L238) # (TD1L221)))) ) ) );


--TD1L259 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~4 at LABCELL_X31_Y7_N24
TD1L259 = ( TD1L206 & ( TD1_D_iw[24] ) ) # ( !TD1L206 & ( TD1_D_iw[19] ) );


--TD1L260 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~5 at LABCELL_X31_Y7_N6
TD1L260 = ( TD1L602 & ( TD1L259 ) ) # ( !TD1L602 & ( TD1L259 ) ) # ( TD1L602 & ( !TD1L259 ) ) # ( !TD1L602 & ( !TD1L259 & ( (!TD1L211) # ((TD1L593 & ((TD1L238) # (TD1L221)))) ) ) );


--TD1L261 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~6 at LABCELL_X31_Y7_N57
TD1L261 = ( TD1_D_iw[25] & ( (TD1_D_iw[20]) # (TD1L206) ) ) # ( !TD1_D_iw[25] & ( (!TD1L206 & TD1_D_iw[20]) ) );


--TD1L262 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~7 at LABCELL_X31_Y7_N18
TD1L262 = ( TD1L261 & ( TD1L602 ) ) # ( !TD1L261 & ( TD1L602 ) ) # ( TD1L261 & ( !TD1L602 ) ) # ( !TD1L261 & ( !TD1L602 & ( (!TD1L211) # ((TD1L593 & ((TD1L238) # (TD1L221)))) ) ) );


--TD1L263 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~8 at LABCELL_X31_Y7_N36
TD1L263 = (!TD1L206 & ((TD1_D_iw[21]))) # (TD1L206 & (TD1_D_iw[26]));


--TD1L264 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~9 at LABCELL_X31_Y7_N21
TD1L264 = ( TD1L263 & ( TD1L602 ) ) # ( !TD1L263 & ( TD1L602 ) ) # ( TD1L263 & ( !TD1L602 ) ) # ( !TD1L263 & ( !TD1L602 & ( (!TD1L211) # ((TD1L593 & ((TD1L238) # (TD1L221)))) ) ) );


--TD1L311 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~0 at MLABCELL_X34_Y9_N51
TD1L311 = ( !TD1L604 & ( (!TD1L312 & !TD1L716) ) );


--TD1_D_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg at LABCELL_X31_Y7_N30
TD1_D_wr_dst_reg = ( TD1L311 & ( TD1L256 ) ) # ( TD1L311 & ( !TD1L256 & ( (((TD1L264) # (TD1L258)) # (TD1L260)) # (TD1L262) ) ) );


--TD1L893 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid~0 at LABCELL_X29_Y8_N18
TD1L893 = ( !TD1L590 & ( TD1L360 & ( (TD1_E_valid_from_R & (!TD1L1022 & !TD1L1021)) ) ) ) # ( !TD1L590 & ( !TD1L360 & ( (TD1_E_valid_from_R & (!TD1L1022 & (!TD1_R_ctrl_ld & !TD1L1021))) ) ) );


--YC2_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_custom_ip_avalon_slave_0_translator|av_readdata_pre[0] at FF_X24_Y5_N20
--register power-up is low

YC2_av_readdata_pre[0] = DFFEAS(YC2L3, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GD1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~0 at LABCELL_X24_Y5_N39
GD1L5 = ( YC2_av_readdata_pre[0] & ( (!YC3_read_latency_shift_reg[0] & (!YC2L9Q & ((!YC1_av_readdata_pre[0]) # (!YC1L35Q)))) ) ) # ( !YC2_av_readdata_pre[0] & ( (!YC1_av_readdata_pre[0]) # (!YC1L35Q) ) );


--GD1_src_data[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0] at LABCELL_X30_Y7_N12
GD1_src_data[0] = ( TC3L1 & ( (!GD1L5) # (((TC2L1 & YC4_av_readdata_pre[0])) # (YE1_q_a[0])) ) ) # ( !TC3L1 & ( (!GD1L5) # ((TC2L1 & YC4_av_readdata_pre[0])) ) );


--TD1L1009 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_rshift8~0 at LABCELL_X27_Y8_N57
TD1L1009 = ( TD1_W_alu_result[0] & ( (TD1_av_ld_aligning_data & ((!TD1_W_alu_result[1] & (!TD1_av_ld_align_cycle[0] & !TD1_av_ld_align_cycle[1])) # (TD1_W_alu_result[1] & ((!TD1_av_ld_align_cycle[0]) # (!TD1_av_ld_align_cycle[1]))))) ) ) # ( !TD1_W_alu_result[0] & ( (TD1_W_alu_result[1] & (TD1_av_ld_aligning_data & !TD1_av_ld_align_cycle[1])) ) );


--TD1L909 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3]~0 at LABCELL_X27_Y8_N6
TD1L909 = ( TD1_W_alu_result[1] & ( (!TD1_av_ld_align_cycle[1]) # ((!TD1_av_ld_aligning_data) # ((!TD1_av_ld_align_cycle[0] & TD1_W_alu_result[0]))) ) ) # ( !TD1_W_alu_result[1] & ( (!TD1_av_ld_aligning_data) # ((!TD1_av_ld_align_cycle[1] & (!TD1_av_ld_align_cycle[0] & TD1_W_alu_result[0]))) ) );


--TD1_R_compare_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[0] at FF_X31_Y9_N22
--register power-up is low

TD1_R_compare_op[0] = DFFEAS(TD1L303, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L386 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[24]~15 at LABCELL_X37_Y7_N24
TD1L386 = ( TD1_R_logic_op[1] & ( TD1_E_src2[24] & ( (!TD1_E_src1[24]) # (!TD1_R_logic_op[0]) ) ) ) # ( !TD1_R_logic_op[1] & ( TD1_E_src2[24] & ( (TD1_E_src1[24] & TD1_R_logic_op[0]) ) ) ) # ( TD1_R_logic_op[1] & ( !TD1_E_src2[24] & ( TD1_E_src1[24] ) ) ) # ( !TD1_R_logic_op[1] & ( !TD1_E_src2[24] & ( (!TD1_E_src1[24] & !TD1_R_logic_op[0]) ) ) );


--TD1L385 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[23]~16 at LABCELL_X37_Y7_N57
TD1L385 = ( TD1_E_src1[23] & ( TD1_E_src2[23] & ( !TD1_R_logic_op[0] $ (!TD1_R_logic_op[1]) ) ) ) # ( !TD1_E_src1[23] & ( TD1_E_src2[23] & ( TD1_R_logic_op[1] ) ) ) # ( TD1_E_src1[23] & ( !TD1_E_src2[23] & ( TD1_R_logic_op[1] ) ) ) # ( !TD1_E_src1[23] & ( !TD1_E_src2[23] & ( (!TD1_R_logic_op[0] & !TD1_R_logic_op[1]) ) ) );


--TD1L624 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~0 at LABCELL_X37_Y7_N48
TD1L624 = ( !TD1L386 & ( !TD1L385 ) );


--TD1_E_src2[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[31] at FF_X36_Y7_N34
--register power-up is low

TD1_E_src2[31] = DFFEAS(TD1L781, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L393 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[31]~17 at LABCELL_X35_Y7_N45
TD1L393 = ( TD1_E_src2[31] & ( !TD1_R_logic_op[1] $ (((!TD1_R_logic_op[0]) # (!TD1_E_src1[31]))) ) ) # ( !TD1_E_src2[31] & ( (!TD1_R_logic_op[1] & (!TD1_R_logic_op[0] & !TD1_E_src1[31])) # (TD1_R_logic_op[1] & ((TD1_E_src1[31]))) ) );


--TD1L392 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[30]~18 at LABCELL_X35_Y7_N48
TD1L392 = ( TD1_E_src2[30] & ( !TD1_R_logic_op[1] $ (((!TD1_R_logic_op[0]) # (!TD1_E_src1[30]))) ) ) # ( !TD1_E_src2[30] & ( (!TD1_R_logic_op[1] & (!TD1_R_logic_op[0] & !TD1_E_src1[30])) # (TD1_R_logic_op[1] & ((TD1_E_src1[30]))) ) );


--TD1L391 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[29]~19 at LABCELL_X35_Y7_N42
TD1L391 = (!TD1_E_src2[29] & ((!TD1_R_logic_op[1] & (!TD1_R_logic_op[0] & !TD1_E_src1[29])) # (TD1_R_logic_op[1] & ((TD1_E_src1[29]))))) # (TD1_E_src2[29] & (!TD1_R_logic_op[1] $ (((!TD1_R_logic_op[0]) # (!TD1_E_src1[29])))));


--TD1L390 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[28]~20 at LABCELL_X35_Y7_N54
TD1L390 = (!TD1_E_src2[28] & ((!TD1_R_logic_op[1] & (!TD1_R_logic_op[0] & !TD1_E_src1[28])) # (TD1_R_logic_op[1] & ((TD1_E_src1[28]))))) # (TD1_E_src2[28] & (!TD1_R_logic_op[1] $ (((!TD1_R_logic_op[0]) # (!TD1_E_src1[28])))));


--TD1L389 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[27]~21 at LABCELL_X35_Y7_N57
TD1L389 = ( TD1_E_src2[27] & ( !TD1_R_logic_op[1] $ (((!TD1_R_logic_op[0]) # (!TD1_E_src1[27]))) ) ) # ( !TD1_E_src2[27] & ( (!TD1_R_logic_op[1] & (!TD1_R_logic_op[0] & !TD1_E_src1[27])) # (TD1_R_logic_op[1] & ((TD1_E_src1[27]))) ) );


--TD1L388 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[26]~22 at LABCELL_X35_Y7_N51
TD1L388 = (!TD1_E_src2[26] & ((!TD1_R_logic_op[1] & (!TD1_R_logic_op[0] & !TD1_E_src1[26])) # (TD1_R_logic_op[1] & ((TD1_E_src1[26]))))) # (TD1_E_src2[26] & (!TD1_R_logic_op[1] $ (((!TD1_R_logic_op[0]) # (!TD1_E_src1[26])))));


--TD1L625 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~1 at MLABCELL_X34_Y7_N57
TD1L625 = ( !TD1L388 & ( !TD1L389 & ( (!TD1L391 & (!TD1L390 & (!TD1L392 & !TD1L393))) ) ) );


--TD1L626 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~2 at MLABCELL_X34_Y8_N12
TD1L626 = ( TD1_R_logic_op[0] & ( TD1_E_src1[10] & ( (!TD1_R_logic_op[1] & (!TD1_E_src2[10] & ((!TD1_E_src2[9]) # (!TD1_E_src1[9])))) # (TD1_R_logic_op[1] & (TD1_E_src2[10] & (!TD1_E_src2[9] $ (TD1_E_src1[9])))) ) ) ) # ( !TD1_R_logic_op[0] & ( TD1_E_src1[10] & ( (!TD1_R_logic_op[1] & ((TD1_E_src1[9]) # (TD1_E_src2[9]))) ) ) ) # ( TD1_R_logic_op[0] & ( !TD1_E_src1[10] & ( (!TD1_R_logic_op[1] & ((!TD1_E_src2[9]) # ((!TD1_E_src1[9])))) # (TD1_R_logic_op[1] & (!TD1_E_src2[10] & (!TD1_E_src2[9] $ (TD1_E_src1[9])))) ) ) ) # ( !TD1_R_logic_op[0] & ( !TD1_E_src1[10] & ( (!TD1_R_logic_op[1] & (TD1_E_src2[10] & ((TD1_E_src1[9]) # (TD1_E_src2[9])))) # (TD1_R_logic_op[1] & (!TD1_E_src2[9] & (!TD1_E_src2[10] & !TD1_E_src1[9]))) ) ) );


--TD1L627 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~3 at MLABCELL_X34_Y8_N6
TD1L627 = ( TD1_R_logic_op[1] & ( TD1_E_src2[8] & ( (TD1_R_logic_op[0] & (TD1_E_src1[8] & (!TD1L502Q $ (TD1_E_src2[7])))) ) ) ) # ( !TD1_R_logic_op[1] & ( TD1_E_src2[8] & ( (!TD1_R_logic_op[0] & (((TD1_E_src2[7])) # (TD1L502Q))) # (TD1_R_logic_op[0] & (!TD1_E_src1[8] & ((!TD1L502Q) # (!TD1_E_src2[7])))) ) ) ) # ( TD1_R_logic_op[1] & ( !TD1_E_src2[8] & ( (!TD1_E_src1[8] & ((!TD1L502Q & (!TD1_E_src2[7])) # (TD1L502Q & (TD1_E_src2[7] & TD1_R_logic_op[0])))) ) ) ) # ( !TD1_R_logic_op[1] & ( !TD1_E_src2[8] & ( (!TD1_R_logic_op[0] & (TD1_E_src1[8] & ((TD1_E_src2[7]) # (TD1L502Q)))) # (TD1_R_logic_op[0] & ((!TD1L502Q) # ((!TD1_E_src2[7])))) ) ) );


--TD1L628 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~4 at LABCELL_X36_Y8_N18
TD1L628 = ( TD1_R_logic_op[0] & ( TD1_R_logic_op[1] & ( (!TD1_E_src2[5] & (!TD1_E_src1[5] & (!TD1_E_src2[6] $ (TD1_E_src1[6])))) # (TD1_E_src2[5] & (TD1_E_src1[5] & (!TD1_E_src2[6] $ (TD1_E_src1[6])))) ) ) ) # ( !TD1_R_logic_op[0] & ( TD1_R_logic_op[1] & ( (!TD1_E_src2[5] & (!TD1_E_src1[5] & (!TD1_E_src2[6] & !TD1_E_src1[6]))) ) ) ) # ( TD1_R_logic_op[0] & ( !TD1_R_logic_op[1] & ( (!TD1_E_src2[5] & (((!TD1_E_src2[6]) # (!TD1_E_src1[6])))) # (TD1_E_src2[5] & (!TD1_E_src1[5] & ((!TD1_E_src2[6]) # (!TD1_E_src1[6])))) ) ) ) # ( !TD1_R_logic_op[0] & ( !TD1_R_logic_op[1] & ( (!TD1_E_src2[5] & (TD1_E_src1[5] & ((TD1_E_src1[6]) # (TD1_E_src2[6])))) # (TD1_E_src2[5] & (((TD1_E_src1[6]) # (TD1_E_src2[6])))) ) ) );


--TD1L629 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~5 at LABCELL_X37_Y8_N54
TD1L629 = ( TD1_R_logic_op[0] & ( TD1_E_src1[15] & ( (!TD1_E_src2[15] & (!TD1_R_logic_op[1] & ((!TD1_E_src1[16]) # (!TD1_E_src2[16])))) # (TD1_E_src2[15] & (TD1_R_logic_op[1] & (!TD1_E_src1[16] $ (TD1_E_src2[16])))) ) ) ) # ( !TD1_R_logic_op[0] & ( TD1_E_src1[15] & ( (!TD1_R_logic_op[1] & ((TD1_E_src2[16]) # (TD1_E_src1[16]))) ) ) ) # ( TD1_R_logic_op[0] & ( !TD1_E_src1[15] & ( (!TD1_R_logic_op[1] & ((!TD1_E_src1[16]) # ((!TD1_E_src2[16])))) # (TD1_R_logic_op[1] & (!TD1_E_src2[15] & (!TD1_E_src1[16] $ (TD1_E_src2[16])))) ) ) ) # ( !TD1_R_logic_op[0] & ( !TD1_E_src1[15] & ( (!TD1_E_src2[15] & (!TD1_E_src1[16] & (!TD1_E_src2[16] & TD1_R_logic_op[1]))) # (TD1_E_src2[15] & (!TD1_R_logic_op[1] & ((TD1_E_src2[16]) # (TD1_E_src1[16])))) ) ) );


--TD1L630 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~6 at LABCELL_X37_Y8_N48
TD1L630 = ( TD1_R_logic_op[0] & ( TD1_E_src1[14] & ( (!TD1_R_logic_op[1] & (!TD1_E_src2[14] & ((!TD1_E_src2[4]) # (!TD1_E_src1[4])))) # (TD1_R_logic_op[1] & (TD1_E_src2[14] & (!TD1_E_src2[4] $ (TD1_E_src1[4])))) ) ) ) # ( !TD1_R_logic_op[0] & ( TD1_E_src1[14] & ( (!TD1_R_logic_op[1] & ((TD1_E_src1[4]) # (TD1_E_src2[4]))) ) ) ) # ( TD1_R_logic_op[0] & ( !TD1_E_src1[14] & ( (!TD1_R_logic_op[1] & ((!TD1_E_src2[4]) # ((!TD1_E_src1[4])))) # (TD1_R_logic_op[1] & (!TD1_E_src2[14] & (!TD1_E_src2[4] $ (TD1_E_src1[4])))) ) ) ) # ( !TD1_R_logic_op[0] & ( !TD1_E_src1[14] & ( (!TD1_R_logic_op[1] & (TD1_E_src2[14] & ((TD1_E_src1[4]) # (TD1_E_src2[4])))) # (TD1_R_logic_op[1] & (!TD1_E_src2[4] & (!TD1_E_src2[14] & !TD1_E_src1[4]))) ) ) );


--TD1L631 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~7 at LABCELL_X37_Y8_N0
TD1L631 = ( !TD1L365 & ( !TD1L364 & ( (TD1L630 & (TD1L628 & (TD1L629 & TD1L627))) ) ) );


--TD1L632 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~8 at LABCELL_X37_Y8_N42
TD1L632 = ( TD1_E_src1[1] & ( TD1_E_src2[1] & ( (!TD1_R_logic_op[0] & (!TD1_R_logic_op[1] & ((TD1_E_src2[25]) # (TD1_E_src1[25])))) # (TD1_R_logic_op[0] & (TD1_R_logic_op[1] & (!TD1_E_src1[25] $ (TD1_E_src2[25])))) ) ) ) # ( !TD1_E_src1[1] & ( TD1_E_src2[1] & ( (!TD1_R_logic_op[1] & ((!TD1_R_logic_op[0] & ((TD1_E_src2[25]) # (TD1_E_src1[25]))) # (TD1_R_logic_op[0] & ((!TD1_E_src1[25]) # (!TD1_E_src2[25]))))) ) ) ) # ( TD1_E_src1[1] & ( !TD1_E_src2[1] & ( (!TD1_R_logic_op[1] & ((!TD1_R_logic_op[0] & ((TD1_E_src2[25]) # (TD1_E_src1[25]))) # (TD1_R_logic_op[0] & ((!TD1_E_src1[25]) # (!TD1_E_src2[25]))))) ) ) ) # ( !TD1_E_src1[1] & ( !TD1_E_src2[1] & ( (!TD1_E_src1[25] & ((!TD1_R_logic_op[1] & (TD1_R_logic_op[0])) # (TD1_R_logic_op[1] & ((!TD1_E_src2[25]))))) # (TD1_E_src1[25] & (TD1_R_logic_op[0] & (!TD1_E_src2[25] $ (TD1_R_logic_op[1])))) ) ) );


--TD1L633 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~9 at LABCELL_X37_Y7_N18
TD1L633 = ( TD1_R_logic_op[1] & ( TD1_E_src2[18] & ( (TD1_E_src1[18] & (TD1_R_logic_op[0] & (!TD1_E_src2[17] $ (TD1_E_src1[17])))) ) ) ) # ( !TD1_R_logic_op[1] & ( TD1_E_src2[18] & ( (!TD1_R_logic_op[0] & (((TD1_E_src1[17])) # (TD1_E_src2[17]))) # (TD1_R_logic_op[0] & (!TD1_E_src1[18] & ((!TD1_E_src2[17]) # (!TD1_E_src1[17])))) ) ) ) # ( TD1_R_logic_op[1] & ( !TD1_E_src2[18] & ( (!TD1_E_src1[18] & ((!TD1_E_src2[17] & ((!TD1_E_src1[17]))) # (TD1_E_src2[17] & (TD1_R_logic_op[0] & TD1_E_src1[17])))) ) ) ) # ( !TD1_R_logic_op[1] & ( !TD1_E_src2[18] & ( (!TD1_R_logic_op[0] & (TD1_E_src1[18] & ((TD1_E_src1[17]) # (TD1_E_src2[17])))) # (TD1_R_logic_op[0] & ((!TD1_E_src2[17]) # ((!TD1_E_src1[17])))) ) ) );


--TD1L634 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~10 at LABCELL_X37_Y7_N12
TD1L634 = ( TD1_E_src2[20] & ( TD1_E_src1[20] & ( (!TD1_R_logic_op[1] & (!TD1_R_logic_op[0] & ((TD1_E_src1[19]) # (TD1_E_src2[19])))) # (TD1_R_logic_op[1] & (TD1_R_logic_op[0] & (!TD1_E_src2[19] $ (TD1_E_src1[19])))) ) ) ) # ( !TD1_E_src2[20] & ( TD1_E_src1[20] & ( (!TD1_R_logic_op[1] & ((!TD1_E_src2[19] & ((TD1_E_src1[19]) # (TD1_R_logic_op[0]))) # (TD1_E_src2[19] & ((!TD1_R_logic_op[0]) # (!TD1_E_src1[19]))))) ) ) ) # ( TD1_E_src2[20] & ( !TD1_E_src1[20] & ( (!TD1_R_logic_op[1] & ((!TD1_E_src2[19] & ((TD1_E_src1[19]) # (TD1_R_logic_op[0]))) # (TD1_E_src2[19] & ((!TD1_R_logic_op[0]) # (!TD1_E_src1[19]))))) ) ) ) # ( !TD1_E_src2[20] & ( !TD1_E_src1[20] & ( (!TD1_E_src2[19] & ((!TD1_R_logic_op[1] & (TD1_R_logic_op[0])) # (TD1_R_logic_op[1] & ((!TD1_E_src1[19]))))) # (TD1_E_src2[19] & (TD1_R_logic_op[0] & (!TD1_R_logic_op[1] $ (TD1_E_src1[19])))) ) ) );


--TD1_E_src2[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[0] at FF_X36_Y7_N22
--register power-up is low

TD1_E_src2[0] = DFFEAS(TD1L783, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L362 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[0]~23 at MLABCELL_X34_Y8_N54
TD1L362 = ( TD1_E_src2[0] & ( !TD1_R_logic_op[1] $ (((!TD1_E_src1[0]) # (!TD1_R_logic_op[0]))) ) ) # ( !TD1_E_src2[0] & ( (!TD1_R_logic_op[1] & (!TD1_E_src1[0] & !TD1_R_logic_op[0])) # (TD1_R_logic_op[1] & (TD1_E_src1[0])) ) );


--TD1L384 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[22]~24 at LABCELL_X37_Y7_N42
TD1L384 = ( TD1_E_src2[22] & ( !TD1_R_logic_op[1] $ (((!TD1_R_logic_op[0]) # (!TD1_E_src1[22]))) ) ) # ( !TD1_E_src2[22] & ( (!TD1_R_logic_op[1] & (!TD1_R_logic_op[0] & !TD1_E_src1[22])) # (TD1_R_logic_op[1] & ((TD1_E_src1[22]))) ) );


--TD1L383 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[21]~25 at MLABCELL_X39_Y8_N45
TD1L383 = ( TD1_E_src1[21] & ( !TD1_R_logic_op[1] $ (((!TD1_E_src2[21]) # (!TD1_R_logic_op[0]))) ) ) # ( !TD1_E_src1[21] & ( (!TD1_E_src2[21] & (!TD1_R_logic_op[0] & !TD1_R_logic_op[1])) # (TD1_E_src2[21] & ((TD1_R_logic_op[1]))) ) );


--TD1L635 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~11 at LABCELL_X33_Y8_N24
TD1L635 = ( !TD1L383 & ( !TD1L375 & ( (!TD1L374 & (!TD1L362 & (!TD1L384 & !TD1L373))) ) ) );


--TD1L636 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~12 at LABCELL_X37_Y7_N6
TD1L636 = ( TD1L626 & ( TD1L631 & ( (TD1L633 & (TD1L634 & (TD1L632 & TD1L635))) ) ) );


--TD1_R_compare_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[1] at FF_X37_Y7_N52
--register power-up is low

TD1_R_compare_op[1] = DFFEAS(TD1L304, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L348 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_cmp_result~0 at LABCELL_X37_Y7_N0
TD1L348 = ( TD1L625 & ( TD1_R_compare_op[0] & ( (!TD1_R_compare_op[1] & (!TD1L130)) # (TD1_R_compare_op[1] & (((!TD1L636) # (!TD1L624)))) ) ) ) # ( !TD1L625 & ( TD1_R_compare_op[0] & ( (!TD1L130) # (TD1_R_compare_op[1]) ) ) ) # ( TD1L625 & ( !TD1_R_compare_op[0] & ( (!TD1_R_compare_op[1] & (((TD1L636 & TD1L624)))) # (TD1_R_compare_op[1] & (TD1L130)) ) ) ) # ( !TD1L625 & ( !TD1_R_compare_op[0] & ( (TD1L130 & TD1_R_compare_op[1]) ) ) );


--TD1L637 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal132~0 at MLABCELL_X28_Y7_N3
TD1L637 = ( !TD1_D_iw[8] & ( (!TD1_D_iw[10] & (!TD1_D_iw[9] & (!TD1_D_iw[6] & !TD1_D_iw[7]))) ) );


--TD1L638 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal133~0 at MLABCELL_X28_Y7_N12
TD1L638 = ( TD1_D_iw[6] & ( (!TD1_D_iw[8] & (!TD1_D_iw[7] & (!TD1_D_iw[10] & !TD1_D_iw[9]))) ) );


--TD1_W_bstatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg at FF_X27_Y9_N32
--register power-up is low

TD1_W_bstatus_reg = DFFEAS(TD1L831, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1_E_valid_from_R,  ,  ,  ,  );


--TD1L639 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal134~0 at MLABCELL_X28_Y7_N0
TD1L639 = ( !TD1_D_iw[8] & ( (!TD1_D_iw[10] & (!TD1_D_iw[9] & TD1_D_iw[7])) ) );


--TD1_W_ienable_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[0] at FF_X28_Y7_N20
--register power-up is low

TD1_W_ienable_reg[0] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1L845, TD1_E_src1[0],  ,  , VCC);


--TD1L349 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~0 at MLABCELL_X28_Y7_N30
TD1L349 = ( !TD1_D_iw[7] & ( TD1_D_iw[8] & ( (!TD1L273Q & (TD1_W_ipending_reg[0] & (!TD1_D_iw[10] & !TD1_D_iw[9]))) ) ) );


--TD1L350 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~1 at MLABCELL_X28_Y7_N18
TD1L350 = ( TD1L349 & ( (TD1L639 & (!TD1_D_iw[6] & !TD1L835Q)) ) ) # ( !TD1L349 & ( (!TD1L639) # ((!TD1_D_iw[6] & (!TD1L835Q)) # (TD1_D_iw[6] & ((!TD1_W_ienable_reg[0])))) ) );


--TD1L351 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~2 at LABCELL_X27_Y9_N3
TD1L351 = ( TD1_W_estatus_reg & ( (!TD1L637 & (((!TD1L350) # (TD1L638)))) # (TD1L637 & (TD1_W_status_reg_pie)) ) ) # ( !TD1_W_estatus_reg & ( (!TD1L637 & (((!TD1L638 & !TD1L350)))) # (TD1L637 & (TD1_W_status_reg_pie)) ) );


--TD1L313 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[0]~16 at LABCELL_X33_Y8_N48
TD1L313 = ( TD1L126 & ( (!TD1_R_ctrl_shift_rot & ((!TD1_R_ctrl_logic) # ((TD1L362)))) # (TD1_R_ctrl_shift_rot & (((TD1L413Q)))) ) ) # ( !TD1L126 & ( (!TD1_R_ctrl_shift_rot & (TD1_R_ctrl_logic & ((TD1L362)))) # (TD1_R_ctrl_shift_rot & (((TD1L413Q)))) ) );


--YC4_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22] at FF_X23_Y7_N25
--register power-up is low

YC4_av_readdata_pre[22] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , WD1_readdata[22],  ,  , VCC);


--TD1L662 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[22]~22 at LABCELL_X27_Y7_N21
TD1L662 = ( YC4_av_readdata_pre[22] & ( (!TD1L1080 & (((TC3L2 & YE1_q_a[22])) # (TC2L2))) ) ) # ( !YC4_av_readdata_pre[22] & ( (!TD1L1080 & (TC3L2 & YE1_q_a[22])) ) );


--YC4_av_readdata_pre[23] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23] at FF_X23_Y7_N7
--register power-up is low

YC4_av_readdata_pre[23] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , WD1_readdata[23],  ,  , VCC);


--TD1L663 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[23]~23 at LABCELL_X27_Y7_N51
TD1L663 = ( YE1_q_a[23] & ( (!TD1L1080 & (((YC4_av_readdata_pre[23] & TC2L2)) # (TC3L2))) ) ) # ( !YE1_q_a[23] & ( (!TD1L1080 & (YC4_av_readdata_pre[23] & TC2L2)) ) );


--YC4_av_readdata_pre[24] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24] at FF_X27_Y6_N11
--register power-up is low

YC4_av_readdata_pre[24] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , WD1_readdata[24],  ,  , VCC);


--TD1L664 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[24]~24 at LABCELL_X27_Y7_N48
TD1L664 = ( YE1_q_a[24] & ( (!TD1L1080 & (((YC4L29Q & TC2L2)) # (TC3L2))) ) ) # ( !YE1_q_a[24] & ( (!TD1L1080 & (YC4L29Q & TC2L2)) ) );


--YC4_av_readdata_pre[25] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25] at FF_X24_Y5_N16
--register power-up is low

YC4_av_readdata_pre[25] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , WD1_readdata[25],  ,  , VCC);


--TD1L665 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[25]~25 at MLABCELL_X28_Y7_N48
TD1L665 = ( YE1_q_a[25] & ( (!TD1L1080 & (((TC2L2 & YC4_av_readdata_pre[25])) # (TC3L2))) ) ) # ( !YE1_q_a[25] & ( (TC2L2 & (!TD1L1080 & YC4_av_readdata_pre[25])) ) );


--YC4_av_readdata_pre[26] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26] at FF_X27_Y6_N16
--register power-up is low

YC4_av_readdata_pre[26] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , WD1_readdata[26],  ,  , VCC);


--TD1L666 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[26]~26 at LABCELL_X27_Y7_N12
TD1L666 = ( YC4_av_readdata_pre[26] & ( (!TD1L1080 & (((TC3L2 & YE1_q_a[26])) # (TC2L2))) ) ) # ( !YC4_av_readdata_pre[26] & ( (!TD1L1080 & (TC3L2 & YE1_q_a[26])) ) );


--YC3_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[3] at FF_X28_Y5_N22
--register power-up is low

YC3_av_readdata_pre[3] = DFFEAS(YC3L3, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GD1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~1 at LABCELL_X24_Y5_N36
GD1L8 = ( YC2_av_readdata_pre[0] & ( ((YC3_read_latency_shift_reg[0] & YC3_av_readdata_pre[3])) # (YC2L9Q) ) ) # ( !YC2_av_readdata_pre[0] & ( (YC3_read_latency_shift_reg[0] & YC3_av_readdata_pre[3]) ) );


--GD1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~2 at LABCELL_X29_Y6_N24
GD1L9 = ( YC1_av_readdata_pre[2] & ( (!YC1L35Q & (!GD1L8 & ((!TC2L1) # (!YC4_av_readdata_pre[2])))) ) ) # ( !YC1_av_readdata_pre[2] & ( (!GD1L8 & ((!TC2L1) # (!YC4_av_readdata_pre[2]))) ) );


--GD1_src_data[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2] at LABCELL_X30_Y7_N54
GD1_src_data[2] = ( TC3L1 & ( (!GD1L9) # (YE1_q_a[2]) ) ) # ( !TC3L1 & ( !GD1L9 ) );


--TD1L708 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|LessThan0~0 at LABCELL_X27_Y8_N54
TD1L708 = ( TD1_W_alu_result[0] & ( (!TD1_av_ld_align_cycle[0] & ((!TD1_av_ld_align_cycle[1]) # (TD1_W_alu_result[1]))) # (TD1_av_ld_align_cycle[0] & (TD1_W_alu_result[1] & !TD1_av_ld_align_cycle[1])) ) ) # ( !TD1_W_alu_result[0] & ( (TD1_W_alu_result[1] & !TD1_av_ld_align_cycle[1]) ) );


--GD1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~0 at LABCELL_X24_Y5_N9
GD1L29 = ( YC2_av_readdata_pre[0] & ( YC2L9Q ) );


--YC1_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10] at FF_X24_Y7_N44
--register power-up is low

YC1_av_readdata_pre[10] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YB1_ac,  ,  , VCC);


--TD1_R_ctrl_ld_signed is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld_signed at FF_X29_Y6_N2
--register power-up is low

TD1_R_ctrl_ld_signed = DFFEAS(TD1L223, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L894 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_fill_bit~0 at LABCELL_X29_Y6_N45
TD1L894 = ( TD1L230 & ( TD1_av_ld_byte1_data[7] & ( (TD1_R_ctrl_ld_signed & ((!TD1_D_iw[4]) # (TD1_av_ld_byte0_data[7]))) ) ) ) # ( !TD1L230 & ( TD1_av_ld_byte1_data[7] & ( (TD1_R_ctrl_ld_signed & TD1_av_ld_byte0_data[7]) ) ) ) # ( TD1L230 & ( !TD1_av_ld_byte1_data[7] & ( (TD1_R_ctrl_ld_signed & (TD1_D_iw[4] & TD1_av_ld_byte0_data[7])) ) ) ) # ( !TD1L230 & ( !TD1_av_ld_byte1_data[7] & ( (TD1_R_ctrl_ld_signed & TD1_av_ld_byte0_data[7]) ) ) );


--TD1L924 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_en~0 at LABCELL_X27_Y8_N48
TD1L924 = ( TD1_D_iw[4] ) # ( !TD1_D_iw[4] & ( (!TD1L230) # (TD1L909) ) );


--CC1L2 is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|wren~0 at LABCELL_X30_Y5_N51
CC1L2 = ( !XC5_mem_used[1] & ( VC2_saved_grant[0] & ( (!AD1L12Q & TD1L1072Q) ) ) );


--CC1L3 is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|wren~1 at LABCELL_X31_Y6_N6
CC1L3 = ( SC1L5 & ( CC1L2 & ( !VC2L57 ) ) ) # ( !SC1L5 & ( CC1L2 & ( (!VC2L57 & (((!VC2_saved_grant[0]) # (!SC1L10)) # (BD1L1))) ) ) ) # ( SC1L5 & ( !CC1L2 ) ) # ( !SC1L5 & ( !CC1L2 ) );


--DC1_r_early_rst is nios_system:u0|altera_reset_controller:rst_controller|r_early_rst at FF_X13_Y8_N31
--register power-up is low

DC1_r_early_rst = DFFEAS(DC1L13, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--VC2L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~0 at LABCELL_X37_Y6_N6
VC2L25 = ( VC2_saved_grant[0] & ( TD1_d_writedata[4] ) );


--VC2_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[38] at MLABCELL_X25_Y8_N27
VC2_src_data[38] = ( TD1_W_alu_result[2] & ( TD1_F_pc[0] & ( (VC2_saved_grant[1]) # (VC2_saved_grant[0]) ) ) ) # ( !TD1_W_alu_result[2] & ( TD1_F_pc[0] & ( VC2_saved_grant[1] ) ) ) # ( TD1_W_alu_result[2] & ( !TD1_F_pc[0] & ( VC2_saved_grant[0] ) ) );


--VC2_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[39] at LABCELL_X24_Y8_N18
VC2_src_data[39] = ( TD1_F_pc[1] & ( ((VC2_saved_grant[0] & TD1_W_alu_result[3])) # (VC2_saved_grant[1]) ) ) # ( !TD1_F_pc[1] & ( (VC2_saved_grant[0] & TD1_W_alu_result[3]) ) );


--VC2_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[40] at LABCELL_X24_Y8_N0
VC2_src_data[40] = ( VC2_saved_grant[1] & ( ((TD1_W_alu_result[4] & VC2_saved_grant[0])) # (TD1_F_pc[2]) ) ) # ( !VC2_saved_grant[1] & ( (TD1_W_alu_result[4] & VC2_saved_grant[0]) ) );


--VC2_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[41] at LABCELL_X24_Y8_N42
VC2_src_data[41] = ( VC2_saved_grant[1] & ( ((VC2_saved_grant[0] & TD1_W_alu_result[5])) # (TD1_F_pc[3]) ) ) # ( !VC2_saved_grant[1] & ( (VC2_saved_grant[0] & TD1_W_alu_result[5]) ) );


--VC2_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[42] at LABCELL_X24_Y8_N24
VC2_src_data[42] = ( TD1_W_alu_result[6] & ( ((VC2_saved_grant[1] & TD1_F_pc[4])) # (VC2_saved_grant[0]) ) ) # ( !TD1_W_alu_result[6] & ( (VC2_saved_grant[1] & TD1_F_pc[4]) ) );


--VC2_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[43] at LABCELL_X24_Y8_N30
VC2_src_data[43] = ( VC2_saved_grant[0] & ( ((VC2_saved_grant[1] & TD1_F_pc[5])) # (TD1_W_alu_result[7]) ) ) # ( !VC2_saved_grant[0] & ( (VC2_saved_grant[1] & TD1_F_pc[5]) ) );


--VC2_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[44] at LABCELL_X24_Y8_N36
VC2_src_data[44] = ( VC2_saved_grant[0] & ( ((VC2_saved_grant[1] & TD1_F_pc[6])) # (TD1_W_alu_result[8]) ) ) # ( !VC2_saved_grant[0] & ( (VC2_saved_grant[1] & TD1_F_pc[6]) ) );


--VC2_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[45] at LABCELL_X24_Y8_N3
VC2_src_data[45] = ( TD1_W_alu_result[9] & ( ((VC2_saved_grant[1] & TD1_F_pc[7])) # (VC2_saved_grant[0]) ) ) # ( !TD1_W_alu_result[9] & ( (VC2_saved_grant[1] & TD1_F_pc[7]) ) );


--VC2_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[46] at LABCELL_X30_Y6_N30
VC2_src_data[46] = ( VC2_saved_grant[1] & ( ((TD1_W_alu_result[10] & VC2_saved_grant[0])) # (TD1_F_pc[8]) ) ) # ( !VC2_saved_grant[1] & ( (TD1_W_alu_result[10] & VC2_saved_grant[0]) ) );


--VC2_src_data[47] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[47] at MLABCELL_X28_Y8_N54
VC2_src_data[47] = ( TD1_W_alu_result[11] & ( ((VC2_saved_grant[1] & TD1_F_pc[9])) # (VC2_saved_grant[0]) ) ) # ( !TD1_W_alu_result[11] & ( (VC2_saved_grant[1] & TD1_F_pc[9]) ) );


--VC2_src_data[48] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[48] at LABCELL_X24_Y8_N54
VC2_src_data[48] = ( TD1_W_alu_result[12] & ( ((VC2_saved_grant[1] & TD1_F_pc[10])) # (VC2_saved_grant[0]) ) ) # ( !TD1_W_alu_result[12] & ( (VC2_saved_grant[1] & TD1_F_pc[10]) ) );


--VC2_src_data[49] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[49] at MLABCELL_X28_Y8_N57
VC2_src_data[49] = ( TD1_F_pc[11] & ( ((VC2_saved_grant[0] & TD1_W_alu_result[13])) # (VC2_saved_grant[1]) ) ) # ( !TD1_F_pc[11] & ( (VC2_saved_grant[0] & TD1_W_alu_result[13]) ) );


--VC2_src_data[50] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[50] at LABCELL_X30_Y6_N51
VC2_src_data[50] = ( VC2_saved_grant[0] & ( ((TD1_F_pc[12] & VC2_saved_grant[1])) # (TD1_W_alu_result[14]) ) ) # ( !VC2_saved_grant[0] & ( (TD1_F_pc[12] & VC2_saved_grant[1]) ) );


--TD1_d_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[0] at FF_X30_Y6_N59
--register power-up is low

TD1_d_byteenable[0] = DFFEAS(TD1L397, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC2_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[32] at LABCELL_X30_Y6_N54
VC2_src_data[32] = ( VC2_saved_grant[0] & ( (TD1_d_byteenable[0]) # (VC2_saved_grant[1]) ) ) # ( !VC2_saved_grant[0] & ( VC2_saved_grant[1] ) );


--TD1_D_op_eret is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_eret at LABCELL_X27_Y9_N39
TD1_D_op_eret = (TD1L593 & TD1L621);


--TD1_D_op_bret is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_bret at LABCELL_X27_Y9_N42
TD1_D_op_bret = (TD1L593 & TD1L622);


--TD1_R_ctrl_wrctl_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_wrctl_inst at FF_X27_Y9_N7
--register power-up is low

TD1_R_ctrl_wrctl_inst = DFFEAS(TD1_D_op_wrctl, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L889 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~0 at LABCELL_X27_Y9_N0
TD1L889 = ( TD1_E_src1[0] & ( ((TD1L637 & TD1_R_ctrl_wrctl_inst)) # (TD1_W_status_reg_pie) ) ) # ( !TD1_E_src1[0] & ( (TD1_W_status_reg_pie & ((!TD1L637) # (!TD1_R_ctrl_wrctl_inst))) ) );


--TD1L890 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~1 at LABCELL_X27_Y9_N18
TD1L890 = ( TD1L889 & ( TD1_W_bstatus_reg & ( (TD1L704 & ((!TD1_D_op_eret) # (TD1_W_estatus_reg))) ) ) ) # ( !TD1L889 & ( TD1_W_bstatus_reg & ( (TD1L704 & ((!TD1_D_op_eret & ((TD1_D_op_bret))) # (TD1_D_op_eret & (TD1_W_estatus_reg)))) ) ) ) # ( TD1L889 & ( !TD1_W_bstatus_reg & ( (TD1L704 & ((!TD1_D_op_eret & ((!TD1_D_op_bret))) # (TD1_D_op_eret & (TD1_W_estatus_reg)))) ) ) ) # ( !TD1L889 & ( !TD1_W_bstatus_reg & ( (TD1L704 & (TD1_D_op_eret & TD1_W_estatus_reg)) ) ) );


--TD1_W_ienable_reg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[1] at FF_X28_Y8_N52
--register power-up is low

TD1_W_ienable_reg[1] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1L845, TD1_E_src1[1],  ,  , VCC);


--AE1_oci_ienable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1] at FF_X22_Y6_N46
--register power-up is low

AE1_oci_ienable[1] = DFFEAS(AE1L8, GLOBAL(A1L28), !DC1_r_sync_rst,  , AE1L15,  ,  ,  ,  );


--YB1_fifo_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AE at FF_X24_Y6_N4
--register power-up is low

YB1_fifo_AE = DFFEAS(YB1L58, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB1_ien_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE at FF_X29_Y5_N58
--register power-up is low

YB1_ien_AE = DFFEAS(YB1L81, GLOBAL(A1L28), !DC1_r_sync_rst,  , YB1L80,  ,  ,  ,  );


--YB1_av_readdata[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[9] at LABCELL_X27_Y7_N54
YB1_av_readdata[9] = ( YB1_ien_AE & ( YB1_fifo_AE ) );


--YB1_ien_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AF at FF_X29_Y5_N4
--register power-up is low

YB1_ien_AF = DFFEAS(YB1L83, GLOBAL(A1L28), !DC1_r_sync_rst,  , YB1L80,  ,  ,  ,  );


--YB1_pause_irq is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq at FF_X22_Y4_N44
--register power-up is low

YB1_pause_irq = DFFEAS(YB1L86, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB1_fifo_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AF at FF_X23_Y4_N19
--register power-up is low

YB1_fifo_AF = DFFEAS(YB1L60, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB1L66 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[8]~0 at LABCELL_X22_Y4_N39
YB1L66 = ( YB1_pause_irq & ( YB1_ien_AF ) ) # ( !YB1_pause_irq & ( (YB1_ien_AF & YB1_fifo_AF) ) );


--TD1L851 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[1]~0 at MLABCELL_X28_Y7_N54
TD1L851 = ( YB1L66 & ( (TD1_W_ienable_reg[1] & !AE1_oci_ienable[1]) ) ) # ( !YB1L66 & ( (YB1_av_readdata[9] & (TD1_W_ienable_reg[1] & !AE1_oci_ienable[1])) ) );


--AE1_oci_ienable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0] at FF_X22_Y6_N44
--register power-up is low

AE1_oci_ienable[0] = DFFEAS(AE1L5, GLOBAL(A1L28), !DC1_r_sync_rst,  , AE1L15,  ,  ,  ,  );


--TD1_W_ipending_reg_nxt[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[0] at MLABCELL_X28_Y7_N57
TD1_W_ipending_reg_nxt[0] = ( TD1_W_ienable_reg[0] & ( (!AE1L6Q & A1L188) ) );


--TD1L1074 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled~0 at LABCELL_X27_Y9_N36
TD1L1074 = ( TD1_D_op_bret & ( TD1_R_ctrl_break ) ) # ( !TD1_D_op_bret & ( (TD1_R_ctrl_break) # (TD1_hbreak_enabled) ) );


--TD1L1076 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending_nxt~0 at MLABCELL_X25_Y8_N0
TD1L1076 = (!TD1_hbreak_pending & ((TD1L1077))) # (TD1_hbreak_pending & (!TD1_hbreak_enabled));


--NE1_take_action_ocimem_a is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a at LABCELL_X17_Y6_N15
NE1_take_action_ocimem_a = ( NE1_enable_action_strobe & ( NE1_jdo[34] & ( (!NE1_ir[1] & (!NE1_jdo[35] & !NE1_ir[0])) ) ) );


--NE1_jdo[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21] at FF_X11_Y6_N20
--register power-up is low

NE1_jdo[21] = DFFEAS(NE1L39, GLOBAL(A1L28),  ,  , NE1_update_jdo_strobe,  ,  ,  ,  );


--NE1_jdo[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20] at FF_X11_Y6_N41
--register power-up is low

NE1_jdo[20] = DFFEAS( , GLOBAL(A1L28),  ,  , NE1_update_jdo_strobe, PE1_sr[20],  ,  , VCC);


--DE1_break_on_reset is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset at FF_X12_Y6_N50
--register power-up is low

DE1_break_on_reset = DFFEAS(DE1L2, GLOBAL(A1L28),  ,  , NE1_take_action_ocimem_a,  ,  ,  ,  );


--RE1_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] at FF_X25_Y8_N11
--register power-up is low

RE1_dreg[0] = DFFEAS( , GLOBAL(A1L28),  ,  ,  , RE1_din_s1,  ,  , VCC);


--DE1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0 at LABCELL_X12_Y6_N54
DE1L4 = ( DE1_jtag_break & ( NE1_jdo[21] & ( ((!RE1_dreg[0]) # (DE1_break_on_reset)) # (NE1_take_action_ocimem_a) ) ) ) # ( !DE1_jtag_break & ( NE1_jdo[21] & ( ((DE1_break_on_reset & RE1_dreg[0])) # (NE1_take_action_ocimem_a) ) ) ) # ( DE1_jtag_break & ( !NE1_jdo[21] & ( (!NE1_take_action_ocimem_a & (((!RE1_dreg[0]) # (DE1_break_on_reset)))) # (NE1_take_action_ocimem_a & (!NE1_jdo[20])) ) ) ) # ( !DE1_jtag_break & ( !NE1_jdo[21] & ( (!NE1_take_action_ocimem_a & (DE1_break_on_reset & RE1_dreg[0])) ) ) );


--AE1_oci_single_step_mode is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode at FF_X19_Y6_N25
--register power-up is low

AE1_oci_single_step_mode = DFFEAS(AE1L14, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L1086 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst~0 at MLABCELL_X25_Y8_N33
TD1L1086 = ( TD1_wait_for_one_post_bret_inst & ( AE1_oci_single_step_mode & ( (!TD1L707) # (TD1_hbreak_enabled) ) ) ) # ( !TD1_wait_for_one_post_bret_inst & ( AE1_oci_single_step_mode & ( TD1_hbreak_enabled ) ) );


--WD1_readdata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[0] at FF_X22_Y6_N49
--register power-up is low

WD1_readdata[0] = DFFEAS(WD1L79, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--VC2L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~1 at LABCELL_X36_Y4_N24
VC2L26 = (VC2_saved_grant[0] & TD1_d_writedata[0]);


--WD1_readdata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[1] at FF_X22_Y6_N32
--register power-up is low

WD1_readdata[1] = DFFEAS(WD1L80, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--VC2L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~2 at LABCELL_X29_Y5_N42
VC2L27 = ( VC2_saved_grant[0] & ( TD1_d_writedata[1] ) );


--VC2L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~3 at LABCELL_X30_Y6_N39
VC2L28 = ( VC2_saved_grant[0] & ( TD1_d_writedata[2] ) );


--VC2L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~4 at LABCELL_X33_Y6_N3
VC2L29 = ( TD1_d_writedata[3] & ( VC2_saved_grant[0] ) );


--GD1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~3 at LABCELL_X29_Y6_N30
GD1L11 = ( YC1_av_readdata_pre[3] & ( (!YC1L35Q & (!GD1L8 & ((!TC2L1) # (!YC4_av_readdata_pre[3])))) ) ) # ( !YC1_av_readdata_pre[3] & ( (!GD1L8 & ((!TC2L1) # (!YC4_av_readdata_pre[3]))) ) );


--GD1_src_data[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3] at LABCELL_X30_Y7_N3
GD1_src_data[3] = ( YE1_q_a[3] & ( GD1L11 & ( TC3L1 ) ) ) # ( YE1_q_a[3] & ( !GD1L11 ) ) # ( !YE1_q_a[3] & ( !GD1L11 ) );


--TD1L937 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~0 at LABCELL_X23_Y7_N0
TD1L937 = ( TC3L1 & ( TD1L938 & ( (!TD1_av_ld_aligning_data & (((YE1_q_a[11])))) # (TD1_av_ld_aligning_data & (TD1L894 & ((!TD1L708)))) ) ) ) # ( !TC3L1 & ( TD1L938 & ( (TD1_av_ld_aligning_data & (TD1L894 & !TD1L708)) ) ) ) # ( TC3L1 & ( !TD1L938 & ( (!TD1_av_ld_aligning_data) # ((TD1L708) # (TD1L894)) ) ) ) # ( !TC3L1 & ( !TD1L938 & ( (!TD1_av_ld_aligning_data) # ((TD1L708) # (TD1L894)) ) ) );


--YC3_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30] at FF_X24_Y5_N32
--register power-up is low

YC3_av_readdata_pre[30] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1_W_alu_result[2],  ,  , VCC);


--GD1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~1 at LABCELL_X24_Y5_N33
GD1L30 = (YC3_read_latency_shift_reg[0] & YC3_av_readdata_pre[30]);


--GD1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~4 at LABCELL_X27_Y6_N57
GD1L13 = (!GD1L30 & ((!YC1L35Q) # (!YC1_av_readdata_pre[4])));


--GD1_src_data[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4] at LABCELL_X29_Y7_N36
GD1_src_data[4] = ( GD1L13 & ( YE1_q_a[4] & ( ((TC2L1 & YC4_av_readdata_pre[4])) # (TC3L1) ) ) ) # ( !GD1L13 & ( YE1_q_a[4] ) ) # ( GD1L13 & ( !YE1_q_a[4] & ( (TC2L1 & YC4_av_readdata_pre[4]) ) ) ) # ( !GD1L13 & ( !YE1_q_a[4] ) );


--YC1_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12] at FF_X25_Y7_N26
--register power-up is low

YC1_av_readdata_pre[12] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , MC2_b_non_empty,  ,  , VCC);


--GD1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[30]~5 at LABCELL_X24_Y5_N30
GD1L27 = ( YC2_av_readdata_pre[0] & ( (!YC2L9Q & ((!YC3_read_latency_shift_reg[0]) # (!YC3_av_readdata_pre[30]))) ) ) # ( !YC2_av_readdata_pre[0] & ( (!YC3_read_latency_shift_reg[0]) # (!YC3_av_readdata_pre[30]) ) );


--GD1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~6 at LABCELL_X29_Y6_N36
GD1L15 = ( TC2L1 & ( (GD1L27 & (!YC4_av_readdata_pre[5] & ((!YC1L35Q) # (!YC1_av_readdata_pre[5])))) ) ) # ( !TC2L1 & ( (GD1L27 & ((!YC1L35Q) # (!YC1_av_readdata_pre[5]))) ) );


--GD1_src_data[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5] at LABCELL_X29_Y7_N30
GD1_src_data[5] = ( GD1L15 & ( (YE1_q_a[5] & TC3L1) ) ) # ( !GD1L15 );


--YC1_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13] at FF_X24_Y6_N22
--register power-up is low

YC1_av_readdata_pre[13] = DFFEAS(YC1L23, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GD1L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~7 at LABCELL_X27_Y6_N39
GD1L17 = (!GD1L30 & ((!YC1L35Q) # (!YC1_av_readdata_pre[6])));


--GD1_src_data[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6] at LABCELL_X30_Y7_N6
GD1_src_data[6] = ( YE1_q_a[6] & ( TC3L1 ) ) # ( !YE1_q_a[6] & ( TC3L1 & ( (!GD1L17) # ((TC2L1 & YC4_av_readdata_pre[6])) ) ) ) # ( YE1_q_a[6] & ( !TC3L1 & ( (!GD1L17) # ((TC2L1 & YC4_av_readdata_pre[6])) ) ) ) # ( !YE1_q_a[6] & ( !TC3L1 & ( (!GD1L17) # ((TC2L1 & YC4_av_readdata_pre[6])) ) ) );


--YC1_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14] at FF_X24_Y7_N50
--register power-up is low

YC1_av_readdata_pre[14] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YB1_woverflow,  ,  , VCC);


--GD1L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]~8 at LABCELL_X29_Y6_N39
GD1L19 = ( TC2L1 & ( (GD1L27 & (!YC4_av_readdata_pre[7] & ((!YC1L35Q) # (!YC1_av_readdata_pre[7])))) ) ) # ( !TC2L1 & ( (GD1L27 & ((!YC1L35Q) # (!YC1_av_readdata_pre[7]))) ) );


--GD1_src_data[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7] at LABCELL_X29_Y7_N3
GD1_src_data[7] = ( YE1_q_a[7] & ( (!GD1L19) # (TC3L1) ) ) # ( !YE1_q_a[7] & ( !GD1L19 ) );


--YC1_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15] at FF_X25_Y7_N52
--register power-up is low

YC1_av_readdata_pre[15] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YB1_rvalid,  ,  , VCC);


--GD1_src_data[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1] at LABCELL_X29_Y7_N42
GD1_src_data[1] = ( YC1_av_readdata_pre[1] & ( YC1L35Q ) ) # ( !YC1_av_readdata_pre[1] & ( YC1L35Q & ( (!TC3L1 & (TC2L1 & ((YC4_av_readdata_pre[1])))) # (TC3L1 & (((TC2L1 & YC4_av_readdata_pre[1])) # (YE1_q_a[1]))) ) ) ) # ( YC1_av_readdata_pre[1] & ( !YC1L35Q & ( (!TC3L1 & (TC2L1 & ((YC4_av_readdata_pre[1])))) # (TC3L1 & (((TC2L1 & YC4_av_readdata_pre[1])) # (YE1_q_a[1]))) ) ) ) # ( !YC1_av_readdata_pre[1] & ( !YC1L35Q & ( (!TC3L1 & (TC2L1 & ((YC4_av_readdata_pre[1])))) # (TC3L1 & (((TC2L1 & YC4_av_readdata_pre[1])) # (YE1_q_a[1]))) ) ) );


--TD1L363 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[1]~26 at LABCELL_X37_Y8_N27
TD1L363 = ( TD1_E_src2[1] & ( !TD1_R_logic_op[1] $ (((!TD1_R_logic_op[0]) # (!TD1_E_src1[1]))) ) ) # ( !TD1_E_src2[1] & ( (!TD1_R_logic_op[1] & (!TD1_R_logic_op[0] & !TD1_E_src1[1])) # (TD1_R_logic_op[1] & ((TD1_E_src1[1]))) ) );


--TD1L314 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[1]~17 at LABCELL_X33_Y8_N51
TD1L314 = ( TD1L363 & ( (!TD1_R_ctrl_shift_rot & (((TD1L122)) # (TD1_R_ctrl_logic))) # (TD1_R_ctrl_shift_rot & (((TD1L415Q)))) ) ) # ( !TD1L363 & ( (!TD1_R_ctrl_shift_rot & (!TD1_R_ctrl_logic & (TD1L122))) # (TD1_R_ctrl_shift_rot & (((TD1L415Q)))) ) );


--TD1L975 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~0 at MLABCELL_X25_Y7_N18
TD1L975 = ( YE1_q_a[17] & ( TD1L976 & ( ((!TD1_av_ld_aligning_data) # (TD1L708)) # (TD1L894) ) ) ) # ( !YE1_q_a[17] & ( TD1L976 & ( ((!TD1_av_ld_aligning_data) # (TD1L708)) # (TD1L894) ) ) ) # ( YE1_q_a[17] & ( !TD1L976 & ( (!TD1_av_ld_aligning_data & (TC3L1)) # (TD1_av_ld_aligning_data & (((TD1L894 & !TD1L708)))) ) ) ) # ( !YE1_q_a[17] & ( !TD1L976 & ( (TD1L894 & (!TD1L708 & TD1_av_ld_aligning_data)) ) ) );


--TD1L379 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[17]~27 at LABCELL_X37_Y7_N30
TD1L379 = ( TD1_E_src1[17] & ( !TD1_R_logic_op[1] $ (((!TD1_R_logic_op[0]) # (!TD1_E_src2[17]))) ) ) # ( !TD1_E_src1[17] & ( (!TD1_R_logic_op[1] & (!TD1_R_logic_op[0] & !TD1_E_src2[17])) # (TD1_R_logic_op[1] & ((TD1_E_src2[17]))) ) );


--TD1L330 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[17]~18 at MLABCELL_X39_Y7_N3
TD1L330 = ( TD1_R_ctrl_shift_rot & ( TD1_E_shift_rot_result[17] ) ) # ( !TD1_R_ctrl_shift_rot & ( TD1_E_shift_rot_result[17] & ( (!TD1_R_ctrl_logic & (TD1L134)) # (TD1_R_ctrl_logic & ((TD1L379))) ) ) ) # ( !TD1_R_ctrl_shift_rot & ( !TD1_E_shift_rot_result[17] & ( (!TD1_R_ctrl_logic & (TD1L134)) # (TD1_R_ctrl_logic & ((TD1L379))) ) ) );


--TD1L380 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[18]~28 at LABCELL_X37_Y7_N33
TD1L380 = ( TD1_E_src1[18] & ( !TD1_R_logic_op[1] $ (((!TD1_R_logic_op[0]) # (!TD1_E_src2[18]))) ) ) # ( !TD1_E_src1[18] & ( (!TD1_R_logic_op[1] & (!TD1_R_logic_op[0] & !TD1_E_src2[18])) # (TD1_R_logic_op[1] & ((TD1_E_src2[18]))) ) );


--TD1L331 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[18]~19 at MLABCELL_X39_Y7_N54
TD1L331 = ( TD1_R_ctrl_shift_rot & ( TD1L138 & ( TD1_E_shift_rot_result[18] ) ) ) # ( !TD1_R_ctrl_shift_rot & ( TD1L138 & ( (!TD1_R_ctrl_logic) # (TD1L380) ) ) ) # ( TD1_R_ctrl_shift_rot & ( !TD1L138 & ( TD1_E_shift_rot_result[18] ) ) ) # ( !TD1_R_ctrl_shift_rot & ( !TD1L138 & ( (TD1_R_ctrl_logic & TD1L380) ) ) );


--TD1L381 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[19]~29 at LABCELL_X37_Y7_N36
TD1L381 = ( TD1_E_src1[19] & ( !TD1_R_logic_op[1] $ (((!TD1_E_src2[19]) # (!TD1_R_logic_op[0]))) ) ) # ( !TD1_E_src1[19] & ( (!TD1_E_src2[19] & (!TD1_R_logic_op[0] & !TD1_R_logic_op[1])) # (TD1_E_src2[19] & ((TD1_R_logic_op[1]))) ) );


--TD1L332 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[19]~20 at MLABCELL_X39_Y7_N39
TD1L332 = ( TD1_R_ctrl_shift_rot & ( TD1L381 & ( TD1_E_shift_rot_result[19] ) ) ) # ( !TD1_R_ctrl_shift_rot & ( TD1L381 & ( (TD1_R_ctrl_logic) # (TD1L142) ) ) ) # ( TD1_R_ctrl_shift_rot & ( !TD1L381 & ( TD1_E_shift_rot_result[19] ) ) ) # ( !TD1_R_ctrl_shift_rot & ( !TD1L381 & ( (TD1L142 & !TD1_R_ctrl_logic) ) ) );


--TD1L987 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~1 at MLABCELL_X25_Y7_N21
TD1L987 = ( YE1_q_a[20] & ( TD1L988 & ( ((!TD1_av_ld_aligning_data) # (TD1L708)) # (TD1L894) ) ) ) # ( !YE1_q_a[20] & ( TD1L988 & ( ((!TD1_av_ld_aligning_data) # (TD1L708)) # (TD1L894) ) ) ) # ( YE1_q_a[20] & ( !TD1L988 & ( (!TD1_av_ld_aligning_data & (TC3L1)) # (TD1_av_ld_aligning_data & (((TD1L894 & !TD1L708)))) ) ) ) # ( !YE1_q_a[20] & ( !TD1L988 & ( (TD1L894 & (TD1_av_ld_aligning_data & !TD1L708)) ) ) );


--TD1L382 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[20]~30 at LABCELL_X37_Y7_N45
TD1L382 = (!TD1_E_src1[20] & ((!TD1_R_logic_op[1] & (!TD1_R_logic_op[0] & !TD1_E_src2[20])) # (TD1_R_logic_op[1] & ((TD1_E_src2[20]))))) # (TD1_E_src1[20] & (!TD1_R_logic_op[1] $ (((!TD1_R_logic_op[0]) # (!TD1_E_src2[20])))));


--TD1L333 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[20]~21 at MLABCELL_X39_Y7_N6
TD1L333 = ( TD1_E_shift_rot_result[20] & ( ((!TD1_R_ctrl_logic & (TD1L146)) # (TD1_R_ctrl_logic & ((TD1L382)))) # (TD1_R_ctrl_shift_rot) ) ) # ( !TD1_E_shift_rot_result[20] & ( (!TD1_R_ctrl_shift_rot & ((!TD1_R_ctrl_logic & (TD1L146)) # (TD1_R_ctrl_logic & ((TD1L382))))) ) );


--TD1L334 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[21]~22 at MLABCELL_X34_Y7_N24
TD1L334 = ( TD1_R_ctrl_logic & ( TD1_E_shift_rot_result[21] & ( (TD1L383) # (TD1_R_ctrl_shift_rot) ) ) ) # ( !TD1_R_ctrl_logic & ( TD1_E_shift_rot_result[21] & ( (TD1L150) # (TD1_R_ctrl_shift_rot) ) ) ) # ( TD1_R_ctrl_logic & ( !TD1_E_shift_rot_result[21] & ( (!TD1_R_ctrl_shift_rot & TD1L383) ) ) ) # ( !TD1_R_ctrl_logic & ( !TD1_E_shift_rot_result[21] & ( (!TD1_R_ctrl_shift_rot & TD1L150) ) ) );


--TD1L994 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~2 at LABCELL_X23_Y7_N54
TD1L994 = ( TC3L1 & ( YE1_q_a[22] & ( (!TD1_av_ld_aligning_data) # ((!TD1L708 & ((TD1L894))) # (TD1L708 & (TD1L995))) ) ) ) # ( !TC3L1 & ( YE1_q_a[22] & ( (!TD1_av_ld_aligning_data & (TD1L995)) # (TD1_av_ld_aligning_data & ((!TD1L708 & ((TD1L894))) # (TD1L708 & (TD1L995)))) ) ) ) # ( TC3L1 & ( !YE1_q_a[22] & ( (!TD1_av_ld_aligning_data & (TD1L995)) # (TD1_av_ld_aligning_data & ((!TD1L708 & ((TD1L894))) # (TD1L708 & (TD1L995)))) ) ) ) # ( !TC3L1 & ( !YE1_q_a[22] & ( (!TD1_av_ld_aligning_data & (TD1L995)) # (TD1_av_ld_aligning_data & ((!TD1L708 & ((TD1L894))) # (TD1L708 & (TD1L995)))) ) ) );


--TD1L335 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[22]~23 at MLABCELL_X34_Y7_N45
TD1L335 = ( TD1_R_ctrl_logic & ( TD1L384 & ( (!TD1_R_ctrl_shift_rot) # (TD1L444Q) ) ) ) # ( !TD1_R_ctrl_logic & ( TD1L384 & ( (!TD1_R_ctrl_shift_rot & ((TD1L154))) # (TD1_R_ctrl_shift_rot & (TD1L444Q)) ) ) ) # ( TD1_R_ctrl_logic & ( !TD1L384 & ( (TD1L444Q & TD1_R_ctrl_shift_rot) ) ) ) # ( !TD1_R_ctrl_logic & ( !TD1L384 & ( (!TD1_R_ctrl_shift_rot & ((TD1L154))) # (TD1_R_ctrl_shift_rot & (TD1L444Q)) ) ) );


--TD1L996 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~3 at LABCELL_X23_Y7_N36
TD1L996 = ( TC3L1 & ( TD1L997 & ( (!TD1_av_ld_aligning_data & (((YE1_q_a[23])))) # (TD1_av_ld_aligning_data & (TD1L894 & ((!TD1L708)))) ) ) ) # ( !TC3L1 & ( TD1L997 & ( (TD1_av_ld_aligning_data & (TD1L894 & !TD1L708)) ) ) ) # ( TC3L1 & ( !TD1L997 & ( (!TD1_av_ld_aligning_data) # ((TD1L708) # (TD1L894)) ) ) ) # ( !TC3L1 & ( !TD1L997 & ( (!TD1_av_ld_aligning_data) # ((TD1L708) # (TD1L894)) ) ) );


--TD1L336 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[23]~24 at MLABCELL_X39_Y7_N9
TD1L336 = ( TD1L446Q & ( ((!TD1_R_ctrl_logic & (TD1L158)) # (TD1_R_ctrl_logic & ((TD1L385)))) # (TD1_R_ctrl_shift_rot) ) ) # ( !TD1L446Q & ( (!TD1_R_ctrl_shift_rot & ((!TD1_R_ctrl_logic & (TD1L158)) # (TD1_R_ctrl_logic & ((TD1L385))))) ) );


--YC1_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8] at FF_X22_Y4_N40
--register power-up is low

YC1_av_readdata_pre[8] = DFFEAS(YB1L66, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L925 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~1 at LABCELL_X24_Y7_N54
TD1L925 = ( TD1L926 & ( YE1_q_a[8] & ( (!TD1_av_ld_aligning_data) # ((TD1L894) # (TD1L708)) ) ) ) # ( !TD1L926 & ( YE1_q_a[8] & ( (!TD1_av_ld_aligning_data & (TC3L1)) # (TD1_av_ld_aligning_data & (((!TD1L708 & TD1L894)))) ) ) ) # ( TD1L926 & ( !YE1_q_a[8] & ( (!TD1_av_ld_aligning_data) # ((TD1L894) # (TD1L708)) ) ) ) # ( !TD1L926 & ( !YE1_q_a[8] & ( (TD1_av_ld_aligning_data & (!TD1L708 & TD1L894)) ) ) );


--GD1_src_data[24] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[24] at LABCELL_X27_Y6_N36
GD1_src_data[24] = ( TC2L1 & ( (((YE1_q_a[24] & TC3L1)) # (YC4_av_readdata_pre[24])) # (GD1L30) ) ) # ( !TC2L1 & ( ((YE1_q_a[24] & TC3L1)) # (GD1L30) ) );


--TD1L337 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[24]~25 at MLABCELL_X39_Y7_N48
TD1L337 = ( TD1_R_ctrl_shift_rot & ( TD1_R_ctrl_logic & ( TD1L448Q ) ) ) # ( !TD1_R_ctrl_shift_rot & ( TD1_R_ctrl_logic & ( TD1L386 ) ) ) # ( TD1_R_ctrl_shift_rot & ( !TD1_R_ctrl_logic & ( TD1L448Q ) ) ) # ( !TD1_R_ctrl_shift_rot & ( !TD1_R_ctrl_logic & ( TD1L162 ) ) );


--YC1_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9] at FF_X27_Y7_N55
--register power-up is low

YC1_av_readdata_pre[9] = DFFEAS(YB1_av_readdata[9], GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GD1_src_data[25] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[25] at LABCELL_X27_Y6_N30
GD1_src_data[25] = ( YE1_q_a[25] & ( (((TC2L1 & YC4_av_readdata_pre[25])) # (TC3L1)) # (GD1L29) ) ) # ( !YE1_q_a[25] & ( ((TC2L1 & YC4_av_readdata_pre[25])) # (GD1L29) ) );


--TD1L387 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[25]~31 at LABCELL_X37_Y8_N9
TD1L387 = ( TD1_R_logic_op[0] & ( TD1_R_logic_op[1] & ( !TD1_E_src1[25] $ (!TD1_E_src2[25]) ) ) ) # ( !TD1_R_logic_op[0] & ( TD1_R_logic_op[1] & ( (TD1_E_src2[25]) # (TD1_E_src1[25]) ) ) ) # ( TD1_R_logic_op[0] & ( !TD1_R_logic_op[1] & ( (TD1_E_src1[25] & TD1_E_src2[25]) ) ) ) # ( !TD1_R_logic_op[0] & ( !TD1_R_logic_op[1] & ( (!TD1_E_src1[25] & !TD1_E_src2[25]) ) ) );


--TD1L338 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[25]~26 at MLABCELL_X39_Y7_N42
TD1L338 = ( TD1_R_ctrl_shift_rot & ( TD1_R_ctrl_logic & ( TD1_E_shift_rot_result[25] ) ) ) # ( !TD1_R_ctrl_shift_rot & ( TD1_R_ctrl_logic & ( TD1L387 ) ) ) # ( TD1_R_ctrl_shift_rot & ( !TD1_R_ctrl_logic & ( TD1_E_shift_rot_result[25] ) ) ) # ( !TD1_R_ctrl_shift_rot & ( !TD1_R_ctrl_logic & ( TD1L166 ) ) );


--GD1_src_data[26] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[26] at LABCELL_X23_Y7_N12
GD1_src_data[26] = ( TC2L1 & ( ((!GD1L27) # ((TC3L1 & YE1_q_a[26]))) # (YC4_av_readdata_pre[26]) ) ) # ( !TC2L1 & ( (!GD1L27) # ((TC3L1 & YE1_q_a[26])) ) );


--TD1L339 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[26]~27 at MLABCELL_X34_Y7_N51
TD1L339 = ( TD1L388 & ( TD1L170 & ( (!TD1_R_ctrl_shift_rot) # (TD1L451Q) ) ) ) # ( !TD1L388 & ( TD1L170 & ( (!TD1_R_ctrl_shift_rot & (!TD1_R_ctrl_logic)) # (TD1_R_ctrl_shift_rot & ((TD1L451Q))) ) ) ) # ( TD1L388 & ( !TD1L170 & ( (!TD1_R_ctrl_shift_rot & (TD1_R_ctrl_logic)) # (TD1_R_ctrl_shift_rot & ((TD1L451Q))) ) ) ) # ( !TD1L388 & ( !TD1L170 & ( (TD1L451Q & TD1_R_ctrl_shift_rot) ) ) );


--YC4_av_readdata_pre[27] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27] at FF_X22_Y6_N14
--register power-up is low

YC4_av_readdata_pre[27] = DFFEAS(YC4L33, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GD1_src_data[27] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[27] at LABCELL_X23_Y7_N42
GD1_src_data[27] = ( YE1_q_a[27] & ( (((TC2L1 & YC4_av_readdata_pre[27])) # (TC3L1)) # (GD1L29) ) ) # ( !YE1_q_a[27] & ( ((TC2L1 & YC4_av_readdata_pre[27])) # (GD1L29) ) );


--TD1L340 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[27]~28 at MLABCELL_X34_Y7_N18
TD1L340 = ( TD1_R_ctrl_logic & ( TD1L389 & ( (!TD1_R_ctrl_shift_rot) # (TD1L453Q) ) ) ) # ( !TD1_R_ctrl_logic & ( TD1L389 & ( (!TD1_R_ctrl_shift_rot & ((TD1L174))) # (TD1_R_ctrl_shift_rot & (TD1L453Q)) ) ) ) # ( TD1_R_ctrl_logic & ( !TD1L389 & ( (TD1L453Q & TD1_R_ctrl_shift_rot) ) ) ) # ( !TD1_R_ctrl_logic & ( !TD1L389 & ( (!TD1_R_ctrl_shift_rot & ((TD1L174))) # (TD1_R_ctrl_shift_rot & (TD1L453Q)) ) ) );


--YC4_av_readdata_pre[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28] at FF_X27_Y6_N23
--register power-up is low

YC4_av_readdata_pre[28] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , WD1_readdata[28],  ,  , VCC);


--GD1_src_data[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[28] at LABCELL_X27_Y6_N0
GD1_src_data[28] = ( TC2L1 & ( (((YE1_q_a[28] & TC3L1)) # (YC4_av_readdata_pre[28])) # (GD1L29) ) ) # ( !TC2L1 & ( ((YE1_q_a[28] & TC3L1)) # (GD1L29) ) );


--TD1L341 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[28]~29 at MLABCELL_X34_Y7_N15
TD1L341 = ( TD1_R_ctrl_logic & ( TD1L455Q & ( (TD1_R_ctrl_shift_rot) # (TD1L390) ) ) ) # ( !TD1_R_ctrl_logic & ( TD1L455Q & ( (TD1_R_ctrl_shift_rot) # (TD1L178) ) ) ) # ( TD1_R_ctrl_logic & ( !TD1L455Q & ( (TD1L390 & !TD1_R_ctrl_shift_rot) ) ) ) # ( !TD1_R_ctrl_logic & ( !TD1L455Q & ( (TD1L178 & !TD1_R_ctrl_shift_rot) ) ) );


--YC4_av_readdata_pre[29] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29] at FF_X27_Y6_N50
--register power-up is low

YC4_av_readdata_pre[29] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , WD1_readdata[29],  ,  , VCC);


--GD1_src_data[29] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[29] at LABCELL_X27_Y6_N54
GD1_src_data[29] = ( TC2L1 & ( (((YE1_q_a[29] & TC3L1)) # (YC4_av_readdata_pre[29])) # (GD1L30) ) ) # ( !TC2L1 & ( ((YE1_q_a[29] & TC3L1)) # (GD1L30) ) );


--TD1L342 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[29]~30 at MLABCELL_X34_Y7_N30
TD1L342 = ( TD1_R_ctrl_logic & ( TD1L391 & ( (!TD1_R_ctrl_shift_rot) # (TD1_E_shift_rot_result[29]) ) ) ) # ( !TD1_R_ctrl_logic & ( TD1L391 & ( (!TD1_R_ctrl_shift_rot & ((TD1L182))) # (TD1_R_ctrl_shift_rot & (TD1_E_shift_rot_result[29])) ) ) ) # ( TD1_R_ctrl_logic & ( !TD1L391 & ( (TD1_R_ctrl_shift_rot & TD1_E_shift_rot_result[29]) ) ) ) # ( !TD1_R_ctrl_logic & ( !TD1L391 & ( (!TD1_R_ctrl_shift_rot & ((TD1L182))) # (TD1_R_ctrl_shift_rot & (TD1_E_shift_rot_result[29])) ) ) );


--YC4_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30] at FF_X25_Y7_N10
--register power-up is low

YC4_av_readdata_pre[30] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , WD1_readdata[30],  ,  , VCC);


--GD1_src_data[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[30] at LABCELL_X23_Y7_N48
GD1_src_data[30] = ( YE1_q_a[30] & ( ((!GD1L27) # ((TC2L1 & YC4_av_readdata_pre[30]))) # (TC3L1) ) ) # ( !YE1_q_a[30] & ( (!GD1L27) # ((TC2L1 & YC4_av_readdata_pre[30])) ) );


--TD1L343 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[30]~31 at MLABCELL_X34_Y7_N36
TD1L343 = ( TD1_R_ctrl_shift_rot & ( TD1L458Q ) ) # ( !TD1_R_ctrl_shift_rot & ( TD1L458Q & ( (!TD1_R_ctrl_logic & (TD1L186)) # (TD1_R_ctrl_logic & ((TD1L392))) ) ) ) # ( !TD1_R_ctrl_shift_rot & ( !TD1L458Q & ( (!TD1_R_ctrl_logic & (TD1L186)) # (TD1_R_ctrl_logic & ((TD1L392))) ) ) );


--YC4_av_readdata_pre[31] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31] at FF_X22_Y6_N4
--register power-up is low

YC4_av_readdata_pre[31] = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , WD1_readdata[31],  ,  , VCC);


--GD1_src_data[31] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[31] at LABCELL_X23_Y7_N30
GD1_src_data[31] = ( YC4_av_readdata_pre[31] & ( (((YE1_q_a[31] & TC3L1)) # (TC2L1)) # (GD1L29) ) ) # ( !YC4_av_readdata_pre[31] & ( ((YE1_q_a[31] & TC3L1)) # (GD1L29) ) );


--TD1L344 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[31]~32 at LABCELL_X30_Y8_N3
TD1L344 = ( TD1L190 & ( (!TD1_R_ctrl_shift_rot & ((!TD1_R_ctrl_logic) # ((TD1L393)))) # (TD1_R_ctrl_shift_rot & (((TD1_E_shift_rot_result[31])))) ) ) # ( !TD1L190 & ( (!TD1_R_ctrl_shift_rot & (TD1_R_ctrl_logic & ((TD1L393)))) # (TD1_R_ctrl_shift_rot & (((TD1_E_shift_rot_result[31])))) ) );


--FC1L52 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~0 at LABCELL_X12_Y4_N54
FC1L52 = AMPP_FUNCTION(!J1_splitter_nodes_receive_0[3], !R1_state[4], !P1_virtual_ir_scan_reg);


--FC1L90 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 at MLABCELL_X15_Y4_N0
FC1L90 = AMPP_FUNCTION(!FC1L52, !FC1_state, !P1_irf_reg[1][0], !FC1_count[0], !FC1_user_saw_rvalid, !FC1_td_shift[0]);


--FC1L79 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~3 at MLABCELL_X15_Y4_N24
FC1L79 = AMPP_FUNCTION(!FC1_count[9], !FC1_rdata[7], !FC1_td_shift[10]);


--YB1_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|t_dav at FF_X24_Y4_N52
--register power-up is low

YB1_t_dav = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , MC2_b_full,  ,  , VCC);


--FC1_write_stalled is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled at FF_X21_Y4_N14
--register power-up is low

FC1_write_stalled = AMPP_FUNCTION(A1L9, FC1L113, !P1_clr_reg, FC1L114);


--FC1L80 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~4 at MLABCELL_X15_Y4_N33
FC1L80 = AMPP_FUNCTION(!FC1_td_shift[9], !FC1_state, !P1_irf_reg[1][0], !FC1_user_saw_rvalid, !FC1_count[1]);


--FC1_td_shift[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2] at FF_X15_Y4_N58
--register power-up is low

FC1_td_shift[2] = AMPP_FUNCTION(A1L9, FC1L82, !P1_clr_reg, FC1L66);


--FC1L81 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~5 at MLABCELL_X15_Y4_N54
FC1L81 = AMPP_FUNCTION(!FC1L80, !R1_state[4], !P1_irf_reg[1][0], !FC1_count[9], !FC1_write_stalled, !FC1_td_shift[2]);


--FC1L17 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~0 at MLABCELL_X15_Y4_N12
FC1L17 = AMPP_FUNCTION(!P1_irf_reg[1][0], !FC1_state, !R1_state[4], !A1L10, !FC1_count[8]);


--FC1_rvalid0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0 at FF_X18_Y4_N20
--register power-up is low

FC1_rvalid0 = AMPP_FUNCTION(A1L28, FC1L49, !DC1_r_sync_rst);


--DE1_monitor_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready at FF_X22_Y6_N34
--register power-up is low

DE1_monitor_ready = DFFEAS( , GLOBAL(A1L28),  ,  ,  , DE1L10,  ,  , VCC);


--PE1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~11 at LABCELL_X12_Y5_N15
PE1L59 = ( PE1_sr[3] & ( ((!P1_irf_reg[2][1] & (LE1_MonDReg[1])) # (P1_irf_reg[2][1] & ((BE1_break_readreg[1])))) # (ME1L3) ) ) # ( !PE1_sr[3] & ( (!ME1L3 & ((!P1_irf_reg[2][1] & (LE1_MonDReg[1])) # (P1_irf_reg[2][1] & ((BE1_break_readreg[1]))))) ) );


--NE1_jdo[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0] at FF_X11_Y6_N32
--register power-up is low

NE1_jdo[0] = DFFEAS( , GLOBAL(A1L28),  ,  , NE1_update_jdo_strobe, PE1_sr[0],  ,  , VCC);


--NE1_jdo[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36] at FF_X11_Y6_N5
--register power-up is low

NE1_jdo[36] = DFFEAS( , GLOBAL(A1L28),  ,  , NE1_update_jdo_strobe, PE1_sr[36],  ,  , VCC);


--NE1_jdo[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37] at FF_X11_Y6_N2
--register power-up is low

NE1_jdo[37] = DFFEAS( , GLOBAL(A1L28),  ,  , NE1_update_jdo_strobe, PE1_sr[37],  ,  , VCC);


--BE1L41 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~0 at LABCELL_X17_Y6_N42
BE1L41 = ( NE1_enable_action_strobe & ( (NE1_ir[1] & !NE1_ir[0]) ) );


--BE1L42 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1 at LABCELL_X11_Y6_N0
BE1L42 = ( !NE1_jdo[37] & ( (BE1L41 & !NE1_jdo[36]) ) );


--NE1_take_action_ocimem_b is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b at LABCELL_X17_Y6_N54
NE1_take_action_ocimem_b = ( !NE1_ir[1] & ( (NE1_jdo[35] & (!NE1_ir[0] & NE1_enable_action_strobe)) ) );


--NE1_jdo[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3] at FF_X11_Y6_N34
--register power-up is low

NE1_jdo[3] = DFFEAS( , GLOBAL(A1L28),  ,  , NE1_update_jdo_strobe, PE1_sr[3],  ,  , VCC);


--LE1_jtag_ram_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1 at FF_X16_Y6_N38
--register power-up is low

LE1_jtag_ram_rd_d1 = DFFEAS( , GLOBAL(A1L28),  ,  ,  , LE1_jtag_ram_rd,  ,  , VCC);


--LE1L120 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~0 at LABCELL_X13_Y6_N27
LE1L120 = (LE1L40Q & (!LE1_MonAReg[3] & (!LE1_jtag_ram_rd_d1 & !LE1_MonAReg[4])));


--LE1L121 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~1 at LABCELL_X13_Y5_N33
LE1L121 = ( XE1_q_a[0] & ( (!NE1_take_action_ocimem_b & (((LE1L120)) # (LE1_jtag_ram_rd_d1))) # (NE1_take_action_ocimem_b & (((NE1_jdo[3])))) ) ) # ( !XE1_q_a[0] & ( (!NE1_take_action_ocimem_b & (LE1L120)) # (NE1_take_action_ocimem_b & ((NE1_jdo[3]))) ) );


--LE1_jtag_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1 at FF_X17_Y6_N50
--register power-up is low

LE1_jtag_rd_d1 = DFFEAS( , GLOBAL(A1L28),  ,  ,  , LE1_jtag_rd,  ,  , VCC);


--LE1L52 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~2 at LABCELL_X17_Y6_N51
LE1L52 = ( LE1_jtag_rd_d1 & ( (((!NE1_enable_action_strobe) # (NE1_ir[1])) # (NE1_jdo[35])) # (NE1_ir[0]) ) ) # ( !LE1_jtag_rd_d1 & ( (!NE1_ir[0] & (NE1_jdo[35] & (!NE1_ir[1] & NE1_enable_action_strobe))) ) );


--DC1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1] at FF_X13_Y8_N47
--register power-up is low

DC1_altera_reset_synchronizer_int_chain[1] = DFFEAS(DC1L8, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--DC1_r_sync_rst_chain[3] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3] at FF_X13_Y8_N53
--register power-up is low

DC1_r_sync_rst_chain[3] = DFFEAS( , GLOBAL(A1L28),  ,  ,  , DC1_altera_reset_synchronizer_int_chain[2],  ,  , VCC);


--DC1L22 is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain~1 at LABCELL_X13_Y8_N48
DC1L22 = ( DC1_altera_reset_synchronizer_int_chain[2] & ( DC1_r_sync_rst_chain[3] ) );


--VC2L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~5 at LABCELL_X24_Y3_N3
VC2L30 = ( VC2_saved_grant[0] & ( TD1_d_writedata[11] ) );


--TD1_d_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[1] at FF_X30_Y6_N26
--register power-up is low

TD1_d_byteenable[1] = DFFEAS(TD1L394, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC2_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[33] at LABCELL_X30_Y6_N21
VC2_src_data[33] = ( TD1_d_byteenable[1] & ( (VC2_saved_grant[0]) # (VC2_saved_grant[1]) ) ) # ( !TD1_d_byteenable[1] & ( VC2_saved_grant[1] ) );


--VC2L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~6 at LABCELL_X37_Y6_N42
VC2L31 = ( TD1_d_writedata[12] & ( VC2_saved_grant[0] ) );


--VC2L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~7 at LABCELL_X37_Y6_N45
VC2L32 = ( TD1_d_writedata[13] & ( VC2_saved_grant[0] ) );


--VC2L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~8 at LABCELL_X23_Y7_N18
VC2L33 = ( TD1_d_writedata[14] & ( VC2_saved_grant[0] ) );


--VC2L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~9 at LABCELL_X27_Y6_N3
VC2L34 = (VC2_saved_grant[0] & TD1_d_writedata[15]);


--VC2L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~10 at LABCELL_X30_Y4_N57
VC2L35 = ( TD1_d_writedata[16] & ( VC2_saved_grant[0] ) );


--TD1_d_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[2] at FF_X30_Y6_N19
--register power-up is low

TD1_d_byteenable[2] = DFFEAS(TD1L395, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC2_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[34] at LABCELL_X24_Y8_N48
VC2_src_data[34] = ( VC2_saved_grant[0] & ( (VC2_saved_grant[1]) # (TD1_d_byteenable[2]) ) ) # ( !VC2_saved_grant[0] & ( VC2_saved_grant[1] ) );


--VC2L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~11 at LABCELL_X37_Y6_N15
VC2L36 = ( VC2_saved_grant[0] & ( TD1_d_writedata[5] ) );


--TD1_R_ctrl_shift_logical is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_logical at FF_X31_Y9_N20
--register power-up is low

TD1_R_ctrl_shift_logical = DFFEAS(TD1L243, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1_R_ctrl_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right at FF_X31_Y8_N47
--register power-up is low

TD1_R_ctrl_rot_right = DFFEAS(TD1_R_ctrl_rot_right_nxt, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L410 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_fill_bit~0 at LABCELL_X31_Y8_N3
TD1L410 = ( !TD1_R_ctrl_shift_logical & ( (!TD1_R_ctrl_rot_right & ((TD1_E_shift_rot_result[31]))) # (TD1_R_ctrl_rot_right & (TD1_E_shift_rot_result[0])) ) );


--TD1L460 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[0]~17 at LABCELL_X31_Y8_N51
TD1L460 = (!TD1_R_ctrl_shift_rot_right & ((TD1L410))) # (TD1_R_ctrl_shift_rot_right & (TD1_E_shift_rot_result[1]));


--TD1L513 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[17]~0 at LABCELL_X27_Y9_N51
TD1L513 = ( TD1L764 ) # ( !TD1L764 & ( TD1L765 ) );


--TD1L1011 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data_nxt~0 at LABCELL_X27_Y8_N51
TD1L1011 = ( TD1L901 & ( (TD1L359 & !TD1_av_ld_waiting_for_data) ) ) # ( !TD1L901 & ( (TD1_av_ld_waiting_for_data) # (TD1L359) ) );


--TD1L903 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~2 at LABCELL_X27_Y8_N39
TD1L903 = ( !TD1_av_ld_aligning_data & ( TD1L902 & ( (!TD1L232 & TD1L901) ) ) ) # ( TD1_av_ld_aligning_data & ( !TD1L902 ) ) # ( !TD1_av_ld_aligning_data & ( !TD1L902 & ( (!TD1L232 & TD1L901) ) ) );


--TD1L899 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[1]~0 at LABCELL_X27_Y8_N27
TD1L899 = ( TD1_av_ld_align_cycle[0] & ( (!TD1L901 & !TD1_av_ld_align_cycle[1]) ) ) # ( !TD1_av_ld_align_cycle[0] & ( (!TD1L901 & TD1_av_ld_align_cycle[1]) ) );


--TD1L898 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[0]~1 at LABCELL_X27_Y8_N30
TD1L898 = ( !TD1L901 & ( !TD1_av_ld_align_cycle[0] ) );


--TD1L197 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~0 at LABCELL_X27_Y8_N0
TD1L197 = !TD1L409 $ (!TD1_E_shift_rot_cnt[4]);


--TD1L198 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~1 at MLABCELL_X39_Y8_N39
TD1L198 = ( TD1_E_shift_rot_cnt[2] & ( TD1_E_shift_rot_cnt[3] ) ) # ( !TD1_E_shift_rot_cnt[2] & ( !TD1_E_shift_rot_cnt[3] $ (((TD1_E_shift_rot_cnt[1]) # (TD1L401Q))) ) );


--TD1L199 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~2 at MLABCELL_X39_Y8_N57
TD1L199 = ( TD1_E_shift_rot_cnt[1] & ( TD1_E_shift_rot_cnt[2] ) ) # ( !TD1_E_shift_rot_cnt[1] & ( !TD1L401Q $ (TD1_E_shift_rot_cnt[2]) ) );


--TD1L200 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~3 at MLABCELL_X39_Y8_N54
TD1L200 = !TD1L401Q $ (TD1_E_shift_rot_cnt[1]);


--TD1L688 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[0]~6 at LABCELL_X29_Y8_N33
TD1L688 = ( !TD1L703 & ( (!TD1L705 & ((TD1L2))) # (TD1L705 & (TD1L62)) ) );


--VC2L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~12 at LABCELL_X33_Y6_N54
VC2L37 = ( TD1_d_writedata[6] & ( VC2_saved_grant[0] ) );


--TD1L667 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[27]~27 at LABCELL_X27_Y7_N9
TD1L667 = ( YC4_av_readdata_pre[27] & ( (!TD1L1080 & (((TC3L2 & YE1_q_a[27])) # (TC2L2))) ) ) # ( !YC4_av_readdata_pre[27] & ( (!TD1L1080 & (TC3L2 & YE1_q_a[27])) ) );


--TD1L668 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[28]~28 at LABCELL_X27_Y7_N42
TD1L668 = ( YC4L35Q & ( (!TD1L1080 & (((TC3L2 & YE1_q_a[28])) # (TC2L2))) ) ) # ( !YC4L35Q & ( (!TD1L1080 & (TC3L2 & YE1_q_a[28])) ) );


--TD1L669 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[29]~29 at MLABCELL_X28_Y7_N6
TD1L669 = ( !TD1L1080 & ( (!TC2L2 & (TC3L2 & ((YE1_q_a[29])))) # (TC2L2 & (((TC3L2 & YE1_q_a[29])) # (YC4_av_readdata_pre[29]))) ) );


--TD1L670 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[30]~30 at LABCELL_X27_Y7_N18
TD1L670 = ( YE1_q_a[30] & ( (!TD1L1080 & (((YC4_av_readdata_pre[30] & TC2L2)) # (TC3L2))) ) ) # ( !YE1_q_a[30] & ( (!TD1L1080 & (YC4_av_readdata_pre[30] & TC2L2)) ) );


--TD1L671 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[31]~31 at LABCELL_X27_Y7_N45
TD1L671 = ( YE1_q_a[31] & ( (!TD1L1080 & (((YC4_av_readdata_pre[31] & TC2L2)) # (TC3L2))) ) ) # ( !YE1_q_a[31] & ( (!TD1L1080 & (YC4_av_readdata_pre[31] & TC2L2)) ) );


--VC2L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~13 at LABCELL_X36_Y4_N33
VC2L38 = ( TD1_d_writedata[8] & ( VC2_saved_grant[0] ) );


--TD1L784 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[1]~4 at LABCELL_X37_Y8_N12
TD1L784 = ( TD1_D_iw[7] & ( (!TD1_R_ctrl_force_src2_zero & (!TD1L722Q & ((!TD1L788) # (YD2_q_b[1])))) ) ) # ( !TD1_D_iw[7] & ( (TD1L788 & (!TD1_R_ctrl_force_src2_zero & (!TD1L722Q & YD2_q_b[1]))) ) );


--TD1L689 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[1]~7 at LABCELL_X29_Y8_N36
TD1L689 = ( TD1L6 & ( (!TD1L703 & ((!TD1L705) # (TD1L66))) ) ) # ( !TD1L6 & ( (!TD1L703 & (TD1L66 & TD1L705)) ) );


--VC2L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~14 at LABCELL_X29_Y4_N18
VC2L39 = ( TD1_d_writedata[7] & ( VC2_saved_grant[0] ) );


--VC2L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~15 at LABCELL_X29_Y5_N48
VC2L40 = ( TD1_d_writedata[9] & ( VC2_saved_grant[0] ) );


--TD1L690 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[2]~8 at LABCELL_X29_Y8_N39
TD1L690 = ( !TD1L703 & ( (!TD1L705 & ((TD1L10))) # (TD1L705 & (TD1L70)) ) );


--VC2L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~16 at MLABCELL_X15_Y8_N39
VC2L41 = ( TD1_d_writedata[10] & ( VC2_saved_grant[0] ) );


--TD1L691 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[4]~9 at LABCELL_X29_Y8_N54
TD1L691 = ( TD1L74 & ( (!TD1L703 & ((TD1L14) # (TD1L705))) ) ) # ( !TD1L74 & ( (!TD1L703 & (!TD1L705 & TD1L14)) ) );


--TD1L692 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[5]~10 at LABCELL_X29_Y8_N57
TD1L692 = ( TD1L18 & ( (!TD1L703 & ((!TD1L705) # (TD1L78))) ) ) # ( !TD1L18 & ( (!TD1L703 & (TD1L78 & TD1L705)) ) );


--TD1L693 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[6]~11 at LABCELL_X29_Y8_N12
TD1L693 = ( TD1L22 & ( (!TD1L703 & ((!TD1L705) # (TD1L82))) ) ) # ( !TD1L22 & ( (!TD1L703 & (TD1L82 & TD1L705)) ) );


--TD1L694 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[7]~12 at LABCELL_X29_Y8_N15
TD1L694 = ( TD1L86 & ( (!TD1L703 & ((TD1L26) # (TD1L705))) ) ) # ( !TD1L86 & ( (!TD1L705 & (!TD1L703 & TD1L26)) ) );


--TD1L695 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[8]~13 at LABCELL_X29_Y8_N6
TD1L695 = ( TD1L30 & ( (!TD1L703 & ((!TD1L705) # (TD1L90))) ) ) # ( !TD1L30 & ( (!TD1L703 & (TD1L90 & TD1L705)) ) );


--VC2L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~17 at LABCELL_X23_Y7_N15
VC2L42 = (TD1_d_writedata[17] & VC2_saved_grant[0]);


--VC2L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~18 at LABCELL_X27_Y6_N33
VC2L43 = (VC2_saved_grant[0] & TD1_d_writedata[18]);


--VC2L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~19 at LABCELL_X23_Y7_N45
VC2L44 = (TD1_d_writedata[20] & VC2_saved_grant[0]);


--VC2L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~20 at LABCELL_X23_Y7_N21
VC2L45 = ( TD1_d_writedata[19] & ( VC2_saved_grant[0] ) );


--VC2L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~21 at LABCELL_X23_Y7_N51
VC2L46 = (TD1_d_writedata[21] & VC2_saved_grant[0]);


--TD1L478 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[18]~18 at MLABCELL_X39_Y8_N0
TD1L478 = (!TD1L734Q & (TD1_E_shift_rot_result[17])) # (TD1L734Q & ((TD1_E_shift_rot_result[19])));


--TD1L212 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~2 at LABCELL_X31_Y7_N0
TD1L212 = ( TD1L213 & ( (!TD1L211) # (TD1L593) ) ) # ( !TD1L213 & ( (!TD1L211) # ((TD1L593 & TD1L238)) ) );


--TD1L209 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_break~0 at LABCELL_X31_Y9_N6
TD1L209 = ( !TD1_D_iw[14] & ( TD1_D_iw[16] & ( (TD1_D_iw[15] & (TD1L593 & (TD1_D_iw[13] & !TD1_D_iw[12]))) ) ) );


--TD1L251 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~0 at LABCELL_X27_Y9_N45
TD1L251 = ( TD1L619 & ( TD1L593 ) ) # ( !TD1L619 & ( (TD1L593 & ((TD1L618) # (TD1L620))) ) );


--TD1L252 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~1 at LABCELL_X27_Y9_N9
TD1L252 = ( TD1L222 ) # ( !TD1L222 & ( ((TD1L251) # (TD1_D_op_bret)) # (TD1_D_op_eret) ) );


--PE1_sr[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34] at FF_X17_Y6_N8
--register power-up is low

PE1_sr[34] = DFFEAS(PE1L61, GLOBAL(A1L9),  ,  , PE1L43,  ,  ,  ,  );


--NE1_update_jdo_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe at FF_X12_Y2_N41
--register power-up is low

NE1_update_jdo_strobe = DFFEAS(NE1L75, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--NE1_jxuir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir at FF_X18_Y6_N8
--register power-up is low

NE1_jxuir = DFFEAS(NE1L64, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--PE1_sr[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[35] at FF_X11_Y5_N32
--register power-up is low

PE1_sr[35] = DFFEAS(PE1L62, GLOBAL(A1L9),  ,  ,  ,  ,  ,  ,  );


--TD1L702 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt~14 at LABCELL_X31_Y7_N27
TD1L702 = ( TD1L703 ) # ( !TD1L703 & ( (!TD1L705 & (TD1L58)) # (TD1L705 & ((TD1L118))) ) );


--YB1_read_0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|read_0 at FF_X23_Y5_N23
--register power-up is low

YB1_read_0 = DFFEAS(YB1L76, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L774 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[8]~2 at LABCELL_X36_Y7_N39
TD1L774 = ( YD2_q_b[24] & ( (!TD1L722Q & (((!TD1_R_src2_use_imm)) # (TD1_D_iw[21]))) # (TD1L722Q & (((TD1_D_iw[14])))) ) ) # ( !YD2_q_b[24] & ( (!TD1L722Q & (TD1_D_iw[21] & (TD1_R_src2_use_imm))) # (TD1L722Q & (((TD1_D_iw[14])))) ) );


--TD1L773 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[7]~3 at LABCELL_X36_Y7_N42
TD1L773 = ( TD1_D_iw[13] & ( ((!TD1_R_src2_use_imm & ((YD2_q_b[23]))) # (TD1_R_src2_use_imm & (TD1_D_iw[21]))) # (TD1L722Q) ) ) # ( !TD1_D_iw[13] & ( (!TD1L722Q & ((!TD1_R_src2_use_imm & ((YD2_q_b[23]))) # (TD1_R_src2_use_imm & (TD1_D_iw[21])))) ) );


--TD1L781 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[15]~4 at LABCELL_X36_Y7_N33
TD1L781 = ( !TD1L782 & ( (!TD1L722Q & ((!TD1_R_src2_use_imm & ((YD2_q_b[31]))) # (TD1_R_src2_use_imm & (TD1_D_iw[21])))) # (TD1L722Q & (TD1_D_iw[21])) ) );


--TD1L780 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[14]~5 at LABCELL_X36_Y7_N45
TD1L780 = ( YD2_q_b[30] & ( (!TD1L722Q & (((!TD1_R_src2_use_imm)) # (TD1_D_iw[21]))) # (TD1L722Q & (((TD1_D_iw[20])))) ) ) # ( !YD2_q_b[30] & ( (!TD1L722Q & (TD1_D_iw[21] & (TD1_R_src2_use_imm))) # (TD1L722Q & (((TD1_D_iw[20])))) ) );


--TD1L779 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[13]~6 at LABCELL_X36_Y7_N48
TD1L779 = ( TD1L722Q & ( TD1_D_iw[19] ) ) # ( !TD1L722Q & ( (!TD1_R_src2_use_imm & ((YD2_q_b[29]))) # (TD1_R_src2_use_imm & (TD1_D_iw[21])) ) );


--TD1L778 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[12]~7 at LABCELL_X36_Y7_N51
TD1L778 = ( TD1L722Q & ( TD1_D_iw[18] ) ) # ( !TD1L722Q & ( (!TD1_R_src2_use_imm & ((YD2_q_b[28]))) # (TD1_R_src2_use_imm & (TD1_D_iw[21])) ) );


--TD1L777 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[11]~8 at LABCELL_X36_Y7_N6
TD1L777 = ( TD1_D_iw[17] & ( ((!TD1_R_src2_use_imm & ((YD2_q_b[27]))) # (TD1_R_src2_use_imm & (TD1_D_iw[21]))) # (TD1L722Q) ) ) # ( !TD1_D_iw[17] & ( (!TD1L722Q & ((!TD1_R_src2_use_imm & ((YD2_q_b[27]))) # (TD1_R_src2_use_imm & (TD1_D_iw[21])))) ) );


--TD1L776 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[10]~9 at LABCELL_X36_Y7_N9
TD1L776 = ( YD2_q_b[26] & ( (!TD1L722Q & (((!TD1_R_src2_use_imm)) # (TD1_D_iw[21]))) # (TD1L722Q & (((TD1_D_iw[16])))) ) ) # ( !YD2_q_b[26] & ( (!TD1L722Q & (TD1_D_iw[21] & ((TD1_R_src2_use_imm)))) # (TD1L722Q & (((TD1_D_iw[16])))) ) );


--TD1L775 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[9]~10 at LABCELL_X36_Y7_N12
TD1L775 = ( YD2_q_b[25] & ( (!TD1L722Q & (((!TD1_R_src2_use_imm)) # (TD1_D_iw[21]))) # (TD1L722Q & (((TD1_D_iw[15])))) ) ) # ( !YD2_q_b[25] & ( (!TD1L722Q & (TD1_D_iw[21] & ((TD1_R_src2_use_imm)))) # (TD1L722Q & (((TD1_D_iw[15])))) ) );


--TD1L768 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[2]~11 at LABCELL_X36_Y7_N15
TD1L768 = ( YD2_q_b[18] & ( (!TD1L722Q & (((!TD1_R_src2_use_imm)) # (TD1_D_iw[21]))) # (TD1L722Q & (((TD1L276Q)))) ) ) # ( !YD2_q_b[18] & ( (!TD1L722Q & (TD1_D_iw[21] & ((TD1_R_src2_use_imm)))) # (TD1L722Q & (((TD1L276Q)))) ) );


--TD1L767 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[1]~12 at LABCELL_X36_Y7_N54
TD1L767 = ( YD2_q_b[17] & ( (!TD1L722Q & (((!TD1_R_src2_use_imm)) # (TD1_D_iw[21]))) # (TD1L722Q & (((TD1_D_iw[7])))) ) ) # ( !YD2_q_b[17] & ( (!TD1L722Q & (TD1_D_iw[21] & ((TD1_R_src2_use_imm)))) # (TD1L722Q & (((TD1_D_iw[7])))) ) );


--TD1L770 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[4]~13 at LABCELL_X36_Y7_N57
TD1L770 = ( YD2_q_b[20] & ( (!TD1L722Q & (((!TD1_R_src2_use_imm)) # (TD1_D_iw[21]))) # (TD1L722Q & (((TD1_D_iw[10])))) ) ) # ( !YD2_q_b[20] & ( (!TD1L722Q & (TD1_D_iw[21] & ((TD1_R_src2_use_imm)))) # (TD1L722Q & (((TD1_D_iw[10])))) ) );


--TD1L769 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[3]~14 at LABCELL_X36_Y7_N0
TD1L769 = ( TD1L722Q & ( TD1_D_iw[9] ) ) # ( !TD1L722Q & ( (!TD1_R_src2_use_imm & ((YD2_q_b[19]))) # (TD1_R_src2_use_imm & (TD1_D_iw[21])) ) );


--TD1L783 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[0]~5 at LABCELL_X36_Y7_N21
TD1L783 = ( TD1L788 & ( (!TD1L722Q & (YD2_q_b[0] & !TD1_R_ctrl_force_src2_zero)) ) ) # ( !TD1L788 & ( (TD1L273Q & (!TD1L722Q & !TD1_R_ctrl_force_src2_zero)) ) );


--TD1L772 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[6]~15 at LABCELL_X36_Y7_N3
TD1L772 = ( TD1L722Q & ( TD1_D_iw[12] ) ) # ( !TD1L722Q & ( (!TD1_R_src2_use_imm & ((YD2_q_b[22]))) # (TD1_R_src2_use_imm & (TD1_D_iw[21])) ) );


--TD1L771 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[5]~16 at LABCELL_X36_Y7_N30
TD1L771 = ( YD2_q_b[21] & ( (!TD1L722Q & (((!TD1_R_src2_use_imm)) # (TD1_D_iw[21]))) # (TD1L722Q & (((TD1_D_iw[11])))) ) ) # ( !YD2_q_b[21] & ( (!TD1L722Q & (TD1_D_iw[21] & ((TD1_R_src2_use_imm)))) # (TD1L722Q & (((TD1_D_iw[11])))) ) );


--TD1L841 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg_inst_nxt~0 at LABCELL_X33_Y7_N36
TD1L841 = ( TD1_W_estatus_reg & ( (!TD1L638) # ((!TD1_R_ctrl_wrctl_inst) # (TD1_E_src1[0])) ) ) # ( !TD1_W_estatus_reg & ( (TD1L638 & (TD1_R_ctrl_wrctl_inst & TD1_E_src1[0])) ) );


--TD1L845 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg_nxt~0 at MLABCELL_X28_Y7_N21
TD1L845 = (TD1L639 & (TD1_D_iw[6] & (TD1_R_ctrl_wrctl_inst & TD1_E_valid_from_R)));


--VC2L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~22 at MLABCELL_X15_Y7_N39
VC2L47 = ( TD1_d_writedata[22] & ( VC2_saved_grant[0] ) );


--VC2L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~23 at LABCELL_X23_Y7_N33
VC2L48 = (TD1_d_writedata[23] & VC2_saved_grant[0]);


--VC2L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~24 at LABCELL_X36_Y4_N27
VC2L49 = ( TD1_d_writedata[24] & ( VC2_saved_grant[0] ) );


--TD1_d_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[3] at FF_X30_Y6_N28
--register power-up is low

TD1_d_byteenable[3] = DFFEAS(TD1L396, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC2_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[35] at LABCELL_X24_Y8_N57
VC2_src_data[35] = ( VC2_saved_grant[1] ) # ( !VC2_saved_grant[1] & ( (VC2_saved_grant[0] & TD1_d_byteenable[3]) ) );


--VC2L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~25 at LABCELL_X31_Y4_N57
VC2L50 = ( VC2_saved_grant[0] & ( TD1_d_writedata[25] ) );


--VC2L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~26 at LABCELL_X31_Y4_N45
VC2L51 = ( VC2_saved_grant[0] & ( TD1_d_writedata[26] ) );


--YB1_ac is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac at FF_X22_Y4_N55
--register power-up is low

YB1_ac = DFFEAS(YB1L63, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AE1_oci_ienable[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31] at FF_X22_Y6_N10
--register power-up is low

AE1_oci_ienable[31] = DFFEAS(AE1L11, GLOBAL(A1L28), !DC1_r_sync_rst,  , AE1L15,  ,  ,  ,  );


--WD1_address[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[0] at FF_X25_Y8_N37
--register power-up is low

WD1_address[0] = DFFEAS(VC1_src_data[38], GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--WD1_address[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[3] at FF_X24_Y8_N10
--register power-up is low

WD1_address[3] = DFFEAS(VC1_src_data[41], GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--WD1_address[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[2] at FF_X25_Y6_N11
--register power-up is low

WD1_address[2] = DFFEAS(VC1_src_data[40], GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--WD1_address[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[1] at FF_X24_Y8_N53
--register power-up is low

WD1_address[1] = DFFEAS(VC1_src_data[39], GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--WD1_address[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[7] at FF_X25_Y8_N58
--register power-up is low

WD1_address[7] = DFFEAS(VC1_src_data[45], GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--WD1_address[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[6] at FF_X24_Y8_N47
--register power-up is low

WD1_address[6] = DFFEAS(VC1_src_data[44], GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--WD1_address[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[5] at FF_X24_Y8_N40
--register power-up is low

WD1_address[5] = DFFEAS(VC1_src_data[43], GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--WD1_address[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[4] at FF_X24_Y8_N35
--register power-up is low

WD1_address[4] = DFFEAS(VC1_src_data[42], GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--AE1L1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0 at LABCELL_X19_Y6_N54
AE1L1 = ( !WD1_address[4] & ( (WD1_address[8] & (!WD1_address[6] & (!WD1_address[5] & !WD1_address[7]))) ) );


--AE1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1 at LABCELL_X22_Y6_N6
AE1L2 = ( !WD1_address[2] & ( (!WD1_address[1] & (!WD1_address[3] & AE1L1)) ) );


--AE1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0 at LABCELL_X22_Y6_N27
AE1L12 = ( WD1_address[0] & ( (AE1L2 & AE1_oci_ienable[31]) ) );


--ZE2_altera_reset_synchronizer_int_chain_out is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out at FF_X13_Y8_N35
--register power-up is low

ZE2_altera_reset_synchronizer_int_chain_out = DFFEAS( , GLOBAL(A1L28),  ,  ,  , ZE2_altera_reset_synchronizer_int_chain[0],  ,  , VCC);


--DC1L13 is nios_system:u0|altera_reset_controller:rst_controller|always2~0 at LABCELL_X13_Y8_N30
DC1L13 = ( DC1_r_sync_rst_chain[2] & ( ZE2_altera_reset_synchronizer_int_chain_out ) ) # ( !DC1_r_sync_rst_chain[2] );


--TD1L397 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en~0 at LABCELL_X30_Y6_N57
TD1L397 = ( TD1L229 & ( (!TD1L122) # (!TD1L231) ) ) # ( !TD1L229 & ( ((!TD1L126 & !TD1L122)) # (TD1L231) ) );


--TD1L623 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~17 at MLABCELL_X28_Y9_N24
TD1L623 = ( TD1_D_iw[16] & ( TD1_D_iw[12] & ( (!TD1_D_iw[15] & (!TD1_D_iw[11] & (TD1_D_iw[14] & TD1_D_iw[13]))) ) ) );


--TD1_D_op_wrctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_wrctl at LABCELL_X27_Y9_N6
TD1_D_op_wrctl = ( TD1L623 & ( TD1L593 ) );


--WD1_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[1] at FF_X16_Y6_N19
--register power-up is low

WD1_writedata[1] = DFFEAS(VC1L21, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--WD1_debugaccess is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|debugaccess at FF_X25_Y8_N52
--register power-up is low

WD1_debugaccess = DFFEAS(VC1L22, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--LE1L194 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0 at LABCELL_X22_Y6_N57
LE1L194 = ( WD1L138Q & ( WD1_debugaccess ) );


--AE1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 at LABCELL_X22_Y6_N0
AE1L15 = ( LE1L194 & ( WD1_address[0] & ( (!WD1_address[1] & (!WD1_address[3] & (AE1L1 & !WD1_address[2]))) ) ) );


--MC1_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full at FF_X24_Y4_N19
--register power-up is low

MC1_b_full = DFFEAS(MC1L4, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3] at FF_X24_Y4_N11
--register power-up is low

QC1_counter_reg_bit[3] = DFFEAS(QC1_counter_comb_bita3, GLOBAL(A1L28), !DC1_r_sync_rst,  , MC1L1,  ,  ,  ,  );


--QC1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0] at FF_X24_Y4_N2
--register power-up is low

QC1_counter_reg_bit[0] = DFFEAS(QC1_counter_comb_bita0, GLOBAL(A1L28), !DC1_r_sync_rst,  , MC1L1,  ,  ,  ,  );


--QC1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2] at FF_X24_Y4_N8
--register power-up is low

QC1_counter_reg_bit[2] = DFFEAS(QC1_counter_comb_bita2, GLOBAL(A1L28), !DC1_r_sync_rst,  , MC1L1,  ,  ,  ,  );


--QC1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1] at FF_X24_Y4_N5
--register power-up is low

QC1_counter_reg_bit[1] = DFFEAS(QC1_counter_comb_bita1, GLOBAL(A1L28), !DC1_r_sync_rst,  , MC1L1,  ,  ,  ,  );


--YB1L57 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~0 at LABCELL_X24_Y4_N27
YB1L57 = ( QC1_counter_reg_bit[2] & ( QC1_counter_reg_bit[3] ) ) # ( !QC1_counter_reg_bit[2] & ( (QC1_counter_reg_bit[3] & ((QC1_counter_reg_bit[0]) # (QC1_counter_reg_bit[1]))) ) );


--QC1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5] at FF_X24_Y4_N17
--register power-up is low

QC1_counter_reg_bit[5] = DFFEAS(QC1_counter_comb_bita5, GLOBAL(A1L28), !DC1_r_sync_rst,  , MC1L1,  ,  ,  ,  );


--QC1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4] at FF_X24_Y4_N13
--register power-up is low

QC1_counter_reg_bit[4] = DFFEAS(QC1_counter_comb_bita4, GLOBAL(A1L28), !DC1_r_sync_rst,  , MC1L1,  ,  ,  ,  );


--YB1L58 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~1 at LABCELL_X24_Y6_N3
YB1L58 = ( !MC1_b_full & ( !QC1L32Q & ( (!YB1L57 & !QC1_counter_reg_bit[4]) ) ) );


--YB1L80 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE~0 at LABCELL_X24_Y5_N21
YB1L80 = ( !YB1_av_waitrequest & ( (TD1_W_alu_result[2] & (YB1L69 & (YB1L64 & BD1L5))) ) );


--MC2_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty at FF_X22_Y4_N13
--register power-up is low

MC2_b_non_empty = DFFEAS(MC2L9, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FC1L61Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0 at FF_X22_Y4_N32
--register power-up is low

FC1L61Q = AMPP_FUNCTION(A1L28, FC1L60, !DC1_r_sync_rst);


--YB1L86 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq~0 at LABCELL_X22_Y4_N42
YB1L86 = ( MC2_b_non_empty & ( ((!YB1_read_0 & YB1_pause_irq)) # (FC1L61Q) ) ) # ( !MC2_b_non_empty & ( (!YB1_read_0 & YB1_pause_irq) ) );


--QC2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0] at FF_X23_Y4_N1
--register power-up is low

QC2_counter_reg_bit[0] = DFFEAS(QC2_counter_comb_bita0, GLOBAL(A1L28), !DC1_r_sync_rst,  , MC2L3,  ,  ,  ,  );


--YB1L59 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~0 at LABCELL_X23_Y4_N24
YB1L59 = ( YB1L22 & ( YB1L18 ) ) # ( !YB1L22 & ( (YB1L18 & ((YB1L26) # (QC2_counter_reg_bit[0]))) ) );


--YB1L60 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~1 at LABCELL_X23_Y4_N18
YB1L60 = ( !YB1L6 & ( (!YB1L14 & (!YB1L2 & (!YB1L59 & !YB1L10))) ) );


--WD1_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[0] at FF_X19_Y5_N13
--register power-up is low

WD1_writedata[0] = DFFEAS(VC1L23, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--NE1_jdo[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19] at FF_X11_Y6_N22
--register power-up is low

NE1_jdo[19] = DFFEAS( , GLOBAL(A1L28),  ,  , NE1_update_jdo_strobe, PE1_sr[19],  ,  , VCC);


--NE1_jdo[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18] at FF_X11_Y6_N31
--register power-up is low

NE1_jdo[18] = DFFEAS(NE1L35, GLOBAL(A1L28),  ,  , NE1_update_jdo_strobe,  ,  ,  ,  );


--DE1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0 at LABCELL_X12_Y6_N48
DE1L2 = ((!NE1_jdo[18] & DE1_break_on_reset)) # (NE1_jdo[19]);


--RE1_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 at FF_X25_Y8_N23
--register power-up is low

RE1_din_s1 = DFFEAS(RE1L2, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--WD1_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[3] at FF_X18_Y7_N1
--register power-up is low

WD1_writedata[3] = DFFEAS( , GLOBAL(A1L28),  ,  ,  , VC1L24,  ,  , VCC);


--AE1L16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0 at LABCELL_X22_Y6_N15
AE1L16 = (!WD1_address[0] & (AE1L2 & LE1L194));


--AE1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0 at LABCELL_X19_Y6_N24
AE1L14 = ( AE1_oci_single_step_mode & ( (!AE1L16) # (WD1_writedata[3]) ) ) # ( !AE1_oci_single_step_mode & ( (AE1L16 & WD1_writedata[3]) ) );


--DE1_monitor_error is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error at FF_X22_Y6_N25
--register power-up is low

DE1_monitor_error = DFFEAS(DE1L6, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--WD1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~0 at LABCELL_X22_Y6_N48
WD1L79 = ( XE1_q_a[0] & ( AE1L2 & ( (!WD1_address[8]) # ((!WD1_address[0] & ((DE1_monitor_error))) # (WD1_address[0] & (!AE1_oci_ienable[0]))) ) ) ) # ( !XE1_q_a[0] & ( AE1L2 & ( (WD1_address[8] & ((!WD1_address[0] & ((DE1_monitor_error))) # (WD1_address[0] & (!AE1_oci_ienable[0])))) ) ) ) # ( XE1_q_a[0] & ( !AE1L2 & ( !WD1_address[8] ) ) );


--WD1L80 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~1 at LABCELL_X22_Y6_N30
WD1L80 = ( DE1_monitor_ready & ( WD1_address[0] & ( (!WD1_address[8] & (XE1_q_a[1])) # (WD1_address[8] & (((AE1L2 & !AE1_oci_ienable[1])))) ) ) ) # ( !DE1_monitor_ready & ( WD1_address[0] & ( (!WD1_address[8] & (XE1_q_a[1])) # (WD1_address[8] & (((AE1L2 & !AE1_oci_ienable[1])))) ) ) ) # ( DE1_monitor_ready & ( !WD1_address[0] & ( (!WD1_address[8] & (XE1_q_a[1])) # (WD1_address[8] & ((AE1L2))) ) ) ) # ( !DE1_monitor_ready & ( !WD1_address[0] & ( (XE1_q_a[1] & !WD1_address[8]) ) ) );


--DE1_monitor_go is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go at FF_X12_Y6_N46
--register power-up is low

DE1_monitor_go = DFFEAS(DE1L8, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--WD1L81 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~2 at LABCELL_X22_Y6_N39
WD1L81 = ( AE1L2 & ( (!WD1_address[0] & ((DE1_monitor_go))) # (WD1_address[0] & (AE1L10Q)) ) );


--WD1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~3 at LABCELL_X22_Y6_N36
WD1L82 = ( AE1L2 & ( (!WD1_address[0] & ((AE1_oci_single_step_mode))) # (WD1_address[0] & (AE1L10Q)) ) );


--YB1_woverflow is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow at FF_X23_Y5_N7
--register power-up is low

YB1_woverflow = DFFEAS(YB1L97, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid at FF_X23_Y5_N25
--register power-up is low

YB1_rvalid = DFFEAS(YB1L92, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1] at FF_X23_Y4_N5
--register power-up is low

QC2_counter_reg_bit[1] = DFFEAS(QC2_counter_comb_bita1, GLOBAL(A1L28), !DC1_r_sync_rst,  , MC2L3,  ,  ,  ,  );


--QC2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2] at FF_X23_Y4_N8
--register power-up is low

QC2_counter_reg_bit[2] = DFFEAS(QC2_counter_comb_bita2, GLOBAL(A1L28), !DC1_r_sync_rst,  , MC2L3,  ,  ,  ,  );


--QC2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3] at FF_X23_Y4_N10
--register power-up is low

QC2_counter_reg_bit[3] = DFFEAS(QC2_counter_comb_bita3, GLOBAL(A1L28), !DC1_r_sync_rst,  , MC2L3,  ,  ,  ,  );


--TD1L479 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[19]~19 at MLABCELL_X39_Y8_N33
TD1L479 = ( TD1_E_shift_rot_result[20] & ( (TD1L734Q) # (TD1_E_shift_rot_result[18]) ) ) # ( !TD1_E_shift_rot_result[20] & ( (TD1_E_shift_rot_result[18] & !TD1L734Q) ) );


--QC2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4] at FF_X23_Y4_N13
--register power-up is low

QC2_counter_reg_bit[4] = DFFEAS(QC2_counter_comb_bita4, GLOBAL(A1L28), !DC1_r_sync_rst,  , MC2L3,  ,  ,  ,  );


--TD1L480 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[20]~20 at MLABCELL_X39_Y8_N18
TD1L480 = ( TD1_E_shift_rot_result[21] & ( (TD1_E_shift_rot_result[19]) # (TD1L734Q) ) ) # ( !TD1_E_shift_rot_result[21] & ( (!TD1L734Q & TD1_E_shift_rot_result[19]) ) );


--QC2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5] at FF_X23_Y4_N16
--register power-up is low

QC2_counter_reg_bit[5] = DFFEAS(QC2_counter_comb_bita5, GLOBAL(A1L28), !DC1_r_sync_rst,  , MC2L3,  ,  ,  ,  );


--TD1L481 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[21]~21 at MLABCELL_X39_Y8_N12
TD1L481 = ( TD1_E_shift_rot_result[22] & ( (TD1_E_shift_rot_result[20]) # (TD1L734Q) ) ) # ( !TD1_E_shift_rot_result[22] & ( (!TD1L734Q & TD1_E_shift_rot_result[20]) ) );


--MC2_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full at FF_X22_Y4_N52
--register power-up is low

MC2_b_full = DFFEAS(MC2L7, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L482 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[22]~22 at MLABCELL_X39_Y8_N48
TD1L482 = ( TD1_E_shift_rot_result[21] & ( (!TD1L734Q) # (TD1_E_shift_rot_result[23]) ) ) # ( !TD1_E_shift_rot_result[21] & ( (TD1L734Q & TD1_E_shift_rot_result[23]) ) );


--TD1L483 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[23]~23 at MLABCELL_X39_Y8_N51
TD1L483 = ( TD1_E_shift_rot_result[22] & ( (!TD1L734Q) # (TD1_E_shift_rot_result[24]) ) ) # ( !TD1_E_shift_rot_result[22] & ( (TD1L734Q & TD1_E_shift_rot_result[24]) ) );


--TD1L484 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[24]~24 at MLABCELL_X39_Y8_N6
TD1L484 = (!TD1L734Q & ((TD1_E_shift_rot_result[23]))) # (TD1L734Q & (TD1_E_shift_rot_result[25]));


--TD1L485 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[25]~25 at MLABCELL_X39_Y8_N9
TD1L485 = ( TD1_E_shift_rot_result[26] & ( (TD1_E_shift_rot_result[24]) # (TD1L734Q) ) ) # ( !TD1_E_shift_rot_result[26] & ( (!TD1L734Q & TD1_E_shift_rot_result[24]) ) );


--TD1L486 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[26]~26 at MLABCELL_X39_Y8_N24
TD1L486 = (!TD1L734Q & (TD1_E_shift_rot_result[25])) # (TD1L734Q & ((TD1_E_shift_rot_result[27])));


--VC2L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~27 at MLABCELL_X25_Y8_N12
VC2L52 = ( VC2_saved_grant[0] & ( TD1_d_writedata[27] ) );


--TD1L487 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[27]~27 at MLABCELL_X39_Y8_N27
TD1L487 = (!TD1L734Q & (TD1_E_shift_rot_result[26])) # (TD1L734Q & ((TD1_E_shift_rot_result[28])));


--VC2L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~28 at LABCELL_X37_Y6_N3
VC2L53 = ( TD1_d_writedata[28] & ( VC2_saved_grant[0] ) );


--TD1L488 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[28]~28 at MLABCELL_X39_Y8_N42
TD1L488 = ( TD1_E_shift_rot_result[29] & ( (TD1_E_shift_rot_result[27]) # (TD1L734Q) ) ) # ( !TD1_E_shift_rot_result[29] & ( (!TD1L734Q & TD1_E_shift_rot_result[27]) ) );


--VC2L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~29 at LABCELL_X37_Y6_N48
VC2L54 = ( VC2_saved_grant[0] & ( TD1_d_writedata[29] ) );


--TD1L489 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[29]~29 at LABCELL_X31_Y8_N54
TD1L489 = ( TD1_E_shift_rot_result[30] & ( (TD1L455Q) # (TD1_R_ctrl_shift_rot_right) ) ) # ( !TD1_E_shift_rot_result[30] & ( (!TD1_R_ctrl_shift_rot_right & TD1L455Q) ) );


--VC2L55 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~30 at LABCELL_X33_Y6_N12
VC2L55 = ( VC2_saved_grant[0] & ( TD1_d_writedata[30] ) );


--TD1L490 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[30]~30 at LABCELL_X31_Y8_N15
TD1L490 = (!TD1_R_ctrl_shift_rot_right & (TD1_E_shift_rot_result[29])) # (TD1_R_ctrl_shift_rot_right & ((TD1_E_shift_rot_result[31])));


--VC2L56 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~31 at LABCELL_X31_Y4_N48
VC2L56 = (VC2_saved_grant[0] & TD1_d_writedata[31]);


--TD1L491 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[31]~31 at LABCELL_X31_Y8_N42
TD1L491 = ( TD1_R_ctrl_shift_rot_right & ( TD1L410 ) ) # ( !TD1_R_ctrl_shift_rot_right & ( TD1_E_shift_rot_result[30] ) );


--TD1_E_invert_arith_src_msb is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb at FF_X34_Y9_N31
--register power-up is low

TD1_E_invert_arith_src_msb = DFFEAS(TD1L358, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB1_r_val is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val at FF_X18_Y4_N29
--register power-up is low

YB1_r_val = DFFEAS(YB1L88, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FC1_r_ena1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena1 at FF_X18_Y4_N59
--register power-up is low

FC1_r_ena1 = AMPP_FUNCTION(A1L28, FC1L48, !DC1_r_sync_rst);


--FC1L25 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0 at LABCELL_X18_Y4_N15
FC1L25 = AMPP_FUNCTION(!YB1_r_val, !FC1_r_ena1);


--FC1L113 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 at MLABCELL_X21_Y4_N12
FC1L113 = AMPP_FUNCTION(!A1L10, !FC1_tck_t_dav, !FC1_td_shift[10], !FC1_write_stalled);


--FC1L114 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 at LABCELL_X12_Y4_N0
FC1L114 = AMPP_FUNCTION(!P1_irf_reg[1][0], !FC1_count[1], !J1_splitter_nodes_receive_0[3], !FC1_state, !R1_state[4], !P1_virtual_ir_scan_reg);


--FC1_td_shift[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3] at FF_X15_Y4_N37
--register power-up is low

FC1_td_shift[3] = AMPP_FUNCTION(A1L9, FC1L83, !P1_clr_reg, FC1L66);


--FC1L82 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6 at MLABCELL_X15_Y4_N57
FC1L82 = AMPP_FUNCTION(!FC1L80, !R1_state[4], !FC1_count[9], !P1_irf_reg[1][0], !FC1_rdata[0], !FC1_td_shift[3]);


--FC1L48 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 at LABCELL_X18_Y4_N57
FC1L48 = AMPP_FUNCTION(!YB1_r_val, !FC1_r_ena1, !FC1_rvalid0);


--FC1_read_req is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req at FF_X21_Y4_N10
--register power-up is low

FC1_read_req = AMPP_FUNCTION(A1L9, FC1L39, !P1_clr_reg, FC1L114);


--FC1_read1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read1 at FF_X18_Y4_N56
--register power-up is low

FC1_read1 = AMPP_FUNCTION(A1L28, FC1_read, !DC1_r_sync_rst, GND);


--FC1_read2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read2 at FF_X18_Y4_N23
--register power-up is low

FC1_read2 = AMPP_FUNCTION(A1L28, FC1_read1, !DC1_r_sync_rst, GND);


--FC1_rst2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst2 at FF_X22_Y4_N7
--register power-up is low

FC1_rst2 = AMPP_FUNCTION(A1L28, FC1L45, !DC1_r_sync_rst);


--FC1L49 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 at LABCELL_X18_Y4_N18
FC1L49 = AMPP_FUNCTION(!FC1_read2, !FC1_rst2, !FC1_read1, !FC1_read_req, !FC1L48, !FC1_user_saw_rvalid);


--NE1_jdo[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25] at FF_X22_Y6_N56
--register power-up is low

NE1_jdo[25] = DFFEAS( , GLOBAL(A1L28),  ,  , NE1_update_jdo_strobe, PE1_sr[25],  ,  , VCC);


--DE1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0 at LABCELL_X22_Y6_N54
DE1L10 = ( WD1_writedata[0] & ( (!NE1_take_action_ocimem_a & (((AE1L16)) # (DE1_monitor_ready))) # (NE1_take_action_ocimem_a & (!NE1_jdo[25] & ((AE1L16) # (DE1_monitor_ready)))) ) ) # ( !WD1_writedata[0] & ( (DE1_monitor_ready & ((!NE1_take_action_ocimem_a) # (!NE1_jdo[25]))) ) );


--PE1L60 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~12 at LABCELL_X12_Y5_N30
PE1L60 = ( LE1_MonDReg[2] & ( (!ME1L3 & ((!P1_irf_reg[2][1]) # ((BE1_break_readreg[2])))) # (ME1L3 & (((PE1_sr[4])))) ) ) # ( !LE1_MonDReg[2] & ( (!ME1L3 & (P1_irf_reg[2][1] & ((BE1_break_readreg[2])))) # (ME1L3 & (((PE1_sr[4])))) ) );


--NE1_jdo[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1] at FF_X11_Y6_N56
--register power-up is low

NE1_jdo[1] = DFFEAS(NE1L9, GLOBAL(A1L28),  ,  , NE1_update_jdo_strobe,  ,  ,  ,  );


--NE1_jdo[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4] at FF_X11_Y6_N23
--register power-up is low

NE1_jdo[4] = DFFEAS(NE1L14, GLOBAL(A1L28),  ,  , NE1_update_jdo_strobe,  ,  ,  ,  );


--LE1L108 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~3 at LABCELL_X16_Y6_N36
LE1L108 = ( !NE1_take_action_ocimem_b & ( !LE1_jtag_ram_rd_d1 ) );


--PE1_sr[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36] at FF_X15_Y5_N56
--register power-up is low

PE1_sr[36] = DFFEAS(PE1L67, GLOBAL(A1L9),  ,  , PE1L54,  ,  ,  ,  );


--PE1_sr[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37] at FF_X15_Y5_N35
--register power-up is low

PE1_sr[37] = DFFEAS(PE1L68, GLOBAL(A1L9),  ,  , PE1L54,  ,  ,  ,  );


--LE1_jtag_ram_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd at FF_X16_Y6_N2
--register power-up is low

LE1_jtag_ram_rd = DFFEAS(LE1L143, GLOBAL(A1L28),  ,  , !NE1_take_action_ocimem_b,  ,  ,  ,  );


--LE1_jtag_ram_wr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr at FF_X17_Y6_N28
--register power-up is low

LE1_jtag_ram_wr = DFFEAS(LE1L145, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--LE1L195 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1 at LABCELL_X19_Y6_N36
LE1L195 = ( WD1_address[8] & ( (LE1L140Q & LE1_jtag_ram_wr) ) ) # ( !WD1_address[8] & ( (!LE1L140Q & (WD1L138Q & (WD1_debugaccess))) # (LE1L140Q & (((LE1_jtag_ram_wr)))) ) );


--LE1_ociram_reset_req is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req at LABCELL_X18_Y7_N18
LE1_ociram_reset_req = ( DC1_r_early_rst & ( LE1L140Q ) ) # ( !DC1_r_early_rst & ( LE1L140Q ) ) # ( !DC1_r_early_rst & ( !LE1L140Q ) );


--LE1L162 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0 at LABCELL_X17_Y5_N0
LE1L162 = ( WD1_writedata[0] & ( LE1_MonDReg[0] ) ) # ( !WD1_writedata[0] & ( LE1_MonDReg[0] & ( LE1L140Q ) ) ) # ( WD1_writedata[0] & ( !LE1_MonDReg[0] & ( !LE1L140Q ) ) );


--LE1L149 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0 at LABCELL_X18_Y6_N39
LE1L149 = ( WD1_address[0] & ( LE1L40Q ) ) # ( !WD1_address[0] & ( LE1L40Q & ( LE1L140Q ) ) ) # ( WD1_address[0] & ( !LE1L40Q & ( !LE1L140Q ) ) );


--LE1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1 at LABCELL_X18_Y7_N48
LE1L150 = ( WD1_address[1] & ( (!LE1L140Q) # (LE1_MonAReg[3]) ) ) # ( !WD1_address[1] & ( (LE1_MonAReg[3] & LE1L140Q) ) );


--LE1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2 at LABCELL_X19_Y6_N45
LE1L151 = ( WD1_address[2] & ( LE1L140Q & ( LE1L43Q ) ) ) # ( !WD1_address[2] & ( LE1L140Q & ( LE1L43Q ) ) ) # ( WD1_address[2] & ( !LE1L140Q ) );


--LE1L152 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3 at LABCELL_X18_Y7_N54
LE1L152 = ( WD1_address[3] & ( LE1L140Q & ( LE1_MonAReg[5] ) ) ) # ( !WD1_address[3] & ( LE1L140Q & ( LE1_MonAReg[5] ) ) ) # ( WD1_address[3] & ( !LE1L140Q ) );


--LE1L153 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4 at LABCELL_X17_Y6_N57
LE1L153 = ( LE1L140Q & ( LE1_MonAReg[6] ) ) # ( !LE1L140Q & ( WD1_address[4] ) );


--LE1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5 at LABCELL_X19_Y6_N12
LE1L154 = ( LE1L140Q & ( LE1_MonAReg[7] ) ) # ( !LE1L140Q & ( WD1_address[5] ) );


--LE1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6 at LABCELL_X18_Y6_N18
LE1L155 = ( WD1_address[6] & ( LE1_MonAReg[8] ) ) # ( !WD1_address[6] & ( LE1_MonAReg[8] & ( LE1L140Q ) ) ) # ( WD1_address[6] & ( !LE1_MonAReg[8] & ( !LE1L140Q ) ) );


--LE1L156 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7 at LABCELL_X19_Y6_N9
LE1L156 = ( WD1_address[7] & ( LE1_MonAReg[9] ) ) # ( !WD1_address[7] & ( LE1_MonAReg[9] & ( LE1L140Q ) ) ) # ( WD1_address[7] & ( !LE1_MonAReg[9] & ( !LE1L140Q ) ) );


--WD1_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[0] at FF_X30_Y6_N4
--register power-up is low

WD1_byteenable[0] = DFFEAS(VC1_src_data[32], GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--LE1L157 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0 at MLABCELL_X15_Y6_N27
LE1L157 = ( WD1_byteenable[0] & ( LE1_jtag_ram_access ) ) # ( !WD1_byteenable[0] & ( LE1_jtag_ram_access ) ) # ( WD1_byteenable[0] & ( !LE1_jtag_ram_access ) );


--NE1_jdo[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28] at FF_X10_Y6_N44
--register power-up is low

NE1_jdo[28] = DFFEAS( , GLOBAL(A1L28),  ,  , NE1_update_jdo_strobe, PE1_sr[28],  ,  , VCC);


--NE1_jdo[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27] at FF_X10_Y6_N41
--register power-up is low

NE1_jdo[27] = DFFEAS(NE1L48, GLOBAL(A1L28),  ,  , NE1_update_jdo_strobe,  ,  ,  ,  );


--NE1_jdo[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26] at FF_X11_Y6_N35
--register power-up is low

NE1_jdo[26] = DFFEAS(NE1L46, GLOBAL(A1L28),  ,  , NE1_update_jdo_strobe,  ,  ,  ,  );


--LE1_jtag_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd at FF_X16_Y6_N4
--register power-up is low

LE1_jtag_rd = DFFEAS(NE1L70, GLOBAL(A1L28),  ,  , !NE1_take_action_ocimem_b,  ,  ,  ,  );


--DC1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0] at FF_X13_Y8_N14
--register power-up is low

DC1_altera_reset_synchronizer_int_chain[0] = DFFEAS(DC1L6, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--TD1L394 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[1]~1 at LABCELL_X30_Y6_N24
TD1L394 = ( TD1L229 & ( (!TD1L122) # (!TD1L231) ) ) # ( !TD1L229 & ( ((!TD1L122 & TD1L126)) # (TD1L231) ) );


--TD1L395 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[2]~2 at LABCELL_X30_Y6_N18
TD1L395 = ( TD1L229 & ( (!TD1L231) # (TD1L122) ) ) # ( !TD1L229 & ( ((TD1L122 & !TD1L126)) # (TD1L231) ) );


--TD1L243 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_logical~1 at LABCELL_X31_Y9_N18
TD1L243 = ( TD1L242 & ( TD1L593 ) ) # ( !TD1L242 & ( (TD1L593 & ((TD1L606) # (TD1L608))) ) );


--TD1_R_ctrl_rot_right_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right_nxt at LABCELL_X31_Y8_N45
TD1_R_ctrl_rot_right_nxt = ( TD1L607 & ( TD1L593 ) );


--PE1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0 at LABCELL_X11_Y5_N36
PE1L5 = (!P1_irf_reg[2][1] & !P1_irf_reg[2][0]);


--PE1L61 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~13 at LABCELL_X17_Y6_N6
PE1L61 = ( PE1L5 & ( (!ME1L3 & (DE1_monitor_error)) # (ME1L3 & ((PE1_sr[35]))) ) ) # ( !PE1L5 & ( (ME1L3 & PE1_sr[35]) ) );


--PE1L43 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30]~14 at MLABCELL_X15_Y5_N12
PE1L43 = ( P1_irf_reg[2][0] & ( R1_state[4] & ( (J1_splitter_nodes_receive_1[3] & !P1_virtual_ir_scan_reg) ) ) ) # ( !P1_irf_reg[2][0] & ( R1_state[4] & ( (J1_splitter_nodes_receive_1[3] & !P1_virtual_ir_scan_reg) ) ) ) # ( P1_irf_reg[2][0] & ( !R1_state[4] & ( (J1_splitter_nodes_receive_1[3] & (!P1_virtual_ir_scan_reg & (R1_state[3] & !P1_irf_reg[2][1]))) ) ) ) # ( !P1_irf_reg[2][0] & ( !R1_state[4] & ( (J1_splitter_nodes_receive_1[3] & (!P1_virtual_ir_scan_reg & R1_state[3])) ) ) );


--NE1_sync2_udr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr at FF_X12_Y2_N38
--register power-up is low

NE1_sync2_udr = DFFEAS( , GLOBAL(A1L28),  ,  ,  , RE4_dreg[0],  ,  , VCC);


--RE4_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] at FF_X12_Y2_N35
--register power-up is low

RE4_dreg[0] = DFFEAS( , GLOBAL(A1L28),  ,  ,  , RE4_din_s1,  ,  , VCC);


--NE1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0 at LABCELL_X12_Y2_N39
NE1L75 = ( !NE1_sync2_udr & ( RE4_dreg[0] ) );


--NE1_sync2_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir at FF_X18_Y6_N10
--register power-up is low

NE1_sync2_uir = DFFEAS(NE1L67, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--RE5_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] at FF_X18_Y6_N11
--register power-up is low

RE5_dreg[0] = DFFEAS( , GLOBAL(A1L28),  ,  ,  , RE5_din_s1,  ,  , VCC);


--NE1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0 at LABCELL_X18_Y6_N6
NE1L64 = (RE5_dreg[0] & !NE1_sync2_uir);


--ME1_virtual_state_cdr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr at LABCELL_X11_Y5_N57
ME1_virtual_state_cdr = ( !P1_virtual_ir_scan_reg & ( (J1_splitter_nodes_receive_1[3] & R1_state[3]) ) );


--PE1_DRsize.100 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100 at FF_X11_Y5_N37
--register power-up is low

PE1_DRsize.100 = DFFEAS(PE1L5, GLOBAL(A1L9),  ,  , ME1_virtual_state_uir,  ,  ,  ,  );


--PE1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~15 at LABCELL_X11_Y5_N30
PE1L62 = ( ME1L3 & ( PE1_DRsize.100 & ( A1L10 ) ) ) # ( !ME1L3 & ( PE1_DRsize.100 & ( PE1L99 ) ) ) # ( ME1L3 & ( !PE1_DRsize.100 & ( PE1_sr[36] ) ) ) # ( !ME1L3 & ( !PE1_DRsize.100 & ( PE1L99 ) ) );


--PE1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~16 at LABCELL_X10_Y6_N12
PE1L63 = ( BE1_break_readreg[16] & ( (!ME1L3 & (((LE1_MonDReg[16])) # (P1_irf_reg[2][1]))) # (ME1L3 & (((PE1_sr[18])))) ) ) # ( !BE1_break_readreg[16] & ( (!ME1L3 & (!P1_irf_reg[2][1] & ((LE1_MonDReg[16])))) # (ME1L3 & (((PE1_sr[18])))) ) );


--PE1L44 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30]~17 at MLABCELL_X15_Y5_N24
PE1L44 = ( P1_virtual_ir_scan_reg & ( (P1_irf_reg[2][0] & !P1_irf_reg[2][1]) ) ) # ( !P1_virtual_ir_scan_reg & ( (P1_irf_reg[2][0] & (!P1_irf_reg[2][1] & ((!R1_state[4]) # (!J1_splitter_nodes_receive_1[3])))) ) );


--FC1L59Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0 at FF_X22_Y4_N26
--register power-up is low

FC1L59Q = AMPP_FUNCTION(A1L28, FC1L58, !DC1_r_sync_rst);


--YB1_wr_rfifo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|wr_rfifo at LABCELL_X23_Y4_N21
YB1_wr_rfifo = ( !MC2_b_full & ( FC1L59Q ) );


--YB1L74 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~0 at MLABCELL_X28_Y5_N39
YB1L74 = ( !TD1_W_alu_result[2] & ( (TD1L1019Q & !AD1L8Q) ) );


--YB1L75 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~1 at MLABCELL_X25_Y5_N54
YB1L75 = ( YB1L74 & ( (MC2_b_non_empty & (YB1L69 & (!YB1_av_waitrequest & BD1L5))) ) );


--FC1_wdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0] at FF_X21_Y4_N1
--register power-up is low

FC1_wdata[0] = AMPP_FUNCTION(A1L9, FC1L93, !P1_clr_reg, FC1L114);


--PC4_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0] at FF_X25_Y5_N1
--register power-up is low

PC4_counter_reg_bit[0] = DFFEAS(PC4_counter_comb_bita0, GLOBAL(A1L28), !DC1_r_sync_rst,  , YB1_wr_rfifo,  ,  ,  ,  );


--PC4_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1] at FF_X25_Y5_N4
--register power-up is low

PC4_counter_reg_bit[1] = DFFEAS(PC4_counter_comb_bita1, GLOBAL(A1L28), !DC1_r_sync_rst,  , YB1_wr_rfifo,  ,  ,  ,  );


--PC4_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2] at FF_X25_Y5_N7
--register power-up is low

PC4_counter_reg_bit[2] = DFFEAS(PC4_counter_comb_bita2, GLOBAL(A1L28), !DC1_r_sync_rst,  , YB1_wr_rfifo,  ,  ,  ,  );


--PC4_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3] at FF_X25_Y5_N10
--register power-up is low

PC4_counter_reg_bit[3] = DFFEAS(PC4_counter_comb_bita3, GLOBAL(A1L28), !DC1_r_sync_rst,  , YB1_wr_rfifo,  ,  ,  ,  );


--PC4_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4] at FF_X25_Y5_N13
--register power-up is low

PC4_counter_reg_bit[4] = DFFEAS(PC4_counter_comb_bita4, GLOBAL(A1L28), !DC1_r_sync_rst,  , YB1_wr_rfifo,  ,  ,  ,  );


--PC4_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5] at FF_X25_Y5_N16
--register power-up is low

PC4_counter_reg_bit[5] = DFFEAS(PC4_counter_comb_bita5, GLOBAL(A1L28), !DC1_r_sync_rst,  , YB1_wr_rfifo,  ,  ,  ,  );


--PC3_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0] at FF_X25_Y5_N31
--register power-up is low

PC3_counter_reg_bit[0] = DFFEAS(PC3_counter_comb_bita0, GLOBAL(A1L28), !DC1_r_sync_rst,  , YB1L75,  ,  ,  ,  );


--PC3_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1] at FF_X25_Y5_N34
--register power-up is low

PC3_counter_reg_bit[1] = DFFEAS(PC3_counter_comb_bita1, GLOBAL(A1L28), !DC1_r_sync_rst,  , YB1L75,  ,  ,  ,  );


--PC3_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2] at FF_X25_Y5_N37
--register power-up is low

PC3_counter_reg_bit[2] = DFFEAS(PC3_counter_comb_bita2, GLOBAL(A1L28), !DC1_r_sync_rst,  , YB1L75,  ,  ,  ,  );


--PC3_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3] at FF_X25_Y5_N40
--register power-up is low

PC3_counter_reg_bit[3] = DFFEAS(PC3_counter_comb_bita3, GLOBAL(A1L28), !DC1_r_sync_rst,  , YB1L75,  ,  ,  ,  );


--PC3_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4] at FF_X25_Y5_N43
--register power-up is low

PC3_counter_reg_bit[4] = DFFEAS(PC3_counter_comb_bita4, GLOBAL(A1L28), !DC1_r_sync_rst,  , YB1L75,  ,  ,  ,  );


--PC3_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5] at FF_X25_Y5_N46
--register power-up is low

PC3_counter_reg_bit[5] = DFFEAS(PC3_counter_comb_bita5, GLOBAL(A1L28), !DC1_r_sync_rst,  , YB1L75,  ,  ,  ,  );


--YB1L76 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~2 at LABCELL_X23_Y5_N21
YB1L76 = ( !YB1_av_waitrequest & ( (YB1L74 & (BD1L5 & YB1L69)) ) );


--TD1L396 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[3]~3 at LABCELL_X30_Y6_N27
TD1L396 = ( TD1L229 & ( (!TD1L231) # (TD1L122) ) ) # ( !TD1L229 & ( ((TD1L126 & TD1L122)) # (TD1L231) ) );


--FC1_wdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2] at FF_X21_Y4_N31
--register power-up is low

FC1_wdata[2] = AMPP_FUNCTION(A1L9, FC1L98, !P1_clr_reg, FC1L97);


--YB1L62 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac~0 at LABCELL_X22_Y4_N45
YB1L62 = ( !FC1L59Q & ( !FC1L61Q ) );


--YB1L63 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac~1 at LABCELL_X22_Y4_N54
YB1L63 = ( YB1_ac & ( TD1_d_writedata[10] & ( (!TD1_W_alu_result[2]) # ((!YB1L62) # ((!YB1L70) # (!YB1L64))) ) ) ) # ( !YB1_ac & ( TD1_d_writedata[10] & ( !YB1L62 ) ) ) # ( YB1_ac & ( !TD1_d_writedata[10] ) ) # ( !YB1_ac & ( !TD1_d_writedata[10] & ( !YB1L62 ) ) );


--VC1_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[38] at MLABCELL_X25_Y8_N36
VC1_src_data[38] = ( TD1_W_alu_result[2] & ( TD1_F_pc[0] & ( (VC1_saved_grant[0]) # (VC1_saved_grant[1]) ) ) ) # ( !TD1_W_alu_result[2] & ( TD1_F_pc[0] & ( VC1_saved_grant[1] ) ) ) # ( TD1_W_alu_result[2] & ( !TD1_F_pc[0] & ( VC1_saved_grant[0] ) ) );


--VC1_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[41] at LABCELL_X24_Y8_N9
VC1_src_data[41] = (!VC1_saved_grant[1] & (VC1_saved_grant[0] & ((TD1_W_alu_result[5])))) # (VC1_saved_grant[1] & (((VC1_saved_grant[0] & TD1_W_alu_result[5])) # (TD1_F_pc[3])));


--VC1_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[40] at MLABCELL_X25_Y6_N9
VC1_src_data[40] = ( TD1_W_alu_result[4] & ( TD1_F_pc[2] & ( (VC1_saved_grant[0]) # (VC1_saved_grant[1]) ) ) ) # ( !TD1_W_alu_result[4] & ( TD1_F_pc[2] & ( VC1_saved_grant[1] ) ) ) # ( TD1_W_alu_result[4] & ( !TD1_F_pc[2] & ( VC1_saved_grant[0] ) ) );


--VC1_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[39] at LABCELL_X24_Y8_N51
VC1_src_data[39] = ( TD1_F_pc[1] & ( ((VC1_saved_grant[0] & TD1_W_alu_result[3])) # (VC1_saved_grant[1]) ) ) # ( !TD1_F_pc[1] & ( (VC1_saved_grant[0] & TD1_W_alu_result[3]) ) );


--VC1_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[45] at MLABCELL_X25_Y8_N57
VC1_src_data[45] = ( VC1_saved_grant[0] & ( VC1_saved_grant[1] & ( (TD1_F_pc[7]) # (TD1_W_alu_result[9]) ) ) ) # ( !VC1_saved_grant[0] & ( VC1_saved_grant[1] & ( TD1_F_pc[7] ) ) ) # ( VC1_saved_grant[0] & ( !VC1_saved_grant[1] & ( TD1_W_alu_result[9] ) ) );


--VC1_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[44] at LABCELL_X24_Y8_N45
VC1_src_data[44] = ( VC1_saved_grant[0] & ( ((TD1_F_pc[6] & VC1_saved_grant[1])) # (TD1_W_alu_result[8]) ) ) # ( !VC1_saved_grant[0] & ( (TD1_F_pc[6] & VC1_saved_grant[1]) ) );


--VC1_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[43] at LABCELL_X24_Y8_N39
VC1_src_data[43] = ( TD1_W_alu_result[7] & ( ((TD1_F_pc[5] & VC1_saved_grant[1])) # (VC1_saved_grant[0]) ) ) # ( !TD1_W_alu_result[7] & ( (TD1_F_pc[5] & VC1_saved_grant[1]) ) );


--VC1_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[42] at LABCELL_X24_Y8_N33
VC1_src_data[42] = ( VC1_saved_grant[0] & ( ((VC1_saved_grant[1] & TD1_F_pc[4])) # (TD1_W_alu_result[6]) ) ) # ( !VC1_saved_grant[0] & ( (VC1_saved_grant[1] & TD1_F_pc[4]) ) );


--LE1_MonDReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4] at FF_X13_Y5_N37
--register power-up is low

LE1_MonDReg[4] = DFFEAS(LE1L122, GLOBAL(A1L28),  ,  , LE1L52,  ,  ,  ,  );


--WD1_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[4] at FF_X15_Y6_N43
--register power-up is low

WD1_writedata[4] = DFFEAS(VC1L25, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--LE1L166 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~1 at MLABCELL_X15_Y6_N45
LE1L166 = ( LE1_jtag_ram_access & ( LE1_MonDReg[4] ) ) # ( !LE1_jtag_ram_access & ( WD1_writedata[4] ) );


--ZE2_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] at FF_X13_Y8_N40
--register power-up is low

ZE2_altera_reset_synchronizer_int_chain[0] = DFFEAS( , GLOBAL(A1L28),  ,  ,  , ZE2_altera_reset_synchronizer_int_chain[1],  ,  , VCC);


--VC1L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~0 at LABCELL_X16_Y6_N18
VC1L21 = ( TD1_d_writedata[1] & ( VC1_saved_grant[0] ) );


--VC1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~1 at MLABCELL_X25_Y8_N51
VC1L22 = ( VC1_saved_grant[0] & ( TD1_hbreak_enabled ) );


--MC1_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty at FF_X18_Y4_N34
--register power-up is low

MC1_b_non_empty = DFFEAS(MC1L8, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB1_rd_wfifo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rd_wfifo at LABCELL_X18_Y4_N48
YB1_rd_wfifo = ( MC1_b_non_empty & ( !FC1_rvalid0 & ( (!FC1_r_ena1) # (!YB1_r_val) ) ) );


--YB1_fifo_wr is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr at FF_X23_Y5_N11
--register power-up is low

YB1_fifo_wr = DFFEAS(YB1L78, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MC1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0 at LABCELL_X24_Y4_N54
MC1L3 = ( QC1_counter_reg_bit[4] & ( (YB1_fifo_wr & (QC1_counter_reg_bit[3] & (MC1_b_non_empty & QC1_counter_reg_bit[5]))) ) );


--MC1L4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1 at LABCELL_X24_Y4_N18
MC1L4 = ( MC1_b_full & ( !YB1_rd_wfifo ) ) # ( !MC1_b_full & ( !YB1_rd_wfifo & ( (QC1_counter_reg_bit[1] & (QC1_counter_reg_bit[2] & (QC1_counter_reg_bit[0] & MC1L3))) ) ) );


--MC1L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0 at LABCELL_X18_Y4_N42
MC1L1 = ( YB1_fifo_wr & ( FC1_r_ena1 & ( ((!MC1_b_non_empty) # (FC1_rvalid0)) # (YB1_r_val) ) ) ) # ( !YB1_fifo_wr & ( FC1_r_ena1 & ( (!YB1_r_val & (MC1_b_non_empty & !FC1_rvalid0)) ) ) ) # ( YB1_fifo_wr & ( !FC1_r_ena1 & ( (!MC1_b_non_empty) # (FC1_rvalid0) ) ) ) # ( !YB1_fifo_wr & ( !FC1_r_ena1 & ( (MC1_b_non_empty & !FC1_rvalid0) ) ) );


--MC2L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0 at LABCELL_X23_Y4_N54
MC2L1 = ( !QC2L34Q & ( (!QC2_counter_reg_bit[4] & (!QC2_counter_reg_bit[3] & !YB1_wr_rfifo)) ) );


--MC2L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~1 at LABCELL_X23_Y4_N57
MC2L2 = ( !QC2_counter_reg_bit[2] & ( (QC2_counter_reg_bit[0] & (MC2L1 & !QC2_counter_reg_bit[1])) ) );


--MC2L9 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0 at LABCELL_X22_Y4_N12
MC2L9 = ( MC2_b_non_empty & ( YB1L74 & ( ((!YB1L70) # (!MC2L2)) # (MC2_b_full) ) ) ) # ( !MC2_b_non_empty & ( YB1L74 & ( (MC2_b_full) # (FC1L59Q) ) ) ) # ( MC2_b_non_empty & ( !YB1L74 ) ) # ( !MC2_b_non_empty & ( !YB1L74 & ( (MC2_b_full) # (FC1L59Q) ) ) );


--FC1_jupdate1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate1 at FF_X22_Y4_N29
--register power-up is low

FC1_jupdate1 = AMPP_FUNCTION(A1L28, FC1_jupdate, !DC1_r_sync_rst, GND);


--FC1_jupdate2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate2 at FF_X22_Y4_N22
--register power-up is low

FC1_jupdate2 = AMPP_FUNCTION(A1L28, FC1_jupdate1, !DC1_r_sync_rst, GND);


--FC1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~0 at LABCELL_X22_Y4_N21
FC1L2 = AMPP_FUNCTION(!FC1_jupdate2, !FC1_jupdate1);


--FC1_write1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write1 at FF_X22_Y4_N35
--register power-up is low

FC1_write1 = AMPP_FUNCTION(A1L28, FC1_write, !DC1_r_sync_rst, GND);


--FC1_write2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write2 at FF_X22_Y4_N19
--register power-up is low

FC1_write2 = AMPP_FUNCTION(A1L28, FC1_write1, !DC1_r_sync_rst, GND);


--FC1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~1 at LABCELL_X22_Y4_N18
FC1L3 = AMPP_FUNCTION(!FC1_write2, !FC1_write1);


--FC1_write_valid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid at FF_X21_Y4_N28
--register power-up is low

FC1_write_valid = AMPP_FUNCTION(A1L9, FC1L116, !P1_clr_reg, FC1L114);


--FC1L60 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~0 at LABCELL_X22_Y4_N30
FC1L60 = AMPP_FUNCTION(!FC1L3, !FC1_rst2, !FC1_write_valid, !YB1_t_dav, !FC1L2, !FC1_write_stalled);


--MC2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2 at MLABCELL_X25_Y5_N48
MC2L3 = ( YB1_wr_rfifo & ( YB1L74 & ( ((!BD1L5) # ((!MC2_b_non_empty) # (!YB1L69))) # (YB1_av_waitrequest) ) ) ) # ( !YB1_wr_rfifo & ( YB1L74 & ( (!YB1_av_waitrequest & (BD1L5 & (MC2_b_non_empty & YB1L69))) ) ) ) # ( YB1_wr_rfifo & ( !YB1L74 ) );


--VC1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~2 at LABCELL_X19_Y5_N12
VC1L23 = ( VC1_saved_grant[0] & ( TD1_d_writedata[0] ) );


--PE1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~18 at LABCELL_X10_Y6_N18
PE1L64 = ( PE1_sr[22] & ( ((!P1_irf_reg[2][1] & ((LE1_MonDReg[20]))) # (P1_irf_reg[2][1] & (BE1_break_readreg[20]))) # (ME1L3) ) ) # ( !PE1_sr[22] & ( (!ME1L3 & ((!P1_irf_reg[2][1] & ((LE1_MonDReg[20]))) # (P1_irf_reg[2][1] & (BE1_break_readreg[20])))) ) );


--PE1L65 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~19 at LABCELL_X10_Y6_N27
PE1L65 = ( BE1_break_readreg[19] & ( (!ME1L3 & (((LE1_MonDReg[19])) # (P1_irf_reg[2][1]))) # (ME1L3 & (((PE1_sr[21])))) ) ) # ( !BE1_break_readreg[19] & ( (!ME1L3 & (!P1_irf_reg[2][1] & (LE1_MonDReg[19]))) # (ME1L3 & (((PE1_sr[21])))) ) );


--VC1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~3 at LABCELL_X17_Y5_N9
VC1L24 = ( TD1_d_writedata[3] & ( VC1_saved_grant[0] ) );


--DE1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0 at LABCELL_X22_Y6_N24
DE1L6 = ( AE1L16 & ( (!NE1_jdo[25] & (((DE1_monitor_error)) # (WD1_writedata[1]))) # (NE1_jdo[25] & (!NE1_take_action_ocimem_a & ((DE1_monitor_error) # (WD1_writedata[1])))) ) ) # ( !AE1L16 & ( (DE1_monitor_error & ((!NE1_jdo[25]) # (!NE1_take_action_ocimem_a))) ) );


--LE1L163 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~2 at MLABCELL_X15_Y6_N36
LE1L163 = ( WD1_writedata[1] & ( (!LE1_jtag_ram_access) # (LE1_MonDReg[1]) ) ) # ( !WD1_writedata[1] & ( (LE1_jtag_ram_access & LE1_MonDReg[1]) ) );


--NE1_jdo[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23] at FF_X12_Y5_N56
--register power-up is low

NE1_jdo[23] = DFFEAS(NE1L42, GLOBAL(A1L28),  ,  , NE1_update_jdo_strobe,  ,  ,  ,  );


--DE1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0 at LABCELL_X12_Y6_N45
DE1L8 = ( NE1_jdo[23] & ( ((!R1_state[1] & DE1_monitor_go)) # (NE1_take_action_ocimem_a) ) ) # ( !NE1_jdo[23] & ( (!R1_state[1] & DE1_monitor_go) ) );


--WD1_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[2] at FF_X17_Y5_N14
--register power-up is low

WD1_writedata[2] = DFFEAS(VC1L26, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--LE1L164 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~3 at LABCELL_X17_Y5_N15
LE1L164 = ( WD1_writedata[2] & ( (!LE1L140Q) # (LE1_MonDReg[2]) ) ) # ( !WD1_writedata[2] & ( (LE1_MonDReg[2] & LE1L140Q) ) );


--LE1L165 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~4 at LABCELL_X18_Y7_N0
LE1L165 = ( WD1_writedata[3] & ( LE1_MonDReg[3] ) ) # ( !WD1_writedata[3] & ( LE1_MonDReg[3] & ( LE1L140Q ) ) ) # ( WD1_writedata[3] & ( !LE1_MonDReg[3] & ( !LE1L140Q ) ) );


--FC1_wdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3] at FF_X21_Y4_N35
--register power-up is low

FC1_wdata[3] = AMPP_FUNCTION(A1L9, FC1L100, !P1_clr_reg, FC1L97);


--FC1_wdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4] at FF_X21_Y4_N55
--register power-up is low

FC1_wdata[4] = AMPP_FUNCTION(A1L9, FC1L102, !P1_clr_reg, FC1L97);


--FC1_wdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5] at FF_X21_Y4_N41
--register power-up is low

FC1_wdata[5] = AMPP_FUNCTION(A1L9, FC1L104, !P1_clr_reg, FC1L97);


--FC1_wdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6] at FF_X21_Y4_N37
--register power-up is low

FC1_wdata[6] = AMPP_FUNCTION(A1L9, FC1L106, !P1_clr_reg, FC1L97);


--YB1L97 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow~0 at LABCELL_X23_Y5_N6
YB1L97 = ( TD1_W_alu_result[2] & ( YB1_woverflow ) ) # ( !TD1_W_alu_result[2] & ( (!YB1L70 & (((YB1_woverflow)))) # (YB1L70 & ((!YB1L64 & ((YB1_woverflow))) # (YB1L64 & (MC1_b_full)))) ) );


--FC1_wdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7] at FF_X21_Y4_N22
--register power-up is low

FC1_wdata[7] = AMPP_FUNCTION(A1L9, FC1L108, !P1_clr_reg, FC1L97);


--YB1L92 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid~0 at LABCELL_X23_Y5_N24
YB1L92 = ( YB1L74 & ( (!YB1L70 & ((YB1_rvalid))) # (YB1L70 & (MC2_b_non_empty)) ) ) # ( !YB1L74 & ( YB1_rvalid ) );


--FC1_wdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1] at FF_X21_Y4_N58
--register power-up is low

FC1_wdata[1] = AMPP_FUNCTION(A1L9, FC1L95, !P1_clr_reg, FC1L97);


--MC2L5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0 at LABCELL_X22_Y4_N48
MC2L5 = ( QC2_counter_reg_bit[3] & ( (MC2_b_non_empty & (QC2L34Q & QC2_counter_reg_bit[4])) ) );


--MC2L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1 at LABCELL_X23_Y4_N27
MC2L6 = ( QC2_counter_reg_bit[2] & ( (QC2_counter_reg_bit[0] & (FC1L59Q & (MC2L5 & QC2_counter_reg_bit[1]))) ) );


--MC2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~2 at LABCELL_X22_Y4_N51
MC2L7 = ( MC2L6 & ( (!YB1L70) # ((!MC2_b_non_empty) # (!YB1L74)) ) ) # ( !MC2L6 & ( (MC2_b_full & ((!YB1L70) # ((!MC2_b_non_empty) # (!YB1L74)))) ) );


--TD1L357 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~0 at MLABCELL_X34_Y9_N48
TD1L357 = ( TD1L609 & ( (!TD1L595 & (!TD1L594 & !TD1L593)) ) ) # ( !TD1L609 & ( (!TD1L595 & (!TD1L594 & ((!TD1L611) # (!TD1L593)))) ) );


--TD1L358 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~1 at MLABCELL_X34_Y9_N30
TD1L358 = ( TD1L357 & ( (TD1_R_valid & ((TD1L599) # (TD1L605))) ) ) # ( !TD1L357 & ( TD1_R_valid ) );


--PC2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0] at FF_X16_Y5_N31
--register power-up is low

PC2_counter_reg_bit[0] = DFFEAS(PC2_counter_comb_bita0, GLOBAL(A1L28), !DC1_r_sync_rst,  , YB1_fifo_wr,  ,  ,  ,  );


--PC2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1] at FF_X16_Y5_N34
--register power-up is low

PC2_counter_reg_bit[1] = DFFEAS(PC2_counter_comb_bita1, GLOBAL(A1L28), !DC1_r_sync_rst,  , YB1_fifo_wr,  ,  ,  ,  );


--PC2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2] at FF_X16_Y5_N37
--register power-up is low

PC2_counter_reg_bit[2] = DFFEAS(PC2_counter_comb_bita2, GLOBAL(A1L28), !DC1_r_sync_rst,  , YB1_fifo_wr,  ,  ,  ,  );


--PC2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3] at FF_X16_Y5_N40
--register power-up is low

PC2_counter_reg_bit[3] = DFFEAS(PC2_counter_comb_bita3, GLOBAL(A1L28), !DC1_r_sync_rst,  , YB1_fifo_wr,  ,  ,  ,  );


--PC2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4] at FF_X16_Y5_N43
--register power-up is low

PC2_counter_reg_bit[4] = DFFEAS(PC2_counter_comb_bita4, GLOBAL(A1L28), !DC1_r_sync_rst,  , YB1_fifo_wr,  ,  ,  ,  );


--PC2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5] at FF_X16_Y5_N46
--register power-up is low

PC2_counter_reg_bit[5] = DFFEAS(PC2_counter_comb_bita5, GLOBAL(A1L28), !DC1_r_sync_rst,  , YB1_fifo_wr,  ,  ,  ,  );


--PC1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0] at FF_X17_Y4_N31
--register power-up is low

PC1_counter_reg_bit[0] = DFFEAS(PC1_counter_comb_bita0, GLOBAL(A1L28), !DC1_r_sync_rst,  , YB1_rd_wfifo,  ,  ,  ,  );


--PC1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1] at FF_X17_Y4_N34
--register power-up is low

PC1_counter_reg_bit[1] = DFFEAS(PC1_counter_comb_bita1, GLOBAL(A1L28), !DC1_r_sync_rst,  , YB1_rd_wfifo,  ,  ,  ,  );


--PC1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2] at FF_X17_Y4_N37
--register power-up is low

PC1_counter_reg_bit[2] = DFFEAS(PC1_counter_comb_bita2, GLOBAL(A1L28), !DC1_r_sync_rst,  , YB1_rd_wfifo,  ,  ,  ,  );


--PC1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3] at FF_X17_Y4_N40
--register power-up is low

PC1_counter_reg_bit[3] = DFFEAS(PC1_counter_comb_bita3, GLOBAL(A1L28), !DC1_r_sync_rst,  , YB1_rd_wfifo,  ,  ,  ,  );


--PC1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4] at FF_X17_Y4_N43
--register power-up is low

PC1_counter_reg_bit[4] = DFFEAS(PC1_counter_comb_bita4, GLOBAL(A1L28), !DC1_r_sync_rst,  , YB1_rd_wfifo,  ,  ,  ,  );


--PC1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5] at FF_X17_Y4_N46
--register power-up is low

PC1_counter_reg_bit[5] = DFFEAS(PC1_counter_comb_bita5, GLOBAL(A1L28), !DC1_r_sync_rst,  , YB1_rd_wfifo,  ,  ,  ,  );


--FC1_td_shift[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4] at FF_X15_Y4_N47
--register power-up is low

FC1_td_shift[4] = AMPP_FUNCTION(A1L9, FC1L84, !P1_clr_reg, FC1L66);


--FC1L83 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~7 at MLABCELL_X15_Y4_N36
FC1L83 = AMPP_FUNCTION(!FC1_count[9], !FC1L80, !R1_state[4], !FC1_rdata[1], !FC1_td_shift[4]);


--FC1_read is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read at FF_X16_Y4_N59
--register power-up is low

FC1_read = AMPP_FUNCTION(A1L9, FC1L41, !P1_clr_reg, FC1L114);


--PE1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~20 at LABCELL_X12_Y5_N33
PE1L66 = ( PE1_sr[5] & ( ((!P1_irf_reg[2][1] & (LE1_MonDReg[3])) # (P1_irf_reg[2][1] & ((BE1_break_readreg[3])))) # (ME1L3) ) ) # ( !PE1_sr[5] & ( (!ME1L3 & ((!P1_irf_reg[2][1] & (LE1_MonDReg[3])) # (P1_irf_reg[2][1] & ((BE1_break_readreg[3]))))) ) );


--NE1_jdo[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2] at FF_X11_Y6_N59
--register power-up is low

NE1_jdo[2] = DFFEAS(NE1L11, GLOBAL(A1L28),  ,  , NE1_update_jdo_strobe,  ,  ,  ,  );


--NE1_jdo[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5] at FF_X11_Y6_N55
--register power-up is low

NE1_jdo[5] = DFFEAS( , GLOBAL(A1L28),  ,  , NE1_update_jdo_strobe, PE1_sr[5],  ,  , VCC);


--PE1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~21 at MLABCELL_X15_Y5_N54
PE1L67 = ( PE1_sr[37] & ( (J1_splitter_nodes_receive_1[3] & (!P1_virtual_ir_scan_reg & R1_state[4])) ) );


--PE1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~22 at LABCELL_X11_Y5_N24
PE1L54 = ( R1_state[4] & ( R1_state[3] & ( (J1_splitter_nodes_receive_1[3] & !P1_virtual_ir_scan_reg) ) ) ) # ( !R1_state[4] & ( R1_state[3] & ( (J1_splitter_nodes_receive_1[3] & (!P1_virtual_ir_scan_reg & (!P1_irf_reg[2][0] $ (!P1_irf_reg[2][1])))) ) ) ) # ( R1_state[4] & ( !R1_state[3] & ( (J1_splitter_nodes_receive_1[3] & !P1_virtual_ir_scan_reg) ) ) );


--PE1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~23 at MLABCELL_X15_Y5_N33
PE1L68 = ( A1L10 & ( (R1_state[4] & (J1_splitter_nodes_receive_1[3] & !P1_virtual_ir_scan_reg)) ) );


--NE1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1 at LABCELL_X16_Y6_N3
NE1L70 = ( !NE1_ir[0] & ( (!NE1_jdo[35] & (NE1_enable_action_strobe & !NE1_ir[1])) ) );


--LE1L143 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0 at LABCELL_X16_Y6_N0
LE1L143 = ( NE1_jdo[34] & ( (!NE1_jdo[17] & NE1L70) ) ) # ( !NE1_jdo[34] & ( (LE1L2 & NE1L70) ) );


--LE1L145 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0 at LABCELL_X17_Y6_N27
LE1L145 = ( LE1_jtag_ram_wr & ( (NE1L69 & ((!NE1_jdo[35]) # (LE1L2))) ) ) # ( !LE1_jtag_ram_wr & ( (NE1L69 & (LE1L2 & NE1_jdo[35])) ) );


--NE1_jdo[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29] at FF_X11_Y6_N37
--register power-up is low

NE1_jdo[29] = DFFEAS(NE1L51, GLOBAL(A1L28),  ,  , NE1_update_jdo_strobe,  ,  ,  ,  );


--NE1_jdo[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30] at FF_X10_Y6_N47
--register power-up is low

NE1_jdo[30] = DFFEAS(NE1L53, GLOBAL(A1L28),  ,  , NE1_update_jdo_strobe,  ,  ,  ,  );


--NE1_jdo[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31] at FF_X11_Y6_N58
--register power-up is low

NE1_jdo[31] = DFFEAS( , GLOBAL(A1L28),  ,  , NE1_update_jdo_strobe, PE1_sr[31],  ,  , VCC);


--NE1_jdo[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32] at FF_X11_Y6_N40
--register power-up is low

NE1_jdo[32] = DFFEAS(NE1L56, GLOBAL(A1L28),  ,  , NE1_update_jdo_strobe,  ,  ,  ,  );


--NE1_jdo[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33] at FF_X17_Y6_N23
--register power-up is low

NE1_jdo[33] = DFFEAS(NE1L58, GLOBAL(A1L28),  ,  , NE1_update_jdo_strobe,  ,  ,  ,  );


--VC1_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[32] at LABCELL_X30_Y6_N3
VC1_src_data[32] = ( VC1_saved_grant[1] ) # ( !VC1_saved_grant[1] & ( (VC1_saved_grant[0] & TD1_d_byteenable[0]) ) );


--ZE1_altera_reset_synchronizer_int_chain_out is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out at FF_X13_Y8_N20
--register power-up is low

ZE1_altera_reset_synchronizer_int_chain_out = DFFEAS( , GLOBAL(A1L28), !DC1L14,  ,  , ZE1_altera_reset_synchronizer_int_chain[0],  ,  , VCC);


--WD1_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[11] at FF_X15_Y6_N56
--register power-up is low

WD1_writedata[11] = DFFEAS(VC1L27, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--LE1L173 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~5 at MLABCELL_X15_Y6_N57
LE1L173 = ( LE1_jtag_ram_access & ( LE1_MonDReg[11] ) ) # ( !LE1_jtag_ram_access & ( WD1_writedata[11] ) );


--WD1_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[1] at FF_X30_Y6_N8
--register power-up is low

WD1_byteenable[1] = DFFEAS(VC1_src_data[33], GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--LE1L158 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~1 at LABCELL_X30_Y6_N9
LE1L158 = ( WD1_byteenable[1] ) # ( !WD1_byteenable[1] & ( LE1L140Q ) );


--LE1_MonDReg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12] at FF_X13_Y5_N31
--register power-up is low

LE1_MonDReg[12] = DFFEAS(LE1L123, GLOBAL(A1L28),  ,  , LE1L52,  ,  ,  ,  );


--WD1_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[12] at FF_X17_Y5_N58
--register power-up is low

WD1_writedata[12] = DFFEAS(VC1L28, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--LE1L174 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~6 at LABCELL_X17_Y5_N54
LE1L174 = ( WD1_writedata[12] & ( (!LE1L140Q) # (LE1_MonDReg[12]) ) ) # ( !WD1_writedata[12] & ( (LE1L140Q & LE1_MonDReg[12]) ) );


--WD1_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[13] at FF_X29_Y5_N10
--register power-up is low

WD1_writedata[13] = DFFEAS(VC1L29, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--LE1L175 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~7 at LABCELL_X17_Y5_N48
LE1L175 = ( LE1_MonDReg[13] & ( (WD1_writedata[13]) # (LE1L140Q) ) ) # ( !LE1_MonDReg[13] & ( (!LE1L140Q & WD1_writedata[13]) ) );


--WD1_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[14] at FF_X17_Y5_N31
--register power-up is low

WD1_writedata[14] = DFFEAS(VC1L30, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--LE1L176 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~8 at LABCELL_X11_Y5_N51
LE1L176 = ( WD1_writedata[14] & ( (!LE1L140Q) # (LE1_MonDReg[14]) ) ) # ( !WD1_writedata[14] & ( (LE1_MonDReg[14] & LE1L140Q) ) );


--LE1_MonDReg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15] at FF_X13_Y6_N13
--register power-up is low

LE1_MonDReg[15] = DFFEAS(LE1L80, GLOBAL(A1L28),  ,  , LE1L79,  ,  ,  ,  );


--WD1_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[15] at FF_X19_Y6_N4
--register power-up is low

WD1_writedata[15] = DFFEAS(VC1L31, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--LE1L177 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~9 at MLABCELL_X15_Y6_N48
LE1L177 = ( WD1_writedata[15] & ( (!LE1_jtag_ram_access) # (LE1_MonDReg[15]) ) ) # ( !WD1_writedata[15] & ( (LE1_jtag_ram_access & LE1_MonDReg[15]) ) );


--WD1_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[16] at FF_X15_Y6_N20
--register power-up is low

WD1_writedata[16] = DFFEAS(VC1L32, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--LE1L178 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~10 at MLABCELL_X15_Y6_N21
LE1L178 = ( WD1_writedata[16] & ( (!LE1_jtag_ram_access) # (LE1_MonDReg[16]) ) ) # ( !WD1_writedata[16] & ( (LE1_jtag_ram_access & LE1_MonDReg[16]) ) );


--WD1_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[2] at FF_X24_Y8_N29
--register power-up is low

WD1_byteenable[2] = DFFEAS(VC1_src_data[34], GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--LE1L159 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~2 at LABCELL_X24_Y8_N12
LE1L159 = ( LE1L140Q ) # ( !LE1L140Q & ( WD1_byteenable[2] ) );


--LE1_MonDReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5] at FF_X13_Y6_N19
--register power-up is low

LE1_MonDReg[5] = DFFEAS(LE1L132, GLOBAL(A1L28),  ,  , LE1L52,  ,  ,  ,  );


--WD1_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[5] at FF_X17_Y5_N41
--register power-up is low

WD1_writedata[5] = DFFEAS(VC1L33, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--LE1L167 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~11 at LABCELL_X17_Y5_N36
LE1L167 = ( WD1_writedata[5] & ( (!LE1L140Q) # (LE1_MonDReg[5]) ) ) # ( !WD1_writedata[5] & ( (LE1L140Q & LE1_MonDReg[5]) ) );


--WD1_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[6] at FF_X17_Y5_N46
--register power-up is low

WD1_writedata[6] = DFFEAS(VC1L34, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--LE1L168 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~12 at MLABCELL_X15_Y5_N51
LE1L168 = ( LE1L140Q & ( LE1_MonDReg[6] ) ) # ( !LE1L140Q & ( WD1_writedata[6] ) );


--LE1_MonDReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8] at FF_X18_Y6_N13
--register power-up is low

LE1_MonDReg[8] = DFFEAS(LE1L66, GLOBAL(A1L28),  ,  , LE1L79,  ,  ,  ,  );


--WD1_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[8] at FF_X19_Y6_N40
--register power-up is low

WD1_writedata[8] = DFFEAS(VC1L35, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--LE1L170 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~13 at LABCELL_X18_Y6_N54
LE1L170 = ( LE1_MonDReg[8] & ( (LE1L140Q) # (WD1_writedata[8]) ) ) # ( !LE1_MonDReg[8] & ( (WD1_writedata[8] & !LE1L140Q) ) );


--WD1_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[7] at FF_X25_Y4_N49
--register power-up is low

WD1_writedata[7] = DFFEAS(VC1L36, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--LE1L169 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~14 at LABCELL_X17_Y6_N3
LE1L169 = ( LE1L140Q & ( LE1_MonDReg[7] ) ) # ( !LE1L140Q & ( WD1_writedata[7] ) );


--WD1_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[9] at FF_X15_Y6_N2
--register power-up is low

WD1_writedata[9] = DFFEAS( , GLOBAL(A1L28),  ,  ,  , VC1L37,  ,  , VCC);


--LE1L171 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~15 at MLABCELL_X15_Y6_N0
LE1L171 = ( LE1_MonDReg[9] & ( (WD1_writedata[9]) # (LE1_jtag_ram_access) ) ) # ( !LE1_MonDReg[9] & ( (!LE1_jtag_ram_access & WD1_writedata[9]) ) );


--WD1_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[10] at FF_X15_Y6_N11
--register power-up is low

WD1_writedata[10] = DFFEAS(VC1L38, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--LE1L172 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~16 at MLABCELL_X15_Y6_N6
LE1L172 = ( LE1_jtag_ram_access & ( LE1_MonDReg[10] ) ) # ( !LE1_jtag_ram_access & ( WD1_writedata[10] ) );


--WD1_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[17] at FF_X15_Y6_N17
--register power-up is low

WD1_writedata[17] = DFFEAS( , GLOBAL(A1L28),  ,  ,  , VC1L39,  ,  , VCC);


--LE1L179 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~17 at MLABCELL_X15_Y6_N15
LE1L179 = ( WD1_writedata[17] & ( LE1_MonDReg[17] ) ) # ( !WD1_writedata[17] & ( LE1_MonDReg[17] & ( LE1_jtag_ram_access ) ) ) # ( WD1_writedata[17] & ( !LE1_MonDReg[17] & ( !LE1_jtag_ram_access ) ) );


--LE1_MonDReg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18] at FF_X13_Y6_N2
--register power-up is low

LE1_MonDReg[18] = DFFEAS(LE1L128, GLOBAL(A1L28),  ,  , LE1L52,  ,  ,  ,  );


--WD1_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[18] at FF_X19_Y5_N55
--register power-up is low

WD1_writedata[18] = DFFEAS(VC1L40, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--LE1L180 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~18 at MLABCELL_X15_Y6_N51
LE1L180 = ( WD1_writedata[18] & ( (!LE1_jtag_ram_access) # (LE1L89Q) ) ) # ( !WD1_writedata[18] & ( (LE1_jtag_ram_access & LE1L89Q) ) );


--WD1_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[20] at FF_X19_Y6_N58
--register power-up is low

WD1_writedata[20] = DFFEAS(VC1L41, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--LE1L182 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~19 at LABCELL_X19_Y6_N18
LE1L182 = ( WD1_writedata[20] & ( (!LE1L140Q) # (LE1_MonDReg[20]) ) ) # ( !WD1_writedata[20] & ( (LE1L140Q & LE1_MonDReg[20]) ) );


--WD1_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[19] at FF_X29_Y5_N16
--register power-up is low

WD1_writedata[19] = DFFEAS(VC1L42, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--LE1L181 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~20 at LABCELL_X17_Y6_N30
LE1L181 = ( WD1_writedata[19] & ( LE1_MonDReg[19] ) ) # ( !WD1_writedata[19] & ( LE1_MonDReg[19] & ( LE1L140Q ) ) ) # ( WD1_writedata[19] & ( !LE1_MonDReg[19] & ( !LE1L140Q ) ) );


--WD1_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[21] at FF_X19_Y6_N17
--register power-up is low

WD1_writedata[21] = DFFEAS(VC1L43, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--LE1L183 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~21 at LABCELL_X18_Y6_N0
LE1L183 = ( WD1_writedata[21] & ( LE1_MonDReg[21] ) ) # ( !WD1_writedata[21] & ( LE1_MonDReg[21] & ( LE1L140Q ) ) ) # ( WD1_writedata[21] & ( !LE1_MonDReg[21] & ( !LE1L140Q ) ) );


--RE4_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 at FF_X12_Y2_N32
--register power-up is low

RE4_din_s1 = DFFEAS(ME1L4, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--RE5_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 at FF_X17_Y6_N13
--register power-up is low

RE5_din_s1 = DFFEAS( , GLOBAL(A1L28),  ,  ,  , ME1_virtual_state_uir,  ,  , VCC);


--PE1L69 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~24 at LABCELL_X10_Y6_N15
PE1L69 = ( LE1_MonDReg[17] & ( (!ME1L3 & ((!P1_irf_reg[2][1]) # ((BE1_break_readreg[17])))) # (ME1L3 & (((PE1_sr[19])))) ) ) # ( !LE1_MonDReg[17] & ( (!ME1L3 & (P1_irf_reg[2][1] & ((BE1_break_readreg[17])))) # (ME1L3 & (((PE1_sr[19])))) ) );


--NE1_jdo[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16] at FF_X11_Y6_N38
--register power-up is low

NE1_jdo[16] = DFFEAS( , GLOBAL(A1L28),  ,  , NE1_update_jdo_strobe, PE1_sr[16],  ,  , VCC);


--FC1L58 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~0 at LABCELL_X22_Y4_N24
FC1L58 = AMPP_FUNCTION(!FC1L3, !FC1_rst2, !FC1_write_valid, !YB1_t_dav, !FC1L59Q, !FC1_write_stalled);


--WD1_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[22] at FF_X16_Y6_N31
--register power-up is low

WD1_writedata[22] = DFFEAS(VC1L44, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--LE1L184 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~22 at MLABCELL_X15_Y6_N39
LE1L184 = ( LE1_MonDReg[22] & ( (WD1_writedata[22]) # (LE1_jtag_ram_access) ) ) # ( !LE1_MonDReg[22] & ( (!LE1_jtag_ram_access & WD1_writedata[22]) ) );


--WD1_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[23] at FF_X15_Y6_N35
--register power-up is low

WD1_writedata[23] = DFFEAS(VC1L45, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--LE1L185 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~23 at MLABCELL_X15_Y6_N30
LE1L185 = ( LE1_MonDReg[23] & ( (WD1_writedata[23]) # (LE1_jtag_ram_access) ) ) # ( !LE1_MonDReg[23] & ( (!LE1_jtag_ram_access & WD1_writedata[23]) ) );


--WD1_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[24] at FF_X25_Y4_N46
--register power-up is low

WD1_writedata[24] = DFFEAS(VC1L46, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--LE1L186 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~24 at LABCELL_X16_Y6_N21
LE1L186 = ( LE1_jtag_ram_access & ( LE1_MonDReg[24] ) ) # ( !LE1_jtag_ram_access & ( WD1_writedata[24] ) );


--WD1_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[3] at FF_X24_Y8_N8
--register power-up is low

WD1_byteenable[3] = DFFEAS(VC1_src_data[35], GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--LE1L160 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~3 at LABCELL_X24_Y8_N21
LE1L160 = ( WD1_byteenable[3] ) # ( !WD1_byteenable[3] & ( LE1L140Q ) );


--WD1_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[25] at FF_X19_Y6_N50
--register power-up is low

WD1_writedata[25] = DFFEAS(VC1L47, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--LE1L187 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~25 at LABCELL_X19_Y6_N51
LE1L187 = ( WD1_writedata[25] & ( (!LE1L140Q) # (LE1_MonDReg[25]) ) ) # ( !WD1_writedata[25] & ( (LE1L140Q & LE1_MonDReg[25]) ) );


--WD1_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[26] at FF_X30_Y6_N2
--register power-up is low

WD1_writedata[26] = DFFEAS(VC1L48, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--LE1L188 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~26 at LABCELL_X19_Y6_N21
LE1L188 = ( WD1_writedata[26] & ( (!LE1L140Q) # (LE1L105Q) ) ) # ( !WD1_writedata[26] & ( (LE1L140Q & LE1L105Q) ) );


--FC1_td_shift[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6] at FF_X15_Y4_N11
--register power-up is low

FC1_td_shift[6] = AMPP_FUNCTION(A1L9, FC1L85, !P1_clr_reg, FC1L66);


--FC1L97 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]~0 at LABCELL_X16_Y4_N12
FC1L97 = AMPP_FUNCTION(!FC1_state, !J1_splitter_nodes_receive_0[3], !P1_virtual_ir_scan_reg, !P1_irf_reg[1][0], !FC1_count[8], !R1_state[4]);


--NE1_jdo[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7] at FF_X12_Y5_N53
--register power-up is low

NE1_jdo[7] = DFFEAS( , GLOBAL(A1L28),  ,  , NE1_update_jdo_strobe, PE1_sr[7],  ,  , VCC);


--LE1L122 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~4 at LABCELL_X13_Y5_N36
LE1L122 = ( LE1_jtag_ram_rd_d1 & ( NE1_jdo[7] & ( ((XE1_q_a[4]) # (LE1L120)) # (NE1_take_action_ocimem_b) ) ) ) # ( !LE1_jtag_ram_rd_d1 & ( NE1_jdo[7] & ( (LE1L120) # (NE1_take_action_ocimem_b) ) ) ) # ( LE1_jtag_ram_rd_d1 & ( !NE1_jdo[7] & ( (!NE1_take_action_ocimem_b & ((XE1_q_a[4]) # (LE1L120))) ) ) ) # ( !LE1_jtag_ram_rd_d1 & ( !NE1_jdo[7] & ( (!NE1_take_action_ocimem_b & LE1L120) ) ) );


--VC1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~4 at MLABCELL_X15_Y6_N42
VC1L25 = ( TD1_d_writedata[4] & ( VC1_saved_grant[0] ) );


--ZE2_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] at FF_X13_Y8_N56
--register power-up is low

ZE2_altera_reset_synchronizer_int_chain[1] = DFFEAS( , GLOBAL(A1L28),  ,  ,  , ZE2L4,  ,  , VCC);


--MC1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0 at LABCELL_X24_Y4_N24
MC1L6 = ( !QC1_counter_reg_bit[4] & ( (!QC1_counter_reg_bit[1] & (!QC1_counter_reg_bit[2] & !QC1_counter_reg_bit[5])) ) );


--MC1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~1 at LABCELL_X24_Y4_N57
MC1L7 = ( YB1_rd_wfifo & ( (!QC1_counter_reg_bit[3] & (MC1L6 & QC1_counter_reg_bit[0])) ) );


--MC1L8 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~2 at LABCELL_X18_Y4_N33
MC1L8 = ( MC1_b_non_empty & ( ((!MC1L7) # (YB1_fifo_wr)) # (MC1_b_full) ) ) # ( !MC1_b_non_empty & ( (YB1_fifo_wr) # (MC1_b_full) ) );


--YB1L78 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr~0 at LABCELL_X23_Y5_N9
YB1L78 = ( !TD1_W_alu_result[2] & ( (YB1L70 & (!MC1_b_full & YB1L64)) ) );


--FC1_jupdate is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate at FF_X12_Y4_N50
--register power-up is low

FC1_jupdate = AMPP_FUNCTION(!A1L9, FC1L23, !P1_clr_reg, GND);


--FC1_write is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write at FF_X21_Y4_N52
--register power-up is low

FC1_write = AMPP_FUNCTION(A1L9, FC1L117, !P1_clr_reg, GND, FC1L97);


--PE1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~25 at LABCELL_X10_Y6_N21
PE1L70 = ( BE1_break_readreg[21] & ( (!ME1L3 & (((LE1_MonDReg[21])) # (P1_irf_reg[2][1]))) # (ME1L3 & (((PE1_sr[23])))) ) ) # ( !BE1_break_readreg[21] & ( (!ME1L3 & (!P1_irf_reg[2][1] & (LE1_MonDReg[21]))) # (ME1L3 & (((PE1_sr[23])))) ) );


--NE1_jdo[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22] at FF_X12_Y5_N59
--register power-up is low

NE1_jdo[22] = DFFEAS( , GLOBAL(A1L28),  ,  , NE1_update_jdo_strobe, PE1_sr[22],  ,  , VCC);


--PE1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~26 at LABCELL_X10_Y6_N24
PE1L71 = ( BE1_break_readreg[18] & ( (!ME1L3 & (((LE1_MonDReg[18])) # (P1_irf_reg[2][1]))) # (ME1L3 & (((PE1_sr[20])))) ) ) # ( !BE1_break_readreg[18] & ( (!ME1L3 & (!P1_irf_reg[2][1] & ((LE1_MonDReg[18])))) # (ME1L3 & (((PE1_sr[20])))) ) );


--VC1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~5 at LABCELL_X17_Y5_N12
VC1L26 = ( TD1_d_writedata[2] & ( VC1_saved_grant[0] ) );


--NE1_jdo[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6] at FF_X12_Y5_N50
--register power-up is low

NE1_jdo[6] = DFFEAS(NE1L17, GLOBAL(A1L28),  ,  , NE1_update_jdo_strobe,  ,  ,  ,  );


--FC1_td_shift[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7] at FF_X15_Y4_N41
--register power-up is low

FC1_td_shift[7] = AMPP_FUNCTION(A1L9, FC1L86, !P1_clr_reg, FC1L66);


--FC1_td_shift[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5] at FF_X15_Y4_N8
--register power-up is low

FC1_td_shift[5] = AMPP_FUNCTION(A1L9, FC1L88, !P1_clr_reg, FC1L66);


--WD1_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[27] at FF_X33_Y6_N2
--register power-up is low

WD1_writedata[27] = DFFEAS(VC1L49, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--LE1L189 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27 at LABCELL_X33_Y6_N57
LE1L189 = ( LE1L109Q & ( (WD1_writedata[27]) # (LE1L140Q) ) ) # ( !LE1L109Q & ( (!LE1L140Q & WD1_writedata[27]) ) );


--WD1_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[28] at FF_X18_Y6_N47
--register power-up is low

WD1_writedata[28] = DFFEAS( , GLOBAL(A1L28),  ,  ,  , VC1L50,  ,  , VCC);


--LE1L190 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28 at LABCELL_X18_Y6_N45
LE1L190 = ( WD1_writedata[28] & ( LE1L140Q & ( LE1_MonDReg[28] ) ) ) # ( !WD1_writedata[28] & ( LE1L140Q & ( LE1_MonDReg[28] ) ) ) # ( WD1_writedata[28] & ( !LE1L140Q ) );


--LE1_MonDReg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29] at FF_X13_Y6_N8
--register power-up is low

LE1_MonDReg[29] = DFFEAS(LE1L124, GLOBAL(A1L28),  ,  , LE1L52,  ,  ,  ,  );


--WD1_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[29] at FF_X19_Y6_N31
--register power-up is low

WD1_writedata[29] = DFFEAS(VC1L51, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--LE1L191 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29 at LABCELL_X18_Y6_N24
LE1L191 = (!LE1L140Q & ((WD1_writedata[29]))) # (LE1L140Q & (LE1L114Q));


--WD1_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[30] at FF_X33_Y6_N16
--register power-up is low

WD1_writedata[30] = DFFEAS(VC1L52, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--LE1L192 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30 at MLABCELL_X15_Y6_N3
LE1L192 = ( WD1_writedata[30] & ( (!LE1_jtag_ram_access) # (LE1_MonDReg[30]) ) ) # ( !WD1_writedata[30] & ( (LE1_jtag_ram_access & LE1_MonDReg[30]) ) );


--WD1_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[31] at FF_X16_Y6_N8
--register power-up is low

WD1_writedata[31] = DFFEAS(VC1L53, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--LE1L193 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31 at LABCELL_X16_Y6_N9
LE1L193 = ( LE1_jtag_ram_access & ( LE1L118Q ) ) # ( !LE1_jtag_ram_access & ( WD1_writedata[31] ) );


--FC1L84 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~8 at MLABCELL_X15_Y4_N45
FC1L84 = AMPP_FUNCTION(!FC1_count[9], !FC1L80, !R1_state[4], !FC1_rdata[2], !FC1_td_shift[5]);


--PE1L72 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~27 at LABCELL_X10_Y6_N57
PE1L72 = ( PE1_sr[26] & ( ((!P1_irf_reg[2][1] & ((LE1_MonDReg[24]))) # (P1_irf_reg[2][1] & (BE1_break_readreg[24]))) # (ME1L3) ) ) # ( !PE1_sr[26] & ( (!ME1L3 & ((!P1_irf_reg[2][1] & ((LE1_MonDReg[24]))) # (P1_irf_reg[2][1] & (BE1_break_readreg[24])))) ) );


--PE1L73 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~28 at LABCELL_X12_Y5_N0
PE1L73 = ( PE1_sr[6] & ( ((!P1_irf_reg[2][1] & ((LE1_MonDReg[4]))) # (P1_irf_reg[2][1] & (BE1_break_readreg[4]))) # (ME1L3) ) ) # ( !PE1_sr[6] & ( (!ME1L3 & ((!P1_irf_reg[2][1] & ((LE1_MonDReg[4]))) # (P1_irf_reg[2][1] & (BE1_break_readreg[4])))) ) );


--PE1_sr[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31] at FF_X15_Y5_N44
--register power-up is low

PE1_sr[31] = DFFEAS( , GLOBAL(A1L9),  ,  ,  , PE1L83,  ,  , VCC);


--PE1_sr[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[33] at FF_X17_Y6_N11
--register power-up is low

PE1_sr[33] = DFFEAS(PE1L85, GLOBAL(A1L9),  ,  , PE1L43,  ,  ,  ,  );


--PE1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~29 at LABCELL_X10_Y6_N3
PE1L74 = ( PE1_sr[29] & ( ((!P1_irf_reg[2][1] & ((LE1_MonDReg[27]))) # (P1_irf_reg[2][1] & (BE1_break_readreg[27]))) # (ME1L3) ) ) # ( !PE1_sr[29] & ( (!ME1L3 & ((!P1_irf_reg[2][1] & ((LE1_MonDReg[27]))) # (P1_irf_reg[2][1] & (BE1_break_readreg[27])))) ) );


--PE1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~30 at LABCELL_X10_Y6_N0
PE1L75 = ( PE1_sr[28] & ( ((!P1_irf_reg[2][1] & ((LE1_MonDReg[26]))) # (P1_irf_reg[2][1] & (BE1_break_readreg[26]))) # (ME1L3) ) ) # ( !PE1_sr[28] & ( (!ME1L3 & ((!P1_irf_reg[2][1] & ((LE1_MonDReg[26]))) # (P1_irf_reg[2][1] & (BE1_break_readreg[26])))) ) );


--PE1L76 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~31 at LABCELL_X10_Y6_N54
PE1L76 = ( LE1_MonDReg[25] & ( (!ME1L3 & ((!P1_irf_reg[2][1]) # ((BE1_break_readreg[25])))) # (ME1L3 & (((PE1_sr[27])))) ) ) # ( !LE1_MonDReg[25] & ( (!ME1L3 & (P1_irf_reg[2][1] & ((BE1_break_readreg[25])))) # (ME1L3 & (((PE1_sr[27])))) ) );


--ZE1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] at FF_X13_Y8_N23
--register power-up is low

ZE1_altera_reset_synchronizer_int_chain[0] = DFFEAS(ZE1L3, GLOBAL(A1L28), !DC1L14,  ,  ,  ,  ,  ,  );


--DE1_resetrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest at FF_X12_Y6_N53
--register power-up is low

DE1_resetrequest = DFFEAS( , GLOBAL(A1L28),  ,  , NE1_take_action_ocimem_a, NE1_jdo[22],  ,  , VCC);


--DC1L14 is nios_system:u0|altera_reset_controller:rst_controller|merged_reset~0 at LABCELL_X12_Y6_N51
DC1L14 = ( A1L84 & ( DE1_resetrequest ) ) # ( !A1L84 );


--NE1_jdo[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14] at FF_X12_Y5_N58
--register power-up is low

NE1_jdo[14] = DFFEAS(NE1L29, GLOBAL(A1L28),  ,  , NE1_update_jdo_strobe,  ,  ,  ,  );


--VC1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~6 at MLABCELL_X15_Y6_N54
VC1L27 = ( TD1_d_writedata[11] & ( VC1_saved_grant[0] ) );


--VC1_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[33] at LABCELL_X30_Y6_N6
VC1_src_data[33] = ( TD1_d_byteenable[1] & ( (VC1_saved_grant[0]) # (VC1_saved_grant[1]) ) ) # ( !TD1_d_byteenable[1] & ( VC1_saved_grant[1] ) );


--NE1_jdo[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15] at FF_X12_Y5_N49
--register power-up is low

NE1_jdo[15] = DFFEAS( , GLOBAL(A1L28),  ,  , NE1_update_jdo_strobe, PE1_sr[15],  ,  , VCC);


--LE1L123 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~5 at LABCELL_X13_Y5_N30
LE1L123 = ( LE1L120 & ( (!NE1_take_action_ocimem_b) # (NE1_jdo[15]) ) ) # ( !LE1L120 & ( (!NE1_take_action_ocimem_b & (LE1_jtag_ram_rd_d1 & (XE1_q_a[12]))) # (NE1_take_action_ocimem_b & (((NE1_jdo[15])))) ) );


--VC1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~7 at LABCELL_X17_Y5_N57
VC1L28 = ( VC1_saved_grant[0] & ( TD1_d_writedata[12] ) );


--VC1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~8 at LABCELL_X29_Y5_N9
VC1L29 = ( VC1_saved_grant[0] & ( TD1_d_writedata[13] ) );


--VC1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~9 at LABCELL_X17_Y5_N30
VC1L30 = ( TD1_d_writedata[14] & ( VC1_saved_grant[0] ) );


--LE1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~6 at LABCELL_X17_Y6_N48
LE1L79 = ( NE1_ir[1] & ( LE1_jtag_rd_d1 ) ) # ( !NE1_ir[1] & ( (!NE1_ir[0] & ((!NE1_enable_action_strobe & ((LE1_jtag_rd_d1))) # (NE1_enable_action_strobe & (NE1_jdo[35])))) # (NE1_ir[0] & (((LE1_jtag_rd_d1)))) ) );


--VC1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~10 at LABCELL_X19_Y6_N3
VC1L31 = ( TD1_d_writedata[15] & ( VC1_saved_grant[0] ) );


--VC1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~11 at MLABCELL_X15_Y6_N18
VC1L32 = ( TD1_d_writedata[16] & ( VC1_saved_grant[0] ) );


--VC1_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[34] at LABCELL_X24_Y8_N27
VC1_src_data[34] = ( TD1_d_byteenable[2] & ( (VC1_saved_grant[1]) # (VC1_saved_grant[0]) ) ) # ( !TD1_d_byteenable[2] & ( VC1_saved_grant[1] ) );


--NE1_jdo[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8] at FF_X12_Y5_N10
--register power-up is low

NE1_jdo[8] = DFFEAS( , GLOBAL(A1L28),  ,  , NE1_update_jdo_strobe, PE1_sr[8],  ,  , VCC);


--VC1L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~12 at LABCELL_X17_Y5_N39
VC1L33 = (VC1_saved_grant[0] & TD1_d_writedata[5]);


--NE1_jdo[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9] at FF_X12_Y5_N8
--register power-up is low

NE1_jdo[9] = DFFEAS(NE1L21, GLOBAL(A1L28),  ,  , NE1_update_jdo_strobe,  ,  ,  ,  );


--VC1L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~13 at LABCELL_X17_Y5_N45
VC1L34 = ( TD1_d_writedata[6] & ( VC1_saved_grant[0] ) );


--NE1_jdo[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11] at FF_X12_Y5_N7
--register power-up is low

NE1_jdo[11] = DFFEAS( , GLOBAL(A1L28),  ,  , NE1_update_jdo_strobe, PE1_sr[11],  ,  , VCC);


--LE1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~7 at LABCELL_X18_Y6_N12
LE1L66 = ( NE1_jdo[11] & ( LE1L40Q & ( ((!LE1_jtag_ram_rd_d1 & ((!LE1L43Q))) # (LE1_jtag_ram_rd_d1 & (XE1_q_a[8]))) # (NE1_take_action_ocimem_b) ) ) ) # ( !NE1_jdo[11] & ( LE1L40Q & ( (!NE1_take_action_ocimem_b & ((!LE1_jtag_ram_rd_d1 & ((!LE1L43Q))) # (LE1_jtag_ram_rd_d1 & (XE1_q_a[8])))) ) ) ) # ( NE1_jdo[11] & ( !LE1L40Q & ( ((LE1_jtag_ram_rd_d1 & XE1_q_a[8])) # (NE1_take_action_ocimem_b) ) ) ) # ( !NE1_jdo[11] & ( !LE1L40Q & ( (LE1_jtag_ram_rd_d1 & (!NE1_take_action_ocimem_b & XE1_q_a[8])) ) ) );


--VC1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~14 at LABCELL_X19_Y6_N39
VC1L35 = (TD1_d_writedata[8] & VC1_saved_grant[0]);


--NE1_jdo[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10] at FF_X12_Y5_N52
--register power-up is low

NE1_jdo[10] = DFFEAS(NE1L23, GLOBAL(A1L28),  ,  , NE1_update_jdo_strobe,  ,  ,  ,  );


--VC1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~15 at MLABCELL_X25_Y4_N48
VC1L36 = ( VC1_saved_grant[0] & ( TD1_d_writedata[7] ) );


--NE1_jdo[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12] at FF_X12_Y5_N55
--register power-up is low

NE1_jdo[12] = DFFEAS( , GLOBAL(A1L28),  ,  , NE1_update_jdo_strobe, PE1_sr[12],  ,  , VCC);


--VC1L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~16 at LABCELL_X30_Y6_N48
VC1L37 = ( VC1_saved_grant[0] & ( TD1_d_writedata[9] ) );


--NE1_jdo[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13] at FF_X12_Y5_N11
--register power-up is low

NE1_jdo[13] = DFFEAS(NE1L27, GLOBAL(A1L28),  ,  , NE1_update_jdo_strobe,  ,  ,  ,  );


--VC1L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~17 at MLABCELL_X15_Y6_N9
VC1L38 = ( TD1_d_writedata[10] & ( VC1_saved_grant[0] ) );


--VC1L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~18 at LABCELL_X16_Y6_N39
VC1L39 = ( TD1_d_writedata[17] & ( VC1_saved_grant[0] ) );


--VC1L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~19 at LABCELL_X19_Y5_N54
VC1L40 = ( VC1_saved_grant[0] & ( TD1_d_writedata[18] ) );


--VC1L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~20 at LABCELL_X19_Y6_N57
VC1L41 = (TD1_d_writedata[20] & VC1_saved_grant[0]);


--VC1L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~21 at LABCELL_X29_Y5_N15
VC1L42 = ( VC1_saved_grant[0] & ( TD1_d_writedata[19] ) );


--NE1_jdo[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24] at FF_X11_Y6_N19
--register power-up is low

NE1_jdo[24] = DFFEAS( , GLOBAL(A1L28),  ,  , NE1_update_jdo_strobe, PE1_sr[24],  ,  , VCC);


--VC1L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~22 at LABCELL_X19_Y6_N15
VC1L43 = (VC1_saved_grant[0] & TD1_d_writedata[21]);


--ME1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0 at LABCELL_X12_Y2_N30
ME1L4 = ( !P1_virtual_ir_scan_reg & ( (J1_splitter_nodes_receive_1[3] & R1_state[8]) ) );


--VC1L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~23 at LABCELL_X16_Y6_N30
VC1L44 = (VC1_saved_grant[0] & TD1_d_writedata[22]);


--VC1L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~24 at MLABCELL_X15_Y6_N33
VC1L45 = ( VC1_saved_grant[0] & ( TD1_d_writedata[23] ) );


--VC1L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~25 at MLABCELL_X25_Y4_N45
VC1L46 = ( VC1_saved_grant[0] & ( TD1_d_writedata[24] ) );


--VC1_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[35] at LABCELL_X24_Y8_N6
VC1_src_data[35] = ( TD1_d_byteenable[3] & ( (VC1_saved_grant[1]) # (VC1_saved_grant[0]) ) ) # ( !TD1_d_byteenable[3] & ( VC1_saved_grant[1] ) );


--VC1L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~26 at LABCELL_X19_Y6_N48
VC1L47 = ( TD1_d_writedata[25] & ( VC1_saved_grant[0] ) );


--VC1L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~27 at LABCELL_X30_Y6_N0
VC1L48 = ( TD1_d_writedata[26] & ( VC1_saved_grant[0] ) );


--FC1L85 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~9 at MLABCELL_X15_Y4_N9
FC1L85 = AMPP_FUNCTION(!FC1_count[9], !R1_state[4], !FC1L80, !P1_irf_reg[1][0], !FC1_td_shift[7], !FC1_rdata[4]);


--PE1_sr[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7] at FF_X15_Y5_N23
--register power-up is low

PE1_sr[7] = DFFEAS( , GLOBAL(A1L9),  ,  ,  , PE1L88,  ,  , VCC);


--FC1L23 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0 at LABCELL_X12_Y4_N30
FC1L23 = AMPP_FUNCTION(!FC1_jupdate, !P1_irf_reg[1][0], !R1_state[8], !J1_splitter_nodes_receive_0[3], !P1_virtual_ir_scan_reg);


--PE1L77 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~32 at LABCELL_X10_Y6_N30
PE1L77 = ( LE1_MonDReg[22] & ( (!ME1L3 & ((!P1_irf_reg[2][1]) # ((BE1_break_readreg[22])))) # (ME1L3 & (((PE1_sr[24])))) ) ) # ( !LE1_MonDReg[22] & ( (!ME1L3 & (P1_irf_reg[2][1] & ((BE1_break_readreg[22])))) # (ME1L3 & (((PE1_sr[24])))) ) );


--FC1L86 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~10 at MLABCELL_X15_Y4_N39
FC1L86 = AMPP_FUNCTION(!FC1_count[9], !FC1L80, !R1_state[4], !FC1_rdata[5], !FC1_td_shift[8]);


--FC1L87 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~11 at MLABCELL_X15_Y4_N15
FC1L87 = AMPP_FUNCTION(!FC1_count[9], !FC1_rdata[6], !FC1_td_shift[9]);


--FC1L88 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~12 at MLABCELL_X15_Y4_N6
FC1L88 = AMPP_FUNCTION(!FC1_count[9], !R1_state[4], !P1_irf_reg[1][0], !FC1L80, !FC1_td_shift[6], !FC1_rdata[3]);


--VC1L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~28 at LABCELL_X33_Y6_N0
VC1L49 = ( TD1_d_writedata[27] & ( VC1_saved_grant[0] ) );


--VC1L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~29 at LABCELL_X19_Y6_N33
VC1L50 = ( TD1_d_writedata[28] & ( VC1_saved_grant[0] ) );


--VC1L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~30 at LABCELL_X19_Y6_N30
VC1L51 = (VC1_saved_grant[0] & TD1_d_writedata[29]);


--VC1L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~31 at LABCELL_X33_Y6_N15
VC1L52 = ( VC1_saved_grant[0] & ( TD1_d_writedata[30] ) );


--VC1L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~32 at LABCELL_X16_Y6_N6
VC1L53 = (TD1_d_writedata[31] & VC1_saved_grant[0]);


--PE1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~33 at LABCELL_X12_Y5_N3
PE1L78 = ( BE1_break_readreg[5] & ( (!ME1L3 & (((LE1_MonDReg[5])) # (P1_irf_reg[2][1]))) # (ME1L3 & (((PE1_sr[7])))) ) ) # ( !BE1_break_readreg[5] & ( (!ME1L3 & (!P1_irf_reg[2][1] & ((LE1_MonDReg[5])))) # (ME1L3 & (((PE1_sr[7])))) ) );


--PE1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~34 at LABCELL_X10_Y6_N48
PE1L79 = ( PE1_sr[30] & ( ((!P1_irf_reg[2][1] & (LE1_MonDReg[28])) # (P1_irf_reg[2][1] & ((BE1_break_readreg[28])))) # (ME1L3) ) ) # ( !PE1_sr[30] & ( (!ME1L3 & ((!P1_irf_reg[2][1] & (LE1_MonDReg[28])) # (P1_irf_reg[2][1] & ((BE1_break_readreg[28]))))) ) );


--PE1L80 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~35 at LABCELL_X10_Y6_N51
PE1L80 = ( LE1_MonDReg[29] & ( (!ME1L3 & ((!P1_irf_reg[2][1]) # ((BE1_break_readreg[29])))) # (ME1L3 & (((PE1_sr[31])))) ) ) # ( !LE1_MonDReg[29] & ( (!ME1L3 & (P1_irf_reg[2][1] & ((BE1_break_readreg[29])))) # (ME1L3 & (((PE1_sr[31])))) ) );


--PE1L45 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30]~36 at MLABCELL_X15_Y5_N57
PE1L45 = ( R1_state[3] & ( (J1_splitter_nodes_receive_1[3] & (!P1_virtual_ir_scan_reg & ((!P1_irf_reg[2][1]) # (!P1_irf_reg[2][0])))) ) );


--PE1L81 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~37 at MLABCELL_X15_Y5_N3
PE1L81 = ( BE1_break_readreg[30] & ( (P1_irf_reg[2][1]) # (LE1_MonDReg[30]) ) ) # ( !BE1_break_readreg[30] & ( (LE1_MonDReg[30] & !P1_irf_reg[2][1]) ) );


--PE1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~38 at MLABCELL_X15_Y5_N48
PE1L82 = ( J1_splitter_nodes_receive_1[3] & ( (!P1_irf_reg[2][0] & (!P1_virtual_ir_scan_reg & R1_state[3])) ) );


--PE1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~39 at MLABCELL_X15_Y5_N18
PE1L83 = ( PE1_sr[32] & ( PE1L82 & ( (((PE1_sr[31] & !PE1L45)) # (ME1L3)) # (PE1L81) ) ) ) # ( !PE1_sr[32] & ( PE1L82 & ( (!ME1L3 & (((PE1_sr[31] & !PE1L45)) # (PE1L81))) ) ) ) # ( PE1_sr[32] & ( !PE1L82 & ( ((PE1_sr[31] & !PE1L45)) # (ME1L3) ) ) ) # ( !PE1_sr[32] & ( !PE1L82 & ( (PE1_sr[31] & (!PE1L45 & !ME1L3)) ) ) );


--PE1L84 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~40 at LABCELL_X17_Y6_N0
PE1L84 = ( PE1_sr[33] & ( ((!P1_irf_reg[2][1] & ((LE1_MonDReg[31]))) # (P1_irf_reg[2][1] & (BE1_break_readreg[31]))) # (ME1L3) ) ) # ( !PE1_sr[33] & ( (!ME1L3 & ((!P1_irf_reg[2][1] & ((LE1_MonDReg[31]))) # (P1_irf_reg[2][1] & (BE1_break_readreg[31])))) ) );


--DE1_resetlatch is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch at FF_X12_Y6_N43
--register power-up is low

DE1_resetlatch = DFFEAS(DE1L12, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--PE1L85 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~41 at LABCELL_X17_Y6_N9
PE1L85 = ( PE1L5 & ( (!ME1L3 & ((DE1_resetlatch))) # (ME1L3 & (PE1_sr[34])) ) ) # ( !PE1L5 & ( (PE1_sr[34] & ME1L3) ) );


--ZE1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] at FF_X13_Y8_N25
--register power-up is low

ZE1_altera_reset_synchronizer_int_chain[1] = DFFEAS(ZE1L5, GLOBAL(A1L28), !DC1L14,  ,  ,  ,  ,  ,  );


--PE1_sr[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[15] at FF_X11_Y5_N8
--register power-up is low

PE1_sr[15] = DFFEAS(PE1L92, GLOBAL(A1L9),  ,  ,  ,  ,  ,  ,  );


--PE1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~42 at LABCELL_X10_Y6_N9
PE1L86 = ( ME1L3 & ( LE1_MonDReg[15] & ( PE1_sr[17] ) ) ) # ( !ME1L3 & ( LE1_MonDReg[15] & ( (!P1_irf_reg[2][1]) # (BE1_break_readreg[15]) ) ) ) # ( ME1L3 & ( !LE1_MonDReg[15] & ( PE1_sr[17] ) ) ) # ( !ME1L3 & ( !LE1_MonDReg[15] & ( (BE1_break_readreg[15] & P1_irf_reg[2][1]) ) ) );


--PE1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~43 at LABCELL_X11_Y5_N9
PE1L87 = ( P1_irf_reg[2][1] & ( BE1_break_readreg[6] ) ) # ( !P1_irf_reg[2][1] & ( LE1_MonDReg[6] ) );


--PE1L88 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~44 at LABCELL_X11_Y5_N0
PE1L88 = ( PE1_sr[8] & ( P1_irf_reg[2][0] & ( ((!ME1_virtual_state_cdr & PE1_sr[7])) # (ME1L3) ) ) ) # ( !PE1_sr[8] & ( P1_irf_reg[2][0] & ( (!ME1L3 & (!ME1_virtual_state_cdr & PE1_sr[7])) ) ) ) # ( PE1_sr[8] & ( !P1_irf_reg[2][0] & ( ((!ME1_virtual_state_cdr & (PE1_sr[7])) # (ME1_virtual_state_cdr & ((PE1L87)))) # (ME1L3) ) ) ) # ( !PE1_sr[8] & ( !P1_irf_reg[2][0] & ( (!ME1L3 & ((!ME1_virtual_state_cdr & (PE1_sr[7])) # (ME1_virtual_state_cdr & ((PE1L87))))) ) ) );


--PE1L89 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~45 at LABCELL_X10_Y6_N33
PE1L89 = ( BE1_break_readreg[23] & ( (!ME1L3 & (((LE1_MonDReg[23])) # (P1_irf_reg[2][1]))) # (ME1L3 & (((PE1_sr[25])))) ) ) # ( !BE1_break_readreg[23] & ( (!ME1L3 & (!P1_irf_reg[2][1] & ((LE1_MonDReg[23])))) # (ME1L3 & (((PE1_sr[25])))) ) );


--DE1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0 at LABCELL_X12_Y6_N42
DE1L12 = ( NE1_jdo[24] & ( (!NE1_take_action_ocimem_a & ((DE1_resetlatch) # (RE1_dreg[0]))) ) ) # ( !NE1_jdo[24] & ( ((!NE1_take_action_ocimem_a & RE1_dreg[0])) # (DE1_resetlatch) ) );


--PE1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~46 at LABCELL_X12_Y5_N45
PE1L90 = ( LE1_MonDReg[13] & ( (!ME1L3 & ((!P1_irf_reg[2][1]) # ((BE1_break_readreg[13])))) # (ME1L3 & (((PE1_sr[15])))) ) ) # ( !LE1_MonDReg[13] & ( (!ME1L3 & (P1_irf_reg[2][1] & ((BE1_break_readreg[13])))) # (ME1L3 & (((PE1_sr[15])))) ) );


--PE1_DRsize.010 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010 at FF_X11_Y5_N40
--register power-up is low

PE1_DRsize.010 = DFFEAS(PE1L46, GLOBAL(A1L9),  ,  , ME1_virtual_state_uir,  ,  ,  ,  );


--PE1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~47 at LABCELL_X11_Y5_N42
PE1L91 = ( BE1_break_readreg[14] & ( P1_irf_reg[2][0] & ( (!ME1_virtual_state_cdr & PE1_sr[15]) ) ) ) # ( !BE1_break_readreg[14] & ( P1_irf_reg[2][0] & ( (!ME1_virtual_state_cdr & PE1_sr[15]) ) ) ) # ( BE1_break_readreg[14] & ( !P1_irf_reg[2][0] & ( (!ME1_virtual_state_cdr & (((PE1_sr[15])))) # (ME1_virtual_state_cdr & (((LE1_MonDReg[14])) # (P1_irf_reg[2][1]))) ) ) ) # ( !BE1_break_readreg[14] & ( !P1_irf_reg[2][0] & ( (!ME1_virtual_state_cdr & (((PE1_sr[15])))) # (ME1_virtual_state_cdr & (!P1_irf_reg[2][1] & (LE1_MonDReg[14]))) ) ) );


--PE1L92 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~48 at LABCELL_X11_Y5_N6
PE1L92 = ( A1L10 & ( (!ME1L3 & (((PE1L91)))) # (ME1L3 & (((PE1_sr[16])) # (PE1_DRsize.010))) ) ) # ( !A1L10 & ( (!ME1L3 & (((PE1L91)))) # (ME1L3 & (!PE1_DRsize.010 & ((PE1_sr[16])))) ) );


--PE1L93 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~49 at LABCELL_X12_Y5_N36
PE1L93 = ( PE1_sr[9] & ( ((!P1_irf_reg[2][1] & (LE1_MonDReg[7])) # (P1_irf_reg[2][1] & ((BE1_break_readreg[7])))) # (ME1L3) ) ) # ( !PE1_sr[9] & ( (!ME1L3 & ((!P1_irf_reg[2][1] & (LE1_MonDReg[7])) # (P1_irf_reg[2][1] & ((BE1_break_readreg[7]))))) ) );


--PE1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~50 at LABCELL_X12_Y5_N18
PE1L94 = ( LE1_MonDReg[8] & ( (!ME1L3 & ((!P1_irf_reg[2][1]) # ((BE1_break_readreg[8])))) # (ME1L3 & (((PE1_sr[10])))) ) ) # ( !LE1_MonDReg[8] & ( (!ME1L3 & (P1_irf_reg[2][1] & ((BE1_break_readreg[8])))) # (ME1L3 & (((PE1_sr[10])))) ) );


--PE1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~51 at LABCELL_X12_Y5_N24
PE1L95 = ( BE1_break_readreg[10] & ( (!ME1L3 & (((LE1_MonDReg[10])) # (P1_irf_reg[2][1]))) # (ME1L3 & (((PE1_sr[12])))) ) ) # ( !BE1_break_readreg[10] & ( (!ME1L3 & (!P1_irf_reg[2][1] & (LE1_MonDReg[10]))) # (ME1L3 & (((PE1_sr[12])))) ) );


--PE1L96 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~52 at LABCELL_X12_Y5_N21
PE1L96 = ( LE1_MonDReg[9] & ( (!ME1L3 & ((!P1_irf_reg[2][1]) # ((BE1_break_readreg[9])))) # (ME1L3 & (((PE1_sr[11])))) ) ) # ( !LE1_MonDReg[9] & ( (!ME1L3 & (P1_irf_reg[2][1] & (BE1_break_readreg[9]))) # (ME1L3 & (((PE1_sr[11])))) ) );


--PE1L97 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~53 at LABCELL_X12_Y5_N27
PE1L97 = ( LE1_MonDReg[11] & ( (!ME1L3 & ((!P1_irf_reg[2][1]) # ((BE1_break_readreg[11])))) # (ME1L3 & (((PE1_sr[13])))) ) ) # ( !LE1_MonDReg[11] & ( (!ME1L3 & (P1_irf_reg[2][1] & ((BE1_break_readreg[11])))) # (ME1L3 & (((PE1_sr[13])))) ) );


--PE1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~54 at LABCELL_X12_Y5_N42
PE1L98 = ( PE1_sr[14] & ( ((!P1_irf_reg[2][1] & ((LE1_MonDReg[12]))) # (P1_irf_reg[2][1] & (BE1_break_readreg[12]))) # (ME1L3) ) ) # ( !PE1_sr[14] & ( (!ME1L3 & ((!P1_irf_reg[2][1] & ((LE1_MonDReg[12]))) # (P1_irf_reg[2][1] & (BE1_break_readreg[12])))) ) );


--PE1L46 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30]~55 at LABCELL_X11_Y5_N39
PE1L46 = (P1_irf_reg[2][0] & P1_irf_reg[2][1]);


--TD1L932 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~2 at LABCELL_X24_Y7_N42
TD1L932 = ( YC1_av_readdata_pre[10] & ( TD1_av_ld_byte2_data[2] & ( (((TC2L1 & YC4_av_readdata_pre[10])) # (YC1L35Q)) # (TD1_av_ld_aligning_data) ) ) ) # ( !YC1_av_readdata_pre[10] & ( TD1_av_ld_byte2_data[2] & ( ((TC2L1 & YC4_av_readdata_pre[10])) # (TD1_av_ld_aligning_data) ) ) ) # ( YC1_av_readdata_pre[10] & ( !TD1_av_ld_byte2_data[2] & ( (!TD1_av_ld_aligning_data & (((TC2L1 & YC4_av_readdata_pre[10])) # (YC1L35Q))) ) ) ) # ( !YC1_av_readdata_pre[10] & ( !TD1_av_ld_byte2_data[2] & ( (!TD1_av_ld_aligning_data & (TC2L1 & YC4_av_readdata_pre[10])) ) ) );


--TD1L938 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~3 at LABCELL_X23_Y7_N9
TD1L938 = ( TD1_av_ld_byte2_data[3] & ( (!GD1L29 & (!TD1_av_ld_aligning_data & ((!TC2L1) # (!YC4_av_readdata_pre[11])))) ) ) # ( !TD1_av_ld_byte2_data[3] & ( ((!GD1L29 & ((!TC2L1) # (!YC4_av_readdata_pre[11])))) # (TD1_av_ld_aligning_data) ) );


--TD1L939 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~4 at MLABCELL_X25_Y7_N24
TD1L939 = ( YC1_av_readdata_pre[12] & ( TD1_av_ld_byte2_data[4] & ( (((YC4_av_readdata_pre[12] & TC2L1)) # (TD1_av_ld_aligning_data)) # (YC1L35Q) ) ) ) # ( !YC1_av_readdata_pre[12] & ( TD1_av_ld_byte2_data[4] & ( ((YC4_av_readdata_pre[12] & TC2L1)) # (TD1_av_ld_aligning_data) ) ) ) # ( YC1_av_readdata_pre[12] & ( !TD1_av_ld_byte2_data[4] & ( (!TD1_av_ld_aligning_data & (((YC4_av_readdata_pre[12] & TC2L1)) # (YC1L35Q))) ) ) ) # ( !YC1_av_readdata_pre[12] & ( !TD1_av_ld_byte2_data[4] & ( (YC4_av_readdata_pre[12] & (TC2L1 & !TD1_av_ld_aligning_data)) ) ) );


--TD1L944 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~5 at LABCELL_X27_Y6_N6
TD1L944 = ( YC4_av_readdata_pre[13] & ( TD1_av_ld_byte2_data[5] & ( (((YC1L35Q & YC1_av_readdata_pre[13])) # (TD1_av_ld_aligning_data)) # (TC2L1) ) ) ) # ( !YC4_av_readdata_pre[13] & ( TD1_av_ld_byte2_data[5] & ( ((YC1L35Q & YC1_av_readdata_pre[13])) # (TD1_av_ld_aligning_data) ) ) ) # ( YC4_av_readdata_pre[13] & ( !TD1_av_ld_byte2_data[5] & ( (!TD1_av_ld_aligning_data & (((YC1L35Q & YC1_av_readdata_pre[13])) # (TC2L1))) ) ) ) # ( !YC4_av_readdata_pre[13] & ( !TD1_av_ld_byte2_data[5] & ( (YC1L35Q & (YC1_av_readdata_pre[13] & !TD1_av_ld_aligning_data)) ) ) );


--TD1L949 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~6 at LABCELL_X24_Y7_N48
TD1L949 = ( YC1_av_readdata_pre[14] & ( TD1_av_ld_byte2_data[6] & ( (((TC2L1 & YC4_av_readdata_pre[14])) # (YC1L35Q)) # (TD1_av_ld_aligning_data) ) ) ) # ( !YC1_av_readdata_pre[14] & ( TD1_av_ld_byte2_data[6] & ( ((TC2L1 & YC4_av_readdata_pre[14])) # (TD1_av_ld_aligning_data) ) ) ) # ( YC1_av_readdata_pre[14] & ( !TD1_av_ld_byte2_data[6] & ( (!TD1_av_ld_aligning_data & (((TC2L1 & YC4_av_readdata_pre[14])) # (YC1L35Q))) ) ) ) # ( !YC1_av_readdata_pre[14] & ( !TD1_av_ld_byte2_data[6] & ( (!TD1_av_ld_aligning_data & (TC2L1 & YC4_av_readdata_pre[14])) ) ) );


--TD1L954 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~7 at LABCELL_X27_Y6_N12
TD1L954 = ( YC4_av_readdata_pre[15] & ( TC2L1 & ( (!TD1_av_ld_aligning_data) # (TD1_av_ld_byte2_data[7]) ) ) ) # ( !YC4_av_readdata_pre[15] & ( TC2L1 & ( (!TD1_av_ld_aligning_data & (YC1L35Q & ((YC1_av_readdata_pre[15])))) # (TD1_av_ld_aligning_data & (((TD1_av_ld_byte2_data[7])))) ) ) ) # ( YC4_av_readdata_pre[15] & ( !TC2L1 & ( (!TD1_av_ld_aligning_data & (YC1L35Q & ((YC1_av_readdata_pre[15])))) # (TD1_av_ld_aligning_data & (((TD1_av_ld_byte2_data[7])))) ) ) ) # ( !YC4_av_readdata_pre[15] & ( !TC2L1 & ( (!TD1_av_ld_aligning_data & (YC1L35Q & ((YC1_av_readdata_pre[15])))) # (TD1_av_ld_aligning_data & (((TD1_av_ld_byte2_data[7])))) ) ) );


--TD1L970 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~4 at LABCELL_X24_Y7_N18
TD1L970 = ( YC4_av_readdata_pre[16] & ( TD1_av_ld_byte3_data[0] & ( (((YC1_av_readdata_pre[16] & YC1L35Q)) # (TD1_av_ld_aligning_data)) # (TC2L1) ) ) ) # ( !YC4_av_readdata_pre[16] & ( TD1_av_ld_byte3_data[0] & ( ((YC1_av_readdata_pre[16] & YC1L35Q)) # (TD1_av_ld_aligning_data) ) ) ) # ( YC4_av_readdata_pre[16] & ( !TD1_av_ld_byte3_data[0] & ( (!TD1_av_ld_aligning_data & (((YC1_av_readdata_pre[16] & YC1L35Q)) # (TC2L1))) ) ) ) # ( !YC4_av_readdata_pre[16] & ( !TD1_av_ld_byte3_data[0] & ( (YC1_av_readdata_pre[16] & (YC1L35Q & !TD1_av_ld_aligning_data)) ) ) );


--TD1L976 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~5 at MLABCELL_X25_Y7_N48
TD1L976 = ( YC4_av_readdata_pre[17] & ( YC1L35Q & ( (!TD1_av_ld_aligning_data & (((TC2L1)) # (YC1_av_readdata_pre[17]))) # (TD1_av_ld_aligning_data & (((TD1_av_ld_byte3_data[1])))) ) ) ) # ( !YC4_av_readdata_pre[17] & ( YC1L35Q & ( (!TD1_av_ld_aligning_data & (YC1_av_readdata_pre[17])) # (TD1_av_ld_aligning_data & ((TD1_av_ld_byte3_data[1]))) ) ) ) # ( YC4_av_readdata_pre[17] & ( !YC1L35Q & ( (!TD1_av_ld_aligning_data & (TC2L1)) # (TD1_av_ld_aligning_data & ((TD1_av_ld_byte3_data[1]))) ) ) ) # ( !YC4_av_readdata_pre[17] & ( !YC1L35Q & ( (TD1_av_ld_byte3_data[1] & TD1_av_ld_aligning_data) ) ) );


--TD1L977 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~6 at LABCELL_X24_Y7_N24
TD1L977 = ( YC4_av_readdata_pre[18] & ( YC1_av_readdata_pre[18] & ( (!TD1_av_ld_aligning_data & (((YC1L35Q) # (TC2L1)))) # (TD1_av_ld_aligning_data & (TD1_av_ld_byte3_data[2])) ) ) ) # ( !YC4_av_readdata_pre[18] & ( YC1_av_readdata_pre[18] & ( (!TD1_av_ld_aligning_data & ((YC1L35Q))) # (TD1_av_ld_aligning_data & (TD1_av_ld_byte3_data[2])) ) ) ) # ( YC4_av_readdata_pre[18] & ( !YC1_av_readdata_pre[18] & ( (!TD1_av_ld_aligning_data & ((TC2L1))) # (TD1_av_ld_aligning_data & (TD1_av_ld_byte3_data[2])) ) ) ) # ( !YC4_av_readdata_pre[18] & ( !YC1_av_readdata_pre[18] & ( (TD1_av_ld_byte3_data[2] & TD1_av_ld_aligning_data) ) ) );


--TD1L982 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~7 at MLABCELL_X25_Y7_N6
TD1L982 = ( YC4_av_readdata_pre[19] & ( YC1L35Q & ( (!TD1_av_ld_aligning_data & (((YC1_av_readdata_pre[19]) # (TC2L1)))) # (TD1_av_ld_aligning_data & (TD1_av_ld_byte3_data[3])) ) ) ) # ( !YC4_av_readdata_pre[19] & ( YC1L35Q & ( (!TD1_av_ld_aligning_data & ((YC1_av_readdata_pre[19]))) # (TD1_av_ld_aligning_data & (TD1_av_ld_byte3_data[3])) ) ) ) # ( YC4_av_readdata_pre[19] & ( !YC1L35Q & ( (!TD1_av_ld_aligning_data & ((TC2L1))) # (TD1_av_ld_aligning_data & (TD1_av_ld_byte3_data[3])) ) ) ) # ( !YC4_av_readdata_pre[19] & ( !YC1L35Q & ( (TD1_av_ld_byte3_data[3] & TD1_av_ld_aligning_data) ) ) );


--TD1L988 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~8 at MLABCELL_X28_Y6_N18
TD1L988 = ( YC4_av_readdata_pre[20] & ( TD1_av_ld_byte3_data[4] & ( (((YC1_av_readdata_pre[20] & YC1L35Q)) # (TC2L1)) # (TD1_av_ld_aligning_data) ) ) ) # ( !YC4_av_readdata_pre[20] & ( TD1_av_ld_byte3_data[4] & ( ((YC1_av_readdata_pre[20] & YC1L35Q)) # (TD1_av_ld_aligning_data) ) ) ) # ( YC4_av_readdata_pre[20] & ( !TD1_av_ld_byte3_data[4] & ( (!TD1_av_ld_aligning_data & (((YC1_av_readdata_pre[20] & YC1L35Q)) # (TC2L1))) ) ) ) # ( !YC4_av_readdata_pre[20] & ( !TD1_av_ld_byte3_data[4] & ( (!TD1_av_ld_aligning_data & (YC1_av_readdata_pre[20] & YC1L35Q)) ) ) );


--TD1L989 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~9 at LABCELL_X27_Y6_N18
TD1L989 = ( YC4_av_readdata_pre[21] & ( YC1L35Q & ( (!TD1_av_ld_aligning_data & (((TC2L1) # (YC1_av_readdata_pre[21])))) # (TD1_av_ld_aligning_data & (TD1_av_ld_byte3_data[5])) ) ) ) # ( !YC4_av_readdata_pre[21] & ( YC1L35Q & ( (!TD1_av_ld_aligning_data & ((YC1_av_readdata_pre[21]))) # (TD1_av_ld_aligning_data & (TD1_av_ld_byte3_data[5])) ) ) ) # ( YC4_av_readdata_pre[21] & ( !YC1L35Q & ( (!TD1_av_ld_aligning_data & ((TC2L1))) # (TD1_av_ld_aligning_data & (TD1_av_ld_byte3_data[5])) ) ) ) # ( !YC4_av_readdata_pre[21] & ( !YC1L35Q & ( (TD1_av_ld_byte3_data[5] & TD1_av_ld_aligning_data) ) ) );


--TD1L995 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~10 at LABCELL_X23_Y7_N24
TD1L995 = ( YC4_av_readdata_pre[22] & ( TD1_av_ld_byte3_data[6] & ( (((YC1_av_readdata_pre[22] & YC1L35Q)) # (TD1_av_ld_aligning_data)) # (TC2L1) ) ) ) # ( !YC4_av_readdata_pre[22] & ( TD1_av_ld_byte3_data[6] & ( ((YC1_av_readdata_pre[22] & YC1L35Q)) # (TD1_av_ld_aligning_data) ) ) ) # ( YC4_av_readdata_pre[22] & ( !TD1_av_ld_byte3_data[6] & ( (!TD1_av_ld_aligning_data & (((YC1_av_readdata_pre[22] & YC1L35Q)) # (TC2L1))) ) ) ) # ( !YC4_av_readdata_pre[22] & ( !TD1_av_ld_byte3_data[6] & ( (YC1_av_readdata_pre[22] & (!TD1_av_ld_aligning_data & YC1L35Q)) ) ) );


--TD1L997 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~11 at LABCELL_X23_Y7_N6
TD1L997 = ( TD1_av_ld_aligning_data & ( !TD1_av_ld_byte3_data[7] ) ) # ( !TD1_av_ld_aligning_data & ( (!GD1L29 & ((!TC2L1) # (!YC4_av_readdata_pre[23]))) ) );


--TD1L926 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~8 at LABCELL_X24_Y7_N36
TD1L926 = ( YC4_av_readdata_pre[8] & ( TD1_av_ld_byte2_data[0] & ( (((YC1L35Q & YC1_av_readdata_pre[8])) # (TC2L1)) # (TD1_av_ld_aligning_data) ) ) ) # ( !YC4_av_readdata_pre[8] & ( TD1_av_ld_byte2_data[0] & ( ((YC1L35Q & YC1_av_readdata_pre[8])) # (TD1_av_ld_aligning_data) ) ) ) # ( YC4_av_readdata_pre[8] & ( !TD1_av_ld_byte2_data[0] & ( (!TD1_av_ld_aligning_data & (((YC1L35Q & YC1_av_readdata_pre[8])) # (TC2L1))) ) ) ) # ( !YC4_av_readdata_pre[8] & ( !TD1_av_ld_byte2_data[0] & ( (!TD1_av_ld_aligning_data & (YC1L35Q & YC1_av_readdata_pre[8])) ) ) );


--TD1L927 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~9 at MLABCELL_X25_Y7_N54
TD1L927 = ( YC4_av_readdata_pre[9] & ( YC1L35Q & ( (!TD1_av_ld_aligning_data & (((YC1_av_readdata_pre[9]) # (TC2L1)))) # (TD1_av_ld_aligning_data & (TD1_av_ld_byte2_data[1])) ) ) ) # ( !YC4_av_readdata_pre[9] & ( YC1L35Q & ( (!TD1_av_ld_aligning_data & ((YC1_av_readdata_pre[9]))) # (TD1_av_ld_aligning_data & (TD1_av_ld_byte2_data[1])) ) ) ) # ( YC4_av_readdata_pre[9] & ( !YC1L35Q & ( (!TD1_av_ld_aligning_data & ((TC2L1))) # (TD1_av_ld_aligning_data & (TD1_av_ld_byte2_data[1])) ) ) ) # ( !YC4_av_readdata_pre[9] & ( !YC1L35Q & ( (TD1_av_ld_byte2_data[1] & TD1_av_ld_aligning_data) ) ) );


--PE1L99 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~56 at LABCELL_X11_Y5_N12
PE1L99 = ( P1_irf_reg[2][0] & ( (PE1_sr[35] & ((!ME1_virtual_state_cdr) # (P1_irf_reg[2][1]))) ) ) # ( !P1_irf_reg[2][0] & ( (!ME1_virtual_state_cdr & (((PE1_sr[35])))) # (ME1_virtual_state_cdr & (!P1_irf_reg[2][1] & ((RE2_dreg[0])))) ) );


--TD1L213 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~3 at MLABCELL_X28_Y9_N54
TD1L213 = ( TD1_D_iw[14] & ( TD1_D_iw[15] & ( (TD1_D_iw[13] & (!TD1_D_iw[12] & (TD1_D_iw[16] & TD1_D_iw[11]))) ) ) ) # ( TD1_D_iw[14] & ( !TD1_D_iw[15] & ( (TD1_D_iw[13] & (!TD1_D_iw[12] & TD1_D_iw[16])) ) ) ) # ( !TD1_D_iw[14] & ( !TD1_D_iw[15] & ( (TD1_D_iw[13] & (TD1_D_iw[16] & ((!TD1_D_iw[12]) # (TD1_D_iw[11])))) ) ) );


--TD1L221 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~0 at MLABCELL_X28_Y9_N0
TD1L221 = ( TD1_D_iw[16] & ( TD1_D_iw[12] & ( (!TD1_D_iw[15] & (TD1_D_iw[11] & (!TD1_D_iw[14] & TD1_D_iw[13]))) ) ) ) # ( TD1_D_iw[16] & ( !TD1_D_iw[12] & ( (!TD1_D_iw[15] & (TD1_D_iw[13] & ((!TD1_D_iw[11]) # (!TD1_D_iw[14])))) ) ) );


--TD1L203 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~0 at MLABCELL_X34_Y9_N21
TD1L203 = ( !TD1_D_iw[3] & ( (TD1_D_iw[4] & (!TD1_D_iw[0] & (!TD1_D_iw[1] $ (TD1_D_iw[2])))) ) );


--TD1L204 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~1 at LABCELL_X31_Y9_N54
TD1L204 = ( TD1_D_iw[15] & ( !TD1_D_iw[13] & ( (!TD1_D_iw[12] & ((!TD1_D_iw[11] & (!TD1_D_iw[14])) # (TD1_D_iw[11] & (TD1_D_iw[14] & TD1_D_iw[16])))) ) ) ) # ( !TD1_D_iw[15] & ( !TD1_D_iw[13] & ( (!TD1_D_iw[11] & (!TD1_D_iw[12] & TD1_D_iw[14])) ) ) );


--TD1L312 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~1 at MLABCELL_X34_Y9_N9
TD1L312 = ( !TD1_D_iw[1] & ( (TD1_D_iw[2] & (TD1_D_iw[0] & ((!TD1_D_iw[3]) # (!TD1_D_iw[4])))) ) );


--TD1L236 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~3 at LABCELL_X31_Y9_N27
TD1L236 = ( TD1_D_iw[13] & ( (!TD1_D_iw[12] & (TD1_D_iw[14] & (!TD1_D_iw[15] $ (!TD1_D_iw[16])))) ) );


--TD1L214 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~4 at LABCELL_X33_Y9_N18
TD1L214 = ( TD1_D_iw[1] & ( TD1_D_iw[3] & ( (TD1_D_iw[4] & (TD1_D_iw[0] & (!TD1_D_iw[5] & TD1_D_iw[2]))) ) ) ) # ( !TD1_D_iw[1] & ( TD1_D_iw[3] & ( (TD1_D_iw[0] & ((!TD1_D_iw[4] & (TD1_D_iw[5] & !TD1_D_iw[2])) # (TD1_D_iw[4] & (!TD1_D_iw[5] & TD1_D_iw[2])))) ) ) ) # ( TD1_D_iw[1] & ( !TD1_D_iw[3] & ( (!TD1_D_iw[4] & (!TD1_D_iw[0] & (TD1_D_iw[5] & !TD1_D_iw[2]))) ) ) ) # ( !TD1_D_iw[1] & ( !TD1_D_iw[3] & ( (!TD1_D_iw[4] & (TD1_D_iw[0] & (TD1_D_iw[5] & !TD1_D_iw[2]))) ) ) );


--TD1L215 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~5 at LABCELL_X33_Y9_N48
TD1L215 = ( TD1_D_iw[0] & ( TD1_D_iw[3] & ( (!TD1_D_iw[2] & (!TD1_D_iw[1] & !TD1_D_iw[5])) ) ) ) # ( !TD1_D_iw[0] & ( TD1_D_iw[3] & ( (!TD1_D_iw[2] & (TD1_D_iw[1] & !TD1_D_iw[5])) ) ) ) # ( TD1_D_iw[0] & ( !TD1_D_iw[3] & ( (TD1_D_iw[4] & (!TD1_D_iw[2] & (!TD1_D_iw[1] & !TD1_D_iw[5]))) ) ) ) # ( !TD1_D_iw[0] & ( !TD1_D_iw[3] & ( (TD1_D_iw[4] & (!TD1_D_iw[2] & (TD1_D_iw[1] & !TD1_D_iw[5]))) ) ) );


--TD1L216 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~6 at LABCELL_X33_Y9_N42
TD1L216 = ( TD1_D_iw[0] & ( TD1_D_iw[4] & ( (TD1_D_iw[5] & ((!TD1_D_iw[2] & (!TD1_D_iw[1])) # (TD1_D_iw[2] & ((TD1_D_iw[3]))))) ) ) ) # ( !TD1_D_iw[0] & ( TD1_D_iw[4] & ( (TD1_D_iw[5] & (TD1_D_iw[3] & (!TD1_D_iw[1] $ (TD1_D_iw[2])))) ) ) );


--TD1L237 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~4 at MLABCELL_X28_Y9_N57
TD1L237 = ( TD1_D_iw[15] & ( TD1_D_iw[14] & ( (TD1_D_iw[13] & (!TD1_D_iw[12] & (TD1_D_iw[11] & TD1_D_iw[16]))) ) ) ) # ( TD1_D_iw[15] & ( !TD1_D_iw[14] & ( (TD1_D_iw[13] & (!TD1_D_iw[12] & TD1_D_iw[16])) ) ) ) # ( !TD1_D_iw[15] & ( !TD1_D_iw[14] & ( (TD1_D_iw[13] & (TD1_D_iw[16] & ((!TD1_D_iw[12]) # (TD1_D_iw[11])))) ) ) );


--TD1L238 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~5 at LABCELL_X30_Y9_N30
TD1L238 = ( TD1_D_iw[15] & ( TD1_D_iw[16] & ( (!TD1_D_iw[14] & (TD1_D_iw[12] & ((!TD1_D_iw[13]) # (TD1_D_iw[11])))) # (TD1_D_iw[14] & ((!TD1_D_iw[12] & ((!TD1_D_iw[11]))) # (TD1_D_iw[12] & (TD1_D_iw[13])))) ) ) ) # ( !TD1_D_iw[15] & ( TD1_D_iw[16] & ( (!TD1_D_iw[11] & (!TD1_D_iw[13] & ((TD1_D_iw[12])))) # (TD1_D_iw[11] & ((!TD1_D_iw[14] & (!TD1_D_iw[13])) # (TD1_D_iw[14] & ((TD1_D_iw[12]))))) ) ) ) # ( TD1_D_iw[15] & ( !TD1_D_iw[16] & ( (!TD1_D_iw[13] & (((TD1_D_iw[11] & !TD1_D_iw[12])))) # (TD1_D_iw[13] & ((!TD1_D_iw[12] & (!TD1_D_iw[14])) # (TD1_D_iw[12] & ((TD1_D_iw[11]))))) ) ) ) # ( !TD1_D_iw[15] & ( !TD1_D_iw[16] & ( (!TD1_D_iw[13] & (!TD1_D_iw[11] & (!TD1_D_iw[14] $ (TD1_D_iw[12])))) # (TD1_D_iw[13] & (((TD1_D_iw[11] & TD1_D_iw[12])))) ) ) );


--TD1L239 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~6 at LABCELL_X30_Y9_N12
TD1L239 = ( !TD1_D_iw[15] & ( TD1_D_iw[16] & ( (!TD1_D_iw[13] & (((!TD1_D_iw[14] & TD1_D_iw[11])) # (TD1_D_iw[12]))) ) ) ) # ( TD1_D_iw[15] & ( !TD1_D_iw[16] & ( (!TD1_D_iw[13] & (TD1_D_iw[14] & (TD1_D_iw[11] & !TD1_D_iw[12]))) ) ) );


--TD1L240 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~7 at LABCELL_X30_Y9_N6
TD1L240 = ( TD1_D_iw[11] & ( !TD1_D_iw[16] & ( (!TD1_D_iw[15] & (TD1_D_iw[14] & (TD1_D_iw[13] & TD1_D_iw[12]))) # (TD1_D_iw[15] & (!TD1_D_iw[14] & ((!TD1_D_iw[12])))) ) ) ) # ( !TD1_D_iw[11] & ( !TD1_D_iw[16] & ( (!TD1_D_iw[15] & (!TD1_D_iw[13] & (!TD1_D_iw[14] $ (TD1_D_iw[12])))) # (TD1_D_iw[15] & (!TD1_D_iw[14] & (TD1_D_iw[13] & !TD1_D_iw[12]))) ) ) );


--TD1L241 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~8 at LABCELL_X30_Y9_N36
TD1L241 = ( TD1_D_iw[15] & ( TD1_D_iw[12] & ( (TD1_D_iw[16] & (!TD1_D_iw[14] & ((!TD1_D_iw[13]) # (TD1_D_iw[11])))) ) ) ) # ( !TD1_D_iw[15] & ( TD1_D_iw[12] & ( (TD1_D_iw[11] & (TD1_D_iw[16] & (TD1_D_iw[13] & TD1_D_iw[14]))) ) ) ) # ( TD1_D_iw[15] & ( !TD1_D_iw[12] & ( (!TD1_D_iw[11] & (TD1_D_iw[16] & TD1_D_iw[14])) ) ) );


--TD1L224 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld~0 at LABCELL_X33_Y9_N12
TD1L224 = ( TD1_D_iw[3] & ( (!TD1_D_iw[4] & (TD1_D_iw[1] & TD1_D_iw[0])) ) ) # ( !TD1_D_iw[3] & ( (TD1_D_iw[1] & (TD1_D_iw[0] & ((!TD1_D_iw[4]) # (TD1_D_iw[2])))) ) );


--TD1L254 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_unsigned_lo_imm16~1 at LABCELL_X35_Y9_N54
TD1L254 = ( TD1_D_iw[5] & ( TD1_D_iw[4] & ( (!TD1_D_iw[3] & (!TD1_D_iw[2] & (!TD1_D_iw[1] & !TD1_D_iw[0]))) ) ) ) # ( TD1_D_iw[5] & ( !TD1_D_iw[4] & ( (TD1_D_iw[3] & (!TD1_D_iw[2] & (!TD1_D_iw[1] & !TD1_D_iw[0]))) ) ) );


--TD1L201 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~0 at LABCELL_X33_Y9_N24
TD1L201 = ( TD1_D_iw[2] & ( !TD1_D_iw[0] & ( (TD1_D_iw[1] & ((!TD1_D_iw[4] & (!TD1_D_iw[3])) # (TD1_D_iw[4] & (TD1_D_iw[3] & !TD1_D_iw[5])))) ) ) ) # ( !TD1_D_iw[2] & ( !TD1_D_iw[0] & ( (!TD1_D_iw[1] & ((!TD1_D_iw[4] & (!TD1_D_iw[3] & TD1_D_iw[5])) # (TD1_D_iw[4] & (TD1_D_iw[3] & !TD1_D_iw[5])))) ) ) );


--TD1L205 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~2 at MLABCELL_X34_Y9_N18
TD1L205 = ( TD1_D_iw[2] & ( (TD1_D_iw[1] & (!TD1_D_iw[4] & (TD1_D_iw[3] & !TD1_D_iw[0]))) ) ) # ( !TD1_D_iw[2] & ( (!TD1_D_iw[1] & (!TD1_D_iw[4] & (TD1_D_iw[3] & !TD1_D_iw[0]))) ) );


--TD1L202 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~1 at MLABCELL_X28_Y9_N18
TD1L202 = ( TD1_D_iw[16] & ( !TD1_D_iw[12] & ( (!TD1_D_iw[15] & (!TD1_D_iw[11] & !TD1_D_iw[13])) ) ) ) # ( !TD1_D_iw[16] & ( !TD1_D_iw[12] & ( (!TD1_D_iw[11] & (TD1_D_iw[14] & !TD1_D_iw[13])) ) ) );


--TD1L226 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~1 at LABCELL_X31_Y9_N36
TD1L226 = ( TD1_D_iw[0] & ( TD1_D_iw[2] & ( TD1L225 ) ) ) # ( !TD1_D_iw[0] & ( TD1_D_iw[2] & ( ((!TD1_D_iw[1] & ((TD1_D_iw[4]) # (TD1_D_iw[3])))) # (TD1L225) ) ) ) # ( TD1_D_iw[0] & ( !TD1_D_iw[2] & ( TD1L225 ) ) ) # ( !TD1_D_iw[0] & ( !TD1_D_iw[2] & ( TD1L225 ) ) );


--TD1L227 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~2 at LABCELL_X33_Y9_N54
TD1L227 = ( TD1_D_iw[2] & ( !TD1_D_iw[0] & ( (!TD1_D_iw[1] & (!TD1_D_iw[5] & ((TD1_D_iw[3]) # (TD1_D_iw[4])))) ) ) );


--TD1L246 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~0 at LABCELL_X30_Y9_N42
TD1L246 = ( TD1_D_iw[11] & ( TD1_D_iw[16] & ( (TD1_D_iw[15] & (TD1_D_iw[14] & (!TD1_D_iw[13] & TD1_D_iw[12]))) ) ) ) # ( !TD1_D_iw[11] & ( TD1_D_iw[16] & ( (TD1_D_iw[15] & (TD1_D_iw[14] & (!TD1_D_iw[13] & TD1_D_iw[12]))) ) ) ) # ( TD1_D_iw[11] & ( !TD1_D_iw[16] & ( (!TD1_D_iw[13] & TD1_D_iw[12]) ) ) ) # ( !TD1_D_iw[11] & ( !TD1_D_iw[16] & ( (!TD1_D_iw[13] & (TD1_D_iw[12] & ((!TD1_D_iw[14]) # (TD1_D_iw[15])))) ) ) );


--TD1L247 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~1 at LABCELL_X30_Y9_N3
TD1L247 = ( TD1L246 & ( TD1L593 ) );


--DC1L12 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]~0 at LABCELL_X13_Y8_N57
DC1L12 = ( !DC1_altera_reset_synchronizer_int_chain[3] );


--KD1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~1 at LABCELL_X31_Y6_N30
KD1L7 = ( !KD1L3 );


--VC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|packet_in_progress~0 at LABCELL_X31_Y6_N18
VC1L3 = !VC1L55;


--KD2L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~1 at MLABCELL_X28_Y4_N51
KD2L7 = ( !KD2L3 );


--VC2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|packet_in_progress~0 at LABCELL_X30_Y4_N9
VC2L3 = !VC2L58;


--FC1L63 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 at LABCELL_X22_Y4_N0
FC1L63 = AMPP_FUNCTION(!YB1_t_dav);


--YC3L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[3]~0 at MLABCELL_X28_Y5_N21
YC3L3 = ( !TD1_W_alu_result[2] );


--AE1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~0 at LABCELL_X22_Y6_N45
AE1L8 = ( !WD1_writedata[1] );


--AE1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~1 at LABCELL_X22_Y6_N42
AE1L5 = ( !WD1_writedata[0] );


--YC1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0 at LABCELL_X24_Y6_N21
YC1L23 = ( !MC1_b_full );


--FC1L40 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read~0 at LABCELL_X16_Y4_N24
FC1L40 = AMPP_FUNCTION(!FC1_read);


--ZE2L4 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 at LABCELL_X13_Y8_N6
ZE2L4 = GND;


--FC1L117 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write~0 at MLABCELL_X21_Y4_N48
FC1L117 = AMPP_FUNCTION(!FC1_write);


--A1L190 is ~GND at MLABCELL_X15_Y3_N15
A1L190 = GND;


--FC1L18 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell at MLABCELL_X15_Y4_N42
FC1L18 = AMPP_FUNCTION(!FC1_count[9]);


--TD1L402 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~_wirecell at LABCELL_X35_Y9_N24
TD1L402 = !TD1_E_shift_rot_cnt[0];


--LE1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_wirecell at LABCELL_X13_Y6_N24
LE1L3 = !LE1L2;


--A1L11 is altera_internal_jtag~TDO at JTAG_X0_Y2_N3
A1L11 = EQUATION NOT SUPPORTED;

--A1L12 is altera_internal_jtag~TMSUTAP at JTAG_X0_Y2_N3
A1L12 = EQUATION NOT SUPPORTED;

--A1L8 is altera_internal_jtag~TCKUTAP at JTAG_X0_Y2_N3
A1L8 = EQUATION NOT SUPPORTED;

--A1L10 is altera_internal_jtag~TDIUTAP at JTAG_X0_Y2_N3
A1L10 = EQUATION NOT SUPPORTED;


--R1_state[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1] at FF_X9_Y3_N5
--register power-up is low

R1_state[1] = AMPP_FUNCTION(A1L9, R1L20, A1L12);


--R1_state[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] at FF_X9_Y3_N35
--register power-up is low

R1_state[4] = AMPP_FUNCTION(A1L9, R1L23, A1L12);


--R1_state[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6] at FF_X9_Y3_N25
--register power-up is low

R1_state[6] = AMPP_FUNCTION(A1L9, R1L25, A1L12);


--R1_state[11] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11] at FF_X12_Y3_N41
--register power-up is low

R1_state[11] = AMPP_FUNCTION(A1L9, R1L29, A1L12);


--R1_state[13] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13] at FF_X12_Y3_N34
--register power-up is low

R1_state[13] = AMPP_FUNCTION(A1L9, R1L31, A1L12);


--P1_irf_reg[3][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] at FF_X10_Y2_N2
--register power-up is low

P1_irf_reg[3][0] = AMPP_FUNCTION(A1L9, P1L69, P1_irsr_reg[0], !P1_clr_reg, !P1_hub_mode_reg[1], P1L68);


--P1_irf_reg[3][1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1] at FF_X10_Y2_N20
--register power-up is low

P1_irf_reg[3][1] = AMPP_FUNCTION(A1L9, P1L71, P1_irsr_reg[1], !P1_clr_reg, !P1_hub_mode_reg[1], P1L68);


--P1_irf_reg[3][2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2] at FF_X10_Y2_N41
--register power-up is low

P1_irf_reg[3][2] = AMPP_FUNCTION(A1L9, P1L73, P1_irsr_reg[2], !P1_clr_reg, !P1_hub_mode_reg[1], P1L68);


--P1_irf_reg[3][3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3] at FF_X10_Y2_N32
--register power-up is low

P1_irf_reg[3][3] = AMPP_FUNCTION(A1L9, P1L75, P1_irsr_reg[3], !P1_clr_reg, !P1_hub_mode_reg[1], P1L68);


--P1_irf_reg[3][4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] at FF_X10_Y2_N50
--register power-up is low

P1_irf_reg[3][4] = AMPP_FUNCTION(A1L9, P1L77, P1_irsr_reg[4], !P1_clr_reg, !P1_hub_mode_reg[1], P1L68);


--P1_irf_reg[3][5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5] at FF_X10_Y2_N53
--register power-up is low

P1_irf_reg[3][5] = AMPP_FUNCTION(A1L9, P1L79, P1_irsr_reg[5], !P1_clr_reg, !P1_hub_mode_reg[1], P1L68);


--P1_irf_reg[3][6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6] at FF_X10_Y2_N23
--register power-up is low

P1_irf_reg[3][6] = AMPP_FUNCTION(A1L9, P1L81, P1_irsr_reg[6], !P1_clr_reg, !P1_hub_mode_reg[1], P1L68);


--P1_irf_reg[3][7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7] at FF_X10_Y2_N44
--register power-up is low

P1_irf_reg[3][7] = AMPP_FUNCTION(A1L9, P1L83, P1_irsr_reg[7], !P1_clr_reg, !P1_hub_mode_reg[1], P1L68);


--P1_irf_reg[3][8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8] at FF_X10_Y2_N35
--register power-up is low

P1_irf_reg[3][8] = AMPP_FUNCTION(A1L9, P1L85, P1_irsr_reg[8], !P1_clr_reg, !P1_hub_mode_reg[1], P1L68);


--P1_irf_reg[3][9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9] at FF_X10_Y2_N47
--register power-up is low

P1_irf_reg[3][9] = AMPP_FUNCTION(A1L9, P1L87, P1_irsr_reg[9], !P1_clr_reg, !P1_hub_mode_reg[1], P1L68);


--P1_irsr_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] at FF_X9_Y2_N37
--register power-up is low

P1_irsr_reg[0] = AMPP_FUNCTION(A1L9, P1L118, P1_irsr_reg[1], !P1_clr_reg, !R1_state[3], P1L96);


--P1_irsr_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] at FF_X12_Y2_N29
--register power-up is low

P1_irsr_reg[2] = AMPP_FUNCTION(A1L9, P1L97, P1_irsr_reg[3], !P1_clr_reg, P1L107, !R1_state[3], P1L96);


--P1_irsr_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] at FF_X9_Y2_N43
--register power-up is low

P1_irsr_reg[1] = AMPP_FUNCTION(A1L9, P1L119, P1_irsr_reg[2], !P1_clr_reg, !R1_state[3], P1L96);


--R1_tms_cnt[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] at FF_X6_Y2_N28
--register power-up is low

R1_tms_cnt[2] = AMPP_FUNCTION(A1L9, R1L38, !A1L12);


--P1_shadow_irf_reg[3][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] at FF_X11_Y2_N4
--register power-up is low

P1_shadow_irf_reg[3][0] = AMPP_FUNCTION(A1L9, P1L175, P1_irsr_reg[0], !P1_clr_reg, !R1_state[3], P1L174);


--P1_shadow_irf_reg[3][1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] at FF_X11_Y2_N55
--register power-up is low

P1_shadow_irf_reg[3][1] = AMPP_FUNCTION(A1L9, P1L177, P1_irsr_reg[1], !P1_clr_reg, !R1_state[3], P1L174);


--P1_shadow_irf_reg[3][2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2] at FF_X11_Y2_N28
--register power-up is low

P1_shadow_irf_reg[3][2] = AMPP_FUNCTION(A1L9, P1L179, P1_irsr_reg[2], !P1_clr_reg, !R1_state[3], P1L174);


--P1_shadow_irf_reg[3][3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3] at FF_X11_Y2_N19
--register power-up is low

P1_shadow_irf_reg[3][3] = AMPP_FUNCTION(A1L9, P1L181, P1_irsr_reg[3], !P1_clr_reg, !R1_state[3], P1L174);


--P1_irsr_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] at FF_X12_Y2_N44
--register power-up is low

P1_irsr_reg[3] = AMPP_FUNCTION(A1L9, P1L99, P1_irsr_reg[4], !P1_clr_reg, P1L107, !R1_state[3], P1L96);


--P1_shadow_irf_reg[3][4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4] at FF_X11_Y2_N52
--register power-up is low

P1_shadow_irf_reg[3][4] = AMPP_FUNCTION(A1L9, P1L183, P1_irsr_reg[4], !P1_clr_reg, !R1_state[3], P1L174);


--P1_irsr_reg[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] at FF_X12_Y2_N53
--register power-up is low

P1_irsr_reg[4] = AMPP_FUNCTION(A1L9, P1L101, P1_irsr_reg[5], !P1_clr_reg, P1L107, !R1_state[3], P1L96);


--P1_shadow_irf_reg[3][5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5] at FF_X11_Y2_N34
--register power-up is low

P1_shadow_irf_reg[3][5] = AMPP_FUNCTION(A1L9, P1L185, P1_irsr_reg[5], !P1_clr_reg, !R1_state[3], P1L174);


--P1_irsr_reg[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] at FF_X12_Y2_N50
--register power-up is low

P1_irsr_reg[5] = AMPP_FUNCTION(A1L9, P1L103, P1_irsr_reg[6], !P1_clr_reg, P1L107, !R1_state[3], P1L96);


--P1_shadow_irf_reg[3][6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6] at FF_X11_Y2_N13
--register power-up is low

P1_shadow_irf_reg[3][6] = AMPP_FUNCTION(A1L9, P1L187, P1_irsr_reg[6], !P1_clr_reg, !R1_state[3], P1L174);


--P1_irsr_reg[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] at FF_X12_Y2_N59
--register power-up is low

P1_irsr_reg[6] = AMPP_FUNCTION(A1L9, P1L105, P1_irsr_reg[7], !P1_clr_reg, P1L107, !R1_state[3], P1L96);


--P1_shadow_irf_reg[3][7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7] at FF_X11_Y2_N7
--register power-up is low

P1_shadow_irf_reg[3][7] = AMPP_FUNCTION(A1L9, P1L189, P1_irsr_reg[7], !P1_clr_reg, !R1_state[3], P1L174);


--P1_irsr_reg[7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] at FF_X12_Y2_N56
--register power-up is low

P1_irsr_reg[7] = AMPP_FUNCTION(A1L9, P1L108, P1_irsr_reg[8], !P1_clr_reg, P1L107, !R1_state[3], P1L96);


--P1_shadow_irf_reg[3][8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8] at FF_X11_Y2_N37
--register power-up is low

P1_shadow_irf_reg[3][8] = AMPP_FUNCTION(A1L9, P1L191, P1_irsr_reg[8], !P1_clr_reg, !R1_state[3], P1L174);


--P1_irsr_reg[8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] at FF_X12_Y2_N2
--register power-up is low

P1_irsr_reg[8] = AMPP_FUNCTION(A1L9, P1L110, P1_irsr_reg[9], !P1_clr_reg, P1L107, !R1_state[3], P1L96);


--P1_shadow_irf_reg[3][9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9] at FF_X11_Y2_N46
--register power-up is low

P1_shadow_irf_reg[3][9] = AMPP_FUNCTION(A1L9, P1L193, P1_irsr_reg[9], !P1_clr_reg, !R1_state[3], P1L174);


--P1_irsr_reg[9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] at FF_X12_Y2_N5
--register power-up is low

P1_irsr_reg[9] = AMPP_FUNCTION(A1L9, P1L112, P1_irsr_reg[10], !P1_clr_reg, P1L107, !R1_state[3], P1L96);


--R1_tms_cnt[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] at FF_X6_Y2_N25
--register power-up is low

R1_tms_cnt[1] = AMPP_FUNCTION(A1L9, R1L40, !A1L12);


--P1L208 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 at LABCELL_X1_Y2_N30
P1L208 = AMPP_FUNCTION(!P1L23, !P1_irsr_reg[1], !P1L204, !P1L205, !P1_irsr_reg[2], !P1L206, !P1_irsr_reg[0]);


--P1L212 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12 at LABCELL_X1_Y2_N0
P1L212 = AMPP_FUNCTION(!P1_irsr_reg[10], !P1_irsr_reg[1], !PE1_sr[0], !P1_irsr_reg[2], !P1_irsr_reg[11], !P1_irsr_reg[0], !Q2_WORD_SR[0]);


--P1_tdo is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo at FF_X1_Y2_N50
--register power-up is low

P1_tdo = AMPP_FUNCTION(!A1L9, P1L207);


--J1_splitter_nodes_receive_0[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3] at FF_X12_Y4_N38
--register power-up is low

J1_splitter_nodes_receive_0[3] = AMPP_FUNCTION(A1L9, P1L153, !P1_clr_reg, P1L154);


--P1_virtual_ir_scan_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg at FF_X12_Y3_N14
--register power-up is low

P1_virtual_ir_scan_reg = AMPP_FUNCTION(A1L9, P1L22, R1_state[0], P1L217);


--P1_clr_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg at FF_X11_Y3_N50
--register power-up is low

P1_clr_reg = AMPP_FUNCTION(A1L9, P1L2);


--R1_state[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] at FF_X12_Y3_N11
--register power-up is low

R1_state[0] = AMPP_FUNCTION(A1L9, R1L19);


--R1_state[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2] at FF_X11_Y3_N56
--register power-up is low

R1_state[2] = AMPP_FUNCTION(A1L9, R1L21);


--R1_state[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] at FF_X11_Y3_N38
--register power-up is low

R1_state[3] = AMPP_FUNCTION(A1L9, R1L22);


--R1_state[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] at FF_X9_Y3_N56
--register power-up is low

R1_state[5] = AMPP_FUNCTION(A1L9, R1L24);


--R1_state[7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] at FF_X9_Y3_N29
--register power-up is low

R1_state[7] = AMPP_FUNCTION(A1L9, R1L26);


--R1_state[8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] at FF_X9_Y3_N50
--register power-up is low

R1_state[8] = AMPP_FUNCTION(A1L9, R1L27);


--R1_state[9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9] at FF_X11_Y3_N47
--register power-up is low

R1_state[9] = AMPP_FUNCTION(A1L9, P1L151);


--R1_state[10] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10] at FF_X12_Y3_N8
--register power-up is low

R1_state[10] = AMPP_FUNCTION(A1L9, R1L28);


--R1_state[12] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12] at FF_X12_Y3_N38
--register power-up is low

R1_state[12] = AMPP_FUNCTION(A1L9, R1L30);


--R1_state[14] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14] at FF_X12_Y3_N32
--register power-up is low

R1_state[14] = AMPP_FUNCTION(A1L9, R1L32);


--R1_state[15] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15] at FF_X11_Y3_N14
--register power-up is low

R1_state[15] = AMPP_FUNCTION(A1L9, P1L217, GND);


--P1_irf_reg[1][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] at FF_X9_Y2_N14
--register power-up is low

P1_irf_reg[1][0] = AMPP_FUNCTION(A1L9, P1L58, !P1_clr_reg);


--J1_splitter_nodes_receive_1[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3] at FF_X12_Y4_N44
--register power-up is low

J1_splitter_nodes_receive_1[3] = AMPP_FUNCTION(A1L9, P1L155, !P1_clr_reg, P1L154);


--P1_irf_reg[2][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] at FF_X9_Y3_N47
--register power-up is low

P1_irf_reg[2][0] = AMPP_FUNCTION(A1L9, P1L88, !P1_clr_reg, P1L62);


--P1_irf_reg[2][1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] at FF_X9_Y3_N44
--register power-up is low

P1_irf_reg[2][1] = AMPP_FUNCTION(A1L9, P1L89, !P1_clr_reg, P1L62);


--J1_splitter_nodes_receive_2[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3] at FF_X12_Y4_N26
--register power-up is low

J1_splitter_nodes_receive_2[3] = AMPP_FUNCTION(A1L9, P1L156, !P1_clr_reg, P1L154);


--Q2_WORD_SR[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] at FF_X8_Y2_N14
--register power-up is low

Q2_WORD_SR[0] = AMPP_FUNCTION(A1L9, Q2L28, Q2L23);


--P1_irsr_reg[11] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11] at FF_X6_Y2_N56
--register power-up is low

P1_irsr_reg[11] = AMPP_FUNCTION(A1L9, P1L117, !P1_clr_reg);


--P1_irsr_reg[10] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10] at FF_X12_Y4_N22
--register power-up is low

P1_irsr_reg[10] = AMPP_FUNCTION(A1L9, P1L114, !P1_clr_reg);


--P1L200 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 at LABCELL_X1_Y2_N18
P1L200 = AMPP_FUNCTION(!R1_state[4], !R1_state[3], !P1_virtual_ir_scan_reg);


--P1L25 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 at MLABCELL_X6_Y2_N36
P1L25 = AMPP_FUNCTION(!R1_state[3], !R1_state[4]);


--P1_virtual_ir_tdo_sel_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] at FF_X1_Y2_N25
--register power-up is low

P1_virtual_ir_tdo_sel_reg[0] = AMPP_FUNCTION(A1L9, P1_irsr_reg[10], !P1_clr_reg, GND, P1L160);


--P1_virtual_ir_tdo_sel_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] at FF_X1_Y2_N55
--register power-up is low

P1_virtual_ir_tdo_sel_reg[1] = AMPP_FUNCTION(A1L9, P1_irsr_reg[11], !P1_clr_reg, GND, P1L160);


--P1L201 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 at LABCELL_X1_Y2_N24
P1L201 = AMPP_FUNCTION(!P1_virtual_ir_scan_reg, !P1_virtual_ir_tdo_sel_reg[1], !W1L742, !FC1_adapted_tdo, !P1_virtual_ir_tdo_sel_reg[0], !P1L25);


--P1L202 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 at LABCELL_X1_Y2_N54
P1L202 = AMPP_FUNCTION(!P1_irsr_reg[0], !P1_virtual_ir_tdo_sel_reg[0], !PE1_sr[0], !P1_virtual_ir_scan_reg, !P1_virtual_ir_tdo_sel_reg[1], !P1L25);


--P1L203 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 at LABCELL_X1_Y2_N21
P1L203 = AMPP_FUNCTION(!FC1_adapted_tdo, !P1_irsr_reg[11], !P1_irsr_reg[10], !W1L742);


--P1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal11~0 at MLABCELL_X3_Y2_N27
P1L23 = AMPP_FUNCTION(!P1_irsr_reg[10], !P1_irsr_reg[11]);


--P1_hub_minor_ver_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] at FF_X6_Y2_N22
--register power-up is low

P1_hub_minor_ver_reg[0] = AMPP_FUNCTION(A1L9, P1L31, P1L25);


--P1_design_hash_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] at FF_X7_Y2_N4
--register power-up is low

P1_design_hash_reg[0] = AMPP_FUNCTION(A1L9, P1L13, P1L8);


--P1L204 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 at MLABCELL_X6_Y2_N12
P1L204 = AMPP_FUNCTION(!P1_design_hash_reg[0], !P1_hub_minor_ver_reg[0], !R1_state[4], !P1_virtual_ir_scan_reg, !R1_state[3], !P1_irsr_reg[0]);


--P1_tdo_bypass_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg at FF_X6_Y2_N32
--register power-up is low

P1_tdo_bypass_reg = AMPP_FUNCTION(A1L9, P1L199);


--P1L205 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 at LABCELL_X1_Y2_N45
P1L205 = AMPP_FUNCTION(!P1_tdo_bypass_reg, !P1_virtual_ir_scan_reg);


--P1L206 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 at LABCELL_X1_Y2_N42
P1L206 = AMPP_FUNCTION(!P1_tdo_bypass_reg, !R1_state[3], !R1_state[8], !R1_state[4]);


--P1L207 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 at LABCELL_X1_Y2_N48
P1L207 = AMPP_FUNCTION(!P1L202, !P1L200, !P1L212, !P1L208, !P1L203, !P1L201);


--P1_hub_mode_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] at FF_X1_Y2_N14
--register power-up is low

P1_hub_mode_reg[1] = AMPP_FUNCTION(A1L9, P1L38, !P1_clr_reg);


--P1L152 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~0 at LABCELL_X12_Y4_N15
P1L152 = AMPP_FUNCTION(!R1_state[2], !P1_hub_mode_reg[1], !A1L12);


--P1L153 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~1 at LABCELL_X12_Y4_N36
P1L153 = AMPP_FUNCTION(!P1_irsr_reg[11], !P1L152, !P1_irsr_reg[10], !A1L12, !R1_state[4], !A1L10);


--P1_virtual_dr_scan_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg at FF_X12_Y3_N2
--register power-up is low

P1_virtual_dr_scan_reg = AMPP_FUNCTION(A1L9, P1L21, R1_state[0], P1L217);


--P1L154 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2 at LABCELL_X12_Y4_N6
P1L154 = AMPP_FUNCTION(!R1_state[4], !A1L12, !R1_state[2], !R1_state[15], !P1_virtual_dr_scan_reg, !P1_virtual_ir_scan_reg);


--P1_jtag_ir_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] at FF_X12_Y3_N43
--register power-up is low

P1_jtag_ir_reg[1] = AMPP_FUNCTION(A1L9, P1L126Q, R1_state[0], GND, R1_state[11]);


--P1_jtag_ir_reg[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] at FF_X12_Y3_N53
--register power-up is low

P1_jtag_ir_reg[4] = AMPP_FUNCTION(A1L9, P1_jtag_ir_reg[5], R1_state[0], GND, R1_state[11]);


--P1_jtag_ir_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] at FF_X12_Y3_N46
--register power-up is low

P1_jtag_ir_reg[3] = AMPP_FUNCTION(A1L9, P1L128, R1_state[0], R1_state[11]);


--P1_jtag_ir_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] at FF_X12_Y3_N23
--register power-up is low

P1_jtag_ir_reg[2] = AMPP_FUNCTION(A1L9, P1L125, R1_state[0], R1_state[11]);


--P1_jtag_ir_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] at FF_X12_Y3_N49
--register power-up is low

P1_jtag_ir_reg[0] = AMPP_FUNCTION(A1L9, P1L122, R1_state[0], R1_state[11]);


--P1_jtag_ir_reg[9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] at FF_X12_Y3_N29
--register power-up is low

P1_jtag_ir_reg[9] = AMPP_FUNCTION(A1L9, A1L10, R1_state[0], GND, R1_state[11]);


--P1_jtag_ir_reg[8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] at FF_X12_Y3_N20
--register power-up is low

P1_jtag_ir_reg[8] = AMPP_FUNCTION(A1L9, P1_jtag_ir_reg[9], R1_state[0], GND, R1_state[11]);


--P1_jtag_ir_reg[7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] at FF_X12_Y3_N58
--register power-up is low

P1_jtag_ir_reg[7] = AMPP_FUNCTION(A1L9, P1L133, R1_state[0], R1_state[11]);


--P1_jtag_ir_reg[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] at FF_X12_Y3_N56
--register power-up is low

P1_jtag_ir_reg[6] = AMPP_FUNCTION(A1L9, P1_jtag_ir_reg[7], R1_state[0], GND, R1_state[11]);


--P1_jtag_ir_reg[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] at FF_X12_Y3_N26
--register power-up is low

P1_jtag_ir_reg[5] = AMPP_FUNCTION(A1L9, P1_jtag_ir_reg[6], R1_state[0], GND, R1_state[11]);


--P1L20 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal0~0 at LABCELL_X12_Y3_N24
P1L20 = AMPP_FUNCTION(!P1_jtag_ir_reg[8], !P1_jtag_ir_reg[5], !P1_jtag_ir_reg[9], !P1_jtag_ir_reg[6], !P1_jtag_ir_reg[7]);


--P1L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal1~0 at LABCELL_X12_Y3_N12
P1L22 = AMPP_FUNCTION(!P1L20, !P1_jtag_ir_reg[1], !P1_jtag_ir_reg[0], !P1_jtag_ir_reg[3], !P1_jtag_ir_reg[2], !P1_jtag_ir_reg[4]);


--P1L217 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 at LABCELL_X11_Y3_N9
P1L217 = AMPP_FUNCTION(!R1_state[14], !R1_state[12], !A1L12);


--P1_hub_mode_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] at FF_X10_Y3_N49
--register power-up is low

P1_hub_mode_reg[2] = AMPP_FUNCTION(A1L9, P1L41, P1_virtual_ir_scan_reg);


--P1L2 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 at LABCELL_X11_Y3_N48
P1L2 = AMPP_FUNCTION(!P1_hub_mode_reg[2], !R1_state[1]);


--R1L19 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~0 at LABCELL_X12_Y3_N9
R1L19 = AMPP_FUNCTION(!R1_state[9], !R1_tms_cnt[2], !R1_state[0], !A1L12);


--R1L20 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~1 at LABCELL_X9_Y3_N3
R1L20 = AMPP_FUNCTION(!R1_state[15], !R1_state[0], !R1_state[1], !R1_state[8]);


--R1L21 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~2 at LABCELL_X11_Y3_N54
R1L21 = AMPP_FUNCTION(!R1_state[8], !R1_state[15], !R1_state[1], !A1L12);


--R1L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~3 at LABCELL_X11_Y3_N36
R1L22 = AMPP_FUNCTION(!A1L12, !R1_state[2]);


--R1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~4 at LABCELL_X9_Y3_N33
R1L23 = AMPP_FUNCTION(!R1_state[3], !R1_state[7], !R1_state[4]);


--R1L24 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~5 at LABCELL_X9_Y3_N54
R1L24 = AMPP_FUNCTION(!R1_state[3], !R1_state[4], !A1L12);


--R1L25 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~6 at LABCELL_X9_Y3_N24
R1L25 = AMPP_FUNCTION(!R1_state[5], !R1_state[6]);


--R1L26 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~7 at LABCELL_X9_Y3_N27
R1L26 = AMPP_FUNCTION(!R1_state[6], !A1L12);


--R1L27 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~8 at LABCELL_X9_Y3_N48
R1L27 = AMPP_FUNCTION(!R1_state[7], !R1_state[5], !A1L12);


--P1L151 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 at LABCELL_X11_Y3_N45
P1L151 = AMPP_FUNCTION(!A1L12, !R1_state[2]);


--R1L28 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~9 at LABCELL_X12_Y3_N6
R1L28 = AMPP_FUNCTION(!R1_state[9], !A1L12);


--R1L29 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~10 at LABCELL_X12_Y3_N39
R1L29 = AMPP_FUNCTION(!R1_state[10], !R1_state[11], !R1_state[14]);


--R1L30 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~11 at LABCELL_X12_Y3_N36
R1L30 = AMPP_FUNCTION(!R1_state[10], !R1_state[11], !A1L12);


--R1L31 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~12 at LABCELL_X12_Y3_N33
R1L31 = AMPP_FUNCTION(!R1_state[13], !R1_state[12]);


--R1L32 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~13 at LABCELL_X12_Y3_N30
R1L32 = AMPP_FUNCTION(!R1_state[13], !A1L12);


--R1L33 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~14 at LABCELL_X9_Y3_N0
R1L33 = AMPP_FUNCTION(!R1_state[7], !R1_state[5]);


--P1L55 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 at LABCELL_X9_Y2_N21
P1L55 = AMPP_FUNCTION(!P1_virtual_ir_scan_reg, !R1_state[3]);


--P1L56 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 at LABCELL_X10_Y2_N24
P1L56 = AMPP_FUNCTION(!P1_irsr_reg[1], !P1_hub_mode_reg[1], !P1_irsr_reg[2], !P1_irsr_reg[0], !P1_irsr_reg[11], !P1_irsr_reg[10]);


--P1_shadow_irf_reg[1][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] at FF_X9_Y2_N50
--register power-up is low

P1_shadow_irf_reg[1][0] = AMPP_FUNCTION(A1L9, P1L166, !P1_clr_reg);


--P1L57 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 at LABCELL_X9_Y2_N30
P1L57 = AMPP_FUNCTION(!P1_irsr_reg[0], !P1_hub_mode_reg[1], !P1_shadow_irf_reg[1][0]);


--P1L58 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3 at LABCELL_X9_Y2_N12
P1L58 = AMPP_FUNCTION(!P1L55, !P1L57, !A1L12, !P1L56, !P1_irf_reg[1][0], !R1L33);


--P1L155 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~3 at LABCELL_X12_Y4_N42
P1L155 = AMPP_FUNCTION(!P1_irsr_reg[11], !P1L152, !P1_irsr_reg[10], !A1L12, !R1_state[4], !A1L10);


--P1_shadow_irf_reg[2][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] at FF_X9_Y3_N40
--register power-up is low

P1_shadow_irf_reg[2][0] = AMPP_FUNCTION(A1L9, P1L194, !P1_clr_reg, P1L169);


--P1L88 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg~4 at LABCELL_X9_Y3_N45
P1L88 = AMPP_FUNCTION(!P1_hub_mode_reg[1], !P1_irsr_reg[0], !P1_shadow_irf_reg[2][0]);


--P1L61 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5 at LABCELL_X10_Y2_N27
P1L61 = AMPP_FUNCTION(!P1_irsr_reg[1], !P1_hub_mode_reg[1], !P1_irsr_reg[0], !P1_irsr_reg[2], !P1_irsr_reg[10], !P1_irsr_reg[11]);


--P1L62 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6 at LABCELL_X9_Y2_N24
P1L62 = AMPP_FUNCTION(!R1L33, !P1L55, !P1L61, !A1L12);


--P1_shadow_irf_reg[2][1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] at FF_X9_Y3_N19
--register power-up is low

P1_shadow_irf_reg[2][1] = AMPP_FUNCTION(A1L9, P1L195, !P1_clr_reg, P1L169);


--P1L89 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg~7 at LABCELL_X9_Y3_N42
P1L89 = AMPP_FUNCTION(!P1_hub_mode_reg[1], !P1_shadow_irf_reg[2][1], !P1_irsr_reg[1]);


--P1L66 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~8 at LABCELL_X12_Y4_N18
P1L66 = AMPP_FUNCTION(!P1_irsr_reg[11], !P1_hub_mode_reg[1]);


--P1L156 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~4 at LABCELL_X12_Y4_N24
P1L156 = AMPP_FUNCTION(!R1_state[2], !A1L12, !P1_irsr_reg[10], !P1L66, !R1_state[4], !A1L10);


--P1L67 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~9 at LABCELL_X10_Y3_N18
P1L67 = AMPP_FUNCTION(!P1_irsr_reg[2], !P1_hub_mode_reg[1], !P1_irsr_reg[10], !P1_irsr_reg[11], !P1_irsr_reg[0], !P1_irsr_reg[1]);


--P1L68 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~10 at LABCELL_X9_Y2_N9
P1L68 = AMPP_FUNCTION(!P1L55, !A1L12, !P1L67, !R1L33);


--Q2_WORD_SR[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1] at FF_X8_Y2_N7
--register power-up is low

Q2_WORD_SR[1] = AMPP_FUNCTION(A1L9, Q2L31, Q2L23);


--Q2_clear_signal is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|clear_signal at LABCELL_X9_Y4_N3
Q2_clear_signal = AMPP_FUNCTION(!P1_virtual_ir_scan_reg, !R1_state[8]);


--Q2_word_counter[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] at FF_X8_Y2_N29
--register power-up is low

Q2_word_counter[2] = AMPP_FUNCTION(A1L9, Q2L20, Q2L13);


--Q2_word_counter[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] at FF_X8_Y2_N31
--register power-up is low

Q2_word_counter[1] = AMPP_FUNCTION(A1L9, Q2L15, Q2L13);


--Q2_word_counter[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] at FF_X8_Y2_N35
--register power-up is low

Q2_word_counter[0] = AMPP_FUNCTION(A1L9, Q2L16, Q2L13);


--Q2_word_counter[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] at FF_X8_Y2_N26
--register power-up is low

Q2_word_counter[3] = AMPP_FUNCTION(A1L9, Q2L19, Q2L13);


--Q2_word_counter[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] at FF_X8_Y2_N50
--register power-up is low

Q2_word_counter[4] = AMPP_FUNCTION(A1L9, Q2L18, Q2L13);


--Q2L27 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~0 at LABCELL_X7_Y2_N21
Q2L27 = AMPP_FUNCTION(!Q2L5Q, !Q2L11Q, !Q2_word_counter[4], !Q2L7Q);


--Q2L28 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~1 at MLABCELL_X8_Y2_N12
Q2L28 = AMPP_FUNCTION(!Q2_word_counter[2], !Q2L27, !Q2_clear_signal, !R1_state[4], !Q2_WORD_SR[1]);


--Q2L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2 at LABCELL_X9_Y4_N30
Q2L23 = AMPP_FUNCTION(!P1_virtual_dr_scan_reg, !P1_virtual_ir_scan_reg, !R1_state[3], !R1_state[8], !R1_state[4]);


--P1L116 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]~0 at MLABCELL_X6_Y2_N51
P1L116 = AMPP_FUNCTION(!ZE2L4, !D1L431, !ZE2L4);


--P1L117 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]~1 at MLABCELL_X6_Y2_N54
P1L117 = AMPP_FUNCTION(!P1L116, !R1_state[3], !P1_virtual_ir_scan_reg, !R1_state[4], !P1_irsr_reg[11], !A1L10);


--P1L114 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~2 at LABCELL_X12_Y4_N21
P1L114 = AMPP_FUNCTION(!R1_state[4], !P1_irsr_reg[11], !R1_state[3], !P1_irsr_reg[10], !P1_virtual_ir_scan_reg);


--P1_hub_mode_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] at FF_X10_Y2_N56
--register power-up is low

P1_hub_mode_reg[0] = AMPP_FUNCTION(A1L9, P1L42, !P1_clr_reg, P1L160);


--P1L149 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Mux18~0 at LABCELL_X10_Y2_N12
P1L149 = AMPP_FUNCTION(!P1_irsr_reg[3], !P1_hub_mode_reg[0], !P1_irsr_reg[10]);


--P1L150 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Mux18~1 at LABCELL_X10_Y2_N9
P1L150 = AMPP_FUNCTION(!P1_hub_mode_reg[0], !P1_irsr_reg[4], !P1_irsr_reg[11]);


--P1L118 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 at LABCELL_X9_Y2_N36
P1L118 = AMPP_FUNCTION(!P1L150, !P1L149, !P1_irf_reg[1][0], !PE1_ir_out[0], !P1_irf_reg[3][0]);


--P1L95 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4 at LABCELL_X10_Y2_N6
P1L95 = AMPP_FUNCTION(!P1_hub_mode_reg[0], !P1_irsr_reg[4], !P1_irsr_reg[3], !P1_irsr_reg[11], !P1_irsr_reg[10]);


--P1L96 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 at LABCELL_X12_Y2_N9
P1L96 = AMPP_FUNCTION(!P1L95, !P1_virtual_ir_scan_reg, !R1_state[3], !R1_state[4]);


--P1L107 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~6 at LABCELL_X12_Y2_N15
P1L107 = AMPP_FUNCTION(!P1_irsr_reg[11], !R1_state[3], !P1_irsr_reg[3], !P1_irsr_reg[4], !P1_irsr_reg[10], !P1_hub_mode_reg[0]);


--P1L119 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 at LABCELL_X9_Y2_N42
P1L119 = AMPP_FUNCTION(!P1L150, !P1L149, !PE1_ir_out[1], !P1_irf_reg[3][1]);


--P1L160 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 at LABCELL_X9_Y3_N36
P1L160 = AMPP_FUNCTION(!R1_state[7], !P1_virtual_ir_scan_reg, !A1L12, !R1_state[5]);


--P1_hub_minor_ver_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] at FF_X6_Y2_N44
--register power-up is low

P1_hub_minor_ver_reg[1] = AMPP_FUNCTION(A1L9, P1L32, P1L25);


--P1L31 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 at MLABCELL_X6_Y2_N21
P1L31 = AMPP_FUNCTION(!R1_state[3], !P1_hub_minor_ver_reg[1]);


--P1L4 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 at LABCELL_X9_Y4_N12
P1L4 = AMPP_FUNCTION(!R1_state[3], !P1_virtual_dr_scan_reg);


--P1_mixer_addr_reg_internal[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] at FF_X13_Y5_N10
--register power-up is low

P1_mixer_addr_reg_internal[0] = AMPP_FUNCTION(A1L9, P1L144, P1L143);


--P1_mixer_addr_reg_internal[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] at FF_X13_Y5_N17
--register power-up is low

P1_mixer_addr_reg_internal[2] = AMPP_FUNCTION(A1L9, P1L145, P1L143);


--P1_mixer_addr_reg_internal[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] at FF_X13_Y5_N56
--register power-up is low

P1_mixer_addr_reg_internal[4] = AMPP_FUNCTION(A1L9, P1L146, P1L143);


--P1_mixer_addr_reg_internal[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] at FF_X13_Y5_N7
--register power-up is low

P1_mixer_addr_reg_internal[1] = AMPP_FUNCTION(A1L9, P1L147, P1L143);


--P1_mixer_addr_reg_internal[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] at FF_X13_Y5_N14
--register power-up is low

P1_mixer_addr_reg_internal[3] = AMPP_FUNCTION(A1L9, P1L148, P1L143);


--P1L7 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 at LABCELL_X7_Y2_N12
P1L7 = AMPP_FUNCTION(!P1_mixer_addr_reg_internal[2], !P1_mixer_addr_reg_internal[3], !P1_mixer_addr_reg_internal[0], !P1_mixer_addr_reg_internal[4], !P1_mixer_addr_reg_internal[1]);


--P1L12 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 at LABCELL_X7_Y2_N15
P1L12 = AMPP_FUNCTION(!P1_mixer_addr_reg_internal[2], !P1_mixer_addr_reg_internal[3], !P1_mixer_addr_reg_internal[1], !P1_mixer_addr_reg_internal[4], !P1_mixer_addr_reg_internal[0]);


--P1_design_hash_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] at FF_X7_Y2_N1
--register power-up is low

P1_design_hash_reg[1] = AMPP_FUNCTION(A1L9, P1L15, P1L8);


--J1_sldfabric_ident_writedata[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0] at FF_X9_Y2_N1
--register power-up is low

J1_sldfabric_ident_writedata[0] = AMPP_FUNCTION(A1L9, P1_identity_contrib_shift_reg[0], GND, J1L6);


--P1L13 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 at LABCELL_X7_Y2_N3
P1L13 = AMPP_FUNCTION(!P1L4, !P1L7, !J1_sldfabric_ident_writedata[0], !P1_design_hash_reg[1], !P1L12);


--P1L8 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3 at LABCELL_X7_Y2_N42
P1L8 = AMPP_FUNCTION(!P1_virtual_dr_scan_reg, !R1_state[3], !R1_state[4]);


--P1L199 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 at MLABCELL_X6_Y2_N30
P1L199 = AMPP_FUNCTION(!R1_state[4], !P1_tdo_bypass_reg, !A1L10);


--P1L38 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 at LABCELL_X1_Y2_N12
P1L38 = AMPP_FUNCTION(!P1L23, !P1_irsr_reg[1], !P1_irsr_reg[0], !P1_irsr_reg[2], !P1_hub_mode_reg[1], !P1L160);


--P1L21 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal0~1 at LABCELL_X12_Y3_N0
P1L21 = AMPP_FUNCTION(!P1L20, !P1_jtag_ir_reg[1], !P1_jtag_ir_reg[0], !P1_jtag_ir_reg[3], !P1_jtag_ir_reg[2], !P1_jtag_ir_reg[4]);


--P1L40 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 at MLABCELL_X3_Y3_N48
P1L40 = AMPP_FUNCTION(!P1_irsr_reg[0], !P1_irsr_reg[2], !P1_irsr_reg[1]);


--P1_reset_ena_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg at FF_X9_Y3_N31
--register power-up is low

P1_reset_ena_reg = AMPP_FUNCTION(A1L9, P1L160, GND);


--P1L41 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 at LABCELL_X10_Y3_N48
P1L41 = AMPP_FUNCTION(!P1_irsr_reg[10], !P1_irsr_reg[11], !P1_hub_mode_reg[1], !P1_reset_ena_reg, !P1_hub_mode_reg[2], !P1L40);


--R1_tms_cnt[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] at FF_X11_Y3_N26
--register power-up is low

R1_tms_cnt[0] = AMPP_FUNCTION(A1L9, R1L39);


--R1L38 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~0 at MLABCELL_X6_Y2_N27
R1L38 = AMPP_FUNCTION(!R1_tms_cnt[0], !R1_tms_cnt[1], !R1_tms_cnt[2]);


--P1L157 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~5 at LABCELL_X9_Y2_N54
P1L157 = AMPP_FUNCTION(!P1_irsr_reg[11], !P1_irsr_reg[10]);


--P1L163 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0 at LABCELL_X9_Y3_N21
P1L163 = AMPP_FUNCTION(!R1_state[7], !R1_state[3], !A1L12, !P1_hub_mode_reg[1], !R1_state[5]);


--P1L164 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 at LABCELL_X9_Y2_N57
P1L164 = AMPP_FUNCTION(!P1_hub_mode_reg[1], !R1_state[3]);


--P1L165 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 at LABCELL_X9_Y2_N33
P1L165 = AMPP_FUNCTION(!P1_irsr_reg[0], !P1_irf_reg[1][0], !R1_state[3]);


--P1L166 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 at LABCELL_X9_Y2_N48
P1L166 = AMPP_FUNCTION(!P1L165, !P1L157, !P1L164, !P1_virtual_ir_scan_reg, !P1_shadow_irf_reg[1][0], !P1L163);


--P1L194 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4 at LABCELL_X9_Y3_N39
P1L194 = AMPP_FUNCTION(!P1_irsr_reg[0], !R1_state[3], !P1_irf_reg[2][0]);


--P1L158 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~6 at LABCELL_X9_Y3_N51
P1L158 = AMPP_FUNCTION(!P1_irsr_reg[11], !P1_irsr_reg[10]);


--P1L169 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~5 at LABCELL_X9_Y3_N15
P1L169 = AMPP_FUNCTION(!P1_hub_mode_reg[1], !R1_state[3], !A1L12, !P1_virtual_ir_scan_reg, !R1L33, !P1L158);


--P1L195 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 at LABCELL_X9_Y3_N18
P1L195 = AMPP_FUNCTION(!R1_state[3], !P1_irf_reg[2][1], !P1_irsr_reg[1]);


--P1L173 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~7 at LABCELL_X9_Y3_N57
P1L173 = AMPP_FUNCTION(!P1_irsr_reg[10], !P1_irsr_reg[11]);


--P1L174 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~8 at LABCELL_X9_Y3_N9
P1L174 = AMPP_FUNCTION(!R1L33, !R1_state[3], !P1L173, !P1_hub_mode_reg[1], !P1_virtual_ir_scan_reg, !A1L12);


--Q2L29 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~3 at MLABCELL_X8_Y2_N42
Q2L29 = AMPP_FUNCTION(!Q2L5Q, !Q2_word_counter[1], !Q2L9Q, !Q2_word_counter[4], !Q2L11Q);


--Q2_WORD_SR[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2] at FF_X8_Y2_N4
--register power-up is low

Q2_WORD_SR[2] = AMPP_FUNCTION(A1L9, Q2L33, Q2L23);


--Q2_word_counter[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5] at FF_X8_Y2_N22
--register power-up is low

Q2_word_counter[5] = AMPP_FUNCTION(A1L9, Q2L17, Q2L13);


--Q2L30 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~4 at MLABCELL_X8_Y2_N45
Q2L30 = AMPP_FUNCTION(!Q2L5Q, !Q2_word_counter[1], !Q2_word_counter[5], !Q2_word_counter[4], !Q2L11Q);


--Q2L31 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~5 at MLABCELL_X8_Y2_N6
Q2L31 = AMPP_FUNCTION(!Q2L30, !Q2_WORD_SR[2], !Q2_clear_signal, !R1_state[4], !Q2_word_counter[2], !Q2L29);


--Q2L2 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|Equal0~0 at MLABCELL_X8_Y2_N36
Q2L2 = AMPP_FUNCTION(!Q2_word_counter[5], !Q2_word_counter[4], !Q2_word_counter[3], !Q2L7Q, !Q2_word_counter[2], !Q2_word_counter[0]);


--Q2L13 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~0 at LABCELL_X9_Y4_N9
Q2L13 = AMPP_FUNCTION(!R1_state[4], !P1_virtual_ir_scan_reg, !R1_state[3], !R1_state[8], !P1_virtual_dr_scan_reg);


--Q2L15 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~1 at MLABCELL_X8_Y2_N30
Q2L15 = AMPP_FUNCTION(!Q2_clear_signal, !Q2L2, !Q2L5Q, !Q2_word_counter[1]);


--Q2L16 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~2 at MLABCELL_X8_Y2_N33
Q2L16 = AMPP_FUNCTION(!Q2_clear_signal, !Q2L2, !Q2_word_counter[0]);


--P1L42 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 at LABCELL_X10_Y2_N54
P1L42 = AMPP_FUNCTION(!P1_irsr_reg[0], !P1_irsr_reg[10], !P1_irsr_reg[1], !P1_irsr_reg[11], !P1_irsr_reg[2]);


--P1_hub_minor_ver_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] at FF_X6_Y2_N46
--register power-up is low

P1_hub_minor_ver_reg[2] = AMPP_FUNCTION(A1L9, P1L33, P1L25);


--P1L32 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 at MLABCELL_X6_Y2_N42
P1L32 = AMPP_FUNCTION(!P1_hub_minor_ver_reg[2], !R1_state[3]);


--P1L144 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 at LABCELL_X13_Y5_N9
P1L144 = AMPP_FUNCTION(!P1_mixer_addr_reg_internal[0], !Q2_clear_signal);


--P1L143 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 at LABCELL_X9_Y4_N27
P1L143 = AMPP_FUNCTION(!P1_virtual_ir_scan_reg, !R1_state[3], !R1_state[8], !P1_virtual_dr_scan_reg);


--P1L145 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 at LABCELL_X13_Y5_N15
P1L145 = AMPP_FUNCTION(!P1_mixer_addr_reg_internal[1], !P1_mixer_addr_reg_internal[0], !P1_mixer_addr_reg_internal[2], !Q2_clear_signal);


--P1L146 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 at LABCELL_X13_Y5_N54
P1L146 = AMPP_FUNCTION(!P1_mixer_addr_reg_internal[1], !P1_mixer_addr_reg_internal[0], !Q2_clear_signal, !P1_mixer_addr_reg_internal[3], !P1_mixer_addr_reg_internal[4], !P1_mixer_addr_reg_internal[2]);


--P1L147 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 at LABCELL_X13_Y5_N6
P1L147 = AMPP_FUNCTION(!P1_mixer_addr_reg_internal[0], !P1_mixer_addr_reg_internal[1], !Q2_clear_signal);


--P1L148 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 at LABCELL_X13_Y5_N12
P1L148 = AMPP_FUNCTION(!P1_mixer_addr_reg_internal[1], !P1_mixer_addr_reg_internal[0], !Q2_clear_signal, !P1_mixer_addr_reg_internal[3], !P1_mixer_addr_reg_internal[2]);


--P1L14 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 at LABCELL_X7_Y2_N24
P1L14 = AMPP_FUNCTION(!P1_mixer_addr_reg_internal[2], !P1_mixer_addr_reg_internal[3], !P1_mixer_addr_reg_internal[0], !P1_mixer_addr_reg_internal[4], !P1_mixer_addr_reg_internal[1]);


--P1_design_hash_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] at FF_X7_Y2_N58
--register power-up is low

P1_design_hash_reg[2] = AMPP_FUNCTION(A1L9, P1L17, P1L8);


--J1_sldfabric_ident_writedata[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1] at FF_X7_Y2_N49
--register power-up is low

J1_sldfabric_ident_writedata[1] = AMPP_FUNCTION(A1L9, J1L8, J1L6);


--P1L15 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 at LABCELL_X7_Y2_N0
P1L15 = AMPP_FUNCTION(!P1L4, !P1L7, !J1_sldfabric_ident_writedata[1], !P1_design_hash_reg[2], !P1L14);


--P1_identity_contrib_shift_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] at FF_X7_Y2_N10
--register power-up is low

P1_identity_contrib_shift_reg[0] = AMPP_FUNCTION(A1L9, P1L46, P1L45);


--P1L90 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg~11 at LABCELL_X1_Y2_N36
P1L90 = AMPP_FUNCTION(!P1_irsr_reg[1], !P1_irsr_reg[0], !P1_irsr_reg[11], !P1_irsr_reg[10]);


--J1L6 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0 at LABCELL_X7_Y2_N39
J1L6 = AMPP_FUNCTION(!P1L90, !R1_state[8], !P1_irsr_reg[2], !P1_virtual_dr_scan_reg, !R1_state[4]);


--R1L39 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~1 at LABCELL_X11_Y3_N24
R1L39 = AMPP_FUNCTION(!R1_tms_cnt[0], !A1L12);


--R1L40 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~2 at MLABCELL_X6_Y2_N24
R1L40 = AMPP_FUNCTION(!R1_tms_cnt[0], !R1_tms_cnt[1]);


--Q2_WORD_SR[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3] at FF_X8_Y2_N1
--register power-up is low

Q2_WORD_SR[3] = AMPP_FUNCTION(A1L9, Q2L35, Q2L23);


--Q2L32 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~6 at MLABCELL_X8_Y2_N15
Q2L32 = AMPP_FUNCTION(!Q2_word_counter[2], !Q2L11Q, !Q2_word_counter[4], !Q2_word_counter[0]);


--Q2L33 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~7 at MLABCELL_X8_Y2_N3
Q2L33 = AMPP_FUNCTION(!Q2_clear_signal, !R1_state[4], !Q2_word_counter[1], !Q2_WORD_SR[3], !Q2L32);


--Q2L17 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~3 at MLABCELL_X8_Y2_N21
Q2L17 = AMPP_FUNCTION(!Q2_word_counter[5], !Q2L2, !Q2_clear_signal, !Q2L29);


--P1_hub_minor_ver_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] at FF_X6_Y2_N19
--register power-up is low

P1_hub_minor_ver_reg[3] = AMPP_FUNCTION(A1L9, P1L34, P1L25);


--P1L33 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 at MLABCELL_X6_Y2_N45
P1L33 = AMPP_FUNCTION(!R1_state[3], !P1_hub_minor_ver_reg[3]);


--P1_design_hash_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] at FF_X7_Y2_N56
--register power-up is low

P1_design_hash_reg[3] = AMPP_FUNCTION(A1L9, P1L19, P1L8);


--J1_sldfabric_ident_writedata[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2] at FF_X8_Y2_N55
--register power-up is low

J1_sldfabric_ident_writedata[2] = AMPP_FUNCTION(A1L9, J1L10, J1L6);


--P1L16 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 at LABCELL_X7_Y2_N27
P1L16 = AMPP_FUNCTION(!P1_mixer_addr_reg_internal[2], !P1_mixer_addr_reg_internal[3], !P1_mixer_addr_reg_internal[1], !P1_mixer_addr_reg_internal[4], !P1_mixer_addr_reg_internal[0]);


--P1L17 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 at LABCELL_X7_Y2_N57
P1L17 = AMPP_FUNCTION(!P1L4, !P1L7, !P1L16, !J1_sldfabric_ident_writedata[2], !P1_design_hash_reg[3]);


--P1_identity_contrib_shift_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] at FF_X7_Y2_N7
--register power-up is low

P1_identity_contrib_shift_reg[1] = AMPP_FUNCTION(A1L9, P1L48, P1L45);


--P1L45 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 at LABCELL_X9_Y2_N3
P1L45 = AMPP_FUNCTION(!R1_state[4], !P1_virtual_dr_scan_reg, !P1L23, !P1_irsr_reg[1], !P1_irsr_reg[0], !P1_irsr_reg[2]);


--Q2L34 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~8 at MLABCELL_X8_Y2_N18
Q2L34 = AMPP_FUNCTION(!Q2_word_counter[5], !Q2L7Q, !Q2_word_counter[3], !Q2_word_counter[4], !Q2L9Q);


--Q2L35 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~9 at MLABCELL_X8_Y2_N0
Q2L35 = AMPP_FUNCTION(!Q2_clear_signal, !R1_state[4], !Q2L34, !A1L10, !Q2L5Q);


--P1L34 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 at MLABCELL_X6_Y2_N18
P1L34 = AMPP_FUNCTION(!R1_state[3], !A1L10);


--P1L18 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 at LABCELL_X7_Y2_N45
P1L18 = AMPP_FUNCTION(!P1_mixer_addr_reg_internal[2], !P1_mixer_addr_reg_internal[1], !P1_mixer_addr_reg_internal[3], !P1_mixer_addr_reg_internal[4], !P1_mixer_addr_reg_internal[0]);


--J1_sldfabric_ident_writedata[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3] at FF_X7_Y2_N52
--register power-up is low

J1_sldfabric_ident_writedata[3] = AMPP_FUNCTION(A1L9, J1L12, J1L6);


--P1L19 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 at LABCELL_X7_Y2_N54
P1L19 = AMPP_FUNCTION(!P1L4, !P1L7, !A1L10, !J1_sldfabric_ident_writedata[3], !P1L18);


--P1_identity_contrib_shift_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] at FF_X7_Y2_N31
--register power-up is low

P1_identity_contrib_shift_reg[2] = AMPP_FUNCTION(A1L9, P1L50, P1L45);


--P1_identity_contrib_shift_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] at FF_X7_Y2_N35
--register power-up is low

P1_identity_contrib_shift_reg[3] = AMPP_FUNCTION(A1L9, P1L52, P1L45);


--Q2L18 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~4 at MLABCELL_X8_Y2_N48
Q2L18 = AMPP_FUNCTION(!Q2_clear_signal, !Q2_word_counter[1], !Q2L5Q, !Q2_word_counter[2], !Q2_word_counter[4], !Q2L11Q);


--Q2L19 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~5 at MLABCELL_X8_Y2_N24
Q2L19 = AMPP_FUNCTION(!Q2_clear_signal, !Q2_word_counter[1], !Q2_word_counter[2], !Q2_word_counter[3], !Q2L5Q);


--Q2L20 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~6 at MLABCELL_X8_Y2_N27
Q2L20 = AMPP_FUNCTION(!Q2_clear_signal, !Q2_word_counter[1], !Q2_word_counter[2], !Q2L5Q);


--P1L125 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 at LABCELL_X12_Y3_N21
P1L125 = AMPP_FUNCTION(!P1_jtag_ir_reg[3]);


--P1L122 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 at LABCELL_X12_Y3_N48
P1L122 = AMPP_FUNCTION(!P1_jtag_ir_reg[1]);





--W1_tdo_crc_val_shift_reg[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0] at FF_X15_Y2_N13
--register power-up is low

W1_tdo_crc_val_shift_reg[0] = AMPP_FUNCTION(A1L9, W1L706, W1_tdo_crc_val_shift_reg[1], !W1L617, W1L705);


--CB6_dffs[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0] at FF_X24_Y1_N16
--register power-up is low

CB6_dffs[0] = AMPP_FUNCTION(A1L9, CB6L3, DB1_is_buffer_wrapped_once_sig, !W1_reset_all, W1_sdr);


--W1_tdo_crc_len_reg[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0] at FF_X18_Y3_N1
--register power-up is low

W1_tdo_crc_len_reg[0] = AMPP_FUNCTION(A1L9, W1L470, W1_tdo_crc_len_reg[1], W1L654, W1L655, W1L696);


--CB7_dffs[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] at FF_X22_Y2_N4
--register power-up is low

CB7_dffs[0] = AMPP_FUNCTION(A1L9, CB7L4, CB7_dffs[1], !W1_reset_all, !X1_status_ram_shift_load);


--AB1_lfsr[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0] at FF_X16_Y2_N25
--register power-up is low

AB1_lfsr[0] = AMPP_FUNCTION(A1L9, AB1L20, W1_tdo_crc_val_calc_reset, !AB1L10);


--W1_tdo_crc_val_shift_reg[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1] at FF_X15_Y2_N16
--register power-up is low

W1_tdo_crc_val_shift_reg[1] = AMPP_FUNCTION(A1L9, W1L708, W1_tdo_crc_val_shift_reg[2], !W1L617, W1L705);


--CB6_dffs[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1] at FF_X24_Y1_N13
--register power-up is low

CB6_dffs[1] = AMPP_FUNCTION(A1L9, CB6L5, DB1_last_buffer_write_address_sig[0], !W1_reset_all, W1_sdr);


--W1L470 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~1 at LABCELL_X18_Y3_N0
W1L470 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[0]);

--W1L471 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~2 at LABCELL_X18_Y3_N0
W1L471 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[0]);


--W1_tdo_crc_len_reg[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1] at FF_X18_Y3_N4
--register power-up is low

W1_tdo_crc_len_reg[1] = AMPP_FUNCTION(A1L9, W1L474, W1_tdo_crc_len_reg[2], W1L654, W1L655, W1L696);


--W1_tdo_crc_len_reg[28] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28] at FF_X18_Y2_N25
--register power-up is low

W1_tdo_crc_len_reg[28] = AMPP_FUNCTION(A1L9, W1L478, W1_tdo_crc_len_reg[29], W1L654, W1L655, W1L696);


--W1_tdo_crc_len_reg[27] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27] at FF_X18_Y2_N22
--register power-up is low

W1_tdo_crc_len_reg[27] = AMPP_FUNCTION(A1L9, W1L482, W1_tdo_crc_len_reg[28], W1L654, W1L655, W1L696);


--W1_tdo_crc_len_reg[8] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8] at FF_X18_Y3_N25
--register power-up is low

W1_tdo_crc_len_reg[8] = AMPP_FUNCTION(A1L9, W1L486, W1_tdo_crc_len_reg[9], W1L654, W1L655, W1L696);


--W1_tdo_crc_len_reg[23] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23] at FF_X18_Y2_N10
--register power-up is low

W1_tdo_crc_len_reg[23] = AMPP_FUNCTION(A1L9, W1L490, W1_tdo_crc_len_reg[24], W1L654, W1L655, W1L696);


--W1_tdo_crc_len_reg[31] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31] at FF_X18_Y2_N35
--register power-up is low

W1_tdo_crc_len_reg[31] = AMPP_FUNCTION(A1L9, W1L494, A1L10, W1L654, W1L655, W1L696);


--W1_tdo_crc_len_reg[30] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30] at FF_X18_Y2_N31
--register power-up is low

W1_tdo_crc_len_reg[30] = AMPP_FUNCTION(A1L9, W1L498, W1_tdo_crc_len_reg[31], W1L654, W1L655, W1L696);


--W1_tdo_crc_len_reg[29] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29] at FF_X18_Y2_N28
--register power-up is low

W1_tdo_crc_len_reg[29] = AMPP_FUNCTION(A1L9, W1L502, W1_tdo_crc_len_reg[30], W1L654, W1L655, W1L696);


--W1_tdo_crc_len_reg[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6] at FF_X18_Y3_N19
--register power-up is low

W1_tdo_crc_len_reg[6] = AMPP_FUNCTION(A1L9, W1L506, W1_tdo_crc_len_reg[7], W1L654, W1L655, W1L696);


--W1_tdo_crc_len_reg[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5] at FF_X18_Y3_N16
--register power-up is low

W1_tdo_crc_len_reg[5] = AMPP_FUNCTION(A1L9, W1L510, W1_tdo_crc_len_reg[6], W1L654, W1L655, W1L696);


--W1_tdo_crc_len_reg[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4] at FF_X18_Y3_N13
--register power-up is low

W1_tdo_crc_len_reg[4] = AMPP_FUNCTION(A1L9, W1L514, W1_tdo_crc_len_reg[5], W1L654, W1L655, W1L696);


--W1_tdo_crc_len_reg[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3] at FF_X18_Y3_N10
--register power-up is low

W1_tdo_crc_len_reg[3] = AMPP_FUNCTION(A1L9, W1L518, W1_tdo_crc_len_reg[4], W1L654, W1L655, W1L696);


--W1_tdo_crc_len_reg[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2] at FF_X18_Y3_N7
--register power-up is low

W1_tdo_crc_len_reg[2] = AMPP_FUNCTION(A1L9, W1L522, W1_tdo_crc_len_reg[3], W1L654, W1L655, W1L696);


--W1_tdo_crc_len_reg[13] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13] at FF_X18_Y3_N40
--register power-up is low

W1_tdo_crc_len_reg[13] = AMPP_FUNCTION(A1L9, W1L526, W1_tdo_crc_len_reg[14], W1L654, W1L655, W1L696);


--W1_tdo_crc_len_reg[12] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12] at FF_X18_Y3_N37
--register power-up is low

W1_tdo_crc_len_reg[12] = AMPP_FUNCTION(A1L9, W1L530, W1_tdo_crc_len_reg[13], W1L654, W1L655, W1L696);


--W1_tdo_crc_len_reg[11] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11] at FF_X18_Y3_N34
--register power-up is low

W1_tdo_crc_len_reg[11] = AMPP_FUNCTION(A1L9, W1L534, W1_tdo_crc_len_reg[12], W1L654, W1L655, W1L696);


--W1_tdo_crc_len_reg[10] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10] at FF_X18_Y3_N31
--register power-up is low

W1_tdo_crc_len_reg[10] = AMPP_FUNCTION(A1L9, W1L538, W1_tdo_crc_len_reg[11], W1L654, W1L655, W1L696);


--W1_tdo_crc_len_reg[9] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9] at FF_X18_Y3_N28
--register power-up is low

W1_tdo_crc_len_reg[9] = AMPP_FUNCTION(A1L9, W1L542, W1_tdo_crc_len_reg[10], W1L654, W1L655, W1L696);


--W1_tdo_crc_len_reg[7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7] at FF_X18_Y3_N22
--register power-up is low

W1_tdo_crc_len_reg[7] = AMPP_FUNCTION(A1L9, W1L546, W1_tdo_crc_len_reg[8], W1L654, W1L655, W1L696);


--W1_tdo_crc_len_reg[26] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26] at FF_X18_Y2_N19
--register power-up is low

W1_tdo_crc_len_reg[26] = AMPP_FUNCTION(A1L9, W1L550, W1_tdo_crc_len_reg[27], W1L654, W1L655, W1L696);


--W1_tdo_crc_len_reg[25] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25] at FF_X18_Y2_N16
--register power-up is low

W1_tdo_crc_len_reg[25] = AMPP_FUNCTION(A1L9, W1L554, W1_tdo_crc_len_reg[26], W1L654, W1L655, W1L696);


--W1_tdo_crc_len_reg[24] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24] at FF_X18_Y2_N13
--register power-up is low

W1_tdo_crc_len_reg[24] = AMPP_FUNCTION(A1L9, W1L558, W1_tdo_crc_len_reg[25], W1L654, W1L655, W1L696);


--W1_tdo_crc_len_reg[22] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22] at FF_X18_Y2_N7
--register power-up is low

W1_tdo_crc_len_reg[22] = AMPP_FUNCTION(A1L9, W1L562, W1_tdo_crc_len_reg[23], W1L654, W1L655, W1L696);


--W1_tdo_crc_len_reg[21] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21] at FF_X18_Y2_N4
--register power-up is low

W1_tdo_crc_len_reg[21] = AMPP_FUNCTION(A1L9, W1L566, W1_tdo_crc_len_reg[22], W1L654, W1L655, W1L696);


--W1_tdo_crc_len_reg[20] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20] at FF_X18_Y2_N1
--register power-up is low

W1_tdo_crc_len_reg[20] = AMPP_FUNCTION(A1L9, W1L570, W1_tdo_crc_len_reg[21], W1L654, W1L655, W1L696);


--W1_tdo_crc_len_reg[19] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19] at FF_X18_Y3_N58
--register power-up is low

W1_tdo_crc_len_reg[19] = AMPP_FUNCTION(A1L9, W1L574, W1_tdo_crc_len_reg[20], W1L654, W1L655, W1L696);


--W1_tdo_crc_len_reg[18] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18] at FF_X18_Y3_N55
--register power-up is low

W1_tdo_crc_len_reg[18] = AMPP_FUNCTION(A1L9, W1L578, W1_tdo_crc_len_reg[19], W1L654, W1L655, W1L696);


--W1_tdo_crc_len_reg[17] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17] at FF_X18_Y3_N52
--register power-up is low

W1_tdo_crc_len_reg[17] = AMPP_FUNCTION(A1L9, W1L582, W1_tdo_crc_len_reg[18], W1L654, W1L655, W1L696);


--W1_tdo_crc_len_reg[16] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16] at FF_X18_Y3_N49
--register power-up is low

W1_tdo_crc_len_reg[16] = AMPP_FUNCTION(A1L9, W1L586, W1_tdo_crc_len_reg[17], W1L654, W1L655, W1L696);


--W1_tdo_crc_len_reg[15] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15] at FF_X18_Y3_N46
--register power-up is low

W1_tdo_crc_len_reg[15] = AMPP_FUNCTION(A1L9, W1L590, W1_tdo_crc_len_reg[16], W1L654, W1L655, W1L696);


--W1_tdo_crc_len_reg[14] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14] at FF_X18_Y3_N43
--register power-up is low

W1_tdo_crc_len_reg[14] = AMPP_FUNCTION(A1L9, W1L594, W1_tdo_crc_len_reg[15], W1L654, W1L655, W1L696);


--Y1_xq[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] at FF_X25_Y2_N49
--register power-up is low

Y1_xq[0] = AMPP_FUNCTION(A1L9, Y1L59, Y1_cells[0][0], !Y1_xraddr[0], P1_irf_reg[3][7]);


--CB7_dffs[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1] at FF_X22_Y2_N58
--register power-up is low

CB7_dffs[1] = AMPP_FUNCTION(A1L9, CB7L6, CB7_dffs[2], !W1_reset_all, !X1_status_ram_shift_load);


--JB1_counter_reg_bit[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_39i:auto_generated|counter_reg_bit[4] at FF_X19_Y2_N44
--register power-up is low

JB1_counter_reg_bit[4] = AMPP_FUNCTION(A1L9, JB1_counter_comb_bita4, D1L431, !X1_status_offload_shift_ena, JB1_cout_actual);


--JB1_counter_reg_bit[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_39i:auto_generated|counter_reg_bit[3] at FF_X19_Y2_N40
--register power-up is low

JB1_counter_reg_bit[3] = AMPP_FUNCTION(A1L9, JB1_counter_comb_bita3, D1L431, !X1_status_offload_shift_ena, JB1_cout_actual);


--JB1_counter_reg_bit[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_39i:auto_generated|counter_reg_bit[2] at FF_X19_Y2_N37
--register power-up is low

JB1_counter_reg_bit[2] = AMPP_FUNCTION(A1L9, JB1_counter_comb_bita2, D1L431, !X1_status_offload_shift_ena, JB1_cout_actual);


--JB1_counter_reg_bit[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_39i:auto_generated|counter_reg_bit[1] at FF_X19_Y2_N34
--register power-up is low

JB1_counter_reg_bit[1] = AMPP_FUNCTION(A1L9, JB1_counter_comb_bita1, D1L431, !X1_status_offload_shift_ena, JB1_cout_actual);


--JB1_counter_reg_bit[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_39i:auto_generated|counter_reg_bit[0] at FF_X19_Y2_N32
--register power-up is low

JB1_counter_reg_bit[0] = AMPP_FUNCTION(A1L9, JB1_counter_comb_bita0, D1L431, !X1_status_offload_shift_ena, JB1_cout_actual);


--AB1_lfsr[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1] at FF_X16_Y2_N10
--register power-up is low

AB1_lfsr[1] = AMPP_FUNCTION(A1L9, AB1_lfsr[2], W1_tdo_crc_val_calc_reset, GND, !AB1L10);


--W1_tdo_crc_val_shift_reg[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2] at FF_X15_Y2_N22
--register power-up is low

W1_tdo_crc_val_shift_reg[2] = AMPP_FUNCTION(A1L9, W1L710, W1_tdo_crc_val_shift_reg[3], !W1L617, W1L705);


--DB1_counter[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6] at FF_X23_Y3_N1
--register power-up is low

DB1_counter[6] = AMPP_FUNCTION(A1L28, DB1L140, !W1_reset_all, DB1L139, W1_collect_data);


--DB1_counter[7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7] at FF_X23_Y3_N4
--register power-up is low

DB1_counter[7] = AMPP_FUNCTION(A1L28, DB1L141, !W1_reset_all, DB1L139, W1_collect_data);


--DB1_counter[8] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8] at FF_X23_Y3_N7
--register power-up is low

DB1_counter[8] = AMPP_FUNCTION(A1L28, DB1L142, !W1_reset_all, DB1L139, W1_collect_data);


--DB1_counter[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0] at FF_X23_Y3_N13
--register power-up is low

DB1_counter[0] = AMPP_FUNCTION(A1L28, DB1L143, !W1_reset_all, DB1L139, W1_collect_data);


--DB1_counter[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1] at FF_X23_Y3_N10
--register power-up is low

DB1_counter[1] = AMPP_FUNCTION(A1L28, DB1L144, !W1_reset_all, DB1L139, W1_collect_data);


--DB1_counter[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2] at FF_X23_Y3_N19
--register power-up is low

DB1_counter[2] = AMPP_FUNCTION(A1L28, DB1L145, !W1_reset_all, DB1L139, W1_collect_data);


--DB1_counter[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3] at FF_X23_Y3_N22
--register power-up is low

DB1_counter[3] = AMPP_FUNCTION(A1L28, DB1L146, !W1_reset_all, DB1L139, W1_collect_data);


--DB1_counter[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4] at FF_X23_Y3_N26
--register power-up is low

DB1_counter[4] = AMPP_FUNCTION(A1L28, DB1L147, !W1_reset_all, DB1L139, W1_collect_data);


--DB1_counter[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5] at FF_X23_Y3_N28
--register power-up is low

DB1_counter[5] = AMPP_FUNCTION(A1L28, DB1L148, !W1_reset_all, DB1L139, W1_collect_data);


--CB6_dffs[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2] at FF_X24_Y1_N31
--register power-up is low

CB6_dffs[2] = AMPP_FUNCTION(A1L9, CB6L7, DB1_last_buffer_write_address_sig[1], !W1_reset_all, W1_sdr);


--DB1_last_buffer_write_address_sig[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0] at FF_X25_Y1_N1
--register power-up is low

DB1_last_buffer_write_address_sig[0] = AMPP_FUNCTION(A1L28, DB1L169, DB1L202, DB1L168);


--W1L474 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~5 at LABCELL_X18_Y3_N3
W1L474 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[1], W1L471);

--W1L475 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~6 at LABCELL_X18_Y3_N3
W1L475 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[1], W1L471);


--W1L478 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~9 at LABCELL_X18_Y2_N24
W1L478 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[28], W1L483);

--W1L479 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~10 at LABCELL_X18_Y2_N24
W1L479 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[28], W1L483);


--W1L482 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~13 at LABCELL_X18_Y2_N21
W1L482 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[27], W1L551);

--W1L483 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~14 at LABCELL_X18_Y2_N21
W1L483 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[27], W1L551);


--W1L486 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~17 at LABCELL_X18_Y3_N24
W1L486 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[8], W1L547);

--W1L487 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~18 at LABCELL_X18_Y3_N24
W1L487 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[8], W1L547);


--W1L490 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~21 at LABCELL_X18_Y2_N9
W1L490 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[23], W1L563);

--W1L491 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~22 at LABCELL_X18_Y2_N9
W1L491 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[23], W1L563);


--W1L494 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~25 at LABCELL_X18_Y2_N33
W1L494 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[31], W1L499);


--W1L498 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~29 at LABCELL_X18_Y2_N30
W1L498 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[30], W1L503);

--W1L499 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~30 at LABCELL_X18_Y2_N30
W1L499 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[30], W1L503);


--W1L502 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~33 at LABCELL_X18_Y2_N27
W1L502 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[29], W1L479);

--W1L503 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~34 at LABCELL_X18_Y2_N27
W1L503 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[29], W1L479);


--W1L506 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~37 at LABCELL_X18_Y3_N18
W1L506 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[6], W1L511);

--W1L507 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~38 at LABCELL_X18_Y3_N18
W1L507 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[6], W1L511);


--W1L510 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~41 at LABCELL_X18_Y3_N15
W1L510 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[5], W1L515);

--W1L511 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~42 at LABCELL_X18_Y3_N15
W1L511 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[5], W1L515);


--W1L514 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~45 at LABCELL_X18_Y3_N12
W1L514 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[4], W1L519);

--W1L515 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~46 at LABCELL_X18_Y3_N12
W1L515 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[4], W1L519);


--W1L518 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~49 at LABCELL_X18_Y3_N9
W1L518 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[3], W1L523);

--W1L519 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~50 at LABCELL_X18_Y3_N9
W1L519 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[3], W1L523);


--W1L522 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~53 at LABCELL_X18_Y3_N6
W1L522 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[2], W1L475);

--W1L523 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~54 at LABCELL_X18_Y3_N6
W1L523 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[2], W1L475);


--W1L526 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~57 at LABCELL_X18_Y3_N39
W1L526 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[13], W1L531);

--W1L527 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~58 at LABCELL_X18_Y3_N39
W1L527 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[13], W1L531);


--W1L530 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~61 at LABCELL_X18_Y3_N36
W1L530 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[12], W1L535);

--W1L531 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~62 at LABCELL_X18_Y3_N36
W1L531 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[12], W1L535);


--W1L534 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~65 at LABCELL_X18_Y3_N33
W1L534 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[11], W1L539);

--W1L535 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~66 at LABCELL_X18_Y3_N33
W1L535 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[11], W1L539);


--W1L538 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~69 at LABCELL_X18_Y3_N30
W1L538 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[10], W1L543);

--W1L539 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~70 at LABCELL_X18_Y3_N30
W1L539 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[10], W1L543);


--W1L542 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~73 at LABCELL_X18_Y3_N27
W1L542 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[9], W1L487);

--W1L543 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~74 at LABCELL_X18_Y3_N27
W1L543 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[9], W1L487);


--W1L546 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~77 at LABCELL_X18_Y3_N21
W1L546 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[7], W1L507);

--W1L547 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~78 at LABCELL_X18_Y3_N21
W1L547 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[7], W1L507);


--W1L550 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~81 at LABCELL_X18_Y2_N18
W1L550 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[26], W1L555);

--W1L551 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~82 at LABCELL_X18_Y2_N18
W1L551 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[26], W1L555);


--W1L554 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~85 at LABCELL_X18_Y2_N15
W1L554 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[25], W1L559);

--W1L555 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~86 at LABCELL_X18_Y2_N15
W1L555 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[25], W1L559);


--W1L558 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~89 at LABCELL_X18_Y2_N12
W1L558 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[24], W1L491);

--W1L559 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~90 at LABCELL_X18_Y2_N12
W1L559 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[24], W1L491);


--W1L562 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~93 at LABCELL_X18_Y2_N6
W1L562 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[22], W1L567);

--W1L563 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~94 at LABCELL_X18_Y2_N6
W1L563 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[22], W1L567);


--W1L566 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~97 at LABCELL_X18_Y2_N3
W1L566 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[21], W1L571);

--W1L567 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~98 at LABCELL_X18_Y2_N3
W1L567 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[21], W1L571);


--W1L570 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~101 at LABCELL_X18_Y2_N0
W1L570 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[20], W1L575);

--W1L571 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~102 at LABCELL_X18_Y2_N0
W1L571 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[20], W1L575);


--W1L574 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~105 at LABCELL_X18_Y3_N57
W1L574 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[19], W1L579);

--W1L575 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~106 at LABCELL_X18_Y3_N57
W1L575 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[19], W1L579);


--W1L578 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~109 at LABCELL_X18_Y3_N54
W1L578 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[18], W1L583);

--W1L579 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~110 at LABCELL_X18_Y3_N54
W1L579 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[18], W1L583);


--W1L582 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~113 at LABCELL_X18_Y3_N51
W1L582 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[17], W1L587);

--W1L583 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~114 at LABCELL_X18_Y3_N51
W1L583 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[17], W1L587);


--W1L586 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~117 at LABCELL_X18_Y3_N48
W1L586 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[16], W1L591);

--W1L587 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~118 at LABCELL_X18_Y3_N48
W1L587 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[16], W1L591);


--W1L590 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~121 at LABCELL_X18_Y3_N45
W1L590 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[15], W1L595);

--W1L591 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~122 at LABCELL_X18_Y3_N45
W1L591 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[15], W1L595);


--W1L594 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~125 at LABCELL_X18_Y3_N42
W1L594 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[14], W1L527);

--W1L595 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~126 at LABCELL_X18_Y3_N42
W1L595 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[14], W1L527);


--Y1_xq[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] at FF_X23_Y2_N13
--register power-up is low

Y1_xq[1] = AMPP_FUNCTION(A1L9, Y1L61, Y1_cells[0][1], !Y1_xraddr[0], P1_irf_reg[3][7]);


--CB7_dffs[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2] at FF_X22_Y2_N56
--register power-up is low

CB7_dffs[2] = AMPP_FUNCTION(A1L9, CB7L8, CB7_dffs[3], !W1_reset_all, !X1_status_ram_shift_load);


--JB1_counter_comb_bita4 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_39i:auto_generated|counter_comb_bita4 at LABCELL_X19_Y2_N42
JB1_counter_comb_bita4 = AMPP_FUNCTION(!JB1_counter_reg_bit[4], JB1L16);

--JB1L24 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_39i:auto_generated|counter_comb_bita4~COUT at LABCELL_X19_Y2_N42
JB1L24 = AMPP_FUNCTION(!JB1_counter_reg_bit[4], JB1L16);


--JB1L20 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_39i:auto_generated|counter_comb_bita4~1 at LABCELL_X19_Y2_N45
JB1L20 = AMPP_FUNCTION(JB1L24);


--JB1_counter_comb_bita3 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_39i:auto_generated|counter_comb_bita3 at LABCELL_X19_Y2_N39
JB1_counter_comb_bita3 = AMPP_FUNCTION(!JB1_counter_reg_bit[3], JB1L12);

--JB1L16 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_39i:auto_generated|counter_comb_bita3~COUT at LABCELL_X19_Y2_N39
JB1L16 = AMPP_FUNCTION(!JB1_counter_reg_bit[3], JB1L12);


--JB1_counter_comb_bita2 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_39i:auto_generated|counter_comb_bita2 at LABCELL_X19_Y2_N36
JB1_counter_comb_bita2 = AMPP_FUNCTION(!JB1_counter_reg_bit[2], JB1L8);

--JB1L12 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_39i:auto_generated|counter_comb_bita2~COUT at LABCELL_X19_Y2_N36
JB1L12 = AMPP_FUNCTION(!JB1_counter_reg_bit[2], JB1L8);


--JB1_counter_comb_bita1 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_39i:auto_generated|counter_comb_bita1 at LABCELL_X19_Y2_N33
JB1_counter_comb_bita1 = AMPP_FUNCTION(!JB1_counter_reg_bit[1], JB1L4);

--JB1L8 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_39i:auto_generated|counter_comb_bita1~COUT at LABCELL_X19_Y2_N33
JB1L8 = AMPP_FUNCTION(!JB1_counter_reg_bit[1], JB1L4);


--JB1_counter_comb_bita0 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_39i:auto_generated|counter_comb_bita0 at LABCELL_X19_Y2_N30
JB1_counter_comb_bita0 = AMPP_FUNCTION(!JB1_counter_reg_bit[0]);

--JB1L4 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_39i:auto_generated|counter_comb_bita0~COUT at LABCELL_X19_Y2_N30
JB1L4 = AMPP_FUNCTION(!JB1_counter_reg_bit[0]);


--DB1L60 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~1 at LABCELL_X27_Y1_N36
DB1L60 = AMPP_FUNCTION(!DB1_\buffer_manager:next_address[2], DB1L89);

--DB1L61 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~2 at LABCELL_X27_Y1_N36
DB1L61 = AMPP_FUNCTION(!DB1_\buffer_manager:next_address[2], DB1L89);


--DB1L64 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~5 at LABCELL_X27_Y1_N39
DB1L64 = AMPP_FUNCTION(!DB1_\buffer_manager:next_address[3], DB1L61);

--DB1L65 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~6 at LABCELL_X27_Y1_N39
DB1L65 = AMPP_FUNCTION(!DB1_\buffer_manager:next_address[3], DB1L61);


--DB1L68 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~9 at LABCELL_X27_Y1_N42
DB1L68 = AMPP_FUNCTION(!DB1_\buffer_manager:next_address[4], DB1L65);

--DB1L69 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~10 at LABCELL_X27_Y1_N42
DB1L69 = AMPP_FUNCTION(!DB1_\buffer_manager:next_address[4], DB1L65);


--DB1L72 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~13 at LABCELL_X27_Y1_N45
DB1L72 = AMPP_FUNCTION(!DB1_\buffer_manager:next_address[5], DB1L69);

--DB1L73 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~14 at LABCELL_X27_Y1_N45
DB1L73 = AMPP_FUNCTION(!DB1_\buffer_manager:next_address[5], DB1L69);


--DB1L76 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~17 at LABCELL_X27_Y1_N48
DB1L76 = AMPP_FUNCTION(!DB1_\buffer_manager:next_address[6], DB1L73);

--DB1L77 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~18 at LABCELL_X27_Y1_N48
DB1L77 = AMPP_FUNCTION(!DB1_\buffer_manager:next_address[6], DB1L73);


--DB1L80 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~21 at LABCELL_X27_Y1_N51
DB1L80 = AMPP_FUNCTION(!DB1_\buffer_manager:next_address[7], DB1L77);


--DB1L84 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~25 at LABCELL_X27_Y1_N30
DB1L84 = AMPP_FUNCTION(!DB1_\buffer_manager:next_address[0]);

--DB1L85 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~26 at LABCELL_X27_Y1_N30
DB1L85 = AMPP_FUNCTION(!DB1_\buffer_manager:next_address[0]);


--DB1L88 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~29 at LABCELL_X27_Y1_N33
DB1L88 = AMPP_FUNCTION(!DB1_\buffer_manager:next_address[1], DB1L85);

--DB1L89 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~30 at LABCELL_X27_Y1_N33
DB1L89 = AMPP_FUNCTION(!DB1_\buffer_manager:next_address[1], DB1L85);


--AB1_lfsr[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2] at FF_X16_Y2_N14
--register power-up is low

AB1_lfsr[2] = AMPP_FUNCTION(A1L9, AB1_lfsr[3], W1_tdo_crc_val_calc_reset, GND, !AB1L10);


--W1_tdo_crc_val_shift_reg[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3] at FF_X15_Y2_N19
--register power-up is low

W1_tdo_crc_val_shift_reg[3] = AMPP_FUNCTION(A1L9, W1L712, W1_tdo_crc_val_shift_reg[4], !W1L617, W1L705);


--DB1L28 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~1 at MLABCELL_X21_Y3_N15
DB1L28 = AMPP_FUNCTION(!CB4_dffs[6], DB1L57);

--DB1L29 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~2 at MLABCELL_X21_Y3_N15
DB1L29 = AMPP_FUNCTION(!CB4_dffs[6], DB1L57);


--DB1L92 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~1 at LABCELL_X23_Y3_N48
DB1L92 = AMPP_FUNCTION(!DB1_counter[6], DB1L125);

--DB1L93 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~2 at LABCELL_X23_Y3_N48
DB1L93 = AMPP_FUNCTION(!DB1_counter[6], DB1L125);


--DB1L32 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~5 at MLABCELL_X21_Y3_N18
DB1L32 = AMPP_FUNCTION(!CB4_dffs[7], DB1L29);

--DB1L33 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~6 at MLABCELL_X21_Y3_N18
DB1L33 = AMPP_FUNCTION(!CB4_dffs[7], DB1L29);


--DB1L96 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~5 at LABCELL_X23_Y3_N51
DB1L96 = AMPP_FUNCTION(!DB1_counter[7], DB1L93);

--DB1L97 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~6 at LABCELL_X23_Y3_N51
DB1L97 = AMPP_FUNCTION(!DB1_counter[7], DB1L93);


--DB1L36 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~9 at MLABCELL_X21_Y3_N21
DB1L36 = AMPP_FUNCTION(DB1L33);


--DB1L100 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~9 at LABCELL_X23_Y3_N54
DB1L100 = AMPP_FUNCTION(!DB1_counter[8], DB1L97);


--DB1L104 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~13 at LABCELL_X23_Y3_N30
DB1L104 = AMPP_FUNCTION(!DB1_counter[0]);

--DB1L105 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~14 at LABCELL_X23_Y3_N30
DB1L105 = AMPP_FUNCTION(!DB1_counter[0]);


--DB1L40 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~13 at MLABCELL_X21_Y3_N0
DB1L40 = AMPP_FUNCTION(!CB4_dffs[0], !CB4_dffs[1]);

--DB1L41 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~14 at MLABCELL_X21_Y3_N0
DB1L41 = AMPP_FUNCTION(!CB4_dffs[0], !CB4_dffs[1]);


--DB1L108 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~17 at LABCELL_X23_Y3_N33
DB1L108 = AMPP_FUNCTION(!DB1_counter[1], DB1L105);

--DB1L109 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~18 at LABCELL_X23_Y3_N33
DB1L109 = AMPP_FUNCTION(!DB1_counter[1], DB1L105);


--DB1L44 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~17 at MLABCELL_X21_Y3_N3
DB1L44 = AMPP_FUNCTION(!CB4_dffs[2], DB1L41);

--DB1L45 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~18 at MLABCELL_X21_Y3_N3
DB1L45 = AMPP_FUNCTION(!CB4_dffs[2], DB1L41);


--DB1L112 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~21 at LABCELL_X23_Y3_N36
DB1L112 = AMPP_FUNCTION(!DB1_counter[2], DB1L109);

--DB1L113 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~22 at LABCELL_X23_Y3_N36
DB1L113 = AMPP_FUNCTION(!DB1_counter[2], DB1L109);


--DB1L48 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~21 at MLABCELL_X21_Y3_N6
DB1L48 = AMPP_FUNCTION(!CB4_dffs[3], DB1L45);

--DB1L49 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~22 at MLABCELL_X21_Y3_N6
DB1L49 = AMPP_FUNCTION(!CB4_dffs[3], DB1L45);


--DB1L116 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~25 at LABCELL_X23_Y3_N39
DB1L116 = AMPP_FUNCTION(!DB1_counter[3], DB1L113);

--DB1L117 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~26 at LABCELL_X23_Y3_N39
DB1L117 = AMPP_FUNCTION(!DB1_counter[3], DB1L113);


--DB1L52 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~25 at MLABCELL_X21_Y3_N9
DB1L52 = AMPP_FUNCTION(!CB4_dffs[4], DB1L49);

--DB1L53 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~26 at MLABCELL_X21_Y3_N9
DB1L53 = AMPP_FUNCTION(!CB4_dffs[4], DB1L49);


--DB1L120 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~29 at LABCELL_X23_Y3_N42
DB1L120 = AMPP_FUNCTION(!DB1_counter[4], DB1L117);

--DB1L121 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~30 at LABCELL_X23_Y3_N42
DB1L121 = AMPP_FUNCTION(!DB1_counter[4], DB1L117);


--DB1L56 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~29 at MLABCELL_X21_Y3_N12
DB1L56 = AMPP_FUNCTION(!CB4_dffs[5], DB1L53);

--DB1L57 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~30 at MLABCELL_X21_Y3_N12
DB1L57 = AMPP_FUNCTION(!CB4_dffs[5], DB1L53);


--DB1L124 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~33 at LABCELL_X23_Y3_N45
DB1L124 = AMPP_FUNCTION(!DB1_counter[5], DB1L121);

--DB1L125 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~34 at LABCELL_X23_Y3_N45
DB1L125 = AMPP_FUNCTION(!DB1_counter[5], DB1L121);


--CB6_dffs[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3] at FF_X24_Y1_N34
--register power-up is low

CB6_dffs[3] = AMPP_FUNCTION(A1L9, CB6L9, DB1_last_buffer_write_address_sig[2], !W1_reset_all, W1_sdr);


--DB1_last_buffer_write_address_sig[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1] at FF_X25_Y1_N23
--register power-up is low

DB1_last_buffer_write_address_sig[1] = AMPP_FUNCTION(A1L28, DB1L171, DB1L202, DB1L168);


--LB1_counter_reg_bit[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|counter_reg_bit[0] at FF_X24_Y2_N31
--register power-up is low

LB1_counter_reg_bit[0] = AMPP_FUNCTION(A1L9, LB1_counter_comb_bita0, D1L431, X1_status_buf_read_reset, LB1_cout_actual, X1L4);


--Y1_xq[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] at FF_X25_Y2_N31
--register power-up is low

Y1_xq[2] = AMPP_FUNCTION(A1L9, Y1L63, Y1_cells[0][2], !Y1_xraddr[0], P1_irf_reg[3][7]);


--CB7_dffs[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3] at FF_X22_Y2_N1
--register power-up is low

CB7_dffs[3] = AMPP_FUNCTION(A1L9, CB7L10, CB7_dffs[4], !W1_reset_all, !X1_status_ram_shift_load);


--DB1_\buffer_manager:next_address[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] at FF_X27_Y1_N13
--register power-up is low

DB1_\buffer_manager:next_address[2] = AMPP_FUNCTION(A1L28, DB1L60, !W1_reset_all, DB1L202, GND, W1_collect_data);


--DB1_\buffer_manager:next_address[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] at FF_X27_Y1_N10
--register power-up is low

DB1_\buffer_manager:next_address[3] = AMPP_FUNCTION(A1L28, DB1L18, !W1_reset_all, DB1L202, W1_collect_data);


--DB1_\buffer_manager:next_address[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] at FF_X27_Y1_N1
--register power-up is low

DB1_\buffer_manager:next_address[4] = AMPP_FUNCTION(A1L28, DB1L20, !W1_reset_all, DB1L202, W1_collect_data);


--DB1_\buffer_manager:next_address[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] at FF_X27_Y1_N17
--register power-up is low

DB1_\buffer_manager:next_address[5] = AMPP_FUNCTION(A1L28, DB1L72, !W1_reset_all, DB1L202, GND, W1_collect_data);


--DB1_\buffer_manager:next_address[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] at FF_X27_Y1_N19
--register power-up is low

DB1_\buffer_manager:next_address[6] = AMPP_FUNCTION(A1L28, DB1L23, !W1_reset_all, DB1L202, W1_collect_data);


--DB1_\buffer_manager:next_address[7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7] at FF_X27_Y1_N5
--register power-up is low

DB1_\buffer_manager:next_address[7] = AMPP_FUNCTION(A1L28, DB1L25, !W1_reset_all, DB1L202, W1_collect_data);


--DB1_\buffer_manager:next_address[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] at FF_X27_Y1_N23
--register power-up is low

DB1_\buffer_manager:next_address[0] = AMPP_FUNCTION(A1L28, DB1L14, !W1_reset_all, DB1L202, W1_collect_data);


--DB1_\buffer_manager:next_address[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] at FF_X21_Y2_N16
--register power-up is low

DB1_\buffer_manager:next_address[1] = AMPP_FUNCTION(A1L28, DB1L88, !W1_reset_all, DB1L202, GND, W1_collect_data);


--AB1_lfsr[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3] at FF_X16_Y2_N16
--register power-up is low

AB1_lfsr[3] = AMPP_FUNCTION(A1L9, AB1L6, W1_tdo_crc_val_calc_reset, !AB1L10);


--W1_tdo_crc_val_shift_reg[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4] at FF_X15_Y2_N4
--register power-up is low

W1_tdo_crc_val_shift_reg[4] = AMPP_FUNCTION(A1L9, W1L714, W1_tdo_crc_val_shift_reg[5], !W1L617, W1L705);


--CB6_dffs[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4] at FF_X24_Y1_N1
--register power-up is low

CB6_dffs[4] = AMPP_FUNCTION(A1L9, CB6L11, DB1_last_buffer_write_address_sig[3], !W1_reset_all, W1_sdr);


--DB1_last_buffer_write_address_sig[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2] at FF_X25_Y1_N13
--register power-up is low

DB1_last_buffer_write_address_sig[2] = AMPP_FUNCTION(A1L28, DB1L173, DB1L202, DB1L168);


--LB1_counter_comb_bita0 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|counter_comb_bita0 at LABCELL_X24_Y2_N30
LB1_counter_comb_bita0 = AMPP_FUNCTION(!LB1_counter_reg_bit[0]);

--LB1L8 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|counter_comb_bita0~COUT at LABCELL_X24_Y2_N30
LB1L8 = AMPP_FUNCTION(!LB1_counter_reg_bit[0]);


--LB1L4 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|counter_comb_bita0~1 at LABCELL_X24_Y2_N33
LB1L4 = AMPP_FUNCTION(LB1L8);


--Y1_xq[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] at FF_X25_Y2_N34
--register power-up is low

Y1_xq[3] = AMPP_FUNCTION(A1L9, Y1L65, Y1_cells[0][3], !Y1_xraddr[0], P1_irf_reg[3][7]);


--CB7_dffs[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4] at FF_X22_Y2_N37
--register power-up is low

CB7_dffs[4] = AMPP_FUNCTION(A1L9, CB7L12, CB7_dffs[5], !W1_reset_all, !X1_status_ram_shift_load);


--AB1_lfsr[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4] at FF_X16_Y2_N46
--register power-up is low

AB1_lfsr[4] = AMPP_FUNCTION(A1L9, AB1_lfsr[5], W1_tdo_crc_val_calc_reset, GND, !AB1L10);


--W1_tdo_crc_val_shift_reg[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5] at FF_X15_Y2_N1
--register power-up is low

W1_tdo_crc_val_shift_reg[5] = AMPP_FUNCTION(A1L9, W1L716, W1_tdo_crc_val_shift_reg[6], !W1L617, W1L705);


--CB6_dffs[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5] at FF_X24_Y1_N5
--register power-up is low

CB6_dffs[5] = AMPP_FUNCTION(A1L9, CB6L13, DB1_last_buffer_write_address_sig[4], !W1_reset_all, W1_sdr);


--DB1_last_buffer_write_address_sig[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3] at FF_X25_Y1_N58
--register power-up is low

DB1_last_buffer_write_address_sig[3] = AMPP_FUNCTION(A1L28, DB1L175, DB1L202, DB1L168);


--DB1_\buffer_manager:last_trigger_address_var[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] at FF_X27_Y1_N32
--register power-up is low

DB1_\buffer_manager:last_trigger_address_var[0] = AMPP_FUNCTION(A1L28, DB1L84, !W1_reset_all, DB1L202, DB1L158);


--Y1_xq[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] at FF_X23_Y2_N16
--register power-up is low

Y1_xq[4] = AMPP_FUNCTION(A1L9, Y1L67, Y1_cells[0][4], !Y1_xraddr[0], P1_irf_reg[3][7]);


--CB7_dffs[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5] at FF_X22_Y2_N40
--register power-up is low

CB7_dffs[5] = AMPP_FUNCTION(A1L9, CB7L14, CB7_dffs[6], !W1_reset_all, !X1_status_ram_shift_load);


--AB1_lfsr[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5] at FF_X16_Y2_N28
--register power-up is low

AB1_lfsr[5] = AMPP_FUNCTION(A1L9, AB1L21, W1_tdo_crc_val_calc_reset, !AB1L10);


--W1_tdo_crc_val_shift_reg[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6] at FF_X15_Y2_N58
--register power-up is low

W1_tdo_crc_val_shift_reg[6] = AMPP_FUNCTION(A1L9, W1L718, W1_tdo_crc_val_shift_reg[7], !W1L617, W1L705);


--CB6_dffs[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6] at FF_X24_Y1_N55
--register power-up is low

CB6_dffs[6] = AMPP_FUNCTION(A1L9, CB6L15, DB1_last_buffer_write_address_sig[5], !W1_reset_all, W1_sdr);


--DB1_last_buffer_write_address_sig[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4] at FF_X25_Y1_N37
--register power-up is low

DB1_last_buffer_write_address_sig[4] = AMPP_FUNCTION(A1L28, DB1L68, DB1L202, GND, DB1L168);


--DB1_\buffer_manager:last_trigger_address_var[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1] at FF_X27_Y1_N35
--register power-up is low

DB1_\buffer_manager:last_trigger_address_var[1] = AMPP_FUNCTION(A1L28, DB1L88, !W1_reset_all, DB1L202, DB1L158);


--Y1_xq[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] at FF_X23_Y2_N7
--register power-up is low

Y1_xq[5] = AMPP_FUNCTION(A1L9, Y1L69, Y1_cells[0][5], !Y1_xraddr[0], P1_irf_reg[3][7]);


--CB7_dffs[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6] at FF_X22_Y2_N31
--register power-up is low

CB7_dffs[6] = AMPP_FUNCTION(A1L9, CB7L16, CB7_dffs[7], !W1_reset_all, !X1_status_ram_shift_load);


--AB1_lfsr[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6] at FF_X16_Y2_N40
--register power-up is low

AB1_lfsr[6] = AMPP_FUNCTION(A1L9, AB1L11, W1_tdo_crc_val_calc_reset, !AB1L10);


--W1_tdo_crc_val_shift_reg[7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7] at FF_X15_Y2_N55
--register power-up is low

W1_tdo_crc_val_shift_reg[7] = AMPP_FUNCTION(A1L9, W1L720, W1_tdo_crc_val_shift_reg[8], !W1L617, W1L705);


--CB6_dffs[7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7] at FF_X24_Y1_N59
--register power-up is low

CB6_dffs[7] = AMPP_FUNCTION(A1L9, CB6L17, DB1_last_buffer_write_address_sig[6], !W1_reset_all, W1_sdr);


--DB1_last_buffer_write_address_sig[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5] at FF_X25_Y1_N35
--register power-up is low

DB1_last_buffer_write_address_sig[5] = AMPP_FUNCTION(A1L28, DB1L72, DB1L202, GND, DB1L168);


--DB1_\buffer_manager:last_trigger_address_var[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] at FF_X27_Y1_N38
--register power-up is low

DB1_\buffer_manager:last_trigger_address_var[2] = AMPP_FUNCTION(A1L28, DB1L60, !W1_reset_all, DB1L202, DB1L158);


--Y1_xq[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] at FF_X23_Y2_N10
--register power-up is low

Y1_xq[6] = AMPP_FUNCTION(A1L9, Y1L71, Y1_cells[0][6], !Y1_xraddr[0], P1_irf_reg[3][7]);


--CB7_dffs[7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7] at FF_X22_Y2_N34
--register power-up is low

CB7_dffs[7] = AMPP_FUNCTION(A1L9, CB7L18, CB7_dffs[8], !W1_reset_all, !X1_status_ram_shift_load);


--AB1_lfsr[7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7] at FF_X16_Y2_N34
--register power-up is low

AB1_lfsr[7] = AMPP_FUNCTION(A1L9, AB1_lfsr[8], W1_tdo_crc_val_calc_reset, GND, !AB1L10);


--W1_tdo_crc_val_shift_reg[8] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8] at FF_X15_Y2_N28
--register power-up is low

W1_tdo_crc_val_shift_reg[8] = AMPP_FUNCTION(A1L9, W1L722, W1_tdo_crc_val_shift_reg[9], !W1L617, W1L705);


--CB6_dffs[8] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8] at FF_X24_Y1_N49
--register power-up is low

CB6_dffs[8] = AMPP_FUNCTION(A1L9, CB6L19, DB1_last_buffer_write_address_sig[7], !W1_reset_all, W1_sdr);


--DB1_last_buffer_write_address_sig[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6] at FF_X25_Y1_N25
--register power-up is low

DB1_last_buffer_write_address_sig[6] = AMPP_FUNCTION(A1L28, DB1L179, DB1L202, DB1L168);


--DB1_\buffer_manager:last_trigger_address_var[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3] at FF_X27_Y1_N41
--register power-up is low

DB1_\buffer_manager:last_trigger_address_var[3] = AMPP_FUNCTION(A1L28, DB1L64, !W1_reset_all, DB1L202, DB1L158);


--Y1_xq[7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] at FF_X23_Y2_N1
--register power-up is low

Y1_xq[7] = AMPP_FUNCTION(A1L9, Y1L73, Y1_cells[0][7], !Y1_xraddr[0], P1_irf_reg[3][7]);


--CB7_dffs[8] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8] at FF_X22_Y2_N25
--register power-up is low

CB7_dffs[8] = AMPP_FUNCTION(A1L9, CB7L20, CB7_dffs[9], !W1_reset_all, !X1_status_ram_shift_load);


--AB1_lfsr[8] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8] at FF_X16_Y2_N13
--register power-up is low

AB1_lfsr[8] = AMPP_FUNCTION(A1L9, AB1L14, W1_tdo_crc_val_calc_reset, !AB1L10);


--W1_tdo_crc_val_shift_reg[9] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9] at FF_X15_Y2_N25
--register power-up is low

W1_tdo_crc_val_shift_reg[9] = AMPP_FUNCTION(A1L9, W1L724, W1_tdo_crc_val_shift_reg[10], !W1L617, W1L705);


--CB6_dffs[9] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9] at FF_X24_Y1_N52
--register power-up is low

CB6_dffs[9] = AMPP_FUNCTION(A1L9, CB6L21, DB1_\buffer_manager:last_trigger_address_var[0], !W1_reset_all, W1_sdr);


--DB1_last_buffer_write_address_sig[7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7] at FF_X25_Y1_N43
--register power-up is low

DB1_last_buffer_write_address_sig[7] = AMPP_FUNCTION(A1L28, DB1L181, DB1L202, DB1L168);


--DB1_\buffer_manager:last_trigger_address_var[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] at FF_X27_Y1_N44
--register power-up is low

DB1_\buffer_manager:last_trigger_address_var[4] = AMPP_FUNCTION(A1L28, DB1L68, !W1_reset_all, DB1L202, DB1L158);


--Y1_xq[8] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] at FF_X23_Y2_N4
--register power-up is low

Y1_xq[8] = AMPP_FUNCTION(A1L9, Y1L75, Y1_cells[0][8], !Y1_xraddr[0], P1_irf_reg[3][7]);


--CB7_dffs[9] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9] at FF_X22_Y2_N28
--register power-up is low

CB7_dffs[9] = AMPP_FUNCTION(A1L9, CB7L22, CB7_dffs[10], !W1_reset_all, !X1_status_ram_shift_load);


--AB1_lfsr[9] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9] at FF_X16_Y2_N11
--register power-up is low

AB1_lfsr[9] = AMPP_FUNCTION(A1L9, AB1L16, W1_tdo_crc_val_calc_reset, !AB1L10);


--W1_tdo_crc_val_shift_reg[10] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10] at FF_X15_Y2_N34
--register power-up is low

W1_tdo_crc_val_shift_reg[10] = AMPP_FUNCTION(A1L9, W1L726, W1_tdo_crc_val_shift_reg[11], !W1L617, W1L705);


--CB6_dffs[10] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10] at FF_X24_Y1_N43
--register power-up is low

CB6_dffs[10] = AMPP_FUNCTION(A1L9, CB6L23, DB1_\buffer_manager:last_trigger_address_var[1], !W1_reset_all, W1_sdr);


--DB1_\buffer_manager:last_trigger_address_var[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5] at FF_X27_Y1_N47
--register power-up is low

DB1_\buffer_manager:last_trigger_address_var[5] = AMPP_FUNCTION(A1L28, DB1L72, !W1_reset_all, DB1L202, DB1L158);


--Y1_xq[9] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] at FF_X23_Y2_N55
--register power-up is low

Y1_xq[9] = AMPP_FUNCTION(A1L9, Y1L77, Y1_cells[0][9], !Y1_xraddr[0], P1_irf_reg[3][7]);


--CB7_dffs[10] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10] at FF_X22_Y2_N7
--register power-up is low

CB7_dffs[10] = AMPP_FUNCTION(A1L9, CB7L24, CB7_dffs[11], !W1_reset_all, !X1_status_ram_shift_load);


--AB1_lfsr[10] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10] at FF_X16_Y2_N41
--register power-up is low

AB1_lfsr[10] = AMPP_FUNCTION(A1L9, AB1_lfsr[11], W1_tdo_crc_val_calc_reset, GND, !AB1L10);


--W1_tdo_crc_val_shift_reg[11] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11] at FF_X15_Y2_N31
--register power-up is low

W1_tdo_crc_val_shift_reg[11] = AMPP_FUNCTION(A1L9, W1L728, W1_tdo_crc_val_shift_reg[12], !W1L617, W1L705);


--CB6_dffs[11] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11] at FF_X24_Y1_N47
--register power-up is low

CB6_dffs[11] = AMPP_FUNCTION(A1L9, CB6L25, DB1_\buffer_manager:last_trigger_address_var[2], !W1_reset_all, W1_sdr);


--DB1_\buffer_manager:last_trigger_address_var[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6] at FF_X27_Y1_N50
--register power-up is low

DB1_\buffer_manager:last_trigger_address_var[6] = AMPP_FUNCTION(A1L28, DB1L76, !W1_reset_all, DB1L202, DB1L158);


--Y1_xq[10] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] at FF_X23_Y2_N58
--register power-up is low

Y1_xq[10] = AMPP_FUNCTION(A1L9, Y1L79, Y1_cells[0][10], !Y1_xraddr[0], P1_irf_reg[3][7]);


--CB7_dffs[11] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11] at FF_X22_Y2_N10
--register power-up is low

CB7_dffs[11] = AMPP_FUNCTION(A1L9, CB7L26, CB7_dffs[12], !W1_reset_all, !X1_status_ram_shift_load);


--AB1_lfsr[11] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11] at FF_X16_Y2_N52
--register power-up is low

AB1_lfsr[11] = AMPP_FUNCTION(A1L9, AB1_lfsr[12], W1_tdo_crc_val_calc_reset, GND, !AB1L10);


--W1_tdo_crc_val_shift_reg[12] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12] at FF_X15_Y2_N52
--register power-up is low

W1_tdo_crc_val_shift_reg[12] = AMPP_FUNCTION(A1L9, W1L730, W1_tdo_crc_val_shift_reg[13], !W1L617, W1L705);


--CB6_dffs[12] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12] at FF_X24_Y1_N37
--register power-up is low

CB6_dffs[12] = AMPP_FUNCTION(A1L9, CB6L27, DB1_\buffer_manager:last_trigger_address_var[3], !W1_reset_all, W1_sdr);


--DB1_\buffer_manager:last_trigger_address_var[7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7] at FF_X27_Y1_N53
--register power-up is low

DB1_\buffer_manager:last_trigger_address_var[7] = AMPP_FUNCTION(A1L28, DB1L80, !W1_reset_all, DB1L202, DB1L158);


--Y1_xq[11] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] at FF_X25_Y2_N40
--register power-up is low

Y1_xq[11] = AMPP_FUNCTION(A1L9, Y1L81, Y1_cells[0][11], !Y1_xraddr[0], P1_irf_reg[3][7]);


--CB7_dffs[12] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12] at FF_X22_Y2_N13
--register power-up is low

CB7_dffs[12] = AMPP_FUNCTION(A1L9, CB7L28, CB7_dffs[13], !W1_reset_all, !X1_status_ram_shift_load);


--AB1_lfsr[12] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12] at FF_X16_Y2_N37
--register power-up is low

AB1_lfsr[12] = AMPP_FUNCTION(A1L9, AB1L22, W1_tdo_crc_val_calc_reset, !AB1L10);


--CB6_dffs[13] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13] at FF_X24_Y1_N40
--register power-up is low

CB6_dffs[13] = AMPP_FUNCTION(A1L9, CB6L29, DB1_\buffer_manager:last_trigger_address_var[4], !W1_reset_all, W1_sdr);


--Y1_xq[12] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] at FF_X25_Y2_N55
--register power-up is low

Y1_xq[12] = AMPP_FUNCTION(A1L9, Y1L83, Y1_cells[0][12], !Y1_xraddr[0], P1_irf_reg[3][7]);


--CB7_dffs[13] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13] at FF_X22_Y2_N16
--register power-up is low

CB7_dffs[13] = AMPP_FUNCTION(A1L9, CB7L30, CB7_dffs[14], !W1_reset_all, !X1_status_ram_shift_load);


--CB6_dffs[14] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14] at FF_X24_Y1_N19
--register power-up is low

CB6_dffs[14] = AMPP_FUNCTION(A1L9, CB6L31, DB1_\buffer_manager:last_trigger_address_var[5], !W1_reset_all, W1_sdr);


--Y1_xq[13] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] at FF_X25_Y2_N16
--register power-up is low

Y1_xq[13] = AMPP_FUNCTION(A1L9, Y1L85, Y1_cells[0][13], !Y1_xraddr[0], P1_irf_reg[3][7]);


--CB7_dffs[14] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14] at FF_X22_Y2_N19
--register power-up is low

CB7_dffs[14] = AMPP_FUNCTION(A1L9, CB7L32, CB7_dffs[15], !W1_reset_all, !X1_status_ram_shift_load);


--CB6_dffs[15] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15] at FF_X24_Y1_N22
--register power-up is low

CB6_dffs[15] = AMPP_FUNCTION(A1L9, CB6L33, DB1_\buffer_manager:last_trigger_address_var[6], !W1_reset_all, W1_sdr);


--Y1_xq[14] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] at FF_X25_Y2_N43
--register power-up is low

Y1_xq[14] = AMPP_FUNCTION(A1L9, Y1L87, Y1_cells[0][14], !Y1_xraddr[0], P1_irf_reg[3][7]);


--CB7_dffs[15] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15] at FF_X22_Y2_N22
--register power-up is low

CB7_dffs[15] = AMPP_FUNCTION(A1L9, CB7L34, CB7_dffs[16], !W1_reset_all, !X1_status_ram_shift_load);


--CB6_dffs[16] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16] at FF_X24_Y1_N25
--register power-up is low

CB6_dffs[16] = AMPP_FUNCTION(A1L9, CB6L35, DB1_\buffer_manager:last_trigger_address_var[7], !W1_reset_all, W1_sdr);


--Y1_xq[15] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15] at FF_X25_Y2_N37
--register power-up is low

Y1_xq[15] = AMPP_FUNCTION(A1L9, Y1L89, Y1_cells[0][15], !Y1_xraddr[0], P1_irf_reg[3][7]);


--CB5_dffs[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0] at FF_X37_Y3_N37
--register power-up is low

CB5_dffs[0] = AMPP_FUNCTION(A1L9, CB5L4, CB5_dffs[1], !W1_reset_all, !X1_ram_shift_load);


--Y1_xq[16] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16] at FF_X25_Y2_N52
--register power-up is low

Y1_xq[16] = AMPP_FUNCTION(A1L9, Y1L91, Y1_cells[0][16], !Y1_xraddr[0], P1_irf_reg[3][7]);


--SB1_ram_block1a0 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a0 at M10K_X38_Y3_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 256, Port A Width: 40, Port B Depth: 256, Port B Width: 40
--Port A Logical Depth: 256, Port A Logical Width: 74, Port B Logical Depth: 256, Port B Logical Width: 74
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
SB1_ram_block1a0 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][0], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][1], W1_acq_data_in_pipe_reg[3][2], W1_acq_data_in_pipe_reg[3][3], W1_acq_data_in_pipe_reg[3][4], W1_acq_data_in_pipe_reg[3][5], W1_acq_data_in_pipe_reg[3][6], W1_acq_data_in_pipe_reg[3][7], W1_acq_data_in_pipe_reg[3][8], W1_acq_data_in_pipe_reg[3][9], W1_acq_data_in_pipe_reg[3][10], W1_acq_data_in_pipe_reg[3][11], W1_acq_data_in_pipe_reg[3][12], W1_acq_data_in_pipe_reg[3][13], W1_acq_data_in_pipe_reg[3][14], W1_acq_data_in_pipe_reg[3][15], W1_acq_data_in_pipe_reg[3][16], W1_acq_data_in_pipe_reg[3][17], W1_acq_data_in_pipe_reg[3][18], W1_acq_data_in_pipe_reg[3][19], W1_acq_data_in_pipe_reg[3][20], W1_acq_data_in_pipe_reg[3][21], W1_acq_data_in_pipe_reg[3][22], W1_acq_data_in_pipe_reg[3][23], W1_acq_data_in_pipe_reg[3][24], W1_acq_data_in_pipe_reg[3][25], W1_acq_data_in_pipe_reg[3][26], W1_acq_data_in_pipe_reg[3][27], W1_acq_data_in_pipe_reg[3][28], W1_acq_data_in_pipe_reg[3][29], W1_acq_data_in_pipe_reg[3][30], W1_acq_data_in_pipe_reg[3][31], W1_acq_data_in_pipe_reg[3][32], W1_acq_data_in_pipe_reg[3][33], W1_acq_data_in_pipe_reg[3][34], W1_acq_data_in_pipe_reg[3][35], W1_acq_data_in_pipe_reg[3][36], W1_acq_data_in_pipe_reg[3][37], W1_acq_data_in_pipe_reg[3][38], W1_acq_data_in_pipe_reg[3][39]);

--SB1_ram_block1a39 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a39 at M10K_X38_Y3_N0
SB1_ram_block1a39 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][0], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][1], W1_acq_data_in_pipe_reg[3][2], W1_acq_data_in_pipe_reg[3][3], W1_acq_data_in_pipe_reg[3][4], W1_acq_data_in_pipe_reg[3][5], W1_acq_data_in_pipe_reg[3][6], W1_acq_data_in_pipe_reg[3][7], W1_acq_data_in_pipe_reg[3][8], W1_acq_data_in_pipe_reg[3][9], W1_acq_data_in_pipe_reg[3][10], W1_acq_data_in_pipe_reg[3][11], W1_acq_data_in_pipe_reg[3][12], W1_acq_data_in_pipe_reg[3][13], W1_acq_data_in_pipe_reg[3][14], W1_acq_data_in_pipe_reg[3][15], W1_acq_data_in_pipe_reg[3][16], W1_acq_data_in_pipe_reg[3][17], W1_acq_data_in_pipe_reg[3][18], W1_acq_data_in_pipe_reg[3][19], W1_acq_data_in_pipe_reg[3][20], W1_acq_data_in_pipe_reg[3][21], W1_acq_data_in_pipe_reg[3][22], W1_acq_data_in_pipe_reg[3][23], W1_acq_data_in_pipe_reg[3][24], W1_acq_data_in_pipe_reg[3][25], W1_acq_data_in_pipe_reg[3][26], W1_acq_data_in_pipe_reg[3][27], W1_acq_data_in_pipe_reg[3][28], W1_acq_data_in_pipe_reg[3][29], W1_acq_data_in_pipe_reg[3][30], W1_acq_data_in_pipe_reg[3][31], W1_acq_data_in_pipe_reg[3][32], W1_acq_data_in_pipe_reg[3][33], W1_acq_data_in_pipe_reg[3][34], W1_acq_data_in_pipe_reg[3][35], W1_acq_data_in_pipe_reg[3][36], W1_acq_data_in_pipe_reg[3][37], W1_acq_data_in_pipe_reg[3][38], W1_acq_data_in_pipe_reg[3][39]);

--SB1_ram_block1a38 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a38 at M10K_X38_Y3_N0
SB1_ram_block1a38 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][0], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][1], W1_acq_data_in_pipe_reg[3][2], W1_acq_data_in_pipe_reg[3][3], W1_acq_data_in_pipe_reg[3][4], W1_acq_data_in_pipe_reg[3][5], W1_acq_data_in_pipe_reg[3][6], W1_acq_data_in_pipe_reg[3][7], W1_acq_data_in_pipe_reg[3][8], W1_acq_data_in_pipe_reg[3][9], W1_acq_data_in_pipe_reg[3][10], W1_acq_data_in_pipe_reg[3][11], W1_acq_data_in_pipe_reg[3][12], W1_acq_data_in_pipe_reg[3][13], W1_acq_data_in_pipe_reg[3][14], W1_acq_data_in_pipe_reg[3][15], W1_acq_data_in_pipe_reg[3][16], W1_acq_data_in_pipe_reg[3][17], W1_acq_data_in_pipe_reg[3][18], W1_acq_data_in_pipe_reg[3][19], W1_acq_data_in_pipe_reg[3][20], W1_acq_data_in_pipe_reg[3][21], W1_acq_data_in_pipe_reg[3][22], W1_acq_data_in_pipe_reg[3][23], W1_acq_data_in_pipe_reg[3][24], W1_acq_data_in_pipe_reg[3][25], W1_acq_data_in_pipe_reg[3][26], W1_acq_data_in_pipe_reg[3][27], W1_acq_data_in_pipe_reg[3][28], W1_acq_data_in_pipe_reg[3][29], W1_acq_data_in_pipe_reg[3][30], W1_acq_data_in_pipe_reg[3][31], W1_acq_data_in_pipe_reg[3][32], W1_acq_data_in_pipe_reg[3][33], W1_acq_data_in_pipe_reg[3][34], W1_acq_data_in_pipe_reg[3][35], W1_acq_data_in_pipe_reg[3][36], W1_acq_data_in_pipe_reg[3][37], W1_acq_data_in_pipe_reg[3][38], W1_acq_data_in_pipe_reg[3][39]);

--SB1_ram_block1a37 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a37 at M10K_X38_Y3_N0
SB1_ram_block1a37 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][0], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][1], W1_acq_data_in_pipe_reg[3][2], W1_acq_data_in_pipe_reg[3][3], W1_acq_data_in_pipe_reg[3][4], W1_acq_data_in_pipe_reg[3][5], W1_acq_data_in_pipe_reg[3][6], W1_acq_data_in_pipe_reg[3][7], W1_acq_data_in_pipe_reg[3][8], W1_acq_data_in_pipe_reg[3][9], W1_acq_data_in_pipe_reg[3][10], W1_acq_data_in_pipe_reg[3][11], W1_acq_data_in_pipe_reg[3][12], W1_acq_data_in_pipe_reg[3][13], W1_acq_data_in_pipe_reg[3][14], W1_acq_data_in_pipe_reg[3][15], W1_acq_data_in_pipe_reg[3][16], W1_acq_data_in_pipe_reg[3][17], W1_acq_data_in_pipe_reg[3][18], W1_acq_data_in_pipe_reg[3][19], W1_acq_data_in_pipe_reg[3][20], W1_acq_data_in_pipe_reg[3][21], W1_acq_data_in_pipe_reg[3][22], W1_acq_data_in_pipe_reg[3][23], W1_acq_data_in_pipe_reg[3][24], W1_acq_data_in_pipe_reg[3][25], W1_acq_data_in_pipe_reg[3][26], W1_acq_data_in_pipe_reg[3][27], W1_acq_data_in_pipe_reg[3][28], W1_acq_data_in_pipe_reg[3][29], W1_acq_data_in_pipe_reg[3][30], W1_acq_data_in_pipe_reg[3][31], W1_acq_data_in_pipe_reg[3][32], W1_acq_data_in_pipe_reg[3][33], W1_acq_data_in_pipe_reg[3][34], W1_acq_data_in_pipe_reg[3][35], W1_acq_data_in_pipe_reg[3][36], W1_acq_data_in_pipe_reg[3][37], W1_acq_data_in_pipe_reg[3][38], W1_acq_data_in_pipe_reg[3][39]);

--SB1_ram_block1a36 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a36 at M10K_X38_Y3_N0
SB1_ram_block1a36 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][0], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][1], W1_acq_data_in_pipe_reg[3][2], W1_acq_data_in_pipe_reg[3][3], W1_acq_data_in_pipe_reg[3][4], W1_acq_data_in_pipe_reg[3][5], W1_acq_data_in_pipe_reg[3][6], W1_acq_data_in_pipe_reg[3][7], W1_acq_data_in_pipe_reg[3][8], W1_acq_data_in_pipe_reg[3][9], W1_acq_data_in_pipe_reg[3][10], W1_acq_data_in_pipe_reg[3][11], W1_acq_data_in_pipe_reg[3][12], W1_acq_data_in_pipe_reg[3][13], W1_acq_data_in_pipe_reg[3][14], W1_acq_data_in_pipe_reg[3][15], W1_acq_data_in_pipe_reg[3][16], W1_acq_data_in_pipe_reg[3][17], W1_acq_data_in_pipe_reg[3][18], W1_acq_data_in_pipe_reg[3][19], W1_acq_data_in_pipe_reg[3][20], W1_acq_data_in_pipe_reg[3][21], W1_acq_data_in_pipe_reg[3][22], W1_acq_data_in_pipe_reg[3][23], W1_acq_data_in_pipe_reg[3][24], W1_acq_data_in_pipe_reg[3][25], W1_acq_data_in_pipe_reg[3][26], W1_acq_data_in_pipe_reg[3][27], W1_acq_data_in_pipe_reg[3][28], W1_acq_data_in_pipe_reg[3][29], W1_acq_data_in_pipe_reg[3][30], W1_acq_data_in_pipe_reg[3][31], W1_acq_data_in_pipe_reg[3][32], W1_acq_data_in_pipe_reg[3][33], W1_acq_data_in_pipe_reg[3][34], W1_acq_data_in_pipe_reg[3][35], W1_acq_data_in_pipe_reg[3][36], W1_acq_data_in_pipe_reg[3][37], W1_acq_data_in_pipe_reg[3][38], W1_acq_data_in_pipe_reg[3][39]);

--SB1_ram_block1a35 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a35 at M10K_X38_Y3_N0
SB1_ram_block1a35 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][0], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][1], W1_acq_data_in_pipe_reg[3][2], W1_acq_data_in_pipe_reg[3][3], W1_acq_data_in_pipe_reg[3][4], W1_acq_data_in_pipe_reg[3][5], W1_acq_data_in_pipe_reg[3][6], W1_acq_data_in_pipe_reg[3][7], W1_acq_data_in_pipe_reg[3][8], W1_acq_data_in_pipe_reg[3][9], W1_acq_data_in_pipe_reg[3][10], W1_acq_data_in_pipe_reg[3][11], W1_acq_data_in_pipe_reg[3][12], W1_acq_data_in_pipe_reg[3][13], W1_acq_data_in_pipe_reg[3][14], W1_acq_data_in_pipe_reg[3][15], W1_acq_data_in_pipe_reg[3][16], W1_acq_data_in_pipe_reg[3][17], W1_acq_data_in_pipe_reg[3][18], W1_acq_data_in_pipe_reg[3][19], W1_acq_data_in_pipe_reg[3][20], W1_acq_data_in_pipe_reg[3][21], W1_acq_data_in_pipe_reg[3][22], W1_acq_data_in_pipe_reg[3][23], W1_acq_data_in_pipe_reg[3][24], W1_acq_data_in_pipe_reg[3][25], W1_acq_data_in_pipe_reg[3][26], W1_acq_data_in_pipe_reg[3][27], W1_acq_data_in_pipe_reg[3][28], W1_acq_data_in_pipe_reg[3][29], W1_acq_data_in_pipe_reg[3][30], W1_acq_data_in_pipe_reg[3][31], W1_acq_data_in_pipe_reg[3][32], W1_acq_data_in_pipe_reg[3][33], W1_acq_data_in_pipe_reg[3][34], W1_acq_data_in_pipe_reg[3][35], W1_acq_data_in_pipe_reg[3][36], W1_acq_data_in_pipe_reg[3][37], W1_acq_data_in_pipe_reg[3][38], W1_acq_data_in_pipe_reg[3][39]);

--SB1_ram_block1a34 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a34 at M10K_X38_Y3_N0
SB1_ram_block1a34 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][0], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][1], W1_acq_data_in_pipe_reg[3][2], W1_acq_data_in_pipe_reg[3][3], W1_acq_data_in_pipe_reg[3][4], W1_acq_data_in_pipe_reg[3][5], W1_acq_data_in_pipe_reg[3][6], W1_acq_data_in_pipe_reg[3][7], W1_acq_data_in_pipe_reg[3][8], W1_acq_data_in_pipe_reg[3][9], W1_acq_data_in_pipe_reg[3][10], W1_acq_data_in_pipe_reg[3][11], W1_acq_data_in_pipe_reg[3][12], W1_acq_data_in_pipe_reg[3][13], W1_acq_data_in_pipe_reg[3][14], W1_acq_data_in_pipe_reg[3][15], W1_acq_data_in_pipe_reg[3][16], W1_acq_data_in_pipe_reg[3][17], W1_acq_data_in_pipe_reg[3][18], W1_acq_data_in_pipe_reg[3][19], W1_acq_data_in_pipe_reg[3][20], W1_acq_data_in_pipe_reg[3][21], W1_acq_data_in_pipe_reg[3][22], W1_acq_data_in_pipe_reg[3][23], W1_acq_data_in_pipe_reg[3][24], W1_acq_data_in_pipe_reg[3][25], W1_acq_data_in_pipe_reg[3][26], W1_acq_data_in_pipe_reg[3][27], W1_acq_data_in_pipe_reg[3][28], W1_acq_data_in_pipe_reg[3][29], W1_acq_data_in_pipe_reg[3][30], W1_acq_data_in_pipe_reg[3][31], W1_acq_data_in_pipe_reg[3][32], W1_acq_data_in_pipe_reg[3][33], W1_acq_data_in_pipe_reg[3][34], W1_acq_data_in_pipe_reg[3][35], W1_acq_data_in_pipe_reg[3][36], W1_acq_data_in_pipe_reg[3][37], W1_acq_data_in_pipe_reg[3][38], W1_acq_data_in_pipe_reg[3][39]);

--SB1_ram_block1a33 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a33 at M10K_X38_Y3_N0
SB1_ram_block1a33 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][0], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][1], W1_acq_data_in_pipe_reg[3][2], W1_acq_data_in_pipe_reg[3][3], W1_acq_data_in_pipe_reg[3][4], W1_acq_data_in_pipe_reg[3][5], W1_acq_data_in_pipe_reg[3][6], W1_acq_data_in_pipe_reg[3][7], W1_acq_data_in_pipe_reg[3][8], W1_acq_data_in_pipe_reg[3][9], W1_acq_data_in_pipe_reg[3][10], W1_acq_data_in_pipe_reg[3][11], W1_acq_data_in_pipe_reg[3][12], W1_acq_data_in_pipe_reg[3][13], W1_acq_data_in_pipe_reg[3][14], W1_acq_data_in_pipe_reg[3][15], W1_acq_data_in_pipe_reg[3][16], W1_acq_data_in_pipe_reg[3][17], W1_acq_data_in_pipe_reg[3][18], W1_acq_data_in_pipe_reg[3][19], W1_acq_data_in_pipe_reg[3][20], W1_acq_data_in_pipe_reg[3][21], W1_acq_data_in_pipe_reg[3][22], W1_acq_data_in_pipe_reg[3][23], W1_acq_data_in_pipe_reg[3][24], W1_acq_data_in_pipe_reg[3][25], W1_acq_data_in_pipe_reg[3][26], W1_acq_data_in_pipe_reg[3][27], W1_acq_data_in_pipe_reg[3][28], W1_acq_data_in_pipe_reg[3][29], W1_acq_data_in_pipe_reg[3][30], W1_acq_data_in_pipe_reg[3][31], W1_acq_data_in_pipe_reg[3][32], W1_acq_data_in_pipe_reg[3][33], W1_acq_data_in_pipe_reg[3][34], W1_acq_data_in_pipe_reg[3][35], W1_acq_data_in_pipe_reg[3][36], W1_acq_data_in_pipe_reg[3][37], W1_acq_data_in_pipe_reg[3][38], W1_acq_data_in_pipe_reg[3][39]);

--SB1_ram_block1a32 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a32 at M10K_X38_Y3_N0
SB1_ram_block1a32 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][0], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][1], W1_acq_data_in_pipe_reg[3][2], W1_acq_data_in_pipe_reg[3][3], W1_acq_data_in_pipe_reg[3][4], W1_acq_data_in_pipe_reg[3][5], W1_acq_data_in_pipe_reg[3][6], W1_acq_data_in_pipe_reg[3][7], W1_acq_data_in_pipe_reg[3][8], W1_acq_data_in_pipe_reg[3][9], W1_acq_data_in_pipe_reg[3][10], W1_acq_data_in_pipe_reg[3][11], W1_acq_data_in_pipe_reg[3][12], W1_acq_data_in_pipe_reg[3][13], W1_acq_data_in_pipe_reg[3][14], W1_acq_data_in_pipe_reg[3][15], W1_acq_data_in_pipe_reg[3][16], W1_acq_data_in_pipe_reg[3][17], W1_acq_data_in_pipe_reg[3][18], W1_acq_data_in_pipe_reg[3][19], W1_acq_data_in_pipe_reg[3][20], W1_acq_data_in_pipe_reg[3][21], W1_acq_data_in_pipe_reg[3][22], W1_acq_data_in_pipe_reg[3][23], W1_acq_data_in_pipe_reg[3][24], W1_acq_data_in_pipe_reg[3][25], W1_acq_data_in_pipe_reg[3][26], W1_acq_data_in_pipe_reg[3][27], W1_acq_data_in_pipe_reg[3][28], W1_acq_data_in_pipe_reg[3][29], W1_acq_data_in_pipe_reg[3][30], W1_acq_data_in_pipe_reg[3][31], W1_acq_data_in_pipe_reg[3][32], W1_acq_data_in_pipe_reg[3][33], W1_acq_data_in_pipe_reg[3][34], W1_acq_data_in_pipe_reg[3][35], W1_acq_data_in_pipe_reg[3][36], W1_acq_data_in_pipe_reg[3][37], W1_acq_data_in_pipe_reg[3][38], W1_acq_data_in_pipe_reg[3][39]);

--SB1_ram_block1a31 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a31 at M10K_X38_Y3_N0
SB1_ram_block1a31 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][0], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][1], W1_acq_data_in_pipe_reg[3][2], W1_acq_data_in_pipe_reg[3][3], W1_acq_data_in_pipe_reg[3][4], W1_acq_data_in_pipe_reg[3][5], W1_acq_data_in_pipe_reg[3][6], W1_acq_data_in_pipe_reg[3][7], W1_acq_data_in_pipe_reg[3][8], W1_acq_data_in_pipe_reg[3][9], W1_acq_data_in_pipe_reg[3][10], W1_acq_data_in_pipe_reg[3][11], W1_acq_data_in_pipe_reg[3][12], W1_acq_data_in_pipe_reg[3][13], W1_acq_data_in_pipe_reg[3][14], W1_acq_data_in_pipe_reg[3][15], W1_acq_data_in_pipe_reg[3][16], W1_acq_data_in_pipe_reg[3][17], W1_acq_data_in_pipe_reg[3][18], W1_acq_data_in_pipe_reg[3][19], W1_acq_data_in_pipe_reg[3][20], W1_acq_data_in_pipe_reg[3][21], W1_acq_data_in_pipe_reg[3][22], W1_acq_data_in_pipe_reg[3][23], W1_acq_data_in_pipe_reg[3][24], W1_acq_data_in_pipe_reg[3][25], W1_acq_data_in_pipe_reg[3][26], W1_acq_data_in_pipe_reg[3][27], W1_acq_data_in_pipe_reg[3][28], W1_acq_data_in_pipe_reg[3][29], W1_acq_data_in_pipe_reg[3][30], W1_acq_data_in_pipe_reg[3][31], W1_acq_data_in_pipe_reg[3][32], W1_acq_data_in_pipe_reg[3][33], W1_acq_data_in_pipe_reg[3][34], W1_acq_data_in_pipe_reg[3][35], W1_acq_data_in_pipe_reg[3][36], W1_acq_data_in_pipe_reg[3][37], W1_acq_data_in_pipe_reg[3][38], W1_acq_data_in_pipe_reg[3][39]);

--SB1_ram_block1a30 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a30 at M10K_X38_Y3_N0
SB1_ram_block1a30 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][0], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][1], W1_acq_data_in_pipe_reg[3][2], W1_acq_data_in_pipe_reg[3][3], W1_acq_data_in_pipe_reg[3][4], W1_acq_data_in_pipe_reg[3][5], W1_acq_data_in_pipe_reg[3][6], W1_acq_data_in_pipe_reg[3][7], W1_acq_data_in_pipe_reg[3][8], W1_acq_data_in_pipe_reg[3][9], W1_acq_data_in_pipe_reg[3][10], W1_acq_data_in_pipe_reg[3][11], W1_acq_data_in_pipe_reg[3][12], W1_acq_data_in_pipe_reg[3][13], W1_acq_data_in_pipe_reg[3][14], W1_acq_data_in_pipe_reg[3][15], W1_acq_data_in_pipe_reg[3][16], W1_acq_data_in_pipe_reg[3][17], W1_acq_data_in_pipe_reg[3][18], W1_acq_data_in_pipe_reg[3][19], W1_acq_data_in_pipe_reg[3][20], W1_acq_data_in_pipe_reg[3][21], W1_acq_data_in_pipe_reg[3][22], W1_acq_data_in_pipe_reg[3][23], W1_acq_data_in_pipe_reg[3][24], W1_acq_data_in_pipe_reg[3][25], W1_acq_data_in_pipe_reg[3][26], W1_acq_data_in_pipe_reg[3][27], W1_acq_data_in_pipe_reg[3][28], W1_acq_data_in_pipe_reg[3][29], W1_acq_data_in_pipe_reg[3][30], W1_acq_data_in_pipe_reg[3][31], W1_acq_data_in_pipe_reg[3][32], W1_acq_data_in_pipe_reg[3][33], W1_acq_data_in_pipe_reg[3][34], W1_acq_data_in_pipe_reg[3][35], W1_acq_data_in_pipe_reg[3][36], W1_acq_data_in_pipe_reg[3][37], W1_acq_data_in_pipe_reg[3][38], W1_acq_data_in_pipe_reg[3][39]);

--SB1_ram_block1a29 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a29 at M10K_X38_Y3_N0
SB1_ram_block1a29 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][0], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][1], W1_acq_data_in_pipe_reg[3][2], W1_acq_data_in_pipe_reg[3][3], W1_acq_data_in_pipe_reg[3][4], W1_acq_data_in_pipe_reg[3][5], W1_acq_data_in_pipe_reg[3][6], W1_acq_data_in_pipe_reg[3][7], W1_acq_data_in_pipe_reg[3][8], W1_acq_data_in_pipe_reg[3][9], W1_acq_data_in_pipe_reg[3][10], W1_acq_data_in_pipe_reg[3][11], W1_acq_data_in_pipe_reg[3][12], W1_acq_data_in_pipe_reg[3][13], W1_acq_data_in_pipe_reg[3][14], W1_acq_data_in_pipe_reg[3][15], W1_acq_data_in_pipe_reg[3][16], W1_acq_data_in_pipe_reg[3][17], W1_acq_data_in_pipe_reg[3][18], W1_acq_data_in_pipe_reg[3][19], W1_acq_data_in_pipe_reg[3][20], W1_acq_data_in_pipe_reg[3][21], W1_acq_data_in_pipe_reg[3][22], W1_acq_data_in_pipe_reg[3][23], W1_acq_data_in_pipe_reg[3][24], W1_acq_data_in_pipe_reg[3][25], W1_acq_data_in_pipe_reg[3][26], W1_acq_data_in_pipe_reg[3][27], W1_acq_data_in_pipe_reg[3][28], W1_acq_data_in_pipe_reg[3][29], W1_acq_data_in_pipe_reg[3][30], W1_acq_data_in_pipe_reg[3][31], W1_acq_data_in_pipe_reg[3][32], W1_acq_data_in_pipe_reg[3][33], W1_acq_data_in_pipe_reg[3][34], W1_acq_data_in_pipe_reg[3][35], W1_acq_data_in_pipe_reg[3][36], W1_acq_data_in_pipe_reg[3][37], W1_acq_data_in_pipe_reg[3][38], W1_acq_data_in_pipe_reg[3][39]);

--SB1_ram_block1a28 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a28 at M10K_X38_Y3_N0
SB1_ram_block1a28 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][0], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][1], W1_acq_data_in_pipe_reg[3][2], W1_acq_data_in_pipe_reg[3][3], W1_acq_data_in_pipe_reg[3][4], W1_acq_data_in_pipe_reg[3][5], W1_acq_data_in_pipe_reg[3][6], W1_acq_data_in_pipe_reg[3][7], W1_acq_data_in_pipe_reg[3][8], W1_acq_data_in_pipe_reg[3][9], W1_acq_data_in_pipe_reg[3][10], W1_acq_data_in_pipe_reg[3][11], W1_acq_data_in_pipe_reg[3][12], W1_acq_data_in_pipe_reg[3][13], W1_acq_data_in_pipe_reg[3][14], W1_acq_data_in_pipe_reg[3][15], W1_acq_data_in_pipe_reg[3][16], W1_acq_data_in_pipe_reg[3][17], W1_acq_data_in_pipe_reg[3][18], W1_acq_data_in_pipe_reg[3][19], W1_acq_data_in_pipe_reg[3][20], W1_acq_data_in_pipe_reg[3][21], W1_acq_data_in_pipe_reg[3][22], W1_acq_data_in_pipe_reg[3][23], W1_acq_data_in_pipe_reg[3][24], W1_acq_data_in_pipe_reg[3][25], W1_acq_data_in_pipe_reg[3][26], W1_acq_data_in_pipe_reg[3][27], W1_acq_data_in_pipe_reg[3][28], W1_acq_data_in_pipe_reg[3][29], W1_acq_data_in_pipe_reg[3][30], W1_acq_data_in_pipe_reg[3][31], W1_acq_data_in_pipe_reg[3][32], W1_acq_data_in_pipe_reg[3][33], W1_acq_data_in_pipe_reg[3][34], W1_acq_data_in_pipe_reg[3][35], W1_acq_data_in_pipe_reg[3][36], W1_acq_data_in_pipe_reg[3][37], W1_acq_data_in_pipe_reg[3][38], W1_acq_data_in_pipe_reg[3][39]);

--SB1_ram_block1a27 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a27 at M10K_X38_Y3_N0
SB1_ram_block1a27 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][0], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][1], W1_acq_data_in_pipe_reg[3][2], W1_acq_data_in_pipe_reg[3][3], W1_acq_data_in_pipe_reg[3][4], W1_acq_data_in_pipe_reg[3][5], W1_acq_data_in_pipe_reg[3][6], W1_acq_data_in_pipe_reg[3][7], W1_acq_data_in_pipe_reg[3][8], W1_acq_data_in_pipe_reg[3][9], W1_acq_data_in_pipe_reg[3][10], W1_acq_data_in_pipe_reg[3][11], W1_acq_data_in_pipe_reg[3][12], W1_acq_data_in_pipe_reg[3][13], W1_acq_data_in_pipe_reg[3][14], W1_acq_data_in_pipe_reg[3][15], W1_acq_data_in_pipe_reg[3][16], W1_acq_data_in_pipe_reg[3][17], W1_acq_data_in_pipe_reg[3][18], W1_acq_data_in_pipe_reg[3][19], W1_acq_data_in_pipe_reg[3][20], W1_acq_data_in_pipe_reg[3][21], W1_acq_data_in_pipe_reg[3][22], W1_acq_data_in_pipe_reg[3][23], W1_acq_data_in_pipe_reg[3][24], W1_acq_data_in_pipe_reg[3][25], W1_acq_data_in_pipe_reg[3][26], W1_acq_data_in_pipe_reg[3][27], W1_acq_data_in_pipe_reg[3][28], W1_acq_data_in_pipe_reg[3][29], W1_acq_data_in_pipe_reg[3][30], W1_acq_data_in_pipe_reg[3][31], W1_acq_data_in_pipe_reg[3][32], W1_acq_data_in_pipe_reg[3][33], W1_acq_data_in_pipe_reg[3][34], W1_acq_data_in_pipe_reg[3][35], W1_acq_data_in_pipe_reg[3][36], W1_acq_data_in_pipe_reg[3][37], W1_acq_data_in_pipe_reg[3][38], W1_acq_data_in_pipe_reg[3][39]);

--SB1_ram_block1a26 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a26 at M10K_X38_Y3_N0
SB1_ram_block1a26 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][0], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][1], W1_acq_data_in_pipe_reg[3][2], W1_acq_data_in_pipe_reg[3][3], W1_acq_data_in_pipe_reg[3][4], W1_acq_data_in_pipe_reg[3][5], W1_acq_data_in_pipe_reg[3][6], W1_acq_data_in_pipe_reg[3][7], W1_acq_data_in_pipe_reg[3][8], W1_acq_data_in_pipe_reg[3][9], W1_acq_data_in_pipe_reg[3][10], W1_acq_data_in_pipe_reg[3][11], W1_acq_data_in_pipe_reg[3][12], W1_acq_data_in_pipe_reg[3][13], W1_acq_data_in_pipe_reg[3][14], W1_acq_data_in_pipe_reg[3][15], W1_acq_data_in_pipe_reg[3][16], W1_acq_data_in_pipe_reg[3][17], W1_acq_data_in_pipe_reg[3][18], W1_acq_data_in_pipe_reg[3][19], W1_acq_data_in_pipe_reg[3][20], W1_acq_data_in_pipe_reg[3][21], W1_acq_data_in_pipe_reg[3][22], W1_acq_data_in_pipe_reg[3][23], W1_acq_data_in_pipe_reg[3][24], W1_acq_data_in_pipe_reg[3][25], W1_acq_data_in_pipe_reg[3][26], W1_acq_data_in_pipe_reg[3][27], W1_acq_data_in_pipe_reg[3][28], W1_acq_data_in_pipe_reg[3][29], W1_acq_data_in_pipe_reg[3][30], W1_acq_data_in_pipe_reg[3][31], W1_acq_data_in_pipe_reg[3][32], W1_acq_data_in_pipe_reg[3][33], W1_acq_data_in_pipe_reg[3][34], W1_acq_data_in_pipe_reg[3][35], W1_acq_data_in_pipe_reg[3][36], W1_acq_data_in_pipe_reg[3][37], W1_acq_data_in_pipe_reg[3][38], W1_acq_data_in_pipe_reg[3][39]);

--SB1_ram_block1a25 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a25 at M10K_X38_Y3_N0
SB1_ram_block1a25 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][0], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][1], W1_acq_data_in_pipe_reg[3][2], W1_acq_data_in_pipe_reg[3][3], W1_acq_data_in_pipe_reg[3][4], W1_acq_data_in_pipe_reg[3][5], W1_acq_data_in_pipe_reg[3][6], W1_acq_data_in_pipe_reg[3][7], W1_acq_data_in_pipe_reg[3][8], W1_acq_data_in_pipe_reg[3][9], W1_acq_data_in_pipe_reg[3][10], W1_acq_data_in_pipe_reg[3][11], W1_acq_data_in_pipe_reg[3][12], W1_acq_data_in_pipe_reg[3][13], W1_acq_data_in_pipe_reg[3][14], W1_acq_data_in_pipe_reg[3][15], W1_acq_data_in_pipe_reg[3][16], W1_acq_data_in_pipe_reg[3][17], W1_acq_data_in_pipe_reg[3][18], W1_acq_data_in_pipe_reg[3][19], W1_acq_data_in_pipe_reg[3][20], W1_acq_data_in_pipe_reg[3][21], W1_acq_data_in_pipe_reg[3][22], W1_acq_data_in_pipe_reg[3][23], W1_acq_data_in_pipe_reg[3][24], W1_acq_data_in_pipe_reg[3][25], W1_acq_data_in_pipe_reg[3][26], W1_acq_data_in_pipe_reg[3][27], W1_acq_data_in_pipe_reg[3][28], W1_acq_data_in_pipe_reg[3][29], W1_acq_data_in_pipe_reg[3][30], W1_acq_data_in_pipe_reg[3][31], W1_acq_data_in_pipe_reg[3][32], W1_acq_data_in_pipe_reg[3][33], W1_acq_data_in_pipe_reg[3][34], W1_acq_data_in_pipe_reg[3][35], W1_acq_data_in_pipe_reg[3][36], W1_acq_data_in_pipe_reg[3][37], W1_acq_data_in_pipe_reg[3][38], W1_acq_data_in_pipe_reg[3][39]);

--SB1_ram_block1a24 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a24 at M10K_X38_Y3_N0
SB1_ram_block1a24 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][0], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][1], W1_acq_data_in_pipe_reg[3][2], W1_acq_data_in_pipe_reg[3][3], W1_acq_data_in_pipe_reg[3][4], W1_acq_data_in_pipe_reg[3][5], W1_acq_data_in_pipe_reg[3][6], W1_acq_data_in_pipe_reg[3][7], W1_acq_data_in_pipe_reg[3][8], W1_acq_data_in_pipe_reg[3][9], W1_acq_data_in_pipe_reg[3][10], W1_acq_data_in_pipe_reg[3][11], W1_acq_data_in_pipe_reg[3][12], W1_acq_data_in_pipe_reg[3][13], W1_acq_data_in_pipe_reg[3][14], W1_acq_data_in_pipe_reg[3][15], W1_acq_data_in_pipe_reg[3][16], W1_acq_data_in_pipe_reg[3][17], W1_acq_data_in_pipe_reg[3][18], W1_acq_data_in_pipe_reg[3][19], W1_acq_data_in_pipe_reg[3][20], W1_acq_data_in_pipe_reg[3][21], W1_acq_data_in_pipe_reg[3][22], W1_acq_data_in_pipe_reg[3][23], W1_acq_data_in_pipe_reg[3][24], W1_acq_data_in_pipe_reg[3][25], W1_acq_data_in_pipe_reg[3][26], W1_acq_data_in_pipe_reg[3][27], W1_acq_data_in_pipe_reg[3][28], W1_acq_data_in_pipe_reg[3][29], W1_acq_data_in_pipe_reg[3][30], W1_acq_data_in_pipe_reg[3][31], W1_acq_data_in_pipe_reg[3][32], W1_acq_data_in_pipe_reg[3][33], W1_acq_data_in_pipe_reg[3][34], W1_acq_data_in_pipe_reg[3][35], W1_acq_data_in_pipe_reg[3][36], W1_acq_data_in_pipe_reg[3][37], W1_acq_data_in_pipe_reg[3][38], W1_acq_data_in_pipe_reg[3][39]);

--SB1_ram_block1a23 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a23 at M10K_X38_Y3_N0
SB1_ram_block1a23 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][0], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][1], W1_acq_data_in_pipe_reg[3][2], W1_acq_data_in_pipe_reg[3][3], W1_acq_data_in_pipe_reg[3][4], W1_acq_data_in_pipe_reg[3][5], W1_acq_data_in_pipe_reg[3][6], W1_acq_data_in_pipe_reg[3][7], W1_acq_data_in_pipe_reg[3][8], W1_acq_data_in_pipe_reg[3][9], W1_acq_data_in_pipe_reg[3][10], W1_acq_data_in_pipe_reg[3][11], W1_acq_data_in_pipe_reg[3][12], W1_acq_data_in_pipe_reg[3][13], W1_acq_data_in_pipe_reg[3][14], W1_acq_data_in_pipe_reg[3][15], W1_acq_data_in_pipe_reg[3][16], W1_acq_data_in_pipe_reg[3][17], W1_acq_data_in_pipe_reg[3][18], W1_acq_data_in_pipe_reg[3][19], W1_acq_data_in_pipe_reg[3][20], W1_acq_data_in_pipe_reg[3][21], W1_acq_data_in_pipe_reg[3][22], W1_acq_data_in_pipe_reg[3][23], W1_acq_data_in_pipe_reg[3][24], W1_acq_data_in_pipe_reg[3][25], W1_acq_data_in_pipe_reg[3][26], W1_acq_data_in_pipe_reg[3][27], W1_acq_data_in_pipe_reg[3][28], W1_acq_data_in_pipe_reg[3][29], W1_acq_data_in_pipe_reg[3][30], W1_acq_data_in_pipe_reg[3][31], W1_acq_data_in_pipe_reg[3][32], W1_acq_data_in_pipe_reg[3][33], W1_acq_data_in_pipe_reg[3][34], W1_acq_data_in_pipe_reg[3][35], W1_acq_data_in_pipe_reg[3][36], W1_acq_data_in_pipe_reg[3][37], W1_acq_data_in_pipe_reg[3][38], W1_acq_data_in_pipe_reg[3][39]);

--SB1_ram_block1a22 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a22 at M10K_X38_Y3_N0
SB1_ram_block1a22 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][0], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][1], W1_acq_data_in_pipe_reg[3][2], W1_acq_data_in_pipe_reg[3][3], W1_acq_data_in_pipe_reg[3][4], W1_acq_data_in_pipe_reg[3][5], W1_acq_data_in_pipe_reg[3][6], W1_acq_data_in_pipe_reg[3][7], W1_acq_data_in_pipe_reg[3][8], W1_acq_data_in_pipe_reg[3][9], W1_acq_data_in_pipe_reg[3][10], W1_acq_data_in_pipe_reg[3][11], W1_acq_data_in_pipe_reg[3][12], W1_acq_data_in_pipe_reg[3][13], W1_acq_data_in_pipe_reg[3][14], W1_acq_data_in_pipe_reg[3][15], W1_acq_data_in_pipe_reg[3][16], W1_acq_data_in_pipe_reg[3][17], W1_acq_data_in_pipe_reg[3][18], W1_acq_data_in_pipe_reg[3][19], W1_acq_data_in_pipe_reg[3][20], W1_acq_data_in_pipe_reg[3][21], W1_acq_data_in_pipe_reg[3][22], W1_acq_data_in_pipe_reg[3][23], W1_acq_data_in_pipe_reg[3][24], W1_acq_data_in_pipe_reg[3][25], W1_acq_data_in_pipe_reg[3][26], W1_acq_data_in_pipe_reg[3][27], W1_acq_data_in_pipe_reg[3][28], W1_acq_data_in_pipe_reg[3][29], W1_acq_data_in_pipe_reg[3][30], W1_acq_data_in_pipe_reg[3][31], W1_acq_data_in_pipe_reg[3][32], W1_acq_data_in_pipe_reg[3][33], W1_acq_data_in_pipe_reg[3][34], W1_acq_data_in_pipe_reg[3][35], W1_acq_data_in_pipe_reg[3][36], W1_acq_data_in_pipe_reg[3][37], W1_acq_data_in_pipe_reg[3][38], W1_acq_data_in_pipe_reg[3][39]);

--SB1_ram_block1a21 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a21 at M10K_X38_Y3_N0
SB1_ram_block1a21 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][0], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][1], W1_acq_data_in_pipe_reg[3][2], W1_acq_data_in_pipe_reg[3][3], W1_acq_data_in_pipe_reg[3][4], W1_acq_data_in_pipe_reg[3][5], W1_acq_data_in_pipe_reg[3][6], W1_acq_data_in_pipe_reg[3][7], W1_acq_data_in_pipe_reg[3][8], W1_acq_data_in_pipe_reg[3][9], W1_acq_data_in_pipe_reg[3][10], W1_acq_data_in_pipe_reg[3][11], W1_acq_data_in_pipe_reg[3][12], W1_acq_data_in_pipe_reg[3][13], W1_acq_data_in_pipe_reg[3][14], W1_acq_data_in_pipe_reg[3][15], W1_acq_data_in_pipe_reg[3][16], W1_acq_data_in_pipe_reg[3][17], W1_acq_data_in_pipe_reg[3][18], W1_acq_data_in_pipe_reg[3][19], W1_acq_data_in_pipe_reg[3][20], W1_acq_data_in_pipe_reg[3][21], W1_acq_data_in_pipe_reg[3][22], W1_acq_data_in_pipe_reg[3][23], W1_acq_data_in_pipe_reg[3][24], W1_acq_data_in_pipe_reg[3][25], W1_acq_data_in_pipe_reg[3][26], W1_acq_data_in_pipe_reg[3][27], W1_acq_data_in_pipe_reg[3][28], W1_acq_data_in_pipe_reg[3][29], W1_acq_data_in_pipe_reg[3][30], W1_acq_data_in_pipe_reg[3][31], W1_acq_data_in_pipe_reg[3][32], W1_acq_data_in_pipe_reg[3][33], W1_acq_data_in_pipe_reg[3][34], W1_acq_data_in_pipe_reg[3][35], W1_acq_data_in_pipe_reg[3][36], W1_acq_data_in_pipe_reg[3][37], W1_acq_data_in_pipe_reg[3][38], W1_acq_data_in_pipe_reg[3][39]);

--SB1_ram_block1a20 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a20 at M10K_X38_Y3_N0
SB1_ram_block1a20 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][0], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][1], W1_acq_data_in_pipe_reg[3][2], W1_acq_data_in_pipe_reg[3][3], W1_acq_data_in_pipe_reg[3][4], W1_acq_data_in_pipe_reg[3][5], W1_acq_data_in_pipe_reg[3][6], W1_acq_data_in_pipe_reg[3][7], W1_acq_data_in_pipe_reg[3][8], W1_acq_data_in_pipe_reg[3][9], W1_acq_data_in_pipe_reg[3][10], W1_acq_data_in_pipe_reg[3][11], W1_acq_data_in_pipe_reg[3][12], W1_acq_data_in_pipe_reg[3][13], W1_acq_data_in_pipe_reg[3][14], W1_acq_data_in_pipe_reg[3][15], W1_acq_data_in_pipe_reg[3][16], W1_acq_data_in_pipe_reg[3][17], W1_acq_data_in_pipe_reg[3][18], W1_acq_data_in_pipe_reg[3][19], W1_acq_data_in_pipe_reg[3][20], W1_acq_data_in_pipe_reg[3][21], W1_acq_data_in_pipe_reg[3][22], W1_acq_data_in_pipe_reg[3][23], W1_acq_data_in_pipe_reg[3][24], W1_acq_data_in_pipe_reg[3][25], W1_acq_data_in_pipe_reg[3][26], W1_acq_data_in_pipe_reg[3][27], W1_acq_data_in_pipe_reg[3][28], W1_acq_data_in_pipe_reg[3][29], W1_acq_data_in_pipe_reg[3][30], W1_acq_data_in_pipe_reg[3][31], W1_acq_data_in_pipe_reg[3][32], W1_acq_data_in_pipe_reg[3][33], W1_acq_data_in_pipe_reg[3][34], W1_acq_data_in_pipe_reg[3][35], W1_acq_data_in_pipe_reg[3][36], W1_acq_data_in_pipe_reg[3][37], W1_acq_data_in_pipe_reg[3][38], W1_acq_data_in_pipe_reg[3][39]);

--SB1_ram_block1a19 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a19 at M10K_X38_Y3_N0
SB1_ram_block1a19 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][0], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][1], W1_acq_data_in_pipe_reg[3][2], W1_acq_data_in_pipe_reg[3][3], W1_acq_data_in_pipe_reg[3][4], W1_acq_data_in_pipe_reg[3][5], W1_acq_data_in_pipe_reg[3][6], W1_acq_data_in_pipe_reg[3][7], W1_acq_data_in_pipe_reg[3][8], W1_acq_data_in_pipe_reg[3][9], W1_acq_data_in_pipe_reg[3][10], W1_acq_data_in_pipe_reg[3][11], W1_acq_data_in_pipe_reg[3][12], W1_acq_data_in_pipe_reg[3][13], W1_acq_data_in_pipe_reg[3][14], W1_acq_data_in_pipe_reg[3][15], W1_acq_data_in_pipe_reg[3][16], W1_acq_data_in_pipe_reg[3][17], W1_acq_data_in_pipe_reg[3][18], W1_acq_data_in_pipe_reg[3][19], W1_acq_data_in_pipe_reg[3][20], W1_acq_data_in_pipe_reg[3][21], W1_acq_data_in_pipe_reg[3][22], W1_acq_data_in_pipe_reg[3][23], W1_acq_data_in_pipe_reg[3][24], W1_acq_data_in_pipe_reg[3][25], W1_acq_data_in_pipe_reg[3][26], W1_acq_data_in_pipe_reg[3][27], W1_acq_data_in_pipe_reg[3][28], W1_acq_data_in_pipe_reg[3][29], W1_acq_data_in_pipe_reg[3][30], W1_acq_data_in_pipe_reg[3][31], W1_acq_data_in_pipe_reg[3][32], W1_acq_data_in_pipe_reg[3][33], W1_acq_data_in_pipe_reg[3][34], W1_acq_data_in_pipe_reg[3][35], W1_acq_data_in_pipe_reg[3][36], W1_acq_data_in_pipe_reg[3][37], W1_acq_data_in_pipe_reg[3][38], W1_acq_data_in_pipe_reg[3][39]);

--SB1_ram_block1a18 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a18 at M10K_X38_Y3_N0
SB1_ram_block1a18 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][0], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][1], W1_acq_data_in_pipe_reg[3][2], W1_acq_data_in_pipe_reg[3][3], W1_acq_data_in_pipe_reg[3][4], W1_acq_data_in_pipe_reg[3][5], W1_acq_data_in_pipe_reg[3][6], W1_acq_data_in_pipe_reg[3][7], W1_acq_data_in_pipe_reg[3][8], W1_acq_data_in_pipe_reg[3][9], W1_acq_data_in_pipe_reg[3][10], W1_acq_data_in_pipe_reg[3][11], W1_acq_data_in_pipe_reg[3][12], W1_acq_data_in_pipe_reg[3][13], W1_acq_data_in_pipe_reg[3][14], W1_acq_data_in_pipe_reg[3][15], W1_acq_data_in_pipe_reg[3][16], W1_acq_data_in_pipe_reg[3][17], W1_acq_data_in_pipe_reg[3][18], W1_acq_data_in_pipe_reg[3][19], W1_acq_data_in_pipe_reg[3][20], W1_acq_data_in_pipe_reg[3][21], W1_acq_data_in_pipe_reg[3][22], W1_acq_data_in_pipe_reg[3][23], W1_acq_data_in_pipe_reg[3][24], W1_acq_data_in_pipe_reg[3][25], W1_acq_data_in_pipe_reg[3][26], W1_acq_data_in_pipe_reg[3][27], W1_acq_data_in_pipe_reg[3][28], W1_acq_data_in_pipe_reg[3][29], W1_acq_data_in_pipe_reg[3][30], W1_acq_data_in_pipe_reg[3][31], W1_acq_data_in_pipe_reg[3][32], W1_acq_data_in_pipe_reg[3][33], W1_acq_data_in_pipe_reg[3][34], W1_acq_data_in_pipe_reg[3][35], W1_acq_data_in_pipe_reg[3][36], W1_acq_data_in_pipe_reg[3][37], W1_acq_data_in_pipe_reg[3][38], W1_acq_data_in_pipe_reg[3][39]);

--SB1_ram_block1a17 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a17 at M10K_X38_Y3_N0
SB1_ram_block1a17 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][0], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][1], W1_acq_data_in_pipe_reg[3][2], W1_acq_data_in_pipe_reg[3][3], W1_acq_data_in_pipe_reg[3][4], W1_acq_data_in_pipe_reg[3][5], W1_acq_data_in_pipe_reg[3][6], W1_acq_data_in_pipe_reg[3][7], W1_acq_data_in_pipe_reg[3][8], W1_acq_data_in_pipe_reg[3][9], W1_acq_data_in_pipe_reg[3][10], W1_acq_data_in_pipe_reg[3][11], W1_acq_data_in_pipe_reg[3][12], W1_acq_data_in_pipe_reg[3][13], W1_acq_data_in_pipe_reg[3][14], W1_acq_data_in_pipe_reg[3][15], W1_acq_data_in_pipe_reg[3][16], W1_acq_data_in_pipe_reg[3][17], W1_acq_data_in_pipe_reg[3][18], W1_acq_data_in_pipe_reg[3][19], W1_acq_data_in_pipe_reg[3][20], W1_acq_data_in_pipe_reg[3][21], W1_acq_data_in_pipe_reg[3][22], W1_acq_data_in_pipe_reg[3][23], W1_acq_data_in_pipe_reg[3][24], W1_acq_data_in_pipe_reg[3][25], W1_acq_data_in_pipe_reg[3][26], W1_acq_data_in_pipe_reg[3][27], W1_acq_data_in_pipe_reg[3][28], W1_acq_data_in_pipe_reg[3][29], W1_acq_data_in_pipe_reg[3][30], W1_acq_data_in_pipe_reg[3][31], W1_acq_data_in_pipe_reg[3][32], W1_acq_data_in_pipe_reg[3][33], W1_acq_data_in_pipe_reg[3][34], W1_acq_data_in_pipe_reg[3][35], W1_acq_data_in_pipe_reg[3][36], W1_acq_data_in_pipe_reg[3][37], W1_acq_data_in_pipe_reg[3][38], W1_acq_data_in_pipe_reg[3][39]);

--SB1_ram_block1a16 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a16 at M10K_X38_Y3_N0
SB1_ram_block1a16 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][0], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][1], W1_acq_data_in_pipe_reg[3][2], W1_acq_data_in_pipe_reg[3][3], W1_acq_data_in_pipe_reg[3][4], W1_acq_data_in_pipe_reg[3][5], W1_acq_data_in_pipe_reg[3][6], W1_acq_data_in_pipe_reg[3][7], W1_acq_data_in_pipe_reg[3][8], W1_acq_data_in_pipe_reg[3][9], W1_acq_data_in_pipe_reg[3][10], W1_acq_data_in_pipe_reg[3][11], W1_acq_data_in_pipe_reg[3][12], W1_acq_data_in_pipe_reg[3][13], W1_acq_data_in_pipe_reg[3][14], W1_acq_data_in_pipe_reg[3][15], W1_acq_data_in_pipe_reg[3][16], W1_acq_data_in_pipe_reg[3][17], W1_acq_data_in_pipe_reg[3][18], W1_acq_data_in_pipe_reg[3][19], W1_acq_data_in_pipe_reg[3][20], W1_acq_data_in_pipe_reg[3][21], W1_acq_data_in_pipe_reg[3][22], W1_acq_data_in_pipe_reg[3][23], W1_acq_data_in_pipe_reg[3][24], W1_acq_data_in_pipe_reg[3][25], W1_acq_data_in_pipe_reg[3][26], W1_acq_data_in_pipe_reg[3][27], W1_acq_data_in_pipe_reg[3][28], W1_acq_data_in_pipe_reg[3][29], W1_acq_data_in_pipe_reg[3][30], W1_acq_data_in_pipe_reg[3][31], W1_acq_data_in_pipe_reg[3][32], W1_acq_data_in_pipe_reg[3][33], W1_acq_data_in_pipe_reg[3][34], W1_acq_data_in_pipe_reg[3][35], W1_acq_data_in_pipe_reg[3][36], W1_acq_data_in_pipe_reg[3][37], W1_acq_data_in_pipe_reg[3][38], W1_acq_data_in_pipe_reg[3][39]);

--SB1_ram_block1a15 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a15 at M10K_X38_Y3_N0
SB1_ram_block1a15 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][0], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][1], W1_acq_data_in_pipe_reg[3][2], W1_acq_data_in_pipe_reg[3][3], W1_acq_data_in_pipe_reg[3][4], W1_acq_data_in_pipe_reg[3][5], W1_acq_data_in_pipe_reg[3][6], W1_acq_data_in_pipe_reg[3][7], W1_acq_data_in_pipe_reg[3][8], W1_acq_data_in_pipe_reg[3][9], W1_acq_data_in_pipe_reg[3][10], W1_acq_data_in_pipe_reg[3][11], W1_acq_data_in_pipe_reg[3][12], W1_acq_data_in_pipe_reg[3][13], W1_acq_data_in_pipe_reg[3][14], W1_acq_data_in_pipe_reg[3][15], W1_acq_data_in_pipe_reg[3][16], W1_acq_data_in_pipe_reg[3][17], W1_acq_data_in_pipe_reg[3][18], W1_acq_data_in_pipe_reg[3][19], W1_acq_data_in_pipe_reg[3][20], W1_acq_data_in_pipe_reg[3][21], W1_acq_data_in_pipe_reg[3][22], W1_acq_data_in_pipe_reg[3][23], W1_acq_data_in_pipe_reg[3][24], W1_acq_data_in_pipe_reg[3][25], W1_acq_data_in_pipe_reg[3][26], W1_acq_data_in_pipe_reg[3][27], W1_acq_data_in_pipe_reg[3][28], W1_acq_data_in_pipe_reg[3][29], W1_acq_data_in_pipe_reg[3][30], W1_acq_data_in_pipe_reg[3][31], W1_acq_data_in_pipe_reg[3][32], W1_acq_data_in_pipe_reg[3][33], W1_acq_data_in_pipe_reg[3][34], W1_acq_data_in_pipe_reg[3][35], W1_acq_data_in_pipe_reg[3][36], W1_acq_data_in_pipe_reg[3][37], W1_acq_data_in_pipe_reg[3][38], W1_acq_data_in_pipe_reg[3][39]);

--SB1_ram_block1a14 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a14 at M10K_X38_Y3_N0
SB1_ram_block1a14 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][0], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][1], W1_acq_data_in_pipe_reg[3][2], W1_acq_data_in_pipe_reg[3][3], W1_acq_data_in_pipe_reg[3][4], W1_acq_data_in_pipe_reg[3][5], W1_acq_data_in_pipe_reg[3][6], W1_acq_data_in_pipe_reg[3][7], W1_acq_data_in_pipe_reg[3][8], W1_acq_data_in_pipe_reg[3][9], W1_acq_data_in_pipe_reg[3][10], W1_acq_data_in_pipe_reg[3][11], W1_acq_data_in_pipe_reg[3][12], W1_acq_data_in_pipe_reg[3][13], W1_acq_data_in_pipe_reg[3][14], W1_acq_data_in_pipe_reg[3][15], W1_acq_data_in_pipe_reg[3][16], W1_acq_data_in_pipe_reg[3][17], W1_acq_data_in_pipe_reg[3][18], W1_acq_data_in_pipe_reg[3][19], W1_acq_data_in_pipe_reg[3][20], W1_acq_data_in_pipe_reg[3][21], W1_acq_data_in_pipe_reg[3][22], W1_acq_data_in_pipe_reg[3][23], W1_acq_data_in_pipe_reg[3][24], W1_acq_data_in_pipe_reg[3][25], W1_acq_data_in_pipe_reg[3][26], W1_acq_data_in_pipe_reg[3][27], W1_acq_data_in_pipe_reg[3][28], W1_acq_data_in_pipe_reg[3][29], W1_acq_data_in_pipe_reg[3][30], W1_acq_data_in_pipe_reg[3][31], W1_acq_data_in_pipe_reg[3][32], W1_acq_data_in_pipe_reg[3][33], W1_acq_data_in_pipe_reg[3][34], W1_acq_data_in_pipe_reg[3][35], W1_acq_data_in_pipe_reg[3][36], W1_acq_data_in_pipe_reg[3][37], W1_acq_data_in_pipe_reg[3][38], W1_acq_data_in_pipe_reg[3][39]);

--SB1_ram_block1a13 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a13 at M10K_X38_Y3_N0
SB1_ram_block1a13 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][0], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][1], W1_acq_data_in_pipe_reg[3][2], W1_acq_data_in_pipe_reg[3][3], W1_acq_data_in_pipe_reg[3][4], W1_acq_data_in_pipe_reg[3][5], W1_acq_data_in_pipe_reg[3][6], W1_acq_data_in_pipe_reg[3][7], W1_acq_data_in_pipe_reg[3][8], W1_acq_data_in_pipe_reg[3][9], W1_acq_data_in_pipe_reg[3][10], W1_acq_data_in_pipe_reg[3][11], W1_acq_data_in_pipe_reg[3][12], W1_acq_data_in_pipe_reg[3][13], W1_acq_data_in_pipe_reg[3][14], W1_acq_data_in_pipe_reg[3][15], W1_acq_data_in_pipe_reg[3][16], W1_acq_data_in_pipe_reg[3][17], W1_acq_data_in_pipe_reg[3][18], W1_acq_data_in_pipe_reg[3][19], W1_acq_data_in_pipe_reg[3][20], W1_acq_data_in_pipe_reg[3][21], W1_acq_data_in_pipe_reg[3][22], W1_acq_data_in_pipe_reg[3][23], W1_acq_data_in_pipe_reg[3][24], W1_acq_data_in_pipe_reg[3][25], W1_acq_data_in_pipe_reg[3][26], W1_acq_data_in_pipe_reg[3][27], W1_acq_data_in_pipe_reg[3][28], W1_acq_data_in_pipe_reg[3][29], W1_acq_data_in_pipe_reg[3][30], W1_acq_data_in_pipe_reg[3][31], W1_acq_data_in_pipe_reg[3][32], W1_acq_data_in_pipe_reg[3][33], W1_acq_data_in_pipe_reg[3][34], W1_acq_data_in_pipe_reg[3][35], W1_acq_data_in_pipe_reg[3][36], W1_acq_data_in_pipe_reg[3][37], W1_acq_data_in_pipe_reg[3][38], W1_acq_data_in_pipe_reg[3][39]);

--SB1_ram_block1a12 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a12 at M10K_X38_Y3_N0
SB1_ram_block1a12 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][0], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][1], W1_acq_data_in_pipe_reg[3][2], W1_acq_data_in_pipe_reg[3][3], W1_acq_data_in_pipe_reg[3][4], W1_acq_data_in_pipe_reg[3][5], W1_acq_data_in_pipe_reg[3][6], W1_acq_data_in_pipe_reg[3][7], W1_acq_data_in_pipe_reg[3][8], W1_acq_data_in_pipe_reg[3][9], W1_acq_data_in_pipe_reg[3][10], W1_acq_data_in_pipe_reg[3][11], W1_acq_data_in_pipe_reg[3][12], W1_acq_data_in_pipe_reg[3][13], W1_acq_data_in_pipe_reg[3][14], W1_acq_data_in_pipe_reg[3][15], W1_acq_data_in_pipe_reg[3][16], W1_acq_data_in_pipe_reg[3][17], W1_acq_data_in_pipe_reg[3][18], W1_acq_data_in_pipe_reg[3][19], W1_acq_data_in_pipe_reg[3][20], W1_acq_data_in_pipe_reg[3][21], W1_acq_data_in_pipe_reg[3][22], W1_acq_data_in_pipe_reg[3][23], W1_acq_data_in_pipe_reg[3][24], W1_acq_data_in_pipe_reg[3][25], W1_acq_data_in_pipe_reg[3][26], W1_acq_data_in_pipe_reg[3][27], W1_acq_data_in_pipe_reg[3][28], W1_acq_data_in_pipe_reg[3][29], W1_acq_data_in_pipe_reg[3][30], W1_acq_data_in_pipe_reg[3][31], W1_acq_data_in_pipe_reg[3][32], W1_acq_data_in_pipe_reg[3][33], W1_acq_data_in_pipe_reg[3][34], W1_acq_data_in_pipe_reg[3][35], W1_acq_data_in_pipe_reg[3][36], W1_acq_data_in_pipe_reg[3][37], W1_acq_data_in_pipe_reg[3][38], W1_acq_data_in_pipe_reg[3][39]);

--SB1_ram_block1a11 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a11 at M10K_X38_Y3_N0
SB1_ram_block1a11 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][0], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][1], W1_acq_data_in_pipe_reg[3][2], W1_acq_data_in_pipe_reg[3][3], W1_acq_data_in_pipe_reg[3][4], W1_acq_data_in_pipe_reg[3][5], W1_acq_data_in_pipe_reg[3][6], W1_acq_data_in_pipe_reg[3][7], W1_acq_data_in_pipe_reg[3][8], W1_acq_data_in_pipe_reg[3][9], W1_acq_data_in_pipe_reg[3][10], W1_acq_data_in_pipe_reg[3][11], W1_acq_data_in_pipe_reg[3][12], W1_acq_data_in_pipe_reg[3][13], W1_acq_data_in_pipe_reg[3][14], W1_acq_data_in_pipe_reg[3][15], W1_acq_data_in_pipe_reg[3][16], W1_acq_data_in_pipe_reg[3][17], W1_acq_data_in_pipe_reg[3][18], W1_acq_data_in_pipe_reg[3][19], W1_acq_data_in_pipe_reg[3][20], W1_acq_data_in_pipe_reg[3][21], W1_acq_data_in_pipe_reg[3][22], W1_acq_data_in_pipe_reg[3][23], W1_acq_data_in_pipe_reg[3][24], W1_acq_data_in_pipe_reg[3][25], W1_acq_data_in_pipe_reg[3][26], W1_acq_data_in_pipe_reg[3][27], W1_acq_data_in_pipe_reg[3][28], W1_acq_data_in_pipe_reg[3][29], W1_acq_data_in_pipe_reg[3][30], W1_acq_data_in_pipe_reg[3][31], W1_acq_data_in_pipe_reg[3][32], W1_acq_data_in_pipe_reg[3][33], W1_acq_data_in_pipe_reg[3][34], W1_acq_data_in_pipe_reg[3][35], W1_acq_data_in_pipe_reg[3][36], W1_acq_data_in_pipe_reg[3][37], W1_acq_data_in_pipe_reg[3][38], W1_acq_data_in_pipe_reg[3][39]);

--SB1_ram_block1a10 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a10 at M10K_X38_Y3_N0
SB1_ram_block1a10 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][0], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][1], W1_acq_data_in_pipe_reg[3][2], W1_acq_data_in_pipe_reg[3][3], W1_acq_data_in_pipe_reg[3][4], W1_acq_data_in_pipe_reg[3][5], W1_acq_data_in_pipe_reg[3][6], W1_acq_data_in_pipe_reg[3][7], W1_acq_data_in_pipe_reg[3][8], W1_acq_data_in_pipe_reg[3][9], W1_acq_data_in_pipe_reg[3][10], W1_acq_data_in_pipe_reg[3][11], W1_acq_data_in_pipe_reg[3][12], W1_acq_data_in_pipe_reg[3][13], W1_acq_data_in_pipe_reg[3][14], W1_acq_data_in_pipe_reg[3][15], W1_acq_data_in_pipe_reg[3][16], W1_acq_data_in_pipe_reg[3][17], W1_acq_data_in_pipe_reg[3][18], W1_acq_data_in_pipe_reg[3][19], W1_acq_data_in_pipe_reg[3][20], W1_acq_data_in_pipe_reg[3][21], W1_acq_data_in_pipe_reg[3][22], W1_acq_data_in_pipe_reg[3][23], W1_acq_data_in_pipe_reg[3][24], W1_acq_data_in_pipe_reg[3][25], W1_acq_data_in_pipe_reg[3][26], W1_acq_data_in_pipe_reg[3][27], W1_acq_data_in_pipe_reg[3][28], W1_acq_data_in_pipe_reg[3][29], W1_acq_data_in_pipe_reg[3][30], W1_acq_data_in_pipe_reg[3][31], W1_acq_data_in_pipe_reg[3][32], W1_acq_data_in_pipe_reg[3][33], W1_acq_data_in_pipe_reg[3][34], W1_acq_data_in_pipe_reg[3][35], W1_acq_data_in_pipe_reg[3][36], W1_acq_data_in_pipe_reg[3][37], W1_acq_data_in_pipe_reg[3][38], W1_acq_data_in_pipe_reg[3][39]);

--SB1_ram_block1a9 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a9 at M10K_X38_Y3_N0
SB1_ram_block1a9 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][0], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][1], W1_acq_data_in_pipe_reg[3][2], W1_acq_data_in_pipe_reg[3][3], W1_acq_data_in_pipe_reg[3][4], W1_acq_data_in_pipe_reg[3][5], W1_acq_data_in_pipe_reg[3][6], W1_acq_data_in_pipe_reg[3][7], W1_acq_data_in_pipe_reg[3][8], W1_acq_data_in_pipe_reg[3][9], W1_acq_data_in_pipe_reg[3][10], W1_acq_data_in_pipe_reg[3][11], W1_acq_data_in_pipe_reg[3][12], W1_acq_data_in_pipe_reg[3][13], W1_acq_data_in_pipe_reg[3][14], W1_acq_data_in_pipe_reg[3][15], W1_acq_data_in_pipe_reg[3][16], W1_acq_data_in_pipe_reg[3][17], W1_acq_data_in_pipe_reg[3][18], W1_acq_data_in_pipe_reg[3][19], W1_acq_data_in_pipe_reg[3][20], W1_acq_data_in_pipe_reg[3][21], W1_acq_data_in_pipe_reg[3][22], W1_acq_data_in_pipe_reg[3][23], W1_acq_data_in_pipe_reg[3][24], W1_acq_data_in_pipe_reg[3][25], W1_acq_data_in_pipe_reg[3][26], W1_acq_data_in_pipe_reg[3][27], W1_acq_data_in_pipe_reg[3][28], W1_acq_data_in_pipe_reg[3][29], W1_acq_data_in_pipe_reg[3][30], W1_acq_data_in_pipe_reg[3][31], W1_acq_data_in_pipe_reg[3][32], W1_acq_data_in_pipe_reg[3][33], W1_acq_data_in_pipe_reg[3][34], W1_acq_data_in_pipe_reg[3][35], W1_acq_data_in_pipe_reg[3][36], W1_acq_data_in_pipe_reg[3][37], W1_acq_data_in_pipe_reg[3][38], W1_acq_data_in_pipe_reg[3][39]);

--SB1_ram_block1a8 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a8 at M10K_X38_Y3_N0
SB1_ram_block1a8 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][0], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][1], W1_acq_data_in_pipe_reg[3][2], W1_acq_data_in_pipe_reg[3][3], W1_acq_data_in_pipe_reg[3][4], W1_acq_data_in_pipe_reg[3][5], W1_acq_data_in_pipe_reg[3][6], W1_acq_data_in_pipe_reg[3][7], W1_acq_data_in_pipe_reg[3][8], W1_acq_data_in_pipe_reg[3][9], W1_acq_data_in_pipe_reg[3][10], W1_acq_data_in_pipe_reg[3][11], W1_acq_data_in_pipe_reg[3][12], W1_acq_data_in_pipe_reg[3][13], W1_acq_data_in_pipe_reg[3][14], W1_acq_data_in_pipe_reg[3][15], W1_acq_data_in_pipe_reg[3][16], W1_acq_data_in_pipe_reg[3][17], W1_acq_data_in_pipe_reg[3][18], W1_acq_data_in_pipe_reg[3][19], W1_acq_data_in_pipe_reg[3][20], W1_acq_data_in_pipe_reg[3][21], W1_acq_data_in_pipe_reg[3][22], W1_acq_data_in_pipe_reg[3][23], W1_acq_data_in_pipe_reg[3][24], W1_acq_data_in_pipe_reg[3][25], W1_acq_data_in_pipe_reg[3][26], W1_acq_data_in_pipe_reg[3][27], W1_acq_data_in_pipe_reg[3][28], W1_acq_data_in_pipe_reg[3][29], W1_acq_data_in_pipe_reg[3][30], W1_acq_data_in_pipe_reg[3][31], W1_acq_data_in_pipe_reg[3][32], W1_acq_data_in_pipe_reg[3][33], W1_acq_data_in_pipe_reg[3][34], W1_acq_data_in_pipe_reg[3][35], W1_acq_data_in_pipe_reg[3][36], W1_acq_data_in_pipe_reg[3][37], W1_acq_data_in_pipe_reg[3][38], W1_acq_data_in_pipe_reg[3][39]);

--SB1_ram_block1a7 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a7 at M10K_X38_Y3_N0
SB1_ram_block1a7 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][0], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][1], W1_acq_data_in_pipe_reg[3][2], W1_acq_data_in_pipe_reg[3][3], W1_acq_data_in_pipe_reg[3][4], W1_acq_data_in_pipe_reg[3][5], W1_acq_data_in_pipe_reg[3][6], W1_acq_data_in_pipe_reg[3][7], W1_acq_data_in_pipe_reg[3][8], W1_acq_data_in_pipe_reg[3][9], W1_acq_data_in_pipe_reg[3][10], W1_acq_data_in_pipe_reg[3][11], W1_acq_data_in_pipe_reg[3][12], W1_acq_data_in_pipe_reg[3][13], W1_acq_data_in_pipe_reg[3][14], W1_acq_data_in_pipe_reg[3][15], W1_acq_data_in_pipe_reg[3][16], W1_acq_data_in_pipe_reg[3][17], W1_acq_data_in_pipe_reg[3][18], W1_acq_data_in_pipe_reg[3][19], W1_acq_data_in_pipe_reg[3][20], W1_acq_data_in_pipe_reg[3][21], W1_acq_data_in_pipe_reg[3][22], W1_acq_data_in_pipe_reg[3][23], W1_acq_data_in_pipe_reg[3][24], W1_acq_data_in_pipe_reg[3][25], W1_acq_data_in_pipe_reg[3][26], W1_acq_data_in_pipe_reg[3][27], W1_acq_data_in_pipe_reg[3][28], W1_acq_data_in_pipe_reg[3][29], W1_acq_data_in_pipe_reg[3][30], W1_acq_data_in_pipe_reg[3][31], W1_acq_data_in_pipe_reg[3][32], W1_acq_data_in_pipe_reg[3][33], W1_acq_data_in_pipe_reg[3][34], W1_acq_data_in_pipe_reg[3][35], W1_acq_data_in_pipe_reg[3][36], W1_acq_data_in_pipe_reg[3][37], W1_acq_data_in_pipe_reg[3][38], W1_acq_data_in_pipe_reg[3][39]);

--SB1_ram_block1a6 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a6 at M10K_X38_Y3_N0
SB1_ram_block1a6 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][0], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][1], W1_acq_data_in_pipe_reg[3][2], W1_acq_data_in_pipe_reg[3][3], W1_acq_data_in_pipe_reg[3][4], W1_acq_data_in_pipe_reg[3][5], W1_acq_data_in_pipe_reg[3][6], W1_acq_data_in_pipe_reg[3][7], W1_acq_data_in_pipe_reg[3][8], W1_acq_data_in_pipe_reg[3][9], W1_acq_data_in_pipe_reg[3][10], W1_acq_data_in_pipe_reg[3][11], W1_acq_data_in_pipe_reg[3][12], W1_acq_data_in_pipe_reg[3][13], W1_acq_data_in_pipe_reg[3][14], W1_acq_data_in_pipe_reg[3][15], W1_acq_data_in_pipe_reg[3][16], W1_acq_data_in_pipe_reg[3][17], W1_acq_data_in_pipe_reg[3][18], W1_acq_data_in_pipe_reg[3][19], W1_acq_data_in_pipe_reg[3][20], W1_acq_data_in_pipe_reg[3][21], W1_acq_data_in_pipe_reg[3][22], W1_acq_data_in_pipe_reg[3][23], W1_acq_data_in_pipe_reg[3][24], W1_acq_data_in_pipe_reg[3][25], W1_acq_data_in_pipe_reg[3][26], W1_acq_data_in_pipe_reg[3][27], W1_acq_data_in_pipe_reg[3][28], W1_acq_data_in_pipe_reg[3][29], W1_acq_data_in_pipe_reg[3][30], W1_acq_data_in_pipe_reg[3][31], W1_acq_data_in_pipe_reg[3][32], W1_acq_data_in_pipe_reg[3][33], W1_acq_data_in_pipe_reg[3][34], W1_acq_data_in_pipe_reg[3][35], W1_acq_data_in_pipe_reg[3][36], W1_acq_data_in_pipe_reg[3][37], W1_acq_data_in_pipe_reg[3][38], W1_acq_data_in_pipe_reg[3][39]);

--SB1_ram_block1a5 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a5 at M10K_X38_Y3_N0
SB1_ram_block1a5 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][0], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][1], W1_acq_data_in_pipe_reg[3][2], W1_acq_data_in_pipe_reg[3][3], W1_acq_data_in_pipe_reg[3][4], W1_acq_data_in_pipe_reg[3][5], W1_acq_data_in_pipe_reg[3][6], W1_acq_data_in_pipe_reg[3][7], W1_acq_data_in_pipe_reg[3][8], W1_acq_data_in_pipe_reg[3][9], W1_acq_data_in_pipe_reg[3][10], W1_acq_data_in_pipe_reg[3][11], W1_acq_data_in_pipe_reg[3][12], W1_acq_data_in_pipe_reg[3][13], W1_acq_data_in_pipe_reg[3][14], W1_acq_data_in_pipe_reg[3][15], W1_acq_data_in_pipe_reg[3][16], W1_acq_data_in_pipe_reg[3][17], W1_acq_data_in_pipe_reg[3][18], W1_acq_data_in_pipe_reg[3][19], W1_acq_data_in_pipe_reg[3][20], W1_acq_data_in_pipe_reg[3][21], W1_acq_data_in_pipe_reg[3][22], W1_acq_data_in_pipe_reg[3][23], W1_acq_data_in_pipe_reg[3][24], W1_acq_data_in_pipe_reg[3][25], W1_acq_data_in_pipe_reg[3][26], W1_acq_data_in_pipe_reg[3][27], W1_acq_data_in_pipe_reg[3][28], W1_acq_data_in_pipe_reg[3][29], W1_acq_data_in_pipe_reg[3][30], W1_acq_data_in_pipe_reg[3][31], W1_acq_data_in_pipe_reg[3][32], W1_acq_data_in_pipe_reg[3][33], W1_acq_data_in_pipe_reg[3][34], W1_acq_data_in_pipe_reg[3][35], W1_acq_data_in_pipe_reg[3][36], W1_acq_data_in_pipe_reg[3][37], W1_acq_data_in_pipe_reg[3][38], W1_acq_data_in_pipe_reg[3][39]);

--SB1_ram_block1a4 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a4 at M10K_X38_Y3_N0
SB1_ram_block1a4 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][0], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][1], W1_acq_data_in_pipe_reg[3][2], W1_acq_data_in_pipe_reg[3][3], W1_acq_data_in_pipe_reg[3][4], W1_acq_data_in_pipe_reg[3][5], W1_acq_data_in_pipe_reg[3][6], W1_acq_data_in_pipe_reg[3][7], W1_acq_data_in_pipe_reg[3][8], W1_acq_data_in_pipe_reg[3][9], W1_acq_data_in_pipe_reg[3][10], W1_acq_data_in_pipe_reg[3][11], W1_acq_data_in_pipe_reg[3][12], W1_acq_data_in_pipe_reg[3][13], W1_acq_data_in_pipe_reg[3][14], W1_acq_data_in_pipe_reg[3][15], W1_acq_data_in_pipe_reg[3][16], W1_acq_data_in_pipe_reg[3][17], W1_acq_data_in_pipe_reg[3][18], W1_acq_data_in_pipe_reg[3][19], W1_acq_data_in_pipe_reg[3][20], W1_acq_data_in_pipe_reg[3][21], W1_acq_data_in_pipe_reg[3][22], W1_acq_data_in_pipe_reg[3][23], W1_acq_data_in_pipe_reg[3][24], W1_acq_data_in_pipe_reg[3][25], W1_acq_data_in_pipe_reg[3][26], W1_acq_data_in_pipe_reg[3][27], W1_acq_data_in_pipe_reg[3][28], W1_acq_data_in_pipe_reg[3][29], W1_acq_data_in_pipe_reg[3][30], W1_acq_data_in_pipe_reg[3][31], W1_acq_data_in_pipe_reg[3][32], W1_acq_data_in_pipe_reg[3][33], W1_acq_data_in_pipe_reg[3][34], W1_acq_data_in_pipe_reg[3][35], W1_acq_data_in_pipe_reg[3][36], W1_acq_data_in_pipe_reg[3][37], W1_acq_data_in_pipe_reg[3][38], W1_acq_data_in_pipe_reg[3][39]);

--SB1_ram_block1a3 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a3 at M10K_X38_Y3_N0
SB1_ram_block1a3 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][0], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][1], W1_acq_data_in_pipe_reg[3][2], W1_acq_data_in_pipe_reg[3][3], W1_acq_data_in_pipe_reg[3][4], W1_acq_data_in_pipe_reg[3][5], W1_acq_data_in_pipe_reg[3][6], W1_acq_data_in_pipe_reg[3][7], W1_acq_data_in_pipe_reg[3][8], W1_acq_data_in_pipe_reg[3][9], W1_acq_data_in_pipe_reg[3][10], W1_acq_data_in_pipe_reg[3][11], W1_acq_data_in_pipe_reg[3][12], W1_acq_data_in_pipe_reg[3][13], W1_acq_data_in_pipe_reg[3][14], W1_acq_data_in_pipe_reg[3][15], W1_acq_data_in_pipe_reg[3][16], W1_acq_data_in_pipe_reg[3][17], W1_acq_data_in_pipe_reg[3][18], W1_acq_data_in_pipe_reg[3][19], W1_acq_data_in_pipe_reg[3][20], W1_acq_data_in_pipe_reg[3][21], W1_acq_data_in_pipe_reg[3][22], W1_acq_data_in_pipe_reg[3][23], W1_acq_data_in_pipe_reg[3][24], W1_acq_data_in_pipe_reg[3][25], W1_acq_data_in_pipe_reg[3][26], W1_acq_data_in_pipe_reg[3][27], W1_acq_data_in_pipe_reg[3][28], W1_acq_data_in_pipe_reg[3][29], W1_acq_data_in_pipe_reg[3][30], W1_acq_data_in_pipe_reg[3][31], W1_acq_data_in_pipe_reg[3][32], W1_acq_data_in_pipe_reg[3][33], W1_acq_data_in_pipe_reg[3][34], W1_acq_data_in_pipe_reg[3][35], W1_acq_data_in_pipe_reg[3][36], W1_acq_data_in_pipe_reg[3][37], W1_acq_data_in_pipe_reg[3][38], W1_acq_data_in_pipe_reg[3][39]);

--SB1_ram_block1a2 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a2 at M10K_X38_Y3_N0
SB1_ram_block1a2 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][0], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][1], W1_acq_data_in_pipe_reg[3][2], W1_acq_data_in_pipe_reg[3][3], W1_acq_data_in_pipe_reg[3][4], W1_acq_data_in_pipe_reg[3][5], W1_acq_data_in_pipe_reg[3][6], W1_acq_data_in_pipe_reg[3][7], W1_acq_data_in_pipe_reg[3][8], W1_acq_data_in_pipe_reg[3][9], W1_acq_data_in_pipe_reg[3][10], W1_acq_data_in_pipe_reg[3][11], W1_acq_data_in_pipe_reg[3][12], W1_acq_data_in_pipe_reg[3][13], W1_acq_data_in_pipe_reg[3][14], W1_acq_data_in_pipe_reg[3][15], W1_acq_data_in_pipe_reg[3][16], W1_acq_data_in_pipe_reg[3][17], W1_acq_data_in_pipe_reg[3][18], W1_acq_data_in_pipe_reg[3][19], W1_acq_data_in_pipe_reg[3][20], W1_acq_data_in_pipe_reg[3][21], W1_acq_data_in_pipe_reg[3][22], W1_acq_data_in_pipe_reg[3][23], W1_acq_data_in_pipe_reg[3][24], W1_acq_data_in_pipe_reg[3][25], W1_acq_data_in_pipe_reg[3][26], W1_acq_data_in_pipe_reg[3][27], W1_acq_data_in_pipe_reg[3][28], W1_acq_data_in_pipe_reg[3][29], W1_acq_data_in_pipe_reg[3][30], W1_acq_data_in_pipe_reg[3][31], W1_acq_data_in_pipe_reg[3][32], W1_acq_data_in_pipe_reg[3][33], W1_acq_data_in_pipe_reg[3][34], W1_acq_data_in_pipe_reg[3][35], W1_acq_data_in_pipe_reg[3][36], W1_acq_data_in_pipe_reg[3][37], W1_acq_data_in_pipe_reg[3][38], W1_acq_data_in_pipe_reg[3][39]);

--SB1_ram_block1a1 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a1 at M10K_X38_Y3_N0
SB1_ram_block1a1 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][0], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][1], W1_acq_data_in_pipe_reg[3][2], W1_acq_data_in_pipe_reg[3][3], W1_acq_data_in_pipe_reg[3][4], W1_acq_data_in_pipe_reg[3][5], W1_acq_data_in_pipe_reg[3][6], W1_acq_data_in_pipe_reg[3][7], W1_acq_data_in_pipe_reg[3][8], W1_acq_data_in_pipe_reg[3][9], W1_acq_data_in_pipe_reg[3][10], W1_acq_data_in_pipe_reg[3][11], W1_acq_data_in_pipe_reg[3][12], W1_acq_data_in_pipe_reg[3][13], W1_acq_data_in_pipe_reg[3][14], W1_acq_data_in_pipe_reg[3][15], W1_acq_data_in_pipe_reg[3][16], W1_acq_data_in_pipe_reg[3][17], W1_acq_data_in_pipe_reg[3][18], W1_acq_data_in_pipe_reg[3][19], W1_acq_data_in_pipe_reg[3][20], W1_acq_data_in_pipe_reg[3][21], W1_acq_data_in_pipe_reg[3][22], W1_acq_data_in_pipe_reg[3][23], W1_acq_data_in_pipe_reg[3][24], W1_acq_data_in_pipe_reg[3][25], W1_acq_data_in_pipe_reg[3][26], W1_acq_data_in_pipe_reg[3][27], W1_acq_data_in_pipe_reg[3][28], W1_acq_data_in_pipe_reg[3][29], W1_acq_data_in_pipe_reg[3][30], W1_acq_data_in_pipe_reg[3][31], W1_acq_data_in_pipe_reg[3][32], W1_acq_data_in_pipe_reg[3][33], W1_acq_data_in_pipe_reg[3][34], W1_acq_data_in_pipe_reg[3][35], W1_acq_data_in_pipe_reg[3][36], W1_acq_data_in_pipe_reg[3][37], W1_acq_data_in_pipe_reg[3][38], W1_acq_data_in_pipe_reg[3][39]);


--CB5_dffs[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1] at FF_X37_Y3_N40
--register power-up is low

CB5_dffs[1] = AMPP_FUNCTION(A1L9, CB5L6, CB5_dffs[2], !W1_reset_all, !X1_ram_shift_load);


--FB1_counter_reg_bit[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_89i:auto_generated|counter_reg_bit[0] at FF_X13_Y2_N1
--register power-up is low

FB1_counter_reg_bit[0] = AMPP_FUNCTION(A1L9, FB1_counter_comb_bita0, D1L431, !X1_offload_shift_ena, FB1_cout_actual);


--FB1_counter_reg_bit[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_89i:auto_generated|counter_reg_bit[6] at FF_X13_Y2_N19
--register power-up is low

FB1_counter_reg_bit[6] = AMPP_FUNCTION(A1L9, FB1_counter_comb_bita6, D1L431, !X1_offload_shift_ena, FB1_cout_actual);


--FB1_counter_reg_bit[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_89i:auto_generated|counter_reg_bit[5] at FF_X13_Y2_N17
--register power-up is low

FB1_counter_reg_bit[5] = AMPP_FUNCTION(A1L9, FB1_counter_comb_bita5, D1L431, !X1_offload_shift_ena, FB1_cout_actual);


--FB1_counter_reg_bit[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_89i:auto_generated|counter_reg_bit[4] at FF_X13_Y2_N14
--register power-up is low

FB1_counter_reg_bit[4] = AMPP_FUNCTION(A1L9, FB1_counter_comb_bita4, D1L431, !X1_offload_shift_ena, FB1_cout_actual);


--FB1_counter_reg_bit[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_89i:auto_generated|counter_reg_bit[3] at FF_X13_Y2_N10
--register power-up is low

FB1_counter_reg_bit[3] = AMPP_FUNCTION(A1L9, FB1_counter_comb_bita3, D1L431, !X1_offload_shift_ena, FB1_cout_actual);


--FB1_counter_reg_bit[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_89i:auto_generated|counter_reg_bit[2] at FF_X13_Y2_N7
--register power-up is low

FB1_counter_reg_bit[2] = AMPP_FUNCTION(A1L9, FB1_counter_comb_bita2, D1L431, !X1_offload_shift_ena, FB1_cout_actual);


--FB1_counter_reg_bit[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_89i:auto_generated|counter_reg_bit[1] at FF_X13_Y2_N5
--register power-up is low

FB1_counter_reg_bit[1] = AMPP_FUNCTION(A1L9, FB1_counter_comb_bita1, D1L431, !X1_offload_shift_ena, FB1_cout_actual);


--HB1_counter_reg_bit[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_7vi:auto_generated|counter_reg_bit[0] at FF_X30_Y2_N1
--register power-up is low

HB1_counter_reg_bit[0] = AMPP_FUNCTION(A1L9, HB1_counter_comb_bita0, X1_acq_buf_read_reset, X1_read_pointer_counter_clk_ena);


--HB1_counter_reg_bit[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_7vi:auto_generated|counter_reg_bit[1] at FF_X30_Y2_N4
--register power-up is low

HB1_counter_reg_bit[1] = AMPP_FUNCTION(A1L9, HB1_counter_comb_bita1, X1_acq_buf_read_reset, X1_read_pointer_counter_clk_ena);


--HB1_counter_reg_bit[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_7vi:auto_generated|counter_reg_bit[2] at FF_X30_Y2_N7
--register power-up is low

HB1_counter_reg_bit[2] = AMPP_FUNCTION(A1L9, HB1_counter_comb_bita2, X1_acq_buf_read_reset, X1_read_pointer_counter_clk_ena);


--HB1_counter_reg_bit[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_7vi:auto_generated|counter_reg_bit[3] at FF_X30_Y2_N10
--register power-up is low

HB1_counter_reg_bit[3] = AMPP_FUNCTION(A1L9, HB1_counter_comb_bita3, X1_acq_buf_read_reset, X1_read_pointer_counter_clk_ena);


--HB1_counter_reg_bit[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_7vi:auto_generated|counter_reg_bit[4] at FF_X30_Y2_N13
--register power-up is low

HB1_counter_reg_bit[4] = AMPP_FUNCTION(A1L9, HB1_counter_comb_bita4, X1_acq_buf_read_reset, X1_read_pointer_counter_clk_ena);


--HB1_counter_reg_bit[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_7vi:auto_generated|counter_reg_bit[5] at FF_X30_Y2_N16
--register power-up is low

HB1_counter_reg_bit[5] = AMPP_FUNCTION(A1L9, HB1_counter_comb_bita5, X1_acq_buf_read_reset, X1_read_pointer_counter_clk_ena);


--HB1_counter_reg_bit[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_7vi:auto_generated|counter_reg_bit[6] at FF_X30_Y2_N20
--register power-up is low

HB1_counter_reg_bit[6] = AMPP_FUNCTION(A1L9, HB1_counter_comb_bita6, X1_acq_buf_read_reset, X1_read_pointer_counter_clk_ena);


--HB1_counter_reg_bit[7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_7vi:auto_generated|counter_reg_bit[7] at FF_X30_Y2_N22
--register power-up is low

HB1_counter_reg_bit[7] = AMPP_FUNCTION(A1L9, HB1_counter_comb_bita7, X1_acq_buf_read_reset, X1_read_pointer_counter_clk_ena);


--CB5_dffs[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2] at FF_X37_Y3_N31
--register power-up is low

CB5_dffs[2] = AMPP_FUNCTION(A1L9, CB5L8, CB5_dffs[3], !W1_reset_all, !X1_ram_shift_load);


--FB1_counter_comb_bita0 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_89i:auto_generated|counter_comb_bita0 at LABCELL_X13_Y2_N0
FB1_counter_comb_bita0 = AMPP_FUNCTION(!FB1_counter_reg_bit[0]);

--FB1L4 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_89i:auto_generated|counter_comb_bita0~COUT at LABCELL_X13_Y2_N0
FB1L4 = AMPP_FUNCTION(!FB1_counter_reg_bit[0]);


--FB1L28 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_89i:auto_generated|counter_comb_bita6~1 at LABCELL_X13_Y2_N21
FB1L28 = AMPP_FUNCTION(FB1L32);


--FB1_counter_comb_bita6 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_89i:auto_generated|counter_comb_bita6 at LABCELL_X13_Y2_N18
FB1_counter_comb_bita6 = AMPP_FUNCTION(!FB1_counter_reg_bit[6], FB1L24);

--FB1L32 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_89i:auto_generated|counter_comb_bita6~COUT at LABCELL_X13_Y2_N18
FB1L32 = AMPP_FUNCTION(!FB1_counter_reg_bit[6], FB1L24);


--FB1_counter_comb_bita5 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_89i:auto_generated|counter_comb_bita5 at LABCELL_X13_Y2_N15
FB1_counter_comb_bita5 = AMPP_FUNCTION(!FB1_counter_reg_bit[5], FB1L20);

--FB1L24 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_89i:auto_generated|counter_comb_bita5~COUT at LABCELL_X13_Y2_N15
FB1L24 = AMPP_FUNCTION(!FB1_counter_reg_bit[5], FB1L20);


--FB1_counter_comb_bita4 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_89i:auto_generated|counter_comb_bita4 at LABCELL_X13_Y2_N12
FB1_counter_comb_bita4 = AMPP_FUNCTION(!FB1_counter_reg_bit[4], FB1L16);

--FB1L20 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_89i:auto_generated|counter_comb_bita4~COUT at LABCELL_X13_Y2_N12
FB1L20 = AMPP_FUNCTION(!FB1_counter_reg_bit[4], FB1L16);


--FB1_counter_comb_bita3 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_89i:auto_generated|counter_comb_bita3 at LABCELL_X13_Y2_N9
FB1_counter_comb_bita3 = AMPP_FUNCTION(!FB1_counter_reg_bit[3], FB1L12);

--FB1L16 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_89i:auto_generated|counter_comb_bita3~COUT at LABCELL_X13_Y2_N9
FB1L16 = AMPP_FUNCTION(!FB1_counter_reg_bit[3], FB1L12);


--FB1_counter_comb_bita2 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_89i:auto_generated|counter_comb_bita2 at LABCELL_X13_Y2_N6
FB1_counter_comb_bita2 = AMPP_FUNCTION(!FB1_counter_reg_bit[2], FB1L8);

--FB1L12 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_89i:auto_generated|counter_comb_bita2~COUT at LABCELL_X13_Y2_N6
FB1L12 = AMPP_FUNCTION(!FB1_counter_reg_bit[2], FB1L8);


--FB1_counter_comb_bita1 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_89i:auto_generated|counter_comb_bita1 at LABCELL_X13_Y2_N3
FB1_counter_comb_bita1 = AMPP_FUNCTION(!FB1_counter_reg_bit[1], FB1L4);

--FB1L8 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_89i:auto_generated|counter_comb_bita1~COUT at LABCELL_X13_Y2_N3
FB1L8 = AMPP_FUNCTION(!FB1_counter_reg_bit[1], FB1L4);


--HB1_counter_comb_bita0 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_7vi:auto_generated|counter_comb_bita0 at LABCELL_X30_Y2_N0
HB1_counter_comb_bita0 = AMPP_FUNCTION(!HB1_counter_reg_bit[0]);

--HB1L3 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_7vi:auto_generated|counter_comb_bita0~COUT at LABCELL_X30_Y2_N0
HB1L3 = AMPP_FUNCTION(!HB1_counter_reg_bit[0]);


--HB1_counter_comb_bita1 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_7vi:auto_generated|counter_comb_bita1 at LABCELL_X30_Y2_N3
HB1_counter_comb_bita1 = AMPP_FUNCTION(!HB1_counter_reg_bit[1], HB1L3);

--HB1L7 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_7vi:auto_generated|counter_comb_bita1~COUT at LABCELL_X30_Y2_N3
HB1L7 = AMPP_FUNCTION(!HB1_counter_reg_bit[1], HB1L3);


--HB1_counter_comb_bita2 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_7vi:auto_generated|counter_comb_bita2 at LABCELL_X30_Y2_N6
HB1_counter_comb_bita2 = AMPP_FUNCTION(!HB1_counter_reg_bit[2], HB1L7);

--HB1L11 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_7vi:auto_generated|counter_comb_bita2~COUT at LABCELL_X30_Y2_N6
HB1L11 = AMPP_FUNCTION(!HB1_counter_reg_bit[2], HB1L7);


--HB1_counter_comb_bita3 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_7vi:auto_generated|counter_comb_bita3 at LABCELL_X30_Y2_N9
HB1_counter_comb_bita3 = AMPP_FUNCTION(!HB1_counter_reg_bit[3], HB1L11);

--HB1L15 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_7vi:auto_generated|counter_comb_bita3~COUT at LABCELL_X30_Y2_N9
HB1L15 = AMPP_FUNCTION(!HB1_counter_reg_bit[3], HB1L11);


--HB1_counter_comb_bita4 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_7vi:auto_generated|counter_comb_bita4 at LABCELL_X30_Y2_N12
HB1_counter_comb_bita4 = AMPP_FUNCTION(!HB1_counter_reg_bit[4], HB1L15);

--HB1L19 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_7vi:auto_generated|counter_comb_bita4~COUT at LABCELL_X30_Y2_N12
HB1L19 = AMPP_FUNCTION(!HB1_counter_reg_bit[4], HB1L15);


--HB1_counter_comb_bita5 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_7vi:auto_generated|counter_comb_bita5 at LABCELL_X30_Y2_N15
HB1_counter_comb_bita5 = AMPP_FUNCTION(!HB1_counter_reg_bit[5], HB1L19);

--HB1L23 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_7vi:auto_generated|counter_comb_bita5~COUT at LABCELL_X30_Y2_N15
HB1L23 = AMPP_FUNCTION(!HB1_counter_reg_bit[5], HB1L19);


--HB1_counter_comb_bita6 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_7vi:auto_generated|counter_comb_bita6 at LABCELL_X30_Y2_N18
HB1_counter_comb_bita6 = AMPP_FUNCTION(!HB1_counter_reg_bit[6], HB1L23);

--HB1L27 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_7vi:auto_generated|counter_comb_bita6~COUT at LABCELL_X30_Y2_N18
HB1L27 = AMPP_FUNCTION(!HB1_counter_reg_bit[6], HB1L23);


--HB1_counter_comb_bita7 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_7vi:auto_generated|counter_comb_bita7 at LABCELL_X30_Y2_N21
HB1_counter_comb_bita7 = AMPP_FUNCTION(!HB1_counter_reg_bit[7], HB1L27);


--CB5_dffs[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3] at FF_X37_Y3_N34
--register power-up is low

CB5_dffs[3] = AMPP_FUNCTION(A1L9, CB5L10, CB5_dffs[4], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4] at FF_X37_Y3_N49
--register power-up is low

CB5_dffs[4] = AMPP_FUNCTION(A1L9, CB5L12, CB5_dffs[5], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5] at FF_X37_Y3_N52
--register power-up is low

CB5_dffs[5] = AMPP_FUNCTION(A1L9, CB5L14, CB5_dffs[6], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6] at FF_X37_Y3_N55
--register power-up is low

CB5_dffs[6] = AMPP_FUNCTION(A1L9, CB5L16, CB5_dffs[7], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7] at FF_X37_Y3_N58
--register power-up is low

CB5_dffs[7] = AMPP_FUNCTION(A1L9, CB5L18, CB5_dffs[8], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[8] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8] at FF_X37_Y3_N25
--register power-up is low

CB5_dffs[8] = AMPP_FUNCTION(A1L9, CB5L20, CB5_dffs[9], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[9] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9] at FF_X37_Y3_N28
--register power-up is low

CB5_dffs[9] = AMPP_FUNCTION(A1L9, CB5L22, CB5_dffs[10], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[10] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10] at FF_X37_Y3_N20
--register power-up is low

CB5_dffs[10] = AMPP_FUNCTION(A1L9, CB5L24, CB5_dffs[11], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[11] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11] at FF_X37_Y3_N22
--register power-up is low

CB5_dffs[11] = AMPP_FUNCTION(A1L9, CB5L26, CB5_dffs[12], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[12] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] at FF_X37_Y3_N1
--register power-up is low

CB5_dffs[12] = AMPP_FUNCTION(A1L9, CB5L28, CB5_dffs[13], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[13] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] at FF_X37_Y3_N4
--register power-up is low

CB5_dffs[13] = AMPP_FUNCTION(A1L9, CB5L30, CB5_dffs[14], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[14] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14] at FF_X37_Y3_N43
--register power-up is low

CB5_dffs[14] = AMPP_FUNCTION(A1L9, CB5L32, CB5_dffs[15], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[15] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15] at FF_X37_Y3_N46
--register power-up is low

CB5_dffs[15] = AMPP_FUNCTION(A1L9, CB5L34, CB5_dffs[16], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[16] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16] at FF_X37_Y3_N13
--register power-up is low

CB5_dffs[16] = AMPP_FUNCTION(A1L9, CB5L36, CB5_dffs[17], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[17] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17] at FF_X37_Y3_N16
--register power-up is low

CB5_dffs[17] = AMPP_FUNCTION(A1L9, CB5L38, CB5_dffs[18], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[18] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18] at FF_X37_Y3_N7
--register power-up is low

CB5_dffs[18] = AMPP_FUNCTION(A1L9, CB5L40, CB5_dffs[19], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[19] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19] at FF_X37_Y3_N10
--register power-up is low

CB5_dffs[19] = AMPP_FUNCTION(A1L9, CB5L42, CB5_dffs[20], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[20] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] at FF_X39_Y3_N4
--register power-up is low

CB5_dffs[20] = AMPP_FUNCTION(A1L9, CB5L44, CB5_dffs[21], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[21] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] at FF_X39_Y3_N1
--register power-up is low

CB5_dffs[21] = AMPP_FUNCTION(A1L9, CB5L46, CB5_dffs[22], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[22] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] at FF_X39_Y3_N58
--register power-up is low

CB5_dffs[22] = AMPP_FUNCTION(A1L9, CB5L48, CB5_dffs[23], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[23] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23] at FF_X39_Y3_N55
--register power-up is low

CB5_dffs[23] = AMPP_FUNCTION(A1L9, CB5L50, CB5_dffs[24], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[24] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] at FF_X39_Y3_N52
--register power-up is low

CB5_dffs[24] = AMPP_FUNCTION(A1L9, CB5L52, CB5_dffs[25], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[25] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25] at FF_X39_Y3_N49
--register power-up is low

CB5_dffs[25] = AMPP_FUNCTION(A1L9, CB5L54, CB5_dffs[26], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[26] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] at FF_X39_Y3_N10
--register power-up is low

CB5_dffs[26] = AMPP_FUNCTION(A1L9, CB5L56, CB5_dffs[27], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[27] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27] at FF_X39_Y3_N7
--register power-up is low

CB5_dffs[27] = AMPP_FUNCTION(A1L9, CB5L58, CB5_dffs[28], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[28] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28] at FF_X39_Y3_N25
--register power-up is low

CB5_dffs[28] = AMPP_FUNCTION(A1L9, CB5L60, CB5_dffs[29], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[29] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29] at FF_X39_Y3_N28
--register power-up is low

CB5_dffs[29] = AMPP_FUNCTION(A1L9, CB5L62, CB5_dffs[30], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[30] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30] at FF_X39_Y3_N43
--register power-up is low

CB5_dffs[30] = AMPP_FUNCTION(A1L9, CB5L64, CB5_dffs[31], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[31] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31] at FF_X39_Y3_N46
--register power-up is low

CB5_dffs[31] = AMPP_FUNCTION(A1L9, CB5L66, CB5_dffs[32], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[32] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32] at FF_X39_Y3_N13
--register power-up is low

CB5_dffs[32] = AMPP_FUNCTION(A1L9, CB5L68, CB5_dffs[33], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[33] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33] at FF_X39_Y3_N16
--register power-up is low

CB5_dffs[33] = AMPP_FUNCTION(A1L9, CB5L70, CB5_dffs[34], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[34] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34] at FF_X39_Y3_N19
--register power-up is low

CB5_dffs[34] = AMPP_FUNCTION(A1L9, CB5L72, CB5_dffs[35], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[35] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35] at FF_X39_Y3_N22
--register power-up is low

CB5_dffs[35] = AMPP_FUNCTION(A1L9, CB5L74, CB5_dffs[36], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[36] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36] at FF_X39_Y3_N37
--register power-up is low

CB5_dffs[36] = AMPP_FUNCTION(A1L9, CB5L76, CB5_dffs[37], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[37] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37] at FF_X39_Y3_N40
--register power-up is low

CB5_dffs[37] = AMPP_FUNCTION(A1L9, CB5L78, CB5_dffs[38], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[38] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38] at FF_X39_Y3_N31
--register power-up is low

CB5_dffs[38] = AMPP_FUNCTION(A1L9, CB5L80, CB5_dffs[39], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[39] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39] at FF_X39_Y3_N34
--register power-up is low

CB5_dffs[39] = AMPP_FUNCTION(A1L9, CB5L82, CB5_dffs[40], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[40] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40] at FF_X39_Y2_N49
--register power-up is low

CB5_dffs[40] = AMPP_FUNCTION(A1L9, CB5L84, CB5_dffs[41], !W1_reset_all, !X1_ram_shift_load);


--SB1_ram_block1a40 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a40 at M10K_X38_Y2_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 256, Port A Width: 40, Port B Depth: 256, Port B Width: 40
--Port A Logical Depth: 256, Port A Logical Width: 74, Port B Logical Depth: 256, Port B Logical Width: 74
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
SB1_ram_block1a40 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][40], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][41], W1_acq_data_in_pipe_reg[3][42], W1_acq_data_in_pipe_reg[3][43], W1_acq_data_in_pipe_reg[3][44], W1_acq_data_in_pipe_reg[3][45], W1_acq_data_in_pipe_reg[3][46], W1_acq_data_in_pipe_reg[3][47], W1_acq_data_in_pipe_reg[3][48], W1_acq_data_in_pipe_reg[3][49], W1_acq_data_in_pipe_reg[3][50], W1_acq_data_in_pipe_reg[3][51], W1_acq_data_in_pipe_reg[3][52], W1_acq_data_in_pipe_reg[3][53], W1_acq_data_in_pipe_reg[3][54], W1_acq_data_in_pipe_reg[3][55], W1_acq_data_in_pipe_reg[3][56], W1_acq_data_in_pipe_reg[3][57], W1_acq_data_in_pipe_reg[3][58], W1_acq_data_in_pipe_reg[3][59], W1_acq_data_in_pipe_reg[3][60], W1_acq_data_in_pipe_reg[3][61], W1_acq_data_in_pipe_reg[3][62], W1_acq_data_in_pipe_reg[3][63], W1_acq_data_in_pipe_reg[3][64], W1_acq_data_in_pipe_reg[3][65], W1_acq_data_in_pipe_reg[3][66], W1_acq_data_in_pipe_reg[3][67], W1_acq_data_in_pipe_reg[3][68], W1_acq_data_in_pipe_reg[3][69], W1_acq_data_in_pipe_reg[3][70], W1_acq_data_in_pipe_reg[3][71], W1_acq_data_in_pipe_reg[3][72], W1_acq_data_in_pipe_reg[3][73]);

--SB1_ram_block1a73 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a73 at M10K_X38_Y2_N0
SB1_ram_block1a73 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][40], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][41], W1_acq_data_in_pipe_reg[3][42], W1_acq_data_in_pipe_reg[3][43], W1_acq_data_in_pipe_reg[3][44], W1_acq_data_in_pipe_reg[3][45], W1_acq_data_in_pipe_reg[3][46], W1_acq_data_in_pipe_reg[3][47], W1_acq_data_in_pipe_reg[3][48], W1_acq_data_in_pipe_reg[3][49], W1_acq_data_in_pipe_reg[3][50], W1_acq_data_in_pipe_reg[3][51], W1_acq_data_in_pipe_reg[3][52], W1_acq_data_in_pipe_reg[3][53], W1_acq_data_in_pipe_reg[3][54], W1_acq_data_in_pipe_reg[3][55], W1_acq_data_in_pipe_reg[3][56], W1_acq_data_in_pipe_reg[3][57], W1_acq_data_in_pipe_reg[3][58], W1_acq_data_in_pipe_reg[3][59], W1_acq_data_in_pipe_reg[3][60], W1_acq_data_in_pipe_reg[3][61], W1_acq_data_in_pipe_reg[3][62], W1_acq_data_in_pipe_reg[3][63], W1_acq_data_in_pipe_reg[3][64], W1_acq_data_in_pipe_reg[3][65], W1_acq_data_in_pipe_reg[3][66], W1_acq_data_in_pipe_reg[3][67], W1_acq_data_in_pipe_reg[3][68], W1_acq_data_in_pipe_reg[3][69], W1_acq_data_in_pipe_reg[3][70], W1_acq_data_in_pipe_reg[3][71], W1_acq_data_in_pipe_reg[3][72], W1_acq_data_in_pipe_reg[3][73]);

--SB1_ram_block1a72 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a72 at M10K_X38_Y2_N0
SB1_ram_block1a72 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][40], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][41], W1_acq_data_in_pipe_reg[3][42], W1_acq_data_in_pipe_reg[3][43], W1_acq_data_in_pipe_reg[3][44], W1_acq_data_in_pipe_reg[3][45], W1_acq_data_in_pipe_reg[3][46], W1_acq_data_in_pipe_reg[3][47], W1_acq_data_in_pipe_reg[3][48], W1_acq_data_in_pipe_reg[3][49], W1_acq_data_in_pipe_reg[3][50], W1_acq_data_in_pipe_reg[3][51], W1_acq_data_in_pipe_reg[3][52], W1_acq_data_in_pipe_reg[3][53], W1_acq_data_in_pipe_reg[3][54], W1_acq_data_in_pipe_reg[3][55], W1_acq_data_in_pipe_reg[3][56], W1_acq_data_in_pipe_reg[3][57], W1_acq_data_in_pipe_reg[3][58], W1_acq_data_in_pipe_reg[3][59], W1_acq_data_in_pipe_reg[3][60], W1_acq_data_in_pipe_reg[3][61], W1_acq_data_in_pipe_reg[3][62], W1_acq_data_in_pipe_reg[3][63], W1_acq_data_in_pipe_reg[3][64], W1_acq_data_in_pipe_reg[3][65], W1_acq_data_in_pipe_reg[3][66], W1_acq_data_in_pipe_reg[3][67], W1_acq_data_in_pipe_reg[3][68], W1_acq_data_in_pipe_reg[3][69], W1_acq_data_in_pipe_reg[3][70], W1_acq_data_in_pipe_reg[3][71], W1_acq_data_in_pipe_reg[3][72], W1_acq_data_in_pipe_reg[3][73]);

--SB1_ram_block1a71 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a71 at M10K_X38_Y2_N0
SB1_ram_block1a71 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][40], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][41], W1_acq_data_in_pipe_reg[3][42], W1_acq_data_in_pipe_reg[3][43], W1_acq_data_in_pipe_reg[3][44], W1_acq_data_in_pipe_reg[3][45], W1_acq_data_in_pipe_reg[3][46], W1_acq_data_in_pipe_reg[3][47], W1_acq_data_in_pipe_reg[3][48], W1_acq_data_in_pipe_reg[3][49], W1_acq_data_in_pipe_reg[3][50], W1_acq_data_in_pipe_reg[3][51], W1_acq_data_in_pipe_reg[3][52], W1_acq_data_in_pipe_reg[3][53], W1_acq_data_in_pipe_reg[3][54], W1_acq_data_in_pipe_reg[3][55], W1_acq_data_in_pipe_reg[3][56], W1_acq_data_in_pipe_reg[3][57], W1_acq_data_in_pipe_reg[3][58], W1_acq_data_in_pipe_reg[3][59], W1_acq_data_in_pipe_reg[3][60], W1_acq_data_in_pipe_reg[3][61], W1_acq_data_in_pipe_reg[3][62], W1_acq_data_in_pipe_reg[3][63], W1_acq_data_in_pipe_reg[3][64], W1_acq_data_in_pipe_reg[3][65], W1_acq_data_in_pipe_reg[3][66], W1_acq_data_in_pipe_reg[3][67], W1_acq_data_in_pipe_reg[3][68], W1_acq_data_in_pipe_reg[3][69], W1_acq_data_in_pipe_reg[3][70], W1_acq_data_in_pipe_reg[3][71], W1_acq_data_in_pipe_reg[3][72], W1_acq_data_in_pipe_reg[3][73]);

--SB1_ram_block1a70 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a70 at M10K_X38_Y2_N0
SB1_ram_block1a70 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][40], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][41], W1_acq_data_in_pipe_reg[3][42], W1_acq_data_in_pipe_reg[3][43], W1_acq_data_in_pipe_reg[3][44], W1_acq_data_in_pipe_reg[3][45], W1_acq_data_in_pipe_reg[3][46], W1_acq_data_in_pipe_reg[3][47], W1_acq_data_in_pipe_reg[3][48], W1_acq_data_in_pipe_reg[3][49], W1_acq_data_in_pipe_reg[3][50], W1_acq_data_in_pipe_reg[3][51], W1_acq_data_in_pipe_reg[3][52], W1_acq_data_in_pipe_reg[3][53], W1_acq_data_in_pipe_reg[3][54], W1_acq_data_in_pipe_reg[3][55], W1_acq_data_in_pipe_reg[3][56], W1_acq_data_in_pipe_reg[3][57], W1_acq_data_in_pipe_reg[3][58], W1_acq_data_in_pipe_reg[3][59], W1_acq_data_in_pipe_reg[3][60], W1_acq_data_in_pipe_reg[3][61], W1_acq_data_in_pipe_reg[3][62], W1_acq_data_in_pipe_reg[3][63], W1_acq_data_in_pipe_reg[3][64], W1_acq_data_in_pipe_reg[3][65], W1_acq_data_in_pipe_reg[3][66], W1_acq_data_in_pipe_reg[3][67], W1_acq_data_in_pipe_reg[3][68], W1_acq_data_in_pipe_reg[3][69], W1_acq_data_in_pipe_reg[3][70], W1_acq_data_in_pipe_reg[3][71], W1_acq_data_in_pipe_reg[3][72], W1_acq_data_in_pipe_reg[3][73]);

--SB1_ram_block1a69 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a69 at M10K_X38_Y2_N0
SB1_ram_block1a69 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][40], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][41], W1_acq_data_in_pipe_reg[3][42], W1_acq_data_in_pipe_reg[3][43], W1_acq_data_in_pipe_reg[3][44], W1_acq_data_in_pipe_reg[3][45], W1_acq_data_in_pipe_reg[3][46], W1_acq_data_in_pipe_reg[3][47], W1_acq_data_in_pipe_reg[3][48], W1_acq_data_in_pipe_reg[3][49], W1_acq_data_in_pipe_reg[3][50], W1_acq_data_in_pipe_reg[3][51], W1_acq_data_in_pipe_reg[3][52], W1_acq_data_in_pipe_reg[3][53], W1_acq_data_in_pipe_reg[3][54], W1_acq_data_in_pipe_reg[3][55], W1_acq_data_in_pipe_reg[3][56], W1_acq_data_in_pipe_reg[3][57], W1_acq_data_in_pipe_reg[3][58], W1_acq_data_in_pipe_reg[3][59], W1_acq_data_in_pipe_reg[3][60], W1_acq_data_in_pipe_reg[3][61], W1_acq_data_in_pipe_reg[3][62], W1_acq_data_in_pipe_reg[3][63], W1_acq_data_in_pipe_reg[3][64], W1_acq_data_in_pipe_reg[3][65], W1_acq_data_in_pipe_reg[3][66], W1_acq_data_in_pipe_reg[3][67], W1_acq_data_in_pipe_reg[3][68], W1_acq_data_in_pipe_reg[3][69], W1_acq_data_in_pipe_reg[3][70], W1_acq_data_in_pipe_reg[3][71], W1_acq_data_in_pipe_reg[3][72], W1_acq_data_in_pipe_reg[3][73]);

--SB1_ram_block1a68 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a68 at M10K_X38_Y2_N0
SB1_ram_block1a68 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][40], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][41], W1_acq_data_in_pipe_reg[3][42], W1_acq_data_in_pipe_reg[3][43], W1_acq_data_in_pipe_reg[3][44], W1_acq_data_in_pipe_reg[3][45], W1_acq_data_in_pipe_reg[3][46], W1_acq_data_in_pipe_reg[3][47], W1_acq_data_in_pipe_reg[3][48], W1_acq_data_in_pipe_reg[3][49], W1_acq_data_in_pipe_reg[3][50], W1_acq_data_in_pipe_reg[3][51], W1_acq_data_in_pipe_reg[3][52], W1_acq_data_in_pipe_reg[3][53], W1_acq_data_in_pipe_reg[3][54], W1_acq_data_in_pipe_reg[3][55], W1_acq_data_in_pipe_reg[3][56], W1_acq_data_in_pipe_reg[3][57], W1_acq_data_in_pipe_reg[3][58], W1_acq_data_in_pipe_reg[3][59], W1_acq_data_in_pipe_reg[3][60], W1_acq_data_in_pipe_reg[3][61], W1_acq_data_in_pipe_reg[3][62], W1_acq_data_in_pipe_reg[3][63], W1_acq_data_in_pipe_reg[3][64], W1_acq_data_in_pipe_reg[3][65], W1_acq_data_in_pipe_reg[3][66], W1_acq_data_in_pipe_reg[3][67], W1_acq_data_in_pipe_reg[3][68], W1_acq_data_in_pipe_reg[3][69], W1_acq_data_in_pipe_reg[3][70], W1_acq_data_in_pipe_reg[3][71], W1_acq_data_in_pipe_reg[3][72], W1_acq_data_in_pipe_reg[3][73]);

--SB1_ram_block1a67 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a67 at M10K_X38_Y2_N0
SB1_ram_block1a67 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][40], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][41], W1_acq_data_in_pipe_reg[3][42], W1_acq_data_in_pipe_reg[3][43], W1_acq_data_in_pipe_reg[3][44], W1_acq_data_in_pipe_reg[3][45], W1_acq_data_in_pipe_reg[3][46], W1_acq_data_in_pipe_reg[3][47], W1_acq_data_in_pipe_reg[3][48], W1_acq_data_in_pipe_reg[3][49], W1_acq_data_in_pipe_reg[3][50], W1_acq_data_in_pipe_reg[3][51], W1_acq_data_in_pipe_reg[3][52], W1_acq_data_in_pipe_reg[3][53], W1_acq_data_in_pipe_reg[3][54], W1_acq_data_in_pipe_reg[3][55], W1_acq_data_in_pipe_reg[3][56], W1_acq_data_in_pipe_reg[3][57], W1_acq_data_in_pipe_reg[3][58], W1_acq_data_in_pipe_reg[3][59], W1_acq_data_in_pipe_reg[3][60], W1_acq_data_in_pipe_reg[3][61], W1_acq_data_in_pipe_reg[3][62], W1_acq_data_in_pipe_reg[3][63], W1_acq_data_in_pipe_reg[3][64], W1_acq_data_in_pipe_reg[3][65], W1_acq_data_in_pipe_reg[3][66], W1_acq_data_in_pipe_reg[3][67], W1_acq_data_in_pipe_reg[3][68], W1_acq_data_in_pipe_reg[3][69], W1_acq_data_in_pipe_reg[3][70], W1_acq_data_in_pipe_reg[3][71], W1_acq_data_in_pipe_reg[3][72], W1_acq_data_in_pipe_reg[3][73]);

--SB1_ram_block1a66 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a66 at M10K_X38_Y2_N0
SB1_ram_block1a66 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][40], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][41], W1_acq_data_in_pipe_reg[3][42], W1_acq_data_in_pipe_reg[3][43], W1_acq_data_in_pipe_reg[3][44], W1_acq_data_in_pipe_reg[3][45], W1_acq_data_in_pipe_reg[3][46], W1_acq_data_in_pipe_reg[3][47], W1_acq_data_in_pipe_reg[3][48], W1_acq_data_in_pipe_reg[3][49], W1_acq_data_in_pipe_reg[3][50], W1_acq_data_in_pipe_reg[3][51], W1_acq_data_in_pipe_reg[3][52], W1_acq_data_in_pipe_reg[3][53], W1_acq_data_in_pipe_reg[3][54], W1_acq_data_in_pipe_reg[3][55], W1_acq_data_in_pipe_reg[3][56], W1_acq_data_in_pipe_reg[3][57], W1_acq_data_in_pipe_reg[3][58], W1_acq_data_in_pipe_reg[3][59], W1_acq_data_in_pipe_reg[3][60], W1_acq_data_in_pipe_reg[3][61], W1_acq_data_in_pipe_reg[3][62], W1_acq_data_in_pipe_reg[3][63], W1_acq_data_in_pipe_reg[3][64], W1_acq_data_in_pipe_reg[3][65], W1_acq_data_in_pipe_reg[3][66], W1_acq_data_in_pipe_reg[3][67], W1_acq_data_in_pipe_reg[3][68], W1_acq_data_in_pipe_reg[3][69], W1_acq_data_in_pipe_reg[3][70], W1_acq_data_in_pipe_reg[3][71], W1_acq_data_in_pipe_reg[3][72], W1_acq_data_in_pipe_reg[3][73]);

--SB1_ram_block1a65 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a65 at M10K_X38_Y2_N0
SB1_ram_block1a65 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][40], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][41], W1_acq_data_in_pipe_reg[3][42], W1_acq_data_in_pipe_reg[3][43], W1_acq_data_in_pipe_reg[3][44], W1_acq_data_in_pipe_reg[3][45], W1_acq_data_in_pipe_reg[3][46], W1_acq_data_in_pipe_reg[3][47], W1_acq_data_in_pipe_reg[3][48], W1_acq_data_in_pipe_reg[3][49], W1_acq_data_in_pipe_reg[3][50], W1_acq_data_in_pipe_reg[3][51], W1_acq_data_in_pipe_reg[3][52], W1_acq_data_in_pipe_reg[3][53], W1_acq_data_in_pipe_reg[3][54], W1_acq_data_in_pipe_reg[3][55], W1_acq_data_in_pipe_reg[3][56], W1_acq_data_in_pipe_reg[3][57], W1_acq_data_in_pipe_reg[3][58], W1_acq_data_in_pipe_reg[3][59], W1_acq_data_in_pipe_reg[3][60], W1_acq_data_in_pipe_reg[3][61], W1_acq_data_in_pipe_reg[3][62], W1_acq_data_in_pipe_reg[3][63], W1_acq_data_in_pipe_reg[3][64], W1_acq_data_in_pipe_reg[3][65], W1_acq_data_in_pipe_reg[3][66], W1_acq_data_in_pipe_reg[3][67], W1_acq_data_in_pipe_reg[3][68], W1_acq_data_in_pipe_reg[3][69], W1_acq_data_in_pipe_reg[3][70], W1_acq_data_in_pipe_reg[3][71], W1_acq_data_in_pipe_reg[3][72], W1_acq_data_in_pipe_reg[3][73]);

--SB1_ram_block1a64 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a64 at M10K_X38_Y2_N0
SB1_ram_block1a64 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][40], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][41], W1_acq_data_in_pipe_reg[3][42], W1_acq_data_in_pipe_reg[3][43], W1_acq_data_in_pipe_reg[3][44], W1_acq_data_in_pipe_reg[3][45], W1_acq_data_in_pipe_reg[3][46], W1_acq_data_in_pipe_reg[3][47], W1_acq_data_in_pipe_reg[3][48], W1_acq_data_in_pipe_reg[3][49], W1_acq_data_in_pipe_reg[3][50], W1_acq_data_in_pipe_reg[3][51], W1_acq_data_in_pipe_reg[3][52], W1_acq_data_in_pipe_reg[3][53], W1_acq_data_in_pipe_reg[3][54], W1_acq_data_in_pipe_reg[3][55], W1_acq_data_in_pipe_reg[3][56], W1_acq_data_in_pipe_reg[3][57], W1_acq_data_in_pipe_reg[3][58], W1_acq_data_in_pipe_reg[3][59], W1_acq_data_in_pipe_reg[3][60], W1_acq_data_in_pipe_reg[3][61], W1_acq_data_in_pipe_reg[3][62], W1_acq_data_in_pipe_reg[3][63], W1_acq_data_in_pipe_reg[3][64], W1_acq_data_in_pipe_reg[3][65], W1_acq_data_in_pipe_reg[3][66], W1_acq_data_in_pipe_reg[3][67], W1_acq_data_in_pipe_reg[3][68], W1_acq_data_in_pipe_reg[3][69], W1_acq_data_in_pipe_reg[3][70], W1_acq_data_in_pipe_reg[3][71], W1_acq_data_in_pipe_reg[3][72], W1_acq_data_in_pipe_reg[3][73]);

--SB1_ram_block1a63 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a63 at M10K_X38_Y2_N0
SB1_ram_block1a63 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][40], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][41], W1_acq_data_in_pipe_reg[3][42], W1_acq_data_in_pipe_reg[3][43], W1_acq_data_in_pipe_reg[3][44], W1_acq_data_in_pipe_reg[3][45], W1_acq_data_in_pipe_reg[3][46], W1_acq_data_in_pipe_reg[3][47], W1_acq_data_in_pipe_reg[3][48], W1_acq_data_in_pipe_reg[3][49], W1_acq_data_in_pipe_reg[3][50], W1_acq_data_in_pipe_reg[3][51], W1_acq_data_in_pipe_reg[3][52], W1_acq_data_in_pipe_reg[3][53], W1_acq_data_in_pipe_reg[3][54], W1_acq_data_in_pipe_reg[3][55], W1_acq_data_in_pipe_reg[3][56], W1_acq_data_in_pipe_reg[3][57], W1_acq_data_in_pipe_reg[3][58], W1_acq_data_in_pipe_reg[3][59], W1_acq_data_in_pipe_reg[3][60], W1_acq_data_in_pipe_reg[3][61], W1_acq_data_in_pipe_reg[3][62], W1_acq_data_in_pipe_reg[3][63], W1_acq_data_in_pipe_reg[3][64], W1_acq_data_in_pipe_reg[3][65], W1_acq_data_in_pipe_reg[3][66], W1_acq_data_in_pipe_reg[3][67], W1_acq_data_in_pipe_reg[3][68], W1_acq_data_in_pipe_reg[3][69], W1_acq_data_in_pipe_reg[3][70], W1_acq_data_in_pipe_reg[3][71], W1_acq_data_in_pipe_reg[3][72], W1_acq_data_in_pipe_reg[3][73]);

--SB1_ram_block1a62 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a62 at M10K_X38_Y2_N0
SB1_ram_block1a62 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][40], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][41], W1_acq_data_in_pipe_reg[3][42], W1_acq_data_in_pipe_reg[3][43], W1_acq_data_in_pipe_reg[3][44], W1_acq_data_in_pipe_reg[3][45], W1_acq_data_in_pipe_reg[3][46], W1_acq_data_in_pipe_reg[3][47], W1_acq_data_in_pipe_reg[3][48], W1_acq_data_in_pipe_reg[3][49], W1_acq_data_in_pipe_reg[3][50], W1_acq_data_in_pipe_reg[3][51], W1_acq_data_in_pipe_reg[3][52], W1_acq_data_in_pipe_reg[3][53], W1_acq_data_in_pipe_reg[3][54], W1_acq_data_in_pipe_reg[3][55], W1_acq_data_in_pipe_reg[3][56], W1_acq_data_in_pipe_reg[3][57], W1_acq_data_in_pipe_reg[3][58], W1_acq_data_in_pipe_reg[3][59], W1_acq_data_in_pipe_reg[3][60], W1_acq_data_in_pipe_reg[3][61], W1_acq_data_in_pipe_reg[3][62], W1_acq_data_in_pipe_reg[3][63], W1_acq_data_in_pipe_reg[3][64], W1_acq_data_in_pipe_reg[3][65], W1_acq_data_in_pipe_reg[3][66], W1_acq_data_in_pipe_reg[3][67], W1_acq_data_in_pipe_reg[3][68], W1_acq_data_in_pipe_reg[3][69], W1_acq_data_in_pipe_reg[3][70], W1_acq_data_in_pipe_reg[3][71], W1_acq_data_in_pipe_reg[3][72], W1_acq_data_in_pipe_reg[3][73]);

--SB1_ram_block1a61 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a61 at M10K_X38_Y2_N0
SB1_ram_block1a61 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][40], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][41], W1_acq_data_in_pipe_reg[3][42], W1_acq_data_in_pipe_reg[3][43], W1_acq_data_in_pipe_reg[3][44], W1_acq_data_in_pipe_reg[3][45], W1_acq_data_in_pipe_reg[3][46], W1_acq_data_in_pipe_reg[3][47], W1_acq_data_in_pipe_reg[3][48], W1_acq_data_in_pipe_reg[3][49], W1_acq_data_in_pipe_reg[3][50], W1_acq_data_in_pipe_reg[3][51], W1_acq_data_in_pipe_reg[3][52], W1_acq_data_in_pipe_reg[3][53], W1_acq_data_in_pipe_reg[3][54], W1_acq_data_in_pipe_reg[3][55], W1_acq_data_in_pipe_reg[3][56], W1_acq_data_in_pipe_reg[3][57], W1_acq_data_in_pipe_reg[3][58], W1_acq_data_in_pipe_reg[3][59], W1_acq_data_in_pipe_reg[3][60], W1_acq_data_in_pipe_reg[3][61], W1_acq_data_in_pipe_reg[3][62], W1_acq_data_in_pipe_reg[3][63], W1_acq_data_in_pipe_reg[3][64], W1_acq_data_in_pipe_reg[3][65], W1_acq_data_in_pipe_reg[3][66], W1_acq_data_in_pipe_reg[3][67], W1_acq_data_in_pipe_reg[3][68], W1_acq_data_in_pipe_reg[3][69], W1_acq_data_in_pipe_reg[3][70], W1_acq_data_in_pipe_reg[3][71], W1_acq_data_in_pipe_reg[3][72], W1_acq_data_in_pipe_reg[3][73]);

--SB1_ram_block1a60 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a60 at M10K_X38_Y2_N0
SB1_ram_block1a60 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][40], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][41], W1_acq_data_in_pipe_reg[3][42], W1_acq_data_in_pipe_reg[3][43], W1_acq_data_in_pipe_reg[3][44], W1_acq_data_in_pipe_reg[3][45], W1_acq_data_in_pipe_reg[3][46], W1_acq_data_in_pipe_reg[3][47], W1_acq_data_in_pipe_reg[3][48], W1_acq_data_in_pipe_reg[3][49], W1_acq_data_in_pipe_reg[3][50], W1_acq_data_in_pipe_reg[3][51], W1_acq_data_in_pipe_reg[3][52], W1_acq_data_in_pipe_reg[3][53], W1_acq_data_in_pipe_reg[3][54], W1_acq_data_in_pipe_reg[3][55], W1_acq_data_in_pipe_reg[3][56], W1_acq_data_in_pipe_reg[3][57], W1_acq_data_in_pipe_reg[3][58], W1_acq_data_in_pipe_reg[3][59], W1_acq_data_in_pipe_reg[3][60], W1_acq_data_in_pipe_reg[3][61], W1_acq_data_in_pipe_reg[3][62], W1_acq_data_in_pipe_reg[3][63], W1_acq_data_in_pipe_reg[3][64], W1_acq_data_in_pipe_reg[3][65], W1_acq_data_in_pipe_reg[3][66], W1_acq_data_in_pipe_reg[3][67], W1_acq_data_in_pipe_reg[3][68], W1_acq_data_in_pipe_reg[3][69], W1_acq_data_in_pipe_reg[3][70], W1_acq_data_in_pipe_reg[3][71], W1_acq_data_in_pipe_reg[3][72], W1_acq_data_in_pipe_reg[3][73]);

--SB1_ram_block1a59 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a59 at M10K_X38_Y2_N0
SB1_ram_block1a59 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][40], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][41], W1_acq_data_in_pipe_reg[3][42], W1_acq_data_in_pipe_reg[3][43], W1_acq_data_in_pipe_reg[3][44], W1_acq_data_in_pipe_reg[3][45], W1_acq_data_in_pipe_reg[3][46], W1_acq_data_in_pipe_reg[3][47], W1_acq_data_in_pipe_reg[3][48], W1_acq_data_in_pipe_reg[3][49], W1_acq_data_in_pipe_reg[3][50], W1_acq_data_in_pipe_reg[3][51], W1_acq_data_in_pipe_reg[3][52], W1_acq_data_in_pipe_reg[3][53], W1_acq_data_in_pipe_reg[3][54], W1_acq_data_in_pipe_reg[3][55], W1_acq_data_in_pipe_reg[3][56], W1_acq_data_in_pipe_reg[3][57], W1_acq_data_in_pipe_reg[3][58], W1_acq_data_in_pipe_reg[3][59], W1_acq_data_in_pipe_reg[3][60], W1_acq_data_in_pipe_reg[3][61], W1_acq_data_in_pipe_reg[3][62], W1_acq_data_in_pipe_reg[3][63], W1_acq_data_in_pipe_reg[3][64], W1_acq_data_in_pipe_reg[3][65], W1_acq_data_in_pipe_reg[3][66], W1_acq_data_in_pipe_reg[3][67], W1_acq_data_in_pipe_reg[3][68], W1_acq_data_in_pipe_reg[3][69], W1_acq_data_in_pipe_reg[3][70], W1_acq_data_in_pipe_reg[3][71], W1_acq_data_in_pipe_reg[3][72], W1_acq_data_in_pipe_reg[3][73]);

--SB1_ram_block1a58 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a58 at M10K_X38_Y2_N0
SB1_ram_block1a58 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][40], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][41], W1_acq_data_in_pipe_reg[3][42], W1_acq_data_in_pipe_reg[3][43], W1_acq_data_in_pipe_reg[3][44], W1_acq_data_in_pipe_reg[3][45], W1_acq_data_in_pipe_reg[3][46], W1_acq_data_in_pipe_reg[3][47], W1_acq_data_in_pipe_reg[3][48], W1_acq_data_in_pipe_reg[3][49], W1_acq_data_in_pipe_reg[3][50], W1_acq_data_in_pipe_reg[3][51], W1_acq_data_in_pipe_reg[3][52], W1_acq_data_in_pipe_reg[3][53], W1_acq_data_in_pipe_reg[3][54], W1_acq_data_in_pipe_reg[3][55], W1_acq_data_in_pipe_reg[3][56], W1_acq_data_in_pipe_reg[3][57], W1_acq_data_in_pipe_reg[3][58], W1_acq_data_in_pipe_reg[3][59], W1_acq_data_in_pipe_reg[3][60], W1_acq_data_in_pipe_reg[3][61], W1_acq_data_in_pipe_reg[3][62], W1_acq_data_in_pipe_reg[3][63], W1_acq_data_in_pipe_reg[3][64], W1_acq_data_in_pipe_reg[3][65], W1_acq_data_in_pipe_reg[3][66], W1_acq_data_in_pipe_reg[3][67], W1_acq_data_in_pipe_reg[3][68], W1_acq_data_in_pipe_reg[3][69], W1_acq_data_in_pipe_reg[3][70], W1_acq_data_in_pipe_reg[3][71], W1_acq_data_in_pipe_reg[3][72], W1_acq_data_in_pipe_reg[3][73]);

--SB1_ram_block1a57 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a57 at M10K_X38_Y2_N0
SB1_ram_block1a57 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][40], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][41], W1_acq_data_in_pipe_reg[3][42], W1_acq_data_in_pipe_reg[3][43], W1_acq_data_in_pipe_reg[3][44], W1_acq_data_in_pipe_reg[3][45], W1_acq_data_in_pipe_reg[3][46], W1_acq_data_in_pipe_reg[3][47], W1_acq_data_in_pipe_reg[3][48], W1_acq_data_in_pipe_reg[3][49], W1_acq_data_in_pipe_reg[3][50], W1_acq_data_in_pipe_reg[3][51], W1_acq_data_in_pipe_reg[3][52], W1_acq_data_in_pipe_reg[3][53], W1_acq_data_in_pipe_reg[3][54], W1_acq_data_in_pipe_reg[3][55], W1_acq_data_in_pipe_reg[3][56], W1_acq_data_in_pipe_reg[3][57], W1_acq_data_in_pipe_reg[3][58], W1_acq_data_in_pipe_reg[3][59], W1_acq_data_in_pipe_reg[3][60], W1_acq_data_in_pipe_reg[3][61], W1_acq_data_in_pipe_reg[3][62], W1_acq_data_in_pipe_reg[3][63], W1_acq_data_in_pipe_reg[3][64], W1_acq_data_in_pipe_reg[3][65], W1_acq_data_in_pipe_reg[3][66], W1_acq_data_in_pipe_reg[3][67], W1_acq_data_in_pipe_reg[3][68], W1_acq_data_in_pipe_reg[3][69], W1_acq_data_in_pipe_reg[3][70], W1_acq_data_in_pipe_reg[3][71], W1_acq_data_in_pipe_reg[3][72], W1_acq_data_in_pipe_reg[3][73]);

--SB1_ram_block1a56 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a56 at M10K_X38_Y2_N0
SB1_ram_block1a56 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][40], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][41], W1_acq_data_in_pipe_reg[3][42], W1_acq_data_in_pipe_reg[3][43], W1_acq_data_in_pipe_reg[3][44], W1_acq_data_in_pipe_reg[3][45], W1_acq_data_in_pipe_reg[3][46], W1_acq_data_in_pipe_reg[3][47], W1_acq_data_in_pipe_reg[3][48], W1_acq_data_in_pipe_reg[3][49], W1_acq_data_in_pipe_reg[3][50], W1_acq_data_in_pipe_reg[3][51], W1_acq_data_in_pipe_reg[3][52], W1_acq_data_in_pipe_reg[3][53], W1_acq_data_in_pipe_reg[3][54], W1_acq_data_in_pipe_reg[3][55], W1_acq_data_in_pipe_reg[3][56], W1_acq_data_in_pipe_reg[3][57], W1_acq_data_in_pipe_reg[3][58], W1_acq_data_in_pipe_reg[3][59], W1_acq_data_in_pipe_reg[3][60], W1_acq_data_in_pipe_reg[3][61], W1_acq_data_in_pipe_reg[3][62], W1_acq_data_in_pipe_reg[3][63], W1_acq_data_in_pipe_reg[3][64], W1_acq_data_in_pipe_reg[3][65], W1_acq_data_in_pipe_reg[3][66], W1_acq_data_in_pipe_reg[3][67], W1_acq_data_in_pipe_reg[3][68], W1_acq_data_in_pipe_reg[3][69], W1_acq_data_in_pipe_reg[3][70], W1_acq_data_in_pipe_reg[3][71], W1_acq_data_in_pipe_reg[3][72], W1_acq_data_in_pipe_reg[3][73]);

--SB1_ram_block1a55 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a55 at M10K_X38_Y2_N0
SB1_ram_block1a55 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][40], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][41], W1_acq_data_in_pipe_reg[3][42], W1_acq_data_in_pipe_reg[3][43], W1_acq_data_in_pipe_reg[3][44], W1_acq_data_in_pipe_reg[3][45], W1_acq_data_in_pipe_reg[3][46], W1_acq_data_in_pipe_reg[3][47], W1_acq_data_in_pipe_reg[3][48], W1_acq_data_in_pipe_reg[3][49], W1_acq_data_in_pipe_reg[3][50], W1_acq_data_in_pipe_reg[3][51], W1_acq_data_in_pipe_reg[3][52], W1_acq_data_in_pipe_reg[3][53], W1_acq_data_in_pipe_reg[3][54], W1_acq_data_in_pipe_reg[3][55], W1_acq_data_in_pipe_reg[3][56], W1_acq_data_in_pipe_reg[3][57], W1_acq_data_in_pipe_reg[3][58], W1_acq_data_in_pipe_reg[3][59], W1_acq_data_in_pipe_reg[3][60], W1_acq_data_in_pipe_reg[3][61], W1_acq_data_in_pipe_reg[3][62], W1_acq_data_in_pipe_reg[3][63], W1_acq_data_in_pipe_reg[3][64], W1_acq_data_in_pipe_reg[3][65], W1_acq_data_in_pipe_reg[3][66], W1_acq_data_in_pipe_reg[3][67], W1_acq_data_in_pipe_reg[3][68], W1_acq_data_in_pipe_reg[3][69], W1_acq_data_in_pipe_reg[3][70], W1_acq_data_in_pipe_reg[3][71], W1_acq_data_in_pipe_reg[3][72], W1_acq_data_in_pipe_reg[3][73]);

--SB1_ram_block1a54 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a54 at M10K_X38_Y2_N0
SB1_ram_block1a54 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][40], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][41], W1_acq_data_in_pipe_reg[3][42], W1_acq_data_in_pipe_reg[3][43], W1_acq_data_in_pipe_reg[3][44], W1_acq_data_in_pipe_reg[3][45], W1_acq_data_in_pipe_reg[3][46], W1_acq_data_in_pipe_reg[3][47], W1_acq_data_in_pipe_reg[3][48], W1_acq_data_in_pipe_reg[3][49], W1_acq_data_in_pipe_reg[3][50], W1_acq_data_in_pipe_reg[3][51], W1_acq_data_in_pipe_reg[3][52], W1_acq_data_in_pipe_reg[3][53], W1_acq_data_in_pipe_reg[3][54], W1_acq_data_in_pipe_reg[3][55], W1_acq_data_in_pipe_reg[3][56], W1_acq_data_in_pipe_reg[3][57], W1_acq_data_in_pipe_reg[3][58], W1_acq_data_in_pipe_reg[3][59], W1_acq_data_in_pipe_reg[3][60], W1_acq_data_in_pipe_reg[3][61], W1_acq_data_in_pipe_reg[3][62], W1_acq_data_in_pipe_reg[3][63], W1_acq_data_in_pipe_reg[3][64], W1_acq_data_in_pipe_reg[3][65], W1_acq_data_in_pipe_reg[3][66], W1_acq_data_in_pipe_reg[3][67], W1_acq_data_in_pipe_reg[3][68], W1_acq_data_in_pipe_reg[3][69], W1_acq_data_in_pipe_reg[3][70], W1_acq_data_in_pipe_reg[3][71], W1_acq_data_in_pipe_reg[3][72], W1_acq_data_in_pipe_reg[3][73]);

--SB1_ram_block1a53 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a53 at M10K_X38_Y2_N0
SB1_ram_block1a53 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][40], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][41], W1_acq_data_in_pipe_reg[3][42], W1_acq_data_in_pipe_reg[3][43], W1_acq_data_in_pipe_reg[3][44], W1_acq_data_in_pipe_reg[3][45], W1_acq_data_in_pipe_reg[3][46], W1_acq_data_in_pipe_reg[3][47], W1_acq_data_in_pipe_reg[3][48], W1_acq_data_in_pipe_reg[3][49], W1_acq_data_in_pipe_reg[3][50], W1_acq_data_in_pipe_reg[3][51], W1_acq_data_in_pipe_reg[3][52], W1_acq_data_in_pipe_reg[3][53], W1_acq_data_in_pipe_reg[3][54], W1_acq_data_in_pipe_reg[3][55], W1_acq_data_in_pipe_reg[3][56], W1_acq_data_in_pipe_reg[3][57], W1_acq_data_in_pipe_reg[3][58], W1_acq_data_in_pipe_reg[3][59], W1_acq_data_in_pipe_reg[3][60], W1_acq_data_in_pipe_reg[3][61], W1_acq_data_in_pipe_reg[3][62], W1_acq_data_in_pipe_reg[3][63], W1_acq_data_in_pipe_reg[3][64], W1_acq_data_in_pipe_reg[3][65], W1_acq_data_in_pipe_reg[3][66], W1_acq_data_in_pipe_reg[3][67], W1_acq_data_in_pipe_reg[3][68], W1_acq_data_in_pipe_reg[3][69], W1_acq_data_in_pipe_reg[3][70], W1_acq_data_in_pipe_reg[3][71], W1_acq_data_in_pipe_reg[3][72], W1_acq_data_in_pipe_reg[3][73]);

--SB1_ram_block1a52 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a52 at M10K_X38_Y2_N0
SB1_ram_block1a52 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][40], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][41], W1_acq_data_in_pipe_reg[3][42], W1_acq_data_in_pipe_reg[3][43], W1_acq_data_in_pipe_reg[3][44], W1_acq_data_in_pipe_reg[3][45], W1_acq_data_in_pipe_reg[3][46], W1_acq_data_in_pipe_reg[3][47], W1_acq_data_in_pipe_reg[3][48], W1_acq_data_in_pipe_reg[3][49], W1_acq_data_in_pipe_reg[3][50], W1_acq_data_in_pipe_reg[3][51], W1_acq_data_in_pipe_reg[3][52], W1_acq_data_in_pipe_reg[3][53], W1_acq_data_in_pipe_reg[3][54], W1_acq_data_in_pipe_reg[3][55], W1_acq_data_in_pipe_reg[3][56], W1_acq_data_in_pipe_reg[3][57], W1_acq_data_in_pipe_reg[3][58], W1_acq_data_in_pipe_reg[3][59], W1_acq_data_in_pipe_reg[3][60], W1_acq_data_in_pipe_reg[3][61], W1_acq_data_in_pipe_reg[3][62], W1_acq_data_in_pipe_reg[3][63], W1_acq_data_in_pipe_reg[3][64], W1_acq_data_in_pipe_reg[3][65], W1_acq_data_in_pipe_reg[3][66], W1_acq_data_in_pipe_reg[3][67], W1_acq_data_in_pipe_reg[3][68], W1_acq_data_in_pipe_reg[3][69], W1_acq_data_in_pipe_reg[3][70], W1_acq_data_in_pipe_reg[3][71], W1_acq_data_in_pipe_reg[3][72], W1_acq_data_in_pipe_reg[3][73]);

--SB1_ram_block1a51 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a51 at M10K_X38_Y2_N0
SB1_ram_block1a51 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][40], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][41], W1_acq_data_in_pipe_reg[3][42], W1_acq_data_in_pipe_reg[3][43], W1_acq_data_in_pipe_reg[3][44], W1_acq_data_in_pipe_reg[3][45], W1_acq_data_in_pipe_reg[3][46], W1_acq_data_in_pipe_reg[3][47], W1_acq_data_in_pipe_reg[3][48], W1_acq_data_in_pipe_reg[3][49], W1_acq_data_in_pipe_reg[3][50], W1_acq_data_in_pipe_reg[3][51], W1_acq_data_in_pipe_reg[3][52], W1_acq_data_in_pipe_reg[3][53], W1_acq_data_in_pipe_reg[3][54], W1_acq_data_in_pipe_reg[3][55], W1_acq_data_in_pipe_reg[3][56], W1_acq_data_in_pipe_reg[3][57], W1_acq_data_in_pipe_reg[3][58], W1_acq_data_in_pipe_reg[3][59], W1_acq_data_in_pipe_reg[3][60], W1_acq_data_in_pipe_reg[3][61], W1_acq_data_in_pipe_reg[3][62], W1_acq_data_in_pipe_reg[3][63], W1_acq_data_in_pipe_reg[3][64], W1_acq_data_in_pipe_reg[3][65], W1_acq_data_in_pipe_reg[3][66], W1_acq_data_in_pipe_reg[3][67], W1_acq_data_in_pipe_reg[3][68], W1_acq_data_in_pipe_reg[3][69], W1_acq_data_in_pipe_reg[3][70], W1_acq_data_in_pipe_reg[3][71], W1_acq_data_in_pipe_reg[3][72], W1_acq_data_in_pipe_reg[3][73]);

--SB1_ram_block1a50 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a50 at M10K_X38_Y2_N0
SB1_ram_block1a50 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][40], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][41], W1_acq_data_in_pipe_reg[3][42], W1_acq_data_in_pipe_reg[3][43], W1_acq_data_in_pipe_reg[3][44], W1_acq_data_in_pipe_reg[3][45], W1_acq_data_in_pipe_reg[3][46], W1_acq_data_in_pipe_reg[3][47], W1_acq_data_in_pipe_reg[3][48], W1_acq_data_in_pipe_reg[3][49], W1_acq_data_in_pipe_reg[3][50], W1_acq_data_in_pipe_reg[3][51], W1_acq_data_in_pipe_reg[3][52], W1_acq_data_in_pipe_reg[3][53], W1_acq_data_in_pipe_reg[3][54], W1_acq_data_in_pipe_reg[3][55], W1_acq_data_in_pipe_reg[3][56], W1_acq_data_in_pipe_reg[3][57], W1_acq_data_in_pipe_reg[3][58], W1_acq_data_in_pipe_reg[3][59], W1_acq_data_in_pipe_reg[3][60], W1_acq_data_in_pipe_reg[3][61], W1_acq_data_in_pipe_reg[3][62], W1_acq_data_in_pipe_reg[3][63], W1_acq_data_in_pipe_reg[3][64], W1_acq_data_in_pipe_reg[3][65], W1_acq_data_in_pipe_reg[3][66], W1_acq_data_in_pipe_reg[3][67], W1_acq_data_in_pipe_reg[3][68], W1_acq_data_in_pipe_reg[3][69], W1_acq_data_in_pipe_reg[3][70], W1_acq_data_in_pipe_reg[3][71], W1_acq_data_in_pipe_reg[3][72], W1_acq_data_in_pipe_reg[3][73]);

--SB1_ram_block1a49 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a49 at M10K_X38_Y2_N0
SB1_ram_block1a49 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][40], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][41], W1_acq_data_in_pipe_reg[3][42], W1_acq_data_in_pipe_reg[3][43], W1_acq_data_in_pipe_reg[3][44], W1_acq_data_in_pipe_reg[3][45], W1_acq_data_in_pipe_reg[3][46], W1_acq_data_in_pipe_reg[3][47], W1_acq_data_in_pipe_reg[3][48], W1_acq_data_in_pipe_reg[3][49], W1_acq_data_in_pipe_reg[3][50], W1_acq_data_in_pipe_reg[3][51], W1_acq_data_in_pipe_reg[3][52], W1_acq_data_in_pipe_reg[3][53], W1_acq_data_in_pipe_reg[3][54], W1_acq_data_in_pipe_reg[3][55], W1_acq_data_in_pipe_reg[3][56], W1_acq_data_in_pipe_reg[3][57], W1_acq_data_in_pipe_reg[3][58], W1_acq_data_in_pipe_reg[3][59], W1_acq_data_in_pipe_reg[3][60], W1_acq_data_in_pipe_reg[3][61], W1_acq_data_in_pipe_reg[3][62], W1_acq_data_in_pipe_reg[3][63], W1_acq_data_in_pipe_reg[3][64], W1_acq_data_in_pipe_reg[3][65], W1_acq_data_in_pipe_reg[3][66], W1_acq_data_in_pipe_reg[3][67], W1_acq_data_in_pipe_reg[3][68], W1_acq_data_in_pipe_reg[3][69], W1_acq_data_in_pipe_reg[3][70], W1_acq_data_in_pipe_reg[3][71], W1_acq_data_in_pipe_reg[3][72], W1_acq_data_in_pipe_reg[3][73]);

--SB1_ram_block1a48 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a48 at M10K_X38_Y2_N0
SB1_ram_block1a48 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][40], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][41], W1_acq_data_in_pipe_reg[3][42], W1_acq_data_in_pipe_reg[3][43], W1_acq_data_in_pipe_reg[3][44], W1_acq_data_in_pipe_reg[3][45], W1_acq_data_in_pipe_reg[3][46], W1_acq_data_in_pipe_reg[3][47], W1_acq_data_in_pipe_reg[3][48], W1_acq_data_in_pipe_reg[3][49], W1_acq_data_in_pipe_reg[3][50], W1_acq_data_in_pipe_reg[3][51], W1_acq_data_in_pipe_reg[3][52], W1_acq_data_in_pipe_reg[3][53], W1_acq_data_in_pipe_reg[3][54], W1_acq_data_in_pipe_reg[3][55], W1_acq_data_in_pipe_reg[3][56], W1_acq_data_in_pipe_reg[3][57], W1_acq_data_in_pipe_reg[3][58], W1_acq_data_in_pipe_reg[3][59], W1_acq_data_in_pipe_reg[3][60], W1_acq_data_in_pipe_reg[3][61], W1_acq_data_in_pipe_reg[3][62], W1_acq_data_in_pipe_reg[3][63], W1_acq_data_in_pipe_reg[3][64], W1_acq_data_in_pipe_reg[3][65], W1_acq_data_in_pipe_reg[3][66], W1_acq_data_in_pipe_reg[3][67], W1_acq_data_in_pipe_reg[3][68], W1_acq_data_in_pipe_reg[3][69], W1_acq_data_in_pipe_reg[3][70], W1_acq_data_in_pipe_reg[3][71], W1_acq_data_in_pipe_reg[3][72], W1_acq_data_in_pipe_reg[3][73]);

--SB1_ram_block1a47 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a47 at M10K_X38_Y2_N0
SB1_ram_block1a47 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][40], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][41], W1_acq_data_in_pipe_reg[3][42], W1_acq_data_in_pipe_reg[3][43], W1_acq_data_in_pipe_reg[3][44], W1_acq_data_in_pipe_reg[3][45], W1_acq_data_in_pipe_reg[3][46], W1_acq_data_in_pipe_reg[3][47], W1_acq_data_in_pipe_reg[3][48], W1_acq_data_in_pipe_reg[3][49], W1_acq_data_in_pipe_reg[3][50], W1_acq_data_in_pipe_reg[3][51], W1_acq_data_in_pipe_reg[3][52], W1_acq_data_in_pipe_reg[3][53], W1_acq_data_in_pipe_reg[3][54], W1_acq_data_in_pipe_reg[3][55], W1_acq_data_in_pipe_reg[3][56], W1_acq_data_in_pipe_reg[3][57], W1_acq_data_in_pipe_reg[3][58], W1_acq_data_in_pipe_reg[3][59], W1_acq_data_in_pipe_reg[3][60], W1_acq_data_in_pipe_reg[3][61], W1_acq_data_in_pipe_reg[3][62], W1_acq_data_in_pipe_reg[3][63], W1_acq_data_in_pipe_reg[3][64], W1_acq_data_in_pipe_reg[3][65], W1_acq_data_in_pipe_reg[3][66], W1_acq_data_in_pipe_reg[3][67], W1_acq_data_in_pipe_reg[3][68], W1_acq_data_in_pipe_reg[3][69], W1_acq_data_in_pipe_reg[3][70], W1_acq_data_in_pipe_reg[3][71], W1_acq_data_in_pipe_reg[3][72], W1_acq_data_in_pipe_reg[3][73]);

--SB1_ram_block1a46 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a46 at M10K_X38_Y2_N0
SB1_ram_block1a46 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][40], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][41], W1_acq_data_in_pipe_reg[3][42], W1_acq_data_in_pipe_reg[3][43], W1_acq_data_in_pipe_reg[3][44], W1_acq_data_in_pipe_reg[3][45], W1_acq_data_in_pipe_reg[3][46], W1_acq_data_in_pipe_reg[3][47], W1_acq_data_in_pipe_reg[3][48], W1_acq_data_in_pipe_reg[3][49], W1_acq_data_in_pipe_reg[3][50], W1_acq_data_in_pipe_reg[3][51], W1_acq_data_in_pipe_reg[3][52], W1_acq_data_in_pipe_reg[3][53], W1_acq_data_in_pipe_reg[3][54], W1_acq_data_in_pipe_reg[3][55], W1_acq_data_in_pipe_reg[3][56], W1_acq_data_in_pipe_reg[3][57], W1_acq_data_in_pipe_reg[3][58], W1_acq_data_in_pipe_reg[3][59], W1_acq_data_in_pipe_reg[3][60], W1_acq_data_in_pipe_reg[3][61], W1_acq_data_in_pipe_reg[3][62], W1_acq_data_in_pipe_reg[3][63], W1_acq_data_in_pipe_reg[3][64], W1_acq_data_in_pipe_reg[3][65], W1_acq_data_in_pipe_reg[3][66], W1_acq_data_in_pipe_reg[3][67], W1_acq_data_in_pipe_reg[3][68], W1_acq_data_in_pipe_reg[3][69], W1_acq_data_in_pipe_reg[3][70], W1_acq_data_in_pipe_reg[3][71], W1_acq_data_in_pipe_reg[3][72], W1_acq_data_in_pipe_reg[3][73]);

--SB1_ram_block1a45 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a45 at M10K_X38_Y2_N0
SB1_ram_block1a45 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][40], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][41], W1_acq_data_in_pipe_reg[3][42], W1_acq_data_in_pipe_reg[3][43], W1_acq_data_in_pipe_reg[3][44], W1_acq_data_in_pipe_reg[3][45], W1_acq_data_in_pipe_reg[3][46], W1_acq_data_in_pipe_reg[3][47], W1_acq_data_in_pipe_reg[3][48], W1_acq_data_in_pipe_reg[3][49], W1_acq_data_in_pipe_reg[3][50], W1_acq_data_in_pipe_reg[3][51], W1_acq_data_in_pipe_reg[3][52], W1_acq_data_in_pipe_reg[3][53], W1_acq_data_in_pipe_reg[3][54], W1_acq_data_in_pipe_reg[3][55], W1_acq_data_in_pipe_reg[3][56], W1_acq_data_in_pipe_reg[3][57], W1_acq_data_in_pipe_reg[3][58], W1_acq_data_in_pipe_reg[3][59], W1_acq_data_in_pipe_reg[3][60], W1_acq_data_in_pipe_reg[3][61], W1_acq_data_in_pipe_reg[3][62], W1_acq_data_in_pipe_reg[3][63], W1_acq_data_in_pipe_reg[3][64], W1_acq_data_in_pipe_reg[3][65], W1_acq_data_in_pipe_reg[3][66], W1_acq_data_in_pipe_reg[3][67], W1_acq_data_in_pipe_reg[3][68], W1_acq_data_in_pipe_reg[3][69], W1_acq_data_in_pipe_reg[3][70], W1_acq_data_in_pipe_reg[3][71], W1_acq_data_in_pipe_reg[3][72], W1_acq_data_in_pipe_reg[3][73]);

--SB1_ram_block1a44 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a44 at M10K_X38_Y2_N0
SB1_ram_block1a44 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][40], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][41], W1_acq_data_in_pipe_reg[3][42], W1_acq_data_in_pipe_reg[3][43], W1_acq_data_in_pipe_reg[3][44], W1_acq_data_in_pipe_reg[3][45], W1_acq_data_in_pipe_reg[3][46], W1_acq_data_in_pipe_reg[3][47], W1_acq_data_in_pipe_reg[3][48], W1_acq_data_in_pipe_reg[3][49], W1_acq_data_in_pipe_reg[3][50], W1_acq_data_in_pipe_reg[3][51], W1_acq_data_in_pipe_reg[3][52], W1_acq_data_in_pipe_reg[3][53], W1_acq_data_in_pipe_reg[3][54], W1_acq_data_in_pipe_reg[3][55], W1_acq_data_in_pipe_reg[3][56], W1_acq_data_in_pipe_reg[3][57], W1_acq_data_in_pipe_reg[3][58], W1_acq_data_in_pipe_reg[3][59], W1_acq_data_in_pipe_reg[3][60], W1_acq_data_in_pipe_reg[3][61], W1_acq_data_in_pipe_reg[3][62], W1_acq_data_in_pipe_reg[3][63], W1_acq_data_in_pipe_reg[3][64], W1_acq_data_in_pipe_reg[3][65], W1_acq_data_in_pipe_reg[3][66], W1_acq_data_in_pipe_reg[3][67], W1_acq_data_in_pipe_reg[3][68], W1_acq_data_in_pipe_reg[3][69], W1_acq_data_in_pipe_reg[3][70], W1_acq_data_in_pipe_reg[3][71], W1_acq_data_in_pipe_reg[3][72], W1_acq_data_in_pipe_reg[3][73]);

--SB1_ram_block1a43 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a43 at M10K_X38_Y2_N0
SB1_ram_block1a43 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][40], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][41], W1_acq_data_in_pipe_reg[3][42], W1_acq_data_in_pipe_reg[3][43], W1_acq_data_in_pipe_reg[3][44], W1_acq_data_in_pipe_reg[3][45], W1_acq_data_in_pipe_reg[3][46], W1_acq_data_in_pipe_reg[3][47], W1_acq_data_in_pipe_reg[3][48], W1_acq_data_in_pipe_reg[3][49], W1_acq_data_in_pipe_reg[3][50], W1_acq_data_in_pipe_reg[3][51], W1_acq_data_in_pipe_reg[3][52], W1_acq_data_in_pipe_reg[3][53], W1_acq_data_in_pipe_reg[3][54], W1_acq_data_in_pipe_reg[3][55], W1_acq_data_in_pipe_reg[3][56], W1_acq_data_in_pipe_reg[3][57], W1_acq_data_in_pipe_reg[3][58], W1_acq_data_in_pipe_reg[3][59], W1_acq_data_in_pipe_reg[3][60], W1_acq_data_in_pipe_reg[3][61], W1_acq_data_in_pipe_reg[3][62], W1_acq_data_in_pipe_reg[3][63], W1_acq_data_in_pipe_reg[3][64], W1_acq_data_in_pipe_reg[3][65], W1_acq_data_in_pipe_reg[3][66], W1_acq_data_in_pipe_reg[3][67], W1_acq_data_in_pipe_reg[3][68], W1_acq_data_in_pipe_reg[3][69], W1_acq_data_in_pipe_reg[3][70], W1_acq_data_in_pipe_reg[3][71], W1_acq_data_in_pipe_reg[3][72], W1_acq_data_in_pipe_reg[3][73]);

--SB1_ram_block1a42 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a42 at M10K_X38_Y2_N0
SB1_ram_block1a42 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][40], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][41], W1_acq_data_in_pipe_reg[3][42], W1_acq_data_in_pipe_reg[3][43], W1_acq_data_in_pipe_reg[3][44], W1_acq_data_in_pipe_reg[3][45], W1_acq_data_in_pipe_reg[3][46], W1_acq_data_in_pipe_reg[3][47], W1_acq_data_in_pipe_reg[3][48], W1_acq_data_in_pipe_reg[3][49], W1_acq_data_in_pipe_reg[3][50], W1_acq_data_in_pipe_reg[3][51], W1_acq_data_in_pipe_reg[3][52], W1_acq_data_in_pipe_reg[3][53], W1_acq_data_in_pipe_reg[3][54], W1_acq_data_in_pipe_reg[3][55], W1_acq_data_in_pipe_reg[3][56], W1_acq_data_in_pipe_reg[3][57], W1_acq_data_in_pipe_reg[3][58], W1_acq_data_in_pipe_reg[3][59], W1_acq_data_in_pipe_reg[3][60], W1_acq_data_in_pipe_reg[3][61], W1_acq_data_in_pipe_reg[3][62], W1_acq_data_in_pipe_reg[3][63], W1_acq_data_in_pipe_reg[3][64], W1_acq_data_in_pipe_reg[3][65], W1_acq_data_in_pipe_reg[3][66], W1_acq_data_in_pipe_reg[3][67], W1_acq_data_in_pipe_reg[3][68], W1_acq_data_in_pipe_reg[3][69], W1_acq_data_in_pipe_reg[3][70], W1_acq_data_in_pipe_reg[3][71], W1_acq_data_in_pipe_reg[3][72], W1_acq_data_in_pipe_reg[3][73]);

--SB1_ram_block1a41 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ram_block1a41 at M10K_X38_Y2_N0
SB1_ram_block1a41 = AMPP_FUNCTION(W1_buffer_write_enable_delayed, GND, A1L28, A1L9, W1_buffer_write_enable_delayed, P1_irf_reg[3][4], W1_acq_data_in_pipe_reg[3][40], W1_buffer_write_address_delayed[0], W1_buffer_write_address_delayed[1], W1_buffer_write_address_delayed[2], W1_buffer_write_address_delayed[3], W1_buffer_write_address_delayed[4], W1_buffer_write_address_delayed[5], W1_buffer_write_address_delayed[6], W1_buffer_write_address_delayed[7], HB1_counter_reg_bit[0], HB1_counter_reg_bit[1], HB1_counter_reg_bit[2], HB1_counter_reg_bit[3], HB1_counter_reg_bit[4], HB1_counter_reg_bit[5], HB1_counter_reg_bit[6], HB1_counter_reg_bit[7], W1_acq_data_in_pipe_reg[3][41], W1_acq_data_in_pipe_reg[3][42], W1_acq_data_in_pipe_reg[3][43], W1_acq_data_in_pipe_reg[3][44], W1_acq_data_in_pipe_reg[3][45], W1_acq_data_in_pipe_reg[3][46], W1_acq_data_in_pipe_reg[3][47], W1_acq_data_in_pipe_reg[3][48], W1_acq_data_in_pipe_reg[3][49], W1_acq_data_in_pipe_reg[3][50], W1_acq_data_in_pipe_reg[3][51], W1_acq_data_in_pipe_reg[3][52], W1_acq_data_in_pipe_reg[3][53], W1_acq_data_in_pipe_reg[3][54], W1_acq_data_in_pipe_reg[3][55], W1_acq_data_in_pipe_reg[3][56], W1_acq_data_in_pipe_reg[3][57], W1_acq_data_in_pipe_reg[3][58], W1_acq_data_in_pipe_reg[3][59], W1_acq_data_in_pipe_reg[3][60], W1_acq_data_in_pipe_reg[3][61], W1_acq_data_in_pipe_reg[3][62], W1_acq_data_in_pipe_reg[3][63], W1_acq_data_in_pipe_reg[3][64], W1_acq_data_in_pipe_reg[3][65], W1_acq_data_in_pipe_reg[3][66], W1_acq_data_in_pipe_reg[3][67], W1_acq_data_in_pipe_reg[3][68], W1_acq_data_in_pipe_reg[3][69], W1_acq_data_in_pipe_reg[3][70], W1_acq_data_in_pipe_reg[3][71], W1_acq_data_in_pipe_reg[3][72], W1_acq_data_in_pipe_reg[3][73]);


--CB5_dffs[41] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41] at FF_X39_Y2_N55
--register power-up is low

CB5_dffs[41] = AMPP_FUNCTION(A1L9, CB5L86, CB5_dffs[42], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[42] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42] at FF_X39_Y2_N58
--register power-up is low

CB5_dffs[42] = AMPP_FUNCTION(A1L9, CB5L88, CB5_dffs[43], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[43] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43] at FF_X39_Y2_N37
--register power-up is low

CB5_dffs[43] = AMPP_FUNCTION(A1L9, CB5L90, CB5_dffs[44], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[44] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44] at FF_X39_Y2_N40
--register power-up is low

CB5_dffs[44] = AMPP_FUNCTION(A1L9, CB5L92, CB5_dffs[45], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[45] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45] at FF_X39_Y2_N52
--register power-up is low

CB5_dffs[45] = AMPP_FUNCTION(A1L9, CB5L94, CB5_dffs[46], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[46] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46] at FF_X39_Y2_N31
--register power-up is low

CB5_dffs[46] = AMPP_FUNCTION(A1L9, CB5L96, CB5_dffs[47], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[47] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47] at FF_X39_Y2_N34
--register power-up is low

CB5_dffs[47] = AMPP_FUNCTION(A1L9, CB5L98, CB5_dffs[48], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[48] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48] at FF_X39_Y2_N1
--register power-up is low

CB5_dffs[48] = AMPP_FUNCTION(A1L9, CB5L100, CB5_dffs[49], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[49] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49] at FF_X39_Y2_N4
--register power-up is low

CB5_dffs[49] = AMPP_FUNCTION(A1L9, CB5L102, CB5_dffs[50], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[50] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50] at FF_X39_Y2_N7
--register power-up is low

CB5_dffs[50] = AMPP_FUNCTION(A1L9, CB5L104, CB5_dffs[51], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[51] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51] at FF_X39_Y2_N10
--register power-up is low

CB5_dffs[51] = AMPP_FUNCTION(A1L9, CB5L106, CB5_dffs[52], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[52] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52] at FF_X39_Y2_N13
--register power-up is low

CB5_dffs[52] = AMPP_FUNCTION(A1L9, CB5L108, CB5_dffs[53], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[53] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53] at FF_X39_Y2_N16
--register power-up is low

CB5_dffs[53] = AMPP_FUNCTION(A1L9, CB5L110, CB5_dffs[54], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[54] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54] at FF_X37_Y2_N28
--register power-up is low

CB5_dffs[54] = AMPP_FUNCTION(A1L9, CB5L112, CB5_dffs[55], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[55] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55] at FF_X37_Y2_N25
--register power-up is low

CB5_dffs[55] = AMPP_FUNCTION(A1L9, CB5L114, CB5_dffs[56], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[56] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56] at FF_X37_Y2_N46
--register power-up is low

CB5_dffs[56] = AMPP_FUNCTION(A1L9, CB5L116, CB5_dffs[57], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[57] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57] at FF_X37_Y2_N43
--register power-up is low

CB5_dffs[57] = AMPP_FUNCTION(A1L9, CB5L118, CB5_dffs[58], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[58] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58] at FF_X37_Y2_N16
--register power-up is low

CB5_dffs[58] = AMPP_FUNCTION(A1L9, CB5L120, CB5_dffs[59], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[59] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59] at FF_X37_Y2_N13
--register power-up is low

CB5_dffs[59] = AMPP_FUNCTION(A1L9, CB5L122, CB5_dffs[60], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[60] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60] at FF_X37_Y2_N58
--register power-up is low

CB5_dffs[60] = AMPP_FUNCTION(A1L9, CB5L124, CB5_dffs[61], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[61] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61] at FF_X37_Y2_N55
--register power-up is low

CB5_dffs[61] = AMPP_FUNCTION(A1L9, CB5L126, CB5_dffs[62], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[62] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62] at FF_X37_Y2_N5
--register power-up is low

CB5_dffs[62] = AMPP_FUNCTION(A1L9, CB5L128, CB5_dffs[63], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[63] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63] at FF_X37_Y2_N1
--register power-up is low

CB5_dffs[63] = AMPP_FUNCTION(A1L9, CB5L130, CB5_dffs[64], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[64] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64] at FF_X37_Y2_N22
--register power-up is low

CB5_dffs[64] = AMPP_FUNCTION(A1L9, CB5L132, CB5_dffs[65], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[65] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65] at FF_X37_Y2_N19
--register power-up is low

CB5_dffs[65] = AMPP_FUNCTION(A1L9, CB5L134, CB5_dffs[66], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[66] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66] at FF_X37_Y2_N40
--register power-up is low

CB5_dffs[66] = AMPP_FUNCTION(A1L9, CB5L136, CB5_dffs[67], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[67] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67] at FF_X37_Y2_N37
--register power-up is low

CB5_dffs[67] = AMPP_FUNCTION(A1L9, CB5L138, CB5_dffs[68], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[68] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68] at FF_X37_Y2_N10
--register power-up is low

CB5_dffs[68] = AMPP_FUNCTION(A1L9, CB5L140, CB5_dffs[69], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[69] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69] at FF_X37_Y2_N8
--register power-up is low

CB5_dffs[69] = AMPP_FUNCTION(A1L9, CB5L142, CB5_dffs[70], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[70] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70] at FF_X37_Y2_N52
--register power-up is low

CB5_dffs[70] = AMPP_FUNCTION(A1L9, CB5L144, CB5_dffs[71], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[71] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71] at FF_X37_Y2_N49
--register power-up is low

CB5_dffs[71] = AMPP_FUNCTION(A1L9, CB5L146, CB5_dffs[72], !W1_reset_all, !X1_ram_shift_load);


--CB5_dffs[72] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72] at FF_X37_Y2_N35
--register power-up is low

CB5_dffs[72] = AMPP_FUNCTION(A1L9, CB5L148, CB5_dffs[73], !W1_reset_all, !X1_ram_shift_load);


--CB8_dffs[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0] at FF_X16_Y2_N59
--register power-up is low

CB8_dffs[0] = AMPP_FUNCTION(A1L9, CB8L1, W1L667);


--W1L667 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0 at LABCELL_X17_Y2_N48
W1L667 = AMPP_FUNCTION(!P1_virtual_ir_scan_reg, !R1_state[4], !P1_irf_reg[3][6], !R1_state[3], !J1_splitter_nodes_receive_2[3], !P1_irf_reg[3][1]);


--W1_bypass_reg_out is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out at FF_X16_Y2_N2
--register power-up is low

W1_bypass_reg_out = AMPP_FUNCTION(A1L9, W1L616, !W1_reset_all);


--W1L737 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_internal~0 at LABCELL_X16_Y2_N54
W1L737 = AMPP_FUNCTION(!P1_irf_reg[3][5], !P1_irf_reg[3][4]);


--W1L738 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_internal~1 at LABCELL_X16_Y2_N6
W1L738 = AMPP_FUNCTION(!W1_bypass_reg_out, !W1L667, !W1L737, !CB8_dffs[0]);


--Q1_WORD_SR[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0] at FF_X7_Y4_N28
--register power-up is low

Q1_WORD_SR[0] = AMPP_FUNCTION(A1L9, Q1L23, Q1L17);


--W1L739 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_internal~2 at LABCELL_X16_Y2_N21
W1L739 = AMPP_FUNCTION(!P1_irf_reg[3][5], !CB6_dffs[0], !P1_irf_reg[3][4], !Q1_WORD_SR[0]);


--W1L740 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_internal~3 at LABCELL_X16_Y2_N18
W1L740 = AMPP_FUNCTION(!P1_irf_reg[3][8], !P1_irf_reg[3][3], !P1_irf_reg[3][7]);


--CB4_dffs[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0] at FF_X21_Y3_N2
--register power-up is low

CB4_dffs[0] = AMPP_FUNCTION(A1L9, CB4_dffs[1], !W1_reset_all, GND, W1_trigger_setup_ena);


--W1L741 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_internal~4 at LABCELL_X16_Y2_N42
W1L741 = AMPP_FUNCTION(!CB7_dffs[0], !P1_irf_reg[3][8], !P1_irf_reg[3][7], !P1_irf_reg[3][3], !CB4_dffs[0], !W1_tdo_crc_len_reg[0]);


--W1L742 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_internal~5 at LABCELL_X16_Y2_N30
W1L742 = AMPP_FUNCTION(!P1_irf_reg[3][9], !W1L741, !W1_tdo_crc_val_shift_reg[0], !W1L738, !W1L739, !W1L740);


--D1_acq_data_in_reg[0] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[0] at FF_X36_Y4_N8
--register power-up is low

D1_acq_data_in_reg[0] = DFFEAS( , GLOBAL(A1L28),  ,  ,  , AC1L92,  ,  , VCC);


--D1_acq_data_in_reg[1] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[1] at FF_X31_Y2_N41
--register power-up is low

D1_acq_data_in_reg[1] = DFFEAS( , GLOBAL(A1L28),  ,  ,  , TD1_W_alu_result[2],  ,  , VCC);


--D1_acq_data_in_reg[2] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[2] at FF_X28_Y3_N53
--register power-up is low

D1_acq_data_in_reg[2] = DFFEAS( , GLOBAL(A1L28),  ,  ,  , TD1_W_alu_result[3],  ,  , VCC);


--D1_acq_data_in_reg[3] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[3] at FF_X28_Y3_N56
--register power-up is low

D1_acq_data_in_reg[3] = DFFEAS(D1L83, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[4] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[4] at FF_X33_Y3_N14
--register power-up is low

D1_acq_data_in_reg[4] = DFFEAS( , GLOBAL(A1L28),  ,  ,  , A1L1,  ,  , VCC);


--D1_acq_data_in_reg[5] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[5] at FF_X34_Y4_N11
--register power-up is low

D1_acq_data_in_reg[5] = DFFEAS( , GLOBAL(A1L28),  ,  ,  , A1L2,  ,  , VCC);


--D1_acq_data_in_reg[6] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[6] at FF_X28_Y3_N40
--register power-up is low

D1_acq_data_in_reg[6] = DFFEAS(D1L87, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[7] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[7] at FF_X35_Y3_N52
--register power-up is low

D1_acq_data_in_reg[7] = DFFEAS( , GLOBAL(A1L28),  ,  ,  , AC1L92,  ,  , VCC);


--D1_acq_data_in_reg[8] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[8] at FF_X33_Y3_N8
--register power-up is low

D1_acq_data_in_reg[8] = DFFEAS( , GLOBAL(A1L28),  ,  ,  , AC1L102,  ,  , VCC);


--D1_acq_data_in_reg[9] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[9] at FF_X31_Y3_N23
--register power-up is low

D1_acq_data_in_reg[9] = DFFEAS(D1L91, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[10] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[10] at FF_X33_Y3_N40
--register power-up is low

D1_acq_data_in_reg[10] = DFFEAS( , GLOBAL(A1L28),  ,  ,  , AC1L104,  ,  , VCC);


--D1_acq_data_in_reg[11] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[11] at FF_X31_Y3_N2
--register power-up is low

D1_acq_data_in_reg[11] = DFFEAS(D1L94, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[12] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[12] at FF_X33_Y3_N17
--register power-up is low

D1_acq_data_in_reg[12] = DFFEAS(D1L96, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[13] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[13] at FF_X34_Y3_N17
--register power-up is low

D1_acq_data_in_reg[13] = DFFEAS(D1L98, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[14] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[14] at FF_X31_Y3_N20
--register power-up is low

D1_acq_data_in_reg[14] = DFFEAS( , GLOBAL(A1L28),  ,  ,  , AC1L108,  ,  , VCC);


--D1_acq_data_in_reg[15] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[15] at FF_X34_Y3_N44
--register power-up is low

D1_acq_data_in_reg[15] = DFFEAS(D1L101, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[16] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[16] at FF_X34_Y2_N17
--register power-up is low

D1_acq_data_in_reg[16] = DFFEAS( , GLOBAL(A1L28),  ,  ,  , AC1L110,  ,  , VCC);


--D1_acq_data_in_reg[17] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[17] at FF_X34_Y3_N29
--register power-up is low

D1_acq_data_in_reg[17] = DFFEAS(D1L104, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[18] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[18] at FF_X36_Y3_N29
--register power-up is low

D1_acq_data_in_reg[18] = DFFEAS( , GLOBAL(A1L28),  ,  ,  , AC1L93,  ,  , VCC);


--D1_acq_data_in_reg[19] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[19] at FF_X35_Y3_N59
--register power-up is low

D1_acq_data_in_reg[19] = DFFEAS(D1L107, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[20] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[20] at FF_X36_Y3_N55
--register power-up is low

D1_acq_data_in_reg[20] = DFFEAS(D1L109, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[21] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[21] at FF_X35_Y2_N5
--register power-up is low

D1_acq_data_in_reg[21] = DFFEAS( , GLOBAL(A1L28),  ,  ,  , AC1L114,  ,  , VCC);


--D1_acq_data_in_reg[22] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[22] at FF_X34_Y4_N37
--register power-up is low

D1_acq_data_in_reg[22] = DFFEAS( , GLOBAL(A1L28),  ,  ,  , AC1L115,  ,  , VCC);


--D1_acq_data_in_reg[23] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[23] at FF_X36_Y3_N25
--register power-up is low

D1_acq_data_in_reg[23] = DFFEAS( , GLOBAL(A1L28),  ,  ,  , AC1L116,  ,  , VCC);


--D1_acq_data_in_reg[24] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[24] at FF_X33_Y5_N4
--register power-up is low

D1_acq_data_in_reg[24] = DFFEAS(D1L114, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[25] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[25] at FF_X33_Y5_N58
--register power-up is low

D1_acq_data_in_reg[25] = DFFEAS( , GLOBAL(A1L28),  ,  ,  , AC1L118,  ,  , VCC);


--D1_acq_data_in_reg[26] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[26] at FF_X33_Y2_N14
--register power-up is low

D1_acq_data_in_reg[26] = DFFEAS( , GLOBAL(A1L28),  ,  ,  , AC1L119,  ,  , VCC);


--D1_acq_data_in_reg[27] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[27] at FF_X34_Y4_N38
--register power-up is low

D1_acq_data_in_reg[27] = DFFEAS(D1L118, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[28] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[28] at FF_X34_Y3_N11
--register power-up is low

D1_acq_data_in_reg[28] = DFFEAS(D1L120, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[29] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[29] at FF_X36_Y2_N26
--register power-up is low

D1_acq_data_in_reg[29] = DFFEAS( , GLOBAL(A1L28),  ,  ,  , AC1L94,  ,  , VCC);


--D1_acq_data_in_reg[30] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[30] at FF_X35_Y2_N55
--register power-up is low

D1_acq_data_in_reg[30] = DFFEAS( , GLOBAL(A1L28),  ,  ,  , AC1L122,  ,  , VCC);


--D1_acq_data_in_reg[31] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[31] at FF_X35_Y2_N14
--register power-up is low

D1_acq_data_in_reg[31] = DFFEAS(D1L124, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[32] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[32] at FF_X36_Y3_N2
--register power-up is low

D1_acq_data_in_reg[32] = DFFEAS( , GLOBAL(A1L28),  ,  ,  , AC1L95,  ,  , VCC);


--D1_acq_data_in_reg[33] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[33] at FF_X36_Y2_N44
--register power-up is low

D1_acq_data_in_reg[33] = DFFEAS(D1L127, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[34] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[34] at FF_X34_Y2_N11
--register power-up is low

D1_acq_data_in_reg[34] = DFFEAS(D1L129, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[35] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[35] at FF_X33_Y2_N19
--register power-up is low

D1_acq_data_in_reg[35] = DFFEAS(D1L131, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[36] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[36] at FF_X36_Y2_N2
--register power-up is low

D1_acq_data_in_reg[36] = DFFEAS(D1L133, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[37] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[37] at FF_X36_Y4_N16
--register power-up is low

D1_acq_data_in_reg[37] = DFFEAS(D1L135, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[38] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[38] at FF_X36_Y3_N5
--register power-up is low

D1_acq_data_in_reg[38] = DFFEAS(D1L137, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[39] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[39] at FF_X39_Y2_N22
--register power-up is low

D1_acq_data_in_reg[39] = DFFEAS(D1L139, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[40] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[40] at FF_X39_Y2_N20
--register power-up is low

D1_acq_data_in_reg[40] = DFFEAS(D1L141, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[41] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[41] at FF_X33_Y2_N2
--register power-up is low

D1_acq_data_in_reg[41] = DFFEAS( , GLOBAL(A1L28),  ,  ,  , YC2_av_write,  ,  , VCC);


--D1_acq_data_in_reg[42] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[42] at FF_X34_Y2_N38
--register power-up is low

D1_acq_data_in_reg[42] = DFFEAS(D1L144, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[43] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[43] at FF_X33_Y5_N26
--register power-up is low

D1_acq_data_in_reg[43] = DFFEAS(D1L146, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[44] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[44] at FF_X33_Y2_N44
--register power-up is low

D1_acq_data_in_reg[44] = DFFEAS( , GLOBAL(A1L28),  ,  ,  , TD1_d_writedata[11],  ,  , VCC);


--D1_acq_data_in_reg[45] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[45] at FF_X34_Y2_N32
--register power-up is low

D1_acq_data_in_reg[45] = DFFEAS(D1L149, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[46] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[46] at FF_X37_Y6_N38
--register power-up is low

D1_acq_data_in_reg[46] = DFFEAS(D1L151, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[47] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[47] at FF_X33_Y6_N22
--register power-up is low

D1_acq_data_in_reg[47] = DFFEAS( , GLOBAL(A1L28),  ,  ,  , TD1_d_writedata[14],  ,  , VCC);


--D1_acq_data_in_reg[48] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[48] at FF_X35_Y3_N29
--register power-up is low

D1_acq_data_in_reg[48] = DFFEAS(D1L154, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[49] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[49] at FF_X31_Y3_N7
--register power-up is low

D1_acq_data_in_reg[49] = DFFEAS(D1L156, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[50] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[50] at FF_X31_Y2_N34
--register power-up is low

D1_acq_data_in_reg[50] = DFFEAS(D1L158, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[51] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[51] at FF_X35_Y4_N17
--register power-up is low

D1_acq_data_in_reg[51] = DFFEAS(D1L160, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[52] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[52] at FF_X35_Y3_N32
--register power-up is low

D1_acq_data_in_reg[52] = DFFEAS( , GLOBAL(A1L28),  ,  ,  , TD1_d_writedata[19],  ,  , VCC);


--D1_acq_data_in_reg[53] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[53] at FF_X33_Y5_N5
--register power-up is low

D1_acq_data_in_reg[53] = DFFEAS( , GLOBAL(A1L28),  ,  ,  , TD1_d_writedata[1],  ,  , VCC);


--D1_acq_data_in_reg[54] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[54] at FF_X34_Y2_N31
--register power-up is low

D1_acq_data_in_reg[54] = DFFEAS( , GLOBAL(A1L28),  ,  ,  , TD1_d_writedata[20],  ,  , VCC);


--D1_acq_data_in_reg[55] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[55] at FF_X36_Y3_N59
--register power-up is low

D1_acq_data_in_reg[55] = DFFEAS( , GLOBAL(A1L28),  ,  ,  , TD1_d_writedata[21],  ,  , VCC);


--D1_acq_data_in_reg[56] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[56] at FF_X35_Y2_N11
--register power-up is low

D1_acq_data_in_reg[56] = DFFEAS(D1L166, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[57] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[57] at FF_X35_Y3_N35
--register power-up is low

D1_acq_data_in_reg[57] = DFFEAS(D1L168, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[58] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[58] at FF_X36_Y4_N55
--register power-up is low

D1_acq_data_in_reg[58] = DFFEAS(D1L170, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[59] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[59] at FF_X33_Y5_N44
--register power-up is low

D1_acq_data_in_reg[59] = DFFEAS( , GLOBAL(A1L28),  ,  ,  , TD1_d_writedata[25],  ,  , VCC);


--D1_acq_data_in_reg[60] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[60] at FF_X33_Y5_N56
--register power-up is low

D1_acq_data_in_reg[60] = DFFEAS( , GLOBAL(A1L28),  ,  ,  , TD1_d_writedata[26],  ,  , VCC);


--D1_acq_data_in_reg[61] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[61] at FF_X33_Y2_N47
--register power-up is low

D1_acq_data_in_reg[61] = DFFEAS(D1L174, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[62] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[62] at FF_X34_Y4_N32
--register power-up is low

D1_acq_data_in_reg[62] = DFFEAS( , GLOBAL(A1L28),  ,  ,  , TD1_d_writedata[28],  ,  , VCC);


--D1_acq_data_in_reg[63] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[63] at FF_X37_Y6_N41
--register power-up is low

D1_acq_data_in_reg[63] = DFFEAS( , GLOBAL(A1L28),  ,  ,  , TD1_d_writedata[29],  ,  , VCC);


--D1_acq_data_in_reg[64] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[64] at FF_X33_Y5_N49
--register power-up is low

D1_acq_data_in_reg[64] = DFFEAS( , GLOBAL(A1L28),  ,  ,  , TD1_d_writedata[2],  ,  , VCC);


--D1_acq_data_in_reg[65] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[65] at FF_X33_Y6_N19
--register power-up is low

D1_acq_data_in_reg[65] = DFFEAS(D1L179, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[66] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[66] at FF_X35_Y2_N59
--register power-up is low

D1_acq_data_in_reg[66] = DFFEAS( , GLOBAL(A1L28),  ,  ,  , TD1_d_writedata[31],  ,  , VCC);


--D1_acq_data_in_reg[67] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[67] at FF_X34_Y2_N49
--register power-up is low

D1_acq_data_in_reg[67] = DFFEAS(D1L182, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[68] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[68] at FF_X36_Y2_N58
--register power-up is low

D1_acq_data_in_reg[68] = DFFEAS( , GLOBAL(A1L28),  ,  ,  , TD1_d_writedata[4],  ,  , VCC);


--D1_acq_data_in_reg[69] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[69] at FF_X33_Y2_N41
--register power-up is low

D1_acq_data_in_reg[69] = DFFEAS( , GLOBAL(A1L28),  ,  ,  , TD1_d_writedata[5],  ,  , VCC);


--D1_acq_data_in_reg[70] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[70] at FF_X35_Y4_N20
--register power-up is low

D1_acq_data_in_reg[70] = DFFEAS(D1L186, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[71] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[71] at FF_X35_Y2_N8
--register power-up is low

D1_acq_data_in_reg[71] = DFFEAS(D1L188, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[72] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[72] at FF_X36_Y4_N14
--register power-up is low

D1_acq_data_in_reg[72] = DFFEAS(D1L190, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--D1_acq_data_in_reg[73] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[73] at FF_X33_Y5_N31
--register power-up is low

D1_acq_data_in_reg[73] = DFFEAS( , GLOBAL(A1L28),  ,  ,  , TD1_d_writedata[9],  ,  , VCC);


--D1_acq_trigger_in_reg[0] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0] at FF_X33_Y3_N59
--register power-up is low

D1_acq_trigger_in_reg[0] = DFFEAS(D1L343, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--W1_trigger_out_ff is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff at FF_X22_Y3_N5
--register power-up is low

W1_trigger_out_ff = AMPP_FUNCTION(A1L28, W1L745);


--W1L617 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|cdr~0 at MLABCELL_X15_Y2_N9
W1L617 = AMPP_FUNCTION(!P1_virtual_ir_scan_reg, !R1_state[3], !J1_splitter_nodes_receive_2[3]);


--W1L705 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~0 at MLABCELL_X15_Y2_N39
W1L705 = AMPP_FUNCTION(!P1_irf_reg[3][9], !P1_virtual_ir_scan_reg, !J1_splitter_nodes_receive_2[3], !R1_state[4], !R1_state[3]);


--DB1_\buffer_manager:collecting_post_data_var is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var at FF_X21_Y2_N10
--register power-up is low

DB1_\buffer_manager:collecting_post_data_var = AMPP_FUNCTION(A1L28, DB1L128, !W1_reset_all, W1_collect_data);


--W1_run is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run at FF_X22_Y3_N59
--register power-up is low

W1_run = AMPP_FUNCTION(A1L28, P1_irf_reg[3][1], GND);


--W1L665 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_load_on~0 at LABCELL_X17_Y2_N6
W1L665 = AMPP_FUNCTION(!P1_irf_reg[3][1], !P1_virtual_ir_scan_reg, !P1_irf_reg[3][6], !J1_splitter_nodes_receive_2[3], !R1_state[3]);


--CB8_dffs[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1] at FF_X17_Y2_N40
--register power-up is low

CB8_dffs[1] = AMPP_FUNCTION(A1L9, CB8L2, W1L667);


--CB8L1 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~0 at LABCELL_X16_Y2_N57
CB8L1 = AMPP_FUNCTION(!DB1_\buffer_manager:collecting_post_data_var, !CB8_dffs[1], !W1_run, !W1L665);


--W1L616 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out~0 at LABCELL_X16_Y2_N0
W1L616 = AMPP_FUNCTION(!J1_splitter_nodes_receive_2[3], !W1_bypass_reg_out, !A1L10);


--W1_reset_all is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all at FF_X16_Y4_N8
--register power-up is low

W1_reset_all = AMPP_FUNCTION(A1L9, W1L657);


--Q1_word_counter[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0] at FF_X7_Y4_N56
--register power-up is low

Q1_word_counter[0] = AMPP_FUNCTION(A1L9, Q1L9, !Q1L8);


--Q1_word_counter[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1] at FF_X7_Y4_N38
--register power-up is low

Q1_word_counter[1] = AMPP_FUNCTION(A1L9, Q1L10, !Q1L8);


--Q1L21 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~0 at MLABCELL_X6_Y4_N12
Q1L21 = AMPP_FUNCTION(!Q1L3Q, !D1L431, !Q1L5Q, !D1L431, !D1L431, !D1L432);


--Q1_word_counter[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2] at FF_X7_Y4_N22
--register power-up is low

Q1_word_counter[2] = AMPP_FUNCTION(A1L9, Q1L11, !Q1L8);


--Q1_word_counter[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3] at FF_X7_Y4_N49
--register power-up is low

Q1_word_counter[3] = AMPP_FUNCTION(A1L9, Q1L12, !Q1L8);


--Q1L15 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]~1 at LABCELL_X7_Y4_N33
Q1L15 = AMPP_FUNCTION(!P1_virtual_ir_scan_reg, !R1_state[8], !Q1_word_counter[2], !R1_state[4], !Q1_word_counter[3]);


--Q1L16 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]~2 at LABCELL_X7_Y4_N18
Q1L16 = AMPP_FUNCTION(!P1_virtual_ir_scan_reg, !R1_state[8], !Q1_word_counter[3], !R1_state[4], !Q1_word_counter[2]);


--Q1_WORD_SR[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1] at FF_X7_Y4_N25
--register power-up is low

Q1_WORD_SR[1] = AMPP_FUNCTION(A1L9, Q1L26, Q1L17);


--Q1L22 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~3 at LABCELL_X7_Y4_N12
Q1L22 = AMPP_FUNCTION(!Q1_word_counter[1], !D1L431, !Q1_word_counter[0], !D1L431, !D1L431, !D1L432);


--Q1L23 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~4 at LABCELL_X7_Y4_N27
Q1L23 = AMPP_FUNCTION(!Q1L16, !Q1L15, !Q1L22, !Q1_WORD_SR[1], !Q1L21);


--Q1L17 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]~5 at LABCELL_X7_Y4_N30
Q1L17 = AMPP_FUNCTION(!P1_virtual_ir_scan_reg, !R1_state[8], !J1_splitter_nodes_receive_2[3], !R1_state[4], !R1_state[3]);


--DB1_is_buffer_wrapped_once_sig is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig at FF_X21_Y2_N50
--register power-up is low

DB1_is_buffer_wrapped_once_sig = AMPP_FUNCTION(A1L28, DB1L162, !W1_reset_all, GND);


--W1_sdr is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr at LABCELL_X19_Y2_N24
W1_sdr = AMPP_FUNCTION(!P1_virtual_ir_scan_reg, !J1_splitter_nodes_receive_2[3], !R1_state[4]);


--W1L654 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0 at LABCELL_X18_Y2_N51
W1L654 = AMPP_FUNCTION(!R1_state[3], !J1_splitter_nodes_receive_2[3], !P1_virtual_ir_scan_reg, !P1_irf_reg[3][8]);


--W1L655 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1 at LABCELL_X17_Y3_N51
W1L655 = AMPP_FUNCTION(!P1_irf_reg[3][8], !P1_virtual_ir_scan_reg, !J1_splitter_nodes_receive_2[3], !R1_state[4]);


--W1L647 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LessThan0~0 at LABCELL_X18_Y2_N48
W1L647 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[27], !W1_tdo_crc_len_reg[28]);


--W1L648 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LessThan0~1 at LABCELL_X18_Y2_N54
W1L648 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[23], !W1_tdo_crc_len_reg[0], !W1_tdo_crc_len_reg[31], !W1_tdo_crc_len_reg[29], !W1_tdo_crc_len_reg[30], !W1_tdo_crc_len_reg[8]);


--W1L649 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LessThan0~2 at LABCELL_X17_Y3_N9
W1L649 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[5], !W1_tdo_crc_len_reg[4], !W1_tdo_crc_len_reg[3], !W1_tdo_crc_len_reg[2], !W1_tdo_crc_len_reg[1], !W1_tdo_crc_len_reg[6]);


--W1L650 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LessThan0~3 at LABCELL_X19_Y3_N3
W1L650 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[9], !W1_tdo_crc_len_reg[13], !W1_tdo_crc_len_reg[11], !W1_tdo_crc_len_reg[10], !W1_tdo_crc_len_reg[7], !W1_tdo_crc_len_reg[12]);


--W1L651 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LessThan0~4 at LABCELL_X18_Y2_N36
W1L651 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[20], !W1_tdo_crc_len_reg[24], !W1_tdo_crc_len_reg[25], !W1_tdo_crc_len_reg[21], !W1_tdo_crc_len_reg[26], !W1_tdo_crc_len_reg[22]);


--W1L652 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LessThan0~5 at LABCELL_X19_Y3_N33
W1L652 = AMPP_FUNCTION(!W1_tdo_crc_len_reg[17], !W1_tdo_crc_len_reg[16], !W1_tdo_crc_len_reg[19], !W1_tdo_crc_len_reg[15], !W1_tdo_crc_len_reg[14], !W1_tdo_crc_len_reg[18]);


--W1L653 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LessThan0~6 at LABCELL_X18_Y2_N42
W1L653 = AMPP_FUNCTION(!W1L647, !W1L652, !W1L648, !W1L650, !W1L651, !W1L649);


--W1L696 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]~0 at LABCELL_X19_Y2_N9
W1L696 = AMPP_FUNCTION(!R1_state[3], !P1_virtual_ir_scan_reg, !J1_splitter_nodes_receive_2[3], !R1_state[4], !W1L653, !P1_irf_reg[3][8]);


--CB4_dffs[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1] at FF_X21_Y3_N38
--register power-up is low

CB4_dffs[1] = AMPP_FUNCTION(A1L9, CB4L4, !W1_reset_all, W1_trigger_setup_ena);


--W1_trigger_setup_ena is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena at LABCELL_X19_Y2_N3
W1_trigger_setup_ena = AMPP_FUNCTION(!R1_state[4], !J1_splitter_nodes_receive_2[3], !P1_virtual_ir_scan_reg, !P1_irf_reg[3][3]);


--X1L5 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 at LABCELL_X19_Y2_N54
X1L5 = AMPP_FUNCTION(!JB1_counter_reg_bit[1], !JB1_counter_reg_bit[0], !JB1_counter_reg_bit[4], !JB1_counter_reg_bit[2], !JB1_counter_reg_bit[3]);


--X1_status_ram_shift_load is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load at LABCELL_X19_Y2_N12
X1_status_ram_shift_load = AMPP_FUNCTION(!R1_state[4], !J1_splitter_nodes_receive_2[3], !X1L5, !P1_virtual_ir_scan_reg, !P1_irf_reg[3][7]);


--W1_trigger_out_mode_ff is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff at FF_X22_Y3_N26
--register power-up is low

W1_trigger_out_mode_ff = AMPP_FUNCTION(A1L28, W1L747);


--DB1_\buffer_manager:is_buffer_wrapped is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped at FF_X21_Y2_N19
--register power-up is low

DB1_\buffer_manager:is_buffer_wrapped = AMPP_FUNCTION(A1L28, DB1L165, !W1_reset_all, W1_collect_data);


--W1_buffer_write_enable_delayed is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed at FF_X28_Y3_N22
--register power-up is low

W1_buffer_write_enable_delayed = AMPP_FUNCTION(A1L28, W1L614);


--DB1_\buffer_manager:done is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done at FF_X21_Y2_N25
--register power-up is low

DB1_\buffer_manager:done = AMPP_FUNCTION(A1L28, DB1L149, !W1_reset_all, W1_collect_data);


--W1L664 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|state_status[2]~0 at LABCELL_X22_Y3_N9
W1L664 = AMPP_FUNCTION(!DB1_\buffer_manager:collecting_post_data_var, !DB1_\buffer_manager:is_buffer_wrapped, !W1_buffer_write_enable_delayed, !DB1_\buffer_manager:done, !W1_run);


--UB1_last_level_delayed is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed at FF_X22_Y3_N37
--register power-up is low

UB1_last_level_delayed = AMPP_FUNCTION(A1L28, UB1L2, !W1_reset_all);


--CB3_dffs[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0] at FF_X22_Y3_N23
--register power-up is low

CB3_dffs[0] = AMPP_FUNCTION(A1L9, CB3_dffs[1], !W1_reset_all, GND, W1_trigger_setup_ena);


--W1L745 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff~0 at LABCELL_X22_Y3_N3
W1L745 = AMPP_FUNCTION(!CB3_dffs[0], !UB1_last_level_delayed, !W1L664, !W1_trigger_out_ff, !W1_trigger_out_mode_ff);


--W1L743 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_internal~6 at LABCELL_X16_Y2_N48
W1L743 = AMPP_FUNCTION(!W1_bypass_reg_out, !W1L667, !W1L737, !CB8_dffs[0], !W1L739, !W1L740);


--AB1L20 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr~0 at LABCELL_X16_Y2_N24
AB1L20 = AMPP_FUNCTION(!P1_irf_reg[3][9], !W1L741, !W1_tdo_crc_val_shift_reg[0], !W1L743, !AB1_lfsr[0], !AB1_lfsr[1]);


--W1_tdo_crc_val_calc_reset is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_calc_reset at LABCELL_X16_Y2_N3
W1_tdo_crc_val_calc_reset = AMPP_FUNCTION(!J1_splitter_nodes_receive_2[3], !R1_state[3], !P1_virtual_ir_scan_reg, !P1_irf_reg[3][9]);


--AB1L10 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]~1 at LABCELL_X19_Y2_N48
AB1L10 = AMPP_FUNCTION(!R1_state[3], !W1L653, !P1_irf_reg[3][9], !J1_splitter_nodes_receive_2[3], !P1_virtual_ir_scan_reg, !R1_state[4]);


--DB1_final_trigger_set is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set at FF_X22_Y2_N52
--register power-up is low

DB1_final_trigger_set = AMPP_FUNCTION(A1L28, DB1L159, !W1_reset_all, DB1L158);


--DB1_modified_post_count[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] at FF_X27_Y1_N29
--register power-up is low

DB1_modified_post_count[6] = AMPP_FUNCTION(A1L28, DB1L195, !W1_reset_all, DB1L158);


--DB1_modified_post_count[7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] at FF_X22_Y2_N47
--register power-up is low

DB1_modified_post_count[7] = AMPP_FUNCTION(A1L28, DB1L197, !W1_reset_all, DB1L158);


--DB1_modified_post_count[8] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8] at FF_X22_Y2_N49
--register power-up is low

DB1_modified_post_count[8] = AMPP_FUNCTION(A1L28, DB1L199, !W1_reset_all, DB1L158);


--DB1L153 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal2~0 at LABCELL_X22_Y3_N12
DB1L153 = AMPP_FUNCTION(!DB1_counter[6], !DB1_counter[7], !DB1_modified_post_count[7], !DB1_counter[8], !DB1_modified_post_count[6], !DB1_modified_post_count[8]);


--DB1_modified_post_count[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] at FF_X21_Y3_N44
--register power-up is low

DB1_modified_post_count[0] = AMPP_FUNCTION(A1L28, CB4_dffs[0], !W1_reset_all, GND, DB1L158);


--DB1_modified_post_count[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] at FF_X21_Y3_N28
--register power-up is low

DB1_modified_post_count[1] = AMPP_FUNCTION(A1L28, DB1L185, !W1_reset_all, DB1L158);


--DB1_modified_post_count[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] at FF_X21_Y3_N25
--register power-up is low

DB1_modified_post_count[2] = AMPP_FUNCTION(A1L28, DB1L187, !W1_reset_all, DB1L158);


--DB1L154 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal2~1 at MLABCELL_X21_Y3_N42
DB1L154 = AMPP_FUNCTION(!DB1_counter[0], !DB1_modified_post_count[1], !DB1_counter[1], !DB1_modified_post_count[2], !DB1_modified_post_count[0], !DB1_counter[2]);


--DB1_modified_post_count[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] at FF_X27_Y1_N25
--register power-up is low

DB1_modified_post_count[3] = AMPP_FUNCTION(A1L28, DB1L189, !W1_reset_all, DB1L158);


--DB1_modified_post_count[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] at FF_X22_Y2_N44
--register power-up is low

DB1_modified_post_count[4] = AMPP_FUNCTION(A1L28, DB1L191, !W1_reset_all, DB1L158);


--DB1_modified_post_count[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] at FF_X25_Y3_N52
--register power-up is low

DB1_modified_post_count[5] = AMPP_FUNCTION(A1L28, DB1L193, !W1_reset_all, DB1L158);


--DB1L155 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal2~2 at LABCELL_X22_Y3_N30
DB1L155 = AMPP_FUNCTION(!DB1_counter[3], !DB1_counter[4], !DB1_modified_post_count[4], !DB1_counter[5], !DB1_modified_post_count[3], !DB1_modified_post_count[5]);


--DB1L150 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~0 at LABCELL_X22_Y3_N48
DB1L150 = AMPP_FUNCTION(!DB1_counter[6], !DB1_counter[5], !DB1_counter[4], !DB1_counter[8], !DB1_counter[3], !DB1_counter[7]);


--DB1L151 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~1 at MLABCELL_X21_Y3_N57
DB1L151 = AMPP_FUNCTION(!DB1_counter[1], !DB1_counter[0], !DB1_counter[2]);


--DB1L152 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~2 at LABCELL_X22_Y3_N18
DB1L152 = AMPP_FUNCTION(!DB1L151, !DB1L150);


--DB1L128 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|collecting_post_data_var~0 at MLABCELL_X21_Y2_N9
DB1L128 = AMPP_FUNCTION(!DB1_final_trigger_set, !DB1L153, !DB1L152, !DB1_\buffer_manager:done, !DB1L155, !DB1L154);


--W1_condition_delay_reg[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3] at FF_X22_Y3_N44
--register power-up is low

W1_condition_delay_reg[3] = AMPP_FUNCTION(A1L28, W1_condition_delay_reg[2], GND);


--W1_collect_data is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data at LABCELL_X22_Y3_N45
W1_collect_data = AMPP_FUNCTION(!W1_run, !W1_condition_delay_reg[3]);


--CB8_dffs[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2] at FF_X17_Y2_N38
--register power-up is low

CB8_dffs[2] = AMPP_FUNCTION(A1L9, CB8L3, W1L667);


--CB8L2 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~1 at LABCELL_X17_Y2_N39
CB8L2 = AMPP_FUNCTION(!W1_buffer_write_enable_delayed, !W1L665, !CB8_dffs[2], !W1_run, !DB1_\buffer_manager:done);


--W1L657 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all~0 at LABCELL_X16_Y4_N6
W1L657 = AMPP_FUNCTION(!P1_irf_reg[3][0], !P1_clr_reg);


--Q1L9 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter~0 at LABCELL_X7_Y4_N54
Q1L9 = AMPP_FUNCTION(!P1_virtual_ir_scan_reg, !R1_state[8], !Q1_word_counter[3], !Q1_word_counter[2], !Q1_word_counter[0], !Q1_word_counter[1]);


--Q1L8 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]~1 at LABCELL_X12_Y2_N18
Q1L8 = AMPP_FUNCTION(!J1_splitter_nodes_receive_2[3], !R1_state[3], !R1_state[8], !P1_virtual_ir_scan_reg, !R1_state[4]);


--Q1L10 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter~2 at LABCELL_X7_Y4_N36
Q1L10 = AMPP_FUNCTION(!R1_state[8], !P1_virtual_ir_scan_reg, !Q1_word_counter[1], !Q1_word_counter[0]);


--Q1L11 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter~3 at LABCELL_X7_Y4_N21
Q1L11 = AMPP_FUNCTION(!P1_virtual_ir_scan_reg, !R1_state[8], !Q1_word_counter[0], !Q1_word_counter[2], !Q1_word_counter[1]);


--Q1L12 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter~4 at LABCELL_X7_Y4_N48
Q1L12 = AMPP_FUNCTION(!P1_virtual_ir_scan_reg, !R1_state[8], !Q1_word_counter[1], !Q1_word_counter[2], !Q1_word_counter[3], !Q1_word_counter[0]);


--Q1L24 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~6 at LABCELL_X7_Y4_N6
Q1L24 = AMPP_FUNCTION(!D1L432, !D1L432, !Q1_word_counter[0], !Q1_word_counter[1], !D1L431, !D1L432);


--Q1_WORD_SR[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2] at FF_X7_Y4_N4
--register power-up is low

Q1_WORD_SR[2] = AMPP_FUNCTION(A1L9, Q1L29, Q1L17);


--Q1L25 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~7 at MLABCELL_X6_Y4_N6
Q1L25 = AMPP_FUNCTION(!Q1L5Q, !D1L431, !Q1L3Q, !D1L432, !D1L431, !D1L432);


--Q1L26 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~8 at LABCELL_X7_Y4_N24
Q1L26 = AMPP_FUNCTION(!Q1L16, !Q1L15, !Q1L24, !Q1L25, !Q1_WORD_SR[2]);


--DB1L156 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal2~3 at MLABCELL_X21_Y2_N45
DB1L156 = AMPP_FUNCTION(!DB1L154, !DB1L153, !DB1L155);


--DB1_\buffer_manager:base_address[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0] at FF_X21_Y2_N2
--register power-up is low

DB1_\buffer_manager:base_address[0] = AMPP_FUNCTION(A1L28, DB1L127, !W1_reset_all, W1_collect_data);


--DB1L200 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~0 at LABCELL_X22_Y3_N27
DB1L200 = AMPP_FUNCTION(!DB1_final_trigger_set, !UB1_last_level_delayed, !DB1L151, !CB3_dffs[0], !DB1L150);


--DB1L161 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 at MLABCELL_X21_Y2_N54
DB1L161 = AMPP_FUNCTION(!DB1_\buffer_manager:done, !DB1L153, !DB1L154, !DB1L155, !W1_collect_data, !DB1_final_trigger_set);


--DB1L162 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 at MLABCELL_X21_Y2_N36
DB1L162 = AMPP_FUNCTION(!DB1_\buffer_manager:base_address[0], !DB1L156, !DB1_final_trigger_set, !DB1L200, !DB1L161, !DB1_is_buffer_wrapped_once_sig);


--CB4_dffs[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2] at FF_X21_Y3_N40
--register power-up is low

CB4_dffs[2] = AMPP_FUNCTION(A1L9, CB4_dffs[3], !W1_reset_all, GND, W1_trigger_setup_ena);


--Y1_cells[1][0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] at FF_X18_Y2_N40
--register power-up is low

Y1_cells[1][0] = AMPP_FUNCTION(A1L28, W1_segment_wrapped_delayed, GND, RB1L2);


--Y1_cells[0][0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] at FF_X24_Y2_N4
--register power-up is low

Y1_cells[0][0] = AMPP_FUNCTION(A1L28, Y1L3, RB1L1);


--Y1_xraddr[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] at FF_X25_Y2_N59
--register power-up is low

Y1_xraddr[0] = AMPP_FUNCTION(A1L9, Y1L94, P1_irf_reg[3][7]);


--X1_status_offload_shift_ena is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena at LABCELL_X19_Y2_N15
X1_status_offload_shift_ena = AMPP_FUNCTION(!R1_state[4], !J1_splitter_nodes_receive_2[3], !P1_virtual_ir_scan_reg, !P1_irf_reg[3][7]);


--JB1_cout_actual is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_39i:auto_generated|cout_actual at MLABCELL_X21_Y2_N30
JB1_cout_actual = AMPP_FUNCTION(!X1L5, !JB1L20);


--CB1_dffs[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0] at FF_X21_Y3_N37
--register power-up is low

CB1_dffs[0] = AMPP_FUNCTION(A1L9, CB1_dffs[1], !W1_reset_all, GND, W1_trigger_setup_ena);


--W1L747 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff~0 at LABCELL_X22_Y3_N24
W1L747 = AMPP_FUNCTION(!P1_irf_reg[3][1], !W1_trigger_out_mode_ff, !CB1_dffs[0]);


--DB1L163 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped~0 at MLABCELL_X25_Y1_N48
DB1L163 = AMPP_FUNCTION(!DB1L64, !DB1L80, !DB1L60, !DB1L72, !DB1L68, !DB1L76);


--DB1L164 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped~1 at MLABCELL_X21_Y2_N51
DB1L164 = AMPP_FUNCTION(!DB1_final_trigger_set, !DB1L153, !DB1L88, !DB1L154, !DB1L155, !DB1L84);


--DB1L165 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped~2 at MLABCELL_X21_Y2_N18
DB1L165 = AMPP_FUNCTION(!DB1L164, !DB1L156, !DB1_final_trigger_set, !DB1L163, !DB1_\buffer_manager:is_buffer_wrapped, !DB1L200);


--DB1L149 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|done~0 at MLABCELL_X21_Y2_N24
DB1L149 = AMPP_FUNCTION(!DB1_final_trigger_set, !DB1L153, !DB1L154, !DB1_\buffer_manager:done, !DB1L155);


--BB1_run is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run at FF_X22_Y3_N41
--register power-up is low

BB1_run = AMPP_FUNCTION(A1L28, BB1L4, !W1_reset_all);


--WB1_regoutff is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff at FF_X33_Y3_N25
--register power-up is low

WB1_regoutff = AMPP_FUNCTION(A1L28, WB1L2);


--UB1L2 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 at LABCELL_X22_Y3_N36
UB1L2 = AMPP_FUNCTION(!WB1_regoutff, !UB1_last_level_delayed, !BB1_run);


--CB3_dffs[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1] at FF_X21_Y3_N49
--register power-up is low

CB3_dffs[1] = AMPP_FUNCTION(A1L9, CB3L4, !W1_reset_all, W1_trigger_setup_ena);


--DB1L158 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~0 at LABCELL_X22_Y3_N0
DB1L158 = AMPP_FUNCTION(!CB3_dffs[0], !UB1_last_level_delayed, !DB1_final_trigger_set, !W1_run, !W1_condition_delay_reg[3]);


--DB1L140 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~0 at LABCELL_X23_Y3_N0
DB1L140 = AMPP_FUNCTION(!UB1_last_level_delayed, !DB1L150, !DB1_final_trigger_set, !CB3_dffs[0], !DB1L151, !DB1L92);


--DB1L201 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~1 at LABCELL_X22_Y3_N21
DB1L201 = AMPP_FUNCTION(!DB1_final_trigger_set, !UB1_last_level_delayed, !CB3_dffs[0]);


--DB1L139 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]~1 at LABCELL_X22_Y3_N54
DB1L139 = AMPP_FUNCTION(!DB1L201, !DB1L153, !DB1L150, !DB1L155, !DB1L154, !DB1L151);


--DB1L141 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~2 at LABCELL_X23_Y3_N3
DB1L141 = AMPP_FUNCTION(!UB1_last_level_delayed, !DB1L150, !CB3_dffs[0], !DB1_final_trigger_set, !DB1L151, !DB1L96);


--DB1L142 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~3 at LABCELL_X23_Y3_N6
DB1L142 = AMPP_FUNCTION(!UB1_last_level_delayed, !DB1L150, !DB1_final_trigger_set, !CB3_dffs[0], !DB1L151, !DB1L100);


--DB1L143 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~4 at LABCELL_X23_Y3_N12
DB1L143 = AMPP_FUNCTION(!UB1_last_level_delayed, !CB3_dffs[0], !DB1_final_trigger_set, !DB1L150, !DB1L151, !DB1L104);


--DB1L144 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~5 at LABCELL_X23_Y3_N9
DB1L144 = AMPP_FUNCTION(!UB1_last_level_delayed, !DB1L150, !CB3_dffs[0], !DB1_final_trigger_set, !DB1L151, !DB1L108);


--DB1L145 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~6 at LABCELL_X23_Y3_N18
DB1L145 = AMPP_FUNCTION(!UB1_last_level_delayed, !CB3_dffs[0], !DB1_final_trigger_set, !DB1L150, !DB1L151, !DB1L112);


--DB1L146 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~7 at LABCELL_X23_Y3_N21
DB1L146 = AMPP_FUNCTION(!UB1_last_level_delayed, !CB3_dffs[0], !DB1L150, !DB1_final_trigger_set, !DB1L151, !DB1L116);


--DB1L147 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~8 at LABCELL_X23_Y3_N24
DB1L147 = AMPP_FUNCTION(!UB1_last_level_delayed, !CB3_dffs[0], !DB1_final_trigger_set, !DB1L150, !DB1L151, !DB1L120);


--DB1L148 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~9 at LABCELL_X23_Y3_N27
DB1L148 = AMPP_FUNCTION(!UB1_last_level_delayed, !CB3_dffs[0], !DB1L150, !DB1_final_trigger_set, !DB1L151, !DB1L124);


--W1_condition_delay_reg[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2] at FF_X28_Y3_N4
--register power-up is low

W1_condition_delay_reg[2] = AMPP_FUNCTION(A1L28, W1L625);


--CB8_dffs[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3] at FF_X17_Y2_N19
--register power-up is low

CB8_dffs[3] = AMPP_FUNCTION(A1L9, CB8L4, W1L667);


--CB8L3 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~2 at LABCELL_X17_Y2_N36
CB8L3 = AMPP_FUNCTION(!W1L665, !W1L664, !CB8_dffs[3]);


--Q1L27 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~9 at MLABCELL_X6_Y4_N36
Q1L27 = AMPP_FUNCTION(!Q1L3Q, !D1L431, !Q1L5Q, !D1L431, !D1L431, !D1L432);


--Q1_WORD_SR[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3] at FF_X7_Y4_N1
--register power-up is low

Q1_WORD_SR[3] = AMPP_FUNCTION(A1L9, Q1L32, Q1L17);


--Q1L28 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~10 at LABCELL_X7_Y4_N42
Q1L28 = AMPP_FUNCTION(!D1L432, !D1L431, !Q1_word_counter[0], !Q1_word_counter[1], !D1L431, !D1L432);


--Q1L29 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~11 at LABCELL_X7_Y4_N3
Q1L29 = AMPP_FUNCTION(!Q1L16, !Q1L15, !Q1L27, !Q1_WORD_SR[3], !Q1L28);


--DB1L202 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~0 at MLABCELL_X21_Y2_N27
DB1L202 = AMPP_FUNCTION(!DB1_final_trigger_set, !DB1L153, !DB1L200, !DB1L155, !DB1L154);


--DB1L168 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 at LABCELL_X22_Y3_N42
DB1L168 = AMPP_FUNCTION(!W1_run, !DB1_\buffer_manager:done, !W1_condition_delay_reg[3], !W1_reset_all);


--DB1L127 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|base_address~0 at MLABCELL_X21_Y2_N0
DB1L127 = AMPP_FUNCTION(!DB1L153, !DB1L200, !DB1L154, !DB1L155, !DB1_\buffer_manager:base_address[0], !DB1_final_trigger_set);


--CB4_dffs[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3] at FF_X21_Y3_N32
--register power-up is low

CB4_dffs[3] = AMPP_FUNCTION(A1L9, CB4_dffs[4], !W1_reset_all, GND, W1_trigger_setup_ena);


--W1_segment_wrapped_delayed is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed at FF_X21_Y2_N59
--register power-up is low

W1_segment_wrapped_delayed = AMPP_FUNCTION(A1L28, DB1_\buffer_manager:is_buffer_wrapped, GND);


--W1_current_segment_delayed[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0] at FF_X21_Y2_N43
--register power-up is low

W1_current_segment_delayed[0] = AMPP_FUNCTION(A1L28, DB1_\buffer_manager:base_address[0], GND);


--DB1_\buffer_manager:segment_shift_var is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:segment_shift_var at FF_X21_Y2_N35
--register power-up is low

DB1_\buffer_manager:segment_shift_var = AMPP_FUNCTION(A1L28, DB1L202, !W1_reset_all, GND, W1_collect_data);


--RB1L2 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[1]~0 at MLABCELL_X21_Y2_N12
RB1L2 = AMPP_FUNCTION(!W1_buffer_write_enable_delayed, !DB1_\buffer_manager:segment_shift_var, !P1_irf_reg[3][2], !W1_current_segment_delayed[0]);


--RB1L1 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[0]~1 at MLABCELL_X21_Y2_N33
RB1L1 = AMPP_FUNCTION(!P1_irf_reg[3][2], !W1_buffer_write_enable_delayed, !DB1_\buffer_manager:segment_shift_var, !W1_current_segment_delayed[0]);


--Y1_cells[1][1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] at FF_X18_Y2_N46
--register power-up is low

Y1_cells[1][1] = AMPP_FUNCTION(A1L28, W1_last_trigger_address_delayed[0], GND, RB1L2);


--Y1_cells[0][1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] at FF_X24_Y2_N55
--register power-up is low

Y1_cells[0][1] = AMPP_FUNCTION(A1L28, Y1L5, RB1L1);


--CB1_dffs[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1] at FF_X21_Y3_N35
--register power-up is low

CB1_dffs[1] = AMPP_FUNCTION(A1L9, CB1_dffs[2], !W1_reset_all, GND, W1_trigger_setup_ena);


--BB1L4 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run~0 at LABCELL_X22_Y3_N39
BB1L4 = AMPP_FUNCTION(!P1_irf_reg[3][1], !DB1_\buffer_manager:is_buffer_wrapped, !W1_condition_delay_reg[3]);


--CB2_dffs[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1] at FF_X33_Y3_N34
--register power-up is low

CB2_dffs[1] = AMPP_FUNCTION(A1L9, CB2L5, !W1_reset_all, W1_trigger_setup_ena);


--WB1_holdff is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff at FF_X33_Y3_N29
--register power-up is low

WB1_holdff = AMPP_FUNCTION(A1L28, D1_acq_trigger_in_reg[0], GND);


--CB2_dffs[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0] at FF_X33_Y3_N31
--register power-up is low

CB2_dffs[0] = AMPP_FUNCTION(A1L9, CB2L3, !W1_reset_all, W1_trigger_setup_ena);


--CB2_dffs[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2] at FF_X19_Y3_N14
--register power-up is low

CB2_dffs[2] = AMPP_FUNCTION(A1L9, CB2L7, !W1_reset_all, W1_trigger_setup_ena);


--WB1L2 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 at LABCELL_X33_Y3_N24
WB1L2 = AMPP_FUNCTION(!WB1_holdff, !CB2_dffs[1], !CB2_dffs[0], !D1_acq_trigger_in_reg[0], !CB2_dffs[2]);


--CB3_dffs[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2] at FF_X21_Y3_N55
--register power-up is low

CB3_dffs[2] = AMPP_FUNCTION(A1L9, CB3_dffs[3], !W1_reset_all, GND, W1_trigger_setup_ena);


--CB4_dffs[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6] at FF_X21_Y3_N11
--register power-up is low

CB4_dffs[6] = AMPP_FUNCTION(A1L9, CB4_dffs[7], !W1_reset_all, GND, W1_trigger_setup_ena);


--CB4_dffs[7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7] at FF_X21_Y3_N34
--register power-up is low

CB4_dffs[7] = AMPP_FUNCTION(A1L9, CB4L11, !W1_reset_all, W1_trigger_setup_ena);


--CB4_dffs[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4] at FF_X21_Y3_N5
--register power-up is low

CB4_dffs[4] = AMPP_FUNCTION(A1L9, CB4_dffs[5], !W1_reset_all, GND, W1_trigger_setup_ena);


--CB4_dffs[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5] at FF_X21_Y3_N8
--register power-up is low

CB4_dffs[5] = AMPP_FUNCTION(A1L9, CB4_dffs[6], !W1_reset_all, GND, W1_trigger_setup_ena);


--W1_condition_delay_reg[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1] at FF_X28_Y3_N11
--register power-up is low

W1_condition_delay_reg[1] = AMPP_FUNCTION(A1L28, W1L623);


--CB8_dffs[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4] at FF_X17_Y2_N10
--register power-up is low

CB8_dffs[4] = AMPP_FUNCTION(A1L9, CB8L5, W1L667);


--CB8L4 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~3 at LABCELL_X17_Y2_N18
CB8L4 = AMPP_FUNCTION(!P1_irf_reg[3][6], !P1_virtual_ir_scan_reg, !P1_irf_reg[3][1], !R1_state[3], !J1_splitter_nodes_receive_2[3], !CB8_dffs[4]);


--Q1L30 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~12 at MLABCELL_X6_Y4_N33
Q1L30 = AMPP_FUNCTION(!Q1L5Q, !D1L431, !D1L431, !Q1L3Q, !D1L431, !D1L432);


--Q1L31 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~13 at MLABCELL_X6_Y4_N0
Q1L31 = AMPP_FUNCTION(!Q1L5Q, !D1L432, !Q1L3Q, !D1L432, !D1L431, !D1L432);


--Q1L32 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~14 at LABCELL_X7_Y4_N0
Q1L32 = AMPP_FUNCTION(!Q1L16, !Q1L15, !Q1L30, !Q1L31, !A1L10);


--W1L628 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|crc_rom_sr_ena~0 at LABCELL_X19_Y2_N0
W1L628 = AMPP_FUNCTION(!R1_state[4], !J1_splitter_nodes_receive_2[3], !R1_state[3], !P1_virtual_ir_scan_reg);


--X1_status_buf_read_reset is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset at LABCELL_X30_Y2_N36
X1_status_buf_read_reset = AMPP_FUNCTION(!P1_irf_reg[3][7], !P1_irf_reg[3][1], !W1_reset_all, !W1L628);


--LB1_cout_actual is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|cout_actual at LABCELL_X24_Y2_N0
LB1_cout_actual = AMPP_FUNCTION(!LB1_counter_reg_bit[0], !LB1L4);


--X1L4 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 at LABCELL_X19_Y2_N57
X1L4 = AMPP_FUNCTION(!JB1_counter_reg_bit[1], !JB1_counter_reg_bit[0], !JB1_counter_reg_bit[3], !JB1_counter_reg_bit[2], !JB1_counter_reg_bit[4]);


--W1_last_trigger_address_delayed[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0] at FF_X24_Y2_N37
--register power-up is low

W1_last_trigger_address_delayed[0] = AMPP_FUNCTION(A1L28, DB1_\buffer_manager:last_trigger_address_var[0], GND);


--Y1_cells[1][2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] at FF_X25_Y2_N26
--register power-up is low

Y1_cells[1][2] = AMPP_FUNCTION(A1L28, Y1L32, RB1L2);


--Y1_cells[0][2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] at FF_X24_Y2_N58
--register power-up is low

Y1_cells[0][2] = AMPP_FUNCTION(A1L28, W1_last_trigger_address_delayed[1], GND, RB1L1);


--CB1_dffs[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2] at FF_X21_Y3_N41
--register power-up is low

CB1_dffs[2] = AMPP_FUNCTION(A1L9, CB1L5, !W1_reset_all, W1_trigger_setup_ena);


--CB3_dffs[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3] at FF_X21_Y3_N52
--register power-up is low

CB3_dffs[3] = AMPP_FUNCTION(A1L9, CB3L7, !W1_reset_all, W1_trigger_setup_ena);


--W1_condition_delay_reg[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0] at FF_X28_Y3_N8
--register power-up is low

W1_condition_delay_reg[0] = AMPP_FUNCTION(A1L28, W1L621);


--CB8_dffs[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5] at FF_X17_Y2_N22
--register power-up is low

CB8_dffs[5] = AMPP_FUNCTION(A1L9, CB8L6, W1L667);


--CB8L5 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~4 at LABCELL_X17_Y2_N9
CB8L5 = AMPP_FUNCTION(!W1L665, !W1_current_segment_delayed[0], !CB8_dffs[5]);


--W1_last_trigger_address_delayed[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1] at FF_X27_Y2_N25
--register power-up is low

W1_last_trigger_address_delayed[1] = AMPP_FUNCTION(A1L28, W1L635);


--Y1_cells[1][3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] at FF_X25_Y2_N8
--register power-up is low

Y1_cells[1][3] = AMPP_FUNCTION(A1L28, Y1L34, RB1L2);


--Y1_cells[0][3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] at FF_X24_Y2_N43
--register power-up is low

Y1_cells[0][3] = AMPP_FUNCTION(A1L28, Y1L8, RB1L1);


--CB1_dffs[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3] at FF_X21_Y3_N31
--register power-up is low

CB1_dffs[3] = AMPP_FUNCTION(A1L9, CB1L7, !W1_reset_all, W1_trigger_setup_ena);


--CB3_dffs[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4] at FF_X22_Y3_N7
--register power-up is low

CB3_dffs[4] = AMPP_FUNCTION(A1L9, CB3_dffs[5], !W1_reset_all, GND, W1_trigger_setup_ena);


--CB8_dffs[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6] at FF_X17_Y2_N13
--register power-up is low

CB8_dffs[6] = AMPP_FUNCTION(A1L9, CB8L7, W1L667);


--CB8L6 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~5 at LABCELL_X17_Y2_N21
CB8L6 = AMPP_FUNCTION(!P1_irf_reg[3][6], !P1_virtual_ir_scan_reg, !R1_state[3], !P1_irf_reg[3][1], !J1_splitter_nodes_receive_2[3], !CB8_dffs[6]);


--W1_last_trigger_address_delayed[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2] at FF_X24_Y2_N25
--register power-up is low

W1_last_trigger_address_delayed[2] = AMPP_FUNCTION(A1L28, DB1_\buffer_manager:last_trigger_address_var[2], GND);


--Y1_cells[1][4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] at FF_X23_Y2_N50
--register power-up is low

Y1_cells[1][4] = AMPP_FUNCTION(A1L28, Y1L36, RB1L2);


--Y1_cells[0][4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] at FF_X24_Y2_N47
--register power-up is low

Y1_cells[0][4] = AMPP_FUNCTION(A1L28, W1L638Q, GND, RB1L1);


--CB3_dffs[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5] at FF_X22_Y3_N52
--register power-up is low

CB3_dffs[5] = AMPP_FUNCTION(A1L9, CB3_dffs[6], !W1_reset_all, GND, W1_trigger_setup_ena);


--AB1L21 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr~2 at LABCELL_X16_Y2_N27
AB1L21 = AMPP_FUNCTION(!P1_irf_reg[3][9], !W1L741, !W1L743, !W1_tdo_crc_val_shift_reg[0], !AB1_lfsr[0], !AB1_lfsr[6]);


--CB8_dffs[7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7] at FF_X17_Y2_N16
--register power-up is low

CB8_dffs[7] = AMPP_FUNCTION(A1L9, CB8L8, W1L667);


--CB8L7 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~6 at LABCELL_X17_Y2_N12
CB8L7 = AMPP_FUNCTION(!P1_irf_reg[3][1], !P1_virtual_ir_scan_reg, !P1_irf_reg[3][6], !R1_state[3], !J1_splitter_nodes_receive_2[3], !CB8_dffs[7]);


--W1_last_trigger_address_delayed[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3] at FF_X23_Y2_N44
--register power-up is low

W1_last_trigger_address_delayed[3] = AMPP_FUNCTION(A1L28, W1L639);


--Y1_cells[1][5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] at FF_X23_Y2_N53
--register power-up is low

Y1_cells[1][5] = AMPP_FUNCTION(A1L28, W1_last_trigger_address_delayed[4], GND, RB1L2);


--Y1_cells[0][5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] at FF_X24_Y2_N14
--register power-up is low

Y1_cells[0][5] = AMPP_FUNCTION(A1L28, W1_last_trigger_address_delayed[4], GND, RB1L1);


--CB3_dffs[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6] at FF_X22_Y3_N34
--register power-up is low

CB3_dffs[6] = AMPP_FUNCTION(A1L9, CB3_dffs[7], !W1_reset_all, GND, W1_trigger_setup_ena);


--CB8_dffs[8] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8] at FF_X17_Y2_N55
--register power-up is low

CB8_dffs[8] = AMPP_FUNCTION(A1L9, CB8L9, W1L667);


--CB8L8 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~7 at LABCELL_X17_Y2_N15
CB8L8 = AMPP_FUNCTION(!P1_irf_reg[3][1], !P1_virtual_ir_scan_reg, !R1_state[3], !P1_irf_reg[3][6], !J1_splitter_nodes_receive_2[3], !CB8_dffs[8]);


--W1_last_trigger_address_delayed[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4] at FF_X24_Y2_N29
--register power-up is low

W1_last_trigger_address_delayed[4] = AMPP_FUNCTION(A1L28, DB1_\buffer_manager:last_trigger_address_var[4], GND);


--Y1_cells[1][6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] at FF_X23_Y2_N26
--register power-up is low

Y1_cells[1][6] = AMPP_FUNCTION(A1L28, Y1L39, RB1L2);


--Y1_cells[0][6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] at FF_X24_Y2_N17
--register power-up is low

Y1_cells[0][6] = AMPP_FUNCTION(A1L28, Y1L12, RB1L1);


--CB3_dffs[7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7] at FF_X22_Y3_N16
--register power-up is low

CB3_dffs[7] = AMPP_FUNCTION(A1L9, CB3_dffs[8], !W1_reset_all, GND, W1_trigger_setup_ena);


--CB8_dffs[9] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9] at FF_X17_Y2_N58
--register power-up is low

CB8_dffs[9] = AMPP_FUNCTION(A1L9, CB8L10, W1L667);


--CB8L9 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~8 at LABCELL_X17_Y2_N54
CB8L9 = AMPP_FUNCTION(!P1_irf_reg[3][6], !P1_virtual_ir_scan_reg, !P1_irf_reg[3][1], !R1_state[3], !J1_splitter_nodes_receive_2[3], !CB8_dffs[9]);


--W1_last_trigger_address_delayed[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5] at FF_X24_Y2_N41
--register power-up is low

W1_last_trigger_address_delayed[5] = AMPP_FUNCTION(A1L28, W1L642);


--Y1_cells[1][7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] at FF_X23_Y2_N28
--register power-up is low

Y1_cells[1][7] = AMPP_FUNCTION(A1L28, Y1L41, RB1L2);


--Y1_cells[0][7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] at FF_X24_Y2_N8
--register power-up is low

Y1_cells[0][7] = AMPP_FUNCTION(A1L28, Y1L14, RB1L1);


--CB3_dffs[8] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8] at FF_X33_Y3_N1
--register power-up is low

CB3_dffs[8] = AMPP_FUNCTION(A1L9, CB3_dffs[9], !W1_reset_all, GND, W1_trigger_setup_ena);


--CB8_dffs[10] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10] at FF_X17_Y2_N1
--register power-up is low

CB8_dffs[10] = AMPP_FUNCTION(A1L9, CB8L11, W1L667);


--CB8L10 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~9 at LABCELL_X17_Y2_N57
CB8L10 = AMPP_FUNCTION(!P1_irf_reg[3][6], !P1_virtual_ir_scan_reg, !R1_state[3], !P1_irf_reg[3][1], !J1_splitter_nodes_receive_2[3], !CB8_dffs[10]);


--W1_last_trigger_address_delayed[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6] at FF_X23_Y2_N31
--register power-up is low

W1_last_trigger_address_delayed[6] = AMPP_FUNCTION(A1L28, W1L644);


--Y1_cells[1][8] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] at FF_X23_Y2_N38
--register power-up is low

Y1_cells[1][8] = AMPP_FUNCTION(A1L28, W1_last_trigger_address_delayed[7], GND, RB1L2);


--Y1_cells[0][8] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] at FF_X24_Y2_N11
--register power-up is low

Y1_cells[0][8] = AMPP_FUNCTION(A1L28, W1_last_trigger_address_delayed[7], GND, RB1L1);


--CB3_dffs[9] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9] at FF_X33_Y3_N4
--register power-up is low

CB3_dffs[9] = AMPP_FUNCTION(A1L9, CB2_dffs[0], !W1_reset_all, GND, W1_trigger_setup_ena);


--CB8_dffs[11] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11] at FF_X17_Y2_N5
--register power-up is low

CB8_dffs[11] = AMPP_FUNCTION(A1L9, CB8L12, W1L667);


--CB8L11 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~10 at LABCELL_X17_Y2_N0
CB8L11 = AMPP_FUNCTION(!P1_irf_reg[3][6], !P1_virtual_ir_scan_reg, !P1_irf_reg[3][1], !R1_state[3], !J1_splitter_nodes_receive_2[3], !CB8_dffs[11]);


--W1_last_trigger_address_delayed[7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[7] at FF_X23_Y2_N34
--register power-up is low

W1_last_trigger_address_delayed[7] = AMPP_FUNCTION(A1L28, W1L646);


--Y1_cells[1][9] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] at FF_X23_Y2_N23
--register power-up is low

Y1_cells[1][9] = AMPP_FUNCTION(A1L28, W1_buffer_write_address_delayed[0], GND, RB1L2);


--Y1_cells[0][9] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] at FF_X24_Y2_N50
--register power-up is low

Y1_cells[0][9] = AMPP_FUNCTION(A1L28, Y1L17, RB1L1);


--CB8_dffs[12] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12] at FF_X17_Y2_N31
--register power-up is low

CB8_dffs[12] = AMPP_FUNCTION(A1L9, CB8L13, W1L667);


--CB8L12 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~11 at LABCELL_X17_Y2_N3
CB8L12 = AMPP_FUNCTION(!P1_irf_reg[3][6], !P1_virtual_ir_scan_reg, !R1_state[3], !P1_irf_reg[3][1], !J1_splitter_nodes_receive_2[3], !CB8_dffs[12]);


--W1_buffer_write_address_delayed[0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0] at FF_X27_Y1_N58
--register power-up is low

W1_buffer_write_address_delayed[0] = AMPP_FUNCTION(A1L28, DB1_\buffer_manager:next_address[0], GND);


--Y1_cells[1][10] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] at FF_X23_Y2_N41
--register power-up is low

Y1_cells[1][10] = AMPP_FUNCTION(A1L28, W1_buffer_write_address_delayed[1], GND, RB1L2);


--Y1_cells[0][10] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] at FF_X24_Y2_N52
--register power-up is low

Y1_cells[0][10] = AMPP_FUNCTION(A1L28, Y1L19, RB1L1);


--W1_tdo_crc_val_shift_reg[13] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13] at FF_X15_Y2_N43
--register power-up is low

W1_tdo_crc_val_shift_reg[13] = AMPP_FUNCTION(A1L9, W1L734, W1L705);


--CB8_dffs[13] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13] at FF_X17_Y2_N34
--register power-up is low

CB8_dffs[13] = AMPP_FUNCTION(A1L9, CB8L14, W1L667);


--CB8L13 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~12 at LABCELL_X17_Y2_N30
CB8L13 = AMPP_FUNCTION(!P1_virtual_ir_scan_reg, !P1_irf_reg[3][1], !P1_irf_reg[3][6], !R1_state[3], !J1_splitter_nodes_receive_2[3], !CB8_dffs[13]);


--W1_buffer_write_address_delayed[1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1] at FF_X27_Y1_N55
--register power-up is low

W1_buffer_write_address_delayed[1] = AMPP_FUNCTION(A1L28, W1L600);


--Y1_cells[1][11] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] at FF_X25_Y2_N2
--register power-up is low

Y1_cells[1][11] = AMPP_FUNCTION(A1L28, Y1L46, RB1L2);


--Y1_cells[0][11] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] at FF_X24_Y2_N19
--register power-up is low

Y1_cells[0][11] = AMPP_FUNCTION(A1L28, W1_buffer_write_address_delayed[2], GND, RB1L1);


--AB1L22 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr~3 at LABCELL_X16_Y2_N36
AB1L22 = AMPP_FUNCTION(!P1_irf_reg[3][9], !W1L741, !AB1_lfsr[0], !W1_tdo_crc_val_shift_reg[0], !W1L743);


--W1_tdo_crc_val_shift_reg[14] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14] at FF_X15_Y2_N47
--register power-up is low

W1_tdo_crc_val_shift_reg[14] = AMPP_FUNCTION(A1L9, W1L735, W1L705);


--W1L734 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg~1 at MLABCELL_X15_Y2_N42
W1L734 = AMPP_FUNCTION(!J1_splitter_nodes_receive_2[3], !R1_state[3], !P1_virtual_ir_scan_reg, !W1_tdo_crc_val_shift_reg[14]);


--CB8_dffs[14] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14] at FF_X17_Y2_N25
--register power-up is low

CB8_dffs[14] = AMPP_FUNCTION(A1L9, CB8L15, W1L667);


--CB8L14 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~13 at LABCELL_X17_Y2_N33
CB8L14 = AMPP_FUNCTION(!P1_virtual_ir_scan_reg, !P1_irf_reg[3][1], !R1_state[3], !P1_irf_reg[3][6], !J1_splitter_nodes_receive_2[3], !CB8_dffs[14]);


--W1_buffer_write_address_delayed[2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2] at FF_X28_Y2_N28
--register power-up is low

W1_buffer_write_address_delayed[2] = AMPP_FUNCTION(A1L28, W1L602);


--Y1_cells[1][12] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] at FF_X25_Y2_N5
--register power-up is low

Y1_cells[1][12] = AMPP_FUNCTION(A1L28, Y1L48, RB1L2);


--Y1_cells[0][12] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] at FF_X24_Y2_N22
--register power-up is low

Y1_cells[0][12] = AMPP_FUNCTION(A1L28, Y1L22, RB1L1);


--W1_tdo_crc_val_shift_reg[15] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15] at FF_X15_Y2_N50
--register power-up is low

W1_tdo_crc_val_shift_reg[15] = AMPP_FUNCTION(A1L9, W1L736, W1L705);


--W1L735 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg~2 at MLABCELL_X15_Y2_N45
W1L735 = AMPP_FUNCTION(!J1_splitter_nodes_receive_2[3], !R1_state[3], !P1_virtual_ir_scan_reg, !W1_tdo_crc_val_shift_reg[15]);


--CB8_dffs[15] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15] at FF_X17_Y2_N28
--register power-up is low

CB8_dffs[15] = AMPP_FUNCTION(A1L9, CB8L16, W1L667);


--CB8L15 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~14 at LABCELL_X17_Y2_N24
CB8L15 = AMPP_FUNCTION(!P1_virtual_ir_scan_reg, !P1_irf_reg[3][1], !P1_irf_reg[3][6], !R1_state[3], !J1_splitter_nodes_receive_2[3], !CB8_dffs[15]);


--W1_buffer_write_address_delayed[3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3] at FF_X27_Y2_N31
--register power-up is low

W1_buffer_write_address_delayed[3] = AMPP_FUNCTION(A1L28, W1L604);


--Y1_cells[1][13] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] at FF_X25_Y2_N20
--register power-up is low

Y1_cells[1][13] = AMPP_FUNCTION(A1L28, Y1L50, RB1L2);


--Y1_cells[0][13] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] at FF_X24_Y2_N5
--register power-up is low

Y1_cells[0][13] = AMPP_FUNCTION(A1L28, W1_buffer_write_address_delayed[4], GND, RB1L1);


--W1L736 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg~3 at MLABCELL_X15_Y2_N48
W1L736 = AMPP_FUNCTION(!R1_state[3], !J1_splitter_nodes_receive_2[3], !P1_virtual_ir_scan_reg, !A1L10);


--CB8_dffs[16] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16] at FF_X17_Y2_N43
--register power-up is low

CB8_dffs[16] = AMPP_FUNCTION(A1L9, CB8L17, W1L667);


--CB8L16 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~15 at LABCELL_X17_Y2_N27
CB8L16 = AMPP_FUNCTION(!P1_virtual_ir_scan_reg, !P1_irf_reg[3][1], !R1_state[3], !P1_irf_reg[3][6], !J1_splitter_nodes_receive_2[3], !CB8_dffs[16]);


--W1_buffer_write_address_delayed[4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4] at FF_X27_Y2_N16
--register power-up is low

W1_buffer_write_address_delayed[4] = AMPP_FUNCTION(A1L28, W1L606);


--Y1_cells[1][14] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] at FF_X27_Y2_N55
--register power-up is low

Y1_cells[1][14] = AMPP_FUNCTION(A1L28, W1_buffer_write_address_delayed[5], GND, RB1L2);


--Y1_cells[0][14] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] at FF_X24_Y2_N20
--register power-up is low

Y1_cells[0][14] = AMPP_FUNCTION(A1L28, Y1L25, RB1L1);


--CB7_dffs[16] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16] at FF_X19_Y2_N19
--register power-up is low

CB7_dffs[16] = AMPP_FUNCTION(A1L9, CB7L1, !W1_reset_all);


--CB8L17 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~16 at LABCELL_X17_Y2_N42
CB8L17 = AMPP_FUNCTION(!P1_virtual_ir_scan_reg, !J1_splitter_nodes_receive_2[3], !P1_irf_reg[3][6], !R1_state[3], !P1_irf_reg[3][1], !A1L10);


--W1_buffer_write_address_delayed[5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5] at FF_X27_Y2_N1
--register power-up is low

W1_buffer_write_address_delayed[5] = AMPP_FUNCTION(A1L28, W1L608);


--Y1_cells[1][15] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15] at FF_X25_Y2_N11
--register power-up is low

Y1_cells[1][15] = AMPP_FUNCTION(A1L28, Y1L53, RB1L2);


--Y1_cells[0][15] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15] at FF_X24_Y2_N56
--register power-up is low

Y1_cells[0][15] = AMPP_FUNCTION(A1L28, W1_buffer_write_address_delayed[6], GND, RB1L1);


--CB7L1 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~0 at LABCELL_X19_Y2_N18
CB7L1 = AMPP_FUNCTION(!Y1_xq[16], !X1L5, !P1_irf_reg[3][7], !P1_virtual_ir_scan_reg, !J1_splitter_nodes_receive_2[3], !R1_state[4]);


--X1L3 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 at LABCELL_X13_Y2_N24
X1L3 = AMPP_FUNCTION(!FB1_counter_reg_bit[2], !FB1_counter_reg_bit[5], !FB1_counter_reg_bit[1], !FB1_counter_reg_bit[4], !FB1_counter_reg_bit[3], !FB1_counter_reg_bit[6]);


--X1_ram_shift_load is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load at LABCELL_X13_Y2_N54
X1_ram_shift_load = AMPP_FUNCTION(!R1_state[4], !J1_splitter_nodes_receive_2[3], !X1L3, !P1_irf_reg[3][4], !FB1_counter_reg_bit[0], !P1_virtual_ir_scan_reg);


--W1_buffer_write_address_delayed[6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6] at FF_X27_Y2_N19
--register power-up is low

W1_buffer_write_address_delayed[6] = AMPP_FUNCTION(A1L28, W1L610);


--Y1_cells[1][16] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16] at FF_X25_Y2_N23
--register power-up is low

Y1_cells[1][16] = AMPP_FUNCTION(A1L28, W1_buffer_write_address_delayed[7], GND, RB1L2);


--Y1_cells[0][16] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16] at FF_X24_Y2_N23
--register power-up is low

Y1_cells[0][16] = AMPP_FUNCTION(A1L28, W1_buffer_write_address_delayed[7], GND, RB1L1);


--W1_acq_data_in_pipe_reg[3][0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0] at FF_X36_Y4_N4
--register power-up is low

W1_acq_data_in_pipe_reg[3][0] = AMPP_FUNCTION(A1L28, W1L356);


--W1_buffer_write_address_delayed[7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7] at FF_X27_Y2_N40
--register power-up is low

W1_buffer_write_address_delayed[7] = AMPP_FUNCTION(A1L28, W1L612);


--X1_offload_shift_ena is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena at LABCELL_X13_Y2_N51
X1_offload_shift_ena = AMPP_FUNCTION(!R1_state[4], !J1_splitter_nodes_receive_2[3], !P1_irf_reg[3][4], !P1_virtual_ir_scan_reg);


--FB1_cout_actual is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_89i:auto_generated|cout_actual at LABCELL_X13_Y2_N42
FB1_cout_actual = AMPP_FUNCTION(!FB1L28, !FB1_counter_reg_bit[0], !X1L3);


--W1_acq_data_in_pipe_reg[2][0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0] at FF_X36_Y4_N2
--register power-up is low

W1_acq_data_in_pipe_reg[2][0] = AMPP_FUNCTION(A1L28, W1L237);


--X1_acq_buf_read_reset is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset at LABCELL_X30_Y2_N57
X1_acq_buf_read_reset = AMPP_FUNCTION(!P1_irf_reg[3][4], !W1L628, !W1_reset_all, !P1_irf_reg[3][1]);


--X1_read_pointer_counter_clk_ena is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena at LABCELL_X30_Y2_N24
X1_read_pointer_counter_clk_ena = AMPP_FUNCTION(!P1_irf_reg[3][1], !FB1_counter_reg_bit[0], !P1_irf_reg[3][4], !X1L3, !W1_reset_all, !W1L628);


--W1_acq_data_in_pipe_reg[3][1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1] at FF_X31_Y2_N1
--register power-up is low

W1_acq_data_in_pipe_reg[3][1] = AMPP_FUNCTION(A1L28, W1L358);


--W1_acq_data_in_pipe_reg[1][0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0] at FF_X36_Y4_N11
--register power-up is low

W1_acq_data_in_pipe_reg[1][0] = AMPP_FUNCTION(A1L28, W1L124);


--W1_acq_data_in_pipe_reg[2][1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1] at FF_X31_Y2_N44
--register power-up is low

W1_acq_data_in_pipe_reg[2][1] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[1][1], GND);


--W1_acq_data_in_pipe_reg[3][2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2] at FF_X28_Y3_N49
--register power-up is low

W1_acq_data_in_pipe_reg[3][2] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[2][2], GND);


--W1_acq_data_in_pipe_reg[0][0] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0] at FF_X36_Y4_N17
--register power-up is low

W1_acq_data_in_pipe_reg[0][0] = AMPP_FUNCTION(A1L28, D1_acq_data_in_reg[0], GND);


--W1_acq_data_in_pipe_reg[1][1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1] at FF_X31_Y2_N37
--register power-up is low

W1_acq_data_in_pipe_reg[1][1] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[0][1], GND);


--W1_acq_data_in_pipe_reg[2][2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2] at FF_X28_Y3_N52
--register power-up is low

W1_acq_data_in_pipe_reg[2][2] = AMPP_FUNCTION(A1L28, W1L240);


--W1_acq_data_in_pipe_reg[3][3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3] at FF_X28_Y3_N16
--register power-up is low

W1_acq_data_in_pipe_reg[3][3] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[2][3], GND);


--W1_acq_data_in_pipe_reg[0][1] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1] at FF_X31_Y2_N38
--register power-up is low

W1_acq_data_in_pipe_reg[0][1] = AMPP_FUNCTION(A1L28, W1L8);


--W1_acq_data_in_pipe_reg[1][2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2] at FF_X28_Y3_N44
--register power-up is low

W1_acq_data_in_pipe_reg[1][2] = AMPP_FUNCTION(A1L28, W1L127);


--W1_acq_data_in_pipe_reg[2][3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3] at FF_X28_Y3_N14
--register power-up is low

W1_acq_data_in_pipe_reg[2][3] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[1][3], GND);


--W1_acq_data_in_pipe_reg[3][4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4] at FF_X33_Y3_N19
--register power-up is low

W1_acq_data_in_pipe_reg[3][4] = AMPP_FUNCTION(A1L28, W1L362);


--W1_acq_data_in_pipe_reg[0][2] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2] at FF_X28_Y3_N50
--register power-up is low

W1_acq_data_in_pipe_reg[0][2] = AMPP_FUNCTION(A1L28, W1L10);


--W1_acq_data_in_pipe_reg[1][3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3] at FF_X28_Y3_N59
--register power-up is low

W1_acq_data_in_pipe_reg[1][3] = AMPP_FUNCTION(A1L28, W1L129);


--W1_acq_data_in_pipe_reg[2][4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4] at FF_X33_Y3_N22
--register power-up is low

W1_acq_data_in_pipe_reg[2][4] = AMPP_FUNCTION(A1L28, W1L243);


--W1_acq_data_in_pipe_reg[3][5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5] at FF_X34_Y4_N40
--register power-up is low

W1_acq_data_in_pipe_reg[3][5] = AMPP_FUNCTION(A1L28, W1L364);


--W1_acq_data_in_pipe_reg[0][3] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3] at FF_X28_Y3_N17
--register power-up is low

W1_acq_data_in_pipe_reg[0][3] = AMPP_FUNCTION(A1L28, W1L12);


--W1_acq_data_in_pipe_reg[1][4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4] at FF_X33_Y3_N50
--register power-up is low

W1_acq_data_in_pipe_reg[1][4] = AMPP_FUNCTION(A1L28, W1L131);


--W1_acq_data_in_pipe_reg[2][5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5] at FF_X34_Y4_N31
--register power-up is low

W1_acq_data_in_pipe_reg[2][5] = AMPP_FUNCTION(A1L28, W1L245);


--W1_acq_data_in_pipe_reg[3][6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6] at FF_X28_Y3_N25
--register power-up is low

W1_acq_data_in_pipe_reg[3][6] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[2][6], GND);


--W1_acq_data_in_pipe_reg[0][4] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4] at FF_X33_Y3_N53
--register power-up is low

W1_acq_data_in_pipe_reg[0][4] = AMPP_FUNCTION(A1L28, W1L14);


--W1_acq_data_in_pipe_reg[1][5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5] at FF_X34_Y4_N34
--register power-up is low

W1_acq_data_in_pipe_reg[1][5] = AMPP_FUNCTION(A1L28, W1L133);


--W1_acq_data_in_pipe_reg[2][6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6] at FF_X28_Y3_N38
--register power-up is low

W1_acq_data_in_pipe_reg[2][6] = AMPP_FUNCTION(A1L28, W1L247);


--W1_acq_data_in_pipe_reg[3][7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7] at FF_X35_Y3_N49
--register power-up is low

W1_acq_data_in_pipe_reg[3][7] = AMPP_FUNCTION(A1L28, W1L367);


--W1_acq_data_in_pipe_reg[0][5] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5] at FF_X34_Y4_N8
--register power-up is low

W1_acq_data_in_pipe_reg[0][5] = AMPP_FUNCTION(A1L28, W1L16);


--W1_acq_data_in_pipe_reg[1][6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6] at FF_X28_Y3_N35
--register power-up is low

W1_acq_data_in_pipe_reg[1][6] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[0][6], GND);


--W1_acq_data_in_pipe_reg[2][7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7] at FF_X35_Y3_N13
--register power-up is low

W1_acq_data_in_pipe_reg[2][7] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[1][7], GND);


--W1_acq_data_in_pipe_reg[3][8] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8] at FF_X33_Y3_N16
--register power-up is low

W1_acq_data_in_pipe_reg[3][8] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[2][8], GND);


--W1_acq_data_in_pipe_reg[0][6] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6] at FF_X28_Y3_N29
--register power-up is low

W1_acq_data_in_pipe_reg[0][6] = AMPP_FUNCTION(A1L28, D1_acq_data_in_reg[6], GND);


--W1_acq_data_in_pipe_reg[1][7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7] at FF_X35_Y3_N8
--register power-up is low

W1_acq_data_in_pipe_reg[1][7] = AMPP_FUNCTION(A1L28, W1L136);


--W1_acq_data_in_pipe_reg[2][8] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8] at FF_X33_Y3_N7
--register power-up is low

W1_acq_data_in_pipe_reg[2][8] = AMPP_FUNCTION(A1L28, W1L250);


--W1_acq_data_in_pipe_reg[3][9] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9] at FF_X31_Y3_N28
--register power-up is low

W1_acq_data_in_pipe_reg[3][9] = AMPP_FUNCTION(A1L28, W1L370);


--W1_acq_data_in_pipe_reg[0][7] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7] at FF_X35_Y3_N11
--register power-up is low

W1_acq_data_in_pipe_reg[0][7] = AMPP_FUNCTION(A1L28, D1_acq_data_in_reg[7], GND);


--W1_acq_data_in_pipe_reg[1][8] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8] at FF_X33_Y3_N11
--register power-up is low

W1_acq_data_in_pipe_reg[1][8] = AMPP_FUNCTION(A1L28, W1L138);


--W1_acq_data_in_pipe_reg[2][9] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9] at FF_X31_Y3_N26
--register power-up is low

W1_acq_data_in_pipe_reg[2][9] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[1][9], GND);


--W1_acq_data_in_pipe_reg[3][10] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10] at FF_X33_Y3_N46
--register power-up is low

W1_acq_data_in_pipe_reg[3][10] = AMPP_FUNCTION(A1L28, W1L372);


--W1_acq_data_in_pipe_reg[0][8] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8] at FF_X33_Y3_N44
--register power-up is low

W1_acq_data_in_pipe_reg[0][8] = AMPP_FUNCTION(A1L28, W1L20);


--W1_acq_data_in_pipe_reg[1][9] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9] at FF_X31_Y3_N10
--register power-up is low

W1_acq_data_in_pipe_reg[1][9] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[0][9], GND);


--W1_acq_data_in_pipe_reg[2][10] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10] at FF_X33_Y3_N10
--register power-up is low

W1_acq_data_in_pipe_reg[2][10] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[1][10], GND);


--W1_acq_data_in_pipe_reg[3][11] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11] at FF_X31_Y3_N19
--register power-up is low

W1_acq_data_in_pipe_reg[3][11] = AMPP_FUNCTION(A1L28, W1L374);


--W1_acq_data_in_pipe_reg[0][9] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9] at FF_X31_Y3_N8
--register power-up is low

W1_acq_data_in_pipe_reg[0][9] = AMPP_FUNCTION(A1L28, D1_acq_data_in_reg[9], GND);


--W1_acq_data_in_pipe_reg[1][10] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10] at FF_X33_Y3_N37
--register power-up is low

W1_acq_data_in_pipe_reg[1][10] = AMPP_FUNCTION(A1L28, W1L141);


--W1_acq_data_in_pipe_reg[2][11] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11] at FF_X31_Y3_N47
--register power-up is low

W1_acq_data_in_pipe_reg[2][11] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[1][11], GND);


--W1_acq_data_in_pipe_reg[3][12] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12] at FF_X33_Y3_N49
--register power-up is low

W1_acq_data_in_pipe_reg[3][12] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[2][12], GND);


--W1_acq_data_in_pipe_reg[0][10] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10] at FF_X33_Y3_N20
--register power-up is low

W1_acq_data_in_pipe_reg[0][10] = AMPP_FUNCTION(A1L28, D1_acq_data_in_reg[10], GND);


--W1_acq_data_in_pipe_reg[1][11] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11] at FF_X31_Y3_N5
--register power-up is low

W1_acq_data_in_pipe_reg[1][11] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[0][11], GND);


--W1_acq_data_in_pipe_reg[2][12] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12] at FF_X33_Y3_N23
--register power-up is low

W1_acq_data_in_pipe_reg[2][12] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[1][12], GND);


--W1_acq_data_in_pipe_reg[3][13] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13] at FF_X34_Y3_N40
--register power-up is low

W1_acq_data_in_pipe_reg[3][13] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[2][13], GND);


--W1_acq_data_in_pipe_reg[0][11] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11] at FF_X31_Y3_N43
--register power-up is low

W1_acq_data_in_pipe_reg[0][11] = AMPP_FUNCTION(A1L28, W1L24);


--W1_acq_data_in_pipe_reg[1][12] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12] at FF_X33_Y3_N55
--register power-up is low

W1_acq_data_in_pipe_reg[1][12] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[0][12], GND);


--W1_acq_data_in_pipe_reg[2][13] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13] at FF_X34_Y3_N37
--register power-up is low

W1_acq_data_in_pipe_reg[2][13] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[1][13], GND);


--W1_acq_data_in_pipe_reg[3][14] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14] at FF_X31_Y3_N46
--register power-up is low

W1_acq_data_in_pipe_reg[3][14] = AMPP_FUNCTION(A1L28, W1L378);


--W1_acq_data_in_pipe_reg[0][12] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12] at FF_X33_Y3_N52
--register power-up is low

W1_acq_data_in_pipe_reg[0][12] = AMPP_FUNCTION(A1L28, D1_acq_data_in_reg[12], GND);


--W1_acq_data_in_pipe_reg[1][13] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13] at FF_X34_Y3_N59
--register power-up is low

W1_acq_data_in_pipe_reg[1][13] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[0][13], GND);


--W1_acq_data_in_pipe_reg[2][14] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14] at FF_X31_Y3_N44
--register power-up is low

W1_acq_data_in_pipe_reg[2][14] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[1][14], GND);


--W1_acq_data_in_pipe_reg[3][15] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15] at FF_X34_Y3_N25
--register power-up is low

W1_acq_data_in_pipe_reg[3][15] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[2][15], GND);


--W1_acq_data_in_pipe_reg[0][13] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13] at FF_X34_Y3_N56
--register power-up is low

W1_acq_data_in_pipe_reg[0][13] = AMPP_FUNCTION(A1L28, W1L27);


--W1_acq_data_in_pipe_reg[1][14] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14] at FF_X31_Y3_N1
--register power-up is low

W1_acq_data_in_pipe_reg[1][14] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[0][14], GND);


--W1_acq_data_in_pipe_reg[2][15] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15] at FF_X34_Y3_N52
--register power-up is low

W1_acq_data_in_pipe_reg[2][15] = AMPP_FUNCTION(A1L28, W1L258);


--W1_acq_data_in_pipe_reg[3][16] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16] at FF_X34_Y2_N16
--register power-up is low

W1_acq_data_in_pipe_reg[3][16] = AMPP_FUNCTION(A1L28, W1L381);


--W1_acq_data_in_pipe_reg[0][14] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14] at FF_X31_Y3_N4
--register power-up is low

W1_acq_data_in_pipe_reg[0][14] = AMPP_FUNCTION(A1L28, W1L29);


--W1_acq_data_in_pipe_reg[1][15] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15] at FF_X34_Y3_N50
--register power-up is low

W1_acq_data_in_pipe_reg[1][15] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[0][15], GND);


--W1_acq_data_in_pipe_reg[2][16] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16] at FF_X34_Y2_N53
--register power-up is low

W1_acq_data_in_pipe_reg[2][16] = AMPP_FUNCTION(A1L28, W1L260);


--W1_acq_data_in_pipe_reg[3][17] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17] at FF_X34_Y3_N34
--register power-up is low

W1_acq_data_in_pipe_reg[3][17] = AMPP_FUNCTION(A1L28, W1L383);


--W1_acq_data_in_pipe_reg[0][15] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][15] at FF_X34_Y3_N47
--register power-up is low

W1_acq_data_in_pipe_reg[0][15] = AMPP_FUNCTION(A1L28, W1L31);


--W1_acq_data_in_pipe_reg[1][16] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16] at FF_X34_Y2_N14
--register power-up is low

W1_acq_data_in_pipe_reg[1][16] = AMPP_FUNCTION(A1L28, W1L148);


--W1_acq_data_in_pipe_reg[2][17] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17] at FF_X34_Y3_N32
--register power-up is low

W1_acq_data_in_pipe_reg[2][17] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[1][17], GND);


--W1_acq_data_in_pipe_reg[3][18] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18] at FF_X36_Y3_N28
--register power-up is low

W1_acq_data_in_pipe_reg[3][18] = AMPP_FUNCTION(A1L28, W1L385);


--W1_acq_data_in_pipe_reg[0][16] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16] at FF_X34_Y2_N50
--register power-up is low

W1_acq_data_in_pipe_reg[0][16] = AMPP_FUNCTION(A1L28, D1_acq_data_in_reg[16], GND);


--W1_acq_data_in_pipe_reg[1][17] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17] at FF_X34_Y3_N5
--register power-up is low

W1_acq_data_in_pipe_reg[1][17] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[0][17], GND);


--W1_acq_data_in_pipe_reg[2][18] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][18] at FF_X36_Y3_N47
--register power-up is low

W1_acq_data_in_pipe_reg[2][18] = AMPP_FUNCTION(A1L28, W1L263);


--W1_acq_data_in_pipe_reg[3][19] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19] at FF_X35_Y3_N16
--register power-up is low

W1_acq_data_in_pipe_reg[3][19] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[2][19], GND);


--W1_acq_data_in_pipe_reg[0][17] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17] at FF_X34_Y3_N2
--register power-up is low

W1_acq_data_in_pipe_reg[0][17] = AMPP_FUNCTION(A1L28, D1_acq_data_in_reg[17], GND);


--W1_acq_data_in_pipe_reg[1][18] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18] at FF_X36_Y3_N26
--register power-up is low

W1_acq_data_in_pipe_reg[1][18] = AMPP_FUNCTION(A1L28, W1L151);


--W1_acq_data_in_pipe_reg[2][19] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19] at FF_X35_Y3_N37
--register power-up is low

W1_acq_data_in_pipe_reg[2][19] = AMPP_FUNCTION(A1L28, W1L265);


--W1_acq_data_in_pipe_reg[3][20] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20] at FF_X36_Y3_N16
--register power-up is low

W1_acq_data_in_pipe_reg[3][20] = AMPP_FUNCTION(A1L28, W1L388);


--W1_acq_data_in_pipe_reg[0][18] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18] at FF_X36_Y3_N44
--register power-up is low

W1_acq_data_in_pipe_reg[0][18] = AMPP_FUNCTION(A1L28, D1_acq_data_in_reg[18], GND);


--W1_acq_data_in_pipe_reg[1][19] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19] at FF_X35_Y3_N41
--register power-up is low

W1_acq_data_in_pipe_reg[1][19] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[0][19], GND);


--W1_acq_data_in_pipe_reg[2][20] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20] at FF_X36_Y3_N14
--register power-up is low

W1_acq_data_in_pipe_reg[2][20] = AMPP_FUNCTION(A1L28, W1L267);


--W1_acq_data_in_pipe_reg[3][21] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21] at FF_X35_Y2_N52
--register power-up is low

W1_acq_data_in_pipe_reg[3][21] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[2][21], GND);


--W1_acq_data_in_pipe_reg[0][19] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19] at FF_X35_Y3_N56
--register power-up is low

W1_acq_data_in_pipe_reg[0][19] = AMPP_FUNCTION(A1L28, D1_acq_data_in_reg[19], GND);


--W1_acq_data_in_pipe_reg[1][20] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20] at FF_X36_Y3_N8
--register power-up is low

W1_acq_data_in_pipe_reg[1][20] = AMPP_FUNCTION(A1L28, W1L154);


--W1_acq_data_in_pipe_reg[2][21] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][21] at FF_X35_Y2_N49
--register power-up is low

W1_acq_data_in_pipe_reg[2][21] = AMPP_FUNCTION(A1L28, W1L269);


--W1_acq_data_in_pipe_reg[3][22] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22] at FF_X34_Y4_N1
--register power-up is low

W1_acq_data_in_pipe_reg[3][22] = AMPP_FUNCTION(A1L28, W1L391);


--W1_acq_data_in_pipe_reg[0][20] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20] at FF_X36_Y3_N10
--register power-up is low

W1_acq_data_in_pipe_reg[0][20] = AMPP_FUNCTION(A1L28, W1L37);


--W1_acq_data_in_pipe_reg[1][21] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21] at FF_X35_Y2_N16
--register power-up is low

W1_acq_data_in_pipe_reg[1][21] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[0][21], GND);


--W1_acq_data_in_pipe_reg[2][22] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][22] at FF_X34_Y4_N19
--register power-up is low

W1_acq_data_in_pipe_reg[2][22] = AMPP_FUNCTION(A1L28, W1L271);


--W1_acq_data_in_pipe_reg[3][23] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23] at FF_X36_Y3_N43
--register power-up is low

W1_acq_data_in_pipe_reg[3][23] = AMPP_FUNCTION(A1L28, W1L393);


--W1_acq_data_in_pipe_reg[0][21] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21] at FF_X35_Y2_N2
--register power-up is low

W1_acq_data_in_pipe_reg[0][21] = AMPP_FUNCTION(A1L28, D1_acq_data_in_reg[21], GND);


--W1_acq_data_in_pipe_reg[1][22] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][22] at FF_X34_Y4_N4
--register power-up is low

W1_acq_data_in_pipe_reg[1][22] = AMPP_FUNCTION(A1L28, W1L157);


--W1_acq_data_in_pipe_reg[2][23] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23] at FF_X36_Y3_N46
--register power-up is low

W1_acq_data_in_pipe_reg[2][23] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[1][23], GND);


--W1_acq_data_in_pipe_reg[3][24] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24] at FF_X33_Y5_N16
--register power-up is low

W1_acq_data_in_pipe_reg[3][24] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[2][24], GND);


--W1_acq_data_in_pipe_reg[0][22] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][22] at FF_X34_Y4_N22
--register power-up is low

W1_acq_data_in_pipe_reg[0][22] = AMPP_FUNCTION(A1L28, W1L40);


--W1_acq_data_in_pipe_reg[1][23] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23] at FF_X36_Y3_N49
--register power-up is low

W1_acq_data_in_pipe_reg[1][23] = AMPP_FUNCTION(A1L28, W1L159);


--W1_acq_data_in_pipe_reg[2][24] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][24] at FF_X33_Y5_N14
--register power-up is low

W1_acq_data_in_pipe_reg[2][24] = AMPP_FUNCTION(A1L28, W1L274);


--W1_acq_data_in_pipe_reg[3][25] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25] at FF_X33_Y5_N10
--register power-up is low

W1_acq_data_in_pipe_reg[3][25] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[2][25], GND);


--W1_acq_data_in_pipe_reg[0][23] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23] at FF_X36_Y3_N53
--register power-up is low

W1_acq_data_in_pipe_reg[0][23] = AMPP_FUNCTION(A1L28, W1L42);


--W1_acq_data_in_pipe_reg[1][24] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][24] at FF_X33_Y5_N40
--register power-up is low

W1_acq_data_in_pipe_reg[1][24] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[0][24], GND);


--W1_acq_data_in_pipe_reg[2][25] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][25] at FF_X33_Y5_N7
--register power-up is low

W1_acq_data_in_pipe_reg[2][25] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[1][25], GND);


--W1_acq_data_in_pipe_reg[3][26] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26] at FF_X33_Y2_N37
--register power-up is low

W1_acq_data_in_pipe_reg[3][26] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[2][26], GND);


--W1_acq_data_in_pipe_reg[0][24] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][24] at FF_X33_Y5_N37
--register power-up is low

W1_acq_data_in_pipe_reg[0][24] = AMPP_FUNCTION(A1L28, W1L44);


--W1_acq_data_in_pipe_reg[1][25] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][25] at FF_X33_Y5_N29
--register power-up is low

W1_acq_data_in_pipe_reg[1][25] = AMPP_FUNCTION(A1L28, W1L162);


--W1_acq_data_in_pipe_reg[2][26] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][26] at FF_X33_Y2_N59
--register power-up is low

W1_acq_data_in_pipe_reg[2][26] = AMPP_FUNCTION(A1L28, W1L277);


--W1_acq_data_in_pipe_reg[3][27] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27] at FF_X34_Y4_N2
--register power-up is low

W1_acq_data_in_pipe_reg[3][27] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[2][27], GND);


--W1_acq_data_in_pipe_reg[0][25] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][25] at FF_X33_Y5_N25
--register power-up is low

W1_acq_data_in_pipe_reg[0][25] = AMPP_FUNCTION(A1L28, D1_acq_data_in_reg[25], GND);


--W1_acq_data_in_pipe_reg[1][26] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][26] at FF_X33_Y2_N16
--register power-up is low

W1_acq_data_in_pipe_reg[1][26] = AMPP_FUNCTION(A1L28, W1L164);


--W1_acq_data_in_pipe_reg[2][27] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][27] at FF_X34_Y4_N5
--register power-up is low

W1_acq_data_in_pipe_reg[2][27] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[1][27], GND);


--W1_acq_data_in_pipe_reg[3][28] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28] at FF_X34_Y3_N13
--register power-up is low

W1_acq_data_in_pipe_reg[3][28] = AMPP_FUNCTION(A1L28, W1L399);


--W1_acq_data_in_pipe_reg[0][26] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][26] at FF_X33_Y2_N56
--register power-up is low

W1_acq_data_in_pipe_reg[0][26] = AMPP_FUNCTION(A1L28, W1L47);


--W1_acq_data_in_pipe_reg[1][27] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][27] at FF_X34_Y4_N20
--register power-up is low

W1_acq_data_in_pipe_reg[1][27] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[0][27], GND);


--W1_acq_data_in_pipe_reg[2][28] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][28] at FF_X34_Y3_N22
--register power-up is low

W1_acq_data_in_pipe_reg[2][28] = AMPP_FUNCTION(A1L28, W1L280);


--W1_acq_data_in_pipe_reg[3][29] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][29] at FF_X36_Y2_N16
--register power-up is low

W1_acq_data_in_pipe_reg[3][29] = AMPP_FUNCTION(A1L28, W1L401);


--W1_acq_data_in_pipe_reg[0][27] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][27] at FF_X34_Y4_N23
--register power-up is low

W1_acq_data_in_pipe_reg[0][27] = AMPP_FUNCTION(A1L28, D1_acq_data_in_reg[27], GND);


--W1_acq_data_in_pipe_reg[1][28] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][28] at FF_X34_Y3_N20
--register power-up is low

W1_acq_data_in_pipe_reg[1][28] = AMPP_FUNCTION(A1L28, W1L167);


--W1_acq_data_in_pipe_reg[2][29] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][29] at FF_X36_Y2_N14
--register power-up is low

W1_acq_data_in_pipe_reg[2][29] = AMPP_FUNCTION(A1L28, W1L282);


--W1_acq_data_in_pipe_reg[3][30] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30] at FF_X35_Y2_N46
--register power-up is low

W1_acq_data_in_pipe_reg[3][30] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[2][30], GND);


--W1_acq_data_in_pipe_reg[0][28] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][28] at FF_X34_Y3_N8
--register power-up is low

W1_acq_data_in_pipe_reg[0][28] = AMPP_FUNCTION(A1L28, W1L50);


--W1_acq_data_in_pipe_reg[1][29] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][29] at FF_X36_Y2_N28
--register power-up is low

W1_acq_data_in_pipe_reg[1][29] = AMPP_FUNCTION(A1L28, W1L169);


--W1_acq_data_in_pipe_reg[2][30] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][30] at FF_X35_Y2_N56
--register power-up is low

W1_acq_data_in_pipe_reg[2][30] = AMPP_FUNCTION(A1L28, W1L284);


--W1_acq_data_in_pipe_reg[3][31] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31] at FF_X35_Y2_N43
--register power-up is low

W1_acq_data_in_pipe_reg[3][31] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[2][31], GND);


--W1_acq_data_in_pipe_reg[0][29] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][29] at FF_X36_Y2_N29
--register power-up is low

W1_acq_data_in_pipe_reg[0][29] = AMPP_FUNCTION(A1L28, D1_acq_data_in_reg[29], GND);


--W1_acq_data_in_pipe_reg[1][30] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][30] at FF_X35_Y2_N44
--register power-up is low

W1_acq_data_in_pipe_reg[1][30] = AMPP_FUNCTION(A1L28, W1L171);


--W1_acq_data_in_pipe_reg[2][31] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][31] at FF_X35_Y2_N47
--register power-up is low

W1_acq_data_in_pipe_reg[2][31] = AMPP_FUNCTION(A1L28, W1L286);


--W1_acq_data_in_pipe_reg[3][32] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][32] at FF_X36_Y3_N31
--register power-up is low

W1_acq_data_in_pipe_reg[3][32] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[2][32], GND);


--W1_acq_data_in_pipe_reg[0][30] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][30] at FF_X35_Y2_N58
--register power-up is low

W1_acq_data_in_pipe_reg[0][30] = AMPP_FUNCTION(A1L28, W1L53);


--W1_acq_data_in_pipe_reg[1][31] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][31] at FF_X35_Y2_N25
--register power-up is low

W1_acq_data_in_pipe_reg[1][31] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[0][31], GND);


--W1_acq_data_in_pipe_reg[2][32] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][32] at FF_X36_Y3_N35
--register power-up is low

W1_acq_data_in_pipe_reg[2][32] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[1][32], GND);


--W1_acq_data_in_pipe_reg[3][33] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][33] at FF_X36_Y2_N55
--register power-up is low

W1_acq_data_in_pipe_reg[3][33] = AMPP_FUNCTION(A1L28, W1L406);


--W1_acq_data_in_pipe_reg[0][31] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][31] at FF_X35_Y2_N29
--register power-up is low

W1_acq_data_in_pipe_reg[0][31] = AMPP_FUNCTION(A1L28, W1L55);


--W1_acq_data_in_pipe_reg[1][32] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][32] at FF_X36_Y3_N1
--register power-up is low

W1_acq_data_in_pipe_reg[1][32] = AMPP_FUNCTION(A1L28, W1L174);


--W1_acq_data_in_pipe_reg[2][33] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][33] at FF_X36_Y2_N35
--register power-up is low

W1_acq_data_in_pipe_reg[2][33] = AMPP_FUNCTION(A1L28, W1L289);


--W1_acq_data_in_pipe_reg[3][34] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34] at FF_X34_Y2_N10
--register power-up is low

W1_acq_data_in_pipe_reg[3][34] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[2][34], GND);


--W1_acq_data_in_pipe_reg[0][32] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][32] at FF_X36_Y3_N32
--register power-up is low

W1_acq_data_in_pipe_reg[0][32] = AMPP_FUNCTION(A1L28, W1L57);


--W1_acq_data_in_pipe_reg[1][33] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][33] at FF_X36_Y2_N32
--register power-up is low

W1_acq_data_in_pipe_reg[1][33] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[0][33], GND);


--W1_acq_data_in_pipe_reg[2][34] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][34] at FF_X34_Y2_N46
--register power-up is low

W1_acq_data_in_pipe_reg[2][34] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[1][34], GND);


--W1_acq_data_in_pipe_reg[3][35] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35] at FF_X34_Y2_N4
--register power-up is low

W1_acq_data_in_pipe_reg[3][35] = AMPP_FUNCTION(A1L28, W1L409);


--W1_acq_data_in_pipe_reg[0][33] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][33] at FF_X36_Y2_N47
--register power-up is low

W1_acq_data_in_pipe_reg[0][33] = AMPP_FUNCTION(A1L28, W1L59);


--W1_acq_data_in_pipe_reg[1][34] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][34] at FF_X34_Y2_N8
--register power-up is low

W1_acq_data_in_pipe_reg[1][34] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[0][34], GND);


--W1_acq_data_in_pipe_reg[2][35] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][35] at FF_X33_Y2_N52
--register power-up is low

W1_acq_data_in_pipe_reg[2][35] = AMPP_FUNCTION(A1L28, W1L292);


--W1_acq_data_in_pipe_reg[3][36] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36] at FF_X36_Y2_N37
--register power-up is low

W1_acq_data_in_pipe_reg[3][36] = AMPP_FUNCTION(A1L28, W1L411);


--W1_acq_data_in_pipe_reg[0][34] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][34] at FF_X34_Y2_N44
--register power-up is low

W1_acq_data_in_pipe_reg[0][34] = AMPP_FUNCTION(A1L28, D1_acq_data_in_reg[34], GND);


--W1_acq_data_in_pipe_reg[1][35] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][35] at FF_X33_Y2_N50
--register power-up is low

W1_acq_data_in_pipe_reg[1][35] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[0][35], GND);


--W1_acq_data_in_pipe_reg[2][36] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][36] at FF_X36_Y2_N41
--register power-up is low

W1_acq_data_in_pipe_reg[2][36] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[1][36], GND);


--W1_acq_data_in_pipe_reg[3][37] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37] at FF_X36_Y4_N5
--register power-up is low

W1_acq_data_in_pipe_reg[3][37] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[2][37], GND);


--W1_acq_data_in_pipe_reg[0][35] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][35] at FF_X33_Y2_N23
--register power-up is low

W1_acq_data_in_pipe_reg[0][35] = AMPP_FUNCTION(A1L28, W1L62);


--W1_acq_data_in_pipe_reg[1][36] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][36] at FF_X36_Y2_N7
--register power-up is low

W1_acq_data_in_pipe_reg[1][36] = AMPP_FUNCTION(A1L28, W1L179);


--W1_acq_data_in_pipe_reg[2][37] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][37] at FF_X36_Y4_N1
--register power-up is low

W1_acq_data_in_pipe_reg[2][37] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[1][37], GND);


--W1_acq_data_in_pipe_reg[3][38] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38] at FF_X36_Y3_N40
--register power-up is low

W1_acq_data_in_pipe_reg[3][38] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[2][38], GND);


--W1_acq_data_in_pipe_reg[0][36] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][36] at FF_X36_Y2_N11
--register power-up is low

W1_acq_data_in_pipe_reg[0][36] = AMPP_FUNCTION(A1L28, D1_acq_data_in_reg[36], GND);


--W1_acq_data_in_pipe_reg[1][37] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][37] at FF_X36_Y4_N10
--register power-up is low

W1_acq_data_in_pipe_reg[1][37] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[0][37], GND);


--W1_acq_data_in_pipe_reg[2][38] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][38] at FF_X36_Y3_N37
--register power-up is low

W1_acq_data_in_pipe_reg[2][38] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[1][38], GND);


--W1_acq_data_in_pipe_reg[3][39] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39] at FF_X33_Y3_N43
--register power-up is low

W1_acq_data_in_pipe_reg[3][39] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[2][39], GND);


--W1_acq_data_in_pipe_reg[0][37] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][37] at FF_X36_Y4_N7
--register power-up is low

W1_acq_data_in_pipe_reg[0][37] = AMPP_FUNCTION(A1L28, W1L65);


--W1_acq_data_in_pipe_reg[1][38] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][38] at FF_X36_Y3_N23
--register power-up is low

W1_acq_data_in_pipe_reg[1][38] = AMPP_FUNCTION(A1L28, W1L182);


--W1_acq_data_in_pipe_reg[2][39] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][39] at FF_X33_Y3_N47
--register power-up is low

W1_acq_data_in_pipe_reg[2][39] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[1][39], GND);


--W1_acq_data_in_pipe_reg[3][40] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40] at FF_X39_Y2_N26
--register power-up is low

W1_acq_data_in_pipe_reg[3][40] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[2][40], GND);


--W1_acq_data_in_pipe_reg[0][38] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][38] at FF_X36_Y3_N20
--register power-up is low

W1_acq_data_in_pipe_reg[0][38] = AMPP_FUNCTION(A1L28, D1_acq_data_in_reg[38], GND);


--W1_acq_data_in_pipe_reg[1][39] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][39] at FF_X33_Y3_N38
--register power-up is low

W1_acq_data_in_pipe_reg[1][39] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[0][39], GND);


--W1_acq_data_in_pipe_reg[2][40] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][40] at FF_X39_Y2_N29
--register power-up is low

W1_acq_data_in_pipe_reg[2][40] = AMPP_FUNCTION(A1L28, W1L298);


--W1_acq_data_in_pipe_reg[3][41] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41] at FF_X35_Y4_N22
--register power-up is low

W1_acq_data_in_pipe_reg[3][41] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[2][41], GND);


--W1_acq_data_in_pipe_reg[0][39] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][39] at FF_X33_Y3_N41
--register power-up is low

W1_acq_data_in_pipe_reg[0][39] = AMPP_FUNCTION(A1L28, W1L68);


--W1_acq_data_in_pipe_reg[1][40] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][40] at FF_X39_Y2_N44
--register power-up is low

W1_acq_data_in_pipe_reg[1][40] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[0][40], GND);


--W1_acq_data_in_pipe_reg[2][41] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][41] at FF_X35_Y4_N38
--register power-up is low

W1_acq_data_in_pipe_reg[2][41] = AMPP_FUNCTION(A1L28, W1L300);


--W1_acq_data_in_pipe_reg[3][42] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][42] at FF_X34_Y2_N37
--register power-up is low

W1_acq_data_in_pipe_reg[3][42] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[2][42], GND);


--W1_acq_data_in_pipe_reg[0][40] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][40] at FF_X39_Y2_N47
--register power-up is low

W1_acq_data_in_pipe_reg[0][40] = AMPP_FUNCTION(A1L28, W1L70);


--W1_acq_data_in_pipe_reg[1][41] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][41] at FF_X33_Y2_N4
--register power-up is low

W1_acq_data_in_pipe_reg[1][41] = AMPP_FUNCTION(A1L28, W1L186);


--W1_acq_data_in_pipe_reg[2][42] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][42] at FF_X34_Y2_N40
--register power-up is low

W1_acq_data_in_pipe_reg[2][42] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[1][42], GND);


--W1_acq_data_in_pipe_reg[3][43] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43] at FF_X33_Y5_N11
--register power-up is low

W1_acq_data_in_pipe_reg[3][43] = AMPP_FUNCTION(A1L28, W1L419);


--W1_acq_data_in_pipe_reg[0][41] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][41] at FF_X33_Y2_N11
--register power-up is low

W1_acq_data_in_pipe_reg[0][41] = AMPP_FUNCTION(A1L28, W1L72);


--W1_acq_data_in_pipe_reg[1][42] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][42] at FF_X34_Y2_N56
--register power-up is low

W1_acq_data_in_pipe_reg[1][42] = AMPP_FUNCTION(A1L28, W1L188);


--W1_acq_data_in_pipe_reg[2][43] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][43] at FF_X33_Y5_N8
--register power-up is low

W1_acq_data_in_pipe_reg[2][43] = AMPP_FUNCTION(A1L28, W1L303);


--W1_acq_data_in_pipe_reg[3][44] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44] at FF_X33_Y2_N13
--register power-up is low

W1_acq_data_in_pipe_reg[3][44] = AMPP_FUNCTION(A1L28, W1L421);


--W1_acq_data_in_pipe_reg[0][42] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][42] at FF_X34_Y2_N41
--register power-up is low

W1_acq_data_in_pipe_reg[0][42] = AMPP_FUNCTION(A1L28, W1L74);


--W1_acq_data_in_pipe_reg[1][43] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][43] at FF_X33_Y5_N28
--register power-up is low

W1_acq_data_in_pipe_reg[1][43] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[0][43], GND);


--W1_acq_data_in_pipe_reg[2][44] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][44] at FF_X33_Y2_N17
--register power-up is low

W1_acq_data_in_pipe_reg[2][44] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[1][44], GND);


--W1_acq_data_in_pipe_reg[3][45] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][45] at FF_X35_Y4_N7
--register power-up is low

W1_acq_data_in_pipe_reg[3][45] = AMPP_FUNCTION(A1L28, W1L423);


--W1_acq_data_in_pipe_reg[0][43] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][43] at FF_X33_Y5_N59
--register power-up is low

W1_acq_data_in_pipe_reg[0][43] = AMPP_FUNCTION(A1L28, W1L76);


--W1_acq_data_in_pipe_reg[1][44] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][44] at FF_X33_Y2_N55
--register power-up is low

W1_acq_data_in_pipe_reg[1][44] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[0][44], GND);


--W1_acq_data_in_pipe_reg[2][45] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][45] at FF_X35_Y4_N11
--register power-up is low

W1_acq_data_in_pipe_reg[2][45] = AMPP_FUNCTION(A1L28, W1L306);


--W1_acq_data_in_pipe_reg[3][46] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][46] at FF_X21_Y4_N46
--register power-up is low

W1_acq_data_in_pipe_reg[3][46] = AMPP_FUNCTION(A1L28, W1L425);


--W1_acq_data_in_pipe_reg[0][44] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][44] at FF_X33_Y2_N58
--register power-up is low

W1_acq_data_in_pipe_reg[0][44] = AMPP_FUNCTION(A1L28, D1_acq_data_in_reg[44], GND);


--W1_acq_data_in_pipe_reg[1][45] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][45] at FF_X35_Y4_N26
--register power-up is low

W1_acq_data_in_pipe_reg[1][45] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[0][45], GND);


--W1_acq_data_in_pipe_reg[2][46] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][46] at FF_X21_Y4_N44
--register power-up is low

W1_acq_data_in_pipe_reg[2][46] = AMPP_FUNCTION(A1L28, W1L308);


--W1_acq_data_in_pipe_reg[3][47] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47] at FF_X35_Y4_N28
--register power-up is low

W1_acq_data_in_pipe_reg[3][47] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[2][47], GND);


--W1_acq_data_in_pipe_reg[0][45] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][45] at FF_X34_Y2_N34
--register power-up is low

W1_acq_data_in_pipe_reg[0][45] = AMPP_FUNCTION(A1L28, D1_acq_data_in_reg[45], GND);


--W1_acq_data_in_pipe_reg[1][46] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][46] at FF_X37_Y6_N55
--register power-up is low

W1_acq_data_in_pipe_reg[1][46] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[0][46], GND);


--W1_acq_data_in_pipe_reg[2][47] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][47] at FF_X35_Y4_N56
--register power-up is low

W1_acq_data_in_pipe_reg[2][47] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[1][47], GND);


--W1_acq_data_in_pipe_reg[3][48] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][48] at FF_X35_Y4_N4
--register power-up is low

W1_acq_data_in_pipe_reg[3][48] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[2][48], GND);


--W1_acq_data_in_pipe_reg[0][46] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][46] at FF_X37_Y6_N59
--register power-up is low

W1_acq_data_in_pipe_reg[0][46] = AMPP_FUNCTION(A1L28, D1_acq_data_in_reg[46], GND);


--W1_acq_data_in_pipe_reg[1][47] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][47] at FF_X35_Y4_N59
--register power-up is low

W1_acq_data_in_pipe_reg[1][47] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[0][47], GND);


--W1_acq_data_in_pipe_reg[2][48] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][48] at FF_X35_Y3_N22
--register power-up is low

W1_acq_data_in_pipe_reg[2][48] = AMPP_FUNCTION(A1L28, W1L311);


--W1_acq_data_in_pipe_reg[3][49] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][49] at FF_X33_Y2_N46
--register power-up is low

W1_acq_data_in_pipe_reg[3][49] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[2][49], GND);


--W1_acq_data_in_pipe_reg[0][47] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][47] at FF_X35_Y4_N2
--register power-up is low

W1_acq_data_in_pipe_reg[0][47] = AMPP_FUNCTION(A1L28, W1L81);


--W1_acq_data_in_pipe_reg[1][48] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][48] at FF_X35_Y3_N20
--register power-up is low

W1_acq_data_in_pipe_reg[1][48] = AMPP_FUNCTION(A1L28, W1L195);


--W1_acq_data_in_pipe_reg[2][49] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][49] at FF_X31_Y3_N25
--register power-up is low

W1_acq_data_in_pipe_reg[2][49] = AMPP_FUNCTION(A1L28, W1L313);


--W1_acq_data_in_pipe_reg[3][50] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50] at FF_X34_Y2_N58
--register power-up is low

W1_acq_data_in_pipe_reg[3][50] = AMPP_FUNCTION(A1L28, W1L430);


--W1_acq_data_in_pipe_reg[0][48] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][48] at FF_X35_Y3_N26
--register power-up is low

W1_acq_data_in_pipe_reg[0][48] = AMPP_FUNCTION(A1L28, D1_acq_data_in_reg[48], GND);


--W1_acq_data_in_pipe_reg[1][49] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][49] at FF_X31_Y3_N11
--register power-up is low

W1_acq_data_in_pipe_reg[1][49] = AMPP_FUNCTION(A1L28, W1L197);


--W1_acq_data_in_pipe_reg[2][50] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][50] at FF_X34_Y2_N26
--register power-up is low

W1_acq_data_in_pipe_reg[2][50] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[1][50], GND);


--W1_acq_data_in_pipe_reg[3][51] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][51] at FF_X35_Y4_N40
--register power-up is low

W1_acq_data_in_pipe_reg[3][51] = AMPP_FUNCTION(A1L28, W1L432);


--W1_acq_data_in_pipe_reg[0][49] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][49] at FF_X31_Y3_N22
--register power-up is low

W1_acq_data_in_pipe_reg[0][49] = AMPP_FUNCTION(A1L28, D1_acq_data_in_reg[49], GND);


--W1_acq_data_in_pipe_reg[1][50] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][50] at FF_X34_Y2_N29
--register power-up is low

W1_acq_data_in_pipe_reg[1][50] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[0][50], GND);


--W1_acq_data_in_pipe_reg[2][51] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][51] at FF_X35_Y4_N32
--register power-up is low

W1_acq_data_in_pipe_reg[2][51] = AMPP_FUNCTION(A1L28, W1L316);


--W1_acq_data_in_pipe_reg[3][52] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][52] at FF_X35_Y3_N2
--register power-up is low

W1_acq_data_in_pipe_reg[3][52] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[2][52], GND);


--W1_acq_data_in_pipe_reg[0][50] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][50] at FF_X34_Y2_N2
--register power-up is low

W1_acq_data_in_pipe_reg[0][50] = AMPP_FUNCTION(A1L28, W1L85);


--W1_acq_data_in_pipe_reg[1][51] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][51] at FF_X35_Y4_N35
--register power-up is low

W1_acq_data_in_pipe_reg[1][51] = AMPP_FUNCTION(A1L28, W1L200);


--W1_acq_data_in_pipe_reg[2][52] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][52] at FF_X35_Y3_N5
--register power-up is low

W1_acq_data_in_pipe_reg[2][52] = AMPP_FUNCTION(A1L28, W1L318);


--W1_acq_data_in_pipe_reg[3][53] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][53] at FF_X33_Y5_N17
--register power-up is low

W1_acq_data_in_pipe_reg[3][53] = AMPP_FUNCTION(A1L28, W1L435);


--W1_acq_data_in_pipe_reg[0][51] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][51] at FF_X35_Y4_N14
--register power-up is low

W1_acq_data_in_pipe_reg[0][51] = AMPP_FUNCTION(A1L28, W1L87);


--W1_acq_data_in_pipe_reg[1][52] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][52] at FF_X35_Y3_N44
--register power-up is low

W1_acq_data_in_pipe_reg[1][52] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[0][52], GND);


--W1_acq_data_in_pipe_reg[2][53] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][53] at FF_X33_Y5_N41
--register power-up is low

W1_acq_data_in_pipe_reg[2][53] = AMPP_FUNCTION(A1L28, W1L320);


--W1_acq_data_in_pipe_reg[3][54] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][54] at FF_X34_Y2_N7
--register power-up is low

W1_acq_data_in_pipe_reg[3][54] = AMPP_FUNCTION(A1L28, W1L437);


--W1_acq_data_in_pipe_reg[0][52] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][52] at FF_X35_Y3_N47
--register power-up is low

W1_acq_data_in_pipe_reg[0][52] = AMPP_FUNCTION(A1L28, W1L89);


--W1_acq_data_in_pipe_reg[1][53] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][53] at FF_X33_Y5_N13
--register power-up is low

W1_acq_data_in_pipe_reg[1][53] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[0][53], GND);


--W1_acq_data_in_pipe_reg[2][54] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][54] at FF_X34_Y2_N35
--register power-up is low

W1_acq_data_in_pipe_reg[2][54] = AMPP_FUNCTION(A1L28, W1L322);


--W1_acq_data_in_pipe_reg[3][55] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][55] at FF_X36_Y3_N58
--register power-up is low

W1_acq_data_in_pipe_reg[3][55] = AMPP_FUNCTION(A1L28, W1L439);


--W1_acq_data_in_pipe_reg[0][53] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][53] at FF_X33_Y5_N38
--register power-up is low

W1_acq_data_in_pipe_reg[0][53] = AMPP_FUNCTION(A1L28, D1_acq_data_in_reg[53], GND);


--W1_acq_data_in_pipe_reg[1][54] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][54] at FF_X34_Y2_N43
--register power-up is low

W1_acq_data_in_pipe_reg[1][54] = AMPP_FUNCTION(A1L28, W1L204);


--W1_acq_data_in_pipe_reg[2][55] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][55] at FF_X36_Y3_N11
--register power-up is low

W1_acq_data_in_pipe_reg[2][55] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[1][55], GND);


--W1_acq_data_in_pipe_reg[3][56] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][56] at FF_X35_Y2_N10
--register power-up is low

W1_acq_data_in_pipe_reg[3][56] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[2][56], GND);


--W1_acq_data_in_pipe_reg[0][54] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][54] at FF_X34_Y2_N47
--register power-up is low

W1_acq_data_in_pipe_reg[0][54] = AMPP_FUNCTION(A1L28, W1L92);


--W1_acq_data_in_pipe_reg[1][55] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][55] at FF_X36_Y3_N56
--register power-up is low

W1_acq_data_in_pipe_reg[1][55] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[0][55], GND);


--W1_acq_data_in_pipe_reg[2][56] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][56] at FF_X35_Y2_N53
--register power-up is low

W1_acq_data_in_pipe_reg[2][56] = AMPP_FUNCTION(A1L28, W1L325);


--W1_acq_data_in_pipe_reg[3][57] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][57] at FF_X35_Y3_N34
--register power-up is low

W1_acq_data_in_pipe_reg[3][57] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[2][57], GND);


--W1_acq_data_in_pipe_reg[0][55] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][55] at FF_X36_Y3_N7
--register power-up is low

W1_acq_data_in_pipe_reg[0][55] = AMPP_FUNCTION(A1L28, D1_acq_data_in_reg[55], GND);


--W1_acq_data_in_pipe_reg[1][56] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][56] at FF_X35_Y2_N17
--register power-up is low

W1_acq_data_in_pipe_reg[1][56] = AMPP_FUNCTION(A1L28, W1L207);


--W1_acq_data_in_pipe_reg[2][57] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][57] at FF_X35_Y3_N10
--register power-up is low

W1_acq_data_in_pipe_reg[2][57] = AMPP_FUNCTION(A1L28, W1L327);


--W1_acq_data_in_pipe_reg[3][58] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][58] at FF_X36_Y4_N13
--register power-up is low

W1_acq_data_in_pipe_reg[3][58] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[2][58], GND);


--W1_acq_data_in_pipe_reg[0][56] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][56] at FF_X35_Y2_N50
--register power-up is low

W1_acq_data_in_pipe_reg[0][56] = AMPP_FUNCTION(A1L28, D1_acq_data_in_reg[56], GND);


--W1_acq_data_in_pipe_reg[1][57] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][57] at FF_X35_Y3_N14
--register power-up is low

W1_acq_data_in_pipe_reg[1][57] = AMPP_FUNCTION(A1L28, W1L209);


--W1_acq_data_in_pipe_reg[2][58] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][58] at FF_X36_Y4_N23
--register power-up is low

W1_acq_data_in_pipe_reg[2][58] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[1][58], GND);


--W1_acq_data_in_pipe_reg[3][59] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][59] at FF_X33_Y5_N2
--register power-up is low

W1_acq_data_in_pipe_reg[3][59] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[2][59], GND);


--W1_acq_data_in_pipe_reg[0][57] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][57] at FF_X35_Y3_N7
--register power-up is low

W1_acq_data_in_pipe_reg[0][57] = AMPP_FUNCTION(A1L28, D1_acq_data_in_reg[57], GND);


--W1_acq_data_in_pipe_reg[1][58] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][58] at FF_X36_Y4_N59
--register power-up is low

W1_acq_data_in_pipe_reg[1][58] = AMPP_FUNCTION(A1L28, W1L211);


--W1_acq_data_in_pipe_reg[2][59] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][59] at FF_X33_Y5_N47
--register power-up is low

W1_acq_data_in_pipe_reg[2][59] = AMPP_FUNCTION(A1L28, W1L330);


--W1_acq_data_in_pipe_reg[3][60] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][60] at FF_X33_Y5_N52
--register power-up is low

W1_acq_data_in_pipe_reg[3][60] = AMPP_FUNCTION(A1L28, W1L445);


--W1_acq_data_in_pipe_reg[0][58] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][58] at FF_X36_Y4_N20
--register power-up is low

W1_acq_data_in_pipe_reg[0][58] = AMPP_FUNCTION(A1L28, D1_acq_data_in_reg[58], GND);


--W1_acq_data_in_pipe_reg[1][59] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][59] at FF_X33_Y5_N32
--register power-up is low

W1_acq_data_in_pipe_reg[1][59] = AMPP_FUNCTION(A1L28, W1L213);


--W1_acq_data_in_pipe_reg[2][60] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][60] at FF_X33_Y5_N50
--register power-up is low

W1_acq_data_in_pipe_reg[2][60] = AMPP_FUNCTION(A1L28, W1L332);


--W1_acq_data_in_pipe_reg[3][61] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][61] at FF_X33_Y2_N5
--register power-up is low

W1_acq_data_in_pipe_reg[3][61] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[2][61], GND);


--W1_acq_data_in_pipe_reg[0][59] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][59] at FF_X33_Y5_N35
--register power-up is low

W1_acq_data_in_pipe_reg[0][59] = AMPP_FUNCTION(A1L28, W1L98);


--W1_acq_data_in_pipe_reg[1][60] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][60] at FF_X33_Y5_N20
--register power-up is low

W1_acq_data_in_pipe_reg[1][60] = AMPP_FUNCTION(A1L28, W1L215);


--W1_acq_data_in_pipe_reg[2][61] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][61] at FF_X33_Y2_N1
--register power-up is low

W1_acq_data_in_pipe_reg[2][61] = AMPP_FUNCTION(A1L28, W1L334);


--W1_acq_data_in_pipe_reg[3][62] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][62] at FF_X34_Y4_N10
--register power-up is low

W1_acq_data_in_pipe_reg[3][62] = AMPP_FUNCTION(A1L28, W1L448);


--W1_acq_data_in_pipe_reg[0][60] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][60] at FF_X33_Y5_N22
--register power-up is low

W1_acq_data_in_pipe_reg[0][60] = AMPP_FUNCTION(A1L28, D1_acq_data_in_reg[60], GND);


--W1_acq_data_in_pipe_reg[1][61] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][61] at FF_X33_Y2_N10
--register power-up is low

W1_acq_data_in_pipe_reg[1][61] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[0][61], GND);


--W1_acq_data_in_pipe_reg[2][62] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][62] at FF_X34_Y4_N7
--register power-up is low

W1_acq_data_in_pipe_reg[2][62] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[1][62], GND);


--W1_acq_data_in_pipe_reg[3][63] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63] at FF_X37_Y6_N28
--register power-up is low

W1_acq_data_in_pipe_reg[3][63] = AMPP_FUNCTION(A1L28, W1L450);


--W1_acq_data_in_pipe_reg[0][61] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][61] at FF_X33_Y2_N8
--register power-up is low

W1_acq_data_in_pipe_reg[0][61] = AMPP_FUNCTION(A1L28, D1_acq_data_in_reg[61], GND);


--W1_acq_data_in_pipe_reg[1][62] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][62] at FF_X34_Y4_N35
--register power-up is low

W1_acq_data_in_pipe_reg[1][62] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[0][62], GND);


--W1_acq_data_in_pipe_reg[2][63] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][63] at FF_X37_Y6_N26
--register power-up is low

W1_acq_data_in_pipe_reg[2][63] = AMPP_FUNCTION(A1L28, W1L337);


--W1_acq_data_in_pipe_reg[3][64] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][64] at FF_X33_Y5_N55
--register power-up is low

W1_acq_data_in_pipe_reg[3][64] = AMPP_FUNCTION(A1L28, W1L452);


--W1_acq_data_in_pipe_reg[0][62] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][62] at FF_X34_Y4_N41
--register power-up is low

W1_acq_data_in_pipe_reg[0][62] = AMPP_FUNCTION(A1L28, D1_acq_data_in_reg[62], GND);


--W1_acq_data_in_pipe_reg[1][63] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][63] at FF_X37_Y6_N35
--register power-up is low

W1_acq_data_in_pipe_reg[1][63] = AMPP_FUNCTION(A1L28, W1L219);


--W1_acq_data_in_pipe_reg[2][64] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][64] at FF_X33_Y5_N23
--register power-up is low

W1_acq_data_in_pipe_reg[2][64] = AMPP_FUNCTION(A1L28, W1L339);


--W1_acq_data_in_pipe_reg[3][65] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][65] at FF_X33_Y6_N28
--register power-up is low

W1_acq_data_in_pipe_reg[3][65] = AMPP_FUNCTION(A1L28, W1L454);


--W1_acq_data_in_pipe_reg[0][63] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][63] at FF_X37_Y6_N32
--register power-up is low

W1_acq_data_in_pipe_reg[0][63] = AMPP_FUNCTION(A1L28, W1L103);


--W1_acq_data_in_pipe_reg[1][64] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][64] at FF_X33_Y5_N53
--register power-up is low

W1_acq_data_in_pipe_reg[1][64] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[0][64], GND);


--W1_acq_data_in_pipe_reg[2][65] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][65] at FF_X33_Y6_N26
--register power-up is low

W1_acq_data_in_pipe_reg[2][65] = AMPP_FUNCTION(A1L28, W1L341);


--W1_acq_data_in_pipe_reg[3][66] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][66] at FF_X35_Y2_N34
--register power-up is low

W1_acq_data_in_pipe_reg[3][66] = AMPP_FUNCTION(A1L28, W1L456);


--W1_acq_data_in_pipe_reg[0][64] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][64] at FF_X33_Y5_N19
--register power-up is low

W1_acq_data_in_pipe_reg[0][64] = AMPP_FUNCTION(A1L28, D1_acq_data_in_reg[64], GND);


--W1_acq_data_in_pipe_reg[1][65] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][65] at FF_X33_Y6_N32
--register power-up is low

W1_acq_data_in_pipe_reg[1][65] = AMPP_FUNCTION(A1L28, W1L222);


--W1_acq_data_in_pipe_reg[2][66] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][66] at FF_X35_Y2_N28
--register power-up is low

W1_acq_data_in_pipe_reg[2][66] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[1][66], GND);


--W1_acq_data_in_pipe_reg[3][67] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][67] at FF_X34_Y2_N13
--register power-up is low

W1_acq_data_in_pipe_reg[3][67] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[2][67], GND);


--W1_acq_data_in_pipe_reg[0][65] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][65] at FF_X33_Y6_N35
--register power-up is low

W1_acq_data_in_pipe_reg[0][65] = AMPP_FUNCTION(A1L28, W1L106);


--W1_acq_data_in_pipe_reg[1][66] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][66] at FF_X35_Y2_N31
--register power-up is low

W1_acq_data_in_pipe_reg[1][66] = AMPP_FUNCTION(A1L28, W1L224);


--W1_acq_data_in_pipe_reg[2][67] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][67] at FF_X34_Y2_N23
--register power-up is low

W1_acq_data_in_pipe_reg[2][67] = AMPP_FUNCTION(A1L28, W1L344);


--W1_acq_data_in_pipe_reg[3][68] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][68] at FF_X36_Y2_N52
--register power-up is low

W1_acq_data_in_pipe_reg[3][68] = AMPP_FUNCTION(A1L28, W1L459);


--W1_acq_data_in_pipe_reg[0][66] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][66] at FF_X35_Y2_N26
--register power-up is low

W1_acq_data_in_pipe_reg[0][66] = AMPP_FUNCTION(A1L28, W1L108);


--W1_acq_data_in_pipe_reg[1][67] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][67] at FF_X34_Y2_N20
--register power-up is low

W1_acq_data_in_pipe_reg[1][67] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[0][67], GND);


--W1_acq_data_in_pipe_reg[2][68] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][68] at FF_X36_Y2_N50
--register power-up is low

W1_acq_data_in_pipe_reg[2][68] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[1][68], GND);


--W1_acq_data_in_pipe_reg[3][69] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][69] at FF_X33_Y2_N28
--register power-up is low

W1_acq_data_in_pipe_reg[3][69] = AMPP_FUNCTION(A1L28, W1L461);


--W1_acq_data_in_pipe_reg[0][67] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][67] at FF_X34_Y2_N52
--register power-up is low

W1_acq_data_in_pipe_reg[0][67] = AMPP_FUNCTION(A1L28, D1_acq_data_in_reg[67], GND);


--W1_acq_data_in_pipe_reg[1][68] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][68] at FF_X36_Y2_N23
--register power-up is low

W1_acq_data_in_pipe_reg[1][68] = AMPP_FUNCTION(A1L28, W1L227);


--W1_acq_data_in_pipe_reg[2][69] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][69] at FF_X33_Y2_N26
--register power-up is low

W1_acq_data_in_pipe_reg[2][69] = AMPP_FUNCTION(A1L28, W1L347);


--W1_acq_data_in_pipe_reg[3][70] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][70] at FF_X35_Y4_N49
--register power-up is low

W1_acq_data_in_pipe_reg[3][70] = AMPP_FUNCTION(A1L28, W1L463);


--W1_acq_data_in_pipe_reg[0][68] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][68] at FF_X36_Y2_N20
--register power-up is low

W1_acq_data_in_pipe_reg[0][68] = AMPP_FUNCTION(A1L28, W1L111);


--W1_acq_data_in_pipe_reg[1][69] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][69] at FF_X33_Y2_N35
--register power-up is low

W1_acq_data_in_pipe_reg[1][69] = AMPP_FUNCTION(A1L28, W1L229);


--W1_acq_data_in_pipe_reg[2][70] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][70] at FF_X35_Y4_N53
--register power-up is low

W1_acq_data_in_pipe_reg[2][70] = AMPP_FUNCTION(A1L28, W1L349);


--W1_acq_data_in_pipe_reg[3][71] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][71] at FF_X35_Y2_N40
--register power-up is low

W1_acq_data_in_pipe_reg[3][71] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[2][71], GND);


--CB5_dffs[73] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73] at FF_X37_Y2_N31
--register power-up is low

CB5_dffs[73] = AMPP_FUNCTION(A1L9, CB5L1, !W1_reset_all);


--W1_acq_data_in_pipe_reg[0][69] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][69] at FF_X33_Y2_N32
--register power-up is low

W1_acq_data_in_pipe_reg[0][69] = AMPP_FUNCTION(A1L28, W1L113);


--W1_acq_data_in_pipe_reg[1][70] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][70] at FF_X35_Y4_N44
--register power-up is low

W1_acq_data_in_pipe_reg[1][70] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[0][70], GND);


--W1_acq_data_in_pipe_reg[2][71] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][71] at FF_X35_Y2_N38
--register power-up is low

W1_acq_data_in_pipe_reg[2][71] = AMPP_FUNCTION(A1L28, W1L351);


--W1_acq_data_in_pipe_reg[3][72] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][72] at FF_X36_Y4_N19
--register power-up is low

W1_acq_data_in_pipe_reg[3][72] = AMPP_FUNCTION(A1L28, W1L466);


--CB5L1 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~0 at LABCELL_X37_Y2_N30
CB5L1 = AMPP_FUNCTION(!X1L3, !SB1_ram_block1a73, !FB1_counter_reg_bit[0], !X1_offload_shift_ena);


--W1_acq_data_in_pipe_reg[0][70] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][70] at FF_X35_Y4_N47
--register power-up is low

W1_acq_data_in_pipe_reg[0][70] = AMPP_FUNCTION(A1L28, W1L115);


--W1_acq_data_in_pipe_reg[1][71] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][71] at FF_X35_Y2_N20
--register power-up is low

W1_acq_data_in_pipe_reg[1][71] = AMPP_FUNCTION(A1L28, W1L232);


--W1_acq_data_in_pipe_reg[2][72] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][72] at FF_X36_Y4_N58
--register power-up is low

W1_acq_data_in_pipe_reg[2][72] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[1][72], GND);


--W1_acq_data_in_pipe_reg[3][73] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][73] at FF_X33_Y5_N1
--register power-up is low

W1_acq_data_in_pipe_reg[3][73] = AMPP_FUNCTION(A1L28, W1L468);


--W1_acq_data_in_pipe_reg[0][71] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][71] at FF_X35_Y2_N22
--register power-up is low

W1_acq_data_in_pipe_reg[0][71] = AMPP_FUNCTION(A1L28, W1L117);


--W1_acq_data_in_pipe_reg[1][72] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][72] at FF_X36_Y4_N56
--register power-up is low

W1_acq_data_in_pipe_reg[1][72] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[0][72], GND);


--W1_acq_data_in_pipe_reg[2][73] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][73] at FF_X33_Y5_N46
--register power-up is low

W1_acq_data_in_pipe_reg[2][73] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[1][73], GND);


--W1_acq_data_in_pipe_reg[0][72] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][72] at FF_X36_Y4_N22
--register power-up is low

W1_acq_data_in_pipe_reg[0][72] = AMPP_FUNCTION(A1L28, W1L119);


--W1_acq_data_in_pipe_reg[1][73] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][73] at FF_X33_Y5_N34
--register power-up is low

W1_acq_data_in_pipe_reg[1][73] = AMPP_FUNCTION(A1L28, W1_acq_data_in_pipe_reg[0][73], GND);


--W1_acq_data_in_pipe_reg[0][73] is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][73] at FF_X33_Y5_N43
--register power-up is low

W1_acq_data_in_pipe_reg[0][73] = AMPP_FUNCTION(A1L28, W1L121);


--W1L614 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed~0 at MLABCELL_X28_Y3_N21
W1L614 = AMPP_FUNCTION(!DB1_\buffer_manager:done);


--DB1L195 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]~0 at LABCELL_X27_Y1_N27
DB1L195 = AMPP_FUNCTION(!DB1L28);


--DB1L197 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]~1 at LABCELL_X22_Y2_N45
DB1L197 = AMPP_FUNCTION(!DB1L32);


--DB1L199 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]~2 at LABCELL_X22_Y2_N48
DB1L199 = AMPP_FUNCTION(!DB1L36);


--DB1L185 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]~3 at MLABCELL_X21_Y3_N27
DB1L185 = AMPP_FUNCTION(!DB1L40);


--DB1L187 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]~4 at MLABCELL_X21_Y3_N24
DB1L187 = AMPP_FUNCTION(!DB1L44);


--DB1L189 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]~5 at LABCELL_X27_Y1_N24
DB1L189 = AMPP_FUNCTION(!DB1L48);


--DB1L191 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]~6 at LABCELL_X22_Y2_N42
DB1L191 = AMPP_FUNCTION(!DB1L52);


--DB1L193 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]~7 at MLABCELL_X25_Y3_N51
DB1L193 = AMPP_FUNCTION(!DB1L56);


--D1L431 is sld_signaltap:auto_signaltap_0|~GND at LABCELL_X11_Y4_N15
D1L431 = GND;


--D1L432 is sld_signaltap:auto_signaltap_0|~VCC at MLABCELL_X8_Y4_N51
D1L432 = VCC;


--A1L87 is LEDR[0]~output at IOOBUF_X52_Y0_N2
A1L87 = OUTPUT_BUFFER.O(.I(AC1L92), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[0] is LEDR[0] at PIN_V16
LEDR[0] = OUTPUT();


--A1L89 is LEDR[1]~output at IOOBUF_X52_Y0_N19
A1L89 = OUTPUT_BUFFER.O(.I(AC1L93), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[1] is LEDR[1] at PIN_W16
LEDR[1] = OUTPUT();


--A1L91 is LEDR[2]~output at IOOBUF_X60_Y0_N2
A1L91 = OUTPUT_BUFFER.O(.I(AC1L94), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[2] is LEDR[2] at PIN_V17
LEDR[2] = OUTPUT();


--A1L93 is LEDR[3]~output at IOOBUF_X80_Y0_N2
A1L93 = OUTPUT_BUFFER.O(.I(AC1L95), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[3] is LEDR[3] at PIN_V18
LEDR[3] = OUTPUT();


--A1L95 is LEDR[4]~output at IOOBUF_X60_Y0_N19
A1L95 = OUTPUT_BUFFER.O(.I(AC1L96), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[4] is LEDR[4] at PIN_W17
LEDR[4] = OUTPUT();


--A1L97 is LEDR[5]~output at IOOBUF_X80_Y0_N19
A1L97 = OUTPUT_BUFFER.O(.I(AC1L97), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[5] is LEDR[5] at PIN_W19
LEDR[5] = OUTPUT();


--A1L99 is LEDR[6]~output at IOOBUF_X84_Y0_N2
A1L99 = OUTPUT_BUFFER.O(.I(AC1L98), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[6] is LEDR[6] at PIN_Y19
LEDR[6] = OUTPUT();


--A1L101 is LEDR[7]~output at IOOBUF_X89_Y6_N5
A1L101 = OUTPUT_BUFFER.O(.I(AC1L99), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[7] is LEDR[7] at PIN_W20
LEDR[7] = OUTPUT();


--A1L103 is LEDR[8]~output at IOOBUF_X89_Y8_N5
A1L103 = OUTPUT_BUFFER.O(.I(AC1L100), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[8] is LEDR[8] at PIN_W21
LEDR[8] = OUTPUT();


--A1L105 is LEDR[9]~output at IOOBUF_X89_Y6_N22
A1L105 = OUTPUT_BUFFER.O(.I(AC1L101), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[9] is LEDR[9] at PIN_Y21
LEDR[9] = OUTPUT();


--A1L182 is SW[0]~input at IOIBUF_X12_Y0_N18
A1L182 = INPUT_BUFFER(.I(SW[0]), );


--SW[0] is SW[0] at PIN_AB12
SW[0] = INPUT();


--A1L188 is SW[3]~input at IOIBUF_X4_Y0_N52
A1L188 = INPUT_BUFFER(.I(SW[3]), );


--SW[3] is SW[3] at PIN_AF10
SW[3] = INPUT();


--A1L184 is SW[1]~input at IOIBUF_X16_Y0_N1
A1L184 = INPUT_BUFFER(.I(SW[1]), );


--SW[1] is SW[1] at PIN_AC12
SW[1] = INPUT();


--A1L186 is SW[2]~input at IOIBUF_X8_Y0_N35
A1L186 = INPUT_BUFFER(.I(SW[2]), );


--SW[2] is SW[2] at PIN_AF9
SW[2] = INPUT();


--A1L27 is CLOCK_50~input at IOIBUF_X32_Y0_N1
A1L27 = INPUT_BUFFER(.I(CLOCK_50), );


--CLOCK_50 is CLOCK_50 at PIN_AF14
CLOCK_50 = INPUT();


--A1L84 is KEY[0]~input at IOIBUF_X36_Y0_N1
A1L84 = INPUT_BUFFER(.I(KEY[0]), );


--KEY[0] is KEY[0] at PIN_AA14
KEY[0] = INPUT();










--A1L9 is altera_internal_jtag~TCKUTAPCLKENA0 at CLKCTRL_G0
A1L9 = cyclonev_clkena(.INCLK = A1L8) WITH (clock_type = "Global Clock", ena_register_mode = "always enabled");


--A1L28 is CLOCK_50~inputCLKENA0 at CLKCTRL_G6
A1L28 = cyclonev_clkena(.INCLK = A1L27) WITH (clock_type = "Global Clock", ena_register_mode = "always enabled");


--D1L83 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]~feeder at MLABCELL_X28_Y3_N54
D1L83 = ( TD1_W_alu_result[4] );


--AC1L25 is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[17]~feeder at LABCELL_X33_Y4_N24
AC1L25 = TD1_d_writedata[10];


--D1L146 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[43]~feeder at LABCELL_X33_Y5_N24
D1L146 = ( TD1_d_writedata[10] );


--AC1L27 is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[18]~feeder at LABCELL_X27_Y4_N48
AC1L27 = TD1_d_writedata[11];


--D1L149 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[45]~feeder at MLABCELL_X34_Y2_N30
D1L149 = TD1_d_writedata[12];


--AC1L30 is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[20]~feeder at LABCELL_X31_Y3_N51
AC1L30 = ( TD1_d_writedata[13] );


--D1L151 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[46]~feeder at LABCELL_X37_Y6_N36
D1L151 = ( TD1_d_writedata[13] );


--AC1L32 is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[21]~feeder at MLABCELL_X34_Y4_N27
AC1L32 = TD1_d_writedata[14];


--D1L154 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[48]~feeder at LABCELL_X35_Y3_N27
D1L154 = ( TD1_d_writedata[15] );


--AC1L34 is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[22]~feeder at LABCELL_X31_Y3_N48
AC1L34 = TD1_d_writedata[15];


--D1L156 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[49]~feeder at LABCELL_X31_Y3_N6
D1L156 = TD1_d_writedata[16];


--D1L158 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[50]~feeder at LABCELL_X31_Y2_N33
D1L158 = ( TD1_d_writedata[17] );


--D1L160 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[51]~feeder at LABCELL_X35_Y4_N15
D1L160 = ( TD1_d_writedata[18] );


--AC1L39 is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[26]~feeder at LABCELL_X33_Y4_N30
AC1L39 = TD1_d_writedata[19];


--AC1L41 is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[27]~feeder at LABCELL_X33_Y4_N33
AC1L41 = ( TD1_d_writedata[20] );


--D1L166 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[56]~feeder at LABCELL_X35_Y2_N9
D1L166 = ( TD1_d_writedata[22] );


--D1L168 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]~feeder at LABCELL_X35_Y3_N33
D1L168 = ( TD1_d_writedata[23] );


--D1L190 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[72]~feeder at LABCELL_X36_Y4_N12
D1L190 = TD1_d_writedata[8];


--TD1L1033 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[8]~feeder at LABCELL_X36_Y4_N48
TD1L1033 = YD2_q_b[0];


--TD1L1049 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[16]~feeder at LABCELL_X30_Y4_N12
TD1L1049 = ( YD2_q_b[0] );


--TD1L1037 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[10]~feeder at LABCELL_X30_Y6_N15
TD1L1037 = YD2_q_b[2];


--TD1L1053 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[18]~feeder at LABCELL_X30_Y4_N27
TD1L1053 = ( YD2_q_b[2] );


--TD1L1039 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[11]~feeder at LABCELL_X33_Y6_N36
TD1L1039 = YD2_q_b[3];


--TD1L1055 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[19]~feeder at LABCELL_X30_Y5_N36
TD1L1055 = ( YD2_q_b[3] );


--TD1L1041 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[12]~feeder at LABCELL_X37_Y6_N12
TD1L1041 = ( YD2_q_b[4] );


--TD1L1057 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[20]~feeder at LABCELL_X30_Y4_N30
TD1L1057 = ( YD2_q_b[4] );


--TD1L1043 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[13]~feeder at LABCELL_X37_Y6_N18
TD1L1043 = YD2_q_b[5];


--TD1L1059 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[21]~feeder at LABCELL_X30_Y5_N33
TD1L1059 = ( YD2_q_b[5] );


--TD1L1045 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[14]~feeder at LABCELL_X33_Y6_N45
TD1L1045 = YD2_q_b[6];


--TD1L1061 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[22]~feeder at LABCELL_X30_Y4_N39
TD1L1061 = YD2_q_b[6];


--TD1L1063 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[23]~feeder at LABCELL_X30_Y4_N6
TD1L1063 = ( YD2_q_b[7] );


--TD1L1047 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[15]~feeder at LABCELL_X31_Y6_N27
TD1L1047 = YD2_q_b[7];


--TD1L1035 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[9]~feeder at LABCELL_X30_Y6_N45
TD1L1035 = YD2_q_b[1];


--TD1L1051 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[17]~feeder at LABCELL_X30_Y4_N42
TD1L1051 = ( YD2_q_b[1] );


--NE1L9 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]~feeder at LABCELL_X11_Y6_N54
NE1L9 = PE1_sr[1];


--TD1L543 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6]~feeder at LABCELL_X36_Y8_N24
TD1L543 = ( TD1_D_iw[12] );


--TD1L547 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[8]~feeder at LABCELL_X36_Y8_N57
TD1L547 = ( TD1_D_iw[14] );


--TD1L554 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11]~feeder at LABCELL_X36_Y8_N42
TD1L554 = TD1_D_iw[17];


--FC1L39 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req~feeder at MLABCELL_X21_Y4_N9
FC1L39 = AMPP_FUNCTION(!FC1_td_shift[9]);


--FC1L104 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder at MLABCELL_X21_Y4_N39
FC1L104 = AMPP_FUNCTION(!FC1_td_shift[9]);


--NE1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]~feeder at LABCELL_X11_Y6_N57
NE1L11 = ( PE1_sr[2] );


--FC1L106 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder at MLABCELL_X21_Y4_N36
FC1L106 = AMPP_FUNCTION(!FC1_td_shift[10]);


--FC1L116 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder at MLABCELL_X21_Y4_N27
FC1L116 = AMPP_FUNCTION(!FC1_td_shift[10]);


--YC4L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10]~feeder at LABCELL_X18_Y7_N33
YC4L14 = ( WD1_readdata[10] );


--NE1L33 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]~feeder at LABCELL_X10_Y6_N36
NE1L33 = ( PE1_sr[17] );


--NE1L39 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]~feeder at LABCELL_X11_Y6_N18
NE1L39 = ( PE1_sr[21] );


--YC4L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27]~feeder at LABCELL_X22_Y6_N12
YC4L33 = ( WD1_readdata[27] );


--NE1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]~feeder at LABCELL_X11_Y6_N21
NE1L14 = PE1_sr[4];


--NE1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder at LABCELL_X11_Y6_N30
NE1L35 = PE1_sr[18];


--NE1L48 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]~feeder at LABCELL_X10_Y6_N39
NE1L48 = ( PE1_sr[27] );


--NE1L46 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]~feeder at LABCELL_X11_Y6_N33
NE1L46 = ( PE1_sr[26] );


--NE1L42 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]~feeder at LABCELL_X12_Y5_N54
NE1L42 = PE1_sr[23];


--FC1L102 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder at MLABCELL_X21_Y4_N54
FC1L102 = AMPP_FUNCTION(!FC1_td_shift[8]);


--FC1L13 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]~feeder at LABCELL_X16_Y4_N18
FC1L13 = AMPP_FUNCTION(!FC1_count[5]);


--NE1L17 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder at LABCELL_X12_Y5_N48
NE1L17 = PE1_sr[6];


--NE1L51 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder at LABCELL_X11_Y6_N36
NE1L51 = ( PE1_sr[29] );


--NE1L53 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder at LABCELL_X10_Y6_N45
NE1L53 = ( PE1_sr[30] );


--NE1L56 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]~feeder at LABCELL_X11_Y6_N39
NE1L56 = ( PE1_sr[32] );


--NE1L29 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder at LABCELL_X12_Y5_N57
NE1L29 = ( PE1_sr[14] );


--NE1L21 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]~feeder at LABCELL_X12_Y5_N6
NE1L21 = ( PE1_sr[9] );


--NE1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]~feeder at LABCELL_X12_Y5_N51
NE1L23 = PE1_sr[10];


--NE1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder at LABCELL_X12_Y5_N9
NE1L27 = PE1_sr[13];


--FC1L9 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]~feeder at MLABCELL_X15_Y4_N27
FC1L9 = AMPP_FUNCTION(!FC1_count[2]);


--FC1L57 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~feeder at LABCELL_X13_Y4_N12
FC1L57 = AMPP_FUNCTION(!FC1L53);


--TD1L921 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]~feeder at LABCELL_X27_Y7_N36
TD1L921 = ( TD1L945 );


--D1L127 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[33]~feeder at LABCELL_X36_Y2_N42
D1L127 = ( AC1L96 );


--D1L129 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[34]~feeder at MLABCELL_X34_Y2_N9
D1L129 = AC1L97;


--D1L131 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[35]~feeder at LABCELL_X33_Y2_N18
D1L131 = ( AC1L98 );


--D1L133 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[36]~feeder at LABCELL_X36_Y2_N0
D1L133 = ( AC1L99 );


--D1L135 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[37]~feeder at LABCELL_X36_Y4_N15
D1L135 = ( AC1L100 );


--D1L137 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[38]~feeder at LABCELL_X36_Y3_N3
D1L137 = AC1L101;


--D1L87 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]~feeder at MLABCELL_X28_Y3_N39
D1L87 = ( A1L3 );


--D1L91 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]~feeder at LABCELL_X31_Y3_N21
D1L91 = AC1L103;


--D1L94 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]~feeder at LABCELL_X31_Y3_N0
D1L94 = ( AC1L105 );


--D1L96 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]~feeder at LABCELL_X33_Y3_N15
D1L96 = ( AC1L106 );


--D1L98 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]~feeder at MLABCELL_X34_Y3_N15
D1L98 = ( AC1L107 );


--D1L101 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]~feeder at MLABCELL_X34_Y3_N42
D1L101 = ( AC1L109 );


--D1L104 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]~feeder at MLABCELL_X34_Y3_N27
D1L104 = ( AC1L111 );


--D1L107 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]~feeder at LABCELL_X35_Y3_N57
D1L107 = ( AC1L112 );


--D1L109 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]~feeder at LABCELL_X36_Y3_N54
D1L109 = AC1L113;


--D1L114 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]~feeder at LABCELL_X33_Y5_N3
D1L114 = ( AC1L117 );


--D1L118 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[27]~feeder at MLABCELL_X34_Y4_N36
D1L118 = AC1L120;


--D1L120 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[28]~feeder at MLABCELL_X34_Y3_N9
D1L120 = ( AC1L121 );


--D1L124 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[31]~feeder at LABCELL_X35_Y2_N12
D1L124 = AC1L123;


--FC1L45 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst2~feeder at LABCELL_X22_Y4_N6
FC1L45 = AMPP_FUNCTION(!FC1_rst1);


--AC1L11 is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[7]~feeder at LABCELL_X36_Y4_N30
AC1L11 = ( TD1_d_writedata[0] );


--D1L144 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[42]~feeder at MLABCELL_X34_Y2_N36
D1L144 = ( TD1_d_writedata[0] );


--YB1L83 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AF~feeder at LABCELL_X29_Y5_N3
YB1L83 = ( TD1_d_writedata[0] );


--YB1L81 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE~feeder at LABCELL_X29_Y5_N57
YB1L81 = ( TD1_d_writedata[1] );


--D1L170 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[58]~feeder at LABCELL_X36_Y4_N54
D1L170 = ( TD1_d_writedata[24] );


--AC1L46 is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[31]~feeder at LABCELL_X27_Y4_N24
AC1L46 = ( TD1_d_writedata[24] );


--D1L174 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[61]~feeder at LABCELL_X33_Y2_N45
D1L174 = TD1_d_writedata[27];


--AC1L52 is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[36]~feeder at MLABCELL_X34_Y4_N24
AC1L52 = ( TD1_d_writedata[29] );


--D1L179 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[65]~feeder at LABCELL_X33_Y6_N18
D1L179 = ( TD1_d_writedata[30] );


--AC1L55 is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[38]~feeder at LABCELL_X31_Y4_N36
AC1L55 = ( TD1_d_writedata[31] );


--D1L182 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[67]~feeder at MLABCELL_X34_Y2_N48
D1L182 = ( TD1_d_writedata[3] );


--AC1L15 is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[10]~feeder at LABCELL_X27_Y4_N27
AC1L15 = TD1_d_writedata[3];


--D1L186 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[70]~feeder at LABCELL_X35_Y4_N18
D1L186 = ( TD1_d_writedata[6] );


--AC1L19 is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[13]~feeder at LABCELL_X27_Y4_N51
AC1L19 = TD1_d_writedata[6];


--AC1L21 is nios_system:u0|custom_ip:my_custom_ip|Registers_rtl_0_bypass[14]~feeder at LABCELL_X33_Y4_N27
AC1L21 = TD1_d_writedata[7];


--D1L188 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[71]~feeder at LABCELL_X35_Y2_N6
D1L188 = TD1_d_writedata[7];


--RE1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~feeder at MLABCELL_X25_Y8_N21
RE1L2 = ( DC1_r_sync_rst );


--TD1L540 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5]~feeder at LABCELL_X36_Y8_N27
TD1L540 = TD1_D_iw[11];


--TD1L545 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7]~feeder at LABCELL_X36_Y8_N54
TD1L545 = TD1_D_iw[13];


--TD1L549 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9]~feeder at LABCELL_X36_Y8_N0
TD1L549 = ( TD1_D_iw[15] );


--TD1L551 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[10]~feeder at LABCELL_X36_Y8_N3
TD1L551 = ( TD1_D_iw[16] );


--TD1L556 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[12]~feeder at LABCELL_X36_Y8_N45
TD1L556 = ( TD1_D_iw[18] );


--TD1L560 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14]~feeder at LABCELL_X36_Y8_N36
TD1L560 = TD1_D_iw[20];


--TD1L558 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13]~feeder at LABCELL_X36_Y8_N6
TD1L558 = ( TD1_D_iw[19] );


--TD1L562 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15]~feeder at LABCELL_X36_Y8_N39
TD1L562 = TD1_D_iw[21];


--LE1L119 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]~feeder at LABCELL_X16_Y6_N48
LE1L119 = ( NE1_jdo[34] );


--LE1L77 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]~feeder at LABCELL_X12_Y6_N3
LE1L77 = ( NE1_jdo[17] );


--TD1L403 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~feeder at LABCELL_X35_Y9_N27
TD1L403 = ( TD1_E_src2[0] );


--YC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder at LABCELL_X29_Y5_N21
YC1L5 = ( YB1_ien_AE );


--YC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder at LABCELL_X29_Y5_N39
YC1L3 = YB1_ien_AF;


--LE1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~feeder at LABCELL_X12_Y6_N33
LE1L87 = ( NE1_jdo[20] );


--YC4L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0]~feeder at LABCELL_X22_Y7_N24
YC4L3 = ( WD1_readdata[0] );


--FC1L50 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid~feeder at LABCELL_X18_Y4_N39
FC1L50 = AMPP_FUNCTION(!FC1_rvalid0);


--WD1L26 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[5]~feeder at LABCELL_X22_Y6_N18
WD1L26 = AE1L12;


--WD1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[31]~feeder at LABCELL_X22_Y6_N21
WD1L78 = AE1L12;


--WD1L38 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[11]~feeder at MLABCELL_X21_Y6_N12
WD1L38 = AE1L12;


--WD1L42 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[13]~feeder at MLABCELL_X21_Y6_N15
WD1L42 = AE1L12;


--WD1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[17]~feeder at MLABCELL_X21_Y6_N48
WD1L50 = AE1L12;


--WD1L52 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[18]~feeder at MLABCELL_X21_Y6_N51
WD1L52 = AE1L12;


--WD1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[21]~feeder at MLABCELL_X21_Y6_N45
WD1L58 = AE1L12;


--WD1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[23]~feeder at MLABCELL_X21_Y6_N9
WD1L62 = AE1L12;


--WD1L76 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[30]~feeder at MLABCELL_X21_Y6_N6
WD1L76 = AE1L12;


--WD1L60 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[22]~feeder at MLABCELL_X21_Y6_N0
WD1L60 = AE1L12;


--WD1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[27]~feeder at MLABCELL_X21_Y6_N3
WD1L70 = AE1L12;


--WD1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[26]~feeder at MLABCELL_X21_Y6_N54
WD1L68 = AE1L12;


--WD1L46 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[15]~feeder at MLABCELL_X21_Y6_N57
WD1L46 = AE1L12;


--WD1L72 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[28]~feeder at MLABCELL_X21_Y6_N36
WD1L72 = AE1L12;


--WD1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[24]~feeder at MLABCELL_X21_Y6_N39
WD1L64 = AE1L12;


--WD1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[25]~feeder at MLABCELL_X21_Y6_N33
WD1L66 = AE1L12;


--WD1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[29]~feeder at MLABCELL_X21_Y6_N30
WD1L74 = AE1L12;


--WD1L28 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[6]~feeder at MLABCELL_X21_Y6_N24
WD1L28 = AE1L12;


--WD1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[7]~feeder at MLABCELL_X21_Y6_N27
WD1L30 = AE1L12;


--WD1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[9]~feeder at MLABCELL_X21_Y6_N21
WD1L34 = AE1L12;


--WD1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[19]~feeder at MLABCELL_X21_Y6_N18
WD1L54 = AE1L12;


--WD1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[8]~feeder at LABCELL_X18_Y6_N27
WD1L32 = AE1L12;


--WD1L40 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[12]~feeder at LABCELL_X19_Y7_N51
WD1L40 = AE1L12;


--WD1L36 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[10]~feeder at LABCELL_X18_Y7_N9
WD1L36 = ( AE1L12 );


--WD1L48 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[16]~feeder at LABCELL_X18_Y7_N12
WD1L48 = ( AE1L12 );


--WD1L44 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[14]~feeder at LABCELL_X18_Y7_N45
WD1L44 = ( AE1L12 );


--WD1L56 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[20]~feeder at LABCELL_X18_Y7_N36
WD1L56 = ( AE1L12 );


--WD1L24 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[4]~feeder at LABCELL_X18_Y7_N24
WD1L24 = ( AE1L12 );


--LE1L85 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~feeder at LABCELL_X12_Y6_N30
LE1L85 = NE1_jdo[19];


--BE1L28 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~feeder at LABCELL_X11_Y6_N42
BE1L28 = NE1_jdo[18];


--LE1L97 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]~feeder at LABCELL_X16_Y6_N42
LE1L97 = NE1_jdo[25];


--BE1L39 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]~feeder at LABCELL_X11_Y5_N18
BE1L39 = ( NE1_jdo[25] );


--BE1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]~feeder at LABCELL_X11_Y6_N45
BE1L7 = NE1_jdo[4];


--LE1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]~feeder at LABCELL_X12_Y6_N24
LE1L54 = ( NE1_jdo[4] );


--LE1L103 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~feeder at LABCELL_X16_Y6_N15
LE1L103 = ( NE1_jdo[28] );


--LE1L101 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]~feeder at LABCELL_X16_Y6_N12
LE1L101 = NE1_jdo[27];


--BE1L43 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~feeder at LABCELL_X11_Y6_N9
BE1L43 = ( NE1_jdo[26] );


--LE1L99 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]~feeder at LABCELL_X16_Y6_N45
LE1L99 = ( NE1_jdo[26] );


--DC1L8 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]~feeder at LABCELL_X13_Y8_N45
DC1L8 = ( DC1_altera_reset_synchronizer_int_chain[0] );


--NE1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~feeder at LABCELL_X18_Y6_N9
NE1L67 = RE5_dreg[0];


--YB1L88 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val~feeder at LABCELL_X18_Y4_N27
YB1L88 = ( YB1_rd_wfifo );


--LE1L93 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]~feeder at LABCELL_X12_Y6_N39
LE1L93 = ( NE1_jdo[23] );


--BE1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~feeder at LABCELL_X11_Y6_N15
BE1L35 = ( NE1_jdo[23] );


--LE1L56 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~feeder at LABCELL_X12_Y6_N27
LE1L56 = NE1_jdo[5];


--LE1L106 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~feeder at LABCELL_X16_Y6_N54
LE1L106 = ( NE1_jdo[29] );


--LE1L110 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~feeder at LABCELL_X16_Y6_N57
LE1L110 = ( NE1_jdo[30] );


--BE1L49 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]~feeder at LABCELL_X11_Y6_N24
BE1L49 = ( NE1_jdo[31] );


--LE1L112 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]~feeder at LABCELL_X16_Y6_N27
LE1L112 = NE1_jdo[31];


--LE1L116 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]~feeder at LABCELL_X16_Y6_N24
LE1L116 = NE1_jdo[33];


--DC1L6 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]~feeder at LABCELL_X13_Y8_N12
DC1L6 = ( ZE1_altera_reset_synchronizer_int_chain_out );


--BE1L25 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]~feeder at LABCELL_X11_Y5_N15
BE1L25 = NE1_jdo[16];


--LE1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]~feeder at LABCELL_X12_Y6_N6
LE1L75 = ( NE1_jdo[16] );


--FC1L98 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder at MLABCELL_X21_Y4_N30
FC1L98 = AMPP_FUNCTION(!FC1_td_shift[6]);


--BE1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]~feeder at LABCELL_X13_Y5_N51
BE1L11 = ( NE1_jdo[7] );


--LE1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]~feeder at LABCELL_X12_Y6_N21
LE1L91 = ( NE1_jdo[22] );


--BE1L33 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]~feeder at LABCELL_X11_Y6_N27
BE1L33 = NE1_jdo[22];


--LE1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~feeder at LABCELL_X12_Y6_N18
LE1L58 = NE1_jdo[6];


--FC1L100 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder at MLABCELL_X21_Y4_N33
FC1L100 = AMPP_FUNCTION(!FC1_td_shift[7]);


--FC1L95 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder at MLABCELL_X21_Y4_N57
FC1L95 = AMPP_FUNCTION(!FC1_td_shift[5]);


--NE1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder at LABCELL_X17_Y6_N21
NE1L58 = ( PE1_sr[33] );


--LE1L72 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~feeder at LABCELL_X12_Y6_N0
LE1L72 = NE1_jdo[14];


--BE1L13 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~feeder at LABCELL_X13_Y5_N42
BE1L13 = ( NE1_jdo[8] );


--BE1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]~feeder at LABCELL_X13_Y5_N24
BE1L15 = ( NE1_jdo[9] );


--LE1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]~feeder at LABCELL_X16_Y6_N51
LE1L62 = NE1_jdo[9];


--LE1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]~feeder at LABCELL_X12_Y6_N12
LE1L64 = ( NE1_jdo[10] );


--BE1L17 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10]~feeder at LABCELL_X11_Y6_N6
BE1L17 = ( NE1_jdo[10] );


--BE1L20 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12]~feeder at LABCELL_X13_Y5_N27
BE1L20 = ( NE1_jdo[12] );


--LE1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~feeder at LABCELL_X12_Y6_N15
LE1L68 = NE1_jdo[12];


--LE1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~feeder at LABCELL_X12_Y6_N9
LE1L70 = ( NE1_jdo[13] );


--BE1L37 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~feeder at LABCELL_X11_Y6_N12
BE1L37 = ( NE1_jdo[24] );


--LE1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]~feeder at LABCELL_X12_Y6_N36
LE1L95 = NE1_jdo[24];


--ZE1L3 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder at LABCELL_X13_Y8_N21
ZE1L3 = ( ZE1_altera_reset_synchronizer_int_chain[1] );


--FC1L41 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read~feeder at LABCELL_X16_Y4_N57
FC1L41 = AMPP_FUNCTION(!FC1L40);


--YC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder at LABCELL_X29_Y6_N27
YC1L7 = A1L190;


--YC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder at LABCELL_X29_Y6_N33
YC1L9 = A1L190;


--YC1L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder at LABCELL_X29_Y6_N57
YC1L17 = A1L190;


--YC1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder at LABCELL_X29_Y6_N54
YC1L15 = A1L190;


--YC1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder at LABCELL_X29_Y6_N51
YC1L13 = A1L190;


--YC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder at LABCELL_X29_Y6_N48
YC1L11 = A1L190;


--P1L52 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder at LABCELL_X7_Y2_N33
P1L52 = AMPP_FUNCTION(!A1L10);


--CB2L7 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]~feeder at LABCELL_X19_Y3_N12
CB2L7 = AMPP_FUNCTION(!A1L10);


--FC1L93 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder at MLABCELL_X21_Y4_N0
FC1L93 = AMPP_FUNCTION(!A1L10);


--FC1L108 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder at MLABCELL_X21_Y4_N21
FC1L108 = AMPP_FUNCTION(!A1L10);


--P1L175 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~feeder at LABCELL_X11_Y2_N3
P1L175 = AMPP_FUNCTION(!P1_irf_reg[3][0]);


--P1L177 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]~feeder at LABCELL_X11_Y2_N54
P1L177 = AMPP_FUNCTION(!P1_irf_reg[3][1]);


--P1L97 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~feeder at LABCELL_X12_Y2_N27
P1L97 = AMPP_FUNCTION(!P1_irf_reg[3][2]);


--P1L179 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]~feeder at LABCELL_X11_Y2_N27
P1L179 = AMPP_FUNCTION(!P1_irf_reg[3][2]);


--P1L181 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]~feeder at LABCELL_X11_Y2_N18
P1L181 = AMPP_FUNCTION(!P1_irf_reg[3][3]);


--P1L99 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~feeder at LABCELL_X12_Y2_N42
P1L99 = AMPP_FUNCTION(!P1_irf_reg[3][3]);


--P1L101 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder at LABCELL_X12_Y2_N51
P1L101 = AMPP_FUNCTION(!P1_irf_reg[3][4]);


--P1L183 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]~feeder at LABCELL_X11_Y2_N51
P1L183 = AMPP_FUNCTION(!P1_irf_reg[3][4]);


--P1L185 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]~feeder at LABCELL_X11_Y2_N33
P1L185 = AMPP_FUNCTION(!P1_irf_reg[3][5]);


--P1L103 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder at LABCELL_X12_Y2_N48
P1L103 = AMPP_FUNCTION(!P1_irf_reg[3][5]);


--P1L187 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]~feeder at LABCELL_X11_Y2_N12
P1L187 = AMPP_FUNCTION(!P1_irf_reg[3][6]);


--P1L105 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder at LABCELL_X12_Y2_N57
P1L105 = AMPP_FUNCTION(!P1_irf_reg[3][6]);


--P1L189 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]~feeder at LABCELL_X11_Y2_N6
P1L189 = AMPP_FUNCTION(!P1_irf_reg[3][7]);


--P1L108 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~feeder at LABCELL_X12_Y2_N54
P1L108 = AMPP_FUNCTION(!P1_irf_reg[3][7]);


--P1L191 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]~feeder at LABCELL_X11_Y2_N36
P1L191 = AMPP_FUNCTION(!P1_irf_reg[3][8]);


--P1L110 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder at LABCELL_X12_Y2_N0
P1L110 = AMPP_FUNCTION(!P1_irf_reg[3][8]);


--P1L193 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]~feeder at LABCELL_X11_Y2_N45
P1L193 = AMPP_FUNCTION(!P1_irf_reg[3][9]);


--P1L112 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder at LABCELL_X12_Y2_N3
P1L112 = AMPP_FUNCTION(!P1_irf_reg[3][9]);


--P1L69 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~feeder at LABCELL_X10_Y2_N0
P1L69 = AMPP_FUNCTION(!P1_shadow_irf_reg[3][0]);


--P1L71 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~feeder at LABCELL_X10_Y2_N18
P1L71 = AMPP_FUNCTION(!P1_shadow_irf_reg[3][1]);


--P1L73 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~feeder at LABCELL_X10_Y2_N39
P1L73 = AMPP_FUNCTION(!P1_shadow_irf_reg[3][2]);


--P1L75 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~feeder at LABCELL_X10_Y2_N30
P1L75 = AMPP_FUNCTION(!P1_shadow_irf_reg[3][3]);


--P1L77 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]~feeder at LABCELL_X10_Y2_N48
P1L77 = AMPP_FUNCTION(!P1_shadow_irf_reg[3][4]);


--P1L79 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]~feeder at LABCELL_X10_Y2_N51
P1L79 = AMPP_FUNCTION(!P1_shadow_irf_reg[3][5]);


--P1L81 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]~feeder at LABCELL_X10_Y2_N21
P1L81 = AMPP_FUNCTION(!P1_shadow_irf_reg[3][6]);


--P1L83 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]~feeder at LABCELL_X10_Y2_N42
P1L83 = AMPP_FUNCTION(!P1_shadow_irf_reg[3][7]);


--P1L85 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]~feeder at LABCELL_X10_Y2_N33
P1L85 = AMPP_FUNCTION(!P1_shadow_irf_reg[3][8]);


--P1L87 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]~feeder at LABCELL_X10_Y2_N45
P1L87 = AMPP_FUNCTION(!P1_shadow_irf_reg[3][9]);


--NE1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]~feeder at LABCELL_X18_Y6_N33
NE1L5 = ( P1_irf_reg[2][1] );


--P1L128 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder at LABCELL_X12_Y3_N45
P1L128 = AMPP_FUNCTION(!P1_jtag_ir_reg[4]);


--P1L133 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder at LABCELL_X12_Y3_N57
P1L133 = AMPP_FUNCTION(!P1L135Q);


--J1L8 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]~feeder at LABCELL_X7_Y2_N48
J1L8 = AMPP_FUNCTION(!P1_identity_contrib_shift_reg[1]);


--P1L46 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder at LABCELL_X7_Y2_N9
P1L46 = AMPP_FUNCTION(!P1_identity_contrib_shift_reg[1]);


--P1L48 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder at LABCELL_X7_Y2_N6
P1L48 = AMPP_FUNCTION(!P1_identity_contrib_shift_reg[2]);


--J1L10 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]~feeder at MLABCELL_X8_Y2_N54
J1L10 = AMPP_FUNCTION(!P1_identity_contrib_shift_reg[2]);


--P1L50 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder at LABCELL_X7_Y2_N30
P1L50 = AMPP_FUNCTION(!P1_identity_contrib_shift_reg[3]);


--J1L12 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]~feeder at LABCELL_X7_Y2_N51
J1L12 = AMPP_FUNCTION(!P1_identity_contrib_shift_reg[3]);


--W1L706 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder at MLABCELL_X15_Y2_N12
W1L706 = AMPP_FUNCTION(!AB1_lfsr[0]);


--CB6L3 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]~feeder at LABCELL_X24_Y1_N15
CB6L3 = AMPP_FUNCTION(!CB6_dffs[1]);


--CB7L4 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]~feeder at LABCELL_X22_Y2_N3
CB7L4 = AMPP_FUNCTION(!Y1_xq[0]);


--W1L708 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder at MLABCELL_X15_Y2_N15
W1L708 = AMPP_FUNCTION(!AB1_lfsr[1]);


--CB6L5 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]~feeder at LABCELL_X24_Y1_N12
CB6L5 = AMPP_FUNCTION(!CB6_dffs[2]);


--CB7L6 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]~feeder at LABCELL_X22_Y2_N57
CB7L6 = AMPP_FUNCTION(!Y1_xq[1]);


--DB1L173 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder at MLABCELL_X25_Y1_N12
DB1L173 = AMPP_FUNCTION(!DB1L60);


--DB1L18 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]~feeder at LABCELL_X27_Y1_N9
DB1L18 = AMPP_FUNCTION(!DB1L64);


--DB1L175 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder at MLABCELL_X25_Y1_N57
DB1L175 = AMPP_FUNCTION(!DB1L64);


--DB1L20 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]~feeder at LABCELL_X27_Y1_N0
DB1L20 = AMPP_FUNCTION(!DB1L68);


--DB1L23 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]~feeder at LABCELL_X27_Y1_N18
DB1L23 = AMPP_FUNCTION(!DB1L76);


--DB1L179 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder at MLABCELL_X25_Y1_N24
DB1L179 = AMPP_FUNCTION(!DB1L76);


--DB1L25 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]~feeder at LABCELL_X27_Y1_N3
DB1L25 = AMPP_FUNCTION(!DB1L80);


--DB1L181 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder at MLABCELL_X25_Y1_N42
DB1L181 = AMPP_FUNCTION(!DB1L80);


--DB1L169 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder at MLABCELL_X25_Y1_N0
DB1L169 = AMPP_FUNCTION(!DB1L84);


--DB1L14 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]~feeder at LABCELL_X27_Y1_N21
DB1L14 = AMPP_FUNCTION(!DB1L84);


--DB1L171 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder at MLABCELL_X25_Y1_N21
DB1L171 = AMPP_FUNCTION(!DB1L88);


--W1L710 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder at MLABCELL_X15_Y2_N21
W1L710 = AMPP_FUNCTION(!AB1_lfsr[2]);


--CB6L7 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]~feeder at LABCELL_X24_Y1_N30
CB6L7 = AMPP_FUNCTION(!CB6_dffs[3]);


--Y1L94 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder at MLABCELL_X25_Y2_N57
Y1L94 = AMPP_FUNCTION(!LB1_counter_reg_bit[0]);


--CB7L8 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]~feeder at LABCELL_X22_Y2_N54
CB7L8 = AMPP_FUNCTION(!Y1_xq[2]);


--W1L602 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]~feeder at MLABCELL_X28_Y2_N27
W1L602 = AMPP_FUNCTION(!DB1_\buffer_manager:next_address[2]);


--W1L604 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]~feeder at LABCELL_X27_Y2_N30
W1L604 = AMPP_FUNCTION(!DB1_\buffer_manager:next_address[3]);


--W1L606 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]~feeder at LABCELL_X27_Y2_N15
W1L606 = AMPP_FUNCTION(!DB1_\buffer_manager:next_address[4]);


--W1L608 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]~feeder at LABCELL_X27_Y2_N0
W1L608 = AMPP_FUNCTION(!DB1_\buffer_manager:next_address[5]);


--W1L610 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]~feeder at LABCELL_X27_Y2_N18
W1L610 = AMPP_FUNCTION(!DB1_\buffer_manager:next_address[6]);


--W1L612 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]~feeder at LABCELL_X27_Y2_N39
W1L612 = AMPP_FUNCTION(!DB1_\buffer_manager:next_address[7]);


--W1L600 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]~feeder at LABCELL_X27_Y1_N54
W1L600 = AMPP_FUNCTION(!DB1_\buffer_manager:next_address[1]);


--W1L712 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder at MLABCELL_X15_Y2_N18
W1L712 = AMPP_FUNCTION(!AB1_lfsr[3]);


--CB6L9 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]~feeder at LABCELL_X24_Y1_N33
CB6L9 = AMPP_FUNCTION(!CB6_dffs[4]);


--CB7L10 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]~feeder at LABCELL_X22_Y2_N0
CB7L10 = AMPP_FUNCTION(!Y1_xq[3]);


--AB1L6 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]~feeder at LABCELL_X16_Y2_N15
AB1L6 = AMPP_FUNCTION(!AB1_lfsr[4]);


--W1L714 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder at MLABCELL_X15_Y2_N3
W1L714 = AMPP_FUNCTION(!AB1_lfsr[4]);


--CB6L11 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]~feeder at LABCELL_X24_Y1_N0
CB6L11 = AMPP_FUNCTION(!CB6_dffs[5]);


--CB7L12 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]~feeder at LABCELL_X22_Y2_N36
CB7L12 = AMPP_FUNCTION(!Y1_xq[4]);


--W1L716 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder at MLABCELL_X15_Y2_N0
W1L716 = AMPP_FUNCTION(!AB1_lfsr[5]);


--CB6L13 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]~feeder at LABCELL_X24_Y1_N3
CB6L13 = AMPP_FUNCTION(!CB6_dffs[6]);


--W1L635 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]~feeder at LABCELL_X27_Y2_N24
W1L635 = AMPP_FUNCTION(!DB1_\buffer_manager:last_trigger_address_var[1]);


--CB7L14 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]~feeder at LABCELL_X22_Y2_N39
CB7L14 = AMPP_FUNCTION(!Y1_xq[5]);


--W1L718 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder at MLABCELL_X15_Y2_N57
W1L718 = AMPP_FUNCTION(!AB1_lfsr[6]);


--CB6L15 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]~feeder at LABCELL_X24_Y1_N54
CB6L15 = AMPP_FUNCTION(!CB6_dffs[7]);


--CB7L16 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]~feeder at LABCELL_X22_Y2_N30
CB7L16 = AMPP_FUNCTION(!Y1_xq[6]);


--AB1L11 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]~feeder at LABCELL_X16_Y2_N39
AB1L11 = AMPP_FUNCTION(!AB1_lfsr[7]);


--W1L720 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder at MLABCELL_X15_Y2_N54
W1L720 = AMPP_FUNCTION(!AB1_lfsr[7]);


--CB6L17 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]~feeder at LABCELL_X24_Y1_N57
CB6L17 = AMPP_FUNCTION(!CB6_dffs[8]);


--W1L639 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]~feeder at LABCELL_X23_Y2_N42
W1L639 = AMPP_FUNCTION(!DB1_\buffer_manager:last_trigger_address_var[3]);


--CB7L18 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]~feeder at LABCELL_X22_Y2_N33
CB7L18 = AMPP_FUNCTION(!Y1_xq[7]);


--W1L722 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder at MLABCELL_X15_Y2_N27
W1L722 = AMPP_FUNCTION(!AB1_lfsr[8]);


--CB6L19 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]~feeder at LABCELL_X24_Y1_N48
CB6L19 = AMPP_FUNCTION(!CB6_dffs[9]);


--CB7L20 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]~feeder at LABCELL_X22_Y2_N24
CB7L20 = AMPP_FUNCTION(!Y1_xq[8]);


--W1L724 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder at MLABCELL_X15_Y2_N24
W1L724 = AMPP_FUNCTION(!AB1_lfsr[9]);


--AB1L14 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]~feeder at LABCELL_X16_Y2_N12
AB1L14 = AMPP_FUNCTION(!AB1_lfsr[9]);


--CB6L21 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]~feeder at LABCELL_X24_Y1_N51
CB6L21 = AMPP_FUNCTION(!CB6_dffs[10]);


--W1L642 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]~feeder at LABCELL_X24_Y2_N39
W1L642 = AMPP_FUNCTION(!DB1_\buffer_manager:last_trigger_address_var[5]);


--CB7L22 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]~feeder at LABCELL_X22_Y2_N27
CB7L22 = AMPP_FUNCTION(!Y1_xq[9]);


--AB1L16 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]~feeder at LABCELL_X16_Y2_N9
AB1L16 = AMPP_FUNCTION(!AB1_lfsr[10]);


--W1L726 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder at MLABCELL_X15_Y2_N33
W1L726 = AMPP_FUNCTION(!AB1_lfsr[10]);


--CB6L23 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]~feeder at LABCELL_X24_Y1_N42
CB6L23 = AMPP_FUNCTION(!CB6_dffs[11]);


--W1L644 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]~feeder at LABCELL_X23_Y2_N30
W1L644 = AMPP_FUNCTION(!DB1_\buffer_manager:last_trigger_address_var[6]);


--CB7L24 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]~feeder at LABCELL_X22_Y2_N6
CB7L24 = AMPP_FUNCTION(!Y1_xq[10]);


--W1L728 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder at MLABCELL_X15_Y2_N30
W1L728 = AMPP_FUNCTION(!AB1_lfsr[11]);


--CB6L25 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]~feeder at LABCELL_X24_Y1_N45
CB6L25 = AMPP_FUNCTION(!CB6_dffs[12]);


--W1L646 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[7]~feeder at LABCELL_X23_Y2_N33
W1L646 = AMPP_FUNCTION(!DB1_\buffer_manager:last_trigger_address_var[7]);


--CB7L26 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]~feeder at LABCELL_X22_Y2_N9
CB7L26 = AMPP_FUNCTION(!Y1_xq[11]);


--W1L730 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder at MLABCELL_X15_Y2_N51
W1L730 = AMPP_FUNCTION(!AB1_lfsr[12]);


--CB6L27 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]~feeder at LABCELL_X24_Y1_N36
CB6L27 = AMPP_FUNCTION(!CB6_dffs[13]);


--CB7L28 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]~feeder at LABCELL_X22_Y2_N12
CB7L28 = AMPP_FUNCTION(!Y1_xq[12]);


--CB6L29 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]~feeder at LABCELL_X24_Y1_N39
CB6L29 = AMPP_FUNCTION(!CB6_dffs[14]);


--CB7L30 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]~feeder at LABCELL_X22_Y2_N15
CB7L30 = AMPP_FUNCTION(!Y1_xq[13]);


--CB6L31 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]~feeder at LABCELL_X24_Y1_N18
CB6L31 = AMPP_FUNCTION(!CB6_dffs[15]);


--CB7L32 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]~feeder at LABCELL_X22_Y2_N18
CB7L32 = AMPP_FUNCTION(!Y1_xq[14]);


--CB6L33 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]~feeder at LABCELL_X24_Y1_N21
CB6L33 = AMPP_FUNCTION(!CB6_dffs[16]);


--CB7L34 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]~feeder at LABCELL_X22_Y2_N21
CB7L34 = AMPP_FUNCTION(!Y1_xq[15]);


--CB6L35 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]~feeder at LABCELL_X24_Y1_N24
CB6L35 = AMPP_FUNCTION(!CB5_dffs[0]);


--CB5L4 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]~feeder at LABCELL_X37_Y3_N36
CB5L4 = AMPP_FUNCTION(!SB1_ram_block1a0);


--CB5L6 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]~feeder at LABCELL_X37_Y3_N39
CB5L6 = AMPP_FUNCTION(!SB1_ram_block1a1);


--CB5L8 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]~feeder at LABCELL_X37_Y3_N30
CB5L8 = AMPP_FUNCTION(!SB1_ram_block1a2);


--CB5L10 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]~feeder at LABCELL_X37_Y3_N33
CB5L10 = AMPP_FUNCTION(!SB1_ram_block1a3);


--CB5L12 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]~feeder at LABCELL_X37_Y3_N48
CB5L12 = AMPP_FUNCTION(!SB1_ram_block1a4);


--CB5L14 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]~feeder at LABCELL_X37_Y3_N51
CB5L14 = AMPP_FUNCTION(!SB1_ram_block1a5);


--CB5L16 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]~feeder at LABCELL_X37_Y3_N54
CB5L16 = AMPP_FUNCTION(!SB1_ram_block1a6);


--CB5L18 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]~feeder at LABCELL_X37_Y3_N57
CB5L18 = AMPP_FUNCTION(!SB1_ram_block1a7);


--CB5L20 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]~feeder at LABCELL_X37_Y3_N24
CB5L20 = AMPP_FUNCTION(!SB1_ram_block1a8);


--CB5L22 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]~feeder at LABCELL_X37_Y3_N27
CB5L22 = AMPP_FUNCTION(!SB1_ram_block1a9);


--CB5L24 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]~feeder at LABCELL_X37_Y3_N18
CB5L24 = AMPP_FUNCTION(!SB1_ram_block1a10);


--CB5L26 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]~feeder at LABCELL_X37_Y3_N21
CB5L26 = AMPP_FUNCTION(!SB1_ram_block1a11);


--CB5L28 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]~feeder at LABCELL_X37_Y3_N0
CB5L28 = AMPP_FUNCTION(!SB1_ram_block1a12);


--CB5L30 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]~feeder at LABCELL_X37_Y3_N3
CB5L30 = AMPP_FUNCTION(!SB1_ram_block1a13);


--CB5L32 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]~feeder at LABCELL_X37_Y3_N42
CB5L32 = AMPP_FUNCTION(!SB1_ram_block1a14);


--CB5L34 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]~feeder at LABCELL_X37_Y3_N45
CB5L34 = AMPP_FUNCTION(!SB1_ram_block1a15);


--CB5L36 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]~feeder at LABCELL_X37_Y3_N12
CB5L36 = AMPP_FUNCTION(!SB1_ram_block1a16);


--CB5L38 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]~feeder at LABCELL_X37_Y3_N15
CB5L38 = AMPP_FUNCTION(!SB1_ram_block1a17);


--CB5L40 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]~feeder at LABCELL_X37_Y3_N6
CB5L40 = AMPP_FUNCTION(!SB1_ram_block1a18);


--CB5L42 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]~feeder at LABCELL_X37_Y3_N9
CB5L42 = AMPP_FUNCTION(!SB1_ram_block1a19);


--CB5L44 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]~feeder at MLABCELL_X39_Y3_N3
CB5L44 = AMPP_FUNCTION(!SB1_ram_block1a20);


--CB5L46 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]~feeder at MLABCELL_X39_Y3_N0
CB5L46 = AMPP_FUNCTION(!SB1_ram_block1a21);


--CB5L48 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]~feeder at MLABCELL_X39_Y3_N57
CB5L48 = AMPP_FUNCTION(!SB1_ram_block1a22);


--CB5L50 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]~feeder at MLABCELL_X39_Y3_N54
CB5L50 = AMPP_FUNCTION(!SB1_ram_block1a23);


--CB5L52 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]~feeder at MLABCELL_X39_Y3_N51
CB5L52 = AMPP_FUNCTION(!SB1_ram_block1a24);


--CB5L54 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]~feeder at MLABCELL_X39_Y3_N48
CB5L54 = AMPP_FUNCTION(!SB1_ram_block1a25);


--CB5L56 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]~feeder at MLABCELL_X39_Y3_N9
CB5L56 = AMPP_FUNCTION(!SB1_ram_block1a26);


--CB5L58 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]~feeder at MLABCELL_X39_Y3_N6
CB5L58 = AMPP_FUNCTION(!SB1_ram_block1a27);


--CB5L60 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]~feeder at MLABCELL_X39_Y3_N24
CB5L60 = AMPP_FUNCTION(!SB1_ram_block1a28);


--CB5L62 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]~feeder at MLABCELL_X39_Y3_N27
CB5L62 = AMPP_FUNCTION(!SB1_ram_block1a29);


--CB5L64 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]~feeder at MLABCELL_X39_Y3_N42
CB5L64 = AMPP_FUNCTION(!SB1_ram_block1a30);


--CB5L66 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]~feeder at MLABCELL_X39_Y3_N45
CB5L66 = AMPP_FUNCTION(!SB1_ram_block1a31);


--CB5L68 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]~feeder at MLABCELL_X39_Y3_N12
CB5L68 = AMPP_FUNCTION(!SB1_ram_block1a32);


--CB5L70 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]~feeder at MLABCELL_X39_Y3_N15
CB5L70 = AMPP_FUNCTION(!SB1_ram_block1a33);


--CB5L72 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]~feeder at MLABCELL_X39_Y3_N18
CB5L72 = AMPP_FUNCTION(!SB1_ram_block1a34);


--CB5L74 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]~feeder at MLABCELL_X39_Y3_N21
CB5L74 = AMPP_FUNCTION(!SB1_ram_block1a35);


--CB5L76 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]~feeder at MLABCELL_X39_Y3_N36
CB5L76 = AMPP_FUNCTION(!SB1_ram_block1a36);


--CB5L78 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]~feeder at MLABCELL_X39_Y3_N39
CB5L78 = AMPP_FUNCTION(!SB1_ram_block1a37);


--CB5L80 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]~feeder at MLABCELL_X39_Y3_N30
CB5L80 = AMPP_FUNCTION(!SB1_ram_block1a38);


--CB5L82 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]~feeder at MLABCELL_X39_Y3_N33
CB5L82 = AMPP_FUNCTION(!SB1_ram_block1a39);


--CB5L84 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]~feeder at MLABCELL_X39_Y2_N48
CB5L84 = AMPP_FUNCTION(!SB1_ram_block1a40);


--CB5L86 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]~feeder at MLABCELL_X39_Y2_N54
CB5L86 = AMPP_FUNCTION(!SB1_ram_block1a41);


--CB5L88 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]~feeder at MLABCELL_X39_Y2_N57
CB5L88 = AMPP_FUNCTION(!SB1_ram_block1a42);


--CB5L90 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]~feeder at MLABCELL_X39_Y2_N36
CB5L90 = AMPP_FUNCTION(!SB1_ram_block1a43);


--CB5L92 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]~feeder at MLABCELL_X39_Y2_N39
CB5L92 = AMPP_FUNCTION(!SB1_ram_block1a44);


--CB5L94 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]~feeder at MLABCELL_X39_Y2_N51
CB5L94 = AMPP_FUNCTION(!SB1_ram_block1a45);


--CB5L96 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]~feeder at MLABCELL_X39_Y2_N30
CB5L96 = AMPP_FUNCTION(!SB1_ram_block1a46);


--CB5L98 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]~feeder at MLABCELL_X39_Y2_N33
CB5L98 = AMPP_FUNCTION(!SB1_ram_block1a47);


--CB5L100 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]~feeder at MLABCELL_X39_Y2_N0
CB5L100 = AMPP_FUNCTION(!SB1_ram_block1a48);


--CB5L102 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]~feeder at MLABCELL_X39_Y2_N3
CB5L102 = AMPP_FUNCTION(!SB1_ram_block1a49);


--CB5L104 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]~feeder at MLABCELL_X39_Y2_N6
CB5L104 = AMPP_FUNCTION(!SB1_ram_block1a50);


--CB5L106 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]~feeder at MLABCELL_X39_Y2_N9
CB5L106 = AMPP_FUNCTION(!SB1_ram_block1a51);


--CB5L108 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]~feeder at MLABCELL_X39_Y2_N12
CB5L108 = AMPP_FUNCTION(!SB1_ram_block1a52);


--CB5L110 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]~feeder at MLABCELL_X39_Y2_N15
CB5L110 = AMPP_FUNCTION(!SB1_ram_block1a53);


--CB5L112 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]~feeder at LABCELL_X37_Y2_N27
CB5L112 = AMPP_FUNCTION(!SB1_ram_block1a54);


--CB5L114 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]~feeder at LABCELL_X37_Y2_N24
CB5L114 = AMPP_FUNCTION(!SB1_ram_block1a55);


--CB5L116 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]~feeder at LABCELL_X37_Y2_N45
CB5L116 = AMPP_FUNCTION(!SB1_ram_block1a56);


--CB5L118 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]~feeder at LABCELL_X37_Y2_N42
CB5L118 = AMPP_FUNCTION(!SB1_ram_block1a57);


--CB5L120 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]~feeder at LABCELL_X37_Y2_N15
CB5L120 = AMPP_FUNCTION(!SB1_ram_block1a58);


--CB5L122 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]~feeder at LABCELL_X37_Y2_N12
CB5L122 = AMPP_FUNCTION(!SB1_ram_block1a59);


--CB5L124 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]~feeder at LABCELL_X37_Y2_N57
CB5L124 = AMPP_FUNCTION(!SB1_ram_block1a60);


--CB5L126 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]~feeder at LABCELL_X37_Y2_N54
CB5L126 = AMPP_FUNCTION(!SB1_ram_block1a61);


--CB5L128 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]~feeder at LABCELL_X37_Y2_N3
CB5L128 = AMPP_FUNCTION(!SB1_ram_block1a62);


--CB5L130 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]~feeder at LABCELL_X37_Y2_N0
CB5L130 = AMPP_FUNCTION(!SB1_ram_block1a63);


--CB5L132 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]~feeder at LABCELL_X37_Y2_N21
CB5L132 = AMPP_FUNCTION(!SB1_ram_block1a64);


--CB5L134 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]~feeder at LABCELL_X37_Y2_N18
CB5L134 = AMPP_FUNCTION(!SB1_ram_block1a65);


--CB5L136 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]~feeder at LABCELL_X37_Y2_N39
CB5L136 = AMPP_FUNCTION(!SB1_ram_block1a66);


--CB5L138 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]~feeder at LABCELL_X37_Y2_N36
CB5L138 = AMPP_FUNCTION(!SB1_ram_block1a67);


--CB5L140 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]~feeder at LABCELL_X37_Y2_N9
CB5L140 = AMPP_FUNCTION(!SB1_ram_block1a68);


--CB5L142 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]~feeder at LABCELL_X37_Y2_N6
CB5L142 = AMPP_FUNCTION(!SB1_ram_block1a69);


--CB5L144 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]~feeder at LABCELL_X37_Y2_N51
CB5L144 = AMPP_FUNCTION(!SB1_ram_block1a70);


--CB5L146 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]~feeder at LABCELL_X37_Y2_N48
CB5L146 = AMPP_FUNCTION(!SB1_ram_block1a71);


--CB5L148 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]~feeder at LABCELL_X37_Y2_N33
CB5L148 = AMPP_FUNCTION(!SB1_ram_block1a72);


--W1L8 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder at LABCELL_X31_Y2_N36
W1L8 = AMPP_FUNCTION(!D1_acq_data_in_reg[1]);


--W1L10 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder at MLABCELL_X28_Y3_N48
W1L10 = AMPP_FUNCTION(!D1_acq_data_in_reg[2]);


--W1L12 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder at MLABCELL_X28_Y3_N15
W1L12 = AMPP_FUNCTION(!D1_acq_data_in_reg[3]);


--W1L14 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder at LABCELL_X33_Y3_N51
W1L14 = AMPP_FUNCTION(!D1_acq_data_in_reg[4]);


--W1L16 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder at MLABCELL_X34_Y4_N6
W1L16 = AMPP_FUNCTION(!D1_acq_data_in_reg[5]);


--W1L20 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder at LABCELL_X33_Y3_N42
W1L20 = AMPP_FUNCTION(!D1_acq_data_in_reg[8]);


--W1L24 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder at LABCELL_X31_Y3_N42
W1L24 = AMPP_FUNCTION(!D1_acq_data_in_reg[11]);


--W1L27 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder at MLABCELL_X34_Y3_N54
W1L27 = AMPP_FUNCTION(!D1_acq_data_in_reg[13]);


--W1L29 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder at LABCELL_X31_Y3_N3
W1L29 = AMPP_FUNCTION(!D1_acq_data_in_reg[14]);


--W1L31 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder at MLABCELL_X34_Y3_N45
W1L31 = AMPP_FUNCTION(!D1_acq_data_in_reg[15]);


--W1L37 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder at LABCELL_X36_Y3_N9
W1L37 = AMPP_FUNCTION(!D1_acq_data_in_reg[20]);


--W1L40 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder at MLABCELL_X34_Y4_N21
W1L40 = AMPP_FUNCTION(!D1_acq_data_in_reg[22]);


--W1L42 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder at LABCELL_X36_Y3_N51
W1L42 = AMPP_FUNCTION(!D1_acq_data_in_reg[23]);


--W1L44 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder at LABCELL_X33_Y5_N36
W1L44 = AMPP_FUNCTION(!D1_acq_data_in_reg[24]);


--W1L47 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][26]~feeder at LABCELL_X33_Y2_N54
W1L47 = AMPP_FUNCTION(!D1_acq_data_in_reg[26]);


--W1L50 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][28]~feeder at MLABCELL_X34_Y3_N6
W1L50 = AMPP_FUNCTION(!D1_acq_data_in_reg[28]);


--W1L53 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][30]~feeder at LABCELL_X35_Y2_N57
W1L53 = AMPP_FUNCTION(!D1_acq_data_in_reg[30]);


--W1L55 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder at LABCELL_X35_Y2_N27
W1L55 = AMPP_FUNCTION(!D1_acq_data_in_reg[31]);


--W1L57 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][32]~feeder at LABCELL_X36_Y3_N30
W1L57 = AMPP_FUNCTION(!D1_acq_data_in_reg[32]);


--W1L59 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][33]~feeder at LABCELL_X36_Y2_N45
W1L59 = AMPP_FUNCTION(!D1_acq_data_in_reg[33]);


--W1L62 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][35]~feeder at LABCELL_X33_Y2_N21
W1L62 = AMPP_FUNCTION(!D1_acq_data_in_reg[35]);


--W1L65 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][37]~feeder at LABCELL_X36_Y4_N6
W1L65 = AMPP_FUNCTION(!D1_acq_data_in_reg[37]);


--W1L68 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][39]~feeder at LABCELL_X33_Y3_N39
W1L68 = AMPP_FUNCTION(!D1_acq_data_in_reg[39]);


--W1L70 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][40]~feeder at MLABCELL_X39_Y2_N45
W1L70 = AMPP_FUNCTION(!D1_acq_data_in_reg[40]);


--W1L72 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][41]~feeder at LABCELL_X33_Y2_N9
W1L72 = AMPP_FUNCTION(!D1_acq_data_in_reg[41]);


--W1L74 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][42]~feeder at MLABCELL_X34_Y2_N39
W1L74 = AMPP_FUNCTION(!D1_acq_data_in_reg[42]);


--W1L76 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][43]~feeder at LABCELL_X33_Y5_N57
W1L76 = AMPP_FUNCTION(!D1_acq_data_in_reg[43]);


--W1L81 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][47]~feeder at LABCELL_X35_Y4_N0
W1L81 = AMPP_FUNCTION(!D1_acq_data_in_reg[47]);


--W1L85 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][50]~feeder at MLABCELL_X34_Y2_N0
W1L85 = AMPP_FUNCTION(!D1_acq_data_in_reg[50]);


--W1L87 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][51]~feeder at LABCELL_X35_Y4_N12
W1L87 = AMPP_FUNCTION(!D1_acq_data_in_reg[51]);


--W1L89 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][52]~feeder at LABCELL_X35_Y3_N45
W1L89 = AMPP_FUNCTION(!D1_acq_data_in_reg[52]);


--W1L92 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][54]~feeder at MLABCELL_X34_Y2_N45
W1L92 = AMPP_FUNCTION(!D1_acq_data_in_reg[54]);


--W1L98 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][59]~feeder at LABCELL_X33_Y5_N33
W1L98 = AMPP_FUNCTION(!D1_acq_data_in_reg[59]);


--W1L103 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][63]~feeder at LABCELL_X37_Y6_N30
W1L103 = AMPP_FUNCTION(!D1_acq_data_in_reg[63]);


--W1L106 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][65]~feeder at LABCELL_X33_Y6_N33
W1L106 = AMPP_FUNCTION(!D1_acq_data_in_reg[65]);


--W1L108 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][66]~feeder at LABCELL_X35_Y2_N24
W1L108 = AMPP_FUNCTION(!D1_acq_data_in_reg[66]);


--W1L111 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][68]~feeder at LABCELL_X36_Y2_N18
W1L111 = AMPP_FUNCTION(!D1_acq_data_in_reg[68]);


--W1L113 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][69]~feeder at LABCELL_X33_Y2_N30
W1L113 = AMPP_FUNCTION(!D1_acq_data_in_reg[69]);


--W1L115 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][70]~feeder at LABCELL_X35_Y4_N45
W1L115 = AMPP_FUNCTION(!D1_acq_data_in_reg[70]);


--W1L117 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][71]~feeder at LABCELL_X35_Y2_N21
W1L117 = AMPP_FUNCTION(!D1_acq_data_in_reg[71]);


--W1L119 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][72]~feeder at LABCELL_X36_Y4_N21
W1L119 = AMPP_FUNCTION(!D1_acq_data_in_reg[72]);


--W1L121 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][73]~feeder at LABCELL_X33_Y5_N42
W1L121 = AMPP_FUNCTION(!D1_acq_data_in_reg[73]);


--CB1L7 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]~feeder at MLABCELL_X21_Y3_N30
CB1L7 = AMPP_FUNCTION(!CB3_dffs[0]);


--CB4L4 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]~feeder at MLABCELL_X21_Y3_N36
CB4L4 = AMPP_FUNCTION(!CB4_dffs[2]);


--Y1L59 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~feeder at MLABCELL_X25_Y2_N48
Y1L59 = AMPP_FUNCTION(!Y1_cells[1][0]);


--CB4L11 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]~feeder at MLABCELL_X21_Y3_N33
CB4L11 = AMPP_FUNCTION(!CB1_dffs[0]);


--Y1L3 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder at LABCELL_X24_Y2_N3
Y1L3 = AMPP_FUNCTION(!W1L662Q);


--Y1L61 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~feeder at LABCELL_X23_Y2_N12
Y1L61 = AMPP_FUNCTION(!Y1_cells[1][1]);


--CB2L3 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]~feeder at LABCELL_X33_Y3_N30
CB2L3 = AMPP_FUNCTION(!CB2_dffs[1]);


--CB2L5 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]~feeder at LABCELL_X33_Y3_N33
CB2L5 = AMPP_FUNCTION(!CB2_dffs[2]);


--CB3L4 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]~feeder at MLABCELL_X21_Y3_N48
CB3L4 = AMPP_FUNCTION(!CB3_dffs[2]);


--W1L625 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]~feeder at MLABCELL_X28_Y3_N3
W1L625 = AMPP_FUNCTION(!W1_condition_delay_reg[1]);


--Y1L5 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder at LABCELL_X24_Y2_N54
Y1L5 = AMPP_FUNCTION(!W1_last_trigger_address_delayed[0]);


--Y1L63 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~feeder at MLABCELL_X25_Y2_N30
Y1L63 = AMPP_FUNCTION(!Y1_cells[1][2]);


--W1L623 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]~feeder at MLABCELL_X28_Y3_N9
W1L623 = AMPP_FUNCTION(!W1_condition_delay_reg[0]);


--Y1L32 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder at MLABCELL_X25_Y2_N24
Y1L32 = AMPP_FUNCTION(!W1_last_trigger_address_delayed[1]);


--Y1L65 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~feeder at MLABCELL_X25_Y2_N33
Y1L65 = AMPP_FUNCTION(!Y1_cells[1][3]);


--CB1L5 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]~feeder at MLABCELL_X21_Y3_N39
CB1L5 = AMPP_FUNCTION(!CB1_dffs[3]);


--CB3L7 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]~feeder at MLABCELL_X21_Y3_N51
CB3L7 = AMPP_FUNCTION(!CB3_dffs[4]);


--Y1L8 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder at LABCELL_X24_Y2_N42
Y1L8 = AMPP_FUNCTION(!W1_last_trigger_address_delayed[2]);


--Y1L34 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder at MLABCELL_X25_Y2_N6
Y1L34 = AMPP_FUNCTION(!W1_last_trigger_address_delayed[2]);


--Y1L67 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~feeder at LABCELL_X23_Y2_N15
Y1L67 = AMPP_FUNCTION(!Y1_cells[1][4]);


--Y1L36 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder at LABCELL_X23_Y2_N48
Y1L36 = AMPP_FUNCTION(!W1_last_trigger_address_delayed[3]);


--Y1L69 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~feeder at LABCELL_X23_Y2_N6
Y1L69 = AMPP_FUNCTION(!Y1_cells[1][5]);


--Y1L71 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~feeder at LABCELL_X23_Y2_N9
Y1L71 = AMPP_FUNCTION(!Y1_cells[1][6]);


--Y1L12 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder at LABCELL_X24_Y2_N15
Y1L12 = AMPP_FUNCTION(!W1_last_trigger_address_delayed[5]);


--Y1L39 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder at LABCELL_X23_Y2_N24
Y1L39 = AMPP_FUNCTION(!W1_last_trigger_address_delayed[5]);


--Y1L73 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~feeder at LABCELL_X23_Y2_N0
Y1L73 = AMPP_FUNCTION(!Y1_cells[1][7]);


--Y1L41 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder at LABCELL_X23_Y2_N27
Y1L41 = AMPP_FUNCTION(!W1_last_trigger_address_delayed[6]);


--Y1L14 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder at LABCELL_X24_Y2_N6
Y1L14 = AMPP_FUNCTION(!W1_last_trigger_address_delayed[6]);


--Y1L75 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~feeder at LABCELL_X23_Y2_N3
Y1L75 = AMPP_FUNCTION(!Y1_cells[1][8]);


--Y1L77 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~feeder at LABCELL_X23_Y2_N54
Y1L77 = AMPP_FUNCTION(!Y1_cells[1][9]);


--Y1L17 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder at LABCELL_X24_Y2_N48
Y1L17 = AMPP_FUNCTION(!W1_buffer_write_address_delayed[0]);


--Y1L79 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~feeder at LABCELL_X23_Y2_N57
Y1L79 = AMPP_FUNCTION(!Y1_cells[1][10]);


--Y1L19 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder at LABCELL_X24_Y2_N51
Y1L19 = AMPP_FUNCTION(!W1_buffer_write_address_delayed[1]);


--Y1L81 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~feeder at MLABCELL_X25_Y2_N39
Y1L81 = AMPP_FUNCTION(!Y1_cells[1][11]);


--Y1L46 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder at MLABCELL_X25_Y2_N0
Y1L46 = AMPP_FUNCTION(!W1_buffer_write_address_delayed[2]);


--Y1L83 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~feeder at MLABCELL_X25_Y2_N54
Y1L83 = AMPP_FUNCTION(!Y1_cells[1][12]);


--Y1L48 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder at MLABCELL_X25_Y2_N3
Y1L48 = AMPP_FUNCTION(!W1_buffer_write_address_delayed[3]);


--Y1L22 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder at LABCELL_X24_Y2_N21
Y1L22 = AMPP_FUNCTION(!W1_buffer_write_address_delayed[3]);


--Y1L85 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~feeder at MLABCELL_X25_Y2_N15
Y1L85 = AMPP_FUNCTION(!Y1_cells[1][13]);


--Y1L50 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder at MLABCELL_X25_Y2_N18
Y1L50 = AMPP_FUNCTION(!W1_buffer_write_address_delayed[4]);


--Y1L87 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~feeder at MLABCELL_X25_Y2_N42
Y1L87 = AMPP_FUNCTION(!Y1_cells[1][14]);


--Y1L25 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder at LABCELL_X24_Y2_N18
Y1L25 = AMPP_FUNCTION(!W1_buffer_write_address_delayed[5]);


--Y1L89 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]~feeder at MLABCELL_X25_Y2_N36
Y1L89 = AMPP_FUNCTION(!Y1_cells[1][15]);


--Y1L53 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder at MLABCELL_X25_Y2_N9
Y1L53 = AMPP_FUNCTION(!W1_buffer_write_address_delayed[6]);


--Y1L91 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]~feeder at MLABCELL_X25_Y2_N51
Y1L91 = AMPP_FUNCTION(!Y1_cells[1][16]);


--W1L356 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder at LABCELL_X36_Y4_N3
W1L356 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[2][0]);


--W1L237 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder at LABCELL_X36_Y4_N0
W1L237 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[1][0]);


--W1L358 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder at LABCELL_X31_Y2_N0
W1L358 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[2][1]);


--W1L124 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder at LABCELL_X36_Y4_N9
W1L124 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[0][0]);


--W1L240 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder at MLABCELL_X28_Y3_N51
W1L240 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[1][2]);


--W1L127 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder at MLABCELL_X28_Y3_N42
W1L127 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[0][2]);


--W1L362 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder at LABCELL_X33_Y3_N18
W1L362 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[2][4]);


--W1L129 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder at MLABCELL_X28_Y3_N57
W1L129 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[0][3]);


--W1L243 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder at LABCELL_X33_Y3_N21
W1L243 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[1][4]);


--W1L364 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder at MLABCELL_X34_Y4_N39
W1L364 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[2][5]);


--W1L131 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder at LABCELL_X33_Y3_N48
W1L131 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[0][4]);


--W1L245 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder at MLABCELL_X34_Y4_N30
W1L245 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[1][5]);


--W1L133 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder at MLABCELL_X34_Y4_N33
W1L133 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[0][5]);


--W1L247 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder at MLABCELL_X28_Y3_N36
W1L247 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[1][6]);


--W1L367 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder at LABCELL_X35_Y3_N48
W1L367 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[2][7]);


--W1L136 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder at LABCELL_X35_Y3_N6
W1L136 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[0][7]);


--W1L250 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder at LABCELL_X33_Y3_N6
W1L250 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[1][8]);


--W1L370 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder at LABCELL_X31_Y3_N27
W1L370 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[2][9]);


--W1L138 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder at LABCELL_X33_Y3_N9
W1L138 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[0][8]);


--W1L372 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder at LABCELL_X33_Y3_N45
W1L372 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[2][10]);


--W1L374 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder at LABCELL_X31_Y3_N18
W1L374 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[2][11]);


--W1L141 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder at LABCELL_X33_Y3_N36
W1L141 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[0][10]);


--W1L378 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder at LABCELL_X31_Y3_N45
W1L378 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[2][14]);


--W1L258 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder at MLABCELL_X34_Y3_N51
W1L258 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[1][15]);


--W1L381 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder at MLABCELL_X34_Y2_N15
W1L381 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[2][16]);


--W1L260 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16]~feeder at MLABCELL_X34_Y2_N51
W1L260 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[1][16]);


--W1L383 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder at MLABCELL_X34_Y3_N33
W1L383 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[2][17]);


--W1L148 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder at MLABCELL_X34_Y2_N12
W1L148 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[0][16]);


--W1L385 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder at LABCELL_X36_Y3_N27
W1L385 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[2][18]);


--W1L263 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder at LABCELL_X36_Y3_N45
W1L263 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[1][18]);


--W1L151 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder at LABCELL_X36_Y3_N24
W1L151 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[0][18]);


--W1L265 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder at LABCELL_X35_Y3_N36
W1L265 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[1][19]);


--W1L388 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]~feeder at LABCELL_X36_Y3_N15
W1L388 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[2][20]);


--W1L267 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder at LABCELL_X36_Y3_N12
W1L267 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[1][20]);


--W1L154 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder at LABCELL_X36_Y3_N6
W1L154 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[0][20]);


--W1L269 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder at LABCELL_X35_Y2_N48
W1L269 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[1][21]);


--W1L391 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]~feeder at MLABCELL_X34_Y4_N0
W1L391 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[2][22]);


--W1L271 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder at MLABCELL_X34_Y4_N18
W1L271 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[1][22]);


--W1L393 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder at LABCELL_X36_Y3_N42
W1L393 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[2][23]);


--W1L157 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder at MLABCELL_X34_Y4_N3
W1L157 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[0][22]);


--W1L159 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder at LABCELL_X36_Y3_N48
W1L159 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[0][23]);


--W1L274 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][24]~feeder at LABCELL_X33_Y5_N12
W1L274 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[1][24]);


--W1L162 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][25]~feeder at LABCELL_X33_Y5_N27
W1L162 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[0][25]);


--W1L277 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][26]~feeder at LABCELL_X33_Y2_N57
W1L277 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[1][26]);


--W1L164 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder at LABCELL_X33_Y2_N15
W1L164 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[0][26]);


--W1L399 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]~feeder at MLABCELL_X34_Y3_N12
W1L399 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[2][28]);


--W1L280 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][28]~feeder at MLABCELL_X34_Y3_N21
W1L280 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[1][28]);


--W1L401 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder at LABCELL_X36_Y2_N15
W1L401 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[2][29]);


--W1L167 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][28]~feeder at MLABCELL_X34_Y3_N18
W1L167 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[0][28]);


--W1L282 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder at LABCELL_X36_Y2_N12
W1L282 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[1][29]);


--W1L169 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][29]~feeder at LABCELL_X36_Y2_N27
W1L169 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[0][29]);


--W1L284 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][30]~feeder at LABCELL_X35_Y2_N54
W1L284 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[1][30]);


--W1L171 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][30]~feeder at LABCELL_X35_Y2_N42
W1L171 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[0][30]);


--W1L286 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][31]~feeder at LABCELL_X35_Y2_N45
W1L286 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[1][31]);


--W1L406 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][33]~feeder at LABCELL_X36_Y2_N54
W1L406 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[2][33]);


--W1L174 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][32]~feeder at LABCELL_X36_Y3_N0
W1L174 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[0][32]);


--W1L289 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][33]~feeder at LABCELL_X36_Y2_N33
W1L289 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[1][33]);


--W1L409 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]~feeder at MLABCELL_X34_Y2_N3
W1L409 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[2][35]);


--W1L292 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][35]~feeder at LABCELL_X33_Y2_N51
W1L292 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[1][35]);


--W1L411 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]~feeder at LABCELL_X36_Y2_N36
W1L411 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[2][36]);


--W1L179 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][36]~feeder at LABCELL_X36_Y2_N6
W1L179 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[0][36]);


--W1L182 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][38]~feeder at LABCELL_X36_Y3_N21
W1L182 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[0][38]);


--W1L298 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][40]~feeder at MLABCELL_X39_Y2_N27
W1L298 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[1][40]);


--W1L300 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][41]~feeder at LABCELL_X35_Y4_N36
W1L300 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[1][41]);


--W1L186 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][41]~feeder at LABCELL_X33_Y2_N3
W1L186 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[0][41]);


--W1L419 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43]~feeder at LABCELL_X33_Y5_N9
W1L419 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[2][43]);


--W1L188 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][42]~feeder at MLABCELL_X34_Y2_N54
W1L188 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[0][42]);


--W1L303 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][43]~feeder at LABCELL_X33_Y5_N6
W1L303 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[1][43]);


--W1L421 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]~feeder at LABCELL_X33_Y2_N12
W1L421 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[2][44]);


--W1L423 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][45]~feeder at LABCELL_X35_Y4_N6
W1L423 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[2][45]);


--W1L306 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][45]~feeder at LABCELL_X35_Y4_N9
W1L306 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[1][45]);


--W1L425 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][46]~feeder at MLABCELL_X21_Y4_N45
W1L425 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[2][46]);


--W1L308 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][46]~feeder at MLABCELL_X21_Y4_N42
W1L308 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[1][46]);


--W1L311 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][48]~feeder at LABCELL_X35_Y3_N21
W1L311 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[1][48]);


--W1L195 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][48]~feeder at LABCELL_X35_Y3_N18
W1L195 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[0][48]);


--W1L313 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][49]~feeder at LABCELL_X31_Y3_N24
W1L313 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[1][49]);


--W1L430 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50]~feeder at MLABCELL_X34_Y2_N57
W1L430 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[2][50]);


--W1L197 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][49]~feeder at LABCELL_X31_Y3_N9
W1L197 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[0][49]);


--W1L432 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][51]~feeder at LABCELL_X35_Y4_N39
W1L432 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[2][51]);


--W1L316 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][51]~feeder at LABCELL_X35_Y4_N30
W1L316 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[1][51]);


--W1L200 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][51]~feeder at LABCELL_X35_Y4_N33
W1L200 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[0][51]);


--W1L318 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][52]~feeder at LABCELL_X35_Y3_N3
W1L318 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[1][52]);


--W1L435 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][53]~feeder at LABCELL_X33_Y5_N15
W1L435 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[2][53]);


--W1L320 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][53]~feeder at LABCELL_X33_Y5_N39
W1L320 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[1][53]);


--W1L437 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][54]~feeder at MLABCELL_X34_Y2_N6
W1L437 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[2][54]);


--W1L322 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][54]~feeder at MLABCELL_X34_Y2_N33
W1L322 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[1][54]);


--W1L439 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][55]~feeder at LABCELL_X36_Y3_N57
W1L439 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[2][55]);


--W1L204 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][54]~feeder at MLABCELL_X34_Y2_N42
W1L204 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[0][54]);


--W1L325 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][56]~feeder at LABCELL_X35_Y2_N51
W1L325 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[1][56]);


--W1L207 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][56]~feeder at LABCELL_X35_Y2_N15
W1L207 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[0][56]);


--W1L327 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][57]~feeder at LABCELL_X35_Y3_N9
W1L327 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[1][57]);


--W1L209 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][57]~feeder at LABCELL_X35_Y3_N12
W1L209 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[0][57]);


--W1L211 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][58]~feeder at LABCELL_X36_Y4_N57
W1L211 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[0][58]);


--W1L330 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][59]~feeder at LABCELL_X33_Y5_N45
W1L330 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[1][59]);


--W1L445 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][60]~feeder at LABCELL_X33_Y5_N51
W1L445 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[2][60]);


--W1L213 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][59]~feeder at LABCELL_X33_Y5_N30
W1L213 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[0][59]);


--W1L332 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][60]~feeder at LABCELL_X33_Y5_N48
W1L332 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[1][60]);


--W1L215 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][60]~feeder at LABCELL_X33_Y5_N18
W1L215 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[0][60]);


--W1L334 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][61]~feeder at LABCELL_X33_Y2_N0
W1L334 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[1][61]);


--W1L448 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][62]~feeder at MLABCELL_X34_Y4_N9
W1L448 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[2][62]);


--W1L450 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]~feeder at LABCELL_X37_Y6_N27
W1L450 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[2][63]);


--W1L337 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][63]~feeder at LABCELL_X37_Y6_N24
W1L337 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[1][63]);


--W1L452 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][64]~feeder at LABCELL_X33_Y5_N54
W1L452 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[2][64]);


--W1L219 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][63]~feeder at LABCELL_X37_Y6_N33
W1L219 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[0][63]);


--W1L339 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][64]~feeder at LABCELL_X33_Y5_N21
W1L339 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[1][64]);


--W1L454 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][65]~feeder at LABCELL_X33_Y6_N27
W1L454 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[2][65]);


--W1L341 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][65]~feeder at LABCELL_X33_Y6_N24
W1L341 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[1][65]);


--W1L456 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][66]~feeder at LABCELL_X35_Y2_N33
W1L456 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[2][66]);


--W1L222 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][65]~feeder at LABCELL_X33_Y6_N30
W1L222 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[0][65]);


--W1L224 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][66]~feeder at LABCELL_X35_Y2_N30
W1L224 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[0][66]);


--W1L344 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][67]~feeder at MLABCELL_X34_Y2_N21
W1L344 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[1][67]);


--W1L459 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][68]~feeder at LABCELL_X36_Y2_N51
W1L459 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[2][68]);


--W1L461 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][69]~feeder at LABCELL_X33_Y2_N27
W1L461 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[2][69]);


--W1L227 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][68]~feeder at LABCELL_X36_Y2_N21
W1L227 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[0][68]);


--W1L347 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][69]~feeder at LABCELL_X33_Y2_N24
W1L347 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[1][69]);


--W1L463 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][70]~feeder at LABCELL_X35_Y4_N48
W1L463 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[2][70]);


--W1L229 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][69]~feeder at LABCELL_X33_Y2_N33
W1L229 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[0][69]);


--W1L349 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][70]~feeder at LABCELL_X35_Y4_N51
W1L349 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[1][70]);


--W1L351 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][71]~feeder at LABCELL_X35_Y2_N36
W1L351 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[1][71]);


--W1L466 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][72]~feeder at LABCELL_X36_Y4_N18
W1L466 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[2][72]);


--W1L232 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][71]~feeder at LABCELL_X35_Y2_N18
W1L232 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[0][71]);


--W1L468 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][73]~feeder at LABCELL_X33_Y5_N0
W1L468 = AMPP_FUNCTION(!W1_acq_data_in_pipe_reg[2][73]);


--D1L343 is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]~feeder at LABCELL_X33_Y3_N57
D1L343 = ( A1L188 );


--D1L141 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[40]~feeder at MLABCELL_X39_Y2_N18
D1L141 = ( A1L188 );


--D1L139 is sld_signaltap:auto_signaltap_0|acq_data_in_reg[39]~feeder at MLABCELL_X39_Y2_N21
D1L139 = ( A1L188 );


--AC1L57 is nios_system:u0|custom_ip:my_custom_ip|Registers~36feeder at LABCELL_X31_Y6_N42
AC1L57 = VCC;


--FC1L43 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1~feeder at MLABCELL_X28_Y5_N12
FC1L43 = AMPP_FUNCTION();


--PE1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder at MLABCELL_X15_Y5_N9
PE1L2 = VCC;


--YC2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_custom_ip_avalon_slave_0_translator|av_readdata_pre[0]~feeder at LABCELL_X24_Y5_N18
YC2L3 = VCC;


--AE1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder at LABCELL_X22_Y6_N9
AE1L11 = VCC;


--ZE1L5 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder at LABCELL_X13_Y8_N24
ZE1L5 = VCC;


--DB1L159 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~feeder at LABCELL_X22_Y2_N51
DB1L159 = AMPP_FUNCTION();


--W1L621 is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]~feeder at MLABCELL_X28_Y3_N6
W1L621 = AMPP_FUNCTION();


--TD1L419Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[4]~DUPLICATE at FF_X31_Y8_N14
--register power-up is low

TD1L419Q = DFFEAS(TD1L464, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1_E_src1[4],  ,  , TD1_E_new_inst);


--TD1L422Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[6]~DUPLICATE at FF_X31_Y8_N35
--register power-up is low

TD1L422Q = DFFEAS(TD1L466, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1L500Q,  ,  , TD1_E_new_inst);


--TD1L427Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10]~DUPLICATE at FF_X31_Y8_N26
--register power-up is low

TD1L427Q = DFFEAS(TD1L470, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1_E_src1[10],  ,  , TD1_E_new_inst);


--TD1L429Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[11]~DUPLICATE at FF_X31_Y8_N28
--register power-up is low

TD1L429Q = DFFEAS(TD1L471, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1_E_src1[11],  ,  , TD1_E_new_inst);


--TD1L553Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11]~DUPLICATE at FF_X36_Y8_N43
--register power-up is low

TD1L553Q = DFFEAS(TD1L554, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YD2_q_b[11],  , TD1L542, !TD1_R_src2_use_imm);


--TD1L434Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[14]~DUPLICATE at FF_X39_Y8_N16
--register power-up is low

TD1L434Q = DFFEAS(TD1L474, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1_E_src1[14],  ,  , TD1_E_new_inst);


--TD1L436Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15]~DUPLICATE at FF_X39_Y8_N22
--register power-up is low

TD1L436Q = DFFEAS(TD1L475, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1_E_src1[15],  ,  , TD1_E_new_inst);


--TD1L432Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[13]~DUPLICATE at FF_X31_Y8_N22
--register power-up is low

TD1L432Q = DFFEAS(TD1L473, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1_E_src1[13],  ,  , TD1_E_new_inst);


--TD1L415Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1]~DUPLICATE at FF_X31_Y8_N1
--register power-up is low

TD1L415Q = DFFEAS(TD1L461, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1_E_src1[1],  ,  , TD1_E_new_inst);


--TD1L273Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[6]~DUPLICATE at FF_X28_Y7_N10
--register power-up is low

TD1L273Q = DFFEAS(TD1L646, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1L707,  ,  , TD1L1077,  );


--TD1L276Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[8]~DUPLICATE at FF_X28_Y7_N52
--register power-up is low

TD1L276Q = DFFEAS(TD1L648, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1L707,  ,  , TD1L1077,  );


--TD1L1005Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[5]~DUPLICATE at FF_X27_Y6_N55
--register power-up is low

TD1L1005Q = DFFEAS(GD1_src_data[29], GLOBAL(A1L28), !DC1_r_sync_rst,  , !TD1L1009, TD1L894,  ,  , TD1_av_ld_aligning_data);


--TD1L1007Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[6]~DUPLICATE at FF_X23_Y7_N49
--register power-up is low

TD1L1007Q = DFFEAS(GD1_src_data[30], GLOBAL(A1L28), !DC1_r_sync_rst,  , !TD1L1009, TD1L894,  ,  , TD1_av_ld_aligning_data);


--TD1L413Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[0]~DUPLICATE at FF_X31_Y8_N52
--register power-up is low

TD1L413Q = DFFEAS(TD1L460, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1_E_src1[0],  ,  , TD1_E_new_inst);


--TD1L405Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[1]~DUPLICATE at FF_X39_Y8_N55
--register power-up is low

TD1L405Q = DFFEAS(TD1L200, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1L533Q,  ,  , TD1_E_new_inst);


--TD1L401Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~DUPLICATE at FF_X35_Y9_N28
--register power-up is low

TD1L401Q = DFFEAS(TD1L403, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1L402,  ,  , !TD1_E_new_inst);


--TD1L521Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[23]~DUPLICATE at FF_X37_Y7_N4
--register power-up is low

TD1L521Q = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YD1_q_b[23],  , TD1L513, VCC);


--TD1L575Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[27]~DUPLICATE at FF_X36_Y7_N8
--register power-up is low

TD1L575Q = DFFEAS(TD1L777, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  , TD1L782,  );


--TD1L516Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[19]~DUPLICATE at FF_X37_Y7_N40
--register power-up is low

TD1L516Q = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , YD1_q_b[19],  , TD1L513, VCC);


--TD1L444Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22]~DUPLICATE at FF_X39_Y8_N49
--register power-up is low

TD1L444Q = DFFEAS(TD1L482, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1_E_src1[22],  ,  , TD1_E_new_inst);


--TD1L446Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23]~DUPLICATE at FF_X39_Y8_N52
--register power-up is low

TD1L446Q = DFFEAS(TD1L483, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1L521Q,  ,  , TD1_E_new_inst);


--TD1L448Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24]~DUPLICATE at FF_X39_Y8_N7
--register power-up is low

TD1L448Q = DFFEAS(TD1L484, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1_E_src1[24],  ,  , TD1_E_new_inst);


--TD1L451Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26]~DUPLICATE at FF_X39_Y8_N25
--register power-up is low

TD1L451Q = DFFEAS(TD1L486, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1_E_src1[26],  ,  , TD1_E_new_inst);


--TD1L453Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27]~DUPLICATE at FF_X39_Y8_N28
--register power-up is low

TD1L453Q = DFFEAS(TD1L487, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1_E_src1[27],  ,  , TD1_E_new_inst);


--TD1L455Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28]~DUPLICATE at FF_X39_Y8_N43
--register power-up is low

TD1L455Q = DFFEAS(TD1L488, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1_E_src1[28],  ,  , TD1_E_new_inst);


--TD1L458Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30]~DUPLICATE at FF_X31_Y8_N16
--register power-up is low

TD1L458Q = DFFEAS(TD1L490, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , TD1_E_src1[30],  ,  , TD1_E_new_inst);


--LE1L43Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]~DUPLICATE at FF_X13_Y6_N37
--register power-up is low

LE1L43Q = DFFEAS(LE1L11, GLOBAL(A1L28),  ,  , NE1L69, NE1_jdo[28],  ,  , NE1_take_action_ocimem_a);


--LE1L40Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2]~DUPLICATE at FF_X13_Y6_N31
--register power-up is low

LE1L40Q = DFFEAS(LE1L19, GLOBAL(A1L28),  ,  , NE1L69, NE1_jdo[26],  ,  , NE1_take_action_ocimem_a);


--LE1L105Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~DUPLICATE at FF_X16_Y6_N55
--register power-up is low

LE1L105Q = DFFEAS(LE1L106, GLOBAL(A1L28),  ,  , LE1L52, XE1_q_a[26],  , LE1L108, !NE1_take_action_ocimem_b);


--LE1L109Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~DUPLICATE at FF_X16_Y6_N58
--register power-up is low

LE1L109Q = DFFEAS(LE1L110, GLOBAL(A1L28),  ,  , LE1L52, XE1_q_a[27],  , LE1L108, !NE1_take_action_ocimem_b);


--LE1L118Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]~DUPLICATE at FF_X16_Y6_N50
--register power-up is low

LE1L118Q = DFFEAS(LE1L119, GLOBAL(A1L28),  ,  , LE1L52, XE1_q_a[31],  , LE1L108, !NE1_take_action_ocimem_b);


--TD1L1072Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write~DUPLICATE at FF_X24_Y5_N1
--register power-up is low

TD1L1072Q = DFFEAS(TD1_E_st_stall, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L12Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE at FF_X24_Y5_N4
--register power-up is low

AD1L12Q = DFFEAS(AD1L11, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L1019Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read~DUPLICATE at FF_X29_Y5_N25
--register power-up is low

TD1L1019Q = DFFEAS(TD1_d_read_nxt, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L8Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted~DUPLICATE at FF_X24_Y5_N43
--register power-up is low

AD1L8Q = DFFEAS(AD1L7, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L535Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[2]~DUPLICATE at FF_X37_Y8_N16
--register power-up is low

TD1L535Q = DFFEAS(TD1L785, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L537Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[3]~DUPLICATE at FF_X35_Y9_N49
--register power-up is low

TD1L537Q = DFFEAS(TD1L786, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L500Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[6]~DUPLICATE at FF_X36_Y8_N10
--register power-up is low

TD1L500Q = DFFEAS(TD1L753, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L502Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[7]~DUPLICATE at FF_X34_Y8_N53
--register power-up is low

TD1L502Q = DFFEAS(TD1L754, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XC3L7Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE at FF_X23_Y5_N1
--register power-up is low

XC3L7Q = DFFEAS(XC3L6, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L35Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE at FF_X23_Y5_N55
--register power-up is low

YC1L35Q = DFFEAS(YC1L36, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC2L9Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_custom_ip_avalon_slave_0_translator|read_latency_shift_reg[0]~DUPLICATE at FF_X28_Y5_N52
--register power-up is low

YC2L9Q = DFFEAS(YC2L12, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XC2L5Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_custom_ip_avalon_slave_0_agent_rsp_fifo|mem_used[0]~DUPLICATE at FF_X28_Y5_N56
--register power-up is low

XC2L5Q = DFFEAS(XC2L4, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L734Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot_right~DUPLICATE at FF_X31_Y8_N7
--register power-up is low

TD1L734Q = DFFEAS(TD1L245, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L722Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_hi_imm16~DUPLICATE at FF_X35_Y9_N1
--register power-up is low

TD1L722Q = DFFEAS(TD1L220, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WD1L138Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write~DUPLICATE at FF_X25_Y6_N32
--register power-up is low

WD1L138Q = DFFEAS(WD1L134, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--LE1L140Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE at FF_X16_Y6_N34
--register power-up is low

LE1L140Q = DFFEAS(LE1L139, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--WD1L87Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read~DUPLICATE at FF_X25_Y6_N50
--register power-up is low

WD1L87Q = DFFEAS(WD1L83, GLOBAL(A1L28),  ,  ,  ,  ,  ,  ,  );


--TD1L891Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie~DUPLICATE at FF_X27_Y9_N19
--register power-up is low

TD1L891Q = DFFEAS(TD1L890, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1_E_valid_from_R,  ,  ,  ,  );


--TD1L962Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]~DUPLICATE at FF_X25_Y7_N19
--register power-up is low

TD1L962Q = DFFEAS(TD1L975, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L967Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5]~DUPLICATE at FF_X27_Y6_N25
--register power-up is low

TD1L967Q = DFFEAS(TD1L990, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L533Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[1]~DUPLICATE at FF_X37_Y8_N13
--register power-up is low

TD1L533Q = DFFEAS(TD1L784, GLOBAL(A1L28), !DC1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L835Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg~DUPLICATE at FF_X27_Y9_N31
--register power-up is low

TD1L835Q = DFFEAS(TD1L831, GLOBAL(A1L28), !DC1_r_sync_rst,  , TD1_E_valid_from_R,  ,  ,  ,  );


--YC4L29Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24]~DUPLICATE at FF_X27_Y6_N10
--register power-up is low

YC4L29Q = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , WD1_readdata[24],  ,  , VCC);


--AE1L6Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~DUPLICATE at FF_X22_Y6_N43
--register power-up is low

AE1L6Q = DFFEAS(AE1L5, GLOBAL(A1L28), !DC1_r_sync_rst,  , AE1L15,  ,  ,  ,  );


--YC4L35Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]~DUPLICATE at FF_X27_Y6_N22
--register power-up is low

YC4L35Q = DFFEAS( , GLOBAL(A1L28), !DC1_r_sync_rst,  ,  , WD1_readdata[28],  ,  , VCC);


--AE1L10Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~DUPLICATE at FF_X22_Y6_N11
--register power-up is low

AE1L10Q = DFFEAS(AE1L11, GLOBAL(A1L28), !DC1_r_sync_rst,  , AE1L15,  ,  ,  ,  );


--QC1L32Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]~DUPLICATE at FF_X24_Y4_N16
--register power-up is low

QC1L32Q = DFFEAS(QC1_counter_comb_bita5, GLOBAL(A1L28), !DC1_r_sync_rst,  , MC1L1,  ,  ,  ,  );


--QC2L28Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE at FF_X23_Y4_N4
--register power-up is low

QC2L28Q = DFFEAS(QC2_counter_comb_bita1, GLOBAL(A1L28), !DC1_r_sync_rst,  , MC2L3,  ,  ,  ,  );


--QC2L30Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]~DUPLICATE at FF_X23_Y4_N7
--register power-up is low

QC2L30Q = DFFEAS(QC2_counter_comb_bita2, GLOBAL(A1L28), !DC1_r_sync_rst,  , MC2L3,  ,  ,  ,  );


--QC2L34Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]~DUPLICATE at FF_X23_Y4_N17
--register power-up is low

QC2L34Q = DFFEAS(QC2_counter_comb_bita5, GLOBAL(A1L28), !DC1_r_sync_rst,  , MC2L3,  ,  ,  ,  );


--LE1L89Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~DUPLICATE at FF_X13_Y6_N1
--register power-up is low

LE1L89Q = DFFEAS(LE1L128, GLOBAL(A1L28),  ,  , LE1L52,  ,  ,  ,  );


--LE1L114Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]~DUPLICATE at FF_X13_Y6_N7
--register power-up is low

LE1L114Q = DFFEAS(LE1L124, GLOBAL(A1L28),  ,  , LE1L52,  ,  ,  ,  );


--P1L126Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~DUPLICATE at FF_X12_Y3_N22
--register power-up is low

P1L126Q = AMPP_FUNCTION(A1L9, P1L125, R1_state[0], R1_state[11]);


--P1L135Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE at FF_X12_Y3_N19
--register power-up is low

P1L135Q = AMPP_FUNCTION(A1L9, P1_jtag_ir_reg[9], R1_state[0], GND, R1_state[11]);


--Q2L9Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~DUPLICATE at FF_X8_Y2_N28
--register power-up is low

Q2L9Q = AMPP_FUNCTION(A1L9, Q2L20, Q2L13);


--Q2L7Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~DUPLICATE at FF_X8_Y2_N32
--register power-up is low

Q2L7Q = AMPP_FUNCTION(A1L9, Q2L15, Q2L13);


--Q2L5Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~DUPLICATE at FF_X8_Y2_N34
--register power-up is low

Q2L5Q = AMPP_FUNCTION(A1L9, Q2L16, Q2L13);


--Q2L11Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~DUPLICATE at FF_X8_Y2_N25
--register power-up is low

Q2L11Q = AMPP_FUNCTION(A1L9, Q2L19, Q2L13);


--Q1L3Q is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~DUPLICATE at FF_X7_Y4_N55
--register power-up is low

Q1L3Q = AMPP_FUNCTION(A1L9, Q1L9, !Q1L8);


--Q1L5Q is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]~DUPLICATE at FF_X7_Y4_N37
--register power-up is low

Q1L5Q = AMPP_FUNCTION(A1L9, Q1L10, !Q1L8);


--W1L662Q is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed~DUPLICATE at FF_X21_Y2_N58
--register power-up is low

W1L662Q = AMPP_FUNCTION(A1L28, DB1_\buffer_manager:is_buffer_wrapped, GND);


--W1L638Q is sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]~DUPLICATE at FF_X23_Y2_N43
--register power-up is low

W1L638Q = AMPP_FUNCTION(A1L28, W1L639);


