#[doc = "Register `PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_REG3` reader"]
pub type R = crate::R<Pr1IcssIntc_IntcSlv_RegsEnableReg3Spec>;
#[doc = "Register `PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_REG3` writer"]
pub type W = crate::W<Pr1IcssIntc_IntcSlv_RegsEnableReg3Spec>;
#[doc = "Field `ENABLE_96` reader - 0:0\\]
Enable (set) for slv_events_in\\[32\\]"]
pub type Enable96R = crate::BitReader;
#[doc = "Field `ENABLE_96` writer - 0:0\\]
Enable (set) for slv_events_in\\[32\\]"]
pub type Enable96W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_97` reader - 1:1\\]
Enable (set) for slv_events_in\\[33\\]"]
pub type Enable97R = crate::BitReader;
#[doc = "Field `ENABLE_97` writer - 1:1\\]
Enable (set) for slv_events_in\\[33\\]"]
pub type Enable97W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_98` reader - 2:2\\]
Enable (set) for slv_events_in\\[34\\]"]
pub type Enable98R = crate::BitReader;
#[doc = "Field `ENABLE_98` writer - 2:2\\]
Enable (set) for slv_events_in\\[34\\]"]
pub type Enable98W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_99` reader - 3:3\\]
Enable (set) for slv_events_in\\[35\\]"]
pub type Enable99R = crate::BitReader;
#[doc = "Field `ENABLE_99` writer - 3:3\\]
Enable (set) for slv_events_in\\[35\\]"]
pub type Enable99W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_100` reader - 4:4\\]
Enable (set) for slv_events_in\\[36\\]"]
pub type Enable100R = crate::BitReader;
#[doc = "Field `ENABLE_100` writer - 4:4\\]
Enable (set) for slv_events_in\\[36\\]"]
pub type Enable100W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_101` reader - 5:5\\]
Enable (set) for slv_events_in\\[37\\]"]
pub type Enable101R = crate::BitReader;
#[doc = "Field `ENABLE_101` writer - 5:5\\]
Enable (set) for slv_events_in\\[37\\]"]
pub type Enable101W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_102` reader - 6:6\\]
Enable (set) for slv_events_in\\[38\\]"]
pub type Enable102R = crate::BitReader;
#[doc = "Field `ENABLE_102` writer - 6:6\\]
Enable (set) for slv_events_in\\[38\\]"]
pub type Enable102W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_103` reader - 7:7\\]
Enable (set) for slv_events_in\\[39\\]"]
pub type Enable103R = crate::BitReader;
#[doc = "Field `ENABLE_103` writer - 7:7\\]
Enable (set) for slv_events_in\\[39\\]"]
pub type Enable103W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_104` reader - 8:8\\]
Enable (set) for slv_events_in\\[40\\]"]
pub type Enable104R = crate::BitReader;
#[doc = "Field `ENABLE_104` writer - 8:8\\]
Enable (set) for slv_events_in\\[40\\]"]
pub type Enable104W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_105` reader - 9:9\\]
Enable (set) for slv_events_in\\[41\\]"]
pub type Enable105R = crate::BitReader;
#[doc = "Field `ENABLE_105` writer - 9:9\\]
Enable (set) for slv_events_in\\[41\\]"]
pub type Enable105W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_106` reader - 10:10\\]
Enable (set) for slv_events_in\\[42\\]"]
pub type Enable106R = crate::BitReader;
#[doc = "Field `ENABLE_106` writer - 10:10\\]
Enable (set) for slv_events_in\\[42\\]"]
pub type Enable106W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_107` reader - 11:11\\]
Enable (set) for slv_events_in\\[43\\]"]
pub type Enable107R = crate::BitReader;
#[doc = "Field `ENABLE_107` writer - 11:11\\]
Enable (set) for slv_events_in\\[43\\]"]
pub type Enable107W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_108` reader - 12:12\\]
Enable (set) for slv_events_in\\[44\\]"]
pub type Enable108R = crate::BitReader;
#[doc = "Field `ENABLE_108` writer - 12:12\\]
Enable (set) for slv_events_in\\[44\\]"]
pub type Enable108W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_109` reader - 13:13\\]
Enable (set) for slv_events_in\\[45\\]"]
pub type Enable109R = crate::BitReader;
#[doc = "Field `ENABLE_109` writer - 13:13\\]
Enable (set) for slv_events_in\\[45\\]"]
pub type Enable109W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_110` reader - 14:14\\]
Enable (set) for slv_events_in\\[46\\]"]
pub type Enable110R = crate::BitReader;
#[doc = "Field `ENABLE_110` writer - 14:14\\]
Enable (set) for slv_events_in\\[46\\]"]
pub type Enable110W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_111` reader - 15:15\\]
Enable (set) for slv_events_in\\[47\\]"]
pub type Enable111R = crate::BitReader;
#[doc = "Field `ENABLE_111` writer - 15:15\\]
Enable (set) for slv_events_in\\[47\\]"]
pub type Enable111W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_112` reader - 16:16\\]
Enable (set) for slv_events_in\\[48\\]"]
pub type Enable112R = crate::BitReader;
#[doc = "Field `ENABLE_112` writer - 16:16\\]
Enable (set) for slv_events_in\\[48\\]"]
pub type Enable112W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_113` reader - 17:17\\]
Enable (set) for slv_events_in\\[49\\]"]
pub type Enable113R = crate::BitReader;
#[doc = "Field `ENABLE_113` writer - 17:17\\]
Enable (set) for slv_events_in\\[49\\]"]
pub type Enable113W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_114` reader - 18:18\\]
Enable (set) for slv_events_in\\[50\\]"]
pub type Enable114R = crate::BitReader;
#[doc = "Field `ENABLE_114` writer - 18:18\\]
Enable (set) for slv_events_in\\[50\\]"]
pub type Enable114W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_115` reader - 19:19\\]
Enable (set) for slv_events_in\\[51\\]"]
pub type Enable115R = crate::BitReader;
#[doc = "Field `ENABLE_115` writer - 19:19\\]
Enable (set) for slv_events_in\\[51\\]"]
pub type Enable115W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_116` reader - 20:20\\]
Enable (set) for slv_events_in\\[52\\]"]
pub type Enable116R = crate::BitReader;
#[doc = "Field `ENABLE_116` writer - 20:20\\]
Enable (set) for slv_events_in\\[52\\]"]
pub type Enable116W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_117` reader - 21:21\\]
Enable (set) for slv_events_in\\[53\\]"]
pub type Enable117R = crate::BitReader;
#[doc = "Field `ENABLE_117` writer - 21:21\\]
Enable (set) for slv_events_in\\[53\\]"]
pub type Enable117W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_118` reader - 22:22\\]
Enable (set) for slv_events_in\\[54\\]"]
pub type Enable118R = crate::BitReader;
#[doc = "Field `ENABLE_118` writer - 22:22\\]
Enable (set) for slv_events_in\\[54\\]"]
pub type Enable118W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_119` reader - 23:23\\]
Enable (set) for slv_events_in\\[55\\]"]
pub type Enable119R = crate::BitReader;
#[doc = "Field `ENABLE_119` writer - 23:23\\]
Enable (set) for slv_events_in\\[55\\]"]
pub type Enable119W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_120` reader - 24:24\\]
Enable (set) for slv_events_in\\[56\\]"]
pub type Enable120R = crate::BitReader;
#[doc = "Field `ENABLE_120` writer - 24:24\\]
Enable (set) for slv_events_in\\[56\\]"]
pub type Enable120W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_121` reader - 25:25\\]
Enable (set) for slv_events_in\\[57\\]"]
pub type Enable121R = crate::BitReader;
#[doc = "Field `ENABLE_121` writer - 25:25\\]
Enable (set) for slv_events_in\\[57\\]"]
pub type Enable121W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_122` reader - 26:26\\]
Enable (set) for slv_events_in\\[58\\]"]
pub type Enable122R = crate::BitReader;
#[doc = "Field `ENABLE_122` writer - 26:26\\]
Enable (set) for slv_events_in\\[58\\]"]
pub type Enable122W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_123` reader - 27:27\\]
Enable (set) for slv_events_in\\[59\\]"]
pub type Enable123R = crate::BitReader;
#[doc = "Field `ENABLE_123` writer - 27:27\\]
Enable (set) for slv_events_in\\[59\\]"]
pub type Enable123W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_124` reader - 28:28\\]
Enable (set) for slv_events_in\\[60\\]"]
pub type Enable124R = crate::BitReader;
#[doc = "Field `ENABLE_124` writer - 28:28\\]
Enable (set) for slv_events_in\\[60\\]"]
pub type Enable124W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_125` reader - 29:29\\]
Enable (set) for slv_events_in\\[61\\]"]
pub type Enable125R = crate::BitReader;
#[doc = "Field `ENABLE_125` writer - 29:29\\]
Enable (set) for slv_events_in\\[61\\]"]
pub type Enable125W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_126` reader - 30:30\\]
Enable (set) for slv_events_in\\[62\\]"]
pub type Enable126R = crate::BitReader;
#[doc = "Field `ENABLE_126` writer - 30:30\\]
Enable (set) for slv_events_in\\[62\\]"]
pub type Enable126W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_127` reader - 31:31\\]
Enable (set) for slv_events_in\\[63\\]"]
pub type Enable127R = crate::BitReader;
#[doc = "Field `ENABLE_127` writer - 31:31\\]
Enable (set) for slv_events_in\\[63\\]"]
pub type Enable127W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - 0:0\\]
Enable (set) for slv_events_in\\[32\\]"]
    #[inline(always)]
    pub fn enable_96(&self) -> Enable96R {
        Enable96R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Enable (set) for slv_events_in\\[33\\]"]
    #[inline(always)]
    pub fn enable_97(&self) -> Enable97R {
        Enable97R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - 2:2\\]
Enable (set) for slv_events_in\\[34\\]"]
    #[inline(always)]
    pub fn enable_98(&self) -> Enable98R {
        Enable98R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - 3:3\\]
Enable (set) for slv_events_in\\[35\\]"]
    #[inline(always)]
    pub fn enable_99(&self) -> Enable99R {
        Enable99R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - 4:4\\]
Enable (set) for slv_events_in\\[36\\]"]
    #[inline(always)]
    pub fn enable_100(&self) -> Enable100R {
        Enable100R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - 5:5\\]
Enable (set) for slv_events_in\\[37\\]"]
    #[inline(always)]
    pub fn enable_101(&self) -> Enable101R {
        Enable101R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - 6:6\\]
Enable (set) for slv_events_in\\[38\\]"]
    #[inline(always)]
    pub fn enable_102(&self) -> Enable102R {
        Enable102R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - 7:7\\]
Enable (set) for slv_events_in\\[39\\]"]
    #[inline(always)]
    pub fn enable_103(&self) -> Enable103R {
        Enable103R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - 8:8\\]
Enable (set) for slv_events_in\\[40\\]"]
    #[inline(always)]
    pub fn enable_104(&self) -> Enable104R {
        Enable104R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - 9:9\\]
Enable (set) for slv_events_in\\[41\\]"]
    #[inline(always)]
    pub fn enable_105(&self) -> Enable105R {
        Enable105R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - 10:10\\]
Enable (set) for slv_events_in\\[42\\]"]
    #[inline(always)]
    pub fn enable_106(&self) -> Enable106R {
        Enable106R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - 11:11\\]
Enable (set) for slv_events_in\\[43\\]"]
    #[inline(always)]
    pub fn enable_107(&self) -> Enable107R {
        Enable107R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - 12:12\\]
Enable (set) for slv_events_in\\[44\\]"]
    #[inline(always)]
    pub fn enable_108(&self) -> Enable108R {
        Enable108R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - 13:13\\]
Enable (set) for slv_events_in\\[45\\]"]
    #[inline(always)]
    pub fn enable_109(&self) -> Enable109R {
        Enable109R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - 14:14\\]
Enable (set) for slv_events_in\\[46\\]"]
    #[inline(always)]
    pub fn enable_110(&self) -> Enable110R {
        Enable110R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - 15:15\\]
Enable (set) for slv_events_in\\[47\\]"]
    #[inline(always)]
    pub fn enable_111(&self) -> Enable111R {
        Enable111R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - 16:16\\]
Enable (set) for slv_events_in\\[48\\]"]
    #[inline(always)]
    pub fn enable_112(&self) -> Enable112R {
        Enable112R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - 17:17\\]
Enable (set) for slv_events_in\\[49\\]"]
    #[inline(always)]
    pub fn enable_113(&self) -> Enable113R {
        Enable113R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - 18:18\\]
Enable (set) for slv_events_in\\[50\\]"]
    #[inline(always)]
    pub fn enable_114(&self) -> Enable114R {
        Enable114R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - 19:19\\]
Enable (set) for slv_events_in\\[51\\]"]
    #[inline(always)]
    pub fn enable_115(&self) -> Enable115R {
        Enable115R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - 20:20\\]
Enable (set) for slv_events_in\\[52\\]"]
    #[inline(always)]
    pub fn enable_116(&self) -> Enable116R {
        Enable116R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - 21:21\\]
Enable (set) for slv_events_in\\[53\\]"]
    #[inline(always)]
    pub fn enable_117(&self) -> Enable117R {
        Enable117R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - 22:22\\]
Enable (set) for slv_events_in\\[54\\]"]
    #[inline(always)]
    pub fn enable_118(&self) -> Enable118R {
        Enable118R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - 23:23\\]
Enable (set) for slv_events_in\\[55\\]"]
    #[inline(always)]
    pub fn enable_119(&self) -> Enable119R {
        Enable119R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - 24:24\\]
Enable (set) for slv_events_in\\[56\\]"]
    #[inline(always)]
    pub fn enable_120(&self) -> Enable120R {
        Enable120R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - 25:25\\]
Enable (set) for slv_events_in\\[57\\]"]
    #[inline(always)]
    pub fn enable_121(&self) -> Enable121R {
        Enable121R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - 26:26\\]
Enable (set) for slv_events_in\\[58\\]"]
    #[inline(always)]
    pub fn enable_122(&self) -> Enable122R {
        Enable122R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - 27:27\\]
Enable (set) for slv_events_in\\[59\\]"]
    #[inline(always)]
    pub fn enable_123(&self) -> Enable123R {
        Enable123R::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - 28:28\\]
Enable (set) for slv_events_in\\[60\\]"]
    #[inline(always)]
    pub fn enable_124(&self) -> Enable124R {
        Enable124R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - 29:29\\]
Enable (set) for slv_events_in\\[61\\]"]
    #[inline(always)]
    pub fn enable_125(&self) -> Enable125R {
        Enable125R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - 30:30\\]
Enable (set) for slv_events_in\\[62\\]"]
    #[inline(always)]
    pub fn enable_126(&self) -> Enable126R {
        Enable126R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - 31:31\\]
Enable (set) for slv_events_in\\[63\\]"]
    #[inline(always)]
    pub fn enable_127(&self) -> Enable127R {
        Enable127R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - 0:0\\]
Enable (set) for slv_events_in\\[32\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_96(&mut self) -> Enable96W<Pr1IcssIntc_IntcSlv_RegsEnableReg3Spec> {
        Enable96W::new(self, 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Enable (set) for slv_events_in\\[33\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_97(&mut self) -> Enable97W<Pr1IcssIntc_IntcSlv_RegsEnableReg3Spec> {
        Enable97W::new(self, 1)
    }
    #[doc = "Bit 2 - 2:2\\]
Enable (set) for slv_events_in\\[34\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_98(&mut self) -> Enable98W<Pr1IcssIntc_IntcSlv_RegsEnableReg3Spec> {
        Enable98W::new(self, 2)
    }
    #[doc = "Bit 3 - 3:3\\]
Enable (set) for slv_events_in\\[35\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_99(&mut self) -> Enable99W<Pr1IcssIntc_IntcSlv_RegsEnableReg3Spec> {
        Enable99W::new(self, 3)
    }
    #[doc = "Bit 4 - 4:4\\]
Enable (set) for slv_events_in\\[36\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_100(&mut self) -> Enable100W<Pr1IcssIntc_IntcSlv_RegsEnableReg3Spec> {
        Enable100W::new(self, 4)
    }
    #[doc = "Bit 5 - 5:5\\]
Enable (set) for slv_events_in\\[37\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_101(&mut self) -> Enable101W<Pr1IcssIntc_IntcSlv_RegsEnableReg3Spec> {
        Enable101W::new(self, 5)
    }
    #[doc = "Bit 6 - 6:6\\]
Enable (set) for slv_events_in\\[38\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_102(&mut self) -> Enable102W<Pr1IcssIntc_IntcSlv_RegsEnableReg3Spec> {
        Enable102W::new(self, 6)
    }
    #[doc = "Bit 7 - 7:7\\]
Enable (set) for slv_events_in\\[39\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_103(&mut self) -> Enable103W<Pr1IcssIntc_IntcSlv_RegsEnableReg3Spec> {
        Enable103W::new(self, 7)
    }
    #[doc = "Bit 8 - 8:8\\]
Enable (set) for slv_events_in\\[40\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_104(&mut self) -> Enable104W<Pr1IcssIntc_IntcSlv_RegsEnableReg3Spec> {
        Enable104W::new(self, 8)
    }
    #[doc = "Bit 9 - 9:9\\]
Enable (set) for slv_events_in\\[41\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_105(&mut self) -> Enable105W<Pr1IcssIntc_IntcSlv_RegsEnableReg3Spec> {
        Enable105W::new(self, 9)
    }
    #[doc = "Bit 10 - 10:10\\]
Enable (set) for slv_events_in\\[42\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_106(&mut self) -> Enable106W<Pr1IcssIntc_IntcSlv_RegsEnableReg3Spec> {
        Enable106W::new(self, 10)
    }
    #[doc = "Bit 11 - 11:11\\]
Enable (set) for slv_events_in\\[43\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_107(&mut self) -> Enable107W<Pr1IcssIntc_IntcSlv_RegsEnableReg3Spec> {
        Enable107W::new(self, 11)
    }
    #[doc = "Bit 12 - 12:12\\]
Enable (set) for slv_events_in\\[44\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_108(&mut self) -> Enable108W<Pr1IcssIntc_IntcSlv_RegsEnableReg3Spec> {
        Enable108W::new(self, 12)
    }
    #[doc = "Bit 13 - 13:13\\]
Enable (set) for slv_events_in\\[45\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_109(&mut self) -> Enable109W<Pr1IcssIntc_IntcSlv_RegsEnableReg3Spec> {
        Enable109W::new(self, 13)
    }
    #[doc = "Bit 14 - 14:14\\]
Enable (set) for slv_events_in\\[46\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_110(&mut self) -> Enable110W<Pr1IcssIntc_IntcSlv_RegsEnableReg3Spec> {
        Enable110W::new(self, 14)
    }
    #[doc = "Bit 15 - 15:15\\]
Enable (set) for slv_events_in\\[47\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_111(&mut self) -> Enable111W<Pr1IcssIntc_IntcSlv_RegsEnableReg3Spec> {
        Enable111W::new(self, 15)
    }
    #[doc = "Bit 16 - 16:16\\]
Enable (set) for slv_events_in\\[48\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_112(&mut self) -> Enable112W<Pr1IcssIntc_IntcSlv_RegsEnableReg3Spec> {
        Enable112W::new(self, 16)
    }
    #[doc = "Bit 17 - 17:17\\]
Enable (set) for slv_events_in\\[49\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_113(&mut self) -> Enable113W<Pr1IcssIntc_IntcSlv_RegsEnableReg3Spec> {
        Enable113W::new(self, 17)
    }
    #[doc = "Bit 18 - 18:18\\]
Enable (set) for slv_events_in\\[50\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_114(&mut self) -> Enable114W<Pr1IcssIntc_IntcSlv_RegsEnableReg3Spec> {
        Enable114W::new(self, 18)
    }
    #[doc = "Bit 19 - 19:19\\]
Enable (set) for slv_events_in\\[51\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_115(&mut self) -> Enable115W<Pr1IcssIntc_IntcSlv_RegsEnableReg3Spec> {
        Enable115W::new(self, 19)
    }
    #[doc = "Bit 20 - 20:20\\]
Enable (set) for slv_events_in\\[52\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_116(&mut self) -> Enable116W<Pr1IcssIntc_IntcSlv_RegsEnableReg3Spec> {
        Enable116W::new(self, 20)
    }
    #[doc = "Bit 21 - 21:21\\]
Enable (set) for slv_events_in\\[53\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_117(&mut self) -> Enable117W<Pr1IcssIntc_IntcSlv_RegsEnableReg3Spec> {
        Enable117W::new(self, 21)
    }
    #[doc = "Bit 22 - 22:22\\]
Enable (set) for slv_events_in\\[54\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_118(&mut self) -> Enable118W<Pr1IcssIntc_IntcSlv_RegsEnableReg3Spec> {
        Enable118W::new(self, 22)
    }
    #[doc = "Bit 23 - 23:23\\]
Enable (set) for slv_events_in\\[55\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_119(&mut self) -> Enable119W<Pr1IcssIntc_IntcSlv_RegsEnableReg3Spec> {
        Enable119W::new(self, 23)
    }
    #[doc = "Bit 24 - 24:24\\]
Enable (set) for slv_events_in\\[56\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_120(&mut self) -> Enable120W<Pr1IcssIntc_IntcSlv_RegsEnableReg3Spec> {
        Enable120W::new(self, 24)
    }
    #[doc = "Bit 25 - 25:25\\]
Enable (set) for slv_events_in\\[57\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_121(&mut self) -> Enable121W<Pr1IcssIntc_IntcSlv_RegsEnableReg3Spec> {
        Enable121W::new(self, 25)
    }
    #[doc = "Bit 26 - 26:26\\]
Enable (set) for slv_events_in\\[58\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_122(&mut self) -> Enable122W<Pr1IcssIntc_IntcSlv_RegsEnableReg3Spec> {
        Enable122W::new(self, 26)
    }
    #[doc = "Bit 27 - 27:27\\]
Enable (set) for slv_events_in\\[59\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_123(&mut self) -> Enable123W<Pr1IcssIntc_IntcSlv_RegsEnableReg3Spec> {
        Enable123W::new(self, 27)
    }
    #[doc = "Bit 28 - 28:28\\]
Enable (set) for slv_events_in\\[60\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_124(&mut self) -> Enable124W<Pr1IcssIntc_IntcSlv_RegsEnableReg3Spec> {
        Enable124W::new(self, 28)
    }
    #[doc = "Bit 29 - 29:29\\]
Enable (set) for slv_events_in\\[61\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_125(&mut self) -> Enable125W<Pr1IcssIntc_IntcSlv_RegsEnableReg3Spec> {
        Enable125W::new(self, 29)
    }
    #[doc = "Bit 30 - 30:30\\]
Enable (set) for slv_events_in\\[62\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_126(&mut self) -> Enable126W<Pr1IcssIntc_IntcSlv_RegsEnableReg3Spec> {
        Enable126W::new(self, 30)
    }
    #[doc = "Bit 31 - 31:31\\]
Enable (set) for slv_events_in\\[63\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_127(&mut self) -> Enable127W<Pr1IcssIntc_IntcSlv_RegsEnableReg3Spec> {
        Enable127W::new(self, 31)
    }
}
#[doc = "PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_REG3\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`pr1_icss_intc__intc_slv__regs_enable_reg3::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`pr1_icss_intc__intc_slv__regs_enable_reg3::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct Pr1IcssIntc_IntcSlv_RegsEnableReg3Spec;
impl crate::RegisterSpec for Pr1IcssIntc_IntcSlv_RegsEnableReg3Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`pr1_icss_intc__intc_slv__regs_enable_reg3::R`](R) reader structure"]
impl crate::Readable for Pr1IcssIntc_IntcSlv_RegsEnableReg3Spec {}
#[doc = "`write(|w| ..)` method takes [`pr1_icss_intc__intc_slv__regs_enable_reg3::W`](W) writer structure"]
impl crate::Writable for Pr1IcssIntc_IntcSlv_RegsEnableReg3Spec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_REG3 to value 0"]
impl crate::Resettable for Pr1IcssIntc_IntcSlv_RegsEnableReg3Spec {
    const RESET_VALUE: u32 = 0;
}
