{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681851233936 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681851233942 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 18 16:53:53 2023 " "Processing started: Tue Apr 18 16:53:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681851233942 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851233942 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SCOMP -c SCOMP " "Command: quartus_map --read_settings_files=on --write_settings_files=off SCOMP -c SCOMP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851233942 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681851234542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oneshot_i2c.bdf 1 1 " "Found 1 design units, including 1 entities, in source file oneshot_i2c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 oneshot_i2c " "Found entity 1: oneshot_i2c" {  } { { "oneshot_i2c.bdf" "" { Schematic "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/oneshot_i2c.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681851241794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851241794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_oneshot_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_oneshot_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_oneshot_ctrl-main " "Found design unit 1: i2c_oneshot_ctrl-main" {  } { { "i2c_oneshot_ctrl.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/i2c_oneshot_ctrl.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681851242136 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_oneshot_ctrl " "Found entity 1: i2c_oneshot_ctrl" {  } { { "i2c_oneshot_ctrl.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/i2c_oneshot_ctrl.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681851242136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Found design unit 1: i2c_master-logic" {  } { { "i2c_master.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/i2c_master.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681851242138 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2c_master.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/i2c_master.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681851242138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_disp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_disp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HEX_DISP-a " "Found design unit 1: HEX_DISP-a" {  } { { "HEX_DISP.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/HEX_DISP.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681851242139 ""} { "Info" "ISGN_ENTITY_NAME" "1 HEX_DISP " "Found entity 1: HEX_DISP" {  } { { "HEX_DISP.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/HEX_DISP.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681851242139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dig_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dig_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIG_OUT-a " "Found design unit 1: DIG_OUT-a" {  } { { "DIG_OUT.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/DIG_OUT.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681851242141 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIG_OUT " "Found entity 1: DIG_OUT" {  } { { "DIG_OUT.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/DIG_OUT.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681851242141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dig_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dig_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIG_IN-a " "Found design unit 1: DIG_IN-a" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/DIG_IN.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681851242144 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIG_IN " "Found entity 1: DIG_IN" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/DIG_IN.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681851242144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Found design unit 1: clk_div-a" {  } { { "clk_div.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/clk_div.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681851242147 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/clk_div.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681851242147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TIMER-a " "Found design unit 1: TIMER-a" {  } { { "TIMER.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/TIMER.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681851242148 ""} { "Info" "ISGN_ENTITY_NAME" "1 TIMER " "Found entity 1: TIMER" {  } { { "TIMER.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/TIMER.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681851242148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file io_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IO_DECODER-a " "Found design unit 1: IO_DECODER-a" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/IO_DECODER.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681851242150 ""} { "Info" "ISGN_ENTITY_NAME" "1 IO_DECODER " "Found entity 1: IO_DECODER" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/IO_DECODER.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681851242150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scomp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scomp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SCOMP-a " "Found design unit 1: SCOMP-a" {  } { { "SCOMP.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/SCOMP.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681851242152 ""} { "Info" "ISGN_ENTITY_NAME" "1 SCOMP " "Found entity 1: SCOMP" {  } { { "SCOMP.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/SCOMP.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681851242152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scomp_system.bdf 1 1 " "Found 1 design units, including 1 entities, in source file scomp_system.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SCOMP_System " "Found entity 1: SCOMP_System" {  } { { "SCOMP_System.bdf" "" { Schematic "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/SCOMP_System.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681851242153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_disp_6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hex_disp_6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HEX_DISP_6 " "Found entity 1: HEX_DISP_6" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/HEX_DISP_6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681851242154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL_main-rtl " "Found design unit 1: PLL_main-rtl" {  } { { "PLL_main.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/PLL_main.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681851242155 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_main " "Found entity 1: PLL_main" {  } { { "PLL_main.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/PLL_main.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681851242155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_main/pll_main_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_main/pll_main_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_main_0002 " "Found entity 1: PLL_main_0002" {  } { { "PLL_main/PLL_main_0002.v" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/PLL_main/PLL_main_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681851242157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_INTERFACE-a " "Found design unit 1: ADC_INTERFACE-a" {  } { { "ADC_INTERFACE.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/ADC_INTERFACE.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681851242158 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_INTERFACE " "Found entity 1: ADC_INTERFACE" {  } { { "ADC_INTERFACE.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/ADC_INTERFACE.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681851242158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc_fifo-SYN " "Found design unit 1: adc_fifo-SYN" {  } { { "ADC_FIFO.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/ADC_FIFO.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681851242160 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_FIFO " "Found entity 1: ADC_FIFO" {  } { { "ADC_FIFO.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/ADC_FIFO.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681851242160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomonitor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audiomonitor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AudioMonitor-a " "Found design unit 1: AudioMonitor-a" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681851242162 ""} { "Info" "ISGN_ENTITY_NAME" "1 AudioMonitor " "Found entity 1: AudioMonitor" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681851242162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242162 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SCOMP_System " "Elaborating entity \"SCOMP_System\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681851242638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_main PLL_main:inst1 " "Elaborating entity \"PLL_main\" for hierarchy \"PLL_main:inst1\"" {  } { { "SCOMP_System.bdf" "inst1" { Schematic "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/SCOMP_System.bdf" { { 16 344 504 200 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851242640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_main_0002 PLL_main:inst1\|PLL_main_0002:pll_main_inst " "Elaborating entity \"PLL_main_0002\" for hierarchy \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\"" {  } { { "PLL_main.vhd" "pll_main_inst" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/PLL_main.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851242641 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "outclk_1 PLL_main_0002.v(14) " "Output port \"outclk_1\" at PLL_main_0002.v(14) has no driver" {  } { { "PLL_main/PLL_main_0002.v" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/PLL_main/PLL_main_0002.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681851242642 "|SCOMP_System|PLL_main:inst1|PLL_main_0002:pll_main_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL_main/PLL_main_0002.v" "altera_pll_i" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/PLL_main/PLL_main_0002.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851242667 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvds_clk altera_pll.v(320) " "Output port \"lvds_clk\" at altera_pll.v(320) has no driver" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 320 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681851242668 "|SCOMP_System|PLL_main:inst1|PLL_main_0002:pll_main_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_pll.v(321) " "Output port \"loaden\" at altera_pll.v(321) has no driver" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 321 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681851242669 "|SCOMP_System|PLL_main:inst1|PLL_main_0002:pll_main_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extclk_out altera_pll.v(322) " "Output port \"extclk_out\" at altera_pll.v(322) has no driver" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 322 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681851242669 "|SCOMP_System|PLL_main:inst1|PLL_main_0002:pll_main_inst|altera_pll:altera_pll_i"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1681851242669 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL_main/PLL_main_0002.v" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/PLL_main/PLL_main_0002.v" 238 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851242669 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_cout 32 " "Parameter \"pll_fractional_cout\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_dsm_out_sel 1st_order " "Parameter \"pll_dsm_out_sel\" = \"1st_order\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 12.000000 MHz " "Parameter \"output_clock_frequency0\" = \"12.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 1.200000 MHz " "Parameter \"output_clock_frequency1\" = \"1.200000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 100.000000 MHz " "Parameter \"output_clock_frequency2\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Cyclone V " "Parameter \"pll_type\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_hi_div 3 " "Parameter \"m_cnt_hi_div\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_lo_div 3 " "Parameter \"m_cnt_lo_div\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_hi_div 256 " "Parameter \"n_cnt_hi_div\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_lo_div 256 " "Parameter \"n_cnt_lo_div\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_bypass_en false " "Parameter \"m_cnt_bypass_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_bypass_en true " "Parameter \"n_cnt_bypass_en\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_odd_div_duty_en false " "Parameter \"m_cnt_odd_div_duty_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_odd_div_duty_en false " "Parameter \"n_cnt_odd_div_duty_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div0 13 " "Parameter \"c_cnt_hi_div0\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div0 12 " "Parameter \"c_cnt_lo_div0\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst0 1 " "Parameter \"c_cnt_prst0\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst0 0 " "Parameter \"c_cnt_ph_mux_prst0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src0 ph_mux_clk " "Parameter \"c_cnt_in_src0\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en0 false " "Parameter \"c_cnt_bypass_en0\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en0 true " "Parameter \"c_cnt_odd_div_duty_en0\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div1 125 " "Parameter \"c_cnt_hi_div1\" = \"125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div1 125 " "Parameter \"c_cnt_lo_div1\" = \"125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst1 1 " "Parameter \"c_cnt_prst1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst1 0 " "Parameter \"c_cnt_ph_mux_prst1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src1 ph_mux_clk " "Parameter \"c_cnt_in_src1\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en1 false " "Parameter \"c_cnt_bypass_en1\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en1 false " "Parameter \"c_cnt_odd_div_duty_en1\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div2 2 " "Parameter \"c_cnt_hi_div2\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div2 1 " "Parameter \"c_cnt_lo_div2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst2 1 " "Parameter \"c_cnt_prst2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst2 0 " "Parameter \"c_cnt_ph_mux_prst2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src2 cscd_clk " "Parameter \"c_cnt_in_src2\" = \"cscd_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en2 false " "Parameter \"c_cnt_bypass_en2\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en2 true " "Parameter \"c_cnt_odd_div_duty_en2\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div3 1 " "Parameter \"c_cnt_hi_div3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div3 1 " "Parameter \"c_cnt_lo_div3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst3 1 " "Parameter \"c_cnt_prst3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst3 0 " "Parameter \"c_cnt_ph_mux_prst3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src3 ph_mux_clk " "Parameter \"c_cnt_in_src3\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en3 true " "Parameter \"c_cnt_bypass_en3\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en3 false " "Parameter \"c_cnt_odd_div_duty_en3\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div4 1 " "Parameter \"c_cnt_hi_div4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div4 1 " "Parameter \"c_cnt_lo_div4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst4 1 " "Parameter \"c_cnt_prst4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst4 0 " "Parameter \"c_cnt_ph_mux_prst4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src4 ph_mux_clk " "Parameter \"c_cnt_in_src4\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en4 true " "Parameter \"c_cnt_bypass_en4\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en4 false " "Parameter \"c_cnt_odd_div_duty_en4\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div5 1 " "Parameter \"c_cnt_hi_div5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div5 1 " "Parameter \"c_cnt_lo_div5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst5 1 " "Parameter \"c_cnt_prst5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst5 0 " "Parameter \"c_cnt_ph_mux_prst5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src5 ph_mux_clk " "Parameter \"c_cnt_in_src5\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en5 true " "Parameter \"c_cnt_bypass_en5\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en5 false " "Parameter \"c_cnt_odd_div_duty_en5\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div6 1 " "Parameter \"c_cnt_hi_div6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div6 1 " "Parameter \"c_cnt_lo_div6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst6 1 " "Parameter \"c_cnt_prst6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst6 0 " "Parameter \"c_cnt_ph_mux_prst6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src6 ph_mux_clk " "Parameter \"c_cnt_in_src6\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en6 true " "Parameter \"c_cnt_bypass_en6\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en6 false " "Parameter \"c_cnt_odd_div_duty_en6\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div7 1 " "Parameter \"c_cnt_hi_div7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div7 1 " "Parameter \"c_cnt_lo_div7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst7 1 " "Parameter \"c_cnt_prst7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst7 0 " "Parameter \"c_cnt_ph_mux_prst7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src7 ph_mux_clk " "Parameter \"c_cnt_in_src7\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en7 true " "Parameter \"c_cnt_bypass_en7\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en7 false " "Parameter \"c_cnt_odd_div_duty_en7\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div8 1 " "Parameter \"c_cnt_hi_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div8 1 " "Parameter \"c_cnt_lo_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst8 1 " "Parameter \"c_cnt_prst8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst8 0 " "Parameter \"c_cnt_ph_mux_prst8\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src8 ph_mux_clk " "Parameter \"c_cnt_in_src8\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en8 true " "Parameter \"c_cnt_bypass_en8\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en8 false " "Parameter \"c_cnt_odd_div_duty_en8\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div9 1 " "Parameter \"c_cnt_hi_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div9 1 " "Parameter \"c_cnt_lo_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst9 1 " "Parameter \"c_cnt_prst9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst9 0 " "Parameter \"c_cnt_ph_mux_prst9\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src9 ph_mux_clk " "Parameter \"c_cnt_in_src9\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en9 true " "Parameter \"c_cnt_bypass_en9\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en9 false " "Parameter \"c_cnt_odd_div_duty_en9\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div10 1 " "Parameter \"c_cnt_hi_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div10 1 " "Parameter \"c_cnt_lo_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst10 1 " "Parameter \"c_cnt_prst10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst10 0 " "Parameter \"c_cnt_ph_mux_prst10\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src10 ph_mux_clk " "Parameter \"c_cnt_in_src10\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en10 true " "Parameter \"c_cnt_bypass_en10\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en10 false " "Parameter \"c_cnt_odd_div_duty_en10\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div11 1 " "Parameter \"c_cnt_hi_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div11 1 " "Parameter \"c_cnt_lo_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst11 1 " "Parameter \"c_cnt_prst11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst11 0 " "Parameter \"c_cnt_ph_mux_prst11\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src11 ph_mux_clk " "Parameter \"c_cnt_in_src11\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en11 true " "Parameter \"c_cnt_bypass_en11\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en11 false " "Parameter \"c_cnt_odd_div_duty_en11\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div12 1 " "Parameter \"c_cnt_hi_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div12 1 " "Parameter \"c_cnt_lo_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst12 1 " "Parameter \"c_cnt_prst12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst12 0 " "Parameter \"c_cnt_ph_mux_prst12\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src12 ph_mux_clk " "Parameter \"c_cnt_in_src12\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en12 true " "Parameter \"c_cnt_bypass_en12\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en12 false " "Parameter \"c_cnt_odd_div_duty_en12\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div13 1 " "Parameter \"c_cnt_hi_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div13 1 " "Parameter \"c_cnt_lo_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst13 1 " "Parameter \"c_cnt_prst13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst13 0 " "Parameter \"c_cnt_ph_mux_prst13\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src13 ph_mux_clk " "Parameter \"c_cnt_in_src13\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en13 true " "Parameter \"c_cnt_bypass_en13\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en13 false " "Parameter \"c_cnt_odd_div_duty_en13\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div14 1 " "Parameter \"c_cnt_hi_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div14 1 " "Parameter \"c_cnt_lo_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst14 1 " "Parameter \"c_cnt_prst14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst14 0 " "Parameter \"c_cnt_ph_mux_prst14\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src14 ph_mux_clk " "Parameter \"c_cnt_in_src14\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en14 true " "Parameter \"c_cnt_bypass_en14\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en14 false " "Parameter \"c_cnt_odd_div_duty_en14\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div15 1 " "Parameter \"c_cnt_hi_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div15 1 " "Parameter \"c_cnt_lo_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst15 1 " "Parameter \"c_cnt_prst15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst15 0 " "Parameter \"c_cnt_ph_mux_prst15\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src15 ph_mux_clk " "Parameter \"c_cnt_in_src15\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en15 true " "Parameter \"c_cnt_bypass_en15\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en15 false " "Parameter \"c_cnt_odd_div_duty_en15\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div16 1 " "Parameter \"c_cnt_hi_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div16 1 " "Parameter \"c_cnt_lo_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst16 1 " "Parameter \"c_cnt_prst16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst16 0 " "Parameter \"c_cnt_ph_mux_prst16\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src16 ph_mux_clk " "Parameter \"c_cnt_in_src16\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en16 true " "Parameter \"c_cnt_bypass_en16\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en16 false " "Parameter \"c_cnt_odd_div_duty_en16\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div17 1 " "Parameter \"c_cnt_hi_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div17 1 " "Parameter \"c_cnt_lo_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst17 1 " "Parameter \"c_cnt_prst17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst17 0 " "Parameter \"c_cnt_ph_mux_prst17\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src17 ph_mux_clk " "Parameter \"c_cnt_in_src17\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en17 true " "Parameter \"c_cnt_bypass_en17\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en17 false " "Parameter \"c_cnt_odd_div_duty_en17\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_vco_div 2 " "Parameter \"pll_vco_div\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_cp_current 20 " "Parameter \"pll_cp_current\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_bwctrl 2000 " "Parameter \"pll_bwctrl\" = \"2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_output_clk_frequency 300.0 MHz " "Parameter \"pll_output_clk_frequency\" = \"300.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_division 1 " "Parameter \"pll_fractional_division\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mimic_fbclk_type none " "Parameter \"mimic_fbclk_type\" = \"none\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_1 glb " "Parameter \"pll_fbclk_mux_1\" = \"glb\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_2 m_cnt " "Parameter \"pll_fbclk_mux_2\" = \"m_cnt\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_m_cnt_in_src ph_mux_clk " "Parameter \"pll_m_cnt_in_src\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_slf_rst false " "Parameter \"pll_slf_rst\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242669 ""}  } { { "PLL_main/PLL_main_0002.v" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/PLL_main/PLL_main_0002.v" 238 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681851242669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dps_extra_kick PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst " "Elaborating entity \"dps_extra_kick\" for hierarchy \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\"" {  } { { "altera_pll.v" "dps_extra_inst" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851242673 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\", which is child of megafunction instantiation \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 769 0 0 } } { "PLL_main/PLL_main_0002.v" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/PLL_main/PLL_main_0002.v" 238 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851242674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dprio_init PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst " "Elaborating entity \"dprio_init\" for hierarchy \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst\"" {  } { { "altera_pll.v" "dprio_init_inst" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851242675 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst\", which is child of megafunction instantiation \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 784 0 0 } } { "PLL_main/PLL_main_0002.v" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/PLL_main/PLL_main_0002.v" 238 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851242676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0\"" {  } { { "altera_pll.v" "lcell_cntsel_int_0" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 1961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851242687 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0\", which is child of megafunction instantiation \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 1961 0 0 } } { "PLL_main/PLL_main_0002.v" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/PLL_main/PLL_main_0002.v" 238 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851242688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1\"" {  } { { "altera_pll.v" "lcell_cntsel_int_1" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 1972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851242689 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1\", which is child of megafunction instantiation \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 1972 0 0 } } { "PLL_main/PLL_main_0002.v" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/PLL_main/PLL_main_0002.v" 238 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851242690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2\"" {  } { { "altera_pll.v" "lcell_cntsel_int_2" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 1983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851242691 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2\", which is child of megafunction instantiation \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 1983 0 0 } } { "PLL_main/PLL_main_0002.v" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/PLL_main/PLL_main_0002.v" 238 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851242691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3\"" {  } { { "altera_pll.v" "lcell_cntsel_int_3" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 1994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851242692 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3\", which is child of megafunction instantiation \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 1994 0 0 } } { "PLL_main/PLL_main_0002.v" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/PLL_main/PLL_main_0002.v" 238 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851242693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4\"" {  } { { "altera_pll.v" "lcell_cntsel_int_4" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 2005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851242694 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4\", which is child of megafunction instantiation \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 2005 0 0 } } { "PLL_main/PLL_main_0002.v" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/PLL_main/PLL_main_0002.v" 238 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851242695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll " "Elaborating entity \"altera_cyclonev_pll\" for hierarchy \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\"" {  } { { "altera_pll.v" "cyclonev_pll" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 2224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851242709 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extclk altera_cyclonev_pll.v(632) " "Output port \"extclk\" at altera_cyclonev_pll.v(632) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 632 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681851242713 "|SCOMP_System|PLL_main:inst1|PLL_main_0002:pll_main_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clkout\[0\] altera_cyclonev_pll.v(637) " "Output port \"clkout\[0\]\" at altera_cyclonev_pll.v(637) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 637 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681851242714 "|SCOMP_System|PLL_main:inst1|PLL_main_0002:pll_main_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_cyclonev_pll.v(641) " "Output port \"loaden\" at altera_cyclonev_pll.v(641) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 641 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681851242714 "|SCOMP_System|PLL_main:inst1|PLL_main_0002:pll_main_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvdsclk altera_cyclonev_pll.v(642) " "Output port \"lvdsclk\" at altera_cyclonev_pll.v(642) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 642 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681851242714 "|SCOMP_System|PLL_main:inst1|PLL_main_0002:pll_main_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\", which is child of megafunction instantiation \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 2224 0 0 } } { "PLL_main/PLL_main_0002.v" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/PLL_main/PLL_main_0002.v" 238 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851242714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll_base PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 " "Elaborating entity \"altera_cyclonev_pll_base\" for hierarchy \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\"" {  } { { "altera_cyclonev_pll.v" "fpll_0" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851242715 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\", which is child of megafunction instantiation \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1153 0 0 } } { "PLL_main/PLL_main_0002.v" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/PLL_main/PLL_main_0002.v" 238 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851242717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneshot_i2c oneshot_i2c:inst12 " "Elaborating entity \"oneshot_i2c\" for hierarchy \"oneshot_i2c:inst12\"" {  } { { "SCOMP_System.bdf" "inst12" { Schematic "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/SCOMP_System.bdf" { { 872 312 440 968 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851242718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master oneshot_i2c:inst12\|i2c_master:inst " "Elaborating entity \"i2c_master\" for hierarchy \"oneshot_i2c:inst12\|i2c_master:inst\"" {  } { { "oneshot_i2c.bdf" "inst" { Schematic "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/oneshot_i2c.bdf" { { 120 552 728 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851242719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_oneshot_ctrl oneshot_i2c:inst12\|i2c_oneshot_ctrl:inst3 " "Elaborating entity \"i2c_oneshot_ctrl\" for hierarchy \"oneshot_i2c:inst12\|i2c_oneshot_ctrl:inst3\"" {  } { { "oneshot_i2c.bdf" "inst3" { Schematic "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/oneshot_i2c.bdf" { { 16 560 720 112 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851242721 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "commands\[8\] i2c_oneshot_ctrl.vhd(33) " "Using initial value X (don't care) for net \"commands\[8\]\" at i2c_oneshot_ctrl.vhd(33)" {  } { { "i2c_oneshot_ctrl.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/i2c_oneshot_ctrl.vhd" 33 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242721 "|SCOMP_System|oneshot_i2c:inst12|i2c_oneshot_ctrl:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX_DISP_6 HEX_DISP_6:inst9 " "Elaborating entity \"HEX_DISP_6\" for hierarchy \"HEX_DISP_6:inst9\"" {  } { { "SCOMP_System.bdf" "inst9" { Schematic "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/SCOMP_System.bdf" { { 456 784 1024 616 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851242722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX_DISP HEX_DISP_6:inst9\|HEX_DISP:inst1 " "Elaborating entity \"HEX_DISP\" for hierarchy \"HEX_DISP_6:inst9\|HEX_DISP:inst1\"" {  } { { "HEX_DISP_6.bdf" "inst1" { Schematic "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/HEX_DISP_6.bdf" { { 64 536 752 176 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851242723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_DECODER IO_DECODER:inst3 " "Elaborating entity \"IO_DECODER\" for hierarchy \"IO_DECODER:inst3\"" {  } { { "SCOMP_System.bdf" "inst3" { Schematic "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/SCOMP_System.bdf" { { 240 792 1024 384 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851242725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCOMP SCOMP:inst " "Elaborating entity \"SCOMP\" for hierarchy \"SCOMP:inst\"" {  } { { "SCOMP_System.bdf" "inst" { Schematic "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/SCOMP_System.bdf" { { 248 312 504 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851242726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SCOMP:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SCOMP:inst\|altsyncram:altsyncram_component\"" {  } { { "SCOMP.vhd" "altsyncram_component" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/SCOMP.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851242761 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SCOMP:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SCOMP:inst\|altsyncram:altsyncram_component\"" {  } { { "SCOMP.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/SCOMP.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851242774 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SCOMP:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"SCOMP:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file AudioPeripheralFinal.mif " "Parameter \"init_file\" = \"AudioPeripheralFinal.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242774 ""}  } { { "SCOMP.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/SCOMP.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681851242774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0q34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0q34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0q34 " "Found entity 1: altsyncram_0q34" {  } { { "db/altsyncram_0q34.tdf" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/db/altsyncram_0q34.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681851242811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0q34 SCOMP:inst\|altsyncram:altsyncram_component\|altsyncram_0q34:auto_generated " "Elaborating entity \"altsyncram_0q34\" for hierarchy \"SCOMP:inst\|altsyncram:altsyncram_component\|altsyncram_0q34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851242811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CLSHIFT SCOMP:inst\|LPM_CLSHIFT:shifter " "Elaborating entity \"LPM_CLSHIFT\" for hierarchy \"SCOMP:inst\|LPM_CLSHIFT:shifter\"" {  } { { "SCOMP.vhd" "shifter" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/SCOMP.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851242825 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SCOMP:inst\|LPM_CLSHIFT:shifter " "Elaborated megafunction instantiation \"SCOMP:inst\|LPM_CLSHIFT:shifter\"" {  } { { "SCOMP.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/SCOMP.vhd" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851242826 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SCOMP:inst\|LPM_CLSHIFT:shifter " "Instantiated megafunction \"SCOMP:inst\|LPM_CLSHIFT:shifter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHDIST 4 " "Parameter \"LPM_WIDTHDIST\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SHIFTTYPE arithmetic " "Parameter \"LPM_SHIFTTYPE\" = \"arithmetic\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CLSHIFT " "Parameter \"LPM_TYPE\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242826 ""}  } { { "SCOMP.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/SCOMP.vhd" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681851242826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_fuc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_fuc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_fuc " "Found entity 1: lpm_clshift_fuc" {  } { { "db/lpm_clshift_fuc.tdf" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/db/lpm_clshift_fuc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681851242837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_fuc SCOMP:inst\|LPM_CLSHIFT:shifter\|lpm_clshift_fuc:auto_generated " "Elaborating entity \"lpm_clshift_fuc\" for hierarchy \"SCOMP:inst\|LPM_CLSHIFT:shifter\|lpm_clshift_fuc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851242838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_BUSTRI SCOMP:inst\|LPM_BUSTRI:io_bus " "Elaborating entity \"LPM_BUSTRI\" for hierarchy \"SCOMP:inst\|LPM_BUSTRI:io_bus\"" {  } { { "SCOMP.vhd" "io_bus" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/SCOMP.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851242852 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SCOMP:inst\|LPM_BUSTRI:io_bus " "Elaborated megafunction instantiation \"SCOMP:inst\|LPM_BUSTRI:io_bus\"" {  } { { "SCOMP.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/SCOMP.vhd" 117 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851242852 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SCOMP:inst\|LPM_BUSTRI:io_bus " "Instantiated megafunction \"SCOMP:inst\|LPM_BUSTRI:io_bus\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_BUSTRI " "Parameter \"LPM_TYPE\" = \"LPM_BUSTRI\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242852 ""}  } { { "SCOMP.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/SCOMP.vhd" 117 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681851242852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIMER TIMER:inst4 " "Elaborating entity \"TIMER\" for hierarchy \"TIMER:inst4\"" {  } { { "SCOMP_System.bdf" "inst4" { Schematic "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/SCOMP_System.bdf" { { 512 304 520 624 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851242853 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IO_COUNT TIMER.vhd(59) " "VHDL Process Statement warning at TIMER.vhd(59): inferring latch(es) for signal or variable \"IO_COUNT\", which holds its previous value in one or more paths through the process" {  } { { "TIMER.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/TIMER.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1681851242854 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[0\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[0\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242854 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[1\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[1\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242854 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[2\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[2\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242854 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[3\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[3\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242854 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[4\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[4\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242854 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[5\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[5\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242854 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[6\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[6\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242854 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[7\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[7\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242854 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[8\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[8\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242854 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[9\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[9\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242854 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[10\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[10\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242854 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[11\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[11\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242854 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[12\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[12\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242854 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[13\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[13\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242854 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[14\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[14\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242854 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[15\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[15\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242854 "|SCOMP_System|TIMER:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:inst5 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:inst5\"" {  } { { "SCOMP_System.bdf" "inst5" { Schematic "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/SCOMP_System.bdf" { { 24 800 1008 168 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851242855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIG_IN DIG_IN:inst7 " "Elaborating entity \"DIG_IN\" for hierarchy \"DIG_IN:inst7\"" {  } { { "SCOMP_System.bdf" "inst7" { Schematic "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/SCOMP_System.bdf" { { 696 312 536 808 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851242857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioMonitor AudioMonitor:inst11 " "Elaborating entity \"AudioMonitor\" for hierarchy \"AudioMonitor:inst11\"" {  } { { "SCOMP_System.bdf" "inst11" { Schematic "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/SCOMP_System.bdf" { { 1048 912 1160 1224 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851242858 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "quiet_threshold AudioMonitor.vhd(49) " "VHDL Signal Declaration warning at AudioMonitor.vhd(49): used explicit default value for signal \"quiet_threshold\" because signal was never assigned a value" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 49 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1681851242862 "|SCOMP_System|AudioMonitor:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_en AudioMonitor.vhd(82) " "VHDL Process Statement warning at AudioMonitor.vhd(82): signal \"count_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1681851242862 "|SCOMP_System|AudioMonitor:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ticks AudioMonitor.vhd(87) " "VHDL Process Statement warning at AudioMonitor.vhd(87): signal \"ticks\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1681851242862 "|SCOMP_System|AudioMonitor:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ticks AudioMonitor.vhd(88) " "VHDL Process Statement warning at AudioMonitor.vhd(88): signal \"ticks\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1681851242862 "|SCOMP_System|AudioMonitor:inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ticks_final AudioMonitor.vhd(78) " "VHDL Process Statement warning at AudioMonitor.vhd(78): inferring latch(es) for signal or variable \"ticks_final\", which holds its previous value in one or more paths through the process" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1681851242863 "|SCOMP_System|AudioMonitor:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_data\[0\] AudioMonitor.vhd(205) " "Inferred latch for \"input_data\[0\]\" at AudioMonitor.vhd(205)" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242871 "|SCOMP_System|AudioMonitor:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_data\[1\] AudioMonitor.vhd(205) " "Inferred latch for \"input_data\[1\]\" at AudioMonitor.vhd(205)" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242871 "|SCOMP_System|AudioMonitor:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_data\[2\] AudioMonitor.vhd(205) " "Inferred latch for \"input_data\[2\]\" at AudioMonitor.vhd(205)" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242871 "|SCOMP_System|AudioMonitor:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_data\[3\] AudioMonitor.vhd(205) " "Inferred latch for \"input_data\[3\]\" at AudioMonitor.vhd(205)" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242871 "|SCOMP_System|AudioMonitor:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_data\[4\] AudioMonitor.vhd(205) " "Inferred latch for \"input_data\[4\]\" at AudioMonitor.vhd(205)" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242871 "|SCOMP_System|AudioMonitor:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_data\[5\] AudioMonitor.vhd(205) " "Inferred latch for \"input_data\[5\]\" at AudioMonitor.vhd(205)" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242871 "|SCOMP_System|AudioMonitor:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_data\[6\] AudioMonitor.vhd(205) " "Inferred latch for \"input_data\[6\]\" at AudioMonitor.vhd(205)" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242871 "|SCOMP_System|AudioMonitor:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_data\[7\] AudioMonitor.vhd(205) " "Inferred latch for \"input_data\[7\]\" at AudioMonitor.vhd(205)" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242871 "|SCOMP_System|AudioMonitor:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_data\[8\] AudioMonitor.vhd(205) " "Inferred latch for \"input_data\[8\]\" at AudioMonitor.vhd(205)" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242871 "|SCOMP_System|AudioMonitor:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_data\[9\] AudioMonitor.vhd(205) " "Inferred latch for \"input_data\[9\]\" at AudioMonitor.vhd(205)" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242871 "|SCOMP_System|AudioMonitor:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ticks_final\[0\] AudioMonitor.vhd(78) " "Inferred latch for \"ticks_final\[0\]\" at AudioMonitor.vhd(78)" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242895 "|SCOMP_System|AudioMonitor:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ticks_final\[1\] AudioMonitor.vhd(78) " "Inferred latch for \"ticks_final\[1\]\" at AudioMonitor.vhd(78)" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242895 "|SCOMP_System|AudioMonitor:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ticks_final\[2\] AudioMonitor.vhd(78) " "Inferred latch for \"ticks_final\[2\]\" at AudioMonitor.vhd(78)" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242896 "|SCOMP_System|AudioMonitor:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ticks_final\[3\] AudioMonitor.vhd(78) " "Inferred latch for \"ticks_final\[3\]\" at AudioMonitor.vhd(78)" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242896 "|SCOMP_System|AudioMonitor:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ticks_final\[4\] AudioMonitor.vhd(78) " "Inferred latch for \"ticks_final\[4\]\" at AudioMonitor.vhd(78)" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242896 "|SCOMP_System|AudioMonitor:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ticks_final\[5\] AudioMonitor.vhd(78) " "Inferred latch for \"ticks_final\[5\]\" at AudioMonitor.vhd(78)" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242896 "|SCOMP_System|AudioMonitor:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ticks_final\[6\] AudioMonitor.vhd(78) " "Inferred latch for \"ticks_final\[6\]\" at AudioMonitor.vhd(78)" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242896 "|SCOMP_System|AudioMonitor:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ticks_final\[7\] AudioMonitor.vhd(78) " "Inferred latch for \"ticks_final\[7\]\" at AudioMonitor.vhd(78)" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242896 "|SCOMP_System|AudioMonitor:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ticks_final\[8\] AudioMonitor.vhd(78) " "Inferred latch for \"ticks_final\[8\]\" at AudioMonitor.vhd(78)" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242896 "|SCOMP_System|AudioMonitor:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ticks_final\[9\] AudioMonitor.vhd(78) " "Inferred latch for \"ticks_final\[9\]\" at AudioMonitor.vhd(78)" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242896 "|SCOMP_System|AudioMonitor:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ticks_final\[10\] AudioMonitor.vhd(78) " "Inferred latch for \"ticks_final\[10\]\" at AudioMonitor.vhd(78)" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242896 "|SCOMP_System|AudioMonitor:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ticks_final\[11\] AudioMonitor.vhd(78) " "Inferred latch for \"ticks_final\[11\]\" at AudioMonitor.vhd(78)" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242896 "|SCOMP_System|AudioMonitor:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ticks_final\[12\] AudioMonitor.vhd(78) " "Inferred latch for \"ticks_final\[12\]\" at AudioMonitor.vhd(78)" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242896 "|SCOMP_System|AudioMonitor:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ticks_final\[13\] AudioMonitor.vhd(78) " "Inferred latch for \"ticks_final\[13\]\" at AudioMonitor.vhd(78)" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242896 "|SCOMP_System|AudioMonitor:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ticks_final\[14\] AudioMonitor.vhd(78) " "Inferred latch for \"ticks_final\[14\]\" at AudioMonitor.vhd(78)" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242897 "|SCOMP_System|AudioMonitor:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ticks_final\[15\] AudioMonitor.vhd(78) " "Inferred latch for \"ticks_final\[15\]\" at AudioMonitor.vhd(78)" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242897 "|SCOMP_System|AudioMonitor:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ticks_final\[16\] AudioMonitor.vhd(78) " "Inferred latch for \"ticks_final\[16\]\" at AudioMonitor.vhd(78)" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242897 "|SCOMP_System|AudioMonitor:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ticks_final\[17\] AudioMonitor.vhd(78) " "Inferred latch for \"ticks_final\[17\]\" at AudioMonitor.vhd(78)" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242897 "|SCOMP_System|AudioMonitor:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ticks_final\[18\] AudioMonitor.vhd(78) " "Inferred latch for \"ticks_final\[18\]\" at AudioMonitor.vhd(78)" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242897 "|SCOMP_System|AudioMonitor:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ticks_final\[19\] AudioMonitor.vhd(78) " "Inferred latch for \"ticks_final\[19\]\" at AudioMonitor.vhd(78)" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242897 "|SCOMP_System|AudioMonitor:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ticks_final\[20\] AudioMonitor.vhd(78) " "Inferred latch for \"ticks_final\[20\]\" at AudioMonitor.vhd(78)" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242897 "|SCOMP_System|AudioMonitor:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ticks_final\[21\] AudioMonitor.vhd(78) " "Inferred latch for \"ticks_final\[21\]\" at AudioMonitor.vhd(78)" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242897 "|SCOMP_System|AudioMonitor:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ticks_final\[22\] AudioMonitor.vhd(78) " "Inferred latch for \"ticks_final\[22\]\" at AudioMonitor.vhd(78)" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242897 "|SCOMP_System|AudioMonitor:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ticks_final\[23\] AudioMonitor.vhd(78) " "Inferred latch for \"ticks_final\[23\]\" at AudioMonitor.vhd(78)" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242897 "|SCOMP_System|AudioMonitor:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ticks_final\[24\] AudioMonitor.vhd(78) " "Inferred latch for \"ticks_final\[24\]\" at AudioMonitor.vhd(78)" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242897 "|SCOMP_System|AudioMonitor:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ticks_final\[25\] AudioMonitor.vhd(78) " "Inferred latch for \"ticks_final\[25\]\" at AudioMonitor.vhd(78)" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242897 "|SCOMP_System|AudioMonitor:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ticks_final\[26\] AudioMonitor.vhd(78) " "Inferred latch for \"ticks_final\[26\]\" at AudioMonitor.vhd(78)" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242897 "|SCOMP_System|AudioMonitor:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ticks_final\[27\] AudioMonitor.vhd(78) " "Inferred latch for \"ticks_final\[27\]\" at AudioMonitor.vhd(78)" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242897 "|SCOMP_System|AudioMonitor:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ticks_final\[28\] AudioMonitor.vhd(78) " "Inferred latch for \"ticks_final\[28\]\" at AudioMonitor.vhd(78)" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242897 "|SCOMP_System|AudioMonitor:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ticks_final\[29\] AudioMonitor.vhd(78) " "Inferred latch for \"ticks_final\[29\]\" at AudioMonitor.vhd(78)" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242898 "|SCOMP_System|AudioMonitor:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ticks_final\[30\] AudioMonitor.vhd(78) " "Inferred latch for \"ticks_final\[30\]\" at AudioMonitor.vhd(78)" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242898 "|SCOMP_System|AudioMonitor:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ticks_final\[31\] AudioMonitor.vhd(78) " "Inferred latch for \"ticks_final\[31\]\" at AudioMonitor.vhd(78)" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851242898 "|SCOMP_System|AudioMonitor:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_INTERFACE ADC_INTERFACE:inst6 " "Elaborating entity \"ADC_INTERFACE\" for hierarchy \"ADC_INTERFACE:inst6\"" {  } { { "SCOMP_System.bdf" "inst6" { Schematic "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/SCOMP_System.bdf" { { 888 1000 1256 1000 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851242925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_SHIFTREG ADC_INTERFACE:inst6\|LPM_SHIFTREG:serialize " "Elaborating entity \"LPM_SHIFTREG\" for hierarchy \"ADC_INTERFACE:inst6\|LPM_SHIFTREG:serialize\"" {  } { { "ADC_INTERFACE.vhd" "serialize" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/ADC_INTERFACE.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851242942 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC_INTERFACE:inst6\|LPM_SHIFTREG:serialize " "Elaborated megafunction instantiation \"ADC_INTERFACE:inst6\|LPM_SHIFTREG:serialize\"" {  } { { "ADC_INTERFACE.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/ADC_INTERFACE.vhd" 32 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851242943 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC_INTERFACE:inst6\|LPM_SHIFTREG:serialize " "Instantiated megafunction \"ADC_INTERFACE:inst6\|LPM_SHIFTREG:serialize\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE UNUSED " "Parameter \"LPM_AVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION LEFT " "Parameter \"LPM_DIRECTION\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_SHIFTREG " "Parameter \"LPM_TYPE\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851242943 ""}  } { { "ADC_INTERFACE.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/ADC_INTERFACE.vhd" 32 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681851242943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_FIFO ADC_INTERFACE:inst6\|ADC_FIFO:ADC_FIFO_inst " "Elaborating entity \"ADC_FIFO\" for hierarchy \"ADC_INTERFACE:inst6\|ADC_FIFO:ADC_FIFO_inst\"" {  } { { "ADC_INTERFACE.vhd" "ADC_FIFO_inst" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/ADC_INTERFACE.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851242948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo ADC_INTERFACE:inst6\|ADC_FIFO:ADC_FIFO_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"ADC_INTERFACE:inst6\|ADC_FIFO:ADC_FIFO_inst\|dcfifo:dcfifo_component\"" {  } { { "ADC_FIFO.vhd" "dcfifo_component" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/ADC_FIFO.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851243152 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC_INTERFACE:inst6\|ADC_FIFO:ADC_FIFO_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"ADC_INTERFACE:inst6\|ADC_FIFO:ADC_FIFO_inst\|dcfifo:dcfifo_component\"" {  } { { "ADC_FIFO.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/ADC_FIFO.vhd" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851243153 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC_INTERFACE:inst6\|ADC_FIFO:ADC_FIFO_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"ADC_INTERFACE:inst6\|ADC_FIFO:ADC_FIFO_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851243153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851243153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851243153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851243153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851243153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851243153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851243153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851243153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851243153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851243153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681851243153 ""}  } { { "ADC_FIFO.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/ADC_FIFO.vhd" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681851243153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_1rk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_1rk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_1rk1 " "Found entity 1: dcfifo_1rk1" {  } { { "db/dcfifo_1rk1.tdf" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/db/dcfifo_1rk1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681851243189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851243189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_1rk1 ADC_INTERFACE:inst6\|ADC_FIFO:ADC_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_1rk1:auto_generated " "Elaborating entity \"dcfifo_1rk1\" for hierarchy \"ADC_INTERFACE:inst6\|ADC_FIFO:ADC_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_1rk1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851243190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_7g6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_7g6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_7g6 " "Found entity 1: a_graycounter_7g6" {  } { { "db/a_graycounter_7g6.tdf" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/db/a_graycounter_7g6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681851243223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851243223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_7g6 ADC_INTERFACE:inst6\|ADC_FIFO:ADC_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_1rk1:auto_generated\|a_graycounter_7g6:rdptr_g1p " "Elaborating entity \"a_graycounter_7g6\" for hierarchy \"ADC_INTERFACE:inst6\|ADC_FIFO:ADC_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_1rk1:auto_generated\|a_graycounter_7g6:rdptr_g1p\"" {  } { { "db/dcfifo_1rk1.tdf" "rdptr_g1p" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/db/dcfifo_1rk1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851243224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_3ub.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_3ub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_3ub " "Found entity 1: a_graycounter_3ub" {  } { { "db/a_graycounter_3ub.tdf" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/db/a_graycounter_3ub.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681851243261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851243261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_3ub ADC_INTERFACE:inst6\|ADC_FIFO:ADC_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_1rk1:auto_generated\|a_graycounter_3ub:wrptr_g1p " "Elaborating entity \"a_graycounter_3ub\" for hierarchy \"ADC_INTERFACE:inst6\|ADC_FIFO:ADC_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_1rk1:auto_generated\|a_graycounter_3ub:wrptr_g1p\"" {  } { { "db/dcfifo_1rk1.tdf" "wrptr_g1p" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/db/dcfifo_1rk1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851243261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6ia1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6ia1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6ia1 " "Found entity 1: altsyncram_6ia1" {  } { { "db/altsyncram_6ia1.tdf" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/db/altsyncram_6ia1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681851243303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851243303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6ia1 ADC_INTERFACE:inst6\|ADC_FIFO:ADC_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_1rk1:auto_generated\|altsyncram_6ia1:fifo_ram " "Elaborating entity \"altsyncram_6ia1\" for hierarchy \"ADC_INTERFACE:inst6\|ADC_FIFO:ADC_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_1rk1:auto_generated\|altsyncram_6ia1:fifo_ram\"" {  } { { "db/dcfifo_1rk1.tdf" "fifo_ram" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/db/dcfifo_1rk1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851243303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_b9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_b9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_b9l " "Found entity 1: alt_synch_pipe_b9l" {  } { { "db/alt_synch_pipe_b9l.tdf" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/db/alt_synch_pipe_b9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681851243316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851243316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_b9l ADC_INTERFACE:inst6\|ADC_FIFO:ADC_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_1rk1:auto_generated\|alt_synch_pipe_b9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_b9l\" for hierarchy \"ADC_INTERFACE:inst6\|ADC_FIFO:ADC_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_1rk1:auto_generated\|alt_synch_pipe_b9l:rs_dgwp\"" {  } { { "db/dcfifo_1rk1.tdf" "rs_dgwp" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/db/dcfifo_1rk1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851243316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_su8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_su8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_su8 " "Found entity 1: dffpipe_su8" {  } { { "db/dffpipe_su8.tdf" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/db/dffpipe_su8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681851243325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851243325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_su8 ADC_INTERFACE:inst6\|ADC_FIFO:ADC_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_1rk1:auto_generated\|alt_synch_pipe_b9l:rs_dgwp\|dffpipe_su8:dffpipe10 " "Elaborating entity \"dffpipe_su8\" for hierarchy \"ADC_INTERFACE:inst6\|ADC_FIFO:ADC_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_1rk1:auto_generated\|alt_synch_pipe_b9l:rs_dgwp\|dffpipe_su8:dffpipe10\"" {  } { { "db/alt_synch_pipe_b9l.tdf" "dffpipe10" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/db/alt_synch_pipe_b9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851243326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_c9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_c9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_c9l " "Found entity 1: alt_synch_pipe_c9l" {  } { { "db/alt_synch_pipe_c9l.tdf" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/db/alt_synch_pipe_c9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681851243336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851243336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_c9l ADC_INTERFACE:inst6\|ADC_FIFO:ADC_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_1rk1:auto_generated\|alt_synch_pipe_c9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_c9l\" for hierarchy \"ADC_INTERFACE:inst6\|ADC_FIFO:ADC_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_1rk1:auto_generated\|alt_synch_pipe_c9l:ws_dgrp\"" {  } { { "db/dcfifo_1rk1.tdf" "ws_dgrp" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/db/dcfifo_1rk1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851243336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_tu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_tu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_tu8 " "Found entity 1: dffpipe_tu8" {  } { { "db/dffpipe_tu8.tdf" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/db/dffpipe_tu8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681851243347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851243347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_tu8 ADC_INTERFACE:inst6\|ADC_FIFO:ADC_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_1rk1:auto_generated\|alt_synch_pipe_c9l:ws_dgrp\|dffpipe_tu8:dffpipe13 " "Elaborating entity \"dffpipe_tu8\" for hierarchy \"ADC_INTERFACE:inst6\|ADC_FIFO:ADC_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_1rk1:auto_generated\|alt_synch_pipe_c9l:ws_dgrp\|dffpipe_tu8:dffpipe13\"" {  } { { "db/alt_synch_pipe_c9l.tdf" "dffpipe13" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/db/alt_synch_pipe_c9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851243348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ru5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ru5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ru5 " "Found entity 1: cmpr_ru5" {  } { { "db/cmpr_ru5.tdf" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/db/cmpr_ru5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681851243384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851243384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ru5 ADC_INTERFACE:inst6\|ADC_FIFO:ADC_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_1rk1:auto_generated\|cmpr_ru5:rdempty_eq_comp " "Elaborating entity \"cmpr_ru5\" for hierarchy \"ADC_INTERFACE:inst6\|ADC_FIFO:ADC_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_1rk1:auto_generated\|cmpr_ru5:rdempty_eq_comp\"" {  } { { "db/dcfifo_1rk1.tdf" "rdempty_eq_comp" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/db/dcfifo_1rk1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851243385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIG_OUT DIG_OUT:inst21 " "Elaborating entity \"DIG_OUT\" for hierarchy \"DIG_OUT:inst21\"" {  } { { "SCOMP_System.bdf" "inst21" { Schematic "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/SCOMP_System.bdf" { { 680 792 1016 792 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851243388 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "extclk cyclonev_pll 1 2 " "Port \"extclk\" on the entity instantiation of \"cyclonev_pll\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic." {  } { { "altera_pll.v" "cyclonev_pll" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 2224 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1681851243495 "|SCOMP_System|PLL_main:inst1|PLL_main_0002:pll_main_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|cntsel_temp\[4\] " "Synthesized away node \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|cntsel_temp\[4\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "PLL_main/PLL_main_0002.v" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/PLL_main/PLL_main_0002.v" 238 0 0 } } { "PLL_main.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/PLL_main.vhd" 35 0 0 } } { "SCOMP_System.bdf" "" { Schematic "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/SCOMP_System.bdf" { { 16 344 504 200 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681851243600 "|SCOMP_System|PLL_main:inst1|PLL_main_0002:pll_main_inst|altera_pll:altera_pll_i|cntsel_temp[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|cntsel_temp\[3\] " "Synthesized away node \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|cntsel_temp\[3\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "PLL_main/PLL_main_0002.v" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/PLL_main/PLL_main_0002.v" 238 0 0 } } { "PLL_main.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/PLL_main.vhd" 35 0 0 } } { "SCOMP_System.bdf" "" { Schematic "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/SCOMP_System.bdf" { { 16 344 504 200 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681851243600 "|SCOMP_System|PLL_main:inst1|PLL_main_0002:pll_main_inst|altera_pll:altera_pll_i|cntsel_temp[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|cntsel_temp\[2\] " "Synthesized away node \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|cntsel_temp\[2\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "PLL_main/PLL_main_0002.v" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/PLL_main/PLL_main_0002.v" 238 0 0 } } { "PLL_main.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/PLL_main.vhd" 35 0 0 } } { "SCOMP_System.bdf" "" { Schematic "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/SCOMP_System.bdf" { { 16 344 504 200 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681851243600 "|SCOMP_System|PLL_main:inst1|PLL_main_0002:pll_main_inst|altera_pll:altera_pll_i|cntsel_temp[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|cntsel_temp\[1\] " "Synthesized away node \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|cntsel_temp\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "PLL_main/PLL_main_0002.v" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/PLL_main/PLL_main_0002.v" 238 0 0 } } { "PLL_main.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/PLL_main.vhd" 35 0 0 } } { "SCOMP_System.bdf" "" { Schematic "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/SCOMP_System.bdf" { { 16 344 504 200 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681851243600 "|SCOMP_System|PLL_main:inst1|PLL_main_0002:pll_main_inst|altera_pll:altera_pll_i|cntsel_temp[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|cntsel_temp\[0\] " "Synthesized away node \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|cntsel_temp\[0\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "PLL_main/PLL_main_0002.v" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/PLL_main/PLL_main_0002.v" 238 0 0 } } { "PLL_main.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/PLL_main.vhd" 35 0 0 } } { "SCOMP_System.bdf" "" { Schematic "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/SCOMP_System.bdf" { { 16 344 504 200 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681851243600 "|SCOMP_System|PLL_main:inst1|PLL_main_0002:pll_main_inst|altera_pll:altera_pll_i|cntsel_temp[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|gnd " "Synthesized away node \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|gnd\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v" 427 -1 0 } } { "PLL_main/PLL_main_0002.v" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/PLL_main/PLL_main_0002.v" 238 0 0 } } { "PLL_main.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/PLL_main.vhd" 35 0 0 } } { "SCOMP_System.bdf" "" { Schematic "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/SCOMP_System.bdf" { { 16 344 504 200 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681851243600 "|SCOMP_System|PLL_main:inst1|PLL_main_0002:pll_main_inst|altera_pll:altera_pll_i|gnd"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1681851243600 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1681851243600 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_DATA\[15\]\" " "Converted tri-state node \"IO_DATA\[15\]\" into a selector" {  } { { "HEX_DISP.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/HEX_DISP.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1681851243853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_DATA\[14\]\" " "Converted tri-state node \"IO_DATA\[14\]\" into a selector" {  } { { "HEX_DISP.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/HEX_DISP.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1681851243853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_DATA\[13\]\" " "Converted tri-state node \"IO_DATA\[13\]\" into a selector" {  } { { "HEX_DISP.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/HEX_DISP.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1681851243853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_DATA\[12\]\" " "Converted tri-state node \"IO_DATA\[12\]\" into a selector" {  } { { "HEX_DISP.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/HEX_DISP.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1681851243853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_DATA\[11\]\" " "Converted tri-state node \"IO_DATA\[11\]\" into a selector" {  } { { "HEX_DISP.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/HEX_DISP.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1681851243853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_DATA\[10\]\" " "Converted tri-state node \"IO_DATA\[10\]\" into a selector" {  } { { "HEX_DISP.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/HEX_DISP.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1681851243853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_DATA\[9\]\" " "Converted tri-state node \"IO_DATA\[9\]\" into a selector" {  } { { "HEX_DISP.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/HEX_DISP.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1681851243853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_DATA\[8\]\" " "Converted tri-state node \"IO_DATA\[8\]\" into a selector" {  } { { "HEX_DISP.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/HEX_DISP.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1681851243853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_DATA\[7\]\" " "Converted tri-state node \"IO_DATA\[7\]\" into a selector" {  } { { "HEX_DISP.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/HEX_DISP.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1681851243853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_DATA\[6\]\" " "Converted tri-state node \"IO_DATA\[6\]\" into a selector" {  } { { "HEX_DISP.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/HEX_DISP.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1681851243853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_DATA\[5\]\" " "Converted tri-state node \"IO_DATA\[5\]\" into a selector" {  } { { "HEX_DISP.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/HEX_DISP.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1681851243853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_DATA\[4\]\" " "Converted tri-state node \"IO_DATA\[4\]\" into a selector" {  } { { "HEX_DISP.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/HEX_DISP.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1681851243853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_DATA\[3\]\" " "Converted tri-state node \"IO_DATA\[3\]\" into a selector" {  } { { "HEX_DISP.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/HEX_DISP.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1681851243853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_DATA\[2\]\" " "Converted tri-state node \"IO_DATA\[2\]\" into a selector" {  } { { "HEX_DISP.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/HEX_DISP.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1681851243853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_DATA\[1\]\" " "Converted tri-state node \"IO_DATA\[1\]\" into a selector" {  } { { "HEX_DISP.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/HEX_DISP.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1681851243853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_DATA\[0\]\" " "Converted tri-state node \"IO_DATA\[0\]\" into a selector" {  } { { "HEX_DISP.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/HEX_DISP.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1681851243853 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1681851243853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AudioMonitor:inst11\|ticks_final\[1\] " "Latch AudioMonitor:inst11\|ticks_final\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AudioMonitor:inst11\|ticks\[1\] " "Ports D and ENA on the latch are fed by the same signal AudioMonitor:inst11\|ticks\[1\]" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681851244397 ""}  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681851244397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AudioMonitor:inst11\|ticks_final\[2\] " "Latch AudioMonitor:inst11\|ticks_final\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AudioMonitor:inst11\|ticks\[2\] " "Ports D and ENA on the latch are fed by the same signal AudioMonitor:inst11\|ticks\[2\]" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681851244397 ""}  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681851244397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AudioMonitor:inst11\|ticks_final\[3\] " "Latch AudioMonitor:inst11\|ticks_final\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AudioMonitor:inst11\|ticks\[3\] " "Ports D and ENA on the latch are fed by the same signal AudioMonitor:inst11\|ticks\[3\]" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681851244397 ""}  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681851244397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AudioMonitor:inst11\|ticks_final\[4\] " "Latch AudioMonitor:inst11\|ticks_final\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AudioMonitor:inst11\|ticks\[4\] " "Ports D and ENA on the latch are fed by the same signal AudioMonitor:inst11\|ticks\[4\]" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681851244397 ""}  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681851244397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AudioMonitor:inst11\|ticks_final\[5\] " "Latch AudioMonitor:inst11\|ticks_final\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AudioMonitor:inst11\|ticks\[5\] " "Ports D and ENA on the latch are fed by the same signal AudioMonitor:inst11\|ticks\[5\]" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681851244397 ""}  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681851244397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AudioMonitor:inst11\|ticks_final\[6\] " "Latch AudioMonitor:inst11\|ticks_final\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AudioMonitor:inst11\|ticks\[6\] " "Ports D and ENA on the latch are fed by the same signal AudioMonitor:inst11\|ticks\[6\]" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681851244397 ""}  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681851244397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AudioMonitor:inst11\|ticks_final\[7\] " "Latch AudioMonitor:inst11\|ticks_final\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AudioMonitor:inst11\|ticks\[7\] " "Ports D and ENA on the latch are fed by the same signal AudioMonitor:inst11\|ticks\[7\]" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681851244397 ""}  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681851244397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AudioMonitor:inst11\|ticks_final\[8\] " "Latch AudioMonitor:inst11\|ticks_final\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AudioMonitor:inst11\|ticks\[8\] " "Ports D and ENA on the latch are fed by the same signal AudioMonitor:inst11\|ticks\[8\]" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681851244398 ""}  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681851244398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AudioMonitor:inst11\|ticks_final\[9\] " "Latch AudioMonitor:inst11\|ticks_final\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AudioMonitor:inst11\|ticks\[9\] " "Ports D and ENA on the latch are fed by the same signal AudioMonitor:inst11\|ticks\[9\]" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681851244398 ""}  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681851244398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AudioMonitor:inst11\|ticks_final\[10\] " "Latch AudioMonitor:inst11\|ticks_final\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AudioMonitor:inst11\|ticks\[10\] " "Ports D and ENA on the latch are fed by the same signal AudioMonitor:inst11\|ticks\[10\]" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681851244398 ""}  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681851244398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AudioMonitor:inst11\|ticks_final\[11\] " "Latch AudioMonitor:inst11\|ticks_final\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AudioMonitor:inst11\|ticks\[11\] " "Ports D and ENA on the latch are fed by the same signal AudioMonitor:inst11\|ticks\[11\]" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681851244398 ""}  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681851244398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AudioMonitor:inst11\|ticks_final\[12\] " "Latch AudioMonitor:inst11\|ticks_final\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AudioMonitor:inst11\|ticks\[12\] " "Ports D and ENA on the latch are fed by the same signal AudioMonitor:inst11\|ticks\[12\]" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681851244398 ""}  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681851244398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AudioMonitor:inst11\|ticks_final\[13\] " "Latch AudioMonitor:inst11\|ticks_final\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AudioMonitor:inst11\|ticks\[13\] " "Ports D and ENA on the latch are fed by the same signal AudioMonitor:inst11\|ticks\[13\]" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681851244398 ""}  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681851244398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AudioMonitor:inst11\|ticks_final\[14\] " "Latch AudioMonitor:inst11\|ticks_final\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AudioMonitor:inst11\|ticks\[14\] " "Ports D and ENA on the latch are fed by the same signal AudioMonitor:inst11\|ticks\[14\]" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681851244398 ""}  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681851244398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AudioMonitor:inst11\|ticks_final\[15\] " "Latch AudioMonitor:inst11\|ticks_final\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AudioMonitor:inst11\|ticks\[15\] " "Ports D and ENA on the latch are fed by the same signal AudioMonitor:inst11\|ticks\[15\]" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681851244398 ""}  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681851244398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AudioMonitor:inst11\|ticks_final\[16\] " "Latch AudioMonitor:inst11\|ticks_final\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AudioMonitor:inst11\|ticks\[16\] " "Ports D and ENA on the latch are fed by the same signal AudioMonitor:inst11\|ticks\[16\]" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681851244398 ""}  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681851244398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AudioMonitor:inst11\|ticks_final\[17\] " "Latch AudioMonitor:inst11\|ticks_final\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AudioMonitor:inst11\|ticks\[17\] " "Ports D and ENA on the latch are fed by the same signal AudioMonitor:inst11\|ticks\[17\]" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681851244398 ""}  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681851244398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AudioMonitor:inst11\|ticks_final\[18\] " "Latch AudioMonitor:inst11\|ticks_final\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AudioMonitor:inst11\|ticks\[18\] " "Ports D and ENA on the latch are fed by the same signal AudioMonitor:inst11\|ticks\[18\]" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681851244398 ""}  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681851244398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AudioMonitor:inst11\|ticks_final\[19\] " "Latch AudioMonitor:inst11\|ticks_final\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AudioMonitor:inst11\|ticks\[19\] " "Ports D and ENA on the latch are fed by the same signal AudioMonitor:inst11\|ticks\[19\]" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681851244398 ""}  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681851244398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AudioMonitor:inst11\|ticks_final\[20\] " "Latch AudioMonitor:inst11\|ticks_final\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AudioMonitor:inst11\|ticks\[20\] " "Ports D and ENA on the latch are fed by the same signal AudioMonitor:inst11\|ticks\[20\]" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681851244398 ""}  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681851244398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AudioMonitor:inst11\|ticks_final\[21\] " "Latch AudioMonitor:inst11\|ticks_final\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AudioMonitor:inst11\|ticks\[21\] " "Ports D and ENA on the latch are fed by the same signal AudioMonitor:inst11\|ticks\[21\]" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681851244398 ""}  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681851244398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AudioMonitor:inst11\|ticks_final\[22\] " "Latch AudioMonitor:inst11\|ticks_final\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AudioMonitor:inst11\|ticks\[22\] " "Ports D and ENA on the latch are fed by the same signal AudioMonitor:inst11\|ticks\[22\]" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681851244398 ""}  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681851244398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AudioMonitor:inst11\|ticks_final\[23\] " "Latch AudioMonitor:inst11\|ticks_final\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AudioMonitor:inst11\|ticks\[23\] " "Ports D and ENA on the latch are fed by the same signal AudioMonitor:inst11\|ticks\[23\]" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681851244398 ""}  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681851244398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AudioMonitor:inst11\|ticks_final\[24\] " "Latch AudioMonitor:inst11\|ticks_final\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AudioMonitor:inst11\|ticks\[24\] " "Ports D and ENA on the latch are fed by the same signal AudioMonitor:inst11\|ticks\[24\]" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681851244398 ""}  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681851244398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AudioMonitor:inst11\|ticks_final\[25\] " "Latch AudioMonitor:inst11\|ticks_final\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AudioMonitor:inst11\|ticks\[25\] " "Ports D and ENA on the latch are fed by the same signal AudioMonitor:inst11\|ticks\[25\]" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681851244399 ""}  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681851244399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AudioMonitor:inst11\|ticks_final\[26\] " "Latch AudioMonitor:inst11\|ticks_final\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AudioMonitor:inst11\|ticks\[26\] " "Ports D and ENA on the latch are fed by the same signal AudioMonitor:inst11\|ticks\[26\]" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681851244399 ""}  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681851244399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AudioMonitor:inst11\|ticks_final\[27\] " "Latch AudioMonitor:inst11\|ticks_final\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AudioMonitor:inst11\|ticks\[27\] " "Ports D and ENA on the latch are fed by the same signal AudioMonitor:inst11\|ticks\[27\]" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681851244399 ""}  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681851244399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AudioMonitor:inst11\|ticks_final\[28\] " "Latch AudioMonitor:inst11\|ticks_final\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AudioMonitor:inst11\|ticks\[28\] " "Ports D and ENA on the latch are fed by the same signal AudioMonitor:inst11\|ticks\[28\]" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681851244399 ""}  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681851244399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AudioMonitor:inst11\|ticks_final\[29\] " "Latch AudioMonitor:inst11\|ticks_final\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AudioMonitor:inst11\|ticks\[29\] " "Ports D and ENA on the latch are fed by the same signal AudioMonitor:inst11\|ticks\[29\]" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681851244399 ""}  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681851244399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AudioMonitor:inst11\|ticks_final\[30\] " "Latch AudioMonitor:inst11\|ticks_final\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AudioMonitor:inst11\|ticks\[30\] " "Ports D and ENA on the latch are fed by the same signal AudioMonitor:inst11\|ticks\[30\]" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681851244399 ""}  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681851244399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AudioMonitor:inst11\|input_data\[9\] " "Latch AudioMonitor:inst11\|input_data\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/SCOMP.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681851244399 ""}  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681851244399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AudioMonitor:inst11\|input_data\[8\] " "Latch AudioMonitor:inst11\|input_data\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/SCOMP.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681851244399 ""}  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681851244399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AudioMonitor:inst11\|input_data\[7\] " "Latch AudioMonitor:inst11\|input_data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/SCOMP.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681851244399 ""}  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681851244399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AudioMonitor:inst11\|input_data\[6\] " "Latch AudioMonitor:inst11\|input_data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/SCOMP.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681851244399 ""}  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681851244399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AudioMonitor:inst11\|input_data\[5\] " "Latch AudioMonitor:inst11\|input_data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/SCOMP.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681851244399 ""}  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681851244399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AudioMonitor:inst11\|input_data\[4\] " "Latch AudioMonitor:inst11\|input_data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/SCOMP.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681851244399 ""}  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681851244399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AudioMonitor:inst11\|input_data\[3\] " "Latch AudioMonitor:inst11\|input_data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/SCOMP.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681851244399 ""}  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681851244399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AudioMonitor:inst11\|input_data\[2\] " "Latch AudioMonitor:inst11\|input_data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/SCOMP.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681851244399 ""}  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681851244399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AudioMonitor:inst11\|input_data\[1\] " "Latch AudioMonitor:inst11\|input_data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/SCOMP.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681851244399 ""}  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681851244399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AudioMonitor:inst11\|input_data\[0\] " "Latch AudioMonitor:inst11\|input_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/SCOMP.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681851244400 ""}  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 205 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681851244400 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "SCOMP_System.bdf" "" { Schematic "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/SCOMP_System.bdf" { { 1024 448 624 1040 "AUD_DACDAT" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681851244717 "|SCOMP_System|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "TPs\[0\] GND " "Pin \"TPs\[0\]\" is stuck at GND" {  } { { "SCOMP_System.bdf" "" { Schematic "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/SCOMP_System.bdf" { { 640 1136 1312 656 "TPs\[0..3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681851244717 "|SCOMP_System|TPs[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1681851244717 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1681851244822 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "AudioMonitor:inst11\|clap_count\[0\] Low " "Register AudioMonitor:inst11\|clap_count\[0\] will power up to Low" {  } { { "AudioMonitor.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/AudioMonitor.vhd" 152 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1681851244939 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "oneshot_i2c:inst12\|i2c_oneshot_ctrl:inst3\|cmd_num\[0\] High " "Register oneshot_i2c:inst12\|i2c_oneshot_ctrl:inst3\|cmd_num\[0\] will power up to High" {  } { { "i2c_oneshot_ctrl.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/i2c_oneshot_ctrl.vhd" 63 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1681851244939 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "oneshot_i2c:inst12\|i2c_oneshot_ctrl:inst3\|cmd_num\[3\] High " "Register oneshot_i2c:inst12\|i2c_oneshot_ctrl:inst3\|cmd_num\[3\] will power up to High" {  } { { "i2c_oneshot_ctrl.vhd" "" { Text "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/i2c_oneshot_ctrl.vhd" 63 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1681851244939 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1681851244939 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "23 " "23 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1681851245191 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "12 0 0 0 0 " "Adding 12 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1681851245457 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681851245457 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1703 " "Implemented 1703 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1681851245632 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1681851245632 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1681851245632 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1590 " "Implemented 1590 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1681851245632 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1681851245632 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1681851245632 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 128 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 128 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4913 " "Peak virtual memory: 4913 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681851245670 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 18 16:54:05 2023 " "Processing ended: Tue Apr 18 16:54:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681851245670 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681851245670 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681851245670 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681851245670 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1681851246899 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681851246908 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 18 16:54:06 2023 " "Processing started: Tue Apr 18 16:54:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681851246908 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1681851246908 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SCOMP -c SCOMP " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SCOMP -c SCOMP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1681851246908 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1681851247025 ""}
{ "Info" "0" "" "Project  = SCOMP" {  } {  } 0 0 "Project  = SCOMP" 0 0 "Fitter" 0 0 1681851247025 ""}
{ "Info" "0" "" "Revision = SCOMP" {  } {  } 0 0 "Revision = SCOMP" 0 0 "Fitter" 0 0 1681851247025 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1681851247181 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SCOMP 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"SCOMP\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1681851247203 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1681851247257 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1681851247257 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1681851247650 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1681851247665 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1681851247816 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1681851247841 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1681851258146 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[0\]~CLKENA0 278 global CLKCTRL_G3 " "PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[0\]~CLKENA0 with 278 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1681851258391 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[2\]~CLKENA0 22 global CLKCTRL_G0 " "PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[2\]~CLKENA0 with 22 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1681851258391 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1681851258391 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "AUD_BCLK~inputCLKENA0 55 global CLKCTRL_G10 " "AUD_BCLK~inputCLKENA0 with 55 fanout uses global clock CLKCTRL_G10" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1681851258391 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1681851258391 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1681851258391 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver AUD_BCLK~inputCLKENA0 CLKCTRL_G10 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver AUD_BCLK~inputCLKENA0, placed at CLKCTRL_G10" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad AUD_BCLK PIN_AF30 " "Refclk input I/O pad AUD_BCLK is placed onto PIN_AF30" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1681851258391 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1681851258391 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1681851258391 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681851258392 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "56 " "The Timing Analyzer is analyzing 56 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1681851259489 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_1rk1 " "Entity dcfifo_1rk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_tu8:dffpipe13\|dffe14a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_tu8:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681851259490 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_su8:dffpipe10\|dffe11a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_su8:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681851259490 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1681851259490 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1681851259490 ""}
{ "Info" "ISTA_SDC_FOUND" "SCOMP.sdc " "Reading SDC File: 'SCOMP.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1681851259495 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1681851259497 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1681851259498 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681851259504 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681851259504 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681851259504 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681851259504 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1681851259504 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1681851259516 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1681851259516 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1681851259517 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1681851259559 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1681851259561 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1681851259566 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1681851259568 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1681851259568 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1681851259569 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1681851259740 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1681851259742 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1681851259742 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLR " "Node \"AUD_DACLR\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLR" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1681851259871 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1681851259871 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681851259871 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1681851265624 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681851266546 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1681851266682 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1681851271086 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681851271086 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1681851272831 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X33_Y23 X44_Y34 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X33_Y23 to location X44_Y34" {  } { { "loc" "" { Generic "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X33_Y23 to location X44_Y34"} { { 12 { 0 ""} 33 23 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1681851282773 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1681851282773 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1681851332633 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1681851347915 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1681851347915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:11 " "Fitter routing operations ending: elapsed time is 00:01:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681851347920 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.80 " "Total time spent on timing analysis during the Fitter is 2.80 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1681851350622 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1681851350676 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1681851351930 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1681851351931 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1681851353086 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681851357984 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1681851358290 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/output_files/SCOMP.fit.smsg " "Generated suppressed messages file C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/output_files/SCOMP.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1681851358453 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6571 " "Peak virtual memory: 6571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681851359304 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 18 16:55:59 2023 " "Processing ended: Tue Apr 18 16:55:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681851359304 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:53 " "Elapsed time: 00:01:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681851359304 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681851359304 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1681851359304 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1681851360500 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681851360508 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 18 16:56:00 2023 " "Processing started: Tue Apr 18 16:56:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681851360508 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1681851360508 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SCOMP -c SCOMP " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SCOMP -c SCOMP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1681851360508 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1681851366130 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681851366582 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 18 16:56:06 2023 " "Processing ended: Tue Apr 18 16:56:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681851366582 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681851366582 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681851366582 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1681851366582 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1681851367233 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1681851367848 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681851367855 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 18 16:56:07 2023 " "Processing started: Tue Apr 18 16:56:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681851367855 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1681851367855 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SCOMP -c SCOMP " "Command: quartus_sta SCOMP -c SCOMP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1681851367856 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1681851367989 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1681851368682 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681851368728 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681851368728 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "56 " "The Timing Analyzer is analyzing 56 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1681851369309 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_1rk1 " "Entity dcfifo_1rk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_tu8:dffpipe13\|dffe14a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_tu8:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681851369367 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_su8:dffpipe10\|dffe11a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_su8:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1681851369367 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1681851369367 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1681851369367 ""}
{ "Info" "ISTA_SDC_FOUND" "SCOMP.sdc " "Reading SDC File: 'SCOMP.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1681851369372 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1681851369375 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock_50 clock_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock_50 clock_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681851369376 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|vco0ph\[0\]\} -divide_by 250 -duty_cycle 50.00 -name \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout\} \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout\} " "create_generated_clock -source \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|vco0ph\[0\]\} -divide_by 250 -duty_cycle 50.00 -name \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout\} \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681851369376 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} " "create_generated_clock -source \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681851369376 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} " "create_generated_clock -source \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681851369376 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|cascadein\} -divide_by 3 -duty_cycle 50.00 -name \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk\} \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk\} " "create_generated_clock -source \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|cascadein\} -divide_by 3 -duty_cycle 50.00 -name \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk\} \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1681851369376 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681851369376 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1681851369376 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SCOMP:inst\|IO_CYCLE SCOMP:inst\|IO_CYCLE " "create_clock -period 1.000 -name SCOMP:inst\|IO_CYCLE SCOMP:inst\|IO_CYCLE" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1681851369378 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:inst5\|clock_10Hz clk_div:inst5\|clock_10Hz " "create_clock -period 1.000 -name clk_div:inst5\|clock_10Hz clk_div:inst5\|clock_10Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1681851369378 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AudioMonitor:inst11\|count_en AudioMonitor:inst11\|count_en " "create_clock -period 1.000 -name AudioMonitor:inst11\|count_en AudioMonitor:inst11\|count_en" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1681851369378 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ADC_INTERFACE:inst6\|NEW_SAMPLE ADC_INTERFACE:inst6\|NEW_SAMPLE " "create_clock -period 1.000 -name ADC_INTERFACE:inst6\|NEW_SAMPLE ADC_INTERFACE:inst6\|NEW_SAMPLE" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1681851369378 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AUD_BCLK AUD_BCLK " "create_clock -period 1.000 -name AUD_BCLK AUD_BCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1681851369378 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name oneshot_i2c:inst12\|i2c_master:inst\|data_clk oneshot_i2c:inst12\|i2c_master:inst\|data_clk " "create_clock -period 1.000 -name oneshot_i2c:inst12\|i2c_master:inst\|data_clk oneshot_i2c:inst12\|i2c_master:inst\|data_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1681851369378 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681851369378 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681851369388 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681851369388 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681851369388 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681851369388 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1681851369388 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1681851369392 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681851370447 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1681851370448 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1681851370473 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1681851370600 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1681851370600 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.243 " "Worst-case setup slack is -13.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851370603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851370603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.243            -617.324 SCOMP:inst\|IO_CYCLE  " "  -13.243            -617.324 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851370603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.971            -168.244 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "  -10.971            -168.244 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851370603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.219            -139.689 oneshot_i2c:inst12\|i2c_master:inst\|data_clk  " "   -9.219            -139.689 oneshot_i2c:inst12\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851370603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.473            -929.384 ADC_INTERFACE:inst6\|NEW_SAMPLE  " "   -8.473            -929.384 ADC_INTERFACE:inst6\|NEW_SAMPLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851370603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.363            -264.104 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -7.363            -264.104 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851370603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.899            -104.219 clk_div:inst5\|clock_10Hz  " "   -2.899            -104.219 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851370603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.200             -45.046 AudioMonitor:inst11\|count_en  " "   -2.200             -45.046 AudioMonitor:inst11\|count_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851370603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.781             -28.307 AUD_BCLK  " "   -1.781             -28.307 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851370603 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681851370603 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.819 " "Worst-case hold slack is -4.819" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851370619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851370619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.819             -90.177 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -4.819             -90.177 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851370619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.916             -31.120 SCOMP:inst\|IO_CYCLE  " "   -1.916             -31.120 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851370619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.729              -2.044 AudioMonitor:inst11\|count_en  " "   -0.729              -2.044 AudioMonitor:inst11\|count_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851370619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 AUD_BCLK  " "    0.332               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851370619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "    0.375               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851370619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 clk_div:inst5\|clock_10Hz  " "    0.389               0.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851370619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 ADC_INTERFACE:inst6\|NEW_SAMPLE  " "    0.419               0.000 ADC_INTERFACE:inst6\|NEW_SAMPLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851370619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442               0.000 oneshot_i2c:inst12\|i2c_master:inst\|data_clk  " "    0.442               0.000 oneshot_i2c:inst12\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851370619 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681851370619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -9.942 " "Worst-case recovery slack is -9.942" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851370625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851370625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.942            -303.320 clk_div:inst5\|clock_10Hz  " "   -9.942            -303.320 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851370625 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681851370625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.101 " "Worst-case removal slack is 1.101" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851370629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851370629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.101               0.000 clk_div:inst5\|clock_10Hz  " "    1.101               0.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851370629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681851370629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851370632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851370632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -119.002 AUD_BCLK  " "   -2.174            -119.002 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851370632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.572             -51.759 SCOMP:inst\|IO_CYCLE  " "   -0.572             -51.759 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851370632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -366.723 ADC_INTERFACE:inst6\|NEW_SAMPLE  " "   -0.394            -366.723 ADC_INTERFACE:inst6\|NEW_SAMPLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851370632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -34.258 clk_div:inst5\|clock_10Hz  " "   -0.394             -34.258 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851370632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -13.635 oneshot_i2c:inst12\|i2c_master:inst\|data_clk  " "   -0.394             -13.635 oneshot_i2c:inst12\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851370632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205               0.000 AudioMonitor:inst11\|count_en  " "    0.205               0.000 AudioMonitor:inst11\|count_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851370632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851370632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.670               0.000 clock_50  " "    9.670               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851370632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.445               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   40.445               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851370632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  416.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout  " "  416.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851370632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.316               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " " 1249.316               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851370632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681851370632 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681851370653 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681851370653 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1681851370658 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1681851370697 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1681851372891 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681851373061 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681851373061 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681851373061 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681851373061 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1681851373061 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681851374057 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1681851374109 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1681851374109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.127 " "Worst-case setup slack is -13.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851374113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851374113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.127            -617.366 SCOMP:inst\|IO_CYCLE  " "  -13.127            -617.366 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851374113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.854            -150.507 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "   -9.854            -150.507 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851374113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.413            -141.904 oneshot_i2c:inst12\|i2c_master:inst\|data_clk  " "   -9.413            -141.904 oneshot_i2c:inst12\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851374113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.720            -916.781 ADC_INTERFACE:inst6\|NEW_SAMPLE  " "   -8.720            -916.781 ADC_INTERFACE:inst6\|NEW_SAMPLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851374113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.786            -241.371 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -6.786            -241.371 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851374113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.892            -104.773 clk_div:inst5\|clock_10Hz  " "   -2.892            -104.773 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851374113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.116             -41.993 AudioMonitor:inst11\|count_en  " "   -2.116             -41.993 AudioMonitor:inst11\|count_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851374113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.675             -25.898 AUD_BCLK  " "   -1.675             -25.898 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851374113 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681851374113 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.901 " "Worst-case hold slack is -4.901" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851374130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851374130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.901            -100.099 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -4.901            -100.099 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851374130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.982             -31.520 SCOMP:inst\|IO_CYCLE  " "   -1.982             -31.520 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851374130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.781              -3.530 AudioMonitor:inst11\|count_en  " "   -0.781              -3.530 AudioMonitor:inst11\|count_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851374130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 AUD_BCLK  " "    0.299               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851374130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 clk_div:inst5\|clock_10Hz  " "    0.365               0.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851374130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "    0.390               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851374130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 ADC_INTERFACE:inst6\|NEW_SAMPLE  " "    0.410               0.000 ADC_INTERFACE:inst6\|NEW_SAMPLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851374130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 oneshot_i2c:inst12\|i2c_master:inst\|data_clk  " "    0.453               0.000 oneshot_i2c:inst12\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851374130 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681851374130 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -9.978 " "Worst-case recovery slack is -9.978" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851374134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851374134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.978            -301.081 clk_div:inst5\|clock_10Hz  " "   -9.978            -301.081 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851374134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681851374134 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.114 " "Worst-case removal slack is 1.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851374137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851374137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.114               0.000 clk_div:inst5\|clock_10Hz  " "    1.114               0.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851374137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681851374137 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851374140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851374140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -118.579 AUD_BCLK  " "   -2.174            -118.579 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851374140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.613             -51.136 SCOMP:inst\|IO_CYCLE  " "   -0.613             -51.136 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851374140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -356.797 ADC_INTERFACE:inst6\|NEW_SAMPLE  " "   -0.394            -356.797 ADC_INTERFACE:inst6\|NEW_SAMPLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851374140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -33.835 clk_div:inst5\|clock_10Hz  " "   -0.394             -33.835 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851374140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -13.552 oneshot_i2c:inst12\|i2c_master:inst\|data_clk  " "   -0.394             -13.552 oneshot_i2c:inst12\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851374140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.219               0.000 AudioMonitor:inst11\|count_en  " "    0.219               0.000 AudioMonitor:inst11\|count_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851374140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851374140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.673               0.000 clock_50  " "    9.673               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851374140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.425               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   40.425               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851374140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  416.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout  " "  416.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851374140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.256               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " " 1249.256               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851374140 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681851374140 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681851374158 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681851374158 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1681851374165 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1681851374356 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1681851376340 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681851376486 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681851376486 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681851376486 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681851376486 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1681851376486 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681851377522 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1681851377537 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1681851377537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.229 " "Worst-case setup slack is -8.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851377539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851377539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.229            -361.302 SCOMP:inst\|IO_CYCLE  " "   -8.229            -361.302 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851377539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.960            -117.235 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "   -7.960            -117.235 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851377539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.395             -91.666 oneshot_i2c:inst12\|i2c_master:inst\|data_clk  " "   -6.395             -91.666 oneshot_i2c:inst12\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851377539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.531            -203.017 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -5.531            -203.017 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851377539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.740            -405.249 ADC_INTERFACE:inst6\|NEW_SAMPLE  " "   -4.740            -405.249 ADC_INTERFACE:inst6\|NEW_SAMPLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851377539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.394             -43.494 clk_div:inst5\|clock_10Hz  " "   -1.394             -43.494 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851377539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.017             -17.263 AudioMonitor:inst11\|count_en  " "   -1.017             -17.263 AudioMonitor:inst11\|count_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851377539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.572              -3.162 AUD_BCLK  " "   -0.572              -3.162 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851377539 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681851377539 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.729 " "Worst-case hold slack is -2.729" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851377556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851377556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.729             -43.139 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -2.729             -43.139 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851377556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.173             -18.570 SCOMP:inst\|IO_CYCLE  " "   -1.173             -18.570 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851377556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.546              -1.883 AudioMonitor:inst11\|count_en  " "   -0.546              -1.883 AudioMonitor:inst11\|count_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851377556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 clk_div:inst5\|clock_10Hz  " "    0.154               0.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851377556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 oneshot_i2c:inst12\|i2c_master:inst\|data_clk  " "    0.164               0.000 oneshot_i2c:inst12\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851377556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 ADC_INTERFACE:inst6\|NEW_SAMPLE  " "    0.179               0.000 ADC_INTERFACE:inst6\|NEW_SAMPLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851377556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "    0.181               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851377556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 AUD_BCLK  " "    0.182               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851377556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681851377556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.649 " "Worst-case recovery slack is -5.649" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851377559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851377559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.649            -170.041 clk_div:inst5\|clock_10Hz  " "   -5.649            -170.041 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851377559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681851377559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.399 " "Worst-case removal slack is 0.399" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851377564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851377564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 clk_div:inst5\|clock_10Hz  " "    0.399               0.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851377564 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681851377564 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851377568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851377568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -126.275 AUD_BCLK  " "   -2.174            -126.275 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851377568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.366             -13.731 SCOMP:inst\|IO_CYCLE  " "   -0.366             -13.731 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851377568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.112              -4.207 ADC_INTERFACE:inst6\|NEW_SAMPLE  " "   -0.112              -4.207 ADC_INTERFACE:inst6\|NEW_SAMPLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851377568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.042              -1.026 clk_div:inst5\|clock_10Hz  " "   -0.042              -1.026 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851377568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.102               0.000 oneshot_i2c:inst12\|i2c_master:inst\|data_clk  " "    0.102               0.000 oneshot_i2c:inst12\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851377568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 AudioMonitor:inst11\|count_en  " "    0.320               0.000 AudioMonitor:inst11\|count_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851377568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851377568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 clock_50  " "    9.336               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851377568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.556               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   40.556               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851377568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  416.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout  " "  416.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851377568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.558               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " " 1249.558               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851377568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681851377568 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681851377585 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681851377585 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1681851377590 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681851377816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681851377816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681851377816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1681851377816 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1681851377816 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681851378870 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1681851378884 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1681851378884 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.623 " "Worst-case setup slack is -7.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851378887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851378887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.623            -342.750 SCOMP:inst\|IO_CYCLE  " "   -7.623            -342.750 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851378887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.406             -91.058 oneshot_i2c:inst12\|i2c_master:inst\|data_clk  " "   -6.406             -91.058 oneshot_i2c:inst12\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851378887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.292             -92.531 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "   -6.292             -92.531 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851378887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.714            -337.168 ADC_INTERFACE:inst6\|NEW_SAMPLE  " "   -4.714            -337.168 ADC_INTERFACE:inst6\|NEW_SAMPLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851378887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.494            -166.046 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -4.494            -166.046 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851378887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.239             -38.016 clk_div:inst5\|clock_10Hz  " "   -1.239             -38.016 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851378887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.813             -12.787 AudioMonitor:inst11\|count_en  " "   -0.813             -12.787 AudioMonitor:inst11\|count_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851378887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.438              -1.857 AUD_BCLK  " "   -0.438              -1.857 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851378887 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681851378887 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.756 " "Worst-case hold slack is -2.756" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851378903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851378903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.756             -52.368 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -2.756             -52.368 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851378903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.128             -17.332 SCOMP:inst\|IO_CYCLE  " "   -1.128             -17.332 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851378903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.519              -2.287 AudioMonitor:inst11\|count_en  " "   -0.519              -2.287 AudioMonitor:inst11\|count_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851378903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.380              -2.899 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "   -0.380              -2.899 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851378903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126               0.000 clk_div:inst5\|clock_10Hz  " "    0.126               0.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851378903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 AUD_BCLK  " "    0.127               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851378903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 oneshot_i2c:inst12\|i2c_master:inst\|data_clk  " "    0.149               0.000 oneshot_i2c:inst12\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851378903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 ADC_INTERFACE:inst6\|NEW_SAMPLE  " "    0.166               0.000 ADC_INTERFACE:inst6\|NEW_SAMPLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851378903 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681851378903 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.411 " "Worst-case recovery slack is -5.411" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851378907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851378907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.411            -159.661 clk_div:inst5\|clock_10Hz  " "   -5.411            -159.661 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851378907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681851378907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.362 " "Worst-case removal slack is 0.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851378912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851378912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 clk_div:inst5\|clock_10Hz  " "    0.362               0.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851378912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681851378912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851378916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851378916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -131.481 AUD_BCLK  " "   -2.174            -131.481 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851378916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.299              -8.886 SCOMP:inst\|IO_CYCLE  " "   -0.299              -8.886 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851378916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.051              -0.575 ADC_INTERFACE:inst6\|NEW_SAMPLE  " "   -0.051              -0.575 ADC_INTERFACE:inst6\|NEW_SAMPLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851378916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.005               0.000 clk_div:inst5\|clock_10Hz  " "    0.005               0.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851378916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.118               0.000 oneshot_i2c:inst12\|i2c_master:inst\|data_clk  " "    0.118               0.000 oneshot_i2c:inst12\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851378916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 AudioMonitor:inst11\|count_en  " "    0.347               0.000 AudioMonitor:inst11\|count_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851378916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851378916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 clock_50  " "    9.286               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851378916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.555               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   40.555               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851378916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  416.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout  " "  416.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851378916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.549               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " " 1249.549               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681851378916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681851378916 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1681851378935 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681851378935 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1681851380705 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1681851380706 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5219 " "Peak virtual memory: 5219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681851380783 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 18 16:56:20 2023 " "Processing ended: Tue Apr 18 16:56:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681851380783 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681851380783 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681851380783 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1681851380783 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1681851381883 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681851381891 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 18 16:56:21 2023 " "Processing started: Tue Apr 18 16:56:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681851381891 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1681851381891 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SCOMP -c SCOMP " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SCOMP -c SCOMP" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1681851381891 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SCOMP.vo C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/simulation/modelsim/ simulation " "Generated file SCOMP.vo in folder \"C:/Users/james/Documents - Copy/Github Repositories/Audio-Project-2031-Group1/SCOMP_Project_Spr23/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1681851383532 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681851383641 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 18 16:56:23 2023 " "Processing ended: Tue Apr 18 16:56:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681851383641 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681851383641 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681851383641 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1681851383641 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 141 s " "Quartus Prime Full Compilation was successful. 0 errors, 141 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1681851384331 ""}
