<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Fri Mar 10 23:28:37 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     AutoShift
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk3 [get_nets pwm_c]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk2 [get_nets latch_c]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets clk_c]
            50 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 3.240ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         IFS1P3DX   SCLK           tmp_i1  (from clk_c +)
   Destination:    FD1S3AX    D              tmp_i2  (to clk_c +)

   Delay:                   1.614ns  (31.9% logic, 68.1% route), 1 logic levels.

 Constraint Details:

      1.614ns data_path tmp_i1 to tmp_i2 meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 3.240ns

 Path Details: tmp_i1 to tmp_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
I_CO        ---     0.515           SCLK to Q              tmp_i1 (from clk_c)
Route         3   e 1.099                                  tmp[0]
                  --------
                    1.614  (31.9% logic, 68.1% route), 1 logic levels.


Passed:  The following path meets requirements by 3.352ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             tmp_i12  (from clk_c +)
   Destination:    FD1S3AX    D              tmp_i13  (to clk_c +)

   Delay:                   1.502ns  (26.8% logic, 73.2% route), 1 logic levels.

 Constraint Details:

      1.502ns data_path tmp_i12 to tmp_i13 meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 3.352ns

 Path Details: tmp_i12 to tmp_i13

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              tmp_i12 (from clk_c)
Route         3   e 1.099                                  tmp[11]
                  --------
                    1.502  (26.8% logic, 73.2% route), 1 logic levels.


Passed:  The following path meets requirements by 3.352ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             tmp_i11  (from clk_c +)
   Destination:    FD1S3AX    D              tmp_i12  (to clk_c +)

   Delay:                   1.502ns  (26.8% logic, 73.2% route), 1 logic levels.

 Constraint Details:

      1.502ns data_path tmp_i11 to tmp_i12 meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 3.352ns

 Path Details: tmp_i11 to tmp_i12

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              tmp_i11 (from clk_c)
Route         3   e 1.099                                  tmp[10]
                  --------
                    1.502  (26.8% logic, 73.2% route), 1 logic levels.

Report: 1.760 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets osc_clk_c_c]
            437 items scored, 116 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 1.678ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             Led_i5  (from osc_clk_c_c +)
   Destination:    FD1P3IX    CD             Seg_i6  (to osc_clk_c_c +)

   Delay:                   6.532ns  (26.7% logic, 73.3% route), 4 logic levels.

 Constraint Details:

      6.532ns data_path Led_i5 to Seg_i6 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 1.678ns

 Path Details: Led_i5 to Seg_i6

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              Led_i5 (from osc_clk_c_c)
Route         6   e 1.266                                  Led[5]
LUT4        ---     0.448              B to Z              i4_4_lut_adj_1
Route         1   e 0.788                                  n10_adj_1
LUT4        ---     0.448              B to Z              i124_3_lut
Route        15   e 1.513                                  Led_6__N_104[0]
LUT4        ---     0.448              D to Z              i126_2_lut_4_lut
Route         6   e 1.218                                  n950
                  --------
                    6.532  (26.7% logic, 73.3% route), 4 logic levels.


Error:  The following path violates requirements by 1.678ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             Led_i5  (from osc_clk_c_c +)
   Destination:    FD1P3IX    CD             Seg_i5  (to osc_clk_c_c +)

   Delay:                   6.532ns  (26.7% logic, 73.3% route), 4 logic levels.

 Constraint Details:

      6.532ns data_path Led_i5 to Seg_i5 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 1.678ns

 Path Details: Led_i5 to Seg_i5

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              Led_i5 (from osc_clk_c_c)
Route         6   e 1.266                                  Led[5]
LUT4        ---     0.448              B to Z              i4_4_lut_adj_1
Route         1   e 0.788                                  n10_adj_1
LUT4        ---     0.448              B to Z              i124_3_lut
Route        15   e 1.513                                  Led_6__N_104[0]
LUT4        ---     0.448              D to Z              i126_2_lut_4_lut
Route         6   e 1.218                                  n950
                  --------
                    6.532  (26.7% logic, 73.3% route), 4 logic levels.


Error:  The following path violates requirements by 1.678ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             Led_i5  (from osc_clk_c_c +)
   Destination:    FD1P3IX    CD             Seg_i4  (to osc_clk_c_c +)

   Delay:                   6.532ns  (26.7% logic, 73.3% route), 4 logic levels.

 Constraint Details:

      6.532ns data_path Led_i5 to Seg_i4 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 1.678ns

 Path Details: Led_i5 to Seg_i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              Led_i5 (from osc_clk_c_c)
Route         6   e 1.266                                  Led[5]
LUT4        ---     0.448              B to Z              i4_4_lut_adj_1
Route         1   e 0.788                                  n10_adj_1
LUT4        ---     0.448              B to Z              i124_3_lut
Route        15   e 1.513                                  Led_6__N_104[0]
LUT4        ---     0.448              D to Z              i126_2_lut_4_lut
Route         6   e 1.218                                  n950
                  --------
                    6.532  (26.7% logic, 73.3% route), 4 logic levels.

Warning: 6.678 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets pwm_c]                   |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets latch_c]                 |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clk_c]                   |     5.000 ns|     1.760 ns|     1  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets osc_clk_c_c]             |     5.000 ns|     6.678 ns|     4 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
Led_6__N_104[0]                         |      15|      92|     79.31%
                                        |        |        |
n10_adj_1                               |       1|      80|     68.97%
                                        |        |        |
n950                                    |       6|      60|     51.72%
                                        |        |        |
n10                                     |       2|      24|     20.69%
                                        |        |        |
Led[0]                                  |       6|      20|     17.24%
                                        |        |        |
Led[1]                                  |       6|      20|     17.24%
                                        |        |        |
Led[2]                                  |       6|      20|     17.24%
                                        |        |        |
Led[5]                                  |       6|      20|     17.24%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 116  Score: 49532

Constraints cover  531 paths, 238 nets, and 749 connections (72.9% coverage)


Peak memory: 54566912 bytes, TRCE: 2715648 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
