Analysis & Elaboration report for path_planner
Fri Nov 11 02:56:30 2022
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: Top-level Entity: |path_planner
  5. Analysis & Elaboration Settings
  6. Analysis & Elaboration Messages
  7. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Fri Nov 11 02:56:30 2022       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; path_planner                                ;
; Top-level Entity Name              ; path_planner                                ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |path_planner ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; node_count     ; 27    ; Signed Integer                                      ;
; max_edges      ; 4     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; path_planner       ; path_planner       ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Fri Nov 11 02:56:20 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off path_planner -c path_planner --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file path_planner.v
    Info (12023): Found entity 1: path_planner File: E:/E-yantra/Task 2/path_planner/path_planner.v Line: 32
Info (12127): Elaborating entity "path_planner" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at path_planner.v(79): truncated value with size 7 to match size of target (4) File: E:/E-yantra/Task 2/path_planner/path_planner.v Line: 79
Warning (10230): Verilog HDL assignment warning at path_planner.v(82): truncated value with size 7 to match size of target (4) File: E:/E-yantra/Task 2/path_planner/path_planner.v Line: 82
Warning (10230): Verilog HDL assignment warning at path_planner.v(85): truncated value with size 7 to match size of target (4) File: E:/E-yantra/Task 2/path_planner/path_planner.v Line: 85
Warning (10230): Verilog HDL assignment warning at path_planner.v(88): truncated value with size 7 to match size of target (4) File: E:/E-yantra/Task 2/path_planner/path_planner.v Line: 88
Warning (10230): Verilog HDL assignment warning at path_planner.v(91): truncated value with size 7 to match size of target (4) File: E:/E-yantra/Task 2/path_planner/path_planner.v Line: 91
Warning (10230): Verilog HDL assignment warning at path_planner.v(94): truncated value with size 7 to match size of target (4) File: E:/E-yantra/Task 2/path_planner/path_planner.v Line: 94
Warning (10230): Verilog HDL assignment warning at path_planner.v(97): truncated value with size 7 to match size of target (4) File: E:/E-yantra/Task 2/path_planner/path_planner.v Line: 97
Warning (10230): Verilog HDL assignment warning at path_planner.v(100): truncated value with size 7 to match size of target (4) File: E:/E-yantra/Task 2/path_planner/path_planner.v Line: 100
Warning (10230): Verilog HDL assignment warning at path_planner.v(103): truncated value with size 7 to match size of target (4) File: E:/E-yantra/Task 2/path_planner/path_planner.v Line: 103
Warning (10230): Verilog HDL assignment warning at path_planner.v(106): truncated value with size 7 to match size of target (4) File: E:/E-yantra/Task 2/path_planner/path_planner.v Line: 106
Warning (10230): Verilog HDL assignment warning at path_planner.v(109): truncated value with size 7 to match size of target (4) File: E:/E-yantra/Task 2/path_planner/path_planner.v Line: 109
Warning (10230): Verilog HDL assignment warning at path_planner.v(112): truncated value with size 7 to match size of target (4) File: E:/E-yantra/Task 2/path_planner/path_planner.v Line: 112
Warning (10230): Verilog HDL assignment warning at path_planner.v(118): truncated value with size 7 to match size of target (4) File: E:/E-yantra/Task 2/path_planner/path_planner.v Line: 118
Warning (10230): Verilog HDL assignment warning at path_planner.v(121): truncated value with size 7 to match size of target (4) File: E:/E-yantra/Task 2/path_planner/path_planner.v Line: 121
Warning (10230): Verilog HDL assignment warning at path_planner.v(124): truncated value with size 7 to match size of target (4) File: E:/E-yantra/Task 2/path_planner/path_planner.v Line: 124
Warning (10230): Verilog HDL assignment warning at path_planner.v(127): truncated value with size 7 to match size of target (4) File: E:/E-yantra/Task 2/path_planner/path_planner.v Line: 127
Warning (10230): Verilog HDL assignment warning at path_planner.v(130): truncated value with size 7 to match size of target (4) File: E:/E-yantra/Task 2/path_planner/path_planner.v Line: 130
Warning (10230): Verilog HDL assignment warning at path_planner.v(133): truncated value with size 7 to match size of target (4) File: E:/E-yantra/Task 2/path_planner/path_planner.v Line: 133
Warning (10230): Verilog HDL assignment warning at path_planner.v(136): truncated value with size 7 to match size of target (4) File: E:/E-yantra/Task 2/path_planner/path_planner.v Line: 136
Warning (10230): Verilog HDL assignment warning at path_planner.v(139): truncated value with size 7 to match size of target (4) File: E:/E-yantra/Task 2/path_planner/path_planner.v Line: 139
Warning (10230): Verilog HDL assignment warning at path_planner.v(142): truncated value with size 7 to match size of target (4) File: E:/E-yantra/Task 2/path_planner/path_planner.v Line: 142
Warning (10230): Verilog HDL assignment warning at path_planner.v(148): truncated value with size 7 to match size of target (4) File: E:/E-yantra/Task 2/path_planner/path_planner.v Line: 148
Warning (10230): Verilog HDL assignment warning at path_planner.v(151): truncated value with size 7 to match size of target (4) File: E:/E-yantra/Task 2/path_planner/path_planner.v Line: 151
Warning (10230): Verilog HDL assignment warning at path_planner.v(154): truncated value with size 7 to match size of target (4) File: E:/E-yantra/Task 2/path_planner/path_planner.v Line: 154
Warning (10855): Verilog HDL warning at path_planner.v(77): initial value for variable path_of_adjacent_nodes should be constant File: E:/E-yantra/Task 2/path_planner/path_planner.v Line: 77
Warning (10230): Verilog HDL assignment warning at path_planner.v(278): truncated value with size 32 to match size of target (5) File: E:/E-yantra/Task 2/path_planner/path_planner.v Line: 278
Warning (10230): Verilog HDL assignment warning at path_planner.v(279): truncated value with size 32 to match size of target (11) File: E:/E-yantra/Task 2/path_planner/path_planner.v Line: 279
Warning (10230): Verilog HDL assignment warning at path_planner.v(298): truncated value with size 50 to match size of target (5) File: E:/E-yantra/Task 2/path_planner/path_planner.v Line: 298
Warning (10240): Verilog HDL Always Construct warning at path_planner.v(361): inferring latch(es) for variable "done", which holds its previous value in one or more paths through the always construct File: E:/E-yantra/Task 2/path_planner/path_planner.v Line: 361
Warning (10030): Net "path_of_adjacent_nodes" at path_planner.v(50) has no driver or initial value, using a default initial value '0' File: E:/E-yantra/Task 2/path_planner/path_planner.v Line: 50
Info (10041): Inferred latch for "done" at path_planner.v(364) File: E:/E-yantra/Task 2/path_planner/path_planner.v Line: 364
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "adjacent_nodes" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "path_of_adjacent_nodes" into its bus
Info (144001): Generated suppressed messages file E:/E-yantra/Task 2/path_planner/output_files/path_planner.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 31 warnings
    Info: Peak virtual memory: 4714 megabytes
    Info: Processing ended: Fri Nov 11 02:56:30 2022
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:21


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in E:/E-yantra/Task 2/path_planner/output_files/path_planner.map.smsg.


