#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000002101a816bf0 .scope module, "D_latches" "D_latches" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "E";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
o000002101a866fb8 .functor BUFZ 1, C4<z>; HiZ drive
v000002101a8174c0_0 .net "D", 0 0, o000002101a866fb8;  0 drivers
o000002101a866fe8 .functor BUFZ 1, C4<z>; HiZ drive
v000002101a8172a0_0 .net "E", 0 0, o000002101a866fe8;  0 drivers
v000002101a816d80_0 .var "Q", 0 0;
E_000002101a864d40 .event anyedge, v000002101a8174c0_0, v000002101a8172a0_0;
    .scope S_000002101a816bf0;
T_0 ;
    %wait E_000002101a864d40;
    %load/vec4 v000002101a8172a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v000002101a8174c0_0;
    %assign/vec4 v000002101a816d80_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "D_latches.v";
