-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
-- Date        : Thu Apr 27 18:37:32 2023
-- Host        : STAS-W10 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_IP_AXI_ADC_1_0_sim_netlist.vhdl
-- Design      : design_1_IP_AXI_ADC_1_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a50tftg256-3
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_IP_AXI_ADC_v2_0_S00_AXI is
  port (
    axi_awready_reg_0 : out STD_LOGIC;
    axi_wready_reg_0 : out STD_LOGIC;
    axi_arready_reg_0 : out STD_LOGIC;
    var_0_reg_0 : out STD_LOGIC;
    sclk_sign_reg_0 : out STD_LOGIC;
    a0 : out STD_LOGIC;
    not_cs : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    aw_en_reg_0 : out STD_LOGIC;
    hwp_interrupt : out STD_LOGIC;
    s00_axi_rvalid : out STD_LOGIC;
    \state_reg[4]_0\ : out STD_LOGIC;
    \state_reg[5]_0\ : out STD_LOGIC;
    \state_reg[7]_0\ : out STD_LOGIC;
    \state_reg[2]_0\ : out STD_LOGIC;
    \state_reg[4]_1\ : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \state_reg[4]__0_0\ : out STD_LOGIC;
    \state_reg[1]_0\ : out STD_LOGIC;
    \state_reg[3]_0\ : out STD_LOGIC;
    \state_reg[2]_1\ : out STD_LOGIC;
    \state_reg[3]_1\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC;
    \state_reg[4]__0_1\ : out STD_LOGIC;
    \errors_channel_reg[4]_i_2_0\ : out STD_LOGIC;
    \slv_reg4_reg[0]_0\ : out STD_LOGIC;
    \slv_reg4_reg[0]_1\ : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    var_0_reg_1 : in STD_LOGIC;
    sclk_sign_reg_1 : in STD_LOGIC;
    a0_sign_reg_0 : in STD_LOGIC;
    not_cs_sign_reg_0 : in STD_LOGIC;
    axi_bvalid_reg_0 : in STD_LOGIC;
    aw_en_reg_1 : in STD_LOGIC;
    hwp_interrupt_reg_0 : in STD_LOGIC;
    axi_rvalid_reg_0 : in STD_LOGIC;
    data_in_a0 : in STD_LOGIC;
    data_in_b3 : in STD_LOGIC;
    data_in_b0 : in STD_LOGIC;
    data_in_a1 : in STD_LOGIC;
    data_in_b1 : in STD_LOGIC;
    data_in_a2 : in STD_LOGIC;
    data_in_b2 : in STD_LOGIC;
    data_in_a3 : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_IP_AXI_ADC_v2_0_S00_AXI;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_IP_AXI_ADC_v2_0_S00_AXI is
  signal a0_sign_i_10_n_0 : STD_LOGIC;
  signal a0_sign_i_6_n_0 : STD_LOGIC;
  signal a0_sign_i_7_n_0 : STD_LOGIC;
  signal a0_sign_i_8_n_0 : STD_LOGIC;
  signal a0_sign_i_9_n_0 : STD_LOGIC;
  signal \^aw_en_reg_0\ : STD_LOGIC;
  signal \axi_araddr_reg[3]_rep_n_0\ : STD_LOGIC;
  signal axi_arready0 : STD_LOGIC;
  signal \^axi_arready_reg_0\ : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal \^axi_awready_reg_0\ : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal \^axi_wready_reg_0\ : STD_LOGIC;
  signal ch0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ch0[0]_i_1_n_0\ : STD_LOGIC;
  signal \ch0[10]_i_1_n_0\ : STD_LOGIC;
  signal \ch0[14]_i_2_n_0\ : STD_LOGIC;
  signal \ch0[1]_i_1_n_0\ : STD_LOGIC;
  signal \ch0[2]_i_1_n_0\ : STD_LOGIC;
  signal \ch0[3]_i_1_n_0\ : STD_LOGIC;
  signal \ch0[4]_i_1_n_0\ : STD_LOGIC;
  signal \ch0[5]_i_1_n_0\ : STD_LOGIC;
  signal \ch0[6]_i_1_n_0\ : STD_LOGIC;
  signal \ch0[7]_i_1_n_0\ : STD_LOGIC;
  signal \ch0[8]_i_1_n_0\ : STD_LOGIC;
  signal \ch0[9]_i_1_n_0\ : STD_LOGIC;
  signal \ch0_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \ch0_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \ch0_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \ch0_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \ch0_reg[14]_i_1_n_4\ : STD_LOGIC;
  signal \ch0_reg[14]_i_1_n_5\ : STD_LOGIC;
  signal \ch0_reg[14]_i_1_n_6\ : STD_LOGIC;
  signal \ch0_reg[14]_i_1_n_7\ : STD_LOGIC;
  signal \ch0_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \ch0_reg[18]_i_1_n_1\ : STD_LOGIC;
  signal \ch0_reg[18]_i_1_n_2\ : STD_LOGIC;
  signal \ch0_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \ch0_reg[18]_i_1_n_4\ : STD_LOGIC;
  signal \ch0_reg[18]_i_1_n_5\ : STD_LOGIC;
  signal \ch0_reg[18]_i_1_n_6\ : STD_LOGIC;
  signal \ch0_reg[18]_i_1_n_7\ : STD_LOGIC;
  signal \ch0_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \ch0_reg[22]_i_1_n_1\ : STD_LOGIC;
  signal \ch0_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \ch0_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \ch0_reg[22]_i_1_n_4\ : STD_LOGIC;
  signal \ch0_reg[22]_i_1_n_5\ : STD_LOGIC;
  signal \ch0_reg[22]_i_1_n_6\ : STD_LOGIC;
  signal \ch0_reg[22]_i_1_n_7\ : STD_LOGIC;
  signal \ch0_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \ch0_reg[26]_i_1_n_1\ : STD_LOGIC;
  signal \ch0_reg[26]_i_1_n_2\ : STD_LOGIC;
  signal \ch0_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \ch0_reg[26]_i_1_n_4\ : STD_LOGIC;
  signal \ch0_reg[26]_i_1_n_5\ : STD_LOGIC;
  signal \ch0_reg[26]_i_1_n_6\ : STD_LOGIC;
  signal \ch0_reg[26]_i_1_n_7\ : STD_LOGIC;
  signal \ch0_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \ch0_reg[30]_i_1_n_1\ : STD_LOGIC;
  signal \ch0_reg[30]_i_1_n_2\ : STD_LOGIC;
  signal \ch0_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \ch0_reg[30]_i_1_n_4\ : STD_LOGIC;
  signal \ch0_reg[30]_i_1_n_5\ : STD_LOGIC;
  signal \ch0_reg[30]_i_1_n_6\ : STD_LOGIC;
  signal \ch0_reg[30]_i_1_n_7\ : STD_LOGIC;
  signal \ch0_reg[31]_i_2_n_7\ : STD_LOGIC;
  signal ch1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ch10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ch10[0]_i_1_n_0\ : STD_LOGIC;
  signal \ch10[10]_i_1_n_0\ : STD_LOGIC;
  signal \ch10[14]_i_2_n_0\ : STD_LOGIC;
  signal \ch10[1]_i_1_n_0\ : STD_LOGIC;
  signal \ch10[2]_i_1_n_0\ : STD_LOGIC;
  signal \ch10[3]_i_1_n_0\ : STD_LOGIC;
  signal \ch10[4]_i_1_n_0\ : STD_LOGIC;
  signal \ch10[5]_i_1_n_0\ : STD_LOGIC;
  signal \ch10[6]_i_1_n_0\ : STD_LOGIC;
  signal \ch10[7]_i_1_n_0\ : STD_LOGIC;
  signal \ch10[8]_i_1_n_0\ : STD_LOGIC;
  signal \ch10[9]_i_1_n_0\ : STD_LOGIC;
  signal \ch10_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \ch10_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \ch10_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \ch10_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \ch10_reg[14]_i_1_n_4\ : STD_LOGIC;
  signal \ch10_reg[14]_i_1_n_5\ : STD_LOGIC;
  signal \ch10_reg[14]_i_1_n_6\ : STD_LOGIC;
  signal \ch10_reg[14]_i_1_n_7\ : STD_LOGIC;
  signal \ch10_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \ch10_reg[18]_i_1_n_1\ : STD_LOGIC;
  signal \ch10_reg[18]_i_1_n_2\ : STD_LOGIC;
  signal \ch10_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \ch10_reg[18]_i_1_n_4\ : STD_LOGIC;
  signal \ch10_reg[18]_i_1_n_5\ : STD_LOGIC;
  signal \ch10_reg[18]_i_1_n_6\ : STD_LOGIC;
  signal \ch10_reg[18]_i_1_n_7\ : STD_LOGIC;
  signal \ch10_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \ch10_reg[22]_i_1_n_1\ : STD_LOGIC;
  signal \ch10_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \ch10_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \ch10_reg[22]_i_1_n_4\ : STD_LOGIC;
  signal \ch10_reg[22]_i_1_n_5\ : STD_LOGIC;
  signal \ch10_reg[22]_i_1_n_6\ : STD_LOGIC;
  signal \ch10_reg[22]_i_1_n_7\ : STD_LOGIC;
  signal \ch10_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \ch10_reg[26]_i_1_n_1\ : STD_LOGIC;
  signal \ch10_reg[26]_i_1_n_2\ : STD_LOGIC;
  signal \ch10_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \ch10_reg[26]_i_1_n_4\ : STD_LOGIC;
  signal \ch10_reg[26]_i_1_n_5\ : STD_LOGIC;
  signal \ch10_reg[26]_i_1_n_6\ : STD_LOGIC;
  signal \ch10_reg[26]_i_1_n_7\ : STD_LOGIC;
  signal \ch10_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \ch10_reg[30]_i_1_n_1\ : STD_LOGIC;
  signal \ch10_reg[30]_i_1_n_2\ : STD_LOGIC;
  signal \ch10_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \ch10_reg[30]_i_1_n_4\ : STD_LOGIC;
  signal \ch10_reg[30]_i_1_n_5\ : STD_LOGIC;
  signal \ch10_reg[30]_i_1_n_6\ : STD_LOGIC;
  signal \ch10_reg[30]_i_1_n_7\ : STD_LOGIC;
  signal \ch10_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal ch11 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ch12 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ch12[0]_i_1_n_0\ : STD_LOGIC;
  signal \ch12[10]_i_1_n_0\ : STD_LOGIC;
  signal \ch12[14]_i_2_n_0\ : STD_LOGIC;
  signal \ch12[1]_i_1_n_0\ : STD_LOGIC;
  signal \ch12[2]_i_1_n_0\ : STD_LOGIC;
  signal \ch12[3]_i_1_n_0\ : STD_LOGIC;
  signal \ch12[4]_i_1_n_0\ : STD_LOGIC;
  signal \ch12[5]_i_1_n_0\ : STD_LOGIC;
  signal \ch12[6]_i_1_n_0\ : STD_LOGIC;
  signal \ch12[7]_i_1_n_0\ : STD_LOGIC;
  signal \ch12[8]_i_1_n_0\ : STD_LOGIC;
  signal \ch12[9]_i_1_n_0\ : STD_LOGIC;
  signal \ch12_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \ch12_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \ch12_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \ch12_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \ch12_reg[14]_i_1_n_4\ : STD_LOGIC;
  signal \ch12_reg[14]_i_1_n_5\ : STD_LOGIC;
  signal \ch12_reg[14]_i_1_n_6\ : STD_LOGIC;
  signal \ch12_reg[14]_i_1_n_7\ : STD_LOGIC;
  signal \ch12_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \ch12_reg[18]_i_1_n_1\ : STD_LOGIC;
  signal \ch12_reg[18]_i_1_n_2\ : STD_LOGIC;
  signal \ch12_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \ch12_reg[18]_i_1_n_4\ : STD_LOGIC;
  signal \ch12_reg[18]_i_1_n_5\ : STD_LOGIC;
  signal \ch12_reg[18]_i_1_n_6\ : STD_LOGIC;
  signal \ch12_reg[18]_i_1_n_7\ : STD_LOGIC;
  signal \ch12_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \ch12_reg[22]_i_1_n_1\ : STD_LOGIC;
  signal \ch12_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \ch12_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \ch12_reg[22]_i_1_n_4\ : STD_LOGIC;
  signal \ch12_reg[22]_i_1_n_5\ : STD_LOGIC;
  signal \ch12_reg[22]_i_1_n_6\ : STD_LOGIC;
  signal \ch12_reg[22]_i_1_n_7\ : STD_LOGIC;
  signal \ch12_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \ch12_reg[26]_i_1_n_1\ : STD_LOGIC;
  signal \ch12_reg[26]_i_1_n_2\ : STD_LOGIC;
  signal \ch12_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \ch12_reg[26]_i_1_n_4\ : STD_LOGIC;
  signal \ch12_reg[26]_i_1_n_5\ : STD_LOGIC;
  signal \ch12_reg[26]_i_1_n_6\ : STD_LOGIC;
  signal \ch12_reg[26]_i_1_n_7\ : STD_LOGIC;
  signal \ch12_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \ch12_reg[30]_i_1_n_1\ : STD_LOGIC;
  signal \ch12_reg[30]_i_1_n_2\ : STD_LOGIC;
  signal \ch12_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \ch12_reg[30]_i_1_n_4\ : STD_LOGIC;
  signal \ch12_reg[30]_i_1_n_5\ : STD_LOGIC;
  signal \ch12_reg[30]_i_1_n_6\ : STD_LOGIC;
  signal \ch12_reg[30]_i_1_n_7\ : STD_LOGIC;
  signal \ch12_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal ch13 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ch14 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ch14[0]_i_1_n_0\ : STD_LOGIC;
  signal \ch14[10]_i_1_n_0\ : STD_LOGIC;
  signal \ch14[14]_i_2_n_0\ : STD_LOGIC;
  signal \ch14[1]_i_1_n_0\ : STD_LOGIC;
  signal \ch14[2]_i_1_n_0\ : STD_LOGIC;
  signal \ch14[3]_i_1_n_0\ : STD_LOGIC;
  signal \ch14[4]_i_1_n_0\ : STD_LOGIC;
  signal \ch14[5]_i_1_n_0\ : STD_LOGIC;
  signal \ch14[6]_i_1_n_0\ : STD_LOGIC;
  signal \ch14[7]_i_1_n_0\ : STD_LOGIC;
  signal \ch14[8]_i_1_n_0\ : STD_LOGIC;
  signal \ch14[9]_i_1_n_0\ : STD_LOGIC;
  signal \ch14_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \ch14_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \ch14_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \ch14_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \ch14_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \ch14_reg[18]_i_1_n_1\ : STD_LOGIC;
  signal \ch14_reg[18]_i_1_n_2\ : STD_LOGIC;
  signal \ch14_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \ch14_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \ch14_reg[22]_i_1_n_1\ : STD_LOGIC;
  signal \ch14_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \ch14_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \ch14_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \ch14_reg[26]_i_1_n_1\ : STD_LOGIC;
  signal \ch14_reg[26]_i_1_n_2\ : STD_LOGIC;
  signal \ch14_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \ch14_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \ch14_reg[30]_i_1_n_1\ : STD_LOGIC;
  signal \ch14_reg[30]_i_1_n_2\ : STD_LOGIC;
  signal \ch14_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal ch15 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ch1[31]_i_1_n_0\ : STD_LOGIC;
  signal ch2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ch2[0]_i_1_n_0\ : STD_LOGIC;
  signal \ch2[10]_i_1_n_0\ : STD_LOGIC;
  signal \ch2[14]_i_2_n_0\ : STD_LOGIC;
  signal \ch2[1]_i_1_n_0\ : STD_LOGIC;
  signal \ch2[2]_i_1_n_0\ : STD_LOGIC;
  signal \ch2[3]_i_1_n_0\ : STD_LOGIC;
  signal \ch2[4]_i_1_n_0\ : STD_LOGIC;
  signal \ch2[5]_i_1_n_0\ : STD_LOGIC;
  signal \ch2[6]_i_1_n_0\ : STD_LOGIC;
  signal \ch2[7]_i_1_n_0\ : STD_LOGIC;
  signal \ch2[8]_i_1_n_0\ : STD_LOGIC;
  signal \ch2[9]_i_1_n_0\ : STD_LOGIC;
  signal \ch2_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \ch2_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \ch2_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \ch2_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \ch2_reg[14]_i_1_n_4\ : STD_LOGIC;
  signal \ch2_reg[14]_i_1_n_5\ : STD_LOGIC;
  signal \ch2_reg[14]_i_1_n_6\ : STD_LOGIC;
  signal \ch2_reg[14]_i_1_n_7\ : STD_LOGIC;
  signal \ch2_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \ch2_reg[18]_i_1_n_1\ : STD_LOGIC;
  signal \ch2_reg[18]_i_1_n_2\ : STD_LOGIC;
  signal \ch2_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \ch2_reg[18]_i_1_n_4\ : STD_LOGIC;
  signal \ch2_reg[18]_i_1_n_5\ : STD_LOGIC;
  signal \ch2_reg[18]_i_1_n_6\ : STD_LOGIC;
  signal \ch2_reg[18]_i_1_n_7\ : STD_LOGIC;
  signal \ch2_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \ch2_reg[22]_i_1_n_1\ : STD_LOGIC;
  signal \ch2_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \ch2_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \ch2_reg[22]_i_1_n_4\ : STD_LOGIC;
  signal \ch2_reg[22]_i_1_n_5\ : STD_LOGIC;
  signal \ch2_reg[22]_i_1_n_6\ : STD_LOGIC;
  signal \ch2_reg[22]_i_1_n_7\ : STD_LOGIC;
  signal \ch2_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \ch2_reg[26]_i_1_n_1\ : STD_LOGIC;
  signal \ch2_reg[26]_i_1_n_2\ : STD_LOGIC;
  signal \ch2_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \ch2_reg[26]_i_1_n_4\ : STD_LOGIC;
  signal \ch2_reg[26]_i_1_n_5\ : STD_LOGIC;
  signal \ch2_reg[26]_i_1_n_6\ : STD_LOGIC;
  signal \ch2_reg[26]_i_1_n_7\ : STD_LOGIC;
  signal \ch2_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \ch2_reg[30]_i_1_n_1\ : STD_LOGIC;
  signal \ch2_reg[30]_i_1_n_2\ : STD_LOGIC;
  signal \ch2_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \ch2_reg[30]_i_1_n_4\ : STD_LOGIC;
  signal \ch2_reg[30]_i_1_n_5\ : STD_LOGIC;
  signal \ch2_reg[30]_i_1_n_6\ : STD_LOGIC;
  signal \ch2_reg[30]_i_1_n_7\ : STD_LOGIC;
  signal \ch2_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal ch3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ch4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ch4[0]_i_1_n_0\ : STD_LOGIC;
  signal \ch4[10]_i_1_n_0\ : STD_LOGIC;
  signal \ch4[14]_i_2_n_0\ : STD_LOGIC;
  signal \ch4[1]_i_1_n_0\ : STD_LOGIC;
  signal \ch4[2]_i_1_n_0\ : STD_LOGIC;
  signal \ch4[3]_i_1_n_0\ : STD_LOGIC;
  signal \ch4[4]_i_1_n_0\ : STD_LOGIC;
  signal \ch4[5]_i_1_n_0\ : STD_LOGIC;
  signal \ch4[6]_i_1_n_0\ : STD_LOGIC;
  signal \ch4[7]_i_1_n_0\ : STD_LOGIC;
  signal \ch4[8]_i_1_n_0\ : STD_LOGIC;
  signal \ch4[9]_i_1_n_0\ : STD_LOGIC;
  signal \ch4_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \ch4_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \ch4_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \ch4_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \ch4_reg[14]_i_1_n_4\ : STD_LOGIC;
  signal \ch4_reg[14]_i_1_n_5\ : STD_LOGIC;
  signal \ch4_reg[14]_i_1_n_6\ : STD_LOGIC;
  signal \ch4_reg[14]_i_1_n_7\ : STD_LOGIC;
  signal \ch4_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \ch4_reg[18]_i_1_n_1\ : STD_LOGIC;
  signal \ch4_reg[18]_i_1_n_2\ : STD_LOGIC;
  signal \ch4_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \ch4_reg[18]_i_1_n_4\ : STD_LOGIC;
  signal \ch4_reg[18]_i_1_n_5\ : STD_LOGIC;
  signal \ch4_reg[18]_i_1_n_6\ : STD_LOGIC;
  signal \ch4_reg[18]_i_1_n_7\ : STD_LOGIC;
  signal \ch4_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \ch4_reg[22]_i_1_n_1\ : STD_LOGIC;
  signal \ch4_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \ch4_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \ch4_reg[22]_i_1_n_4\ : STD_LOGIC;
  signal \ch4_reg[22]_i_1_n_5\ : STD_LOGIC;
  signal \ch4_reg[22]_i_1_n_6\ : STD_LOGIC;
  signal \ch4_reg[22]_i_1_n_7\ : STD_LOGIC;
  signal \ch4_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \ch4_reg[26]_i_1_n_1\ : STD_LOGIC;
  signal \ch4_reg[26]_i_1_n_2\ : STD_LOGIC;
  signal \ch4_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \ch4_reg[26]_i_1_n_4\ : STD_LOGIC;
  signal \ch4_reg[26]_i_1_n_5\ : STD_LOGIC;
  signal \ch4_reg[26]_i_1_n_6\ : STD_LOGIC;
  signal \ch4_reg[26]_i_1_n_7\ : STD_LOGIC;
  signal \ch4_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \ch4_reg[30]_i_1_n_1\ : STD_LOGIC;
  signal \ch4_reg[30]_i_1_n_2\ : STD_LOGIC;
  signal \ch4_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \ch4_reg[30]_i_1_n_4\ : STD_LOGIC;
  signal \ch4_reg[30]_i_1_n_5\ : STD_LOGIC;
  signal \ch4_reg[30]_i_1_n_6\ : STD_LOGIC;
  signal \ch4_reg[30]_i_1_n_7\ : STD_LOGIC;
  signal \ch4_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal ch5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ch6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ch6[0]_i_1_n_0\ : STD_LOGIC;
  signal \ch6[10]_i_1_n_0\ : STD_LOGIC;
  signal \ch6[14]_i_2_n_0\ : STD_LOGIC;
  signal \ch6[1]_i_1_n_0\ : STD_LOGIC;
  signal \ch6[2]_i_1_n_0\ : STD_LOGIC;
  signal \ch6[3]_i_1_n_0\ : STD_LOGIC;
  signal \ch6[4]_i_1_n_0\ : STD_LOGIC;
  signal \ch6[5]_i_1_n_0\ : STD_LOGIC;
  signal \ch6[6]_i_1_n_0\ : STD_LOGIC;
  signal \ch6[7]_i_1_n_0\ : STD_LOGIC;
  signal \ch6[8]_i_1_n_0\ : STD_LOGIC;
  signal \ch6[9]_i_1_n_0\ : STD_LOGIC;
  signal \ch6_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \ch6_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \ch6_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \ch6_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \ch6_reg[14]_i_1_n_4\ : STD_LOGIC;
  signal \ch6_reg[14]_i_1_n_5\ : STD_LOGIC;
  signal \ch6_reg[14]_i_1_n_6\ : STD_LOGIC;
  signal \ch6_reg[14]_i_1_n_7\ : STD_LOGIC;
  signal \ch6_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \ch6_reg[18]_i_1_n_1\ : STD_LOGIC;
  signal \ch6_reg[18]_i_1_n_2\ : STD_LOGIC;
  signal \ch6_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \ch6_reg[18]_i_1_n_4\ : STD_LOGIC;
  signal \ch6_reg[18]_i_1_n_5\ : STD_LOGIC;
  signal \ch6_reg[18]_i_1_n_6\ : STD_LOGIC;
  signal \ch6_reg[18]_i_1_n_7\ : STD_LOGIC;
  signal \ch6_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \ch6_reg[22]_i_1_n_1\ : STD_LOGIC;
  signal \ch6_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \ch6_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \ch6_reg[22]_i_1_n_4\ : STD_LOGIC;
  signal \ch6_reg[22]_i_1_n_5\ : STD_LOGIC;
  signal \ch6_reg[22]_i_1_n_6\ : STD_LOGIC;
  signal \ch6_reg[22]_i_1_n_7\ : STD_LOGIC;
  signal \ch6_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \ch6_reg[26]_i_1_n_1\ : STD_LOGIC;
  signal \ch6_reg[26]_i_1_n_2\ : STD_LOGIC;
  signal \ch6_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \ch6_reg[26]_i_1_n_4\ : STD_LOGIC;
  signal \ch6_reg[26]_i_1_n_5\ : STD_LOGIC;
  signal \ch6_reg[26]_i_1_n_6\ : STD_LOGIC;
  signal \ch6_reg[26]_i_1_n_7\ : STD_LOGIC;
  signal \ch6_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \ch6_reg[30]_i_1_n_1\ : STD_LOGIC;
  signal \ch6_reg[30]_i_1_n_2\ : STD_LOGIC;
  signal \ch6_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \ch6_reg[30]_i_1_n_4\ : STD_LOGIC;
  signal \ch6_reg[30]_i_1_n_5\ : STD_LOGIC;
  signal \ch6_reg[30]_i_1_n_6\ : STD_LOGIC;
  signal \ch6_reg[30]_i_1_n_7\ : STD_LOGIC;
  signal \ch6_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal ch7 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ch8 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ch8[0]_i_1_n_0\ : STD_LOGIC;
  signal \ch8[10]_i_1_n_0\ : STD_LOGIC;
  signal \ch8[14]_i_2_n_0\ : STD_LOGIC;
  signal \ch8[1]_i_1_n_0\ : STD_LOGIC;
  signal \ch8[2]_i_1_n_0\ : STD_LOGIC;
  signal \ch8[3]_i_1_n_0\ : STD_LOGIC;
  signal \ch8[4]_i_1_n_0\ : STD_LOGIC;
  signal \ch8[5]_i_1_n_0\ : STD_LOGIC;
  signal \ch8[6]_i_1_n_0\ : STD_LOGIC;
  signal \ch8[7]_i_1_n_0\ : STD_LOGIC;
  signal \ch8[8]_i_1_n_0\ : STD_LOGIC;
  signal \ch8[9]_i_1_n_0\ : STD_LOGIC;
  signal \ch8_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \ch8_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \ch8_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \ch8_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \ch8_reg[14]_i_1_n_4\ : STD_LOGIC;
  signal \ch8_reg[14]_i_1_n_5\ : STD_LOGIC;
  signal \ch8_reg[14]_i_1_n_6\ : STD_LOGIC;
  signal \ch8_reg[14]_i_1_n_7\ : STD_LOGIC;
  signal \ch8_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \ch8_reg[18]_i_1_n_1\ : STD_LOGIC;
  signal \ch8_reg[18]_i_1_n_2\ : STD_LOGIC;
  signal \ch8_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \ch8_reg[18]_i_1_n_4\ : STD_LOGIC;
  signal \ch8_reg[18]_i_1_n_5\ : STD_LOGIC;
  signal \ch8_reg[18]_i_1_n_6\ : STD_LOGIC;
  signal \ch8_reg[18]_i_1_n_7\ : STD_LOGIC;
  signal \ch8_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \ch8_reg[22]_i_1_n_1\ : STD_LOGIC;
  signal \ch8_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \ch8_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \ch8_reg[22]_i_1_n_4\ : STD_LOGIC;
  signal \ch8_reg[22]_i_1_n_5\ : STD_LOGIC;
  signal \ch8_reg[22]_i_1_n_6\ : STD_LOGIC;
  signal \ch8_reg[22]_i_1_n_7\ : STD_LOGIC;
  signal \ch8_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \ch8_reg[26]_i_1_n_1\ : STD_LOGIC;
  signal \ch8_reg[26]_i_1_n_2\ : STD_LOGIC;
  signal \ch8_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \ch8_reg[26]_i_1_n_4\ : STD_LOGIC;
  signal \ch8_reg[26]_i_1_n_5\ : STD_LOGIC;
  signal \ch8_reg[26]_i_1_n_6\ : STD_LOGIC;
  signal \ch8_reg[26]_i_1_n_7\ : STD_LOGIC;
  signal \ch8_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \ch8_reg[30]_i_1_n_1\ : STD_LOGIC;
  signal \ch8_reg[30]_i_1_n_2\ : STD_LOGIC;
  signal \ch8_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \ch8_reg[30]_i_1_n_4\ : STD_LOGIC;
  signal \ch8_reg[30]_i_1_n_5\ : STD_LOGIC;
  signal \ch8_reg[30]_i_1_n_6\ : STD_LOGIC;
  signal \ch8_reg[30]_i_1_n_7\ : STD_LOGIC;
  signal \ch8_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal ch9 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal clk_div : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal clk_sign : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 31 downto 11 );
  signal data3 : STD_LOGIC;
  signal \errors_channel[0]_i_10_n_0\ : STD_LOGIC;
  signal \errors_channel[0]_i_11_n_0\ : STD_LOGIC;
  signal \errors_channel[0]_i_13_n_0\ : STD_LOGIC;
  signal \errors_channel[0]_i_14_n_0\ : STD_LOGIC;
  signal \errors_channel[0]_i_15_n_0\ : STD_LOGIC;
  signal \errors_channel[0]_i_16_n_0\ : STD_LOGIC;
  signal \errors_channel[0]_i_17_n_0\ : STD_LOGIC;
  signal \errors_channel[0]_i_18_n_0\ : STD_LOGIC;
  signal \errors_channel[0]_i_19_n_0\ : STD_LOGIC;
  signal \errors_channel[0]_i_1_n_0\ : STD_LOGIC;
  signal \errors_channel[0]_i_20_n_0\ : STD_LOGIC;
  signal \errors_channel[0]_i_22_n_0\ : STD_LOGIC;
  signal \errors_channel[0]_i_23_n_0\ : STD_LOGIC;
  signal \errors_channel[0]_i_24_n_0\ : STD_LOGIC;
  signal \errors_channel[0]_i_25_n_0\ : STD_LOGIC;
  signal \errors_channel[0]_i_26_n_0\ : STD_LOGIC;
  signal \errors_channel[0]_i_27_n_0\ : STD_LOGIC;
  signal \errors_channel[0]_i_28_n_0\ : STD_LOGIC;
  signal \errors_channel[0]_i_29_n_0\ : STD_LOGIC;
  signal \errors_channel[0]_i_30_n_0\ : STD_LOGIC;
  signal \errors_channel[0]_i_31_n_0\ : STD_LOGIC;
  signal \errors_channel[0]_i_32_n_0\ : STD_LOGIC;
  signal \errors_channel[0]_i_33_n_0\ : STD_LOGIC;
  signal \errors_channel[0]_i_34_n_0\ : STD_LOGIC;
  signal \errors_channel[0]_i_35_n_0\ : STD_LOGIC;
  signal \errors_channel[0]_i_36_n_0\ : STD_LOGIC;
  signal \errors_channel[0]_i_37_n_0\ : STD_LOGIC;
  signal \errors_channel[0]_i_4_n_0\ : STD_LOGIC;
  signal \errors_channel[0]_i_5_n_0\ : STD_LOGIC;
  signal \errors_channel[0]_i_6_n_0\ : STD_LOGIC;
  signal \errors_channel[0]_i_7_n_0\ : STD_LOGIC;
  signal \errors_channel[0]_i_8_n_0\ : STD_LOGIC;
  signal \errors_channel[0]_i_9_n_0\ : STD_LOGIC;
  signal \errors_channel[10]_i_10_n_0\ : STD_LOGIC;
  signal \errors_channel[10]_i_11_n_0\ : STD_LOGIC;
  signal \errors_channel[10]_i_13_n_0\ : STD_LOGIC;
  signal \errors_channel[10]_i_14_n_0\ : STD_LOGIC;
  signal \errors_channel[10]_i_15_n_0\ : STD_LOGIC;
  signal \errors_channel[10]_i_16_n_0\ : STD_LOGIC;
  signal \errors_channel[10]_i_17_n_0\ : STD_LOGIC;
  signal \errors_channel[10]_i_18_n_0\ : STD_LOGIC;
  signal \errors_channel[10]_i_19_n_0\ : STD_LOGIC;
  signal \errors_channel[10]_i_1_n_0\ : STD_LOGIC;
  signal \errors_channel[10]_i_20_n_0\ : STD_LOGIC;
  signal \errors_channel[10]_i_22_n_0\ : STD_LOGIC;
  signal \errors_channel[10]_i_23_n_0\ : STD_LOGIC;
  signal \errors_channel[10]_i_24_n_0\ : STD_LOGIC;
  signal \errors_channel[10]_i_25_n_0\ : STD_LOGIC;
  signal \errors_channel[10]_i_26_n_0\ : STD_LOGIC;
  signal \errors_channel[10]_i_27_n_0\ : STD_LOGIC;
  signal \errors_channel[10]_i_28_n_0\ : STD_LOGIC;
  signal \errors_channel[10]_i_29_n_0\ : STD_LOGIC;
  signal \errors_channel[10]_i_30_n_0\ : STD_LOGIC;
  signal \errors_channel[10]_i_31_n_0\ : STD_LOGIC;
  signal \errors_channel[10]_i_32_n_0\ : STD_LOGIC;
  signal \errors_channel[10]_i_33_n_0\ : STD_LOGIC;
  signal \errors_channel[10]_i_34_n_0\ : STD_LOGIC;
  signal \errors_channel[10]_i_35_n_0\ : STD_LOGIC;
  signal \errors_channel[10]_i_36_n_0\ : STD_LOGIC;
  signal \errors_channel[10]_i_37_n_0\ : STD_LOGIC;
  signal \errors_channel[10]_i_4_n_0\ : STD_LOGIC;
  signal \errors_channel[10]_i_5_n_0\ : STD_LOGIC;
  signal \errors_channel[10]_i_6_n_0\ : STD_LOGIC;
  signal \errors_channel[10]_i_7_n_0\ : STD_LOGIC;
  signal \errors_channel[10]_i_8_n_0\ : STD_LOGIC;
  signal \errors_channel[10]_i_9_n_0\ : STD_LOGIC;
  signal \errors_channel[11]_i_10_n_0\ : STD_LOGIC;
  signal \errors_channel[11]_i_11_n_0\ : STD_LOGIC;
  signal \errors_channel[11]_i_13_n_0\ : STD_LOGIC;
  signal \errors_channel[11]_i_14_n_0\ : STD_LOGIC;
  signal \errors_channel[11]_i_15_n_0\ : STD_LOGIC;
  signal \errors_channel[11]_i_16_n_0\ : STD_LOGIC;
  signal \errors_channel[11]_i_17_n_0\ : STD_LOGIC;
  signal \errors_channel[11]_i_18_n_0\ : STD_LOGIC;
  signal \errors_channel[11]_i_19_n_0\ : STD_LOGIC;
  signal \errors_channel[11]_i_1_n_0\ : STD_LOGIC;
  signal \errors_channel[11]_i_20_n_0\ : STD_LOGIC;
  signal \errors_channel[11]_i_22_n_0\ : STD_LOGIC;
  signal \errors_channel[11]_i_23_n_0\ : STD_LOGIC;
  signal \errors_channel[11]_i_24_n_0\ : STD_LOGIC;
  signal \errors_channel[11]_i_25_n_0\ : STD_LOGIC;
  signal \errors_channel[11]_i_26_n_0\ : STD_LOGIC;
  signal \errors_channel[11]_i_27_n_0\ : STD_LOGIC;
  signal \errors_channel[11]_i_28_n_0\ : STD_LOGIC;
  signal \errors_channel[11]_i_29_n_0\ : STD_LOGIC;
  signal \errors_channel[11]_i_30_n_0\ : STD_LOGIC;
  signal \errors_channel[11]_i_31_n_0\ : STD_LOGIC;
  signal \errors_channel[11]_i_32_n_0\ : STD_LOGIC;
  signal \errors_channel[11]_i_33_n_0\ : STD_LOGIC;
  signal \errors_channel[11]_i_34_n_0\ : STD_LOGIC;
  signal \errors_channel[11]_i_35_n_0\ : STD_LOGIC;
  signal \errors_channel[11]_i_36_n_0\ : STD_LOGIC;
  signal \errors_channel[11]_i_37_n_0\ : STD_LOGIC;
  signal \errors_channel[11]_i_4_n_0\ : STD_LOGIC;
  signal \errors_channel[11]_i_5_n_0\ : STD_LOGIC;
  signal \errors_channel[11]_i_6_n_0\ : STD_LOGIC;
  signal \errors_channel[11]_i_7_n_0\ : STD_LOGIC;
  signal \errors_channel[11]_i_8_n_0\ : STD_LOGIC;
  signal \errors_channel[11]_i_9_n_0\ : STD_LOGIC;
  signal \errors_channel[12]_i_10_n_0\ : STD_LOGIC;
  signal \errors_channel[12]_i_11_n_0\ : STD_LOGIC;
  signal \errors_channel[12]_i_13_n_0\ : STD_LOGIC;
  signal \errors_channel[12]_i_14_n_0\ : STD_LOGIC;
  signal \errors_channel[12]_i_15_n_0\ : STD_LOGIC;
  signal \errors_channel[12]_i_16_n_0\ : STD_LOGIC;
  signal \errors_channel[12]_i_17_n_0\ : STD_LOGIC;
  signal \errors_channel[12]_i_18_n_0\ : STD_LOGIC;
  signal \errors_channel[12]_i_19_n_0\ : STD_LOGIC;
  signal \errors_channel[12]_i_1_n_0\ : STD_LOGIC;
  signal \errors_channel[12]_i_20_n_0\ : STD_LOGIC;
  signal \errors_channel[12]_i_22_n_0\ : STD_LOGIC;
  signal \errors_channel[12]_i_23_n_0\ : STD_LOGIC;
  signal \errors_channel[12]_i_24_n_0\ : STD_LOGIC;
  signal \errors_channel[12]_i_25_n_0\ : STD_LOGIC;
  signal \errors_channel[12]_i_26_n_0\ : STD_LOGIC;
  signal \errors_channel[12]_i_27_n_0\ : STD_LOGIC;
  signal \errors_channel[12]_i_28_n_0\ : STD_LOGIC;
  signal \errors_channel[12]_i_29_n_0\ : STD_LOGIC;
  signal \errors_channel[12]_i_30_n_0\ : STD_LOGIC;
  signal \errors_channel[12]_i_31_n_0\ : STD_LOGIC;
  signal \errors_channel[12]_i_32_n_0\ : STD_LOGIC;
  signal \errors_channel[12]_i_33_n_0\ : STD_LOGIC;
  signal \errors_channel[12]_i_34_n_0\ : STD_LOGIC;
  signal \errors_channel[12]_i_35_n_0\ : STD_LOGIC;
  signal \errors_channel[12]_i_36_n_0\ : STD_LOGIC;
  signal \errors_channel[12]_i_37_n_0\ : STD_LOGIC;
  signal \errors_channel[12]_i_4_n_0\ : STD_LOGIC;
  signal \errors_channel[12]_i_5_n_0\ : STD_LOGIC;
  signal \errors_channel[12]_i_6_n_0\ : STD_LOGIC;
  signal \errors_channel[12]_i_7_n_0\ : STD_LOGIC;
  signal \errors_channel[12]_i_8_n_0\ : STD_LOGIC;
  signal \errors_channel[12]_i_9_n_0\ : STD_LOGIC;
  signal \errors_channel[13]_i_10_n_0\ : STD_LOGIC;
  signal \errors_channel[13]_i_11_n_0\ : STD_LOGIC;
  signal \errors_channel[13]_i_13_n_0\ : STD_LOGIC;
  signal \errors_channel[13]_i_14_n_0\ : STD_LOGIC;
  signal \errors_channel[13]_i_15_n_0\ : STD_LOGIC;
  signal \errors_channel[13]_i_16_n_0\ : STD_LOGIC;
  signal \errors_channel[13]_i_17_n_0\ : STD_LOGIC;
  signal \errors_channel[13]_i_18_n_0\ : STD_LOGIC;
  signal \errors_channel[13]_i_19_n_0\ : STD_LOGIC;
  signal \errors_channel[13]_i_1_n_0\ : STD_LOGIC;
  signal \errors_channel[13]_i_20_n_0\ : STD_LOGIC;
  signal \errors_channel[13]_i_22_n_0\ : STD_LOGIC;
  signal \errors_channel[13]_i_23_n_0\ : STD_LOGIC;
  signal \errors_channel[13]_i_24_n_0\ : STD_LOGIC;
  signal \errors_channel[13]_i_25_n_0\ : STD_LOGIC;
  signal \errors_channel[13]_i_26_n_0\ : STD_LOGIC;
  signal \errors_channel[13]_i_27_n_0\ : STD_LOGIC;
  signal \errors_channel[13]_i_28_n_0\ : STD_LOGIC;
  signal \errors_channel[13]_i_29_n_0\ : STD_LOGIC;
  signal \errors_channel[13]_i_30_n_0\ : STD_LOGIC;
  signal \errors_channel[13]_i_31_n_0\ : STD_LOGIC;
  signal \errors_channel[13]_i_32_n_0\ : STD_LOGIC;
  signal \errors_channel[13]_i_33_n_0\ : STD_LOGIC;
  signal \errors_channel[13]_i_34_n_0\ : STD_LOGIC;
  signal \errors_channel[13]_i_35_n_0\ : STD_LOGIC;
  signal \errors_channel[13]_i_36_n_0\ : STD_LOGIC;
  signal \errors_channel[13]_i_37_n_0\ : STD_LOGIC;
  signal \errors_channel[13]_i_4_n_0\ : STD_LOGIC;
  signal \errors_channel[13]_i_5_n_0\ : STD_LOGIC;
  signal \errors_channel[13]_i_6_n_0\ : STD_LOGIC;
  signal \errors_channel[13]_i_7_n_0\ : STD_LOGIC;
  signal \errors_channel[13]_i_8_n_0\ : STD_LOGIC;
  signal \errors_channel[13]_i_9_n_0\ : STD_LOGIC;
  signal \errors_channel[14]_i_10_n_0\ : STD_LOGIC;
  signal \errors_channel[14]_i_11_n_0\ : STD_LOGIC;
  signal \errors_channel[14]_i_13_n_0\ : STD_LOGIC;
  signal \errors_channel[14]_i_14_n_0\ : STD_LOGIC;
  signal \errors_channel[14]_i_15_n_0\ : STD_LOGIC;
  signal \errors_channel[14]_i_16_n_0\ : STD_LOGIC;
  signal \errors_channel[14]_i_17_n_0\ : STD_LOGIC;
  signal \errors_channel[14]_i_18_n_0\ : STD_LOGIC;
  signal \errors_channel[14]_i_19_n_0\ : STD_LOGIC;
  signal \errors_channel[14]_i_1_n_0\ : STD_LOGIC;
  signal \errors_channel[14]_i_20_n_0\ : STD_LOGIC;
  signal \errors_channel[14]_i_22_n_0\ : STD_LOGIC;
  signal \errors_channel[14]_i_23_n_0\ : STD_LOGIC;
  signal \errors_channel[14]_i_24_n_0\ : STD_LOGIC;
  signal \errors_channel[14]_i_25_n_0\ : STD_LOGIC;
  signal \errors_channel[14]_i_26_n_0\ : STD_LOGIC;
  signal \errors_channel[14]_i_27_n_0\ : STD_LOGIC;
  signal \errors_channel[14]_i_28_n_0\ : STD_LOGIC;
  signal \errors_channel[14]_i_29_n_0\ : STD_LOGIC;
  signal \errors_channel[14]_i_30_n_0\ : STD_LOGIC;
  signal \errors_channel[14]_i_31_n_0\ : STD_LOGIC;
  signal \errors_channel[14]_i_32_n_0\ : STD_LOGIC;
  signal \errors_channel[14]_i_33_n_0\ : STD_LOGIC;
  signal \errors_channel[14]_i_34_n_0\ : STD_LOGIC;
  signal \errors_channel[14]_i_35_n_0\ : STD_LOGIC;
  signal \errors_channel[14]_i_36_n_0\ : STD_LOGIC;
  signal \errors_channel[14]_i_37_n_0\ : STD_LOGIC;
  signal \errors_channel[14]_i_4_n_0\ : STD_LOGIC;
  signal \errors_channel[14]_i_5_n_0\ : STD_LOGIC;
  signal \errors_channel[14]_i_6_n_0\ : STD_LOGIC;
  signal \errors_channel[14]_i_7_n_0\ : STD_LOGIC;
  signal \errors_channel[14]_i_8_n_0\ : STD_LOGIC;
  signal \errors_channel[14]_i_9_n_0\ : STD_LOGIC;
  signal \errors_channel[15]_i_10_n_0\ : STD_LOGIC;
  signal \errors_channel[15]_i_11_n_0\ : STD_LOGIC;
  signal \errors_channel[15]_i_13_n_0\ : STD_LOGIC;
  signal \errors_channel[15]_i_14_n_0\ : STD_LOGIC;
  signal \errors_channel[15]_i_15_n_0\ : STD_LOGIC;
  signal \errors_channel[15]_i_16_n_0\ : STD_LOGIC;
  signal \errors_channel[15]_i_17_n_0\ : STD_LOGIC;
  signal \errors_channel[15]_i_18_n_0\ : STD_LOGIC;
  signal \errors_channel[15]_i_19_n_0\ : STD_LOGIC;
  signal \errors_channel[15]_i_1_n_0\ : STD_LOGIC;
  signal \errors_channel[15]_i_20_n_0\ : STD_LOGIC;
  signal \errors_channel[15]_i_22_n_0\ : STD_LOGIC;
  signal \errors_channel[15]_i_23_n_0\ : STD_LOGIC;
  signal \errors_channel[15]_i_24_n_0\ : STD_LOGIC;
  signal \errors_channel[15]_i_25_n_0\ : STD_LOGIC;
  signal \errors_channel[15]_i_26_n_0\ : STD_LOGIC;
  signal \errors_channel[15]_i_27_n_0\ : STD_LOGIC;
  signal \errors_channel[15]_i_28_n_0\ : STD_LOGIC;
  signal \errors_channel[15]_i_29_n_0\ : STD_LOGIC;
  signal \errors_channel[15]_i_30_n_0\ : STD_LOGIC;
  signal \errors_channel[15]_i_31_n_0\ : STD_LOGIC;
  signal \errors_channel[15]_i_32_n_0\ : STD_LOGIC;
  signal \errors_channel[15]_i_33_n_0\ : STD_LOGIC;
  signal \errors_channel[15]_i_34_n_0\ : STD_LOGIC;
  signal \errors_channel[15]_i_35_n_0\ : STD_LOGIC;
  signal \errors_channel[15]_i_36_n_0\ : STD_LOGIC;
  signal \errors_channel[15]_i_37_n_0\ : STD_LOGIC;
  signal \errors_channel[15]_i_4_n_0\ : STD_LOGIC;
  signal \errors_channel[15]_i_5_n_0\ : STD_LOGIC;
  signal \errors_channel[15]_i_6_n_0\ : STD_LOGIC;
  signal \errors_channel[15]_i_7_n_0\ : STD_LOGIC;
  signal \errors_channel[15]_i_8_n_0\ : STD_LOGIC;
  signal \errors_channel[15]_i_9_n_0\ : STD_LOGIC;
  signal \errors_channel[16]_i_10_n_0\ : STD_LOGIC;
  signal \errors_channel[16]_i_11_n_0\ : STD_LOGIC;
  signal \errors_channel[16]_i_13_n_0\ : STD_LOGIC;
  signal \errors_channel[16]_i_14_n_0\ : STD_LOGIC;
  signal \errors_channel[16]_i_15_n_0\ : STD_LOGIC;
  signal \errors_channel[16]_i_16_n_0\ : STD_LOGIC;
  signal \errors_channel[16]_i_17_n_0\ : STD_LOGIC;
  signal \errors_channel[16]_i_18_n_0\ : STD_LOGIC;
  signal \errors_channel[16]_i_19_n_0\ : STD_LOGIC;
  signal \errors_channel[16]_i_1_n_0\ : STD_LOGIC;
  signal \errors_channel[16]_i_20_n_0\ : STD_LOGIC;
  signal \errors_channel[16]_i_22_n_0\ : STD_LOGIC;
  signal \errors_channel[16]_i_23_n_0\ : STD_LOGIC;
  signal \errors_channel[16]_i_24_n_0\ : STD_LOGIC;
  signal \errors_channel[16]_i_25_n_0\ : STD_LOGIC;
  signal \errors_channel[16]_i_26_n_0\ : STD_LOGIC;
  signal \errors_channel[16]_i_27_n_0\ : STD_LOGIC;
  signal \errors_channel[16]_i_28_n_0\ : STD_LOGIC;
  signal \errors_channel[16]_i_29_n_0\ : STD_LOGIC;
  signal \errors_channel[16]_i_30_n_0\ : STD_LOGIC;
  signal \errors_channel[16]_i_31_n_0\ : STD_LOGIC;
  signal \errors_channel[16]_i_32_n_0\ : STD_LOGIC;
  signal \errors_channel[16]_i_33_n_0\ : STD_LOGIC;
  signal \errors_channel[16]_i_34_n_0\ : STD_LOGIC;
  signal \errors_channel[16]_i_35_n_0\ : STD_LOGIC;
  signal \errors_channel[16]_i_36_n_0\ : STD_LOGIC;
  signal \errors_channel[16]_i_37_n_0\ : STD_LOGIC;
  signal \errors_channel[16]_i_4_n_0\ : STD_LOGIC;
  signal \errors_channel[16]_i_5_n_0\ : STD_LOGIC;
  signal \errors_channel[16]_i_6_n_0\ : STD_LOGIC;
  signal \errors_channel[16]_i_7_n_0\ : STD_LOGIC;
  signal \errors_channel[16]_i_8_n_0\ : STD_LOGIC;
  signal \errors_channel[16]_i_9_n_0\ : STD_LOGIC;
  signal \errors_channel[17]_i_10_n_0\ : STD_LOGIC;
  signal \errors_channel[17]_i_11_n_0\ : STD_LOGIC;
  signal \errors_channel[17]_i_13_n_0\ : STD_LOGIC;
  signal \errors_channel[17]_i_14_n_0\ : STD_LOGIC;
  signal \errors_channel[17]_i_15_n_0\ : STD_LOGIC;
  signal \errors_channel[17]_i_16_n_0\ : STD_LOGIC;
  signal \errors_channel[17]_i_17_n_0\ : STD_LOGIC;
  signal \errors_channel[17]_i_18_n_0\ : STD_LOGIC;
  signal \errors_channel[17]_i_19_n_0\ : STD_LOGIC;
  signal \errors_channel[17]_i_1_n_0\ : STD_LOGIC;
  signal \errors_channel[17]_i_20_n_0\ : STD_LOGIC;
  signal \errors_channel[17]_i_22_n_0\ : STD_LOGIC;
  signal \errors_channel[17]_i_23_n_0\ : STD_LOGIC;
  signal \errors_channel[17]_i_24_n_0\ : STD_LOGIC;
  signal \errors_channel[17]_i_25_n_0\ : STD_LOGIC;
  signal \errors_channel[17]_i_26_n_0\ : STD_LOGIC;
  signal \errors_channel[17]_i_27_n_0\ : STD_LOGIC;
  signal \errors_channel[17]_i_28_n_0\ : STD_LOGIC;
  signal \errors_channel[17]_i_29_n_0\ : STD_LOGIC;
  signal \errors_channel[17]_i_30_n_0\ : STD_LOGIC;
  signal \errors_channel[17]_i_31_n_0\ : STD_LOGIC;
  signal \errors_channel[17]_i_32_n_0\ : STD_LOGIC;
  signal \errors_channel[17]_i_33_n_0\ : STD_LOGIC;
  signal \errors_channel[17]_i_34_n_0\ : STD_LOGIC;
  signal \errors_channel[17]_i_35_n_0\ : STD_LOGIC;
  signal \errors_channel[17]_i_36_n_0\ : STD_LOGIC;
  signal \errors_channel[17]_i_37_n_0\ : STD_LOGIC;
  signal \errors_channel[17]_i_4_n_0\ : STD_LOGIC;
  signal \errors_channel[17]_i_5_n_0\ : STD_LOGIC;
  signal \errors_channel[17]_i_6_n_0\ : STD_LOGIC;
  signal \errors_channel[17]_i_7_n_0\ : STD_LOGIC;
  signal \errors_channel[17]_i_8_n_0\ : STD_LOGIC;
  signal \errors_channel[17]_i_9_n_0\ : STD_LOGIC;
  signal \errors_channel[18]_i_10_n_0\ : STD_LOGIC;
  signal \errors_channel[18]_i_11_n_0\ : STD_LOGIC;
  signal \errors_channel[18]_i_13_n_0\ : STD_LOGIC;
  signal \errors_channel[18]_i_14_n_0\ : STD_LOGIC;
  signal \errors_channel[18]_i_15_n_0\ : STD_LOGIC;
  signal \errors_channel[18]_i_16_n_0\ : STD_LOGIC;
  signal \errors_channel[18]_i_17_n_0\ : STD_LOGIC;
  signal \errors_channel[18]_i_18_n_0\ : STD_LOGIC;
  signal \errors_channel[18]_i_19_n_0\ : STD_LOGIC;
  signal \errors_channel[18]_i_1_n_0\ : STD_LOGIC;
  signal \errors_channel[18]_i_20_n_0\ : STD_LOGIC;
  signal \errors_channel[18]_i_22_n_0\ : STD_LOGIC;
  signal \errors_channel[18]_i_23_n_0\ : STD_LOGIC;
  signal \errors_channel[18]_i_24_n_0\ : STD_LOGIC;
  signal \errors_channel[18]_i_25_n_0\ : STD_LOGIC;
  signal \errors_channel[18]_i_26_n_0\ : STD_LOGIC;
  signal \errors_channel[18]_i_27_n_0\ : STD_LOGIC;
  signal \errors_channel[18]_i_28_n_0\ : STD_LOGIC;
  signal \errors_channel[18]_i_29_n_0\ : STD_LOGIC;
  signal \errors_channel[18]_i_30_n_0\ : STD_LOGIC;
  signal \errors_channel[18]_i_31_n_0\ : STD_LOGIC;
  signal \errors_channel[18]_i_32_n_0\ : STD_LOGIC;
  signal \errors_channel[18]_i_33_n_0\ : STD_LOGIC;
  signal \errors_channel[18]_i_34_n_0\ : STD_LOGIC;
  signal \errors_channel[18]_i_35_n_0\ : STD_LOGIC;
  signal \errors_channel[18]_i_36_n_0\ : STD_LOGIC;
  signal \errors_channel[18]_i_37_n_0\ : STD_LOGIC;
  signal \errors_channel[18]_i_4_n_0\ : STD_LOGIC;
  signal \errors_channel[18]_i_5_n_0\ : STD_LOGIC;
  signal \errors_channel[18]_i_6_n_0\ : STD_LOGIC;
  signal \errors_channel[18]_i_7_n_0\ : STD_LOGIC;
  signal \errors_channel[18]_i_8_n_0\ : STD_LOGIC;
  signal \errors_channel[18]_i_9_n_0\ : STD_LOGIC;
  signal \errors_channel[19]_i_10_n_0\ : STD_LOGIC;
  signal \errors_channel[19]_i_11_n_0\ : STD_LOGIC;
  signal \errors_channel[19]_i_13_n_0\ : STD_LOGIC;
  signal \errors_channel[19]_i_14_n_0\ : STD_LOGIC;
  signal \errors_channel[19]_i_15_n_0\ : STD_LOGIC;
  signal \errors_channel[19]_i_16_n_0\ : STD_LOGIC;
  signal \errors_channel[19]_i_17_n_0\ : STD_LOGIC;
  signal \errors_channel[19]_i_18_n_0\ : STD_LOGIC;
  signal \errors_channel[19]_i_19_n_0\ : STD_LOGIC;
  signal \errors_channel[19]_i_1_n_0\ : STD_LOGIC;
  signal \errors_channel[19]_i_20_n_0\ : STD_LOGIC;
  signal \errors_channel[19]_i_22_n_0\ : STD_LOGIC;
  signal \errors_channel[19]_i_23_n_0\ : STD_LOGIC;
  signal \errors_channel[19]_i_24_n_0\ : STD_LOGIC;
  signal \errors_channel[19]_i_25_n_0\ : STD_LOGIC;
  signal \errors_channel[19]_i_26_n_0\ : STD_LOGIC;
  signal \errors_channel[19]_i_27_n_0\ : STD_LOGIC;
  signal \errors_channel[19]_i_28_n_0\ : STD_LOGIC;
  signal \errors_channel[19]_i_29_n_0\ : STD_LOGIC;
  signal \errors_channel[19]_i_30_n_0\ : STD_LOGIC;
  signal \errors_channel[19]_i_31_n_0\ : STD_LOGIC;
  signal \errors_channel[19]_i_32_n_0\ : STD_LOGIC;
  signal \errors_channel[19]_i_33_n_0\ : STD_LOGIC;
  signal \errors_channel[19]_i_34_n_0\ : STD_LOGIC;
  signal \errors_channel[19]_i_35_n_0\ : STD_LOGIC;
  signal \errors_channel[19]_i_36_n_0\ : STD_LOGIC;
  signal \errors_channel[19]_i_37_n_0\ : STD_LOGIC;
  signal \errors_channel[19]_i_4_n_0\ : STD_LOGIC;
  signal \errors_channel[19]_i_5_n_0\ : STD_LOGIC;
  signal \errors_channel[19]_i_6_n_0\ : STD_LOGIC;
  signal \errors_channel[19]_i_7_n_0\ : STD_LOGIC;
  signal \errors_channel[19]_i_8_n_0\ : STD_LOGIC;
  signal \errors_channel[19]_i_9_n_0\ : STD_LOGIC;
  signal \errors_channel[1]_i_10_n_0\ : STD_LOGIC;
  signal \errors_channel[1]_i_11_n_0\ : STD_LOGIC;
  signal \errors_channel[1]_i_13_n_0\ : STD_LOGIC;
  signal \errors_channel[1]_i_14_n_0\ : STD_LOGIC;
  signal \errors_channel[1]_i_15_n_0\ : STD_LOGIC;
  signal \errors_channel[1]_i_16_n_0\ : STD_LOGIC;
  signal \errors_channel[1]_i_17_n_0\ : STD_LOGIC;
  signal \errors_channel[1]_i_18_n_0\ : STD_LOGIC;
  signal \errors_channel[1]_i_19_n_0\ : STD_LOGIC;
  signal \errors_channel[1]_i_1_n_0\ : STD_LOGIC;
  signal \errors_channel[1]_i_20_n_0\ : STD_LOGIC;
  signal \errors_channel[1]_i_22_n_0\ : STD_LOGIC;
  signal \errors_channel[1]_i_23_n_0\ : STD_LOGIC;
  signal \errors_channel[1]_i_24_n_0\ : STD_LOGIC;
  signal \errors_channel[1]_i_25_n_0\ : STD_LOGIC;
  signal \errors_channel[1]_i_26_n_0\ : STD_LOGIC;
  signal \errors_channel[1]_i_27_n_0\ : STD_LOGIC;
  signal \errors_channel[1]_i_28_n_0\ : STD_LOGIC;
  signal \errors_channel[1]_i_29_n_0\ : STD_LOGIC;
  signal \errors_channel[1]_i_30_n_0\ : STD_LOGIC;
  signal \errors_channel[1]_i_31_n_0\ : STD_LOGIC;
  signal \errors_channel[1]_i_32_n_0\ : STD_LOGIC;
  signal \errors_channel[1]_i_33_n_0\ : STD_LOGIC;
  signal \errors_channel[1]_i_34_n_0\ : STD_LOGIC;
  signal \errors_channel[1]_i_35_n_0\ : STD_LOGIC;
  signal \errors_channel[1]_i_36_n_0\ : STD_LOGIC;
  signal \errors_channel[1]_i_37_n_0\ : STD_LOGIC;
  signal \errors_channel[1]_i_4_n_0\ : STD_LOGIC;
  signal \errors_channel[1]_i_5_n_0\ : STD_LOGIC;
  signal \errors_channel[1]_i_6_n_0\ : STD_LOGIC;
  signal \errors_channel[1]_i_7_n_0\ : STD_LOGIC;
  signal \errors_channel[1]_i_8_n_0\ : STD_LOGIC;
  signal \errors_channel[1]_i_9_n_0\ : STD_LOGIC;
  signal \errors_channel[20]_i_10_n_0\ : STD_LOGIC;
  signal \errors_channel[20]_i_11_n_0\ : STD_LOGIC;
  signal \errors_channel[20]_i_13_n_0\ : STD_LOGIC;
  signal \errors_channel[20]_i_14_n_0\ : STD_LOGIC;
  signal \errors_channel[20]_i_15_n_0\ : STD_LOGIC;
  signal \errors_channel[20]_i_16_n_0\ : STD_LOGIC;
  signal \errors_channel[20]_i_17_n_0\ : STD_LOGIC;
  signal \errors_channel[20]_i_18_n_0\ : STD_LOGIC;
  signal \errors_channel[20]_i_19_n_0\ : STD_LOGIC;
  signal \errors_channel[20]_i_1_n_0\ : STD_LOGIC;
  signal \errors_channel[20]_i_20_n_0\ : STD_LOGIC;
  signal \errors_channel[20]_i_22_n_0\ : STD_LOGIC;
  signal \errors_channel[20]_i_23_n_0\ : STD_LOGIC;
  signal \errors_channel[20]_i_24_n_0\ : STD_LOGIC;
  signal \errors_channel[20]_i_25_n_0\ : STD_LOGIC;
  signal \errors_channel[20]_i_26_n_0\ : STD_LOGIC;
  signal \errors_channel[20]_i_27_n_0\ : STD_LOGIC;
  signal \errors_channel[20]_i_28_n_0\ : STD_LOGIC;
  signal \errors_channel[20]_i_29_n_0\ : STD_LOGIC;
  signal \errors_channel[20]_i_30_n_0\ : STD_LOGIC;
  signal \errors_channel[20]_i_31_n_0\ : STD_LOGIC;
  signal \errors_channel[20]_i_32_n_0\ : STD_LOGIC;
  signal \errors_channel[20]_i_33_n_0\ : STD_LOGIC;
  signal \errors_channel[20]_i_34_n_0\ : STD_LOGIC;
  signal \errors_channel[20]_i_35_n_0\ : STD_LOGIC;
  signal \errors_channel[20]_i_36_n_0\ : STD_LOGIC;
  signal \errors_channel[20]_i_37_n_0\ : STD_LOGIC;
  signal \errors_channel[20]_i_4_n_0\ : STD_LOGIC;
  signal \errors_channel[20]_i_5_n_0\ : STD_LOGIC;
  signal \errors_channel[20]_i_6_n_0\ : STD_LOGIC;
  signal \errors_channel[20]_i_7_n_0\ : STD_LOGIC;
  signal \errors_channel[20]_i_8_n_0\ : STD_LOGIC;
  signal \errors_channel[20]_i_9_n_0\ : STD_LOGIC;
  signal \errors_channel[21]_i_10_n_0\ : STD_LOGIC;
  signal \errors_channel[21]_i_11_n_0\ : STD_LOGIC;
  signal \errors_channel[21]_i_13_n_0\ : STD_LOGIC;
  signal \errors_channel[21]_i_14_n_0\ : STD_LOGIC;
  signal \errors_channel[21]_i_15_n_0\ : STD_LOGIC;
  signal \errors_channel[21]_i_16_n_0\ : STD_LOGIC;
  signal \errors_channel[21]_i_17_n_0\ : STD_LOGIC;
  signal \errors_channel[21]_i_18_n_0\ : STD_LOGIC;
  signal \errors_channel[21]_i_19_n_0\ : STD_LOGIC;
  signal \errors_channel[21]_i_1_n_0\ : STD_LOGIC;
  signal \errors_channel[21]_i_20_n_0\ : STD_LOGIC;
  signal \errors_channel[21]_i_22_n_0\ : STD_LOGIC;
  signal \errors_channel[21]_i_23_n_0\ : STD_LOGIC;
  signal \errors_channel[21]_i_24_n_0\ : STD_LOGIC;
  signal \errors_channel[21]_i_25_n_0\ : STD_LOGIC;
  signal \errors_channel[21]_i_26_n_0\ : STD_LOGIC;
  signal \errors_channel[21]_i_27_n_0\ : STD_LOGIC;
  signal \errors_channel[21]_i_28_n_0\ : STD_LOGIC;
  signal \errors_channel[21]_i_29_n_0\ : STD_LOGIC;
  signal \errors_channel[21]_i_30_n_0\ : STD_LOGIC;
  signal \errors_channel[21]_i_31_n_0\ : STD_LOGIC;
  signal \errors_channel[21]_i_32_n_0\ : STD_LOGIC;
  signal \errors_channel[21]_i_33_n_0\ : STD_LOGIC;
  signal \errors_channel[21]_i_34_n_0\ : STD_LOGIC;
  signal \errors_channel[21]_i_35_n_0\ : STD_LOGIC;
  signal \errors_channel[21]_i_36_n_0\ : STD_LOGIC;
  signal \errors_channel[21]_i_37_n_0\ : STD_LOGIC;
  signal \errors_channel[21]_i_4_n_0\ : STD_LOGIC;
  signal \errors_channel[21]_i_5_n_0\ : STD_LOGIC;
  signal \errors_channel[21]_i_6_n_0\ : STD_LOGIC;
  signal \errors_channel[21]_i_7_n_0\ : STD_LOGIC;
  signal \errors_channel[21]_i_8_n_0\ : STD_LOGIC;
  signal \errors_channel[21]_i_9_n_0\ : STD_LOGIC;
  signal \errors_channel[22]_i_10_n_0\ : STD_LOGIC;
  signal \errors_channel[22]_i_11_n_0\ : STD_LOGIC;
  signal \errors_channel[22]_i_13_n_0\ : STD_LOGIC;
  signal \errors_channel[22]_i_14_n_0\ : STD_LOGIC;
  signal \errors_channel[22]_i_15_n_0\ : STD_LOGIC;
  signal \errors_channel[22]_i_16_n_0\ : STD_LOGIC;
  signal \errors_channel[22]_i_17_n_0\ : STD_LOGIC;
  signal \errors_channel[22]_i_18_n_0\ : STD_LOGIC;
  signal \errors_channel[22]_i_19_n_0\ : STD_LOGIC;
  signal \errors_channel[22]_i_1_n_0\ : STD_LOGIC;
  signal \errors_channel[22]_i_20_n_0\ : STD_LOGIC;
  signal \errors_channel[22]_i_22_n_0\ : STD_LOGIC;
  signal \errors_channel[22]_i_23_n_0\ : STD_LOGIC;
  signal \errors_channel[22]_i_24_n_0\ : STD_LOGIC;
  signal \errors_channel[22]_i_25_n_0\ : STD_LOGIC;
  signal \errors_channel[22]_i_26_n_0\ : STD_LOGIC;
  signal \errors_channel[22]_i_27_n_0\ : STD_LOGIC;
  signal \errors_channel[22]_i_28_n_0\ : STD_LOGIC;
  signal \errors_channel[22]_i_29_n_0\ : STD_LOGIC;
  signal \errors_channel[22]_i_30_n_0\ : STD_LOGIC;
  signal \errors_channel[22]_i_31_n_0\ : STD_LOGIC;
  signal \errors_channel[22]_i_32_n_0\ : STD_LOGIC;
  signal \errors_channel[22]_i_33_n_0\ : STD_LOGIC;
  signal \errors_channel[22]_i_34_n_0\ : STD_LOGIC;
  signal \errors_channel[22]_i_35_n_0\ : STD_LOGIC;
  signal \errors_channel[22]_i_36_n_0\ : STD_LOGIC;
  signal \errors_channel[22]_i_37_n_0\ : STD_LOGIC;
  signal \errors_channel[22]_i_4_n_0\ : STD_LOGIC;
  signal \errors_channel[22]_i_5_n_0\ : STD_LOGIC;
  signal \errors_channel[22]_i_6_n_0\ : STD_LOGIC;
  signal \errors_channel[22]_i_7_n_0\ : STD_LOGIC;
  signal \errors_channel[22]_i_8_n_0\ : STD_LOGIC;
  signal \errors_channel[22]_i_9_n_0\ : STD_LOGIC;
  signal \errors_channel[23]_i_10_n_0\ : STD_LOGIC;
  signal \errors_channel[23]_i_11_n_0\ : STD_LOGIC;
  signal \errors_channel[23]_i_13_n_0\ : STD_LOGIC;
  signal \errors_channel[23]_i_14_n_0\ : STD_LOGIC;
  signal \errors_channel[23]_i_15_n_0\ : STD_LOGIC;
  signal \errors_channel[23]_i_16_n_0\ : STD_LOGIC;
  signal \errors_channel[23]_i_17_n_0\ : STD_LOGIC;
  signal \errors_channel[23]_i_18_n_0\ : STD_LOGIC;
  signal \errors_channel[23]_i_19_n_0\ : STD_LOGIC;
  signal \errors_channel[23]_i_1_n_0\ : STD_LOGIC;
  signal \errors_channel[23]_i_20_n_0\ : STD_LOGIC;
  signal \errors_channel[23]_i_22_n_0\ : STD_LOGIC;
  signal \errors_channel[23]_i_23_n_0\ : STD_LOGIC;
  signal \errors_channel[23]_i_24_n_0\ : STD_LOGIC;
  signal \errors_channel[23]_i_25_n_0\ : STD_LOGIC;
  signal \errors_channel[23]_i_26_n_0\ : STD_LOGIC;
  signal \errors_channel[23]_i_27_n_0\ : STD_LOGIC;
  signal \errors_channel[23]_i_28_n_0\ : STD_LOGIC;
  signal \errors_channel[23]_i_29_n_0\ : STD_LOGIC;
  signal \errors_channel[23]_i_30_n_0\ : STD_LOGIC;
  signal \errors_channel[23]_i_31_n_0\ : STD_LOGIC;
  signal \errors_channel[23]_i_32_n_0\ : STD_LOGIC;
  signal \errors_channel[23]_i_33_n_0\ : STD_LOGIC;
  signal \errors_channel[23]_i_34_n_0\ : STD_LOGIC;
  signal \errors_channel[23]_i_35_n_0\ : STD_LOGIC;
  signal \errors_channel[23]_i_36_n_0\ : STD_LOGIC;
  signal \errors_channel[23]_i_37_n_0\ : STD_LOGIC;
  signal \errors_channel[23]_i_4_n_0\ : STD_LOGIC;
  signal \errors_channel[23]_i_5_n_0\ : STD_LOGIC;
  signal \errors_channel[23]_i_6_n_0\ : STD_LOGIC;
  signal \errors_channel[23]_i_7_n_0\ : STD_LOGIC;
  signal \errors_channel[23]_i_8_n_0\ : STD_LOGIC;
  signal \errors_channel[23]_i_9_n_0\ : STD_LOGIC;
  signal \errors_channel[24]_i_10_n_0\ : STD_LOGIC;
  signal \errors_channel[24]_i_11_n_0\ : STD_LOGIC;
  signal \errors_channel[24]_i_13_n_0\ : STD_LOGIC;
  signal \errors_channel[24]_i_14_n_0\ : STD_LOGIC;
  signal \errors_channel[24]_i_15_n_0\ : STD_LOGIC;
  signal \errors_channel[24]_i_16_n_0\ : STD_LOGIC;
  signal \errors_channel[24]_i_17_n_0\ : STD_LOGIC;
  signal \errors_channel[24]_i_18_n_0\ : STD_LOGIC;
  signal \errors_channel[24]_i_19_n_0\ : STD_LOGIC;
  signal \errors_channel[24]_i_1_n_0\ : STD_LOGIC;
  signal \errors_channel[24]_i_20_n_0\ : STD_LOGIC;
  signal \errors_channel[24]_i_22_n_0\ : STD_LOGIC;
  signal \errors_channel[24]_i_23_n_0\ : STD_LOGIC;
  signal \errors_channel[24]_i_24_n_0\ : STD_LOGIC;
  signal \errors_channel[24]_i_25_n_0\ : STD_LOGIC;
  signal \errors_channel[24]_i_26_n_0\ : STD_LOGIC;
  signal \errors_channel[24]_i_27_n_0\ : STD_LOGIC;
  signal \errors_channel[24]_i_28_n_0\ : STD_LOGIC;
  signal \errors_channel[24]_i_29_n_0\ : STD_LOGIC;
  signal \errors_channel[24]_i_30_n_0\ : STD_LOGIC;
  signal \errors_channel[24]_i_31_n_0\ : STD_LOGIC;
  signal \errors_channel[24]_i_32_n_0\ : STD_LOGIC;
  signal \errors_channel[24]_i_33_n_0\ : STD_LOGIC;
  signal \errors_channel[24]_i_34_n_0\ : STD_LOGIC;
  signal \errors_channel[24]_i_35_n_0\ : STD_LOGIC;
  signal \errors_channel[24]_i_36_n_0\ : STD_LOGIC;
  signal \errors_channel[24]_i_37_n_0\ : STD_LOGIC;
  signal \errors_channel[24]_i_4_n_0\ : STD_LOGIC;
  signal \errors_channel[24]_i_5_n_0\ : STD_LOGIC;
  signal \errors_channel[24]_i_6_n_0\ : STD_LOGIC;
  signal \errors_channel[24]_i_7_n_0\ : STD_LOGIC;
  signal \errors_channel[24]_i_8_n_0\ : STD_LOGIC;
  signal \errors_channel[24]_i_9_n_0\ : STD_LOGIC;
  signal \errors_channel[25]_i_10_n_0\ : STD_LOGIC;
  signal \errors_channel[25]_i_11_n_0\ : STD_LOGIC;
  signal \errors_channel[25]_i_13_n_0\ : STD_LOGIC;
  signal \errors_channel[25]_i_14_n_0\ : STD_LOGIC;
  signal \errors_channel[25]_i_15_n_0\ : STD_LOGIC;
  signal \errors_channel[25]_i_16_n_0\ : STD_LOGIC;
  signal \errors_channel[25]_i_17_n_0\ : STD_LOGIC;
  signal \errors_channel[25]_i_18_n_0\ : STD_LOGIC;
  signal \errors_channel[25]_i_19_n_0\ : STD_LOGIC;
  signal \errors_channel[25]_i_1_n_0\ : STD_LOGIC;
  signal \errors_channel[25]_i_20_n_0\ : STD_LOGIC;
  signal \errors_channel[25]_i_22_n_0\ : STD_LOGIC;
  signal \errors_channel[25]_i_23_n_0\ : STD_LOGIC;
  signal \errors_channel[25]_i_24_n_0\ : STD_LOGIC;
  signal \errors_channel[25]_i_25_n_0\ : STD_LOGIC;
  signal \errors_channel[25]_i_26_n_0\ : STD_LOGIC;
  signal \errors_channel[25]_i_27_n_0\ : STD_LOGIC;
  signal \errors_channel[25]_i_28_n_0\ : STD_LOGIC;
  signal \errors_channel[25]_i_29_n_0\ : STD_LOGIC;
  signal \errors_channel[25]_i_30_n_0\ : STD_LOGIC;
  signal \errors_channel[25]_i_31_n_0\ : STD_LOGIC;
  signal \errors_channel[25]_i_32_n_0\ : STD_LOGIC;
  signal \errors_channel[25]_i_33_n_0\ : STD_LOGIC;
  signal \errors_channel[25]_i_34_n_0\ : STD_LOGIC;
  signal \errors_channel[25]_i_35_n_0\ : STD_LOGIC;
  signal \errors_channel[25]_i_36_n_0\ : STD_LOGIC;
  signal \errors_channel[25]_i_37_n_0\ : STD_LOGIC;
  signal \errors_channel[25]_i_4_n_0\ : STD_LOGIC;
  signal \errors_channel[25]_i_5_n_0\ : STD_LOGIC;
  signal \errors_channel[25]_i_6_n_0\ : STD_LOGIC;
  signal \errors_channel[25]_i_7_n_0\ : STD_LOGIC;
  signal \errors_channel[25]_i_8_n_0\ : STD_LOGIC;
  signal \errors_channel[25]_i_9_n_0\ : STD_LOGIC;
  signal \errors_channel[26]_i_10_n_0\ : STD_LOGIC;
  signal \errors_channel[26]_i_11_n_0\ : STD_LOGIC;
  signal \errors_channel[26]_i_13_n_0\ : STD_LOGIC;
  signal \errors_channel[26]_i_14_n_0\ : STD_LOGIC;
  signal \errors_channel[26]_i_15_n_0\ : STD_LOGIC;
  signal \errors_channel[26]_i_16_n_0\ : STD_LOGIC;
  signal \errors_channel[26]_i_17_n_0\ : STD_LOGIC;
  signal \errors_channel[26]_i_18_n_0\ : STD_LOGIC;
  signal \errors_channel[26]_i_19_n_0\ : STD_LOGIC;
  signal \errors_channel[26]_i_1_n_0\ : STD_LOGIC;
  signal \errors_channel[26]_i_20_n_0\ : STD_LOGIC;
  signal \errors_channel[26]_i_22_n_0\ : STD_LOGIC;
  signal \errors_channel[26]_i_23_n_0\ : STD_LOGIC;
  signal \errors_channel[26]_i_24_n_0\ : STD_LOGIC;
  signal \errors_channel[26]_i_25_n_0\ : STD_LOGIC;
  signal \errors_channel[26]_i_26_n_0\ : STD_LOGIC;
  signal \errors_channel[26]_i_27_n_0\ : STD_LOGIC;
  signal \errors_channel[26]_i_28_n_0\ : STD_LOGIC;
  signal \errors_channel[26]_i_29_n_0\ : STD_LOGIC;
  signal \errors_channel[26]_i_30_n_0\ : STD_LOGIC;
  signal \errors_channel[26]_i_31_n_0\ : STD_LOGIC;
  signal \errors_channel[26]_i_32_n_0\ : STD_LOGIC;
  signal \errors_channel[26]_i_33_n_0\ : STD_LOGIC;
  signal \errors_channel[26]_i_34_n_0\ : STD_LOGIC;
  signal \errors_channel[26]_i_35_n_0\ : STD_LOGIC;
  signal \errors_channel[26]_i_36_n_0\ : STD_LOGIC;
  signal \errors_channel[26]_i_37_n_0\ : STD_LOGIC;
  signal \errors_channel[26]_i_4_n_0\ : STD_LOGIC;
  signal \errors_channel[26]_i_5_n_0\ : STD_LOGIC;
  signal \errors_channel[26]_i_6_n_0\ : STD_LOGIC;
  signal \errors_channel[26]_i_7_n_0\ : STD_LOGIC;
  signal \errors_channel[26]_i_8_n_0\ : STD_LOGIC;
  signal \errors_channel[26]_i_9_n_0\ : STD_LOGIC;
  signal \errors_channel[27]_i_10_n_0\ : STD_LOGIC;
  signal \errors_channel[27]_i_11_n_0\ : STD_LOGIC;
  signal \errors_channel[27]_i_13_n_0\ : STD_LOGIC;
  signal \errors_channel[27]_i_14_n_0\ : STD_LOGIC;
  signal \errors_channel[27]_i_15_n_0\ : STD_LOGIC;
  signal \errors_channel[27]_i_16_n_0\ : STD_LOGIC;
  signal \errors_channel[27]_i_17_n_0\ : STD_LOGIC;
  signal \errors_channel[27]_i_18_n_0\ : STD_LOGIC;
  signal \errors_channel[27]_i_19_n_0\ : STD_LOGIC;
  signal \errors_channel[27]_i_1_n_0\ : STD_LOGIC;
  signal \errors_channel[27]_i_20_n_0\ : STD_LOGIC;
  signal \errors_channel[27]_i_22_n_0\ : STD_LOGIC;
  signal \errors_channel[27]_i_23_n_0\ : STD_LOGIC;
  signal \errors_channel[27]_i_24_n_0\ : STD_LOGIC;
  signal \errors_channel[27]_i_25_n_0\ : STD_LOGIC;
  signal \errors_channel[27]_i_26_n_0\ : STD_LOGIC;
  signal \errors_channel[27]_i_27_n_0\ : STD_LOGIC;
  signal \errors_channel[27]_i_28_n_0\ : STD_LOGIC;
  signal \errors_channel[27]_i_29_n_0\ : STD_LOGIC;
  signal \errors_channel[27]_i_30_n_0\ : STD_LOGIC;
  signal \errors_channel[27]_i_31_n_0\ : STD_LOGIC;
  signal \errors_channel[27]_i_32_n_0\ : STD_LOGIC;
  signal \errors_channel[27]_i_33_n_0\ : STD_LOGIC;
  signal \errors_channel[27]_i_34_n_0\ : STD_LOGIC;
  signal \errors_channel[27]_i_35_n_0\ : STD_LOGIC;
  signal \errors_channel[27]_i_36_n_0\ : STD_LOGIC;
  signal \errors_channel[27]_i_37_n_0\ : STD_LOGIC;
  signal \errors_channel[27]_i_4_n_0\ : STD_LOGIC;
  signal \errors_channel[27]_i_5_n_0\ : STD_LOGIC;
  signal \errors_channel[27]_i_6_n_0\ : STD_LOGIC;
  signal \errors_channel[27]_i_7_n_0\ : STD_LOGIC;
  signal \errors_channel[27]_i_8_n_0\ : STD_LOGIC;
  signal \errors_channel[27]_i_9_n_0\ : STD_LOGIC;
  signal \errors_channel[28]_i_10_n_0\ : STD_LOGIC;
  signal \errors_channel[28]_i_11_n_0\ : STD_LOGIC;
  signal \errors_channel[28]_i_13_n_0\ : STD_LOGIC;
  signal \errors_channel[28]_i_14_n_0\ : STD_LOGIC;
  signal \errors_channel[28]_i_15_n_0\ : STD_LOGIC;
  signal \errors_channel[28]_i_16_n_0\ : STD_LOGIC;
  signal \errors_channel[28]_i_17_n_0\ : STD_LOGIC;
  signal \errors_channel[28]_i_18_n_0\ : STD_LOGIC;
  signal \errors_channel[28]_i_19_n_0\ : STD_LOGIC;
  signal \errors_channel[28]_i_1_n_0\ : STD_LOGIC;
  signal \errors_channel[28]_i_20_n_0\ : STD_LOGIC;
  signal \errors_channel[28]_i_22_n_0\ : STD_LOGIC;
  signal \errors_channel[28]_i_23_n_0\ : STD_LOGIC;
  signal \errors_channel[28]_i_24_n_0\ : STD_LOGIC;
  signal \errors_channel[28]_i_25_n_0\ : STD_LOGIC;
  signal \errors_channel[28]_i_26_n_0\ : STD_LOGIC;
  signal \errors_channel[28]_i_27_n_0\ : STD_LOGIC;
  signal \errors_channel[28]_i_28_n_0\ : STD_LOGIC;
  signal \errors_channel[28]_i_29_n_0\ : STD_LOGIC;
  signal \errors_channel[28]_i_30_n_0\ : STD_LOGIC;
  signal \errors_channel[28]_i_31_n_0\ : STD_LOGIC;
  signal \errors_channel[28]_i_32_n_0\ : STD_LOGIC;
  signal \errors_channel[28]_i_33_n_0\ : STD_LOGIC;
  signal \errors_channel[28]_i_34_n_0\ : STD_LOGIC;
  signal \errors_channel[28]_i_35_n_0\ : STD_LOGIC;
  signal \errors_channel[28]_i_36_n_0\ : STD_LOGIC;
  signal \errors_channel[28]_i_37_n_0\ : STD_LOGIC;
  signal \errors_channel[28]_i_4_n_0\ : STD_LOGIC;
  signal \errors_channel[28]_i_5_n_0\ : STD_LOGIC;
  signal \errors_channel[28]_i_6_n_0\ : STD_LOGIC;
  signal \errors_channel[28]_i_7_n_0\ : STD_LOGIC;
  signal \errors_channel[28]_i_8_n_0\ : STD_LOGIC;
  signal \errors_channel[28]_i_9_n_0\ : STD_LOGIC;
  signal \errors_channel[29]_i_10_n_0\ : STD_LOGIC;
  signal \errors_channel[29]_i_11_n_0\ : STD_LOGIC;
  signal \errors_channel[29]_i_13_n_0\ : STD_LOGIC;
  signal \errors_channel[29]_i_14_n_0\ : STD_LOGIC;
  signal \errors_channel[29]_i_15_n_0\ : STD_LOGIC;
  signal \errors_channel[29]_i_16_n_0\ : STD_LOGIC;
  signal \errors_channel[29]_i_17_n_0\ : STD_LOGIC;
  signal \errors_channel[29]_i_18_n_0\ : STD_LOGIC;
  signal \errors_channel[29]_i_19_n_0\ : STD_LOGIC;
  signal \errors_channel[29]_i_1_n_0\ : STD_LOGIC;
  signal \errors_channel[29]_i_20_n_0\ : STD_LOGIC;
  signal \errors_channel[29]_i_22_n_0\ : STD_LOGIC;
  signal \errors_channel[29]_i_23_n_0\ : STD_LOGIC;
  signal \errors_channel[29]_i_24_n_0\ : STD_LOGIC;
  signal \errors_channel[29]_i_25_n_0\ : STD_LOGIC;
  signal \errors_channel[29]_i_26_n_0\ : STD_LOGIC;
  signal \errors_channel[29]_i_27_n_0\ : STD_LOGIC;
  signal \errors_channel[29]_i_28_n_0\ : STD_LOGIC;
  signal \errors_channel[29]_i_29_n_0\ : STD_LOGIC;
  signal \errors_channel[29]_i_30_n_0\ : STD_LOGIC;
  signal \errors_channel[29]_i_31_n_0\ : STD_LOGIC;
  signal \errors_channel[29]_i_32_n_0\ : STD_LOGIC;
  signal \errors_channel[29]_i_33_n_0\ : STD_LOGIC;
  signal \errors_channel[29]_i_34_n_0\ : STD_LOGIC;
  signal \errors_channel[29]_i_35_n_0\ : STD_LOGIC;
  signal \errors_channel[29]_i_36_n_0\ : STD_LOGIC;
  signal \errors_channel[29]_i_37_n_0\ : STD_LOGIC;
  signal \errors_channel[29]_i_4_n_0\ : STD_LOGIC;
  signal \errors_channel[29]_i_5_n_0\ : STD_LOGIC;
  signal \errors_channel[29]_i_6_n_0\ : STD_LOGIC;
  signal \errors_channel[29]_i_7_n_0\ : STD_LOGIC;
  signal \errors_channel[29]_i_8_n_0\ : STD_LOGIC;
  signal \errors_channel[29]_i_9_n_0\ : STD_LOGIC;
  signal \errors_channel[2]_i_10_n_0\ : STD_LOGIC;
  signal \errors_channel[2]_i_11_n_0\ : STD_LOGIC;
  signal \errors_channel[2]_i_13_n_0\ : STD_LOGIC;
  signal \errors_channel[2]_i_14_n_0\ : STD_LOGIC;
  signal \errors_channel[2]_i_15_n_0\ : STD_LOGIC;
  signal \errors_channel[2]_i_16_n_0\ : STD_LOGIC;
  signal \errors_channel[2]_i_17_n_0\ : STD_LOGIC;
  signal \errors_channel[2]_i_18_n_0\ : STD_LOGIC;
  signal \errors_channel[2]_i_19_n_0\ : STD_LOGIC;
  signal \errors_channel[2]_i_1_n_0\ : STD_LOGIC;
  signal \errors_channel[2]_i_20_n_0\ : STD_LOGIC;
  signal \errors_channel[2]_i_22_n_0\ : STD_LOGIC;
  signal \errors_channel[2]_i_23_n_0\ : STD_LOGIC;
  signal \errors_channel[2]_i_24_n_0\ : STD_LOGIC;
  signal \errors_channel[2]_i_25_n_0\ : STD_LOGIC;
  signal \errors_channel[2]_i_26_n_0\ : STD_LOGIC;
  signal \errors_channel[2]_i_27_n_0\ : STD_LOGIC;
  signal \errors_channel[2]_i_28_n_0\ : STD_LOGIC;
  signal \errors_channel[2]_i_29_n_0\ : STD_LOGIC;
  signal \errors_channel[2]_i_30_n_0\ : STD_LOGIC;
  signal \errors_channel[2]_i_31_n_0\ : STD_LOGIC;
  signal \errors_channel[2]_i_32_n_0\ : STD_LOGIC;
  signal \errors_channel[2]_i_33_n_0\ : STD_LOGIC;
  signal \errors_channel[2]_i_34_n_0\ : STD_LOGIC;
  signal \errors_channel[2]_i_35_n_0\ : STD_LOGIC;
  signal \errors_channel[2]_i_36_n_0\ : STD_LOGIC;
  signal \errors_channel[2]_i_37_n_0\ : STD_LOGIC;
  signal \errors_channel[2]_i_4_n_0\ : STD_LOGIC;
  signal \errors_channel[2]_i_5_n_0\ : STD_LOGIC;
  signal \errors_channel[2]_i_6_n_0\ : STD_LOGIC;
  signal \errors_channel[2]_i_7_n_0\ : STD_LOGIC;
  signal \errors_channel[2]_i_8_n_0\ : STD_LOGIC;
  signal \errors_channel[2]_i_9_n_0\ : STD_LOGIC;
  signal \errors_channel[30]_i_10_n_0\ : STD_LOGIC;
  signal \errors_channel[30]_i_11_n_0\ : STD_LOGIC;
  signal \errors_channel[30]_i_13_n_0\ : STD_LOGIC;
  signal \errors_channel[30]_i_14_n_0\ : STD_LOGIC;
  signal \errors_channel[30]_i_15_n_0\ : STD_LOGIC;
  signal \errors_channel[30]_i_16_n_0\ : STD_LOGIC;
  signal \errors_channel[30]_i_17_n_0\ : STD_LOGIC;
  signal \errors_channel[30]_i_18_n_0\ : STD_LOGIC;
  signal \errors_channel[30]_i_19_n_0\ : STD_LOGIC;
  signal \errors_channel[30]_i_1_n_0\ : STD_LOGIC;
  signal \errors_channel[30]_i_20_n_0\ : STD_LOGIC;
  signal \errors_channel[30]_i_22_n_0\ : STD_LOGIC;
  signal \errors_channel[30]_i_23_n_0\ : STD_LOGIC;
  signal \errors_channel[30]_i_24_n_0\ : STD_LOGIC;
  signal \errors_channel[30]_i_25_n_0\ : STD_LOGIC;
  signal \errors_channel[30]_i_26_n_0\ : STD_LOGIC;
  signal \errors_channel[30]_i_27_n_0\ : STD_LOGIC;
  signal \errors_channel[30]_i_28_n_0\ : STD_LOGIC;
  signal \errors_channel[30]_i_29_n_0\ : STD_LOGIC;
  signal \errors_channel[30]_i_30_n_0\ : STD_LOGIC;
  signal \errors_channel[30]_i_31_n_0\ : STD_LOGIC;
  signal \errors_channel[30]_i_32_n_0\ : STD_LOGIC;
  signal \errors_channel[30]_i_33_n_0\ : STD_LOGIC;
  signal \errors_channel[30]_i_34_n_0\ : STD_LOGIC;
  signal \errors_channel[30]_i_35_n_0\ : STD_LOGIC;
  signal \errors_channel[30]_i_36_n_0\ : STD_LOGIC;
  signal \errors_channel[30]_i_37_n_0\ : STD_LOGIC;
  signal \errors_channel[30]_i_4_n_0\ : STD_LOGIC;
  signal \errors_channel[30]_i_5_n_0\ : STD_LOGIC;
  signal \errors_channel[30]_i_6_n_0\ : STD_LOGIC;
  signal \errors_channel[30]_i_7_n_0\ : STD_LOGIC;
  signal \errors_channel[30]_i_8_n_0\ : STD_LOGIC;
  signal \errors_channel[30]_i_9_n_0\ : STD_LOGIC;
  signal \errors_channel[31]_i_10_n_0\ : STD_LOGIC;
  signal \errors_channel[31]_i_11_n_0\ : STD_LOGIC;
  signal \errors_channel[31]_i_13_n_0\ : STD_LOGIC;
  signal \errors_channel[31]_i_14_n_0\ : STD_LOGIC;
  signal \errors_channel[31]_i_15_n_0\ : STD_LOGIC;
  signal \errors_channel[31]_i_16_n_0\ : STD_LOGIC;
  signal \errors_channel[31]_i_17_n_0\ : STD_LOGIC;
  signal \errors_channel[31]_i_18_n_0\ : STD_LOGIC;
  signal \errors_channel[31]_i_19_n_0\ : STD_LOGIC;
  signal \errors_channel[31]_i_1_n_0\ : STD_LOGIC;
  signal \errors_channel[31]_i_20_n_0\ : STD_LOGIC;
  signal \errors_channel[31]_i_22_n_0\ : STD_LOGIC;
  signal \errors_channel[31]_i_23_n_0\ : STD_LOGIC;
  signal \errors_channel[31]_i_24_n_0\ : STD_LOGIC;
  signal \errors_channel[31]_i_25_n_0\ : STD_LOGIC;
  signal \errors_channel[31]_i_26_n_0\ : STD_LOGIC;
  signal \errors_channel[31]_i_27_n_0\ : STD_LOGIC;
  signal \errors_channel[31]_i_28_n_0\ : STD_LOGIC;
  signal \errors_channel[31]_i_29_n_0\ : STD_LOGIC;
  signal \errors_channel[31]_i_30_n_0\ : STD_LOGIC;
  signal \errors_channel[31]_i_31_n_0\ : STD_LOGIC;
  signal \errors_channel[31]_i_32_n_0\ : STD_LOGIC;
  signal \errors_channel[31]_i_33_n_0\ : STD_LOGIC;
  signal \errors_channel[31]_i_34_n_0\ : STD_LOGIC;
  signal \errors_channel[31]_i_35_n_0\ : STD_LOGIC;
  signal \errors_channel[31]_i_36_n_0\ : STD_LOGIC;
  signal \errors_channel[31]_i_37_n_0\ : STD_LOGIC;
  signal \errors_channel[31]_i_4_n_0\ : STD_LOGIC;
  signal \errors_channel[31]_i_5_n_0\ : STD_LOGIC;
  signal \errors_channel[31]_i_6_n_0\ : STD_LOGIC;
  signal \errors_channel[31]_i_7_n_0\ : STD_LOGIC;
  signal \errors_channel[31]_i_8_n_0\ : STD_LOGIC;
  signal \errors_channel[31]_i_9_n_0\ : STD_LOGIC;
  signal \errors_channel[3]_i_10_n_0\ : STD_LOGIC;
  signal \errors_channel[3]_i_11_n_0\ : STD_LOGIC;
  signal \errors_channel[3]_i_13_n_0\ : STD_LOGIC;
  signal \errors_channel[3]_i_14_n_0\ : STD_LOGIC;
  signal \errors_channel[3]_i_15_n_0\ : STD_LOGIC;
  signal \errors_channel[3]_i_16_n_0\ : STD_LOGIC;
  signal \errors_channel[3]_i_17_n_0\ : STD_LOGIC;
  signal \errors_channel[3]_i_18_n_0\ : STD_LOGIC;
  signal \errors_channel[3]_i_19_n_0\ : STD_LOGIC;
  signal \errors_channel[3]_i_1_n_0\ : STD_LOGIC;
  signal \errors_channel[3]_i_20_n_0\ : STD_LOGIC;
  signal \errors_channel[3]_i_22_n_0\ : STD_LOGIC;
  signal \errors_channel[3]_i_23_n_0\ : STD_LOGIC;
  signal \errors_channel[3]_i_24_n_0\ : STD_LOGIC;
  signal \errors_channel[3]_i_25_n_0\ : STD_LOGIC;
  signal \errors_channel[3]_i_26_n_0\ : STD_LOGIC;
  signal \errors_channel[3]_i_27_n_0\ : STD_LOGIC;
  signal \errors_channel[3]_i_28_n_0\ : STD_LOGIC;
  signal \errors_channel[3]_i_29_n_0\ : STD_LOGIC;
  signal \errors_channel[3]_i_30_n_0\ : STD_LOGIC;
  signal \errors_channel[3]_i_31_n_0\ : STD_LOGIC;
  signal \errors_channel[3]_i_32_n_0\ : STD_LOGIC;
  signal \errors_channel[3]_i_33_n_0\ : STD_LOGIC;
  signal \errors_channel[3]_i_34_n_0\ : STD_LOGIC;
  signal \errors_channel[3]_i_35_n_0\ : STD_LOGIC;
  signal \errors_channel[3]_i_36_n_0\ : STD_LOGIC;
  signal \errors_channel[3]_i_37_n_0\ : STD_LOGIC;
  signal \errors_channel[3]_i_4_n_0\ : STD_LOGIC;
  signal \errors_channel[3]_i_5_n_0\ : STD_LOGIC;
  signal \errors_channel[3]_i_6_n_0\ : STD_LOGIC;
  signal \errors_channel[3]_i_7_n_0\ : STD_LOGIC;
  signal \errors_channel[3]_i_8_n_0\ : STD_LOGIC;
  signal \errors_channel[3]_i_9_n_0\ : STD_LOGIC;
  signal \errors_channel[4]_i_10_n_0\ : STD_LOGIC;
  signal \errors_channel[4]_i_11_n_0\ : STD_LOGIC;
  signal \errors_channel[4]_i_13_n_0\ : STD_LOGIC;
  signal \errors_channel[4]_i_14_n_0\ : STD_LOGIC;
  signal \errors_channel[4]_i_15_n_0\ : STD_LOGIC;
  signal \errors_channel[4]_i_16_n_0\ : STD_LOGIC;
  signal \errors_channel[4]_i_17_n_0\ : STD_LOGIC;
  signal \errors_channel[4]_i_18_n_0\ : STD_LOGIC;
  signal \errors_channel[4]_i_19_n_0\ : STD_LOGIC;
  signal \errors_channel[4]_i_1_n_0\ : STD_LOGIC;
  signal \errors_channel[4]_i_20_n_0\ : STD_LOGIC;
  signal \errors_channel[4]_i_22_n_0\ : STD_LOGIC;
  signal \errors_channel[4]_i_23_n_0\ : STD_LOGIC;
  signal \errors_channel[4]_i_24_n_0\ : STD_LOGIC;
  signal \errors_channel[4]_i_25_n_0\ : STD_LOGIC;
  signal \errors_channel[4]_i_26_n_0\ : STD_LOGIC;
  signal \errors_channel[4]_i_27_n_0\ : STD_LOGIC;
  signal \errors_channel[4]_i_28_n_0\ : STD_LOGIC;
  signal \errors_channel[4]_i_29_n_0\ : STD_LOGIC;
  signal \errors_channel[4]_i_30_n_0\ : STD_LOGIC;
  signal \errors_channel[4]_i_31_n_0\ : STD_LOGIC;
  signal \errors_channel[4]_i_32_n_0\ : STD_LOGIC;
  signal \errors_channel[4]_i_33_n_0\ : STD_LOGIC;
  signal \errors_channel[4]_i_34_n_0\ : STD_LOGIC;
  signal \errors_channel[4]_i_35_n_0\ : STD_LOGIC;
  signal \errors_channel[4]_i_36_n_0\ : STD_LOGIC;
  signal \errors_channel[4]_i_37_n_0\ : STD_LOGIC;
  signal \errors_channel[4]_i_4_n_0\ : STD_LOGIC;
  signal \errors_channel[4]_i_5_n_0\ : STD_LOGIC;
  signal \errors_channel[4]_i_6_n_0\ : STD_LOGIC;
  signal \errors_channel[4]_i_7_n_0\ : STD_LOGIC;
  signal \errors_channel[4]_i_8_n_0\ : STD_LOGIC;
  signal \errors_channel[4]_i_9_n_0\ : STD_LOGIC;
  signal \errors_channel[5]_i_10_n_0\ : STD_LOGIC;
  signal \errors_channel[5]_i_11_n_0\ : STD_LOGIC;
  signal \errors_channel[5]_i_13_n_0\ : STD_LOGIC;
  signal \errors_channel[5]_i_14_n_0\ : STD_LOGIC;
  signal \errors_channel[5]_i_15_n_0\ : STD_LOGIC;
  signal \errors_channel[5]_i_16_n_0\ : STD_LOGIC;
  signal \errors_channel[5]_i_17_n_0\ : STD_LOGIC;
  signal \errors_channel[5]_i_18_n_0\ : STD_LOGIC;
  signal \errors_channel[5]_i_19_n_0\ : STD_LOGIC;
  signal \errors_channel[5]_i_1_n_0\ : STD_LOGIC;
  signal \errors_channel[5]_i_20_n_0\ : STD_LOGIC;
  signal \errors_channel[5]_i_22_n_0\ : STD_LOGIC;
  signal \errors_channel[5]_i_23_n_0\ : STD_LOGIC;
  signal \errors_channel[5]_i_24_n_0\ : STD_LOGIC;
  signal \errors_channel[5]_i_25_n_0\ : STD_LOGIC;
  signal \errors_channel[5]_i_26_n_0\ : STD_LOGIC;
  signal \errors_channel[5]_i_27_n_0\ : STD_LOGIC;
  signal \errors_channel[5]_i_28_n_0\ : STD_LOGIC;
  signal \errors_channel[5]_i_29_n_0\ : STD_LOGIC;
  signal \errors_channel[5]_i_30_n_0\ : STD_LOGIC;
  signal \errors_channel[5]_i_31_n_0\ : STD_LOGIC;
  signal \errors_channel[5]_i_32_n_0\ : STD_LOGIC;
  signal \errors_channel[5]_i_33_n_0\ : STD_LOGIC;
  signal \errors_channel[5]_i_34_n_0\ : STD_LOGIC;
  signal \errors_channel[5]_i_35_n_0\ : STD_LOGIC;
  signal \errors_channel[5]_i_36_n_0\ : STD_LOGIC;
  signal \errors_channel[5]_i_37_n_0\ : STD_LOGIC;
  signal \errors_channel[5]_i_4_n_0\ : STD_LOGIC;
  signal \errors_channel[5]_i_5_n_0\ : STD_LOGIC;
  signal \errors_channel[5]_i_6_n_0\ : STD_LOGIC;
  signal \errors_channel[5]_i_7_n_0\ : STD_LOGIC;
  signal \errors_channel[5]_i_8_n_0\ : STD_LOGIC;
  signal \errors_channel[5]_i_9_n_0\ : STD_LOGIC;
  signal \errors_channel[6]_i_10_n_0\ : STD_LOGIC;
  signal \errors_channel[6]_i_11_n_0\ : STD_LOGIC;
  signal \errors_channel[6]_i_13_n_0\ : STD_LOGIC;
  signal \errors_channel[6]_i_14_n_0\ : STD_LOGIC;
  signal \errors_channel[6]_i_15_n_0\ : STD_LOGIC;
  signal \errors_channel[6]_i_16_n_0\ : STD_LOGIC;
  signal \errors_channel[6]_i_17_n_0\ : STD_LOGIC;
  signal \errors_channel[6]_i_18_n_0\ : STD_LOGIC;
  signal \errors_channel[6]_i_19_n_0\ : STD_LOGIC;
  signal \errors_channel[6]_i_1_n_0\ : STD_LOGIC;
  signal \errors_channel[6]_i_20_n_0\ : STD_LOGIC;
  signal \errors_channel[6]_i_22_n_0\ : STD_LOGIC;
  signal \errors_channel[6]_i_23_n_0\ : STD_LOGIC;
  signal \errors_channel[6]_i_24_n_0\ : STD_LOGIC;
  signal \errors_channel[6]_i_25_n_0\ : STD_LOGIC;
  signal \errors_channel[6]_i_26_n_0\ : STD_LOGIC;
  signal \errors_channel[6]_i_27_n_0\ : STD_LOGIC;
  signal \errors_channel[6]_i_28_n_0\ : STD_LOGIC;
  signal \errors_channel[6]_i_29_n_0\ : STD_LOGIC;
  signal \errors_channel[6]_i_30_n_0\ : STD_LOGIC;
  signal \errors_channel[6]_i_31_n_0\ : STD_LOGIC;
  signal \errors_channel[6]_i_32_n_0\ : STD_LOGIC;
  signal \errors_channel[6]_i_33_n_0\ : STD_LOGIC;
  signal \errors_channel[6]_i_34_n_0\ : STD_LOGIC;
  signal \errors_channel[6]_i_35_n_0\ : STD_LOGIC;
  signal \errors_channel[6]_i_36_n_0\ : STD_LOGIC;
  signal \errors_channel[6]_i_37_n_0\ : STD_LOGIC;
  signal \errors_channel[6]_i_4_n_0\ : STD_LOGIC;
  signal \errors_channel[6]_i_5_n_0\ : STD_LOGIC;
  signal \errors_channel[6]_i_6_n_0\ : STD_LOGIC;
  signal \errors_channel[6]_i_7_n_0\ : STD_LOGIC;
  signal \errors_channel[6]_i_8_n_0\ : STD_LOGIC;
  signal \errors_channel[6]_i_9_n_0\ : STD_LOGIC;
  signal \errors_channel[7]_i_10_n_0\ : STD_LOGIC;
  signal \errors_channel[7]_i_11_n_0\ : STD_LOGIC;
  signal \errors_channel[7]_i_13_n_0\ : STD_LOGIC;
  signal \errors_channel[7]_i_14_n_0\ : STD_LOGIC;
  signal \errors_channel[7]_i_15_n_0\ : STD_LOGIC;
  signal \errors_channel[7]_i_16_n_0\ : STD_LOGIC;
  signal \errors_channel[7]_i_17_n_0\ : STD_LOGIC;
  signal \errors_channel[7]_i_18_n_0\ : STD_LOGIC;
  signal \errors_channel[7]_i_19_n_0\ : STD_LOGIC;
  signal \errors_channel[7]_i_1_n_0\ : STD_LOGIC;
  signal \errors_channel[7]_i_20_n_0\ : STD_LOGIC;
  signal \errors_channel[7]_i_22_n_0\ : STD_LOGIC;
  signal \errors_channel[7]_i_23_n_0\ : STD_LOGIC;
  signal \errors_channel[7]_i_24_n_0\ : STD_LOGIC;
  signal \errors_channel[7]_i_25_n_0\ : STD_LOGIC;
  signal \errors_channel[7]_i_26_n_0\ : STD_LOGIC;
  signal \errors_channel[7]_i_27_n_0\ : STD_LOGIC;
  signal \errors_channel[7]_i_28_n_0\ : STD_LOGIC;
  signal \errors_channel[7]_i_29_n_0\ : STD_LOGIC;
  signal \errors_channel[7]_i_30_n_0\ : STD_LOGIC;
  signal \errors_channel[7]_i_31_n_0\ : STD_LOGIC;
  signal \errors_channel[7]_i_32_n_0\ : STD_LOGIC;
  signal \errors_channel[7]_i_33_n_0\ : STD_LOGIC;
  signal \errors_channel[7]_i_34_n_0\ : STD_LOGIC;
  signal \errors_channel[7]_i_35_n_0\ : STD_LOGIC;
  signal \errors_channel[7]_i_36_n_0\ : STD_LOGIC;
  signal \errors_channel[7]_i_37_n_0\ : STD_LOGIC;
  signal \errors_channel[7]_i_4_n_0\ : STD_LOGIC;
  signal \errors_channel[7]_i_5_n_0\ : STD_LOGIC;
  signal \errors_channel[7]_i_6_n_0\ : STD_LOGIC;
  signal \errors_channel[7]_i_7_n_0\ : STD_LOGIC;
  signal \errors_channel[7]_i_8_n_0\ : STD_LOGIC;
  signal \errors_channel[7]_i_9_n_0\ : STD_LOGIC;
  signal \errors_channel[8]_i_10_n_0\ : STD_LOGIC;
  signal \errors_channel[8]_i_11_n_0\ : STD_LOGIC;
  signal \errors_channel[8]_i_13_n_0\ : STD_LOGIC;
  signal \errors_channel[8]_i_14_n_0\ : STD_LOGIC;
  signal \errors_channel[8]_i_15_n_0\ : STD_LOGIC;
  signal \errors_channel[8]_i_16_n_0\ : STD_LOGIC;
  signal \errors_channel[8]_i_17_n_0\ : STD_LOGIC;
  signal \errors_channel[8]_i_18_n_0\ : STD_LOGIC;
  signal \errors_channel[8]_i_19_n_0\ : STD_LOGIC;
  signal \errors_channel[8]_i_1_n_0\ : STD_LOGIC;
  signal \errors_channel[8]_i_20_n_0\ : STD_LOGIC;
  signal \errors_channel[8]_i_22_n_0\ : STD_LOGIC;
  signal \errors_channel[8]_i_23_n_0\ : STD_LOGIC;
  signal \errors_channel[8]_i_24_n_0\ : STD_LOGIC;
  signal \errors_channel[8]_i_25_n_0\ : STD_LOGIC;
  signal \errors_channel[8]_i_26_n_0\ : STD_LOGIC;
  signal \errors_channel[8]_i_27_n_0\ : STD_LOGIC;
  signal \errors_channel[8]_i_28_n_0\ : STD_LOGIC;
  signal \errors_channel[8]_i_29_n_0\ : STD_LOGIC;
  signal \errors_channel[8]_i_30_n_0\ : STD_LOGIC;
  signal \errors_channel[8]_i_31_n_0\ : STD_LOGIC;
  signal \errors_channel[8]_i_32_n_0\ : STD_LOGIC;
  signal \errors_channel[8]_i_33_n_0\ : STD_LOGIC;
  signal \errors_channel[8]_i_34_n_0\ : STD_LOGIC;
  signal \errors_channel[8]_i_35_n_0\ : STD_LOGIC;
  signal \errors_channel[8]_i_36_n_0\ : STD_LOGIC;
  signal \errors_channel[8]_i_37_n_0\ : STD_LOGIC;
  signal \errors_channel[8]_i_4_n_0\ : STD_LOGIC;
  signal \errors_channel[8]_i_5_n_0\ : STD_LOGIC;
  signal \errors_channel[8]_i_6_n_0\ : STD_LOGIC;
  signal \errors_channel[8]_i_7_n_0\ : STD_LOGIC;
  signal \errors_channel[8]_i_8_n_0\ : STD_LOGIC;
  signal \errors_channel[8]_i_9_n_0\ : STD_LOGIC;
  signal \errors_channel[9]_i_10_n_0\ : STD_LOGIC;
  signal \errors_channel[9]_i_11_n_0\ : STD_LOGIC;
  signal \errors_channel[9]_i_13_n_0\ : STD_LOGIC;
  signal \errors_channel[9]_i_14_n_0\ : STD_LOGIC;
  signal \errors_channel[9]_i_15_n_0\ : STD_LOGIC;
  signal \errors_channel[9]_i_16_n_0\ : STD_LOGIC;
  signal \errors_channel[9]_i_17_n_0\ : STD_LOGIC;
  signal \errors_channel[9]_i_18_n_0\ : STD_LOGIC;
  signal \errors_channel[9]_i_19_n_0\ : STD_LOGIC;
  signal \errors_channel[9]_i_1_n_0\ : STD_LOGIC;
  signal \errors_channel[9]_i_20_n_0\ : STD_LOGIC;
  signal \errors_channel[9]_i_22_n_0\ : STD_LOGIC;
  signal \errors_channel[9]_i_23_n_0\ : STD_LOGIC;
  signal \errors_channel[9]_i_24_n_0\ : STD_LOGIC;
  signal \errors_channel[9]_i_25_n_0\ : STD_LOGIC;
  signal \errors_channel[9]_i_26_n_0\ : STD_LOGIC;
  signal \errors_channel[9]_i_27_n_0\ : STD_LOGIC;
  signal \errors_channel[9]_i_28_n_0\ : STD_LOGIC;
  signal \errors_channel[9]_i_29_n_0\ : STD_LOGIC;
  signal \errors_channel[9]_i_30_n_0\ : STD_LOGIC;
  signal \errors_channel[9]_i_31_n_0\ : STD_LOGIC;
  signal \errors_channel[9]_i_32_n_0\ : STD_LOGIC;
  signal \errors_channel[9]_i_33_n_0\ : STD_LOGIC;
  signal \errors_channel[9]_i_34_n_0\ : STD_LOGIC;
  signal \errors_channel[9]_i_35_n_0\ : STD_LOGIC;
  signal \errors_channel[9]_i_36_n_0\ : STD_LOGIC;
  signal \errors_channel[9]_i_37_n_0\ : STD_LOGIC;
  signal \errors_channel[9]_i_4_n_0\ : STD_LOGIC;
  signal \errors_channel[9]_i_5_n_0\ : STD_LOGIC;
  signal \errors_channel[9]_i_6_n_0\ : STD_LOGIC;
  signal \errors_channel[9]_i_7_n_0\ : STD_LOGIC;
  signal \errors_channel[9]_i_8_n_0\ : STD_LOGIC;
  signal \errors_channel[9]_i_9_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[0]_i_12_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[0]_i_12_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[0]_i_12_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[0]_i_21_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[0]_i_21_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[0]_i_21_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[0]_i_21_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[10]_i_12_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[10]_i_12_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[10]_i_12_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[10]_i_12_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[10]_i_21_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[10]_i_21_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[10]_i_21_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[10]_i_21_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[10]_i_2_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[10]_i_2_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[10]_i_2_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[10]_i_3_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[10]_i_3_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[10]_i_3_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[11]_i_12_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[11]_i_12_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[11]_i_12_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[11]_i_12_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[11]_i_21_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[11]_i_21_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[11]_i_21_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[11]_i_21_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[11]_i_3_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[11]_i_3_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[11]_i_3_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[12]_i_12_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[12]_i_12_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[12]_i_12_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[12]_i_12_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[12]_i_21_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[12]_i_21_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[12]_i_21_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[12]_i_21_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[12]_i_3_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[12]_i_3_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[12]_i_3_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[13]_i_12_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[13]_i_12_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[13]_i_12_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[13]_i_12_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[13]_i_21_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[13]_i_21_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[13]_i_21_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[13]_i_21_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[13]_i_2_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[13]_i_2_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[13]_i_2_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[13]_i_3_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[13]_i_3_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[13]_i_3_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[13]_i_3_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[14]_i_12_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[14]_i_12_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[14]_i_12_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[14]_i_12_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[14]_i_21_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[14]_i_21_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[14]_i_21_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[14]_i_21_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[14]_i_2_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[14]_i_2_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[14]_i_2_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[14]_i_3_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[14]_i_3_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[14]_i_3_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[14]_i_3_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[15]_i_12_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[15]_i_12_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[15]_i_12_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[15]_i_12_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[15]_i_21_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[15]_i_21_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[15]_i_21_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[15]_i_21_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[16]_i_12_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[16]_i_12_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[16]_i_12_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[16]_i_12_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[16]_i_21_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[16]_i_21_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[16]_i_21_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[16]_i_21_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[16]_i_3_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[16]_i_3_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[16]_i_3_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[16]_i_3_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[17]_i_12_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[17]_i_12_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[17]_i_12_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[17]_i_12_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[17]_i_21_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[17]_i_21_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[17]_i_21_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[17]_i_21_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[17]_i_2_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[17]_i_2_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[17]_i_2_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[17]_i_3_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[17]_i_3_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[17]_i_3_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[17]_i_3_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[18]_i_12_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[18]_i_12_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[18]_i_12_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[18]_i_12_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[18]_i_21_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[18]_i_21_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[18]_i_21_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[18]_i_21_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[18]_i_2_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[18]_i_2_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[18]_i_2_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[18]_i_3_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[18]_i_3_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[18]_i_3_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[18]_i_3_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[19]_i_12_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[19]_i_12_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[19]_i_12_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[19]_i_12_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[19]_i_21_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[19]_i_21_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[19]_i_21_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[19]_i_21_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[19]_i_3_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[19]_i_3_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[19]_i_3_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[1]_i_12_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[1]_i_12_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[1]_i_12_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[1]_i_21_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[1]_i_21_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[1]_i_21_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[1]_i_21_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[1]_i_2_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[1]_i_2_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[1]_i_3_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[1]_i_3_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[1]_i_3_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[20]_i_12_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[20]_i_12_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[20]_i_12_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[20]_i_12_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[20]_i_21_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[20]_i_21_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[20]_i_21_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[20]_i_21_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[20]_i_3_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[20]_i_3_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[20]_i_3_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[20]_i_3_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[21]_i_12_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[21]_i_12_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[21]_i_12_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[21]_i_12_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[21]_i_21_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[21]_i_21_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[21]_i_21_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[21]_i_21_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[21]_i_2_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[21]_i_2_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[21]_i_2_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[21]_i_3_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[21]_i_3_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[21]_i_3_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[21]_i_3_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[22]_i_12_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[22]_i_12_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[22]_i_12_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[22]_i_12_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[22]_i_21_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[22]_i_21_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[22]_i_21_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[22]_i_21_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[22]_i_2_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[22]_i_2_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[22]_i_2_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[22]_i_3_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[22]_i_3_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[22]_i_3_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[22]_i_3_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[23]_i_12_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[23]_i_12_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[23]_i_12_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[23]_i_12_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[23]_i_21_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[23]_i_21_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[23]_i_21_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[23]_i_21_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[23]_i_3_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[23]_i_3_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[23]_i_3_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[24]_i_12_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[24]_i_12_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[24]_i_12_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[24]_i_12_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[24]_i_21_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[24]_i_21_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[24]_i_21_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[24]_i_21_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[24]_i_3_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[24]_i_3_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[24]_i_3_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[24]_i_3_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[25]_i_12_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[25]_i_12_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[25]_i_12_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[25]_i_12_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[25]_i_21_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[25]_i_21_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[25]_i_21_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[25]_i_21_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[25]_i_2_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[25]_i_2_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[25]_i_2_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[25]_i_3_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[25]_i_3_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[25]_i_3_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[25]_i_3_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[26]_i_12_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[26]_i_12_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[26]_i_12_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[26]_i_12_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[26]_i_21_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[26]_i_21_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[26]_i_21_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[26]_i_21_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[26]_i_2_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[26]_i_2_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[26]_i_2_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[26]_i_3_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[26]_i_3_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[26]_i_3_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[26]_i_3_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[27]_i_12_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[27]_i_12_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[27]_i_12_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[27]_i_12_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[27]_i_21_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[27]_i_21_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[27]_i_21_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[27]_i_21_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[27]_i_2_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[27]_i_2_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[27]_i_2_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[27]_i_3_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[27]_i_3_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[27]_i_3_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[27]_i_3_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[28]_i_12_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[28]_i_12_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[28]_i_12_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[28]_i_12_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[28]_i_21_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[28]_i_21_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[28]_i_21_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[28]_i_21_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[28]_i_3_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[28]_i_3_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[28]_i_3_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[28]_i_3_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[29]_i_12_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[29]_i_12_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[29]_i_12_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[29]_i_12_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[29]_i_21_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[29]_i_21_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[29]_i_21_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[29]_i_21_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[29]_i_2_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[29]_i_2_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[29]_i_2_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[29]_i_3_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[29]_i_3_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[29]_i_3_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[29]_i_3_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[2]_i_12_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[2]_i_12_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[2]_i_12_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[2]_i_12_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[2]_i_21_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[2]_i_21_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[2]_i_21_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[2]_i_21_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[2]_i_2_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[2]_i_2_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[2]_i_3_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[2]_i_3_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[2]_i_3_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[30]_i_12_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[30]_i_12_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[30]_i_12_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[30]_i_12_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[30]_i_21_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[30]_i_21_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[30]_i_21_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[30]_i_21_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[30]_i_2_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[30]_i_2_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[30]_i_2_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[30]_i_3_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[30]_i_3_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[30]_i_3_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[30]_i_3_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[31]_i_12_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[31]_i_12_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[31]_i_12_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[31]_i_12_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[31]_i_21_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[31]_i_21_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[31]_i_21_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[31]_i_21_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[31]_i_3_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[3]_i_12_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[3]_i_12_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[3]_i_12_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[3]_i_12_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[3]_i_21_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[3]_i_21_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[3]_i_21_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[3]_i_21_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[3]_i_3_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[4]_i_12_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[4]_i_12_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[4]_i_12_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[4]_i_12_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[4]_i_21_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[4]_i_21_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[4]_i_21_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[4]_i_21_n_3\ : STD_LOGIC;
  signal \^errors_channel_reg[4]_i_2_0\ : STD_LOGIC;
  signal \errors_channel_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[4]_i_3_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[4]_i_3_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[4]_i_3_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[5]_i_12_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[5]_i_12_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[5]_i_12_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[5]_i_12_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[5]_i_21_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[5]_i_21_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[5]_i_21_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[5]_i_21_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[5]_i_2_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[5]_i_2_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[5]_i_3_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[5]_i_3_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[5]_i_3_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[6]_i_12_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[6]_i_12_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[6]_i_12_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[6]_i_12_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[6]_i_21_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[6]_i_21_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[6]_i_21_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[6]_i_21_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[6]_i_2_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[6]_i_2_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[6]_i_3_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[6]_i_3_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[6]_i_3_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[7]_i_12_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[7]_i_12_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[7]_i_12_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[7]_i_12_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[7]_i_21_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[7]_i_21_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[7]_i_21_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[7]_i_21_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[7]_i_3_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[7]_i_3_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[8]_i_12_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[8]_i_12_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[8]_i_12_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[8]_i_12_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[8]_i_21_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[8]_i_21_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[8]_i_21_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[8]_i_21_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[8]_i_3_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[8]_i_3_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[8]_i_3_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[9]_i_12_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[9]_i_12_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[9]_i_12_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[9]_i_12_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[9]_i_21_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[9]_i_21_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[9]_i_21_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[9]_i_21_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[9]_i_2_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[9]_i_2_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[9]_i_2_n_3\ : STD_LOGIC;
  signal \errors_channel_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal \errors_channel_reg[9]_i_3_n_1\ : STD_LOGIC;
  signal \errors_channel_reg[9]_i_3_n_2\ : STD_LOGIC;
  signal \errors_channel_reg[9]_i_3_n_3\ : STD_LOGIC;
  signal \errors_channel_reg_n_0_[0]\ : STD_LOGIC;
  signal \errors_channel_reg_n_0_[10]\ : STD_LOGIC;
  signal \errors_channel_reg_n_0_[11]\ : STD_LOGIC;
  signal \errors_channel_reg_n_0_[12]\ : STD_LOGIC;
  signal \errors_channel_reg_n_0_[13]\ : STD_LOGIC;
  signal \errors_channel_reg_n_0_[14]\ : STD_LOGIC;
  signal \errors_channel_reg_n_0_[15]\ : STD_LOGIC;
  signal \errors_channel_reg_n_0_[17]\ : STD_LOGIC;
  signal \errors_channel_reg_n_0_[18]\ : STD_LOGIC;
  signal \errors_channel_reg_n_0_[19]\ : STD_LOGIC;
  signal \errors_channel_reg_n_0_[1]\ : STD_LOGIC;
  signal \errors_channel_reg_n_0_[20]\ : STD_LOGIC;
  signal \errors_channel_reg_n_0_[21]\ : STD_LOGIC;
  signal \errors_channel_reg_n_0_[22]\ : STD_LOGIC;
  signal \errors_channel_reg_n_0_[23]\ : STD_LOGIC;
  signal \errors_channel_reg_n_0_[24]\ : STD_LOGIC;
  signal \errors_channel_reg_n_0_[25]\ : STD_LOGIC;
  signal \errors_channel_reg_n_0_[26]\ : STD_LOGIC;
  signal \errors_channel_reg_n_0_[27]\ : STD_LOGIC;
  signal \errors_channel_reg_n_0_[28]\ : STD_LOGIC;
  signal \errors_channel_reg_n_0_[29]\ : STD_LOGIC;
  signal \errors_channel_reg_n_0_[2]\ : STD_LOGIC;
  signal \errors_channel_reg_n_0_[30]\ : STD_LOGIC;
  signal \errors_channel_reg_n_0_[31]\ : STD_LOGIC;
  signal \errors_channel_reg_n_0_[3]\ : STD_LOGIC;
  signal \errors_channel_reg_n_0_[4]\ : STD_LOGIC;
  signal \errors_channel_reg_n_0_[5]\ : STD_LOGIC;
  signal \errors_channel_reg_n_0_[6]\ : STD_LOGIC;
  signal \errors_channel_reg_n_0_[7]\ : STD_LOGIC;
  signal \errors_channel_reg_n_0_[8]\ : STD_LOGIC;
  signal \errors_channel_reg_n_0_[9]\ : STD_LOGIC;
  signal gtOp : STD_LOGIC;
  signal gtOp1_in : STD_LOGIC;
  signal gtOp2_in : STD_LOGIC;
  signal gtOp3_in : STD_LOGIC;
  signal gtOp4_in : STD_LOGIC;
  signal gtOp5_in : STD_LOGIC;
  signal gtOp6_in : STD_LOGIC;
  signal \gtOp__0\ : STD_LOGIC;
  signal hwp_interrupt_i_10_n_0 : STD_LOGIC;
  signal hwp_interrupt_i_11_n_0 : STD_LOGIC;
  signal hwp_interrupt_i_12_n_0 : STD_LOGIC;
  signal hwp_interrupt_i_6_n_0 : STD_LOGIC;
  signal hwp_interrupt_i_7_n_0 : STD_LOGIC;
  signal hwp_interrupt_i_8_n_0 : STD_LOGIC;
  signal hwp_interrupt_i_9_n_0 : STD_LOGIC;
  signal i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \i[0]_i_1_n_0\ : STD_LOGIC;
  signal \i[31]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \i_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \i_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal ltOp : STD_LOGIC;
  signal ltOp10_in : STD_LOGIC;
  signal ltOp11_in : STD_LOGIC;
  signal ltOp12_in : STD_LOGIC;
  signal ltOp7_in : STD_LOGIC;
  signal ltOp8_in : STD_LOGIC;
  signal ltOp9_in : STD_LOGIC;
  signal \ltOp__0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal receive_data_a0 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal receive_data_a01 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \receive_data_a0[10]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a0[10]_i_2_n_0\ : STD_LOGIC;
  signal \receive_data_a0[10]_i_3_n_0\ : STD_LOGIC;
  signal \receive_data_a0[10]_i_4_n_0\ : STD_LOGIC;
  signal \receive_data_a0[11]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a0[11]_inv_i_2_n_0\ : STD_LOGIC;
  signal \receive_data_a0[11]_inv_i_3_n_0\ : STD_LOGIC;
  signal \receive_data_a0[12]_i_11_n_0\ : STD_LOGIC;
  signal \receive_data_a0[12]_i_12_n_0\ : STD_LOGIC;
  signal \receive_data_a0[12]_i_13_n_0\ : STD_LOGIC;
  signal \receive_data_a0[12]_i_14_n_0\ : STD_LOGIC;
  signal \receive_data_a0[12]_i_15_n_0\ : STD_LOGIC;
  signal \receive_data_a0[12]_i_16_n_0\ : STD_LOGIC;
  signal \receive_data_a0[12]_i_17_n_0\ : STD_LOGIC;
  signal \receive_data_a0[12]_i_18_n_0\ : STD_LOGIC;
  signal \receive_data_a0[12]_i_19_n_0\ : STD_LOGIC;
  signal \receive_data_a0[12]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a0[12]_i_20_n_0\ : STD_LOGIC;
  signal \receive_data_a0[12]_i_22_n_0\ : STD_LOGIC;
  signal \receive_data_a0[12]_i_23_n_0\ : STD_LOGIC;
  signal \receive_data_a0[12]_i_24_n_0\ : STD_LOGIC;
  signal \receive_data_a0[12]_i_25_n_0\ : STD_LOGIC;
  signal \receive_data_a0[12]_i_26_n_0\ : STD_LOGIC;
  signal \receive_data_a0[12]_i_27_n_0\ : STD_LOGIC;
  signal \receive_data_a0[12]_i_28_n_0\ : STD_LOGIC;
  signal \receive_data_a0[12]_i_29_n_0\ : STD_LOGIC;
  signal \receive_data_a0[12]_i_2_n_0\ : STD_LOGIC;
  signal \receive_data_a0[12]_i_30_n_0\ : STD_LOGIC;
  signal \receive_data_a0[12]_i_31_n_0\ : STD_LOGIC;
  signal \receive_data_a0[12]_i_32_n_0\ : STD_LOGIC;
  signal \receive_data_a0[12]_i_36_n_0\ : STD_LOGIC;
  signal \receive_data_a0[12]_i_37_n_0\ : STD_LOGIC;
  signal \receive_data_a0[12]_i_38_n_0\ : STD_LOGIC;
  signal \receive_data_a0[12]_i_39_n_0\ : STD_LOGIC;
  signal \receive_data_a0[12]_i_3_n_0\ : STD_LOGIC;
  signal \receive_data_a0[12]_i_40_n_0\ : STD_LOGIC;
  signal \receive_data_a0[12]_i_41_n_0\ : STD_LOGIC;
  signal \receive_data_a0[12]_i_42_n_0\ : STD_LOGIC;
  signal \receive_data_a0[12]_i_43_n_0\ : STD_LOGIC;
  signal \receive_data_a0[12]_i_44_n_0\ : STD_LOGIC;
  signal \receive_data_a0[12]_i_45_n_0\ : STD_LOGIC;
  signal \receive_data_a0[12]_i_46_n_0\ : STD_LOGIC;
  signal \receive_data_a0[12]_i_47_n_0\ : STD_LOGIC;
  signal \receive_data_a0[12]_i_48_n_0\ : STD_LOGIC;
  signal \receive_data_a0[12]_i_49_n_0\ : STD_LOGIC;
  signal \receive_data_a0[12]_i_4_n_0\ : STD_LOGIC;
  signal \receive_data_a0[12]_i_50_n_0\ : STD_LOGIC;
  signal \receive_data_a0[12]_i_51_n_0\ : STD_LOGIC;
  signal \receive_data_a0[12]_i_5_n_0\ : STD_LOGIC;
  signal \receive_data_a0[12]_i_7_n_0\ : STD_LOGIC;
  signal \receive_data_a0[13]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a0[13]_inv_i_2_n_0\ : STD_LOGIC;
  signal \receive_data_a0[13]_inv_i_3_n_0\ : STD_LOGIC;
  signal \receive_data_a0[14]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a0[14]_inv_i_2_n_0\ : STD_LOGIC;
  signal \receive_data_a0[14]_inv_i_3_n_0\ : STD_LOGIC;
  signal \receive_data_a0[15]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a0[15]_inv_i_2_n_0\ : STD_LOGIC;
  signal \receive_data_a0[15]_inv_i_3_n_0\ : STD_LOGIC;
  signal \receive_data_a0[16]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a0[16]_inv_i_2_n_0\ : STD_LOGIC;
  signal \receive_data_a0[16]_inv_i_3_n_0\ : STD_LOGIC;
  signal \receive_data_a0[17]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a0[17]_inv_i_2_n_0\ : STD_LOGIC;
  signal \receive_data_a0[17]_inv_i_3_n_0\ : STD_LOGIC;
  signal \receive_data_a0[18]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a0[18]_inv_i_2_n_0\ : STD_LOGIC;
  signal \receive_data_a0[18]_inv_i_3_n_0\ : STD_LOGIC;
  signal \receive_data_a0[19]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a0[19]_inv_i_2_n_0\ : STD_LOGIC;
  signal \receive_data_a0[19]_inv_i_3_n_0\ : STD_LOGIC;
  signal \receive_data_a0[1]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a0[1]_i_2_n_0\ : STD_LOGIC;
  signal \receive_data_a0[1]_i_3_n_0\ : STD_LOGIC;
  signal \receive_data_a0[20]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a0[20]_inv_i_2_n_0\ : STD_LOGIC;
  signal \receive_data_a0[20]_inv_i_3_n_0\ : STD_LOGIC;
  signal \receive_data_a0[21]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a0[21]_inv_i_2_n_0\ : STD_LOGIC;
  signal \receive_data_a0[21]_inv_i_3_n_0\ : STD_LOGIC;
  signal \receive_data_a0[22]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a0[22]_inv_i_2_n_0\ : STD_LOGIC;
  signal \receive_data_a0[22]_inv_i_3_n_0\ : STD_LOGIC;
  signal \receive_data_a0[23]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a0[23]_inv_i_2_n_0\ : STD_LOGIC;
  signal \receive_data_a0[23]_inv_i_3_n_0\ : STD_LOGIC;
  signal \receive_data_a0[24]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a0[24]_inv_i_2_n_0\ : STD_LOGIC;
  signal \receive_data_a0[24]_inv_i_3_n_0\ : STD_LOGIC;
  signal \receive_data_a0[25]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a0[25]_inv_i_2_n_0\ : STD_LOGIC;
  signal \receive_data_a0[25]_inv_i_3_n_0\ : STD_LOGIC;
  signal \receive_data_a0[26]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a0[26]_inv_i_2_n_0\ : STD_LOGIC;
  signal \receive_data_a0[26]_inv_i_3_n_0\ : STD_LOGIC;
  signal \receive_data_a0[27]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a0[27]_inv_i_2_n_0\ : STD_LOGIC;
  signal \receive_data_a0[27]_inv_i_3_n_0\ : STD_LOGIC;
  signal \receive_data_a0[28]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a0[28]_inv_i_2_n_0\ : STD_LOGIC;
  signal \receive_data_a0[28]_inv_i_3_n_0\ : STD_LOGIC;
  signal \receive_data_a0[29]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a0[29]_inv_i_2_n_0\ : STD_LOGIC;
  signal \receive_data_a0[29]_inv_i_3_n_0\ : STD_LOGIC;
  signal \receive_data_a0[2]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a0[2]_i_2_n_0\ : STD_LOGIC;
  signal \receive_data_a0[2]_i_3_n_0\ : STD_LOGIC;
  signal \receive_data_a0[30]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a0[30]_inv_i_2_n_0\ : STD_LOGIC;
  signal \receive_data_a0[30]_inv_i_3_n_0\ : STD_LOGIC;
  signal \receive_data_a0[31]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a0[31]_inv_i_2_n_0\ : STD_LOGIC;
  signal \receive_data_a0[31]_inv_i_3_n_0\ : STD_LOGIC;
  signal \receive_data_a0[3]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a0[3]_i_2_n_0\ : STD_LOGIC;
  signal \receive_data_a0[3]_i_3_n_0\ : STD_LOGIC;
  signal \receive_data_a0[3]_i_4_n_0\ : STD_LOGIC;
  signal \receive_data_a0[4]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a0[4]_i_2_n_0\ : STD_LOGIC;
  signal \receive_data_a0[4]_i_3_n_0\ : STD_LOGIC;
  signal \receive_data_a0[5]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a0[5]_i_2_n_0\ : STD_LOGIC;
  signal \receive_data_a0[5]_i_3_n_0\ : STD_LOGIC;
  signal \receive_data_a0[5]_i_4_n_0\ : STD_LOGIC;
  signal \receive_data_a0[6]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a0[6]_i_2_n_0\ : STD_LOGIC;
  signal \receive_data_a0[6]_i_3_n_0\ : STD_LOGIC;
  signal \receive_data_a0[6]_i_4_n_0\ : STD_LOGIC;
  signal \receive_data_a0[7]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a0[7]_i_2_n_0\ : STD_LOGIC;
  signal \receive_data_a0[7]_i_3_n_0\ : STD_LOGIC;
  signal \receive_data_a0[7]_i_4_n_0\ : STD_LOGIC;
  signal \receive_data_a0[8]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a0[8]_i_2_n_0\ : STD_LOGIC;
  signal \receive_data_a0[8]_i_3_n_0\ : STD_LOGIC;
  signal \receive_data_a0[8]_i_4_n_0\ : STD_LOGIC;
  signal \receive_data_a0[9]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a0[9]_i_2_n_0\ : STD_LOGIC;
  signal \receive_data_a0[9]_i_3_n_0\ : STD_LOGIC;
  signal \receive_data_a0[9]_i_4_n_0\ : STD_LOGIC;
  signal \receive_data_a0_reg[11]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a0_reg[12]_i_10_n_0\ : STD_LOGIC;
  signal \receive_data_a0_reg[12]_i_10_n_1\ : STD_LOGIC;
  signal \receive_data_a0_reg[12]_i_10_n_2\ : STD_LOGIC;
  signal \receive_data_a0_reg[12]_i_10_n_3\ : STD_LOGIC;
  signal \receive_data_a0_reg[12]_i_21_n_0\ : STD_LOGIC;
  signal \receive_data_a0_reg[12]_i_21_n_1\ : STD_LOGIC;
  signal \receive_data_a0_reg[12]_i_21_n_2\ : STD_LOGIC;
  signal \receive_data_a0_reg[12]_i_21_n_3\ : STD_LOGIC;
  signal \receive_data_a0_reg[12]_i_33_n_0\ : STD_LOGIC;
  signal \receive_data_a0_reg[12]_i_33_n_1\ : STD_LOGIC;
  signal \receive_data_a0_reg[12]_i_33_n_2\ : STD_LOGIC;
  signal \receive_data_a0_reg[12]_i_33_n_3\ : STD_LOGIC;
  signal \receive_data_a0_reg[12]_i_34_n_0\ : STD_LOGIC;
  signal \receive_data_a0_reg[12]_i_34_n_1\ : STD_LOGIC;
  signal \receive_data_a0_reg[12]_i_34_n_2\ : STD_LOGIC;
  signal \receive_data_a0_reg[12]_i_34_n_3\ : STD_LOGIC;
  signal \receive_data_a0_reg[12]_i_35_n_0\ : STD_LOGIC;
  signal \receive_data_a0_reg[12]_i_35_n_1\ : STD_LOGIC;
  signal \receive_data_a0_reg[12]_i_35_n_2\ : STD_LOGIC;
  signal \receive_data_a0_reg[12]_i_35_n_3\ : STD_LOGIC;
  signal \receive_data_a0_reg[12]_i_6_n_0\ : STD_LOGIC;
  signal \receive_data_a0_reg[12]_i_6_n_1\ : STD_LOGIC;
  signal \receive_data_a0_reg[12]_i_6_n_2\ : STD_LOGIC;
  signal \receive_data_a0_reg[12]_i_6_n_3\ : STD_LOGIC;
  signal \receive_data_a0_reg[12]_i_8_n_2\ : STD_LOGIC;
  signal \receive_data_a0_reg[12]_i_8_n_3\ : STD_LOGIC;
  signal \receive_data_a0_reg[12]_i_9_n_0\ : STD_LOGIC;
  signal \receive_data_a0_reg[12]_i_9_n_1\ : STD_LOGIC;
  signal \receive_data_a0_reg[12]_i_9_n_2\ : STD_LOGIC;
  signal \receive_data_a0_reg[12]_i_9_n_3\ : STD_LOGIC;
  signal \receive_data_a0_reg[13]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a0_reg[14]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a0_reg[15]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a0_reg[16]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a0_reg[17]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a0_reg[18]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a0_reg[19]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a0_reg[20]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a0_reg[21]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a0_reg[22]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a0_reg[23]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a0_reg[24]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a0_reg[25]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a0_reg[26]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a0_reg[27]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a0_reg[28]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a0_reg[29]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a0_reg[30]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a0_reg[31]_inv_n_0\ : STD_LOGIC;
  signal receive_data_a1 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \receive_data_a1[10]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a1[11]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a1[12]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a1[13]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a1[14]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a1[15]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a1[16]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a1[17]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a1[18]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a1[19]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a1[1]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a1[20]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a1[21]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a1[22]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a1[23]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a1[24]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a1[25]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a1[26]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a1[27]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a1[28]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a1[29]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a1[2]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a1[30]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a1[31]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a1[3]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a1[4]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a1[5]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a1[6]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a1[7]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a1[8]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a1[9]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a1_reg[11]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a1_reg[13]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a1_reg[14]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a1_reg[15]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a1_reg[16]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a1_reg[17]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a1_reg[18]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a1_reg[19]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a1_reg[20]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a1_reg[21]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a1_reg[22]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a1_reg[23]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a1_reg[24]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a1_reg[25]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a1_reg[26]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a1_reg[27]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a1_reg[28]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a1_reg[29]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a1_reg[30]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a1_reg[31]_inv_n_0\ : STD_LOGIC;
  signal receive_data_a2 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \receive_data_a2[10]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a2[11]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a2[12]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a2[13]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a2[14]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a2[15]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a2[16]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a2[17]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a2[18]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a2[19]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a2[1]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a2[20]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a2[21]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a2[22]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a2[23]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a2[24]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a2[25]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a2[26]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a2[27]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a2[28]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a2[29]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a2[2]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a2[30]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a2[31]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a2[3]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a2[4]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a2[5]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a2[6]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a2[7]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a2[8]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a2[9]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a2_reg[11]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a2_reg[13]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a2_reg[14]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a2_reg[15]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a2_reg[16]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a2_reg[17]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a2_reg[18]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a2_reg[19]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a2_reg[20]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a2_reg[21]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a2_reg[22]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a2_reg[23]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a2_reg[24]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a2_reg[25]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a2_reg[26]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a2_reg[27]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a2_reg[28]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a2_reg[29]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a2_reg[30]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a2_reg[31]_inv_n_0\ : STD_LOGIC;
  signal receive_data_a3 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \receive_data_a3[10]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a3[11]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a3[12]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a3[13]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a3[14]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a3[15]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a3[16]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a3[17]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a3[18]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a3[19]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a3[1]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a3[20]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a3[21]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a3[22]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a3[23]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a3[24]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a3[25]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a3[26]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a3[27]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a3[28]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a3[29]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a3[2]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a3[30]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a3[31]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a3[3]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a3[4]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a3[5]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a3[6]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a3[7]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a3[8]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a3[9]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_a3_reg[11]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a3_reg[13]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a3_reg[14]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a3_reg[15]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a3_reg[16]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a3_reg[17]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a3_reg[18]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a3_reg[19]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a3_reg[20]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a3_reg[21]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a3_reg[22]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a3_reg[23]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a3_reg[24]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a3_reg[25]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a3_reg[26]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a3_reg[27]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a3_reg[28]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a3_reg[29]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a3_reg[30]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_a3_reg[31]_inv_n_0\ : STD_LOGIC;
  signal receive_data_b0 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \receive_data_b0[10]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b0[11]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b0[12]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b0[13]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b0[14]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b0[15]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b0[16]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b0[17]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b0[18]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b0[19]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b0[1]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b0[20]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b0[21]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b0[22]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b0[23]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b0[24]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b0[25]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b0[26]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b0[27]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b0[28]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b0[29]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b0[2]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b0[30]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b0[31]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b0[3]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b0[4]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b0[5]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b0[6]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b0[7]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b0[8]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b0[9]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b0_reg[11]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b0_reg[13]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b0_reg[14]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b0_reg[15]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b0_reg[16]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b0_reg[17]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b0_reg[18]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b0_reg[19]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b0_reg[20]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b0_reg[21]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b0_reg[22]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b0_reg[23]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b0_reg[24]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b0_reg[25]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b0_reg[26]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b0_reg[27]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b0_reg[28]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b0_reg[29]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b0_reg[30]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b0_reg[31]_inv_n_0\ : STD_LOGIC;
  signal receive_data_b1 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \receive_data_b1[10]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b1[11]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b1[12]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b1[13]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b1[14]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b1[15]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b1[16]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b1[17]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b1[18]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b1[19]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b1[1]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b1[20]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b1[21]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b1[22]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b1[23]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b1[24]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b1[25]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b1[26]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b1[27]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b1[28]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b1[29]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b1[2]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b1[30]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b1[31]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b1[3]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b1[4]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b1[5]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b1[6]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b1[7]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b1[8]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b1[9]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b1_reg[11]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b1_reg[13]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b1_reg[14]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b1_reg[15]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b1_reg[16]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b1_reg[17]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b1_reg[18]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b1_reg[19]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b1_reg[20]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b1_reg[21]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b1_reg[22]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b1_reg[23]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b1_reg[24]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b1_reg[25]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b1_reg[26]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b1_reg[27]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b1_reg[28]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b1_reg[29]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b1_reg[30]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b1_reg[31]_inv_n_0\ : STD_LOGIC;
  signal receive_data_b2 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \receive_data_b2[10]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b2[11]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b2[12]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b2[13]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b2[14]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b2[15]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b2[16]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b2[17]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b2[18]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b2[19]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b2[1]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b2[20]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b2[21]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b2[22]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b2[23]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b2[24]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b2[25]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b2[26]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b2[27]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b2[28]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b2[29]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b2[2]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b2[30]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b2[31]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b2[3]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b2[4]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b2[5]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b2[6]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b2[7]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b2[8]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b2[9]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b2_reg[11]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b2_reg[13]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b2_reg[14]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b2_reg[15]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b2_reg[16]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b2_reg[17]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b2_reg[18]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b2_reg[19]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b2_reg[20]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b2_reg[21]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b2_reg[22]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b2_reg[23]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b2_reg[24]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b2_reg[25]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b2_reg[26]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b2_reg[27]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b2_reg[28]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b2_reg[29]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b2_reg[30]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b2_reg[31]_inv_n_0\ : STD_LOGIC;
  signal receive_data_b3 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \receive_data_b3[10]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b3[11]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b3[12]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b3[13]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b3[14]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b3[15]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b3[16]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b3[17]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b3[18]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b3[19]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b3[1]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b3[20]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b3[21]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b3[22]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b3[23]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b3[24]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b3[25]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b3[26]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b3[27]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b3[28]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b3[29]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b3[2]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b3[30]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b3[31]_inv_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b3[3]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b3[4]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b3[5]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b3[6]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b3[7]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b3[8]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b3[9]_i_1_n_0\ : STD_LOGIC;
  signal \receive_data_b3_reg[11]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b3_reg[13]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b3_reg[14]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b3_reg[15]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b3_reg[16]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b3_reg[17]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b3_reg[18]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b3_reg[19]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b3_reg[20]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b3_reg[21]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b3_reg[22]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b3_reg[23]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b3_reg[24]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b3_reg[25]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b3_reg[26]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b3_reg[27]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b3_reg[28]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b3_reg[29]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b3_reg[30]_inv_n_0\ : STD_LOGIC;
  signal \receive_data_b3_reg[31]_inv_n_0\ : STD_LOGIC;
  signal reg_data_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \reg_data_out_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[0]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[0]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[0]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[0]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[0]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[0]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[0]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[0]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[0]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[0]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[0]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[0]_i_26_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[0]_i_27_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[0]_i_28_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[0]_i_29_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[0]_i_30_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[0]_i_31_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[0]_i_32_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[0]_i_33_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[0]_i_34_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[0]_i_35_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[0]_i_36_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[0]_i_37_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[0]_i_38_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[0]_i_39_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[0]_i_40_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[10]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[10]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[10]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[10]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[10]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[10]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[10]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[10]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[10]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[10]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[10]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[10]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[10]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[10]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[10]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[10]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[10]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[10]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[10]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[10]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[10]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[10]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[11]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[11]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[11]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[11]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[11]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[11]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[11]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[11]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[11]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[11]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[11]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[11]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[11]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[11]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[11]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[11]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[11]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[11]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[11]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[12]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[12]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[12]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[12]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[12]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[12]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[12]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[12]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[12]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[12]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[12]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[12]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[12]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[12]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[12]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[12]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[12]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[12]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[12]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[12]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[12]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[12]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[13]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[13]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[13]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[13]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[13]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[13]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[13]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[13]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[13]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[13]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[13]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[13]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[13]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[13]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[13]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[13]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[13]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[13]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[13]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[13]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[13]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[13]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[13]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[14]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[14]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[14]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[14]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[14]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[14]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[14]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[14]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[14]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[14]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[14]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[14]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[14]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[14]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[14]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[14]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[14]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[14]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[14]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[14]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[14]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[14]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[14]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[15]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[15]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[15]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[15]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[15]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[15]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[15]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[15]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[15]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[15]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[15]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[15]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[15]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[15]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[15]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[15]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[15]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[15]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[16]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[16]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[16]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[16]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[16]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[16]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[16]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[16]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[16]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[16]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[16]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[16]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[16]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[16]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[16]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[16]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[16]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[16]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[16]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[16]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[16]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[16]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[16]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[17]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[17]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[17]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[17]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[17]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[17]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[17]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[17]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[17]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[17]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[17]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[17]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[17]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[17]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[17]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[17]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[17]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[17]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[17]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[17]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[17]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[17]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[17]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[18]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[18]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[18]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[18]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[18]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[18]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[18]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[18]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[18]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[18]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[18]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[18]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[18]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[18]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[18]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[18]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[18]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[18]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[18]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[18]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[18]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[18]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[18]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[19]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[19]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[19]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[19]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[19]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[19]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[19]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[19]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[19]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[19]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[19]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[19]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[19]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[19]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[19]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[19]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[19]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[19]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[19]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[19]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[19]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[19]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[1]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[1]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[1]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[1]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[1]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[1]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[1]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[1]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[1]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[1]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[1]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[1]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[1]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[1]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[1]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[1]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[20]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[20]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[20]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[20]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[20]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[20]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[20]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[20]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[20]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[20]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[20]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[20]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[20]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[20]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[20]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[20]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[20]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[20]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[20]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[20]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[20]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[20]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[20]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[21]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[21]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[21]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[21]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[21]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[21]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[21]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[21]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[21]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[21]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[21]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[21]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[21]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[21]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[21]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[21]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[21]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[21]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[21]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[21]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[21]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[21]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[21]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[22]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[22]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[22]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[22]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[22]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[22]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[22]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[22]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[22]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[22]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[22]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[22]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[22]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[22]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[22]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[22]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[22]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[22]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[22]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[22]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[22]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[22]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[22]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[23]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[23]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[23]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[23]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[23]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[23]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[23]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[23]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[23]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[23]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[23]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[23]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[23]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[23]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[23]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[23]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[23]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[23]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[23]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[23]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[23]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[23]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[24]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[24]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[24]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[24]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[24]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[24]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[24]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[24]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[24]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[24]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[24]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[24]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[24]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[24]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[24]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[24]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[24]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[24]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[24]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[24]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[24]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[24]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[24]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[25]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[25]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[25]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[25]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[25]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[25]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[25]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[25]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[25]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[25]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[25]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[25]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[25]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[25]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[25]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[25]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[25]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[25]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[25]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[25]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[25]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[25]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[25]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[26]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[26]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[26]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[26]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[26]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[26]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[26]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[26]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[26]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[26]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[26]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[26]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[26]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[26]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[26]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[26]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[26]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[26]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[26]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[26]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[26]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[26]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[26]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[27]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[27]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[27]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[27]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[27]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[27]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[27]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[27]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[27]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[27]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[27]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[27]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[27]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[27]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[27]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[27]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[27]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[27]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[27]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[27]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[27]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[27]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[27]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[28]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[28]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[28]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[28]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[28]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[28]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[28]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[28]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[28]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[28]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[28]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[28]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[28]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[28]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[28]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[28]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[28]_i_26_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[28]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[28]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[28]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[28]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[28]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[28]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[28]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[29]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[29]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[29]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[29]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[29]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[29]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[29]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[29]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[29]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[29]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[29]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[29]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[29]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[29]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[29]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[29]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[29]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[29]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[29]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[29]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[29]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[29]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[29]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[29]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[2]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[2]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[2]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[2]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[2]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[2]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[2]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[2]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[2]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[2]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[2]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[2]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[2]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[2]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[2]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[30]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[30]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[30]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[30]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[30]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[30]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[30]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[30]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[30]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[30]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[30]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[30]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[30]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[30]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[30]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[30]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[30]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[30]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[30]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[30]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[30]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[30]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[30]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[31]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[31]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[31]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[31]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[31]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[31]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[31]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[31]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[31]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[31]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[31]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[31]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[31]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[31]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[31]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[31]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[31]_i_26_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[31]_i_27_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[31]_i_28_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[31]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[31]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[31]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[31]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[31]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[31]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[31]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[3]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[3]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[3]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[3]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[3]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[3]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[3]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[3]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[3]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[3]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[3]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[3]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[3]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[3]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[3]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[3]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[3]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[4]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[4]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[4]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[4]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[4]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[4]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[4]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[4]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[4]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[4]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[4]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[4]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[4]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[4]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[4]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[4]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[4]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[4]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[5]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[5]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[5]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[5]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[5]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[5]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[5]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[5]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[5]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[5]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[5]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[5]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[5]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[5]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[5]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[5]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[5]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[6]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[6]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[6]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[6]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[6]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[6]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[6]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[6]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[6]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[6]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[6]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[6]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[6]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[6]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[6]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[6]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[6]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[6]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[6]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[6]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[7]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[7]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[7]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[7]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[7]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[7]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[7]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[7]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[7]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[7]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[7]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[7]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[7]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[7]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[7]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[7]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[8]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[8]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[8]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[8]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[8]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[8]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[8]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[8]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[8]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[8]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[8]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[8]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[8]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[8]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[8]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[8]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[8]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[8]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[8]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[9]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[9]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[9]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[9]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[9]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[9]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[9]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[9]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[9]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[9]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[9]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[9]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[9]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[9]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[9]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[9]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[9]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[9]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[9]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[9]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[9]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_out_reg[9]_i_9_n_0\ : STD_LOGIC;
  signal \^s00_axi_rvalid\ : STD_LOGIC;
  signal sclk_sign_i_4_n_0 : STD_LOGIC;
  signal \^sclk_sign_reg_0\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal setpoint_ch0_down : STD_LOGIC;
  signal \setpoint_ch0_down[31]_i_2_n_0\ : STD_LOGIC;
  signal \setpoint_ch0_down[31]_i_3_n_0\ : STD_LOGIC;
  signal \setpoint_ch0_down[31]_i_4_n_0\ : STD_LOGIC;
  signal \setpoint_ch0_down[31]_i_5_n_0\ : STD_LOGIC;
  signal \setpoint_ch0_down[31]_i_6_n_0\ : STD_LOGIC;
  signal \setpoint_ch0_down[31]_i_7_n_0\ : STD_LOGIC;
  signal \setpoint_ch0_down[31]_i_8_n_0\ : STD_LOGIC;
  signal \setpoint_ch0_down_reg_n_0_[0]\ : STD_LOGIC;
  signal \setpoint_ch0_down_reg_n_0_[10]\ : STD_LOGIC;
  signal \setpoint_ch0_down_reg_n_0_[11]\ : STD_LOGIC;
  signal \setpoint_ch0_down_reg_n_0_[12]\ : STD_LOGIC;
  signal \setpoint_ch0_down_reg_n_0_[13]\ : STD_LOGIC;
  signal \setpoint_ch0_down_reg_n_0_[14]\ : STD_LOGIC;
  signal \setpoint_ch0_down_reg_n_0_[15]\ : STD_LOGIC;
  signal \setpoint_ch0_down_reg_n_0_[16]\ : STD_LOGIC;
  signal \setpoint_ch0_down_reg_n_0_[17]\ : STD_LOGIC;
  signal \setpoint_ch0_down_reg_n_0_[18]\ : STD_LOGIC;
  signal \setpoint_ch0_down_reg_n_0_[19]\ : STD_LOGIC;
  signal \setpoint_ch0_down_reg_n_0_[1]\ : STD_LOGIC;
  signal \setpoint_ch0_down_reg_n_0_[20]\ : STD_LOGIC;
  signal \setpoint_ch0_down_reg_n_0_[21]\ : STD_LOGIC;
  signal \setpoint_ch0_down_reg_n_0_[22]\ : STD_LOGIC;
  signal \setpoint_ch0_down_reg_n_0_[23]\ : STD_LOGIC;
  signal \setpoint_ch0_down_reg_n_0_[24]\ : STD_LOGIC;
  signal \setpoint_ch0_down_reg_n_0_[25]\ : STD_LOGIC;
  signal \setpoint_ch0_down_reg_n_0_[26]\ : STD_LOGIC;
  signal \setpoint_ch0_down_reg_n_0_[27]\ : STD_LOGIC;
  signal \setpoint_ch0_down_reg_n_0_[28]\ : STD_LOGIC;
  signal \setpoint_ch0_down_reg_n_0_[29]\ : STD_LOGIC;
  signal \setpoint_ch0_down_reg_n_0_[2]\ : STD_LOGIC;
  signal \setpoint_ch0_down_reg_n_0_[30]\ : STD_LOGIC;
  signal \setpoint_ch0_down_reg_n_0_[31]\ : STD_LOGIC;
  signal \setpoint_ch0_down_reg_n_0_[3]\ : STD_LOGIC;
  signal \setpoint_ch0_down_reg_n_0_[4]\ : STD_LOGIC;
  signal \setpoint_ch0_down_reg_n_0_[5]\ : STD_LOGIC;
  signal \setpoint_ch0_down_reg_n_0_[6]\ : STD_LOGIC;
  signal \setpoint_ch0_down_reg_n_0_[7]\ : STD_LOGIC;
  signal \setpoint_ch0_down_reg_n_0_[8]\ : STD_LOGIC;
  signal \setpoint_ch0_down_reg_n_0_[9]\ : STD_LOGIC;
  signal setpoint_ch0_up : STD_LOGIC;
  signal \setpoint_ch0_up_reg_n_0_[0]\ : STD_LOGIC;
  signal \setpoint_ch0_up_reg_n_0_[10]\ : STD_LOGIC;
  signal \setpoint_ch0_up_reg_n_0_[11]\ : STD_LOGIC;
  signal \setpoint_ch0_up_reg_n_0_[12]\ : STD_LOGIC;
  signal \setpoint_ch0_up_reg_n_0_[13]\ : STD_LOGIC;
  signal \setpoint_ch0_up_reg_n_0_[14]\ : STD_LOGIC;
  signal \setpoint_ch0_up_reg_n_0_[15]\ : STD_LOGIC;
  signal \setpoint_ch0_up_reg_n_0_[16]\ : STD_LOGIC;
  signal \setpoint_ch0_up_reg_n_0_[17]\ : STD_LOGIC;
  signal \setpoint_ch0_up_reg_n_0_[18]\ : STD_LOGIC;
  signal \setpoint_ch0_up_reg_n_0_[19]\ : STD_LOGIC;
  signal \setpoint_ch0_up_reg_n_0_[1]\ : STD_LOGIC;
  signal \setpoint_ch0_up_reg_n_0_[20]\ : STD_LOGIC;
  signal \setpoint_ch0_up_reg_n_0_[21]\ : STD_LOGIC;
  signal \setpoint_ch0_up_reg_n_0_[22]\ : STD_LOGIC;
  signal \setpoint_ch0_up_reg_n_0_[23]\ : STD_LOGIC;
  signal \setpoint_ch0_up_reg_n_0_[24]\ : STD_LOGIC;
  signal \setpoint_ch0_up_reg_n_0_[25]\ : STD_LOGIC;
  signal \setpoint_ch0_up_reg_n_0_[26]\ : STD_LOGIC;
  signal \setpoint_ch0_up_reg_n_0_[27]\ : STD_LOGIC;
  signal \setpoint_ch0_up_reg_n_0_[28]\ : STD_LOGIC;
  signal \setpoint_ch0_up_reg_n_0_[29]\ : STD_LOGIC;
  signal \setpoint_ch0_up_reg_n_0_[2]\ : STD_LOGIC;
  signal \setpoint_ch0_up_reg_n_0_[30]\ : STD_LOGIC;
  signal \setpoint_ch0_up_reg_n_0_[31]\ : STD_LOGIC;
  signal \setpoint_ch0_up_reg_n_0_[3]\ : STD_LOGIC;
  signal \setpoint_ch0_up_reg_n_0_[4]\ : STD_LOGIC;
  signal \setpoint_ch0_up_reg_n_0_[5]\ : STD_LOGIC;
  signal \setpoint_ch0_up_reg_n_0_[6]\ : STD_LOGIC;
  signal \setpoint_ch0_up_reg_n_0_[7]\ : STD_LOGIC;
  signal \setpoint_ch0_up_reg_n_0_[8]\ : STD_LOGIC;
  signal \setpoint_ch0_up_reg_n_0_[9]\ : STD_LOGIC;
  signal setpoint_ch10_down : STD_LOGIC;
  signal \setpoint_ch10_down_reg_n_0_[0]\ : STD_LOGIC;
  signal \setpoint_ch10_down_reg_n_0_[10]\ : STD_LOGIC;
  signal \setpoint_ch10_down_reg_n_0_[11]\ : STD_LOGIC;
  signal \setpoint_ch10_down_reg_n_0_[12]\ : STD_LOGIC;
  signal \setpoint_ch10_down_reg_n_0_[13]\ : STD_LOGIC;
  signal \setpoint_ch10_down_reg_n_0_[14]\ : STD_LOGIC;
  signal \setpoint_ch10_down_reg_n_0_[15]\ : STD_LOGIC;
  signal \setpoint_ch10_down_reg_n_0_[16]\ : STD_LOGIC;
  signal \setpoint_ch10_down_reg_n_0_[17]\ : STD_LOGIC;
  signal \setpoint_ch10_down_reg_n_0_[18]\ : STD_LOGIC;
  signal \setpoint_ch10_down_reg_n_0_[19]\ : STD_LOGIC;
  signal \setpoint_ch10_down_reg_n_0_[1]\ : STD_LOGIC;
  signal \setpoint_ch10_down_reg_n_0_[20]\ : STD_LOGIC;
  signal \setpoint_ch10_down_reg_n_0_[21]\ : STD_LOGIC;
  signal \setpoint_ch10_down_reg_n_0_[22]\ : STD_LOGIC;
  signal \setpoint_ch10_down_reg_n_0_[23]\ : STD_LOGIC;
  signal \setpoint_ch10_down_reg_n_0_[24]\ : STD_LOGIC;
  signal \setpoint_ch10_down_reg_n_0_[25]\ : STD_LOGIC;
  signal \setpoint_ch10_down_reg_n_0_[26]\ : STD_LOGIC;
  signal \setpoint_ch10_down_reg_n_0_[27]\ : STD_LOGIC;
  signal \setpoint_ch10_down_reg_n_0_[28]\ : STD_LOGIC;
  signal \setpoint_ch10_down_reg_n_0_[29]\ : STD_LOGIC;
  signal \setpoint_ch10_down_reg_n_0_[2]\ : STD_LOGIC;
  signal \setpoint_ch10_down_reg_n_0_[30]\ : STD_LOGIC;
  signal \setpoint_ch10_down_reg_n_0_[31]\ : STD_LOGIC;
  signal \setpoint_ch10_down_reg_n_0_[3]\ : STD_LOGIC;
  signal \setpoint_ch10_down_reg_n_0_[4]\ : STD_LOGIC;
  signal \setpoint_ch10_down_reg_n_0_[5]\ : STD_LOGIC;
  signal \setpoint_ch10_down_reg_n_0_[6]\ : STD_LOGIC;
  signal \setpoint_ch10_down_reg_n_0_[7]\ : STD_LOGIC;
  signal \setpoint_ch10_down_reg_n_0_[8]\ : STD_LOGIC;
  signal \setpoint_ch10_down_reg_n_0_[9]\ : STD_LOGIC;
  signal setpoint_ch10_up : STD_LOGIC;
  signal \setpoint_ch10_up_reg_n_0_[0]\ : STD_LOGIC;
  signal \setpoint_ch10_up_reg_n_0_[10]\ : STD_LOGIC;
  signal \setpoint_ch10_up_reg_n_0_[11]\ : STD_LOGIC;
  signal \setpoint_ch10_up_reg_n_0_[12]\ : STD_LOGIC;
  signal \setpoint_ch10_up_reg_n_0_[13]\ : STD_LOGIC;
  signal \setpoint_ch10_up_reg_n_0_[14]\ : STD_LOGIC;
  signal \setpoint_ch10_up_reg_n_0_[15]\ : STD_LOGIC;
  signal \setpoint_ch10_up_reg_n_0_[16]\ : STD_LOGIC;
  signal \setpoint_ch10_up_reg_n_0_[17]\ : STD_LOGIC;
  signal \setpoint_ch10_up_reg_n_0_[18]\ : STD_LOGIC;
  signal \setpoint_ch10_up_reg_n_0_[19]\ : STD_LOGIC;
  signal \setpoint_ch10_up_reg_n_0_[1]\ : STD_LOGIC;
  signal \setpoint_ch10_up_reg_n_0_[20]\ : STD_LOGIC;
  signal \setpoint_ch10_up_reg_n_0_[21]\ : STD_LOGIC;
  signal \setpoint_ch10_up_reg_n_0_[22]\ : STD_LOGIC;
  signal \setpoint_ch10_up_reg_n_0_[23]\ : STD_LOGIC;
  signal \setpoint_ch10_up_reg_n_0_[24]\ : STD_LOGIC;
  signal \setpoint_ch10_up_reg_n_0_[25]\ : STD_LOGIC;
  signal \setpoint_ch10_up_reg_n_0_[26]\ : STD_LOGIC;
  signal \setpoint_ch10_up_reg_n_0_[27]\ : STD_LOGIC;
  signal \setpoint_ch10_up_reg_n_0_[28]\ : STD_LOGIC;
  signal \setpoint_ch10_up_reg_n_0_[29]\ : STD_LOGIC;
  signal \setpoint_ch10_up_reg_n_0_[2]\ : STD_LOGIC;
  signal \setpoint_ch10_up_reg_n_0_[30]\ : STD_LOGIC;
  signal \setpoint_ch10_up_reg_n_0_[31]\ : STD_LOGIC;
  signal \setpoint_ch10_up_reg_n_0_[3]\ : STD_LOGIC;
  signal \setpoint_ch10_up_reg_n_0_[4]\ : STD_LOGIC;
  signal \setpoint_ch10_up_reg_n_0_[5]\ : STD_LOGIC;
  signal \setpoint_ch10_up_reg_n_0_[6]\ : STD_LOGIC;
  signal \setpoint_ch10_up_reg_n_0_[7]\ : STD_LOGIC;
  signal \setpoint_ch10_up_reg_n_0_[8]\ : STD_LOGIC;
  signal \setpoint_ch10_up_reg_n_0_[9]\ : STD_LOGIC;
  signal setpoint_ch11_down : STD_LOGIC;
  signal \setpoint_ch11_down_reg_n_0_[0]\ : STD_LOGIC;
  signal \setpoint_ch11_down_reg_n_0_[10]\ : STD_LOGIC;
  signal \setpoint_ch11_down_reg_n_0_[11]\ : STD_LOGIC;
  signal \setpoint_ch11_down_reg_n_0_[12]\ : STD_LOGIC;
  signal \setpoint_ch11_down_reg_n_0_[13]\ : STD_LOGIC;
  signal \setpoint_ch11_down_reg_n_0_[14]\ : STD_LOGIC;
  signal \setpoint_ch11_down_reg_n_0_[15]\ : STD_LOGIC;
  signal \setpoint_ch11_down_reg_n_0_[16]\ : STD_LOGIC;
  signal \setpoint_ch11_down_reg_n_0_[17]\ : STD_LOGIC;
  signal \setpoint_ch11_down_reg_n_0_[18]\ : STD_LOGIC;
  signal \setpoint_ch11_down_reg_n_0_[19]\ : STD_LOGIC;
  signal \setpoint_ch11_down_reg_n_0_[1]\ : STD_LOGIC;
  signal \setpoint_ch11_down_reg_n_0_[20]\ : STD_LOGIC;
  signal \setpoint_ch11_down_reg_n_0_[21]\ : STD_LOGIC;
  signal \setpoint_ch11_down_reg_n_0_[22]\ : STD_LOGIC;
  signal \setpoint_ch11_down_reg_n_0_[23]\ : STD_LOGIC;
  signal \setpoint_ch11_down_reg_n_0_[24]\ : STD_LOGIC;
  signal \setpoint_ch11_down_reg_n_0_[25]\ : STD_LOGIC;
  signal \setpoint_ch11_down_reg_n_0_[26]\ : STD_LOGIC;
  signal \setpoint_ch11_down_reg_n_0_[27]\ : STD_LOGIC;
  signal \setpoint_ch11_down_reg_n_0_[28]\ : STD_LOGIC;
  signal \setpoint_ch11_down_reg_n_0_[29]\ : STD_LOGIC;
  signal \setpoint_ch11_down_reg_n_0_[2]\ : STD_LOGIC;
  signal \setpoint_ch11_down_reg_n_0_[30]\ : STD_LOGIC;
  signal \setpoint_ch11_down_reg_n_0_[31]\ : STD_LOGIC;
  signal \setpoint_ch11_down_reg_n_0_[3]\ : STD_LOGIC;
  signal \setpoint_ch11_down_reg_n_0_[4]\ : STD_LOGIC;
  signal \setpoint_ch11_down_reg_n_0_[5]\ : STD_LOGIC;
  signal \setpoint_ch11_down_reg_n_0_[6]\ : STD_LOGIC;
  signal \setpoint_ch11_down_reg_n_0_[7]\ : STD_LOGIC;
  signal \setpoint_ch11_down_reg_n_0_[8]\ : STD_LOGIC;
  signal \setpoint_ch11_down_reg_n_0_[9]\ : STD_LOGIC;
  signal setpoint_ch11_up : STD_LOGIC;
  signal \setpoint_ch11_up_reg_n_0_[0]\ : STD_LOGIC;
  signal \setpoint_ch11_up_reg_n_0_[10]\ : STD_LOGIC;
  signal \setpoint_ch11_up_reg_n_0_[11]\ : STD_LOGIC;
  signal \setpoint_ch11_up_reg_n_0_[12]\ : STD_LOGIC;
  signal \setpoint_ch11_up_reg_n_0_[13]\ : STD_LOGIC;
  signal \setpoint_ch11_up_reg_n_0_[14]\ : STD_LOGIC;
  signal \setpoint_ch11_up_reg_n_0_[15]\ : STD_LOGIC;
  signal \setpoint_ch11_up_reg_n_0_[16]\ : STD_LOGIC;
  signal \setpoint_ch11_up_reg_n_0_[17]\ : STD_LOGIC;
  signal \setpoint_ch11_up_reg_n_0_[18]\ : STD_LOGIC;
  signal \setpoint_ch11_up_reg_n_0_[19]\ : STD_LOGIC;
  signal \setpoint_ch11_up_reg_n_0_[1]\ : STD_LOGIC;
  signal \setpoint_ch11_up_reg_n_0_[20]\ : STD_LOGIC;
  signal \setpoint_ch11_up_reg_n_0_[21]\ : STD_LOGIC;
  signal \setpoint_ch11_up_reg_n_0_[22]\ : STD_LOGIC;
  signal \setpoint_ch11_up_reg_n_0_[23]\ : STD_LOGIC;
  signal \setpoint_ch11_up_reg_n_0_[24]\ : STD_LOGIC;
  signal \setpoint_ch11_up_reg_n_0_[25]\ : STD_LOGIC;
  signal \setpoint_ch11_up_reg_n_0_[26]\ : STD_LOGIC;
  signal \setpoint_ch11_up_reg_n_0_[27]\ : STD_LOGIC;
  signal \setpoint_ch11_up_reg_n_0_[28]\ : STD_LOGIC;
  signal \setpoint_ch11_up_reg_n_0_[29]\ : STD_LOGIC;
  signal \setpoint_ch11_up_reg_n_0_[2]\ : STD_LOGIC;
  signal \setpoint_ch11_up_reg_n_0_[30]\ : STD_LOGIC;
  signal \setpoint_ch11_up_reg_n_0_[31]\ : STD_LOGIC;
  signal \setpoint_ch11_up_reg_n_0_[3]\ : STD_LOGIC;
  signal \setpoint_ch11_up_reg_n_0_[4]\ : STD_LOGIC;
  signal \setpoint_ch11_up_reg_n_0_[5]\ : STD_LOGIC;
  signal \setpoint_ch11_up_reg_n_0_[6]\ : STD_LOGIC;
  signal \setpoint_ch11_up_reg_n_0_[7]\ : STD_LOGIC;
  signal \setpoint_ch11_up_reg_n_0_[8]\ : STD_LOGIC;
  signal \setpoint_ch11_up_reg_n_0_[9]\ : STD_LOGIC;
  signal setpoint_ch12_down : STD_LOGIC;
  signal \setpoint_ch12_down_reg_n_0_[0]\ : STD_LOGIC;
  signal \setpoint_ch12_down_reg_n_0_[10]\ : STD_LOGIC;
  signal \setpoint_ch12_down_reg_n_0_[11]\ : STD_LOGIC;
  signal \setpoint_ch12_down_reg_n_0_[12]\ : STD_LOGIC;
  signal \setpoint_ch12_down_reg_n_0_[13]\ : STD_LOGIC;
  signal \setpoint_ch12_down_reg_n_0_[14]\ : STD_LOGIC;
  signal \setpoint_ch12_down_reg_n_0_[15]\ : STD_LOGIC;
  signal \setpoint_ch12_down_reg_n_0_[16]\ : STD_LOGIC;
  signal \setpoint_ch12_down_reg_n_0_[17]\ : STD_LOGIC;
  signal \setpoint_ch12_down_reg_n_0_[18]\ : STD_LOGIC;
  signal \setpoint_ch12_down_reg_n_0_[19]\ : STD_LOGIC;
  signal \setpoint_ch12_down_reg_n_0_[1]\ : STD_LOGIC;
  signal \setpoint_ch12_down_reg_n_0_[20]\ : STD_LOGIC;
  signal \setpoint_ch12_down_reg_n_0_[21]\ : STD_LOGIC;
  signal \setpoint_ch12_down_reg_n_0_[22]\ : STD_LOGIC;
  signal \setpoint_ch12_down_reg_n_0_[23]\ : STD_LOGIC;
  signal \setpoint_ch12_down_reg_n_0_[24]\ : STD_LOGIC;
  signal \setpoint_ch12_down_reg_n_0_[25]\ : STD_LOGIC;
  signal \setpoint_ch12_down_reg_n_0_[26]\ : STD_LOGIC;
  signal \setpoint_ch12_down_reg_n_0_[27]\ : STD_LOGIC;
  signal \setpoint_ch12_down_reg_n_0_[28]\ : STD_LOGIC;
  signal \setpoint_ch12_down_reg_n_0_[29]\ : STD_LOGIC;
  signal \setpoint_ch12_down_reg_n_0_[2]\ : STD_LOGIC;
  signal \setpoint_ch12_down_reg_n_0_[30]\ : STD_LOGIC;
  signal \setpoint_ch12_down_reg_n_0_[31]\ : STD_LOGIC;
  signal \setpoint_ch12_down_reg_n_0_[3]\ : STD_LOGIC;
  signal \setpoint_ch12_down_reg_n_0_[4]\ : STD_LOGIC;
  signal \setpoint_ch12_down_reg_n_0_[5]\ : STD_LOGIC;
  signal \setpoint_ch12_down_reg_n_0_[6]\ : STD_LOGIC;
  signal \setpoint_ch12_down_reg_n_0_[7]\ : STD_LOGIC;
  signal \setpoint_ch12_down_reg_n_0_[8]\ : STD_LOGIC;
  signal \setpoint_ch12_down_reg_n_0_[9]\ : STD_LOGIC;
  signal setpoint_ch12_up : STD_LOGIC;
  signal \setpoint_ch12_up_reg_n_0_[0]\ : STD_LOGIC;
  signal \setpoint_ch12_up_reg_n_0_[10]\ : STD_LOGIC;
  signal \setpoint_ch12_up_reg_n_0_[11]\ : STD_LOGIC;
  signal \setpoint_ch12_up_reg_n_0_[12]\ : STD_LOGIC;
  signal \setpoint_ch12_up_reg_n_0_[13]\ : STD_LOGIC;
  signal \setpoint_ch12_up_reg_n_0_[14]\ : STD_LOGIC;
  signal \setpoint_ch12_up_reg_n_0_[15]\ : STD_LOGIC;
  signal \setpoint_ch12_up_reg_n_0_[16]\ : STD_LOGIC;
  signal \setpoint_ch12_up_reg_n_0_[17]\ : STD_LOGIC;
  signal \setpoint_ch12_up_reg_n_0_[18]\ : STD_LOGIC;
  signal \setpoint_ch12_up_reg_n_0_[19]\ : STD_LOGIC;
  signal \setpoint_ch12_up_reg_n_0_[1]\ : STD_LOGIC;
  signal \setpoint_ch12_up_reg_n_0_[20]\ : STD_LOGIC;
  signal \setpoint_ch12_up_reg_n_0_[21]\ : STD_LOGIC;
  signal \setpoint_ch12_up_reg_n_0_[22]\ : STD_LOGIC;
  signal \setpoint_ch12_up_reg_n_0_[23]\ : STD_LOGIC;
  signal \setpoint_ch12_up_reg_n_0_[24]\ : STD_LOGIC;
  signal \setpoint_ch12_up_reg_n_0_[25]\ : STD_LOGIC;
  signal \setpoint_ch12_up_reg_n_0_[26]\ : STD_LOGIC;
  signal \setpoint_ch12_up_reg_n_0_[27]\ : STD_LOGIC;
  signal \setpoint_ch12_up_reg_n_0_[28]\ : STD_LOGIC;
  signal \setpoint_ch12_up_reg_n_0_[29]\ : STD_LOGIC;
  signal \setpoint_ch12_up_reg_n_0_[2]\ : STD_LOGIC;
  signal \setpoint_ch12_up_reg_n_0_[30]\ : STD_LOGIC;
  signal \setpoint_ch12_up_reg_n_0_[31]\ : STD_LOGIC;
  signal \setpoint_ch12_up_reg_n_0_[3]\ : STD_LOGIC;
  signal \setpoint_ch12_up_reg_n_0_[4]\ : STD_LOGIC;
  signal \setpoint_ch12_up_reg_n_0_[5]\ : STD_LOGIC;
  signal \setpoint_ch12_up_reg_n_0_[6]\ : STD_LOGIC;
  signal \setpoint_ch12_up_reg_n_0_[7]\ : STD_LOGIC;
  signal \setpoint_ch12_up_reg_n_0_[8]\ : STD_LOGIC;
  signal \setpoint_ch12_up_reg_n_0_[9]\ : STD_LOGIC;
  signal setpoint_ch13_down : STD_LOGIC;
  signal \setpoint_ch13_down_reg_n_0_[0]\ : STD_LOGIC;
  signal \setpoint_ch13_down_reg_n_0_[10]\ : STD_LOGIC;
  signal \setpoint_ch13_down_reg_n_0_[11]\ : STD_LOGIC;
  signal \setpoint_ch13_down_reg_n_0_[12]\ : STD_LOGIC;
  signal \setpoint_ch13_down_reg_n_0_[13]\ : STD_LOGIC;
  signal \setpoint_ch13_down_reg_n_0_[14]\ : STD_LOGIC;
  signal \setpoint_ch13_down_reg_n_0_[15]\ : STD_LOGIC;
  signal \setpoint_ch13_down_reg_n_0_[16]\ : STD_LOGIC;
  signal \setpoint_ch13_down_reg_n_0_[17]\ : STD_LOGIC;
  signal \setpoint_ch13_down_reg_n_0_[18]\ : STD_LOGIC;
  signal \setpoint_ch13_down_reg_n_0_[19]\ : STD_LOGIC;
  signal \setpoint_ch13_down_reg_n_0_[1]\ : STD_LOGIC;
  signal \setpoint_ch13_down_reg_n_0_[20]\ : STD_LOGIC;
  signal \setpoint_ch13_down_reg_n_0_[21]\ : STD_LOGIC;
  signal \setpoint_ch13_down_reg_n_0_[22]\ : STD_LOGIC;
  signal \setpoint_ch13_down_reg_n_0_[23]\ : STD_LOGIC;
  signal \setpoint_ch13_down_reg_n_0_[24]\ : STD_LOGIC;
  signal \setpoint_ch13_down_reg_n_0_[25]\ : STD_LOGIC;
  signal \setpoint_ch13_down_reg_n_0_[26]\ : STD_LOGIC;
  signal \setpoint_ch13_down_reg_n_0_[27]\ : STD_LOGIC;
  signal \setpoint_ch13_down_reg_n_0_[28]\ : STD_LOGIC;
  signal \setpoint_ch13_down_reg_n_0_[29]\ : STD_LOGIC;
  signal \setpoint_ch13_down_reg_n_0_[2]\ : STD_LOGIC;
  signal \setpoint_ch13_down_reg_n_0_[30]\ : STD_LOGIC;
  signal \setpoint_ch13_down_reg_n_0_[31]\ : STD_LOGIC;
  signal \setpoint_ch13_down_reg_n_0_[3]\ : STD_LOGIC;
  signal \setpoint_ch13_down_reg_n_0_[4]\ : STD_LOGIC;
  signal \setpoint_ch13_down_reg_n_0_[5]\ : STD_LOGIC;
  signal \setpoint_ch13_down_reg_n_0_[6]\ : STD_LOGIC;
  signal \setpoint_ch13_down_reg_n_0_[7]\ : STD_LOGIC;
  signal \setpoint_ch13_down_reg_n_0_[8]\ : STD_LOGIC;
  signal \setpoint_ch13_down_reg_n_0_[9]\ : STD_LOGIC;
  signal setpoint_ch13_up : STD_LOGIC;
  signal \setpoint_ch13_up_reg_n_0_[0]\ : STD_LOGIC;
  signal \setpoint_ch13_up_reg_n_0_[10]\ : STD_LOGIC;
  signal \setpoint_ch13_up_reg_n_0_[11]\ : STD_LOGIC;
  signal \setpoint_ch13_up_reg_n_0_[12]\ : STD_LOGIC;
  signal \setpoint_ch13_up_reg_n_0_[13]\ : STD_LOGIC;
  signal \setpoint_ch13_up_reg_n_0_[14]\ : STD_LOGIC;
  signal \setpoint_ch13_up_reg_n_0_[15]\ : STD_LOGIC;
  signal \setpoint_ch13_up_reg_n_0_[16]\ : STD_LOGIC;
  signal \setpoint_ch13_up_reg_n_0_[17]\ : STD_LOGIC;
  signal \setpoint_ch13_up_reg_n_0_[18]\ : STD_LOGIC;
  signal \setpoint_ch13_up_reg_n_0_[19]\ : STD_LOGIC;
  signal \setpoint_ch13_up_reg_n_0_[1]\ : STD_LOGIC;
  signal \setpoint_ch13_up_reg_n_0_[20]\ : STD_LOGIC;
  signal \setpoint_ch13_up_reg_n_0_[21]\ : STD_LOGIC;
  signal \setpoint_ch13_up_reg_n_0_[22]\ : STD_LOGIC;
  signal \setpoint_ch13_up_reg_n_0_[23]\ : STD_LOGIC;
  signal \setpoint_ch13_up_reg_n_0_[24]\ : STD_LOGIC;
  signal \setpoint_ch13_up_reg_n_0_[25]\ : STD_LOGIC;
  signal \setpoint_ch13_up_reg_n_0_[26]\ : STD_LOGIC;
  signal \setpoint_ch13_up_reg_n_0_[27]\ : STD_LOGIC;
  signal \setpoint_ch13_up_reg_n_0_[28]\ : STD_LOGIC;
  signal \setpoint_ch13_up_reg_n_0_[29]\ : STD_LOGIC;
  signal \setpoint_ch13_up_reg_n_0_[2]\ : STD_LOGIC;
  signal \setpoint_ch13_up_reg_n_0_[30]\ : STD_LOGIC;
  signal \setpoint_ch13_up_reg_n_0_[31]\ : STD_LOGIC;
  signal \setpoint_ch13_up_reg_n_0_[3]\ : STD_LOGIC;
  signal \setpoint_ch13_up_reg_n_0_[4]\ : STD_LOGIC;
  signal \setpoint_ch13_up_reg_n_0_[5]\ : STD_LOGIC;
  signal \setpoint_ch13_up_reg_n_0_[6]\ : STD_LOGIC;
  signal \setpoint_ch13_up_reg_n_0_[7]\ : STD_LOGIC;
  signal \setpoint_ch13_up_reg_n_0_[8]\ : STD_LOGIC;
  signal \setpoint_ch13_up_reg_n_0_[9]\ : STD_LOGIC;
  signal setpoint_ch14_down : STD_LOGIC;
  signal \setpoint_ch14_down_reg_n_0_[0]\ : STD_LOGIC;
  signal \setpoint_ch14_down_reg_n_0_[10]\ : STD_LOGIC;
  signal \setpoint_ch14_down_reg_n_0_[11]\ : STD_LOGIC;
  signal \setpoint_ch14_down_reg_n_0_[12]\ : STD_LOGIC;
  signal \setpoint_ch14_down_reg_n_0_[13]\ : STD_LOGIC;
  signal \setpoint_ch14_down_reg_n_0_[14]\ : STD_LOGIC;
  signal \setpoint_ch14_down_reg_n_0_[15]\ : STD_LOGIC;
  signal \setpoint_ch14_down_reg_n_0_[16]\ : STD_LOGIC;
  signal \setpoint_ch14_down_reg_n_0_[17]\ : STD_LOGIC;
  signal \setpoint_ch14_down_reg_n_0_[18]\ : STD_LOGIC;
  signal \setpoint_ch14_down_reg_n_0_[19]\ : STD_LOGIC;
  signal \setpoint_ch14_down_reg_n_0_[1]\ : STD_LOGIC;
  signal \setpoint_ch14_down_reg_n_0_[20]\ : STD_LOGIC;
  signal \setpoint_ch14_down_reg_n_0_[21]\ : STD_LOGIC;
  signal \setpoint_ch14_down_reg_n_0_[22]\ : STD_LOGIC;
  signal \setpoint_ch14_down_reg_n_0_[23]\ : STD_LOGIC;
  signal \setpoint_ch14_down_reg_n_0_[24]\ : STD_LOGIC;
  signal \setpoint_ch14_down_reg_n_0_[25]\ : STD_LOGIC;
  signal \setpoint_ch14_down_reg_n_0_[26]\ : STD_LOGIC;
  signal \setpoint_ch14_down_reg_n_0_[27]\ : STD_LOGIC;
  signal \setpoint_ch14_down_reg_n_0_[28]\ : STD_LOGIC;
  signal \setpoint_ch14_down_reg_n_0_[29]\ : STD_LOGIC;
  signal \setpoint_ch14_down_reg_n_0_[2]\ : STD_LOGIC;
  signal \setpoint_ch14_down_reg_n_0_[30]\ : STD_LOGIC;
  signal \setpoint_ch14_down_reg_n_0_[31]\ : STD_LOGIC;
  signal \setpoint_ch14_down_reg_n_0_[3]\ : STD_LOGIC;
  signal \setpoint_ch14_down_reg_n_0_[4]\ : STD_LOGIC;
  signal \setpoint_ch14_down_reg_n_0_[5]\ : STD_LOGIC;
  signal \setpoint_ch14_down_reg_n_0_[6]\ : STD_LOGIC;
  signal \setpoint_ch14_down_reg_n_0_[7]\ : STD_LOGIC;
  signal \setpoint_ch14_down_reg_n_0_[8]\ : STD_LOGIC;
  signal \setpoint_ch14_down_reg_n_0_[9]\ : STD_LOGIC;
  signal setpoint_ch14_up : STD_LOGIC;
  signal \setpoint_ch14_up_reg_n_0_[0]\ : STD_LOGIC;
  signal \setpoint_ch14_up_reg_n_0_[10]\ : STD_LOGIC;
  signal \setpoint_ch14_up_reg_n_0_[11]\ : STD_LOGIC;
  signal \setpoint_ch14_up_reg_n_0_[12]\ : STD_LOGIC;
  signal \setpoint_ch14_up_reg_n_0_[13]\ : STD_LOGIC;
  signal \setpoint_ch14_up_reg_n_0_[14]\ : STD_LOGIC;
  signal \setpoint_ch14_up_reg_n_0_[15]\ : STD_LOGIC;
  signal \setpoint_ch14_up_reg_n_0_[16]\ : STD_LOGIC;
  signal \setpoint_ch14_up_reg_n_0_[17]\ : STD_LOGIC;
  signal \setpoint_ch14_up_reg_n_0_[18]\ : STD_LOGIC;
  signal \setpoint_ch14_up_reg_n_0_[19]\ : STD_LOGIC;
  signal \setpoint_ch14_up_reg_n_0_[1]\ : STD_LOGIC;
  signal \setpoint_ch14_up_reg_n_0_[20]\ : STD_LOGIC;
  signal \setpoint_ch14_up_reg_n_0_[21]\ : STD_LOGIC;
  signal \setpoint_ch14_up_reg_n_0_[22]\ : STD_LOGIC;
  signal \setpoint_ch14_up_reg_n_0_[23]\ : STD_LOGIC;
  signal \setpoint_ch14_up_reg_n_0_[24]\ : STD_LOGIC;
  signal \setpoint_ch14_up_reg_n_0_[25]\ : STD_LOGIC;
  signal \setpoint_ch14_up_reg_n_0_[26]\ : STD_LOGIC;
  signal \setpoint_ch14_up_reg_n_0_[27]\ : STD_LOGIC;
  signal \setpoint_ch14_up_reg_n_0_[28]\ : STD_LOGIC;
  signal \setpoint_ch14_up_reg_n_0_[29]\ : STD_LOGIC;
  signal \setpoint_ch14_up_reg_n_0_[2]\ : STD_LOGIC;
  signal \setpoint_ch14_up_reg_n_0_[30]\ : STD_LOGIC;
  signal \setpoint_ch14_up_reg_n_0_[31]\ : STD_LOGIC;
  signal \setpoint_ch14_up_reg_n_0_[3]\ : STD_LOGIC;
  signal \setpoint_ch14_up_reg_n_0_[4]\ : STD_LOGIC;
  signal \setpoint_ch14_up_reg_n_0_[5]\ : STD_LOGIC;
  signal \setpoint_ch14_up_reg_n_0_[6]\ : STD_LOGIC;
  signal \setpoint_ch14_up_reg_n_0_[7]\ : STD_LOGIC;
  signal \setpoint_ch14_up_reg_n_0_[8]\ : STD_LOGIC;
  signal \setpoint_ch14_up_reg_n_0_[9]\ : STD_LOGIC;
  signal setpoint_ch15_down : STD_LOGIC;
  signal \setpoint_ch15_down_reg_n_0_[0]\ : STD_LOGIC;
  signal \setpoint_ch15_down_reg_n_0_[10]\ : STD_LOGIC;
  signal \setpoint_ch15_down_reg_n_0_[11]\ : STD_LOGIC;
  signal \setpoint_ch15_down_reg_n_0_[12]\ : STD_LOGIC;
  signal \setpoint_ch15_down_reg_n_0_[13]\ : STD_LOGIC;
  signal \setpoint_ch15_down_reg_n_0_[14]\ : STD_LOGIC;
  signal \setpoint_ch15_down_reg_n_0_[15]\ : STD_LOGIC;
  signal \setpoint_ch15_down_reg_n_0_[16]\ : STD_LOGIC;
  signal \setpoint_ch15_down_reg_n_0_[17]\ : STD_LOGIC;
  signal \setpoint_ch15_down_reg_n_0_[18]\ : STD_LOGIC;
  signal \setpoint_ch15_down_reg_n_0_[19]\ : STD_LOGIC;
  signal \setpoint_ch15_down_reg_n_0_[1]\ : STD_LOGIC;
  signal \setpoint_ch15_down_reg_n_0_[20]\ : STD_LOGIC;
  signal \setpoint_ch15_down_reg_n_0_[21]\ : STD_LOGIC;
  signal \setpoint_ch15_down_reg_n_0_[22]\ : STD_LOGIC;
  signal \setpoint_ch15_down_reg_n_0_[23]\ : STD_LOGIC;
  signal \setpoint_ch15_down_reg_n_0_[24]\ : STD_LOGIC;
  signal \setpoint_ch15_down_reg_n_0_[25]\ : STD_LOGIC;
  signal \setpoint_ch15_down_reg_n_0_[26]\ : STD_LOGIC;
  signal \setpoint_ch15_down_reg_n_0_[27]\ : STD_LOGIC;
  signal \setpoint_ch15_down_reg_n_0_[28]\ : STD_LOGIC;
  signal \setpoint_ch15_down_reg_n_0_[29]\ : STD_LOGIC;
  signal \setpoint_ch15_down_reg_n_0_[2]\ : STD_LOGIC;
  signal \setpoint_ch15_down_reg_n_0_[30]\ : STD_LOGIC;
  signal \setpoint_ch15_down_reg_n_0_[31]\ : STD_LOGIC;
  signal \setpoint_ch15_down_reg_n_0_[3]\ : STD_LOGIC;
  signal \setpoint_ch15_down_reg_n_0_[4]\ : STD_LOGIC;
  signal \setpoint_ch15_down_reg_n_0_[5]\ : STD_LOGIC;
  signal \setpoint_ch15_down_reg_n_0_[6]\ : STD_LOGIC;
  signal \setpoint_ch15_down_reg_n_0_[7]\ : STD_LOGIC;
  signal \setpoint_ch15_down_reg_n_0_[8]\ : STD_LOGIC;
  signal \setpoint_ch15_down_reg_n_0_[9]\ : STD_LOGIC;
  signal setpoint_ch15_up : STD_LOGIC;
  signal \setpoint_ch15_up_reg_n_0_[0]\ : STD_LOGIC;
  signal \setpoint_ch15_up_reg_n_0_[10]\ : STD_LOGIC;
  signal \setpoint_ch15_up_reg_n_0_[11]\ : STD_LOGIC;
  signal \setpoint_ch15_up_reg_n_0_[12]\ : STD_LOGIC;
  signal \setpoint_ch15_up_reg_n_0_[13]\ : STD_LOGIC;
  signal \setpoint_ch15_up_reg_n_0_[14]\ : STD_LOGIC;
  signal \setpoint_ch15_up_reg_n_0_[15]\ : STD_LOGIC;
  signal \setpoint_ch15_up_reg_n_0_[16]\ : STD_LOGIC;
  signal \setpoint_ch15_up_reg_n_0_[17]\ : STD_LOGIC;
  signal \setpoint_ch15_up_reg_n_0_[18]\ : STD_LOGIC;
  signal \setpoint_ch15_up_reg_n_0_[19]\ : STD_LOGIC;
  signal \setpoint_ch15_up_reg_n_0_[1]\ : STD_LOGIC;
  signal \setpoint_ch15_up_reg_n_0_[20]\ : STD_LOGIC;
  signal \setpoint_ch15_up_reg_n_0_[21]\ : STD_LOGIC;
  signal \setpoint_ch15_up_reg_n_0_[22]\ : STD_LOGIC;
  signal \setpoint_ch15_up_reg_n_0_[23]\ : STD_LOGIC;
  signal \setpoint_ch15_up_reg_n_0_[24]\ : STD_LOGIC;
  signal \setpoint_ch15_up_reg_n_0_[25]\ : STD_LOGIC;
  signal \setpoint_ch15_up_reg_n_0_[26]\ : STD_LOGIC;
  signal \setpoint_ch15_up_reg_n_0_[27]\ : STD_LOGIC;
  signal \setpoint_ch15_up_reg_n_0_[28]\ : STD_LOGIC;
  signal \setpoint_ch15_up_reg_n_0_[29]\ : STD_LOGIC;
  signal \setpoint_ch15_up_reg_n_0_[2]\ : STD_LOGIC;
  signal \setpoint_ch15_up_reg_n_0_[30]\ : STD_LOGIC;
  signal \setpoint_ch15_up_reg_n_0_[31]\ : STD_LOGIC;
  signal \setpoint_ch15_up_reg_n_0_[3]\ : STD_LOGIC;
  signal \setpoint_ch15_up_reg_n_0_[4]\ : STD_LOGIC;
  signal \setpoint_ch15_up_reg_n_0_[5]\ : STD_LOGIC;
  signal \setpoint_ch15_up_reg_n_0_[6]\ : STD_LOGIC;
  signal \setpoint_ch15_up_reg_n_0_[7]\ : STD_LOGIC;
  signal \setpoint_ch15_up_reg_n_0_[8]\ : STD_LOGIC;
  signal \setpoint_ch15_up_reg_n_0_[9]\ : STD_LOGIC;
  signal setpoint_ch1_down : STD_LOGIC;
  signal \setpoint_ch1_down_reg_n_0_[0]\ : STD_LOGIC;
  signal \setpoint_ch1_down_reg_n_0_[10]\ : STD_LOGIC;
  signal \setpoint_ch1_down_reg_n_0_[11]\ : STD_LOGIC;
  signal \setpoint_ch1_down_reg_n_0_[12]\ : STD_LOGIC;
  signal \setpoint_ch1_down_reg_n_0_[13]\ : STD_LOGIC;
  signal \setpoint_ch1_down_reg_n_0_[14]\ : STD_LOGIC;
  signal \setpoint_ch1_down_reg_n_0_[15]\ : STD_LOGIC;
  signal \setpoint_ch1_down_reg_n_0_[16]\ : STD_LOGIC;
  signal \setpoint_ch1_down_reg_n_0_[17]\ : STD_LOGIC;
  signal \setpoint_ch1_down_reg_n_0_[18]\ : STD_LOGIC;
  signal \setpoint_ch1_down_reg_n_0_[19]\ : STD_LOGIC;
  signal \setpoint_ch1_down_reg_n_0_[1]\ : STD_LOGIC;
  signal \setpoint_ch1_down_reg_n_0_[20]\ : STD_LOGIC;
  signal \setpoint_ch1_down_reg_n_0_[21]\ : STD_LOGIC;
  signal \setpoint_ch1_down_reg_n_0_[22]\ : STD_LOGIC;
  signal \setpoint_ch1_down_reg_n_0_[23]\ : STD_LOGIC;
  signal \setpoint_ch1_down_reg_n_0_[24]\ : STD_LOGIC;
  signal \setpoint_ch1_down_reg_n_0_[25]\ : STD_LOGIC;
  signal \setpoint_ch1_down_reg_n_0_[26]\ : STD_LOGIC;
  signal \setpoint_ch1_down_reg_n_0_[27]\ : STD_LOGIC;
  signal \setpoint_ch1_down_reg_n_0_[28]\ : STD_LOGIC;
  signal \setpoint_ch1_down_reg_n_0_[29]\ : STD_LOGIC;
  signal \setpoint_ch1_down_reg_n_0_[2]\ : STD_LOGIC;
  signal \setpoint_ch1_down_reg_n_0_[30]\ : STD_LOGIC;
  signal \setpoint_ch1_down_reg_n_0_[31]\ : STD_LOGIC;
  signal \setpoint_ch1_down_reg_n_0_[3]\ : STD_LOGIC;
  signal \setpoint_ch1_down_reg_n_0_[4]\ : STD_LOGIC;
  signal \setpoint_ch1_down_reg_n_0_[5]\ : STD_LOGIC;
  signal \setpoint_ch1_down_reg_n_0_[6]\ : STD_LOGIC;
  signal \setpoint_ch1_down_reg_n_0_[7]\ : STD_LOGIC;
  signal \setpoint_ch1_down_reg_n_0_[8]\ : STD_LOGIC;
  signal \setpoint_ch1_down_reg_n_0_[9]\ : STD_LOGIC;
  signal setpoint_ch1_up : STD_LOGIC;
  signal \setpoint_ch1_up_reg_n_0_[0]\ : STD_LOGIC;
  signal \setpoint_ch1_up_reg_n_0_[10]\ : STD_LOGIC;
  signal \setpoint_ch1_up_reg_n_0_[11]\ : STD_LOGIC;
  signal \setpoint_ch1_up_reg_n_0_[12]\ : STD_LOGIC;
  signal \setpoint_ch1_up_reg_n_0_[13]\ : STD_LOGIC;
  signal \setpoint_ch1_up_reg_n_0_[14]\ : STD_LOGIC;
  signal \setpoint_ch1_up_reg_n_0_[15]\ : STD_LOGIC;
  signal \setpoint_ch1_up_reg_n_0_[16]\ : STD_LOGIC;
  signal \setpoint_ch1_up_reg_n_0_[17]\ : STD_LOGIC;
  signal \setpoint_ch1_up_reg_n_0_[18]\ : STD_LOGIC;
  signal \setpoint_ch1_up_reg_n_0_[19]\ : STD_LOGIC;
  signal \setpoint_ch1_up_reg_n_0_[1]\ : STD_LOGIC;
  signal \setpoint_ch1_up_reg_n_0_[20]\ : STD_LOGIC;
  signal \setpoint_ch1_up_reg_n_0_[21]\ : STD_LOGIC;
  signal \setpoint_ch1_up_reg_n_0_[22]\ : STD_LOGIC;
  signal \setpoint_ch1_up_reg_n_0_[23]\ : STD_LOGIC;
  signal \setpoint_ch1_up_reg_n_0_[24]\ : STD_LOGIC;
  signal \setpoint_ch1_up_reg_n_0_[25]\ : STD_LOGIC;
  signal \setpoint_ch1_up_reg_n_0_[26]\ : STD_LOGIC;
  signal \setpoint_ch1_up_reg_n_0_[27]\ : STD_LOGIC;
  signal \setpoint_ch1_up_reg_n_0_[28]\ : STD_LOGIC;
  signal \setpoint_ch1_up_reg_n_0_[29]\ : STD_LOGIC;
  signal \setpoint_ch1_up_reg_n_0_[2]\ : STD_LOGIC;
  signal \setpoint_ch1_up_reg_n_0_[30]\ : STD_LOGIC;
  signal \setpoint_ch1_up_reg_n_0_[31]\ : STD_LOGIC;
  signal \setpoint_ch1_up_reg_n_0_[3]\ : STD_LOGIC;
  signal \setpoint_ch1_up_reg_n_0_[4]\ : STD_LOGIC;
  signal \setpoint_ch1_up_reg_n_0_[5]\ : STD_LOGIC;
  signal \setpoint_ch1_up_reg_n_0_[6]\ : STD_LOGIC;
  signal \setpoint_ch1_up_reg_n_0_[7]\ : STD_LOGIC;
  signal \setpoint_ch1_up_reg_n_0_[8]\ : STD_LOGIC;
  signal \setpoint_ch1_up_reg_n_0_[9]\ : STD_LOGIC;
  signal setpoint_ch2_down : STD_LOGIC;
  signal \setpoint_ch2_down_reg_n_0_[0]\ : STD_LOGIC;
  signal \setpoint_ch2_down_reg_n_0_[10]\ : STD_LOGIC;
  signal \setpoint_ch2_down_reg_n_0_[11]\ : STD_LOGIC;
  signal \setpoint_ch2_down_reg_n_0_[12]\ : STD_LOGIC;
  signal \setpoint_ch2_down_reg_n_0_[13]\ : STD_LOGIC;
  signal \setpoint_ch2_down_reg_n_0_[14]\ : STD_LOGIC;
  signal \setpoint_ch2_down_reg_n_0_[15]\ : STD_LOGIC;
  signal \setpoint_ch2_down_reg_n_0_[16]\ : STD_LOGIC;
  signal \setpoint_ch2_down_reg_n_0_[17]\ : STD_LOGIC;
  signal \setpoint_ch2_down_reg_n_0_[18]\ : STD_LOGIC;
  signal \setpoint_ch2_down_reg_n_0_[19]\ : STD_LOGIC;
  signal \setpoint_ch2_down_reg_n_0_[1]\ : STD_LOGIC;
  signal \setpoint_ch2_down_reg_n_0_[20]\ : STD_LOGIC;
  signal \setpoint_ch2_down_reg_n_0_[21]\ : STD_LOGIC;
  signal \setpoint_ch2_down_reg_n_0_[22]\ : STD_LOGIC;
  signal \setpoint_ch2_down_reg_n_0_[23]\ : STD_LOGIC;
  signal \setpoint_ch2_down_reg_n_0_[24]\ : STD_LOGIC;
  signal \setpoint_ch2_down_reg_n_0_[25]\ : STD_LOGIC;
  signal \setpoint_ch2_down_reg_n_0_[26]\ : STD_LOGIC;
  signal \setpoint_ch2_down_reg_n_0_[27]\ : STD_LOGIC;
  signal \setpoint_ch2_down_reg_n_0_[28]\ : STD_LOGIC;
  signal \setpoint_ch2_down_reg_n_0_[29]\ : STD_LOGIC;
  signal \setpoint_ch2_down_reg_n_0_[2]\ : STD_LOGIC;
  signal \setpoint_ch2_down_reg_n_0_[30]\ : STD_LOGIC;
  signal \setpoint_ch2_down_reg_n_0_[31]\ : STD_LOGIC;
  signal \setpoint_ch2_down_reg_n_0_[3]\ : STD_LOGIC;
  signal \setpoint_ch2_down_reg_n_0_[4]\ : STD_LOGIC;
  signal \setpoint_ch2_down_reg_n_0_[5]\ : STD_LOGIC;
  signal \setpoint_ch2_down_reg_n_0_[6]\ : STD_LOGIC;
  signal \setpoint_ch2_down_reg_n_0_[7]\ : STD_LOGIC;
  signal \setpoint_ch2_down_reg_n_0_[8]\ : STD_LOGIC;
  signal \setpoint_ch2_down_reg_n_0_[9]\ : STD_LOGIC;
  signal setpoint_ch2_up : STD_LOGIC;
  signal \setpoint_ch2_up_reg_n_0_[0]\ : STD_LOGIC;
  signal \setpoint_ch2_up_reg_n_0_[10]\ : STD_LOGIC;
  signal \setpoint_ch2_up_reg_n_0_[11]\ : STD_LOGIC;
  signal \setpoint_ch2_up_reg_n_0_[12]\ : STD_LOGIC;
  signal \setpoint_ch2_up_reg_n_0_[13]\ : STD_LOGIC;
  signal \setpoint_ch2_up_reg_n_0_[14]\ : STD_LOGIC;
  signal \setpoint_ch2_up_reg_n_0_[15]\ : STD_LOGIC;
  signal \setpoint_ch2_up_reg_n_0_[16]\ : STD_LOGIC;
  signal \setpoint_ch2_up_reg_n_0_[17]\ : STD_LOGIC;
  signal \setpoint_ch2_up_reg_n_0_[18]\ : STD_LOGIC;
  signal \setpoint_ch2_up_reg_n_0_[19]\ : STD_LOGIC;
  signal \setpoint_ch2_up_reg_n_0_[1]\ : STD_LOGIC;
  signal \setpoint_ch2_up_reg_n_0_[20]\ : STD_LOGIC;
  signal \setpoint_ch2_up_reg_n_0_[21]\ : STD_LOGIC;
  signal \setpoint_ch2_up_reg_n_0_[22]\ : STD_LOGIC;
  signal \setpoint_ch2_up_reg_n_0_[23]\ : STD_LOGIC;
  signal \setpoint_ch2_up_reg_n_0_[24]\ : STD_LOGIC;
  signal \setpoint_ch2_up_reg_n_0_[25]\ : STD_LOGIC;
  signal \setpoint_ch2_up_reg_n_0_[26]\ : STD_LOGIC;
  signal \setpoint_ch2_up_reg_n_0_[27]\ : STD_LOGIC;
  signal \setpoint_ch2_up_reg_n_0_[28]\ : STD_LOGIC;
  signal \setpoint_ch2_up_reg_n_0_[29]\ : STD_LOGIC;
  signal \setpoint_ch2_up_reg_n_0_[2]\ : STD_LOGIC;
  signal \setpoint_ch2_up_reg_n_0_[30]\ : STD_LOGIC;
  signal \setpoint_ch2_up_reg_n_0_[31]\ : STD_LOGIC;
  signal \setpoint_ch2_up_reg_n_0_[3]\ : STD_LOGIC;
  signal \setpoint_ch2_up_reg_n_0_[4]\ : STD_LOGIC;
  signal \setpoint_ch2_up_reg_n_0_[5]\ : STD_LOGIC;
  signal \setpoint_ch2_up_reg_n_0_[6]\ : STD_LOGIC;
  signal \setpoint_ch2_up_reg_n_0_[7]\ : STD_LOGIC;
  signal \setpoint_ch2_up_reg_n_0_[8]\ : STD_LOGIC;
  signal \setpoint_ch2_up_reg_n_0_[9]\ : STD_LOGIC;
  signal setpoint_ch3_down : STD_LOGIC;
  signal \setpoint_ch3_down_reg_n_0_[0]\ : STD_LOGIC;
  signal \setpoint_ch3_down_reg_n_0_[10]\ : STD_LOGIC;
  signal \setpoint_ch3_down_reg_n_0_[11]\ : STD_LOGIC;
  signal \setpoint_ch3_down_reg_n_0_[12]\ : STD_LOGIC;
  signal \setpoint_ch3_down_reg_n_0_[13]\ : STD_LOGIC;
  signal \setpoint_ch3_down_reg_n_0_[14]\ : STD_LOGIC;
  signal \setpoint_ch3_down_reg_n_0_[15]\ : STD_LOGIC;
  signal \setpoint_ch3_down_reg_n_0_[16]\ : STD_LOGIC;
  signal \setpoint_ch3_down_reg_n_0_[17]\ : STD_LOGIC;
  signal \setpoint_ch3_down_reg_n_0_[18]\ : STD_LOGIC;
  signal \setpoint_ch3_down_reg_n_0_[19]\ : STD_LOGIC;
  signal \setpoint_ch3_down_reg_n_0_[1]\ : STD_LOGIC;
  signal \setpoint_ch3_down_reg_n_0_[20]\ : STD_LOGIC;
  signal \setpoint_ch3_down_reg_n_0_[21]\ : STD_LOGIC;
  signal \setpoint_ch3_down_reg_n_0_[22]\ : STD_LOGIC;
  signal \setpoint_ch3_down_reg_n_0_[23]\ : STD_LOGIC;
  signal \setpoint_ch3_down_reg_n_0_[24]\ : STD_LOGIC;
  signal \setpoint_ch3_down_reg_n_0_[25]\ : STD_LOGIC;
  signal \setpoint_ch3_down_reg_n_0_[26]\ : STD_LOGIC;
  signal \setpoint_ch3_down_reg_n_0_[27]\ : STD_LOGIC;
  signal \setpoint_ch3_down_reg_n_0_[28]\ : STD_LOGIC;
  signal \setpoint_ch3_down_reg_n_0_[29]\ : STD_LOGIC;
  signal \setpoint_ch3_down_reg_n_0_[2]\ : STD_LOGIC;
  signal \setpoint_ch3_down_reg_n_0_[30]\ : STD_LOGIC;
  signal \setpoint_ch3_down_reg_n_0_[31]\ : STD_LOGIC;
  signal \setpoint_ch3_down_reg_n_0_[3]\ : STD_LOGIC;
  signal \setpoint_ch3_down_reg_n_0_[4]\ : STD_LOGIC;
  signal \setpoint_ch3_down_reg_n_0_[5]\ : STD_LOGIC;
  signal \setpoint_ch3_down_reg_n_0_[6]\ : STD_LOGIC;
  signal \setpoint_ch3_down_reg_n_0_[7]\ : STD_LOGIC;
  signal \setpoint_ch3_down_reg_n_0_[8]\ : STD_LOGIC;
  signal \setpoint_ch3_down_reg_n_0_[9]\ : STD_LOGIC;
  signal setpoint_ch3_up : STD_LOGIC;
  signal \setpoint_ch3_up_reg_n_0_[0]\ : STD_LOGIC;
  signal \setpoint_ch3_up_reg_n_0_[10]\ : STD_LOGIC;
  signal \setpoint_ch3_up_reg_n_0_[11]\ : STD_LOGIC;
  signal \setpoint_ch3_up_reg_n_0_[12]\ : STD_LOGIC;
  signal \setpoint_ch3_up_reg_n_0_[13]\ : STD_LOGIC;
  signal \setpoint_ch3_up_reg_n_0_[14]\ : STD_LOGIC;
  signal \setpoint_ch3_up_reg_n_0_[15]\ : STD_LOGIC;
  signal \setpoint_ch3_up_reg_n_0_[16]\ : STD_LOGIC;
  signal \setpoint_ch3_up_reg_n_0_[17]\ : STD_LOGIC;
  signal \setpoint_ch3_up_reg_n_0_[18]\ : STD_LOGIC;
  signal \setpoint_ch3_up_reg_n_0_[19]\ : STD_LOGIC;
  signal \setpoint_ch3_up_reg_n_0_[1]\ : STD_LOGIC;
  signal \setpoint_ch3_up_reg_n_0_[20]\ : STD_LOGIC;
  signal \setpoint_ch3_up_reg_n_0_[21]\ : STD_LOGIC;
  signal \setpoint_ch3_up_reg_n_0_[22]\ : STD_LOGIC;
  signal \setpoint_ch3_up_reg_n_0_[23]\ : STD_LOGIC;
  signal \setpoint_ch3_up_reg_n_0_[24]\ : STD_LOGIC;
  signal \setpoint_ch3_up_reg_n_0_[25]\ : STD_LOGIC;
  signal \setpoint_ch3_up_reg_n_0_[26]\ : STD_LOGIC;
  signal \setpoint_ch3_up_reg_n_0_[27]\ : STD_LOGIC;
  signal \setpoint_ch3_up_reg_n_0_[28]\ : STD_LOGIC;
  signal \setpoint_ch3_up_reg_n_0_[29]\ : STD_LOGIC;
  signal \setpoint_ch3_up_reg_n_0_[2]\ : STD_LOGIC;
  signal \setpoint_ch3_up_reg_n_0_[30]\ : STD_LOGIC;
  signal \setpoint_ch3_up_reg_n_0_[31]\ : STD_LOGIC;
  signal \setpoint_ch3_up_reg_n_0_[3]\ : STD_LOGIC;
  signal \setpoint_ch3_up_reg_n_0_[4]\ : STD_LOGIC;
  signal \setpoint_ch3_up_reg_n_0_[5]\ : STD_LOGIC;
  signal \setpoint_ch3_up_reg_n_0_[6]\ : STD_LOGIC;
  signal \setpoint_ch3_up_reg_n_0_[7]\ : STD_LOGIC;
  signal \setpoint_ch3_up_reg_n_0_[8]\ : STD_LOGIC;
  signal \setpoint_ch3_up_reg_n_0_[9]\ : STD_LOGIC;
  signal setpoint_ch4_down : STD_LOGIC;
  signal \setpoint_ch4_down_reg_n_0_[0]\ : STD_LOGIC;
  signal \setpoint_ch4_down_reg_n_0_[10]\ : STD_LOGIC;
  signal \setpoint_ch4_down_reg_n_0_[11]\ : STD_LOGIC;
  signal \setpoint_ch4_down_reg_n_0_[12]\ : STD_LOGIC;
  signal \setpoint_ch4_down_reg_n_0_[13]\ : STD_LOGIC;
  signal \setpoint_ch4_down_reg_n_0_[14]\ : STD_LOGIC;
  signal \setpoint_ch4_down_reg_n_0_[15]\ : STD_LOGIC;
  signal \setpoint_ch4_down_reg_n_0_[16]\ : STD_LOGIC;
  signal \setpoint_ch4_down_reg_n_0_[17]\ : STD_LOGIC;
  signal \setpoint_ch4_down_reg_n_0_[18]\ : STD_LOGIC;
  signal \setpoint_ch4_down_reg_n_0_[19]\ : STD_LOGIC;
  signal \setpoint_ch4_down_reg_n_0_[1]\ : STD_LOGIC;
  signal \setpoint_ch4_down_reg_n_0_[20]\ : STD_LOGIC;
  signal \setpoint_ch4_down_reg_n_0_[21]\ : STD_LOGIC;
  signal \setpoint_ch4_down_reg_n_0_[22]\ : STD_LOGIC;
  signal \setpoint_ch4_down_reg_n_0_[23]\ : STD_LOGIC;
  signal \setpoint_ch4_down_reg_n_0_[24]\ : STD_LOGIC;
  signal \setpoint_ch4_down_reg_n_0_[25]\ : STD_LOGIC;
  signal \setpoint_ch4_down_reg_n_0_[26]\ : STD_LOGIC;
  signal \setpoint_ch4_down_reg_n_0_[27]\ : STD_LOGIC;
  signal \setpoint_ch4_down_reg_n_0_[28]\ : STD_LOGIC;
  signal \setpoint_ch4_down_reg_n_0_[29]\ : STD_LOGIC;
  signal \setpoint_ch4_down_reg_n_0_[2]\ : STD_LOGIC;
  signal \setpoint_ch4_down_reg_n_0_[30]\ : STD_LOGIC;
  signal \setpoint_ch4_down_reg_n_0_[31]\ : STD_LOGIC;
  signal \setpoint_ch4_down_reg_n_0_[3]\ : STD_LOGIC;
  signal \setpoint_ch4_down_reg_n_0_[4]\ : STD_LOGIC;
  signal \setpoint_ch4_down_reg_n_0_[5]\ : STD_LOGIC;
  signal \setpoint_ch4_down_reg_n_0_[6]\ : STD_LOGIC;
  signal \setpoint_ch4_down_reg_n_0_[7]\ : STD_LOGIC;
  signal \setpoint_ch4_down_reg_n_0_[8]\ : STD_LOGIC;
  signal \setpoint_ch4_down_reg_n_0_[9]\ : STD_LOGIC;
  signal setpoint_ch4_up : STD_LOGIC;
  signal \setpoint_ch4_up_reg_n_0_[0]\ : STD_LOGIC;
  signal \setpoint_ch4_up_reg_n_0_[10]\ : STD_LOGIC;
  signal \setpoint_ch4_up_reg_n_0_[11]\ : STD_LOGIC;
  signal \setpoint_ch4_up_reg_n_0_[12]\ : STD_LOGIC;
  signal \setpoint_ch4_up_reg_n_0_[13]\ : STD_LOGIC;
  signal \setpoint_ch4_up_reg_n_0_[14]\ : STD_LOGIC;
  signal \setpoint_ch4_up_reg_n_0_[15]\ : STD_LOGIC;
  signal \setpoint_ch4_up_reg_n_0_[16]\ : STD_LOGIC;
  signal \setpoint_ch4_up_reg_n_0_[17]\ : STD_LOGIC;
  signal \setpoint_ch4_up_reg_n_0_[18]\ : STD_LOGIC;
  signal \setpoint_ch4_up_reg_n_0_[19]\ : STD_LOGIC;
  signal \setpoint_ch4_up_reg_n_0_[1]\ : STD_LOGIC;
  signal \setpoint_ch4_up_reg_n_0_[20]\ : STD_LOGIC;
  signal \setpoint_ch4_up_reg_n_0_[21]\ : STD_LOGIC;
  signal \setpoint_ch4_up_reg_n_0_[22]\ : STD_LOGIC;
  signal \setpoint_ch4_up_reg_n_0_[23]\ : STD_LOGIC;
  signal \setpoint_ch4_up_reg_n_0_[24]\ : STD_LOGIC;
  signal \setpoint_ch4_up_reg_n_0_[25]\ : STD_LOGIC;
  signal \setpoint_ch4_up_reg_n_0_[26]\ : STD_LOGIC;
  signal \setpoint_ch4_up_reg_n_0_[27]\ : STD_LOGIC;
  signal \setpoint_ch4_up_reg_n_0_[28]\ : STD_LOGIC;
  signal \setpoint_ch4_up_reg_n_0_[29]\ : STD_LOGIC;
  signal \setpoint_ch4_up_reg_n_0_[2]\ : STD_LOGIC;
  signal \setpoint_ch4_up_reg_n_0_[30]\ : STD_LOGIC;
  signal \setpoint_ch4_up_reg_n_0_[31]\ : STD_LOGIC;
  signal \setpoint_ch4_up_reg_n_0_[3]\ : STD_LOGIC;
  signal \setpoint_ch4_up_reg_n_0_[4]\ : STD_LOGIC;
  signal \setpoint_ch4_up_reg_n_0_[5]\ : STD_LOGIC;
  signal \setpoint_ch4_up_reg_n_0_[6]\ : STD_LOGIC;
  signal \setpoint_ch4_up_reg_n_0_[7]\ : STD_LOGIC;
  signal \setpoint_ch4_up_reg_n_0_[8]\ : STD_LOGIC;
  signal \setpoint_ch4_up_reg_n_0_[9]\ : STD_LOGIC;
  signal setpoint_ch5_down : STD_LOGIC;
  signal \setpoint_ch5_down_reg_n_0_[0]\ : STD_LOGIC;
  signal \setpoint_ch5_down_reg_n_0_[10]\ : STD_LOGIC;
  signal \setpoint_ch5_down_reg_n_0_[11]\ : STD_LOGIC;
  signal \setpoint_ch5_down_reg_n_0_[12]\ : STD_LOGIC;
  signal \setpoint_ch5_down_reg_n_0_[13]\ : STD_LOGIC;
  signal \setpoint_ch5_down_reg_n_0_[14]\ : STD_LOGIC;
  signal \setpoint_ch5_down_reg_n_0_[15]\ : STD_LOGIC;
  signal \setpoint_ch5_down_reg_n_0_[16]\ : STD_LOGIC;
  signal \setpoint_ch5_down_reg_n_0_[17]\ : STD_LOGIC;
  signal \setpoint_ch5_down_reg_n_0_[18]\ : STD_LOGIC;
  signal \setpoint_ch5_down_reg_n_0_[19]\ : STD_LOGIC;
  signal \setpoint_ch5_down_reg_n_0_[1]\ : STD_LOGIC;
  signal \setpoint_ch5_down_reg_n_0_[20]\ : STD_LOGIC;
  signal \setpoint_ch5_down_reg_n_0_[21]\ : STD_LOGIC;
  signal \setpoint_ch5_down_reg_n_0_[22]\ : STD_LOGIC;
  signal \setpoint_ch5_down_reg_n_0_[23]\ : STD_LOGIC;
  signal \setpoint_ch5_down_reg_n_0_[24]\ : STD_LOGIC;
  signal \setpoint_ch5_down_reg_n_0_[25]\ : STD_LOGIC;
  signal \setpoint_ch5_down_reg_n_0_[26]\ : STD_LOGIC;
  signal \setpoint_ch5_down_reg_n_0_[27]\ : STD_LOGIC;
  signal \setpoint_ch5_down_reg_n_0_[28]\ : STD_LOGIC;
  signal \setpoint_ch5_down_reg_n_0_[29]\ : STD_LOGIC;
  signal \setpoint_ch5_down_reg_n_0_[2]\ : STD_LOGIC;
  signal \setpoint_ch5_down_reg_n_0_[30]\ : STD_LOGIC;
  signal \setpoint_ch5_down_reg_n_0_[31]\ : STD_LOGIC;
  signal \setpoint_ch5_down_reg_n_0_[3]\ : STD_LOGIC;
  signal \setpoint_ch5_down_reg_n_0_[4]\ : STD_LOGIC;
  signal \setpoint_ch5_down_reg_n_0_[5]\ : STD_LOGIC;
  signal \setpoint_ch5_down_reg_n_0_[6]\ : STD_LOGIC;
  signal \setpoint_ch5_down_reg_n_0_[7]\ : STD_LOGIC;
  signal \setpoint_ch5_down_reg_n_0_[8]\ : STD_LOGIC;
  signal \setpoint_ch5_down_reg_n_0_[9]\ : STD_LOGIC;
  signal setpoint_ch5_up : STD_LOGIC;
  signal \setpoint_ch5_up_reg_n_0_[0]\ : STD_LOGIC;
  signal \setpoint_ch5_up_reg_n_0_[10]\ : STD_LOGIC;
  signal \setpoint_ch5_up_reg_n_0_[11]\ : STD_LOGIC;
  signal \setpoint_ch5_up_reg_n_0_[12]\ : STD_LOGIC;
  signal \setpoint_ch5_up_reg_n_0_[13]\ : STD_LOGIC;
  signal \setpoint_ch5_up_reg_n_0_[14]\ : STD_LOGIC;
  signal \setpoint_ch5_up_reg_n_0_[15]\ : STD_LOGIC;
  signal \setpoint_ch5_up_reg_n_0_[16]\ : STD_LOGIC;
  signal \setpoint_ch5_up_reg_n_0_[17]\ : STD_LOGIC;
  signal \setpoint_ch5_up_reg_n_0_[18]\ : STD_LOGIC;
  signal \setpoint_ch5_up_reg_n_0_[19]\ : STD_LOGIC;
  signal \setpoint_ch5_up_reg_n_0_[1]\ : STD_LOGIC;
  signal \setpoint_ch5_up_reg_n_0_[20]\ : STD_LOGIC;
  signal \setpoint_ch5_up_reg_n_0_[21]\ : STD_LOGIC;
  signal \setpoint_ch5_up_reg_n_0_[22]\ : STD_LOGIC;
  signal \setpoint_ch5_up_reg_n_0_[23]\ : STD_LOGIC;
  signal \setpoint_ch5_up_reg_n_0_[24]\ : STD_LOGIC;
  signal \setpoint_ch5_up_reg_n_0_[25]\ : STD_LOGIC;
  signal \setpoint_ch5_up_reg_n_0_[26]\ : STD_LOGIC;
  signal \setpoint_ch5_up_reg_n_0_[27]\ : STD_LOGIC;
  signal \setpoint_ch5_up_reg_n_0_[28]\ : STD_LOGIC;
  signal \setpoint_ch5_up_reg_n_0_[29]\ : STD_LOGIC;
  signal \setpoint_ch5_up_reg_n_0_[2]\ : STD_LOGIC;
  signal \setpoint_ch5_up_reg_n_0_[30]\ : STD_LOGIC;
  signal \setpoint_ch5_up_reg_n_0_[31]\ : STD_LOGIC;
  signal \setpoint_ch5_up_reg_n_0_[3]\ : STD_LOGIC;
  signal \setpoint_ch5_up_reg_n_0_[4]\ : STD_LOGIC;
  signal \setpoint_ch5_up_reg_n_0_[5]\ : STD_LOGIC;
  signal \setpoint_ch5_up_reg_n_0_[6]\ : STD_LOGIC;
  signal \setpoint_ch5_up_reg_n_0_[7]\ : STD_LOGIC;
  signal \setpoint_ch5_up_reg_n_0_[8]\ : STD_LOGIC;
  signal \setpoint_ch5_up_reg_n_0_[9]\ : STD_LOGIC;
  signal setpoint_ch6_down : STD_LOGIC;
  signal \setpoint_ch6_down_reg_n_0_[0]\ : STD_LOGIC;
  signal \setpoint_ch6_down_reg_n_0_[10]\ : STD_LOGIC;
  signal \setpoint_ch6_down_reg_n_0_[11]\ : STD_LOGIC;
  signal \setpoint_ch6_down_reg_n_0_[12]\ : STD_LOGIC;
  signal \setpoint_ch6_down_reg_n_0_[13]\ : STD_LOGIC;
  signal \setpoint_ch6_down_reg_n_0_[14]\ : STD_LOGIC;
  signal \setpoint_ch6_down_reg_n_0_[15]\ : STD_LOGIC;
  signal \setpoint_ch6_down_reg_n_0_[16]\ : STD_LOGIC;
  signal \setpoint_ch6_down_reg_n_0_[17]\ : STD_LOGIC;
  signal \setpoint_ch6_down_reg_n_0_[18]\ : STD_LOGIC;
  signal \setpoint_ch6_down_reg_n_0_[19]\ : STD_LOGIC;
  signal \setpoint_ch6_down_reg_n_0_[1]\ : STD_LOGIC;
  signal \setpoint_ch6_down_reg_n_0_[20]\ : STD_LOGIC;
  signal \setpoint_ch6_down_reg_n_0_[21]\ : STD_LOGIC;
  signal \setpoint_ch6_down_reg_n_0_[22]\ : STD_LOGIC;
  signal \setpoint_ch6_down_reg_n_0_[23]\ : STD_LOGIC;
  signal \setpoint_ch6_down_reg_n_0_[24]\ : STD_LOGIC;
  signal \setpoint_ch6_down_reg_n_0_[25]\ : STD_LOGIC;
  signal \setpoint_ch6_down_reg_n_0_[26]\ : STD_LOGIC;
  signal \setpoint_ch6_down_reg_n_0_[27]\ : STD_LOGIC;
  signal \setpoint_ch6_down_reg_n_0_[28]\ : STD_LOGIC;
  signal \setpoint_ch6_down_reg_n_0_[29]\ : STD_LOGIC;
  signal \setpoint_ch6_down_reg_n_0_[2]\ : STD_LOGIC;
  signal \setpoint_ch6_down_reg_n_0_[30]\ : STD_LOGIC;
  signal \setpoint_ch6_down_reg_n_0_[31]\ : STD_LOGIC;
  signal \setpoint_ch6_down_reg_n_0_[3]\ : STD_LOGIC;
  signal \setpoint_ch6_down_reg_n_0_[4]\ : STD_LOGIC;
  signal \setpoint_ch6_down_reg_n_0_[5]\ : STD_LOGIC;
  signal \setpoint_ch6_down_reg_n_0_[6]\ : STD_LOGIC;
  signal \setpoint_ch6_down_reg_n_0_[7]\ : STD_LOGIC;
  signal \setpoint_ch6_down_reg_n_0_[8]\ : STD_LOGIC;
  signal \setpoint_ch6_down_reg_n_0_[9]\ : STD_LOGIC;
  signal setpoint_ch6_up : STD_LOGIC;
  signal \setpoint_ch6_up_reg_n_0_[0]\ : STD_LOGIC;
  signal \setpoint_ch6_up_reg_n_0_[10]\ : STD_LOGIC;
  signal \setpoint_ch6_up_reg_n_0_[11]\ : STD_LOGIC;
  signal \setpoint_ch6_up_reg_n_0_[12]\ : STD_LOGIC;
  signal \setpoint_ch6_up_reg_n_0_[13]\ : STD_LOGIC;
  signal \setpoint_ch6_up_reg_n_0_[14]\ : STD_LOGIC;
  signal \setpoint_ch6_up_reg_n_0_[15]\ : STD_LOGIC;
  signal \setpoint_ch6_up_reg_n_0_[16]\ : STD_LOGIC;
  signal \setpoint_ch6_up_reg_n_0_[17]\ : STD_LOGIC;
  signal \setpoint_ch6_up_reg_n_0_[18]\ : STD_LOGIC;
  signal \setpoint_ch6_up_reg_n_0_[19]\ : STD_LOGIC;
  signal \setpoint_ch6_up_reg_n_0_[1]\ : STD_LOGIC;
  signal \setpoint_ch6_up_reg_n_0_[20]\ : STD_LOGIC;
  signal \setpoint_ch6_up_reg_n_0_[21]\ : STD_LOGIC;
  signal \setpoint_ch6_up_reg_n_0_[22]\ : STD_LOGIC;
  signal \setpoint_ch6_up_reg_n_0_[23]\ : STD_LOGIC;
  signal \setpoint_ch6_up_reg_n_0_[24]\ : STD_LOGIC;
  signal \setpoint_ch6_up_reg_n_0_[25]\ : STD_LOGIC;
  signal \setpoint_ch6_up_reg_n_0_[26]\ : STD_LOGIC;
  signal \setpoint_ch6_up_reg_n_0_[27]\ : STD_LOGIC;
  signal \setpoint_ch6_up_reg_n_0_[28]\ : STD_LOGIC;
  signal \setpoint_ch6_up_reg_n_0_[29]\ : STD_LOGIC;
  signal \setpoint_ch6_up_reg_n_0_[2]\ : STD_LOGIC;
  signal \setpoint_ch6_up_reg_n_0_[30]\ : STD_LOGIC;
  signal \setpoint_ch6_up_reg_n_0_[31]\ : STD_LOGIC;
  signal \setpoint_ch6_up_reg_n_0_[3]\ : STD_LOGIC;
  signal \setpoint_ch6_up_reg_n_0_[4]\ : STD_LOGIC;
  signal \setpoint_ch6_up_reg_n_0_[5]\ : STD_LOGIC;
  signal \setpoint_ch6_up_reg_n_0_[6]\ : STD_LOGIC;
  signal \setpoint_ch6_up_reg_n_0_[7]\ : STD_LOGIC;
  signal \setpoint_ch6_up_reg_n_0_[8]\ : STD_LOGIC;
  signal \setpoint_ch6_up_reg_n_0_[9]\ : STD_LOGIC;
  signal setpoint_ch7_down : STD_LOGIC;
  signal \setpoint_ch7_down_reg_n_0_[0]\ : STD_LOGIC;
  signal \setpoint_ch7_down_reg_n_0_[10]\ : STD_LOGIC;
  signal \setpoint_ch7_down_reg_n_0_[11]\ : STD_LOGIC;
  signal \setpoint_ch7_down_reg_n_0_[12]\ : STD_LOGIC;
  signal \setpoint_ch7_down_reg_n_0_[13]\ : STD_LOGIC;
  signal \setpoint_ch7_down_reg_n_0_[14]\ : STD_LOGIC;
  signal \setpoint_ch7_down_reg_n_0_[15]\ : STD_LOGIC;
  signal \setpoint_ch7_down_reg_n_0_[16]\ : STD_LOGIC;
  signal \setpoint_ch7_down_reg_n_0_[17]\ : STD_LOGIC;
  signal \setpoint_ch7_down_reg_n_0_[18]\ : STD_LOGIC;
  signal \setpoint_ch7_down_reg_n_0_[19]\ : STD_LOGIC;
  signal \setpoint_ch7_down_reg_n_0_[1]\ : STD_LOGIC;
  signal \setpoint_ch7_down_reg_n_0_[20]\ : STD_LOGIC;
  signal \setpoint_ch7_down_reg_n_0_[21]\ : STD_LOGIC;
  signal \setpoint_ch7_down_reg_n_0_[22]\ : STD_LOGIC;
  signal \setpoint_ch7_down_reg_n_0_[23]\ : STD_LOGIC;
  signal \setpoint_ch7_down_reg_n_0_[24]\ : STD_LOGIC;
  signal \setpoint_ch7_down_reg_n_0_[25]\ : STD_LOGIC;
  signal \setpoint_ch7_down_reg_n_0_[26]\ : STD_LOGIC;
  signal \setpoint_ch7_down_reg_n_0_[27]\ : STD_LOGIC;
  signal \setpoint_ch7_down_reg_n_0_[28]\ : STD_LOGIC;
  signal \setpoint_ch7_down_reg_n_0_[29]\ : STD_LOGIC;
  signal \setpoint_ch7_down_reg_n_0_[2]\ : STD_LOGIC;
  signal \setpoint_ch7_down_reg_n_0_[30]\ : STD_LOGIC;
  signal \setpoint_ch7_down_reg_n_0_[31]\ : STD_LOGIC;
  signal \setpoint_ch7_down_reg_n_0_[3]\ : STD_LOGIC;
  signal \setpoint_ch7_down_reg_n_0_[4]\ : STD_LOGIC;
  signal \setpoint_ch7_down_reg_n_0_[5]\ : STD_LOGIC;
  signal \setpoint_ch7_down_reg_n_0_[6]\ : STD_LOGIC;
  signal \setpoint_ch7_down_reg_n_0_[7]\ : STD_LOGIC;
  signal \setpoint_ch7_down_reg_n_0_[8]\ : STD_LOGIC;
  signal \setpoint_ch7_down_reg_n_0_[9]\ : STD_LOGIC;
  signal setpoint_ch7_up : STD_LOGIC;
  signal \setpoint_ch7_up_reg_n_0_[0]\ : STD_LOGIC;
  signal \setpoint_ch7_up_reg_n_0_[10]\ : STD_LOGIC;
  signal \setpoint_ch7_up_reg_n_0_[11]\ : STD_LOGIC;
  signal \setpoint_ch7_up_reg_n_0_[12]\ : STD_LOGIC;
  signal \setpoint_ch7_up_reg_n_0_[13]\ : STD_LOGIC;
  signal \setpoint_ch7_up_reg_n_0_[14]\ : STD_LOGIC;
  signal \setpoint_ch7_up_reg_n_0_[15]\ : STD_LOGIC;
  signal \setpoint_ch7_up_reg_n_0_[16]\ : STD_LOGIC;
  signal \setpoint_ch7_up_reg_n_0_[17]\ : STD_LOGIC;
  signal \setpoint_ch7_up_reg_n_0_[18]\ : STD_LOGIC;
  signal \setpoint_ch7_up_reg_n_0_[19]\ : STD_LOGIC;
  signal \setpoint_ch7_up_reg_n_0_[1]\ : STD_LOGIC;
  signal \setpoint_ch7_up_reg_n_0_[20]\ : STD_LOGIC;
  signal \setpoint_ch7_up_reg_n_0_[21]\ : STD_LOGIC;
  signal \setpoint_ch7_up_reg_n_0_[22]\ : STD_LOGIC;
  signal \setpoint_ch7_up_reg_n_0_[23]\ : STD_LOGIC;
  signal \setpoint_ch7_up_reg_n_0_[24]\ : STD_LOGIC;
  signal \setpoint_ch7_up_reg_n_0_[25]\ : STD_LOGIC;
  signal \setpoint_ch7_up_reg_n_0_[26]\ : STD_LOGIC;
  signal \setpoint_ch7_up_reg_n_0_[27]\ : STD_LOGIC;
  signal \setpoint_ch7_up_reg_n_0_[28]\ : STD_LOGIC;
  signal \setpoint_ch7_up_reg_n_0_[29]\ : STD_LOGIC;
  signal \setpoint_ch7_up_reg_n_0_[2]\ : STD_LOGIC;
  signal \setpoint_ch7_up_reg_n_0_[30]\ : STD_LOGIC;
  signal \setpoint_ch7_up_reg_n_0_[31]\ : STD_LOGIC;
  signal \setpoint_ch7_up_reg_n_0_[3]\ : STD_LOGIC;
  signal \setpoint_ch7_up_reg_n_0_[4]\ : STD_LOGIC;
  signal \setpoint_ch7_up_reg_n_0_[5]\ : STD_LOGIC;
  signal \setpoint_ch7_up_reg_n_0_[6]\ : STD_LOGIC;
  signal \setpoint_ch7_up_reg_n_0_[7]\ : STD_LOGIC;
  signal \setpoint_ch7_up_reg_n_0_[8]\ : STD_LOGIC;
  signal \setpoint_ch7_up_reg_n_0_[9]\ : STD_LOGIC;
  signal setpoint_ch8_down : STD_LOGIC;
  signal \setpoint_ch8_down_reg_n_0_[0]\ : STD_LOGIC;
  signal \setpoint_ch8_down_reg_n_0_[10]\ : STD_LOGIC;
  signal \setpoint_ch8_down_reg_n_0_[11]\ : STD_LOGIC;
  signal \setpoint_ch8_down_reg_n_0_[12]\ : STD_LOGIC;
  signal \setpoint_ch8_down_reg_n_0_[13]\ : STD_LOGIC;
  signal \setpoint_ch8_down_reg_n_0_[14]\ : STD_LOGIC;
  signal \setpoint_ch8_down_reg_n_0_[15]\ : STD_LOGIC;
  signal \setpoint_ch8_down_reg_n_0_[16]\ : STD_LOGIC;
  signal \setpoint_ch8_down_reg_n_0_[17]\ : STD_LOGIC;
  signal \setpoint_ch8_down_reg_n_0_[18]\ : STD_LOGIC;
  signal \setpoint_ch8_down_reg_n_0_[19]\ : STD_LOGIC;
  signal \setpoint_ch8_down_reg_n_0_[1]\ : STD_LOGIC;
  signal \setpoint_ch8_down_reg_n_0_[20]\ : STD_LOGIC;
  signal \setpoint_ch8_down_reg_n_0_[21]\ : STD_LOGIC;
  signal \setpoint_ch8_down_reg_n_0_[22]\ : STD_LOGIC;
  signal \setpoint_ch8_down_reg_n_0_[23]\ : STD_LOGIC;
  signal \setpoint_ch8_down_reg_n_0_[24]\ : STD_LOGIC;
  signal \setpoint_ch8_down_reg_n_0_[25]\ : STD_LOGIC;
  signal \setpoint_ch8_down_reg_n_0_[26]\ : STD_LOGIC;
  signal \setpoint_ch8_down_reg_n_0_[27]\ : STD_LOGIC;
  signal \setpoint_ch8_down_reg_n_0_[28]\ : STD_LOGIC;
  signal \setpoint_ch8_down_reg_n_0_[29]\ : STD_LOGIC;
  signal \setpoint_ch8_down_reg_n_0_[2]\ : STD_LOGIC;
  signal \setpoint_ch8_down_reg_n_0_[30]\ : STD_LOGIC;
  signal \setpoint_ch8_down_reg_n_0_[31]\ : STD_LOGIC;
  signal \setpoint_ch8_down_reg_n_0_[3]\ : STD_LOGIC;
  signal \setpoint_ch8_down_reg_n_0_[4]\ : STD_LOGIC;
  signal \setpoint_ch8_down_reg_n_0_[5]\ : STD_LOGIC;
  signal \setpoint_ch8_down_reg_n_0_[6]\ : STD_LOGIC;
  signal \setpoint_ch8_down_reg_n_0_[7]\ : STD_LOGIC;
  signal \setpoint_ch8_down_reg_n_0_[8]\ : STD_LOGIC;
  signal \setpoint_ch8_down_reg_n_0_[9]\ : STD_LOGIC;
  signal setpoint_ch8_up : STD_LOGIC;
  signal \setpoint_ch8_up_reg_n_0_[0]\ : STD_LOGIC;
  signal \setpoint_ch8_up_reg_n_0_[10]\ : STD_LOGIC;
  signal \setpoint_ch8_up_reg_n_0_[11]\ : STD_LOGIC;
  signal \setpoint_ch8_up_reg_n_0_[12]\ : STD_LOGIC;
  signal \setpoint_ch8_up_reg_n_0_[13]\ : STD_LOGIC;
  signal \setpoint_ch8_up_reg_n_0_[14]\ : STD_LOGIC;
  signal \setpoint_ch8_up_reg_n_0_[15]\ : STD_LOGIC;
  signal \setpoint_ch8_up_reg_n_0_[16]\ : STD_LOGIC;
  signal \setpoint_ch8_up_reg_n_0_[17]\ : STD_LOGIC;
  signal \setpoint_ch8_up_reg_n_0_[18]\ : STD_LOGIC;
  signal \setpoint_ch8_up_reg_n_0_[19]\ : STD_LOGIC;
  signal \setpoint_ch8_up_reg_n_0_[1]\ : STD_LOGIC;
  signal \setpoint_ch8_up_reg_n_0_[20]\ : STD_LOGIC;
  signal \setpoint_ch8_up_reg_n_0_[21]\ : STD_LOGIC;
  signal \setpoint_ch8_up_reg_n_0_[22]\ : STD_LOGIC;
  signal \setpoint_ch8_up_reg_n_0_[23]\ : STD_LOGIC;
  signal \setpoint_ch8_up_reg_n_0_[24]\ : STD_LOGIC;
  signal \setpoint_ch8_up_reg_n_0_[25]\ : STD_LOGIC;
  signal \setpoint_ch8_up_reg_n_0_[26]\ : STD_LOGIC;
  signal \setpoint_ch8_up_reg_n_0_[27]\ : STD_LOGIC;
  signal \setpoint_ch8_up_reg_n_0_[28]\ : STD_LOGIC;
  signal \setpoint_ch8_up_reg_n_0_[29]\ : STD_LOGIC;
  signal \setpoint_ch8_up_reg_n_0_[2]\ : STD_LOGIC;
  signal \setpoint_ch8_up_reg_n_0_[30]\ : STD_LOGIC;
  signal \setpoint_ch8_up_reg_n_0_[31]\ : STD_LOGIC;
  signal \setpoint_ch8_up_reg_n_0_[3]\ : STD_LOGIC;
  signal \setpoint_ch8_up_reg_n_0_[4]\ : STD_LOGIC;
  signal \setpoint_ch8_up_reg_n_0_[5]\ : STD_LOGIC;
  signal \setpoint_ch8_up_reg_n_0_[6]\ : STD_LOGIC;
  signal \setpoint_ch8_up_reg_n_0_[7]\ : STD_LOGIC;
  signal \setpoint_ch8_up_reg_n_0_[8]\ : STD_LOGIC;
  signal \setpoint_ch8_up_reg_n_0_[9]\ : STD_LOGIC;
  signal setpoint_ch9_down : STD_LOGIC;
  signal \setpoint_ch9_down_reg_n_0_[0]\ : STD_LOGIC;
  signal \setpoint_ch9_down_reg_n_0_[10]\ : STD_LOGIC;
  signal \setpoint_ch9_down_reg_n_0_[11]\ : STD_LOGIC;
  signal \setpoint_ch9_down_reg_n_0_[12]\ : STD_LOGIC;
  signal \setpoint_ch9_down_reg_n_0_[13]\ : STD_LOGIC;
  signal \setpoint_ch9_down_reg_n_0_[14]\ : STD_LOGIC;
  signal \setpoint_ch9_down_reg_n_0_[15]\ : STD_LOGIC;
  signal \setpoint_ch9_down_reg_n_0_[16]\ : STD_LOGIC;
  signal \setpoint_ch9_down_reg_n_0_[17]\ : STD_LOGIC;
  signal \setpoint_ch9_down_reg_n_0_[18]\ : STD_LOGIC;
  signal \setpoint_ch9_down_reg_n_0_[19]\ : STD_LOGIC;
  signal \setpoint_ch9_down_reg_n_0_[1]\ : STD_LOGIC;
  signal \setpoint_ch9_down_reg_n_0_[20]\ : STD_LOGIC;
  signal \setpoint_ch9_down_reg_n_0_[21]\ : STD_LOGIC;
  signal \setpoint_ch9_down_reg_n_0_[22]\ : STD_LOGIC;
  signal \setpoint_ch9_down_reg_n_0_[23]\ : STD_LOGIC;
  signal \setpoint_ch9_down_reg_n_0_[24]\ : STD_LOGIC;
  signal \setpoint_ch9_down_reg_n_0_[25]\ : STD_LOGIC;
  signal \setpoint_ch9_down_reg_n_0_[26]\ : STD_LOGIC;
  signal \setpoint_ch9_down_reg_n_0_[27]\ : STD_LOGIC;
  signal \setpoint_ch9_down_reg_n_0_[28]\ : STD_LOGIC;
  signal \setpoint_ch9_down_reg_n_0_[29]\ : STD_LOGIC;
  signal \setpoint_ch9_down_reg_n_0_[2]\ : STD_LOGIC;
  signal \setpoint_ch9_down_reg_n_0_[30]\ : STD_LOGIC;
  signal \setpoint_ch9_down_reg_n_0_[31]\ : STD_LOGIC;
  signal \setpoint_ch9_down_reg_n_0_[3]\ : STD_LOGIC;
  signal \setpoint_ch9_down_reg_n_0_[4]\ : STD_LOGIC;
  signal \setpoint_ch9_down_reg_n_0_[5]\ : STD_LOGIC;
  signal \setpoint_ch9_down_reg_n_0_[6]\ : STD_LOGIC;
  signal \setpoint_ch9_down_reg_n_0_[7]\ : STD_LOGIC;
  signal \setpoint_ch9_down_reg_n_0_[8]\ : STD_LOGIC;
  signal \setpoint_ch9_down_reg_n_0_[9]\ : STD_LOGIC;
  signal setpoint_ch9_up : STD_LOGIC;
  signal \setpoint_ch9_up_reg_n_0_[0]\ : STD_LOGIC;
  signal \setpoint_ch9_up_reg_n_0_[10]\ : STD_LOGIC;
  signal \setpoint_ch9_up_reg_n_0_[11]\ : STD_LOGIC;
  signal \setpoint_ch9_up_reg_n_0_[12]\ : STD_LOGIC;
  signal \setpoint_ch9_up_reg_n_0_[13]\ : STD_LOGIC;
  signal \setpoint_ch9_up_reg_n_0_[14]\ : STD_LOGIC;
  signal \setpoint_ch9_up_reg_n_0_[15]\ : STD_LOGIC;
  signal \setpoint_ch9_up_reg_n_0_[16]\ : STD_LOGIC;
  signal \setpoint_ch9_up_reg_n_0_[17]\ : STD_LOGIC;
  signal \setpoint_ch9_up_reg_n_0_[18]\ : STD_LOGIC;
  signal \setpoint_ch9_up_reg_n_0_[19]\ : STD_LOGIC;
  signal \setpoint_ch9_up_reg_n_0_[1]\ : STD_LOGIC;
  signal \setpoint_ch9_up_reg_n_0_[20]\ : STD_LOGIC;
  signal \setpoint_ch9_up_reg_n_0_[21]\ : STD_LOGIC;
  signal \setpoint_ch9_up_reg_n_0_[22]\ : STD_LOGIC;
  signal \setpoint_ch9_up_reg_n_0_[23]\ : STD_LOGIC;
  signal \setpoint_ch9_up_reg_n_0_[24]\ : STD_LOGIC;
  signal \setpoint_ch9_up_reg_n_0_[25]\ : STD_LOGIC;
  signal \setpoint_ch9_up_reg_n_0_[26]\ : STD_LOGIC;
  signal \setpoint_ch9_up_reg_n_0_[27]\ : STD_LOGIC;
  signal \setpoint_ch9_up_reg_n_0_[28]\ : STD_LOGIC;
  signal \setpoint_ch9_up_reg_n_0_[29]\ : STD_LOGIC;
  signal \setpoint_ch9_up_reg_n_0_[2]\ : STD_LOGIC;
  signal \setpoint_ch9_up_reg_n_0_[30]\ : STD_LOGIC;
  signal \setpoint_ch9_up_reg_n_0_[31]\ : STD_LOGIC;
  signal \setpoint_ch9_up_reg_n_0_[3]\ : STD_LOGIC;
  signal \setpoint_ch9_up_reg_n_0_[4]\ : STD_LOGIC;
  signal \setpoint_ch9_up_reg_n_0_[5]\ : STD_LOGIC;
  signal \setpoint_ch9_up_reg_n_0_[6]\ : STD_LOGIC;
  signal \setpoint_ch9_up_reg_n_0_[7]\ : STD_LOGIC;
  signal \setpoint_ch9_up_reg_n_0_[8]\ : STD_LOGIC;
  signal \setpoint_ch9_up_reg_n_0_[9]\ : STD_LOGIC;
  signal slv_reg0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \slv_reg0[0]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[0]_i_2_n_0\ : STD_LOGIC;
  signal slv_reg1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg1[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg1[31]_i_3_n_0\ : STD_LOGIC;
  signal \slv_reg1[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[7]_i_2_n_0\ : STD_LOGIC;
  signal slv_reg2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg2[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg2[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[4]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[4]\ : STD_LOGIC;
  signal slv_reg4 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \slv_reg4[0]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4[0]_i_2_n_0\ : STD_LOGIC;
  signal slv_reg_rden : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal state0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \state[0]__0_i_1_n_0\ : STD_LOGIC;
  signal \state[0]__0_i_2_n_0\ : STD_LOGIC;
  signal \state[0]__0_i_3_n_0\ : STD_LOGIC;
  signal \state[0]__0_i_4_n_0\ : STD_LOGIC;
  signal \state[0]__0_i_5_n_0\ : STD_LOGIC;
  signal \state[0]__0_i_6_n_0\ : STD_LOGIC;
  signal \state[0]__0_i_7_n_0\ : STD_LOGIC;
  signal \state[0]__0_i_8_n_0\ : STD_LOGIC;
  signal \state[0]__0_rep_i_1_n_0\ : STD_LOGIC;
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[10]_i_1_n_0\ : STD_LOGIC;
  signal \state[11]_i_1_n_0\ : STD_LOGIC;
  signal \state[12]_i_1_n_0\ : STD_LOGIC;
  signal \state[13]_i_1_n_0\ : STD_LOGIC;
  signal \state[14]_i_1_n_0\ : STD_LOGIC;
  signal \state[15]_i_1_n_0\ : STD_LOGIC;
  signal \state[16]_i_1_n_0\ : STD_LOGIC;
  signal \state[17]_i_1_n_0\ : STD_LOGIC;
  signal \state[18]_i_1_n_0\ : STD_LOGIC;
  signal \state[19]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state[1]_i_3_n_0\ : STD_LOGIC;
  signal \state[1]_i_4_n_0\ : STD_LOGIC;
  signal \state[20]_i_1_n_0\ : STD_LOGIC;
  signal \state[21]_i_1_n_0\ : STD_LOGIC;
  signal \state[22]_i_1_n_0\ : STD_LOGIC;
  signal \state[23]_i_1_n_0\ : STD_LOGIC;
  signal \state[24]_i_1_n_0\ : STD_LOGIC;
  signal \state[25]_i_1_n_0\ : STD_LOGIC;
  signal \state[26]_i_1_n_0\ : STD_LOGIC;
  signal \state[27]_i_1_n_0\ : STD_LOGIC;
  signal \state[28]_i_1_n_0\ : STD_LOGIC;
  signal \state[29]_i_1_n_0\ : STD_LOGIC;
  signal \state[2]_i_1_n_0\ : STD_LOGIC;
  signal \state[2]_i_2_n_0\ : STD_LOGIC;
  signal \state[2]_i_3_n_0\ : STD_LOGIC;
  signal \state[2]_i_4_n_0\ : STD_LOGIC;
  signal \state[2]_i_5_n_0\ : STD_LOGIC;
  signal \state[30]_i_1_n_0\ : STD_LOGIC;
  signal \state[31]__0_i_1_n_0\ : STD_LOGIC;
  signal \state[31]_i_1_n_0\ : STD_LOGIC;
  signal \state[31]_i_2_n_0\ : STD_LOGIC;
  signal \state[31]_i_3_n_0\ : STD_LOGIC;
  signal \state[31]_i_5_n_0\ : STD_LOGIC;
  signal \state[3]_i_1_n_0\ : STD_LOGIC;
  signal \state[3]_i_2_n_0\ : STD_LOGIC;
  signal \state[4]__0_i_1_n_0\ : STD_LOGIC;
  signal \state[4]_i_1_n_0\ : STD_LOGIC;
  signal \state[4]_i_2_n_0\ : STD_LOGIC;
  signal \state[4]_i_3_n_0\ : STD_LOGIC;
  signal \state[5]_i_1_n_0\ : STD_LOGIC;
  signal \state[6]_i_1_n_0\ : STD_LOGIC;
  signal \state[7]_i_1_n_0\ : STD_LOGIC;
  signal \state[8]_i_1_n_0\ : STD_LOGIC;
  signal \state[9]_i_1_n_0\ : STD_LOGIC;
  signal \state_reg[0]__0_rep_n_0\ : STD_LOGIC;
  signal \state_reg[12]__0_i_1_n_0\ : STD_LOGIC;
  signal \state_reg[12]__0_i_1_n_1\ : STD_LOGIC;
  signal \state_reg[12]__0_i_1_n_2\ : STD_LOGIC;
  signal \state_reg[12]__0_i_1_n_3\ : STD_LOGIC;
  signal \state_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \state_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \state_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \state_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \state_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \state_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \state_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \state_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \state_reg[16]__0_i_1_n_0\ : STD_LOGIC;
  signal \state_reg[16]__0_i_1_n_1\ : STD_LOGIC;
  signal \state_reg[16]__0_i_1_n_2\ : STD_LOGIC;
  signal \state_reg[16]__0_i_1_n_3\ : STD_LOGIC;
  signal \state_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \state_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \state_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \state_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \state_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \state_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \state_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \state_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \state_reg[20]__0_i_1_n_0\ : STD_LOGIC;
  signal \state_reg[20]__0_i_1_n_1\ : STD_LOGIC;
  signal \state_reg[20]__0_i_1_n_2\ : STD_LOGIC;
  signal \state_reg[20]__0_i_1_n_3\ : STD_LOGIC;
  signal \state_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \state_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \state_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \state_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \state_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \state_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \state_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \state_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \state_reg[24]__0_i_1_n_0\ : STD_LOGIC;
  signal \state_reg[24]__0_i_1_n_1\ : STD_LOGIC;
  signal \state_reg[24]__0_i_1_n_2\ : STD_LOGIC;
  signal \state_reg[24]__0_i_1_n_3\ : STD_LOGIC;
  signal \state_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \state_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \state_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \state_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \state_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \state_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \state_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \state_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \state_reg[28]__0_i_1_n_0\ : STD_LOGIC;
  signal \state_reg[28]__0_i_1_n_1\ : STD_LOGIC;
  signal \state_reg[28]__0_i_1_n_2\ : STD_LOGIC;
  signal \state_reg[28]__0_i_1_n_3\ : STD_LOGIC;
  signal \state_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \state_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \state_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \state_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \state_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \state_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \state_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \state_reg[28]_i_2_n_7\ : STD_LOGIC;
  signal \state_reg[31]__0_i_2_n_2\ : STD_LOGIC;
  signal \state_reg[31]__0_i_2_n_3\ : STD_LOGIC;
  signal \state_reg[31]_i_4_n_2\ : STD_LOGIC;
  signal \state_reg[31]_i_4_n_3\ : STD_LOGIC;
  signal \state_reg[31]_i_4_n_5\ : STD_LOGIC;
  signal \state_reg[31]_i_4_n_6\ : STD_LOGIC;
  signal \state_reg[31]_i_4_n_7\ : STD_LOGIC;
  signal \state_reg[3]__0_i_1_n_0\ : STD_LOGIC;
  signal \state_reg[3]__0_i_1_n_1\ : STD_LOGIC;
  signal \state_reg[3]__0_i_1_n_2\ : STD_LOGIC;
  signal \state_reg[3]__0_i_1_n_3\ : STD_LOGIC;
  signal \state_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \state_reg[3]_i_3_n_1\ : STD_LOGIC;
  signal \state_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \state_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \state_reg[3]_i_3_n_4\ : STD_LOGIC;
  signal \state_reg[3]_i_3_n_5\ : STD_LOGIC;
  signal \state_reg[3]_i_3_n_6\ : STD_LOGIC;
  signal \state_reg[3]_i_3_n_7\ : STD_LOGIC;
  signal \^state_reg[4]_0\ : STD_LOGIC;
  signal \^state_reg[4]_1\ : STD_LOGIC;
  signal \^state_reg[4]__0_0\ : STD_LOGIC;
  signal \^state_reg[5]_0\ : STD_LOGIC;
  signal \^state_reg[7]_0\ : STD_LOGIC;
  signal \state_reg[8]__0_i_1_n_0\ : STD_LOGIC;
  signal \state_reg[8]__0_i_1_n_1\ : STD_LOGIC;
  signal \state_reg[8]__0_i_1_n_2\ : STD_LOGIC;
  signal \state_reg[8]__0_i_1_n_3\ : STD_LOGIC;
  signal \state_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \state_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \state_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \state_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \state_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \state_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \state_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \state_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \state_reg_n_0_[0]\ : STD_LOGIC;
  signal \state_reg_n_0_[10]\ : STD_LOGIC;
  signal \state_reg_n_0_[11]\ : STD_LOGIC;
  signal \state_reg_n_0_[12]\ : STD_LOGIC;
  signal \state_reg_n_0_[13]\ : STD_LOGIC;
  signal \state_reg_n_0_[14]\ : STD_LOGIC;
  signal \state_reg_n_0_[15]\ : STD_LOGIC;
  signal \state_reg_n_0_[16]\ : STD_LOGIC;
  signal \state_reg_n_0_[17]\ : STD_LOGIC;
  signal \state_reg_n_0_[18]\ : STD_LOGIC;
  signal \state_reg_n_0_[19]\ : STD_LOGIC;
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  signal \state_reg_n_0_[20]\ : STD_LOGIC;
  signal \state_reg_n_0_[21]\ : STD_LOGIC;
  signal \state_reg_n_0_[22]\ : STD_LOGIC;
  signal \state_reg_n_0_[23]\ : STD_LOGIC;
  signal \state_reg_n_0_[24]\ : STD_LOGIC;
  signal \state_reg_n_0_[25]\ : STD_LOGIC;
  signal \state_reg_n_0_[26]\ : STD_LOGIC;
  signal \state_reg_n_0_[27]\ : STD_LOGIC;
  signal \state_reg_n_0_[28]\ : STD_LOGIC;
  signal \state_reg_n_0_[29]\ : STD_LOGIC;
  signal \state_reg_n_0_[2]\ : STD_LOGIC;
  signal \state_reg_n_0_[30]\ : STD_LOGIC;
  signal \state_reg_n_0_[31]\ : STD_LOGIC;
  signal \state_reg_n_0_[3]\ : STD_LOGIC;
  signal \state_reg_n_0_[4]\ : STD_LOGIC;
  signal \state_reg_n_0_[6]\ : STD_LOGIC;
  signal \state_reg_n_0_[7]\ : STD_LOGIC;
  signal \state_reg_n_0_[8]\ : STD_LOGIC;
  signal \state_reg_n_0_[9]\ : STD_LOGIC;
  signal \^var_0_reg_0\ : STD_LOGIC;
  signal \NLW_ch0_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ch0_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ch10_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ch10_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ch12_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ch12_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ch14_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ch14_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ch2_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ch2_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ch4_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ch4_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ch6_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ch6_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ch8_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ch8_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_errors_channel_reg[0]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[0]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[10]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[10]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[10]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[11]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[11]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[11]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[12]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[12]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[12]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[12]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[13]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[13]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[13]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[14]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[14]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[14]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[14]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[15]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[15]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[15]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[16]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[16]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[16]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[16]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[17]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[17]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[17]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[17]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[18]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[18]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[18]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[18]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[19]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[19]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[19]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[19]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[1]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[1]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[1]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[20]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[20]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[20]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[20]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[21]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[21]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[21]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[21]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[22]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[22]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[22]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[22]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[23]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[23]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[23]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[23]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[24]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[24]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[24]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[24]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[25]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[25]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[25]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[25]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[26]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[26]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[26]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[26]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[27]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[27]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[27]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[27]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[28]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[28]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[28]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[28]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[29]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[29]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[29]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[29]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[2]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[2]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[2]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[30]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[30]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[30]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[30]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[31]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[31]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[3]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[3]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[3]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[4]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[4]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[4]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[5]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[5]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[5]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[5]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[6]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[6]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[6]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[6]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[7]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[7]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[7]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[8]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[8]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[8]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[9]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[9]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[9]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_errors_channel_reg[9]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_receive_data_a0_reg[12]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_receive_data_a0_reg[12]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_state_reg[31]__0_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_state_reg[31]__0_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_state_reg[31]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_state_reg[31]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of a0_sign_i_2 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of a0_sign_i_5 : label is "soft_lutpair10";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \axi_araddr_reg[3]\ : label is "axi_araddr_reg[3]";
  attribute ORIG_CELL_NAME of \axi_araddr_reg[3]_rep\ : label is "axi_araddr_reg[3]";
  attribute SOFT_HLUTNM of axi_wready_i_1 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \clk_div[0]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \clk_div[1]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \errors_channel[0]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \errors_channel[31]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of hwp_interrupt_i_4 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of hwp_interrupt_i_5 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of not_cs_sign_i_2 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \receive_data_a0[10]_i_4\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \receive_data_a0[12]_i_7\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \receive_data_a0[3]_i_4\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \receive_data_a0[5]_i_4\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \receive_data_a0[6]_i_4\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \receive_data_a0[7]_i_4\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \receive_data_a0[8]_i_4\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \receive_data_a0[9]_i_4\ : label is "soft_lutpair5";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \reg_data_out_reg[0]\ : label is "LD";
  attribute SOFT_HLUTNM of \reg_data_out_reg[0]_i_32\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \reg_data_out_reg[0]_i_40\ : label is "soft_lutpair1";
  attribute XILINX_LEGACY_PRIM of \reg_data_out_reg[10]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \reg_data_out_reg[11]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \reg_data_out_reg[12]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \reg_data_out_reg[13]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \reg_data_out_reg[14]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \reg_data_out_reg[15]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \reg_data_out_reg[16]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \reg_data_out_reg[17]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \reg_data_out_reg[18]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \reg_data_out_reg[19]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \reg_data_out_reg[1]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \reg_data_out_reg[20]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \reg_data_out_reg[21]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \reg_data_out_reg[22]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \reg_data_out_reg[23]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \reg_data_out_reg[24]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \reg_data_out_reg[25]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \reg_data_out_reg[26]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \reg_data_out_reg[27]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \reg_data_out_reg[28]\ : label is "LD";
  attribute SOFT_HLUTNM of \reg_data_out_reg[28]_i_10\ : label is "soft_lutpair9";
  attribute XILINX_LEGACY_PRIM of \reg_data_out_reg[29]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \reg_data_out_reg[2]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \reg_data_out_reg[30]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \reg_data_out_reg[31]\ : label is "LD";
  attribute SOFT_HLUTNM of \reg_data_out_reg[31]_i_7\ : label is "soft_lutpair9";
  attribute XILINX_LEGACY_PRIM of \reg_data_out_reg[3]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \reg_data_out_reg[4]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \reg_data_out_reg[5]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \reg_data_out_reg[6]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \reg_data_out_reg[7]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \reg_data_out_reg[8]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \reg_data_out_reg[9]\ : label is "LD";
  attribute SOFT_HLUTNM of sclk_sign_i_2 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of sclk_sign_i_4 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \slv_reg1[31]_i_3\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \state[10]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \state[11]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \state[12]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \state[13]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \state[14]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \state[15]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \state[16]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \state[17]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \state[18]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \state[19]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \state[1]_i_3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \state[20]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \state[21]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \state[22]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \state[23]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \state[24]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \state[25]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \state[26]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \state[27]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \state[28]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \state[29]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \state[2]_i_3\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \state[2]_i_5\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \state[30]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \state[31]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \state[31]_i_3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \state[3]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \state[4]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \state[4]_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \state[5]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \state[7]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \state[8]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \state[9]_i_1\ : label is "soft_lutpair18";
  attribute ORIG_CELL_NAME of \state_reg[0]__0\ : label is "state_reg[0]__0";
  attribute ORIG_CELL_NAME of \state_reg[0]__0_rep\ : label is "state_reg[0]__0";
begin
  aw_en_reg_0 <= \^aw_en_reg_0\;
  axi_arready_reg_0 <= \^axi_arready_reg_0\;
  axi_awready_reg_0 <= \^axi_awready_reg_0\;
  axi_wready_reg_0 <= \^axi_wready_reg_0\;
  \errors_channel_reg[4]_i_2_0\ <= \^errors_channel_reg[4]_i_2_0\;
  s00_axi_rvalid <= \^s00_axi_rvalid\;
  sclk_sign_reg_0 <= \^sclk_sign_reg_0\;
  \state_reg[4]_0\ <= \^state_reg[4]_0\;
  \state_reg[4]_1\ <= \^state_reg[4]_1\;
  \state_reg[4]__0_0\ <= \^state_reg[4]__0_0\;
  \state_reg[5]_0\ <= \^state_reg[5]_0\;
  \state_reg[7]_0\ <= \^state_reg[7]_0\;
  var_0_reg_0 <= \^var_0_reg_0\;
a0_sign_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \state_reg_n_0_[25]\,
      I1 => \state_reg_n_0_[22]\,
      I2 => \state_reg_n_0_[28]\,
      I3 => \state_reg_n_0_[16]\,
      O => a0_sign_i_10_n_0
    );
a0_sign_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F3E2"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[4]\,
      I2 => \^state_reg[5]_0\,
      I3 => \state_reg_n_0_[3]\,
      O => \state_reg[1]_0\
    );
a0_sign_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001801"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[4]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[3]\,
      I5 => \^state_reg[5]_0\,
      O => \state_reg[2]_1\
    );
a0_sign_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => a0_sign_i_6_n_0,
      I1 => \state_reg_n_0_[7]\,
      I2 => \state_reg_n_0_[6]\,
      I3 => \state_reg_n_0_[14]\,
      I4 => \state_reg_n_0_[8]\,
      I5 => a0_sign_i_7_n_0,
      O => \^state_reg[7]_0\
    );
a0_sign_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[4]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[1]\,
      O => \state_reg[2]_0\
    );
a0_sign_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \state_reg_n_0_[12]\,
      I1 => \state_reg_n_0_[19]\,
      I2 => \state_reg_n_0_[20]\,
      I3 => \state_reg_n_0_[23]\,
      I4 => a0_sign_i_8_n_0,
      O => a0_sign_i_6_n_0
    );
a0_sign_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => a0_sign_i_9_n_0,
      I1 => a0_sign_i_10_n_0,
      I2 => \state_reg_n_0_[31]\,
      I3 => \state_reg_n_0_[26]\,
      I4 => \state_reg_n_0_[29]\,
      I5 => \state_reg_n_0_[9]\,
      O => a0_sign_i_7_n_0
    );
a0_sign_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \state_reg_n_0_[24]\,
      I1 => \state_reg_n_0_[17]\,
      I2 => \state_reg_n_0_[27]\,
      I3 => \state_reg_n_0_[13]\,
      O => a0_sign_i_8_n_0
    );
a0_sign_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \state_reg_n_0_[30]\,
      I1 => \state_reg_n_0_[11]\,
      I2 => \state_reg_n_0_[10]\,
      I3 => \state_reg_n_0_[21]\,
      I4 => \state_reg_n_0_[15]\,
      I5 => \state_reg_n_0_[18]\,
      O => a0_sign_i_9_n_0
    );
a0_sign_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_sign,
      CE => '1',
      D => a0_sign_reg_0,
      Q => a0,
      R => '0'
    );
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => aw_en_reg_1,
      Q => \^aw_en_reg_0\,
      S => SS(0)
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(0),
      Q => sel0(0),
      S => SS(0)
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(1),
      Q => sel0(1),
      S => SS(0)
    );
\axi_araddr_reg[3]_rep\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(1),
      Q => \axi_araddr_reg[3]_rep_n_0\,
      S => SS(0)
    );
\axi_araddr_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(2),
      Q => sel0(2),
      S => SS(0)
    );
\axi_araddr_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(3),
      Q => sel0(3),
      S => SS(0)
    );
\axi_araddr_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(4),
      Q => sel0(4),
      S => SS(0)
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^axi_arready_reg_0\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_arready0,
      Q => \^axi_arready_reg_0\,
      R => SS(0)
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(0),
      Q => p_0_in(0),
      R => SS(0)
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(1),
      Q => p_0_in(1),
      R => SS(0)
    );
\axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(2),
      Q => p_0_in(2),
      R => SS(0)
    );
\axi_awaddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(3),
      Q => p_0_in(3),
      R => SS(0)
    );
\axi_awaddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(4),
      Q => p_0_in(4),
      R => SS(0)
    );
axi_awready_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^aw_en_reg_0\,
      I1 => s00_axi_wvalid,
      I2 => s00_axi_awvalid,
      I3 => \^axi_awready_reg_0\,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^axi_awready_reg_0\,
      R => SS(0)
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_bvalid_reg_0,
      Q => s00_axi_bvalid,
      R => SS(0)
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^axi_arready_reg_0\,
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_rvalid\,
      O => slv_reg_rden
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(0),
      Q => s00_axi_rdata(0),
      R => SS(0)
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(10),
      Q => s00_axi_rdata(10),
      R => SS(0)
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(11),
      Q => s00_axi_rdata(11),
      R => SS(0)
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(12),
      Q => s00_axi_rdata(12),
      R => SS(0)
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(13),
      Q => s00_axi_rdata(13),
      R => SS(0)
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(14),
      Q => s00_axi_rdata(14),
      R => SS(0)
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(15),
      Q => s00_axi_rdata(15),
      R => SS(0)
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(16),
      Q => s00_axi_rdata(16),
      R => SS(0)
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(17),
      Q => s00_axi_rdata(17),
      R => SS(0)
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(18),
      Q => s00_axi_rdata(18),
      R => SS(0)
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(19),
      Q => s00_axi_rdata(19),
      R => SS(0)
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(1),
      Q => s00_axi_rdata(1),
      R => SS(0)
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(20),
      Q => s00_axi_rdata(20),
      R => SS(0)
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(21),
      Q => s00_axi_rdata(21),
      R => SS(0)
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(22),
      Q => s00_axi_rdata(22),
      R => SS(0)
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(23),
      Q => s00_axi_rdata(23),
      R => SS(0)
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(24),
      Q => s00_axi_rdata(24),
      R => SS(0)
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(25),
      Q => s00_axi_rdata(25),
      R => SS(0)
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(26),
      Q => s00_axi_rdata(26),
      R => SS(0)
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(27),
      Q => s00_axi_rdata(27),
      R => SS(0)
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(28),
      Q => s00_axi_rdata(28),
      R => SS(0)
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(29),
      Q => s00_axi_rdata(29),
      R => SS(0)
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(2),
      Q => s00_axi_rdata(2),
      R => SS(0)
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(30),
      Q => s00_axi_rdata(30),
      R => SS(0)
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(31),
      Q => s00_axi_rdata(31),
      R => SS(0)
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(3),
      Q => s00_axi_rdata(3),
      R => SS(0)
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(4),
      Q => s00_axi_rdata(4),
      R => SS(0)
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(5),
      Q => s00_axi_rdata(5),
      R => SS(0)
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(6),
      Q => s00_axi_rdata(6),
      R => SS(0)
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(7),
      Q => s00_axi_rdata(7),
      R => SS(0)
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(8),
      Q => s00_axi_rdata(8),
      R => SS(0)
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(9),
      Q => s00_axi_rdata(9),
      R => SS(0)
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_rvalid_reg_0,
      Q => \^s00_axi_rvalid\,
      R => SS(0)
    );
axi_wready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^aw_en_reg_0\,
      I1 => s00_axi_wvalid,
      I2 => s00_axi_awvalid,
      I3 => \^axi_wready_reg_0\,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^axi_wready_reg_0\,
      R => SS(0)
    );
\ch0[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_in_a0,
      O => \ch0[0]_i_1_n_0\
    );
\ch0[10]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_a0(10),
      O => \ch0[10]_i_1_n_0\
    );
\ch0[14]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_a0(12),
      O => \ch0[14]_i_2_n_0\
    );
\ch0[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_a0(1),
      O => \ch0[1]_i_1_n_0\
    );
\ch0[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_a0(2),
      O => \ch0[2]_i_1_n_0\
    );
\ch0[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => state(4),
      I1 => state(2),
      I2 => \state_reg[0]__0_rep_n_0\,
      I3 => state(3),
      I4 => state(1),
      I5 => \state[0]__0_i_2_n_0\,
      O => \^state_reg[4]__0_0\
    );
\ch0[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_a0(3),
      O => \ch0[3]_i_1_n_0\
    );
\ch0[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_a0(4),
      O => \ch0[4]_i_1_n_0\
    );
\ch0[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_a0(5),
      O => \ch0[5]_i_1_n_0\
    );
\ch0[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_a0(6),
      O => \ch0[6]_i_1_n_0\
    );
\ch0[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_a0(7),
      O => \ch0[7]_i_1_n_0\
    );
\ch0[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_a0(8),
      O => \ch0[8]_i_1_n_0\
    );
\ch0[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_a0(9),
      O => \ch0[9]_i_1_n_0\
    );
\ch0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch0[0]_i_1_n_0\,
      Q => ch0(0),
      R => '0'
    );
\ch0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch0[10]_i_1_n_0\,
      Q => ch0(10),
      R => '0'
    );
\ch0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch0_reg[14]_i_1_n_7\,
      Q => ch0(11),
      R => '0'
    );
\ch0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch0_reg[14]_i_1_n_6\,
      Q => ch0(12),
      R => '0'
    );
\ch0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch0_reg[14]_i_1_n_5\,
      Q => ch0(13),
      R => '0'
    );
\ch0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch0_reg[14]_i_1_n_4\,
      Q => ch0(14),
      R => '0'
    );
\ch0_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ch0_reg[14]_i_1_n_0\,
      CO(2) => \ch0_reg[14]_i_1_n_1\,
      CO(1) => \ch0_reg[14]_i_1_n_2\,
      CO(0) => \ch0_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \ch0[14]_i_2_n_0\,
      DI(0) => '0',
      O(3) => \ch0_reg[14]_i_1_n_4\,
      O(2) => \ch0_reg[14]_i_1_n_5\,
      O(1) => \ch0_reg[14]_i_1_n_6\,
      O(0) => \ch0_reg[14]_i_1_n_7\,
      S(3) => \receive_data_a0_reg[14]_inv_n_0\,
      S(2) => \receive_data_a0_reg[13]_inv_n_0\,
      S(1) => receive_data_a0(12),
      S(0) => \receive_data_a0_reg[11]_inv_n_0\
    );
\ch0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch0_reg[18]_i_1_n_7\,
      Q => ch0(15),
      R => '0'
    );
\ch0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch0_reg[18]_i_1_n_6\,
      Q => ch0(16),
      R => '0'
    );
\ch0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch0_reg[18]_i_1_n_5\,
      Q => ch0(17),
      R => '0'
    );
\ch0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch0_reg[18]_i_1_n_4\,
      Q => ch0(18),
      R => '0'
    );
\ch0_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ch0_reg[14]_i_1_n_0\,
      CO(3) => \ch0_reg[18]_i_1_n_0\,
      CO(2) => \ch0_reg[18]_i_1_n_1\,
      CO(1) => \ch0_reg[18]_i_1_n_2\,
      CO(0) => \ch0_reg[18]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ch0_reg[18]_i_1_n_4\,
      O(2) => \ch0_reg[18]_i_1_n_5\,
      O(1) => \ch0_reg[18]_i_1_n_6\,
      O(0) => \ch0_reg[18]_i_1_n_7\,
      S(3) => \receive_data_a0_reg[18]_inv_n_0\,
      S(2) => \receive_data_a0_reg[17]_inv_n_0\,
      S(1) => \receive_data_a0_reg[16]_inv_n_0\,
      S(0) => \receive_data_a0_reg[15]_inv_n_0\
    );
\ch0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch0_reg[22]_i_1_n_7\,
      Q => ch0(19),
      R => '0'
    );
\ch0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch0[1]_i_1_n_0\,
      Q => ch0(1),
      R => '0'
    );
\ch0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch0_reg[22]_i_1_n_6\,
      Q => ch0(20),
      R => '0'
    );
\ch0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch0_reg[22]_i_1_n_5\,
      Q => ch0(21),
      R => '0'
    );
\ch0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch0_reg[22]_i_1_n_4\,
      Q => ch0(22),
      R => '0'
    );
\ch0_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ch0_reg[18]_i_1_n_0\,
      CO(3) => \ch0_reg[22]_i_1_n_0\,
      CO(2) => \ch0_reg[22]_i_1_n_1\,
      CO(1) => \ch0_reg[22]_i_1_n_2\,
      CO(0) => \ch0_reg[22]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ch0_reg[22]_i_1_n_4\,
      O(2) => \ch0_reg[22]_i_1_n_5\,
      O(1) => \ch0_reg[22]_i_1_n_6\,
      O(0) => \ch0_reg[22]_i_1_n_7\,
      S(3) => \receive_data_a0_reg[22]_inv_n_0\,
      S(2) => \receive_data_a0_reg[21]_inv_n_0\,
      S(1) => \receive_data_a0_reg[20]_inv_n_0\,
      S(0) => \receive_data_a0_reg[19]_inv_n_0\
    );
\ch0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch0_reg[26]_i_1_n_7\,
      Q => ch0(23),
      R => '0'
    );
\ch0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch0_reg[26]_i_1_n_6\,
      Q => ch0(24),
      R => '0'
    );
\ch0_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch0_reg[26]_i_1_n_5\,
      Q => ch0(25),
      R => '0'
    );
\ch0_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch0_reg[26]_i_1_n_4\,
      Q => ch0(26),
      R => '0'
    );
\ch0_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ch0_reg[22]_i_1_n_0\,
      CO(3) => \ch0_reg[26]_i_1_n_0\,
      CO(2) => \ch0_reg[26]_i_1_n_1\,
      CO(1) => \ch0_reg[26]_i_1_n_2\,
      CO(0) => \ch0_reg[26]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ch0_reg[26]_i_1_n_4\,
      O(2) => \ch0_reg[26]_i_1_n_5\,
      O(1) => \ch0_reg[26]_i_1_n_6\,
      O(0) => \ch0_reg[26]_i_1_n_7\,
      S(3) => \receive_data_a0_reg[26]_inv_n_0\,
      S(2) => \receive_data_a0_reg[25]_inv_n_0\,
      S(1) => \receive_data_a0_reg[24]_inv_n_0\,
      S(0) => \receive_data_a0_reg[23]_inv_n_0\
    );
\ch0_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch0_reg[30]_i_1_n_7\,
      Q => ch0(27),
      R => '0'
    );
\ch0_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch0_reg[30]_i_1_n_6\,
      Q => ch0(28),
      R => '0'
    );
\ch0_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch0_reg[30]_i_1_n_5\,
      Q => ch0(29),
      R => '0'
    );
\ch0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch0[2]_i_1_n_0\,
      Q => ch0(2),
      R => '0'
    );
\ch0_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch0_reg[30]_i_1_n_4\,
      Q => ch0(30),
      R => '0'
    );
\ch0_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ch0_reg[26]_i_1_n_0\,
      CO(3) => \ch0_reg[30]_i_1_n_0\,
      CO(2) => \ch0_reg[30]_i_1_n_1\,
      CO(1) => \ch0_reg[30]_i_1_n_2\,
      CO(0) => \ch0_reg[30]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ch0_reg[30]_i_1_n_4\,
      O(2) => \ch0_reg[30]_i_1_n_5\,
      O(1) => \ch0_reg[30]_i_1_n_6\,
      O(0) => \ch0_reg[30]_i_1_n_7\,
      S(3) => \receive_data_a0_reg[30]_inv_n_0\,
      S(2) => \receive_data_a0_reg[29]_inv_n_0\,
      S(1) => \receive_data_a0_reg[28]_inv_n_0\,
      S(0) => \receive_data_a0_reg[27]_inv_n_0\
    );
\ch0_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch0_reg[31]_i_2_n_7\,
      Q => ch0(31),
      R => '0'
    );
\ch0_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ch0_reg[30]_i_1_n_0\,
      CO(3 downto 0) => \NLW_ch0_reg[31]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_ch0_reg[31]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \ch0_reg[31]_i_2_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \receive_data_a0_reg[31]_inv_n_0\
    );
\ch0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch0[3]_i_1_n_0\,
      Q => ch0(3),
      R => '0'
    );
\ch0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch0[4]_i_1_n_0\,
      Q => ch0(4),
      R => '0'
    );
\ch0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch0[5]_i_1_n_0\,
      Q => ch0(5),
      R => '0'
    );
\ch0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch0[6]_i_1_n_0\,
      Q => ch0(6),
      R => '0'
    );
\ch0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch0[7]_i_1_n_0\,
      Q => ch0(7),
      R => '0'
    );
\ch0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch0[8]_i_1_n_0\,
      Q => ch0(8),
      R => '0'
    );
\ch0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch0[9]_i_1_n_0\,
      Q => ch0(9),
      R => '0'
    );
\ch10[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_in_b2,
      O => \ch10[0]_i_1_n_0\
    );
\ch10[10]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_b2(10),
      O => \ch10[10]_i_1_n_0\
    );
\ch10[14]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_b2(12),
      O => \ch10[14]_i_2_n_0\
    );
\ch10[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_b2(1),
      O => \ch10[1]_i_1_n_0\
    );
\ch10[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_b2(2),
      O => \ch10[2]_i_1_n_0\
    );
\ch10[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_b2(3),
      O => \ch10[3]_i_1_n_0\
    );
\ch10[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_b2(4),
      O => \ch10[4]_i_1_n_0\
    );
\ch10[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_b2(5),
      O => \ch10[5]_i_1_n_0\
    );
\ch10[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_b2(6),
      O => \ch10[6]_i_1_n_0\
    );
\ch10[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_b2(7),
      O => \ch10[7]_i_1_n_0\
    );
\ch10[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_b2(8),
      O => \ch10[8]_i_1_n_0\
    );
\ch10[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_b2(9),
      O => \ch10[9]_i_1_n_0\
    );
\ch10_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch10[0]_i_1_n_0\,
      Q => ch10(0),
      R => '0'
    );
\ch10_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch10[10]_i_1_n_0\,
      Q => ch10(10),
      R => '0'
    );
\ch10_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch10_reg[14]_i_1_n_7\,
      Q => ch10(11),
      R => '0'
    );
\ch10_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch10_reg[14]_i_1_n_6\,
      Q => ch10(12),
      R => '0'
    );
\ch10_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch10_reg[14]_i_1_n_5\,
      Q => ch10(13),
      R => '0'
    );
\ch10_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch10_reg[14]_i_1_n_4\,
      Q => ch10(14),
      R => '0'
    );
\ch10_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ch10_reg[14]_i_1_n_0\,
      CO(2) => \ch10_reg[14]_i_1_n_1\,
      CO(1) => \ch10_reg[14]_i_1_n_2\,
      CO(0) => \ch10_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \ch10[14]_i_2_n_0\,
      DI(0) => '0',
      O(3) => \ch10_reg[14]_i_1_n_4\,
      O(2) => \ch10_reg[14]_i_1_n_5\,
      O(1) => \ch10_reg[14]_i_1_n_6\,
      O(0) => \ch10_reg[14]_i_1_n_7\,
      S(3) => \receive_data_b2_reg[14]_inv_n_0\,
      S(2) => \receive_data_b2_reg[13]_inv_n_0\,
      S(1) => receive_data_b2(12),
      S(0) => \receive_data_b2_reg[11]_inv_n_0\
    );
\ch10_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch10_reg[18]_i_1_n_7\,
      Q => ch10(15),
      R => '0'
    );
\ch10_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch10_reg[18]_i_1_n_6\,
      Q => ch10(16),
      R => '0'
    );
\ch10_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch10_reg[18]_i_1_n_5\,
      Q => ch10(17),
      R => '0'
    );
\ch10_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch10_reg[18]_i_1_n_4\,
      Q => ch10(18),
      R => '0'
    );
\ch10_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ch10_reg[14]_i_1_n_0\,
      CO(3) => \ch10_reg[18]_i_1_n_0\,
      CO(2) => \ch10_reg[18]_i_1_n_1\,
      CO(1) => \ch10_reg[18]_i_1_n_2\,
      CO(0) => \ch10_reg[18]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ch10_reg[18]_i_1_n_4\,
      O(2) => \ch10_reg[18]_i_1_n_5\,
      O(1) => \ch10_reg[18]_i_1_n_6\,
      O(0) => \ch10_reg[18]_i_1_n_7\,
      S(3) => \receive_data_b2_reg[18]_inv_n_0\,
      S(2) => \receive_data_b2_reg[17]_inv_n_0\,
      S(1) => \receive_data_b2_reg[16]_inv_n_0\,
      S(0) => \receive_data_b2_reg[15]_inv_n_0\
    );
\ch10_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch10_reg[22]_i_1_n_7\,
      Q => ch10(19),
      R => '0'
    );
\ch10_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch10[1]_i_1_n_0\,
      Q => ch10(1),
      R => '0'
    );
\ch10_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch10_reg[22]_i_1_n_6\,
      Q => ch10(20),
      R => '0'
    );
\ch10_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch10_reg[22]_i_1_n_5\,
      Q => ch10(21),
      R => '0'
    );
\ch10_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch10_reg[22]_i_1_n_4\,
      Q => ch10(22),
      R => '0'
    );
\ch10_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ch10_reg[18]_i_1_n_0\,
      CO(3) => \ch10_reg[22]_i_1_n_0\,
      CO(2) => \ch10_reg[22]_i_1_n_1\,
      CO(1) => \ch10_reg[22]_i_1_n_2\,
      CO(0) => \ch10_reg[22]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ch10_reg[22]_i_1_n_4\,
      O(2) => \ch10_reg[22]_i_1_n_5\,
      O(1) => \ch10_reg[22]_i_1_n_6\,
      O(0) => \ch10_reg[22]_i_1_n_7\,
      S(3) => \receive_data_b2_reg[22]_inv_n_0\,
      S(2) => \receive_data_b2_reg[21]_inv_n_0\,
      S(1) => \receive_data_b2_reg[20]_inv_n_0\,
      S(0) => \receive_data_b2_reg[19]_inv_n_0\
    );
\ch10_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch10_reg[26]_i_1_n_7\,
      Q => ch10(23),
      R => '0'
    );
\ch10_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch10_reg[26]_i_1_n_6\,
      Q => ch10(24),
      R => '0'
    );
\ch10_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch10_reg[26]_i_1_n_5\,
      Q => ch10(25),
      R => '0'
    );
\ch10_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch10_reg[26]_i_1_n_4\,
      Q => ch10(26),
      R => '0'
    );
\ch10_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ch10_reg[22]_i_1_n_0\,
      CO(3) => \ch10_reg[26]_i_1_n_0\,
      CO(2) => \ch10_reg[26]_i_1_n_1\,
      CO(1) => \ch10_reg[26]_i_1_n_2\,
      CO(0) => \ch10_reg[26]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ch10_reg[26]_i_1_n_4\,
      O(2) => \ch10_reg[26]_i_1_n_5\,
      O(1) => \ch10_reg[26]_i_1_n_6\,
      O(0) => \ch10_reg[26]_i_1_n_7\,
      S(3) => \receive_data_b2_reg[26]_inv_n_0\,
      S(2) => \receive_data_b2_reg[25]_inv_n_0\,
      S(1) => \receive_data_b2_reg[24]_inv_n_0\,
      S(0) => \receive_data_b2_reg[23]_inv_n_0\
    );
\ch10_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch10_reg[30]_i_1_n_7\,
      Q => ch10(27),
      R => '0'
    );
\ch10_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch10_reg[30]_i_1_n_6\,
      Q => ch10(28),
      R => '0'
    );
\ch10_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch10_reg[30]_i_1_n_5\,
      Q => ch10(29),
      R => '0'
    );
\ch10_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch10[2]_i_1_n_0\,
      Q => ch10(2),
      R => '0'
    );
\ch10_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch10_reg[30]_i_1_n_4\,
      Q => ch10(30),
      R => '0'
    );
\ch10_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ch10_reg[26]_i_1_n_0\,
      CO(3) => \ch10_reg[30]_i_1_n_0\,
      CO(2) => \ch10_reg[30]_i_1_n_1\,
      CO(1) => \ch10_reg[30]_i_1_n_2\,
      CO(0) => \ch10_reg[30]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ch10_reg[30]_i_1_n_4\,
      O(2) => \ch10_reg[30]_i_1_n_5\,
      O(1) => \ch10_reg[30]_i_1_n_6\,
      O(0) => \ch10_reg[30]_i_1_n_7\,
      S(3) => \receive_data_b2_reg[30]_inv_n_0\,
      S(2) => \receive_data_b2_reg[29]_inv_n_0\,
      S(1) => \receive_data_b2_reg[28]_inv_n_0\,
      S(0) => \receive_data_b2_reg[27]_inv_n_0\
    );
\ch10_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch10_reg[31]_i_1_n_7\,
      Q => ch10(31),
      R => '0'
    );
\ch10_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ch10_reg[30]_i_1_n_0\,
      CO(3 downto 0) => \NLW_ch10_reg[31]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_ch10_reg[31]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \ch10_reg[31]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \receive_data_b2_reg[31]_inv_n_0\
    );
\ch10_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch10[3]_i_1_n_0\,
      Q => ch10(3),
      R => '0'
    );
\ch10_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch10[4]_i_1_n_0\,
      Q => ch10(4),
      R => '0'
    );
\ch10_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch10[5]_i_1_n_0\,
      Q => ch10(5),
      R => '0'
    );
\ch10_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch10[6]_i_1_n_0\,
      Q => ch10(6),
      R => '0'
    );
\ch10_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch10[7]_i_1_n_0\,
      Q => ch10(7),
      R => '0'
    );
\ch10_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch10[8]_i_1_n_0\,
      Q => ch10(8),
      R => '0'
    );
\ch10_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch10[9]_i_1_n_0\,
      Q => ch10(9),
      R => '0'
    );
\ch11_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch10[0]_i_1_n_0\,
      Q => ch11(0),
      R => '0'
    );
\ch11_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch10[10]_i_1_n_0\,
      Q => ch11(10),
      R => '0'
    );
\ch11_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch10_reg[14]_i_1_n_7\,
      Q => ch11(11),
      R => '0'
    );
\ch11_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch10_reg[14]_i_1_n_6\,
      Q => ch11(12),
      R => '0'
    );
\ch11_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch10_reg[14]_i_1_n_5\,
      Q => ch11(13),
      R => '0'
    );
\ch11_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch10_reg[14]_i_1_n_4\,
      Q => ch11(14),
      R => '0'
    );
\ch11_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch10_reg[18]_i_1_n_7\,
      Q => ch11(15),
      R => '0'
    );
\ch11_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch10_reg[18]_i_1_n_6\,
      Q => ch11(16),
      R => '0'
    );
\ch11_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch10_reg[18]_i_1_n_5\,
      Q => ch11(17),
      R => '0'
    );
\ch11_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch10_reg[18]_i_1_n_4\,
      Q => ch11(18),
      R => '0'
    );
\ch11_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch10_reg[22]_i_1_n_7\,
      Q => ch11(19),
      R => '0'
    );
\ch11_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch10[1]_i_1_n_0\,
      Q => ch11(1),
      R => '0'
    );
\ch11_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch10_reg[22]_i_1_n_6\,
      Q => ch11(20),
      R => '0'
    );
\ch11_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch10_reg[22]_i_1_n_5\,
      Q => ch11(21),
      R => '0'
    );
\ch11_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch10_reg[22]_i_1_n_4\,
      Q => ch11(22),
      R => '0'
    );
\ch11_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch10_reg[26]_i_1_n_7\,
      Q => ch11(23),
      R => '0'
    );
\ch11_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch10_reg[26]_i_1_n_6\,
      Q => ch11(24),
      R => '0'
    );
\ch11_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch10_reg[26]_i_1_n_5\,
      Q => ch11(25),
      R => '0'
    );
\ch11_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch10_reg[26]_i_1_n_4\,
      Q => ch11(26),
      R => '0'
    );
\ch11_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch10_reg[30]_i_1_n_7\,
      Q => ch11(27),
      R => '0'
    );
\ch11_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch10_reg[30]_i_1_n_6\,
      Q => ch11(28),
      R => '0'
    );
\ch11_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch10_reg[30]_i_1_n_5\,
      Q => ch11(29),
      R => '0'
    );
\ch11_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch10[2]_i_1_n_0\,
      Q => ch11(2),
      R => '0'
    );
\ch11_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch10_reg[30]_i_1_n_4\,
      Q => ch11(30),
      R => '0'
    );
\ch11_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch10_reg[31]_i_1_n_7\,
      Q => ch11(31),
      R => '0'
    );
\ch11_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch10[3]_i_1_n_0\,
      Q => ch11(3),
      R => '0'
    );
\ch11_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch10[4]_i_1_n_0\,
      Q => ch11(4),
      R => '0'
    );
\ch11_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch10[5]_i_1_n_0\,
      Q => ch11(5),
      R => '0'
    );
\ch11_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch10[6]_i_1_n_0\,
      Q => ch11(6),
      R => '0'
    );
\ch11_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch10[7]_i_1_n_0\,
      Q => ch11(7),
      R => '0'
    );
\ch11_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch10[8]_i_1_n_0\,
      Q => ch11(8),
      R => '0'
    );
\ch11_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch10[9]_i_1_n_0\,
      Q => ch11(9),
      R => '0'
    );
\ch12[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_in_a3,
      O => \ch12[0]_i_1_n_0\
    );
\ch12[10]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_a3(10),
      O => \ch12[10]_i_1_n_0\
    );
\ch12[14]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_a3(12),
      O => \ch12[14]_i_2_n_0\
    );
\ch12[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_a3(1),
      O => \ch12[1]_i_1_n_0\
    );
\ch12[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_a3(2),
      O => \ch12[2]_i_1_n_0\
    );
\ch12[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_a3(3),
      O => \ch12[3]_i_1_n_0\
    );
\ch12[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_a3(4),
      O => \ch12[4]_i_1_n_0\
    );
\ch12[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_a3(5),
      O => \ch12[5]_i_1_n_0\
    );
\ch12[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_a3(6),
      O => \ch12[6]_i_1_n_0\
    );
\ch12[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_a3(7),
      O => \ch12[7]_i_1_n_0\
    );
\ch12[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_a3(8),
      O => \ch12[8]_i_1_n_0\
    );
\ch12[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_a3(9),
      O => \ch12[9]_i_1_n_0\
    );
\ch12_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch12[0]_i_1_n_0\,
      Q => ch12(0),
      R => '0'
    );
\ch12_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch12[10]_i_1_n_0\,
      Q => ch12(10),
      R => '0'
    );
\ch12_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch12_reg[14]_i_1_n_7\,
      Q => ch12(11),
      R => '0'
    );
\ch12_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch12_reg[14]_i_1_n_6\,
      Q => ch12(12),
      R => '0'
    );
\ch12_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch12_reg[14]_i_1_n_5\,
      Q => ch12(13),
      R => '0'
    );
\ch12_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch12_reg[14]_i_1_n_4\,
      Q => ch12(14),
      R => '0'
    );
\ch12_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ch12_reg[14]_i_1_n_0\,
      CO(2) => \ch12_reg[14]_i_1_n_1\,
      CO(1) => \ch12_reg[14]_i_1_n_2\,
      CO(0) => \ch12_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \ch12[14]_i_2_n_0\,
      DI(0) => '0',
      O(3) => \ch12_reg[14]_i_1_n_4\,
      O(2) => \ch12_reg[14]_i_1_n_5\,
      O(1) => \ch12_reg[14]_i_1_n_6\,
      O(0) => \ch12_reg[14]_i_1_n_7\,
      S(3) => \receive_data_a3_reg[14]_inv_n_0\,
      S(2) => \receive_data_a3_reg[13]_inv_n_0\,
      S(1) => receive_data_a3(12),
      S(0) => \receive_data_a3_reg[11]_inv_n_0\
    );
\ch12_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch12_reg[18]_i_1_n_7\,
      Q => ch12(15),
      R => '0'
    );
\ch12_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch12_reg[18]_i_1_n_6\,
      Q => ch12(16),
      R => '0'
    );
\ch12_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch12_reg[18]_i_1_n_5\,
      Q => ch12(17),
      R => '0'
    );
\ch12_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch12_reg[18]_i_1_n_4\,
      Q => ch12(18),
      R => '0'
    );
\ch12_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ch12_reg[14]_i_1_n_0\,
      CO(3) => \ch12_reg[18]_i_1_n_0\,
      CO(2) => \ch12_reg[18]_i_1_n_1\,
      CO(1) => \ch12_reg[18]_i_1_n_2\,
      CO(0) => \ch12_reg[18]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ch12_reg[18]_i_1_n_4\,
      O(2) => \ch12_reg[18]_i_1_n_5\,
      O(1) => \ch12_reg[18]_i_1_n_6\,
      O(0) => \ch12_reg[18]_i_1_n_7\,
      S(3) => \receive_data_a3_reg[18]_inv_n_0\,
      S(2) => \receive_data_a3_reg[17]_inv_n_0\,
      S(1) => \receive_data_a3_reg[16]_inv_n_0\,
      S(0) => \receive_data_a3_reg[15]_inv_n_0\
    );
\ch12_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch12_reg[22]_i_1_n_7\,
      Q => ch12(19),
      R => '0'
    );
\ch12_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch12[1]_i_1_n_0\,
      Q => ch12(1),
      R => '0'
    );
\ch12_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch12_reg[22]_i_1_n_6\,
      Q => ch12(20),
      R => '0'
    );
\ch12_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch12_reg[22]_i_1_n_5\,
      Q => ch12(21),
      R => '0'
    );
\ch12_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch12_reg[22]_i_1_n_4\,
      Q => ch12(22),
      R => '0'
    );
\ch12_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ch12_reg[18]_i_1_n_0\,
      CO(3) => \ch12_reg[22]_i_1_n_0\,
      CO(2) => \ch12_reg[22]_i_1_n_1\,
      CO(1) => \ch12_reg[22]_i_1_n_2\,
      CO(0) => \ch12_reg[22]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ch12_reg[22]_i_1_n_4\,
      O(2) => \ch12_reg[22]_i_1_n_5\,
      O(1) => \ch12_reg[22]_i_1_n_6\,
      O(0) => \ch12_reg[22]_i_1_n_7\,
      S(3) => \receive_data_a3_reg[22]_inv_n_0\,
      S(2) => \receive_data_a3_reg[21]_inv_n_0\,
      S(1) => \receive_data_a3_reg[20]_inv_n_0\,
      S(0) => \receive_data_a3_reg[19]_inv_n_0\
    );
\ch12_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch12_reg[26]_i_1_n_7\,
      Q => ch12(23),
      R => '0'
    );
\ch12_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch12_reg[26]_i_1_n_6\,
      Q => ch12(24),
      R => '0'
    );
\ch12_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch12_reg[26]_i_1_n_5\,
      Q => ch12(25),
      R => '0'
    );
\ch12_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch12_reg[26]_i_1_n_4\,
      Q => ch12(26),
      R => '0'
    );
\ch12_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ch12_reg[22]_i_1_n_0\,
      CO(3) => \ch12_reg[26]_i_1_n_0\,
      CO(2) => \ch12_reg[26]_i_1_n_1\,
      CO(1) => \ch12_reg[26]_i_1_n_2\,
      CO(0) => \ch12_reg[26]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ch12_reg[26]_i_1_n_4\,
      O(2) => \ch12_reg[26]_i_1_n_5\,
      O(1) => \ch12_reg[26]_i_1_n_6\,
      O(0) => \ch12_reg[26]_i_1_n_7\,
      S(3) => \receive_data_a3_reg[26]_inv_n_0\,
      S(2) => \receive_data_a3_reg[25]_inv_n_0\,
      S(1) => \receive_data_a3_reg[24]_inv_n_0\,
      S(0) => \receive_data_a3_reg[23]_inv_n_0\
    );
\ch12_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch12_reg[30]_i_1_n_7\,
      Q => ch12(27),
      R => '0'
    );
\ch12_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch12_reg[30]_i_1_n_6\,
      Q => ch12(28),
      R => '0'
    );
\ch12_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch12_reg[30]_i_1_n_5\,
      Q => ch12(29),
      R => '0'
    );
\ch12_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch12[2]_i_1_n_0\,
      Q => ch12(2),
      R => '0'
    );
\ch12_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch12_reg[30]_i_1_n_4\,
      Q => ch12(30),
      R => '0'
    );
\ch12_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ch12_reg[26]_i_1_n_0\,
      CO(3) => \ch12_reg[30]_i_1_n_0\,
      CO(2) => \ch12_reg[30]_i_1_n_1\,
      CO(1) => \ch12_reg[30]_i_1_n_2\,
      CO(0) => \ch12_reg[30]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ch12_reg[30]_i_1_n_4\,
      O(2) => \ch12_reg[30]_i_1_n_5\,
      O(1) => \ch12_reg[30]_i_1_n_6\,
      O(0) => \ch12_reg[30]_i_1_n_7\,
      S(3) => \receive_data_a3_reg[30]_inv_n_0\,
      S(2) => \receive_data_a3_reg[29]_inv_n_0\,
      S(1) => \receive_data_a3_reg[28]_inv_n_0\,
      S(0) => \receive_data_a3_reg[27]_inv_n_0\
    );
\ch12_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch12_reg[31]_i_1_n_7\,
      Q => ch12(31),
      R => '0'
    );
\ch12_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ch12_reg[30]_i_1_n_0\,
      CO(3 downto 0) => \NLW_ch12_reg[31]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_ch12_reg[31]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \ch12_reg[31]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \receive_data_a3_reg[31]_inv_n_0\
    );
\ch12_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch12[3]_i_1_n_0\,
      Q => ch12(3),
      R => '0'
    );
\ch12_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch12[4]_i_1_n_0\,
      Q => ch12(4),
      R => '0'
    );
\ch12_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch12[5]_i_1_n_0\,
      Q => ch12(5),
      R => '0'
    );
\ch12_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch12[6]_i_1_n_0\,
      Q => ch12(6),
      R => '0'
    );
\ch12_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch12[7]_i_1_n_0\,
      Q => ch12(7),
      R => '0'
    );
\ch12_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch12[8]_i_1_n_0\,
      Q => ch12(8),
      R => '0'
    );
\ch12_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch12[9]_i_1_n_0\,
      Q => ch12(9),
      R => '0'
    );
\ch13_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch12[0]_i_1_n_0\,
      Q => ch13(0),
      R => '0'
    );
\ch13_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch12[10]_i_1_n_0\,
      Q => ch13(10),
      R => '0'
    );
\ch13_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch12_reg[14]_i_1_n_7\,
      Q => ch13(11),
      R => '0'
    );
\ch13_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch12_reg[14]_i_1_n_6\,
      Q => ch13(12),
      R => '0'
    );
\ch13_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch12_reg[14]_i_1_n_5\,
      Q => ch13(13),
      R => '0'
    );
\ch13_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch12_reg[14]_i_1_n_4\,
      Q => ch13(14),
      R => '0'
    );
\ch13_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch12_reg[18]_i_1_n_7\,
      Q => ch13(15),
      R => '0'
    );
\ch13_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch12_reg[18]_i_1_n_6\,
      Q => ch13(16),
      R => '0'
    );
\ch13_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch12_reg[18]_i_1_n_5\,
      Q => ch13(17),
      R => '0'
    );
\ch13_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch12_reg[18]_i_1_n_4\,
      Q => ch13(18),
      R => '0'
    );
\ch13_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch12_reg[22]_i_1_n_7\,
      Q => ch13(19),
      R => '0'
    );
\ch13_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch12[1]_i_1_n_0\,
      Q => ch13(1),
      R => '0'
    );
\ch13_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch12_reg[22]_i_1_n_6\,
      Q => ch13(20),
      R => '0'
    );
\ch13_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch12_reg[22]_i_1_n_5\,
      Q => ch13(21),
      R => '0'
    );
\ch13_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch12_reg[22]_i_1_n_4\,
      Q => ch13(22),
      R => '0'
    );
\ch13_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch12_reg[26]_i_1_n_7\,
      Q => ch13(23),
      R => '0'
    );
\ch13_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch12_reg[26]_i_1_n_6\,
      Q => ch13(24),
      R => '0'
    );
\ch13_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch12_reg[26]_i_1_n_5\,
      Q => ch13(25),
      R => '0'
    );
\ch13_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch12_reg[26]_i_1_n_4\,
      Q => ch13(26),
      R => '0'
    );
\ch13_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch12_reg[30]_i_1_n_7\,
      Q => ch13(27),
      R => '0'
    );
\ch13_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch12_reg[30]_i_1_n_6\,
      Q => ch13(28),
      R => '0'
    );
\ch13_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch12_reg[30]_i_1_n_5\,
      Q => ch13(29),
      R => '0'
    );
\ch13_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch12[2]_i_1_n_0\,
      Q => ch13(2),
      R => '0'
    );
\ch13_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch12_reg[30]_i_1_n_4\,
      Q => ch13(30),
      R => '0'
    );
\ch13_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch12_reg[31]_i_1_n_7\,
      Q => ch13(31),
      R => '0'
    );
\ch13_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch12[3]_i_1_n_0\,
      Q => ch13(3),
      R => '0'
    );
\ch13_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch12[4]_i_1_n_0\,
      Q => ch13(4),
      R => '0'
    );
\ch13_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch12[5]_i_1_n_0\,
      Q => ch13(5),
      R => '0'
    );
\ch13_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch12[6]_i_1_n_0\,
      Q => ch13(6),
      R => '0'
    );
\ch13_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch12[7]_i_1_n_0\,
      Q => ch13(7),
      R => '0'
    );
\ch13_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch12[8]_i_1_n_0\,
      Q => ch13(8),
      R => '0'
    );
\ch13_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch12[9]_i_1_n_0\,
      Q => ch13(9),
      R => '0'
    );
\ch14[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_in_b3,
      O => \ch14[0]_i_1_n_0\
    );
\ch14[10]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_b3(10),
      O => \ch14[10]_i_1_n_0\
    );
\ch14[14]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_b3(12),
      O => \ch14[14]_i_2_n_0\
    );
\ch14[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_b3(1),
      O => \ch14[1]_i_1_n_0\
    );
\ch14[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_b3(2),
      O => \ch14[2]_i_1_n_0\
    );
\ch14[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_b3(3),
      O => \ch14[3]_i_1_n_0\
    );
\ch14[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_b3(4),
      O => \ch14[4]_i_1_n_0\
    );
\ch14[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_b3(5),
      O => \ch14[5]_i_1_n_0\
    );
\ch14[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_b3(6),
      O => \ch14[6]_i_1_n_0\
    );
\ch14[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_b3(7),
      O => \ch14[7]_i_1_n_0\
    );
\ch14[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_b3(8),
      O => \ch14[8]_i_1_n_0\
    );
\ch14[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_b3(9),
      O => \ch14[9]_i_1_n_0\
    );
\ch14_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch14[0]_i_1_n_0\,
      Q => ch14(0),
      R => '0'
    );
\ch14_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch14[10]_i_1_n_0\,
      Q => ch14(10),
      R => '0'
    );
\ch14_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => data1(11),
      Q => ch14(11),
      R => '0'
    );
\ch14_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => data1(12),
      Q => ch14(12),
      R => '0'
    );
\ch14_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => data1(13),
      Q => ch14(13),
      R => '0'
    );
\ch14_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => data1(14),
      Q => ch14(14),
      R => '0'
    );
\ch14_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ch14_reg[14]_i_1_n_0\,
      CO(2) => \ch14_reg[14]_i_1_n_1\,
      CO(1) => \ch14_reg[14]_i_1_n_2\,
      CO(0) => \ch14_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \ch14[14]_i_2_n_0\,
      DI(0) => '0',
      O(3 downto 0) => data1(14 downto 11),
      S(3) => \receive_data_b3_reg[14]_inv_n_0\,
      S(2) => \receive_data_b3_reg[13]_inv_n_0\,
      S(1) => receive_data_b3(12),
      S(0) => \receive_data_b3_reg[11]_inv_n_0\
    );
\ch14_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => data1(15),
      Q => ch14(15),
      R => '0'
    );
\ch14_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => data1(16),
      Q => ch14(16),
      R => '0'
    );
\ch14_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => data1(17),
      Q => ch14(17),
      R => '0'
    );
\ch14_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => data1(18),
      Q => ch14(18),
      R => '0'
    );
\ch14_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ch14_reg[14]_i_1_n_0\,
      CO(3) => \ch14_reg[18]_i_1_n_0\,
      CO(2) => \ch14_reg[18]_i_1_n_1\,
      CO(1) => \ch14_reg[18]_i_1_n_2\,
      CO(0) => \ch14_reg[18]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(18 downto 15),
      S(3) => \receive_data_b3_reg[18]_inv_n_0\,
      S(2) => \receive_data_b3_reg[17]_inv_n_0\,
      S(1) => \receive_data_b3_reg[16]_inv_n_0\,
      S(0) => \receive_data_b3_reg[15]_inv_n_0\
    );
\ch14_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => data1(19),
      Q => ch14(19),
      R => '0'
    );
\ch14_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch14[1]_i_1_n_0\,
      Q => ch14(1),
      R => '0'
    );
\ch14_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => data1(20),
      Q => ch14(20),
      R => '0'
    );
\ch14_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => data1(21),
      Q => ch14(21),
      R => '0'
    );
\ch14_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => data1(22),
      Q => ch14(22),
      R => '0'
    );
\ch14_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ch14_reg[18]_i_1_n_0\,
      CO(3) => \ch14_reg[22]_i_1_n_0\,
      CO(2) => \ch14_reg[22]_i_1_n_1\,
      CO(1) => \ch14_reg[22]_i_1_n_2\,
      CO(0) => \ch14_reg[22]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(22 downto 19),
      S(3) => \receive_data_b3_reg[22]_inv_n_0\,
      S(2) => \receive_data_b3_reg[21]_inv_n_0\,
      S(1) => \receive_data_b3_reg[20]_inv_n_0\,
      S(0) => \receive_data_b3_reg[19]_inv_n_0\
    );
\ch14_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => data1(23),
      Q => ch14(23),
      R => '0'
    );
\ch14_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => data1(24),
      Q => ch14(24),
      R => '0'
    );
\ch14_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => data1(25),
      Q => ch14(25),
      R => '0'
    );
\ch14_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => data1(26),
      Q => ch14(26),
      R => '0'
    );
\ch14_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ch14_reg[22]_i_1_n_0\,
      CO(3) => \ch14_reg[26]_i_1_n_0\,
      CO(2) => \ch14_reg[26]_i_1_n_1\,
      CO(1) => \ch14_reg[26]_i_1_n_2\,
      CO(0) => \ch14_reg[26]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(26 downto 23),
      S(3) => \receive_data_b3_reg[26]_inv_n_0\,
      S(2) => \receive_data_b3_reg[25]_inv_n_0\,
      S(1) => \receive_data_b3_reg[24]_inv_n_0\,
      S(0) => \receive_data_b3_reg[23]_inv_n_0\
    );
\ch14_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => data1(27),
      Q => ch14(27),
      R => '0'
    );
\ch14_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => data1(28),
      Q => ch14(28),
      R => '0'
    );
\ch14_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => data1(29),
      Q => ch14(29),
      R => '0'
    );
\ch14_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch14[2]_i_1_n_0\,
      Q => ch14(2),
      R => '0'
    );
\ch14_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => data1(30),
      Q => ch14(30),
      R => '0'
    );
\ch14_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ch14_reg[26]_i_1_n_0\,
      CO(3) => \ch14_reg[30]_i_1_n_0\,
      CO(2) => \ch14_reg[30]_i_1_n_1\,
      CO(1) => \ch14_reg[30]_i_1_n_2\,
      CO(0) => \ch14_reg[30]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(30 downto 27),
      S(3) => \receive_data_b3_reg[30]_inv_n_0\,
      S(2) => \receive_data_b3_reg[29]_inv_n_0\,
      S(1) => \receive_data_b3_reg[28]_inv_n_0\,
      S(0) => \receive_data_b3_reg[27]_inv_n_0\
    );
\ch14_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => data1(31),
      Q => ch14(31),
      R => '0'
    );
\ch14_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ch14_reg[30]_i_1_n_0\,
      CO(3 downto 0) => \NLW_ch14_reg[31]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_ch14_reg[31]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => data1(31),
      S(3 downto 1) => B"000",
      S(0) => \receive_data_b3_reg[31]_inv_n_0\
    );
\ch14_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch14[3]_i_1_n_0\,
      Q => ch14(3),
      R => '0'
    );
\ch14_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch14[4]_i_1_n_0\,
      Q => ch14(4),
      R => '0'
    );
\ch14_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch14[5]_i_1_n_0\,
      Q => ch14(5),
      R => '0'
    );
\ch14_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch14[6]_i_1_n_0\,
      Q => ch14(6),
      R => '0'
    );
\ch14_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch14[7]_i_1_n_0\,
      Q => ch14(7),
      R => '0'
    );
\ch14_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch14[8]_i_1_n_0\,
      Q => ch14(8),
      R => '0'
    );
\ch14_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch14[9]_i_1_n_0\,
      Q => ch14(9),
      R => '0'
    );
\ch15_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch14[0]_i_1_n_0\,
      Q => ch15(0),
      R => '0'
    );
\ch15_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch14[10]_i_1_n_0\,
      Q => ch15(10),
      R => '0'
    );
\ch15_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => data1(11),
      Q => ch15(11),
      R => '0'
    );
\ch15_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => data1(12),
      Q => ch15(12),
      R => '0'
    );
\ch15_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => data1(13),
      Q => ch15(13),
      R => '0'
    );
\ch15_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => data1(14),
      Q => ch15(14),
      R => '0'
    );
\ch15_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => data1(15),
      Q => ch15(15),
      R => '0'
    );
\ch15_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => data1(16),
      Q => ch15(16),
      R => '0'
    );
\ch15_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => data1(17),
      Q => ch15(17),
      R => '0'
    );
\ch15_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => data1(18),
      Q => ch15(18),
      R => '0'
    );
\ch15_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => data1(19),
      Q => ch15(19),
      R => '0'
    );
\ch15_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch14[1]_i_1_n_0\,
      Q => ch15(1),
      R => '0'
    );
\ch15_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => data1(20),
      Q => ch15(20),
      R => '0'
    );
\ch15_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => data1(21),
      Q => ch15(21),
      R => '0'
    );
\ch15_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => data1(22),
      Q => ch15(22),
      R => '0'
    );
\ch15_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => data1(23),
      Q => ch15(23),
      R => '0'
    );
\ch15_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => data1(24),
      Q => ch15(24),
      R => '0'
    );
\ch15_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => data1(25),
      Q => ch15(25),
      R => '0'
    );
\ch15_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => data1(26),
      Q => ch15(26),
      R => '0'
    );
\ch15_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => data1(27),
      Q => ch15(27),
      R => '0'
    );
\ch15_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => data1(28),
      Q => ch15(28),
      R => '0'
    );
\ch15_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => data1(29),
      Q => ch15(29),
      R => '0'
    );
\ch15_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch14[2]_i_1_n_0\,
      Q => ch15(2),
      R => '0'
    );
\ch15_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => data1(30),
      Q => ch15(30),
      R => '0'
    );
\ch15_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => data1(31),
      Q => ch15(31),
      R => '0'
    );
\ch15_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch14[3]_i_1_n_0\,
      Q => ch15(3),
      R => '0'
    );
\ch15_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch14[4]_i_1_n_0\,
      Q => ch15(4),
      R => '0'
    );
\ch15_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch14[5]_i_1_n_0\,
      Q => ch15(5),
      R => '0'
    );
\ch15_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch14[6]_i_1_n_0\,
      Q => ch15(6),
      R => '0'
    );
\ch15_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch14[7]_i_1_n_0\,
      Q => ch15(7),
      R => '0'
    );
\ch15_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch14[8]_i_1_n_0\,
      Q => ch15(8),
      R => '0'
    );
\ch15_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch14[9]_i_1_n_0\,
      Q => ch15(9),
      R => '0'
    );
\ch1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => state(4),
      I1 => state(2),
      I2 => state(0),
      I3 => state(3),
      I4 => state(1),
      I5 => \state[0]__0_i_2_n_0\,
      O => \ch1[31]_i_1_n_0\
    );
\ch1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch0[0]_i_1_n_0\,
      Q => ch1(0),
      R => '0'
    );
\ch1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch0[10]_i_1_n_0\,
      Q => ch1(10),
      R => '0'
    );
\ch1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch0_reg[14]_i_1_n_7\,
      Q => ch1(11),
      R => '0'
    );
\ch1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch0_reg[14]_i_1_n_6\,
      Q => ch1(12),
      R => '0'
    );
\ch1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch0_reg[14]_i_1_n_5\,
      Q => ch1(13),
      R => '0'
    );
\ch1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch0_reg[14]_i_1_n_4\,
      Q => ch1(14),
      R => '0'
    );
\ch1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch0_reg[18]_i_1_n_7\,
      Q => ch1(15),
      R => '0'
    );
\ch1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch0_reg[18]_i_1_n_6\,
      Q => ch1(16),
      R => '0'
    );
\ch1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch0_reg[18]_i_1_n_5\,
      Q => ch1(17),
      R => '0'
    );
\ch1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch0_reg[18]_i_1_n_4\,
      Q => ch1(18),
      R => '0'
    );
\ch1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch0_reg[22]_i_1_n_7\,
      Q => ch1(19),
      R => '0'
    );
\ch1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch0[1]_i_1_n_0\,
      Q => ch1(1),
      R => '0'
    );
\ch1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch0_reg[22]_i_1_n_6\,
      Q => ch1(20),
      R => '0'
    );
\ch1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch0_reg[22]_i_1_n_5\,
      Q => ch1(21),
      R => '0'
    );
\ch1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch0_reg[22]_i_1_n_4\,
      Q => ch1(22),
      R => '0'
    );
\ch1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch0_reg[26]_i_1_n_7\,
      Q => ch1(23),
      R => '0'
    );
\ch1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch0_reg[26]_i_1_n_6\,
      Q => ch1(24),
      R => '0'
    );
\ch1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch0_reg[26]_i_1_n_5\,
      Q => ch1(25),
      R => '0'
    );
\ch1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch0_reg[26]_i_1_n_4\,
      Q => ch1(26),
      R => '0'
    );
\ch1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch0_reg[30]_i_1_n_7\,
      Q => ch1(27),
      R => '0'
    );
\ch1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch0_reg[30]_i_1_n_6\,
      Q => ch1(28),
      R => '0'
    );
\ch1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch0_reg[30]_i_1_n_5\,
      Q => ch1(29),
      R => '0'
    );
\ch1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch0[2]_i_1_n_0\,
      Q => ch1(2),
      R => '0'
    );
\ch1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch0_reg[30]_i_1_n_4\,
      Q => ch1(30),
      R => '0'
    );
\ch1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch0_reg[31]_i_2_n_7\,
      Q => ch1(31),
      R => '0'
    );
\ch1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch0[3]_i_1_n_0\,
      Q => ch1(3),
      R => '0'
    );
\ch1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch0[4]_i_1_n_0\,
      Q => ch1(4),
      R => '0'
    );
\ch1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch0[5]_i_1_n_0\,
      Q => ch1(5),
      R => '0'
    );
\ch1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch0[6]_i_1_n_0\,
      Q => ch1(6),
      R => '0'
    );
\ch1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch0[7]_i_1_n_0\,
      Q => ch1(7),
      R => '0'
    );
\ch1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch0[8]_i_1_n_0\,
      Q => ch1(8),
      R => '0'
    );
\ch1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch0[9]_i_1_n_0\,
      Q => ch1(9),
      R => '0'
    );
\ch2[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_in_b0,
      O => \ch2[0]_i_1_n_0\
    );
\ch2[10]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_b0(10),
      O => \ch2[10]_i_1_n_0\
    );
\ch2[14]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_b0(12),
      O => \ch2[14]_i_2_n_0\
    );
\ch2[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_b0(1),
      O => \ch2[1]_i_1_n_0\
    );
\ch2[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_b0(2),
      O => \ch2[2]_i_1_n_0\
    );
\ch2[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_b0(3),
      O => \ch2[3]_i_1_n_0\
    );
\ch2[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_b0(4),
      O => \ch2[4]_i_1_n_0\
    );
\ch2[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_b0(5),
      O => \ch2[5]_i_1_n_0\
    );
\ch2[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_b0(6),
      O => \ch2[6]_i_1_n_0\
    );
\ch2[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_b0(7),
      O => \ch2[7]_i_1_n_0\
    );
\ch2[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_b0(8),
      O => \ch2[8]_i_1_n_0\
    );
\ch2[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_b0(9),
      O => \ch2[9]_i_1_n_0\
    );
\ch2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch2[0]_i_1_n_0\,
      Q => ch2(0),
      R => '0'
    );
\ch2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch2[10]_i_1_n_0\,
      Q => ch2(10),
      R => '0'
    );
\ch2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch2_reg[14]_i_1_n_7\,
      Q => ch2(11),
      R => '0'
    );
\ch2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch2_reg[14]_i_1_n_6\,
      Q => ch2(12),
      R => '0'
    );
\ch2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch2_reg[14]_i_1_n_5\,
      Q => ch2(13),
      R => '0'
    );
\ch2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch2_reg[14]_i_1_n_4\,
      Q => ch2(14),
      R => '0'
    );
\ch2_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ch2_reg[14]_i_1_n_0\,
      CO(2) => \ch2_reg[14]_i_1_n_1\,
      CO(1) => \ch2_reg[14]_i_1_n_2\,
      CO(0) => \ch2_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \ch2[14]_i_2_n_0\,
      DI(0) => '0',
      O(3) => \ch2_reg[14]_i_1_n_4\,
      O(2) => \ch2_reg[14]_i_1_n_5\,
      O(1) => \ch2_reg[14]_i_1_n_6\,
      O(0) => \ch2_reg[14]_i_1_n_7\,
      S(3) => \receive_data_b0_reg[14]_inv_n_0\,
      S(2) => \receive_data_b0_reg[13]_inv_n_0\,
      S(1) => receive_data_b0(12),
      S(0) => \receive_data_b0_reg[11]_inv_n_0\
    );
\ch2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch2_reg[18]_i_1_n_7\,
      Q => ch2(15),
      R => '0'
    );
\ch2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch2_reg[18]_i_1_n_6\,
      Q => ch2(16),
      R => '0'
    );
\ch2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch2_reg[18]_i_1_n_5\,
      Q => ch2(17),
      R => '0'
    );
\ch2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch2_reg[18]_i_1_n_4\,
      Q => ch2(18),
      R => '0'
    );
\ch2_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ch2_reg[14]_i_1_n_0\,
      CO(3) => \ch2_reg[18]_i_1_n_0\,
      CO(2) => \ch2_reg[18]_i_1_n_1\,
      CO(1) => \ch2_reg[18]_i_1_n_2\,
      CO(0) => \ch2_reg[18]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ch2_reg[18]_i_1_n_4\,
      O(2) => \ch2_reg[18]_i_1_n_5\,
      O(1) => \ch2_reg[18]_i_1_n_6\,
      O(0) => \ch2_reg[18]_i_1_n_7\,
      S(3) => \receive_data_b0_reg[18]_inv_n_0\,
      S(2) => \receive_data_b0_reg[17]_inv_n_0\,
      S(1) => \receive_data_b0_reg[16]_inv_n_0\,
      S(0) => \receive_data_b0_reg[15]_inv_n_0\
    );
\ch2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch2_reg[22]_i_1_n_7\,
      Q => ch2(19),
      R => '0'
    );
\ch2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch2[1]_i_1_n_0\,
      Q => ch2(1),
      R => '0'
    );
\ch2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch2_reg[22]_i_1_n_6\,
      Q => ch2(20),
      R => '0'
    );
\ch2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch2_reg[22]_i_1_n_5\,
      Q => ch2(21),
      R => '0'
    );
\ch2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch2_reg[22]_i_1_n_4\,
      Q => ch2(22),
      R => '0'
    );
\ch2_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ch2_reg[18]_i_1_n_0\,
      CO(3) => \ch2_reg[22]_i_1_n_0\,
      CO(2) => \ch2_reg[22]_i_1_n_1\,
      CO(1) => \ch2_reg[22]_i_1_n_2\,
      CO(0) => \ch2_reg[22]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ch2_reg[22]_i_1_n_4\,
      O(2) => \ch2_reg[22]_i_1_n_5\,
      O(1) => \ch2_reg[22]_i_1_n_6\,
      O(0) => \ch2_reg[22]_i_1_n_7\,
      S(3) => \receive_data_b0_reg[22]_inv_n_0\,
      S(2) => \receive_data_b0_reg[21]_inv_n_0\,
      S(1) => \receive_data_b0_reg[20]_inv_n_0\,
      S(0) => \receive_data_b0_reg[19]_inv_n_0\
    );
\ch2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch2_reg[26]_i_1_n_7\,
      Q => ch2(23),
      R => '0'
    );
\ch2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch2_reg[26]_i_1_n_6\,
      Q => ch2(24),
      R => '0'
    );
\ch2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch2_reg[26]_i_1_n_5\,
      Q => ch2(25),
      R => '0'
    );
\ch2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch2_reg[26]_i_1_n_4\,
      Q => ch2(26),
      R => '0'
    );
\ch2_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ch2_reg[22]_i_1_n_0\,
      CO(3) => \ch2_reg[26]_i_1_n_0\,
      CO(2) => \ch2_reg[26]_i_1_n_1\,
      CO(1) => \ch2_reg[26]_i_1_n_2\,
      CO(0) => \ch2_reg[26]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ch2_reg[26]_i_1_n_4\,
      O(2) => \ch2_reg[26]_i_1_n_5\,
      O(1) => \ch2_reg[26]_i_1_n_6\,
      O(0) => \ch2_reg[26]_i_1_n_7\,
      S(3) => \receive_data_b0_reg[26]_inv_n_0\,
      S(2) => \receive_data_b0_reg[25]_inv_n_0\,
      S(1) => \receive_data_b0_reg[24]_inv_n_0\,
      S(0) => \receive_data_b0_reg[23]_inv_n_0\
    );
\ch2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch2_reg[30]_i_1_n_7\,
      Q => ch2(27),
      R => '0'
    );
\ch2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch2_reg[30]_i_1_n_6\,
      Q => ch2(28),
      R => '0'
    );
\ch2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch2_reg[30]_i_1_n_5\,
      Q => ch2(29),
      R => '0'
    );
\ch2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch2[2]_i_1_n_0\,
      Q => ch2(2),
      R => '0'
    );
\ch2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch2_reg[30]_i_1_n_4\,
      Q => ch2(30),
      R => '0'
    );
\ch2_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ch2_reg[26]_i_1_n_0\,
      CO(3) => \ch2_reg[30]_i_1_n_0\,
      CO(2) => \ch2_reg[30]_i_1_n_1\,
      CO(1) => \ch2_reg[30]_i_1_n_2\,
      CO(0) => \ch2_reg[30]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ch2_reg[30]_i_1_n_4\,
      O(2) => \ch2_reg[30]_i_1_n_5\,
      O(1) => \ch2_reg[30]_i_1_n_6\,
      O(0) => \ch2_reg[30]_i_1_n_7\,
      S(3) => \receive_data_b0_reg[30]_inv_n_0\,
      S(2) => \receive_data_b0_reg[29]_inv_n_0\,
      S(1) => \receive_data_b0_reg[28]_inv_n_0\,
      S(0) => \receive_data_b0_reg[27]_inv_n_0\
    );
\ch2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch2_reg[31]_i_1_n_7\,
      Q => ch2(31),
      R => '0'
    );
\ch2_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ch2_reg[30]_i_1_n_0\,
      CO(3 downto 0) => \NLW_ch2_reg[31]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_ch2_reg[31]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \ch2_reg[31]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \receive_data_b0_reg[31]_inv_n_0\
    );
\ch2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch2[3]_i_1_n_0\,
      Q => ch2(3),
      R => '0'
    );
\ch2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch2[4]_i_1_n_0\,
      Q => ch2(4),
      R => '0'
    );
\ch2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch2[5]_i_1_n_0\,
      Q => ch2(5),
      R => '0'
    );
\ch2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch2[6]_i_1_n_0\,
      Q => ch2(6),
      R => '0'
    );
\ch2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch2[7]_i_1_n_0\,
      Q => ch2(7),
      R => '0'
    );
\ch2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch2[8]_i_1_n_0\,
      Q => ch2(8),
      R => '0'
    );
\ch2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch2[9]_i_1_n_0\,
      Q => ch2(9),
      R => '0'
    );
\ch3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch2[0]_i_1_n_0\,
      Q => ch3(0),
      R => '0'
    );
\ch3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch2[10]_i_1_n_0\,
      Q => ch3(10),
      R => '0'
    );
\ch3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch2_reg[14]_i_1_n_7\,
      Q => ch3(11),
      R => '0'
    );
\ch3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch2_reg[14]_i_1_n_6\,
      Q => ch3(12),
      R => '0'
    );
\ch3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch2_reg[14]_i_1_n_5\,
      Q => ch3(13),
      R => '0'
    );
\ch3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch2_reg[14]_i_1_n_4\,
      Q => ch3(14),
      R => '0'
    );
\ch3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch2_reg[18]_i_1_n_7\,
      Q => ch3(15),
      R => '0'
    );
\ch3_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch2_reg[18]_i_1_n_6\,
      Q => ch3(16),
      R => '0'
    );
\ch3_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch2_reg[18]_i_1_n_5\,
      Q => ch3(17),
      R => '0'
    );
\ch3_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch2_reg[18]_i_1_n_4\,
      Q => ch3(18),
      R => '0'
    );
\ch3_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch2_reg[22]_i_1_n_7\,
      Q => ch3(19),
      R => '0'
    );
\ch3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch2[1]_i_1_n_0\,
      Q => ch3(1),
      R => '0'
    );
\ch3_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch2_reg[22]_i_1_n_6\,
      Q => ch3(20),
      R => '0'
    );
\ch3_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch2_reg[22]_i_1_n_5\,
      Q => ch3(21),
      R => '0'
    );
\ch3_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch2_reg[22]_i_1_n_4\,
      Q => ch3(22),
      R => '0'
    );
\ch3_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch2_reg[26]_i_1_n_7\,
      Q => ch3(23),
      R => '0'
    );
\ch3_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch2_reg[26]_i_1_n_6\,
      Q => ch3(24),
      R => '0'
    );
\ch3_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch2_reg[26]_i_1_n_5\,
      Q => ch3(25),
      R => '0'
    );
\ch3_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch2_reg[26]_i_1_n_4\,
      Q => ch3(26),
      R => '0'
    );
\ch3_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch2_reg[30]_i_1_n_7\,
      Q => ch3(27),
      R => '0'
    );
\ch3_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch2_reg[30]_i_1_n_6\,
      Q => ch3(28),
      R => '0'
    );
\ch3_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch2_reg[30]_i_1_n_5\,
      Q => ch3(29),
      R => '0'
    );
\ch3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch2[2]_i_1_n_0\,
      Q => ch3(2),
      R => '0'
    );
\ch3_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch2_reg[30]_i_1_n_4\,
      Q => ch3(30),
      R => '0'
    );
\ch3_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch2_reg[31]_i_1_n_7\,
      Q => ch3(31),
      R => '0'
    );
\ch3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch2[3]_i_1_n_0\,
      Q => ch3(3),
      R => '0'
    );
\ch3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch2[4]_i_1_n_0\,
      Q => ch3(4),
      R => '0'
    );
\ch3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch2[5]_i_1_n_0\,
      Q => ch3(5),
      R => '0'
    );
\ch3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch2[6]_i_1_n_0\,
      Q => ch3(6),
      R => '0'
    );
\ch3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch2[7]_i_1_n_0\,
      Q => ch3(7),
      R => '0'
    );
\ch3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch2[8]_i_1_n_0\,
      Q => ch3(8),
      R => '0'
    );
\ch3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch2[9]_i_1_n_0\,
      Q => ch3(9),
      R => '0'
    );
\ch4[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_in_a1,
      O => \ch4[0]_i_1_n_0\
    );
\ch4[10]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_a1(10),
      O => \ch4[10]_i_1_n_0\
    );
\ch4[14]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_a1(12),
      O => \ch4[14]_i_2_n_0\
    );
\ch4[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_a1(1),
      O => \ch4[1]_i_1_n_0\
    );
\ch4[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_a1(2),
      O => \ch4[2]_i_1_n_0\
    );
\ch4[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_a1(3),
      O => \ch4[3]_i_1_n_0\
    );
\ch4[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_a1(4),
      O => \ch4[4]_i_1_n_0\
    );
\ch4[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_a1(5),
      O => \ch4[5]_i_1_n_0\
    );
\ch4[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_a1(6),
      O => \ch4[6]_i_1_n_0\
    );
\ch4[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_a1(7),
      O => \ch4[7]_i_1_n_0\
    );
\ch4[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_a1(8),
      O => \ch4[8]_i_1_n_0\
    );
\ch4[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_a1(9),
      O => \ch4[9]_i_1_n_0\
    );
\ch4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch4[0]_i_1_n_0\,
      Q => ch4(0),
      R => '0'
    );
\ch4_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch4[10]_i_1_n_0\,
      Q => ch4(10),
      R => '0'
    );
\ch4_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch4_reg[14]_i_1_n_7\,
      Q => ch4(11),
      R => '0'
    );
\ch4_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch4_reg[14]_i_1_n_6\,
      Q => ch4(12),
      R => '0'
    );
\ch4_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch4_reg[14]_i_1_n_5\,
      Q => ch4(13),
      R => '0'
    );
\ch4_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch4_reg[14]_i_1_n_4\,
      Q => ch4(14),
      R => '0'
    );
\ch4_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ch4_reg[14]_i_1_n_0\,
      CO(2) => \ch4_reg[14]_i_1_n_1\,
      CO(1) => \ch4_reg[14]_i_1_n_2\,
      CO(0) => \ch4_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \ch4[14]_i_2_n_0\,
      DI(0) => '0',
      O(3) => \ch4_reg[14]_i_1_n_4\,
      O(2) => \ch4_reg[14]_i_1_n_5\,
      O(1) => \ch4_reg[14]_i_1_n_6\,
      O(0) => \ch4_reg[14]_i_1_n_7\,
      S(3) => \receive_data_a1_reg[14]_inv_n_0\,
      S(2) => \receive_data_a1_reg[13]_inv_n_0\,
      S(1) => receive_data_a1(12),
      S(0) => \receive_data_a1_reg[11]_inv_n_0\
    );
\ch4_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch4_reg[18]_i_1_n_7\,
      Q => ch4(15),
      R => '0'
    );
\ch4_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch4_reg[18]_i_1_n_6\,
      Q => ch4(16),
      R => '0'
    );
\ch4_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch4_reg[18]_i_1_n_5\,
      Q => ch4(17),
      R => '0'
    );
\ch4_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch4_reg[18]_i_1_n_4\,
      Q => ch4(18),
      R => '0'
    );
\ch4_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ch4_reg[14]_i_1_n_0\,
      CO(3) => \ch4_reg[18]_i_1_n_0\,
      CO(2) => \ch4_reg[18]_i_1_n_1\,
      CO(1) => \ch4_reg[18]_i_1_n_2\,
      CO(0) => \ch4_reg[18]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ch4_reg[18]_i_1_n_4\,
      O(2) => \ch4_reg[18]_i_1_n_5\,
      O(1) => \ch4_reg[18]_i_1_n_6\,
      O(0) => \ch4_reg[18]_i_1_n_7\,
      S(3) => \receive_data_a1_reg[18]_inv_n_0\,
      S(2) => \receive_data_a1_reg[17]_inv_n_0\,
      S(1) => \receive_data_a1_reg[16]_inv_n_0\,
      S(0) => \receive_data_a1_reg[15]_inv_n_0\
    );
\ch4_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch4_reg[22]_i_1_n_7\,
      Q => ch4(19),
      R => '0'
    );
\ch4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch4[1]_i_1_n_0\,
      Q => ch4(1),
      R => '0'
    );
\ch4_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch4_reg[22]_i_1_n_6\,
      Q => ch4(20),
      R => '0'
    );
\ch4_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch4_reg[22]_i_1_n_5\,
      Q => ch4(21),
      R => '0'
    );
\ch4_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch4_reg[22]_i_1_n_4\,
      Q => ch4(22),
      R => '0'
    );
\ch4_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ch4_reg[18]_i_1_n_0\,
      CO(3) => \ch4_reg[22]_i_1_n_0\,
      CO(2) => \ch4_reg[22]_i_1_n_1\,
      CO(1) => \ch4_reg[22]_i_1_n_2\,
      CO(0) => \ch4_reg[22]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ch4_reg[22]_i_1_n_4\,
      O(2) => \ch4_reg[22]_i_1_n_5\,
      O(1) => \ch4_reg[22]_i_1_n_6\,
      O(0) => \ch4_reg[22]_i_1_n_7\,
      S(3) => \receive_data_a1_reg[22]_inv_n_0\,
      S(2) => \receive_data_a1_reg[21]_inv_n_0\,
      S(1) => \receive_data_a1_reg[20]_inv_n_0\,
      S(0) => \receive_data_a1_reg[19]_inv_n_0\
    );
\ch4_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch4_reg[26]_i_1_n_7\,
      Q => ch4(23),
      R => '0'
    );
\ch4_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch4_reg[26]_i_1_n_6\,
      Q => ch4(24),
      R => '0'
    );
\ch4_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch4_reg[26]_i_1_n_5\,
      Q => ch4(25),
      R => '0'
    );
\ch4_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch4_reg[26]_i_1_n_4\,
      Q => ch4(26),
      R => '0'
    );
\ch4_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ch4_reg[22]_i_1_n_0\,
      CO(3) => \ch4_reg[26]_i_1_n_0\,
      CO(2) => \ch4_reg[26]_i_1_n_1\,
      CO(1) => \ch4_reg[26]_i_1_n_2\,
      CO(0) => \ch4_reg[26]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ch4_reg[26]_i_1_n_4\,
      O(2) => \ch4_reg[26]_i_1_n_5\,
      O(1) => \ch4_reg[26]_i_1_n_6\,
      O(0) => \ch4_reg[26]_i_1_n_7\,
      S(3) => \receive_data_a1_reg[26]_inv_n_0\,
      S(2) => \receive_data_a1_reg[25]_inv_n_0\,
      S(1) => \receive_data_a1_reg[24]_inv_n_0\,
      S(0) => \receive_data_a1_reg[23]_inv_n_0\
    );
\ch4_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch4_reg[30]_i_1_n_7\,
      Q => ch4(27),
      R => '0'
    );
\ch4_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch4_reg[30]_i_1_n_6\,
      Q => ch4(28),
      R => '0'
    );
\ch4_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch4_reg[30]_i_1_n_5\,
      Q => ch4(29),
      R => '0'
    );
\ch4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch4[2]_i_1_n_0\,
      Q => ch4(2),
      R => '0'
    );
\ch4_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch4_reg[30]_i_1_n_4\,
      Q => ch4(30),
      R => '0'
    );
\ch4_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ch4_reg[26]_i_1_n_0\,
      CO(3) => \ch4_reg[30]_i_1_n_0\,
      CO(2) => \ch4_reg[30]_i_1_n_1\,
      CO(1) => \ch4_reg[30]_i_1_n_2\,
      CO(0) => \ch4_reg[30]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ch4_reg[30]_i_1_n_4\,
      O(2) => \ch4_reg[30]_i_1_n_5\,
      O(1) => \ch4_reg[30]_i_1_n_6\,
      O(0) => \ch4_reg[30]_i_1_n_7\,
      S(3) => \receive_data_a1_reg[30]_inv_n_0\,
      S(2) => \receive_data_a1_reg[29]_inv_n_0\,
      S(1) => \receive_data_a1_reg[28]_inv_n_0\,
      S(0) => \receive_data_a1_reg[27]_inv_n_0\
    );
\ch4_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch4_reg[31]_i_1_n_7\,
      Q => ch4(31),
      R => '0'
    );
\ch4_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ch4_reg[30]_i_1_n_0\,
      CO(3 downto 0) => \NLW_ch4_reg[31]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_ch4_reg[31]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \ch4_reg[31]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \receive_data_a1_reg[31]_inv_n_0\
    );
\ch4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch4[3]_i_1_n_0\,
      Q => ch4(3),
      R => '0'
    );
\ch4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch4[4]_i_1_n_0\,
      Q => ch4(4),
      R => '0'
    );
\ch4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch4[5]_i_1_n_0\,
      Q => ch4(5),
      R => '0'
    );
\ch4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch4[6]_i_1_n_0\,
      Q => ch4(6),
      R => '0'
    );
\ch4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch4[7]_i_1_n_0\,
      Q => ch4(7),
      R => '0'
    );
\ch4_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch4[8]_i_1_n_0\,
      Q => ch4(8),
      R => '0'
    );
\ch4_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch4[9]_i_1_n_0\,
      Q => ch4(9),
      R => '0'
    );
\ch5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch4[0]_i_1_n_0\,
      Q => ch5(0),
      R => '0'
    );
\ch5_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch4[10]_i_1_n_0\,
      Q => ch5(10),
      R => '0'
    );
\ch5_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch4_reg[14]_i_1_n_7\,
      Q => ch5(11),
      R => '0'
    );
\ch5_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch4_reg[14]_i_1_n_6\,
      Q => ch5(12),
      R => '0'
    );
\ch5_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch4_reg[14]_i_1_n_5\,
      Q => ch5(13),
      R => '0'
    );
\ch5_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch4_reg[14]_i_1_n_4\,
      Q => ch5(14),
      R => '0'
    );
\ch5_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch4_reg[18]_i_1_n_7\,
      Q => ch5(15),
      R => '0'
    );
\ch5_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch4_reg[18]_i_1_n_6\,
      Q => ch5(16),
      R => '0'
    );
\ch5_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch4_reg[18]_i_1_n_5\,
      Q => ch5(17),
      R => '0'
    );
\ch5_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch4_reg[18]_i_1_n_4\,
      Q => ch5(18),
      R => '0'
    );
\ch5_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch4_reg[22]_i_1_n_7\,
      Q => ch5(19),
      R => '0'
    );
\ch5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch4[1]_i_1_n_0\,
      Q => ch5(1),
      R => '0'
    );
\ch5_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch4_reg[22]_i_1_n_6\,
      Q => ch5(20),
      R => '0'
    );
\ch5_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch4_reg[22]_i_1_n_5\,
      Q => ch5(21),
      R => '0'
    );
\ch5_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch4_reg[22]_i_1_n_4\,
      Q => ch5(22),
      R => '0'
    );
\ch5_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch4_reg[26]_i_1_n_7\,
      Q => ch5(23),
      R => '0'
    );
\ch5_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch4_reg[26]_i_1_n_6\,
      Q => ch5(24),
      R => '0'
    );
\ch5_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch4_reg[26]_i_1_n_5\,
      Q => ch5(25),
      R => '0'
    );
\ch5_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch4_reg[26]_i_1_n_4\,
      Q => ch5(26),
      R => '0'
    );
\ch5_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch4_reg[30]_i_1_n_7\,
      Q => ch5(27),
      R => '0'
    );
\ch5_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch4_reg[30]_i_1_n_6\,
      Q => ch5(28),
      R => '0'
    );
\ch5_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch4_reg[30]_i_1_n_5\,
      Q => ch5(29),
      R => '0'
    );
\ch5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch4[2]_i_1_n_0\,
      Q => ch5(2),
      R => '0'
    );
\ch5_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch4_reg[30]_i_1_n_4\,
      Q => ch5(30),
      R => '0'
    );
\ch5_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch4_reg[31]_i_1_n_7\,
      Q => ch5(31),
      R => '0'
    );
\ch5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch4[3]_i_1_n_0\,
      Q => ch5(3),
      R => '0'
    );
\ch5_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch4[4]_i_1_n_0\,
      Q => ch5(4),
      R => '0'
    );
\ch5_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch4[5]_i_1_n_0\,
      Q => ch5(5),
      R => '0'
    );
\ch5_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch4[6]_i_1_n_0\,
      Q => ch5(6),
      R => '0'
    );
\ch5_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch4[7]_i_1_n_0\,
      Q => ch5(7),
      R => '0'
    );
\ch5_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch4[8]_i_1_n_0\,
      Q => ch5(8),
      R => '0'
    );
\ch5_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch4[9]_i_1_n_0\,
      Q => ch5(9),
      R => '0'
    );
\ch6[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_in_b1,
      O => \ch6[0]_i_1_n_0\
    );
\ch6[10]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_b1(10),
      O => \ch6[10]_i_1_n_0\
    );
\ch6[14]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_b1(12),
      O => \ch6[14]_i_2_n_0\
    );
\ch6[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_b1(1),
      O => \ch6[1]_i_1_n_0\
    );
\ch6[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_b1(2),
      O => \ch6[2]_i_1_n_0\
    );
\ch6[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_b1(3),
      O => \ch6[3]_i_1_n_0\
    );
\ch6[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_b1(4),
      O => \ch6[4]_i_1_n_0\
    );
\ch6[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_b1(5),
      O => \ch6[5]_i_1_n_0\
    );
\ch6[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_b1(6),
      O => \ch6[6]_i_1_n_0\
    );
\ch6[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_b1(7),
      O => \ch6[7]_i_1_n_0\
    );
\ch6[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_b1(8),
      O => \ch6[8]_i_1_n_0\
    );
\ch6[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_b1(9),
      O => \ch6[9]_i_1_n_0\
    );
\ch6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch6[0]_i_1_n_0\,
      Q => ch6(0),
      R => '0'
    );
\ch6_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch6[10]_i_1_n_0\,
      Q => ch6(10),
      R => '0'
    );
\ch6_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch6_reg[14]_i_1_n_7\,
      Q => ch6(11),
      R => '0'
    );
\ch6_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch6_reg[14]_i_1_n_6\,
      Q => ch6(12),
      R => '0'
    );
\ch6_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch6_reg[14]_i_1_n_5\,
      Q => ch6(13),
      R => '0'
    );
\ch6_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch6_reg[14]_i_1_n_4\,
      Q => ch6(14),
      R => '0'
    );
\ch6_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ch6_reg[14]_i_1_n_0\,
      CO(2) => \ch6_reg[14]_i_1_n_1\,
      CO(1) => \ch6_reg[14]_i_1_n_2\,
      CO(0) => \ch6_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \ch6[14]_i_2_n_0\,
      DI(0) => '0',
      O(3) => \ch6_reg[14]_i_1_n_4\,
      O(2) => \ch6_reg[14]_i_1_n_5\,
      O(1) => \ch6_reg[14]_i_1_n_6\,
      O(0) => \ch6_reg[14]_i_1_n_7\,
      S(3) => \receive_data_b1_reg[14]_inv_n_0\,
      S(2) => \receive_data_b1_reg[13]_inv_n_0\,
      S(1) => receive_data_b1(12),
      S(0) => \receive_data_b1_reg[11]_inv_n_0\
    );
\ch6_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch6_reg[18]_i_1_n_7\,
      Q => ch6(15),
      R => '0'
    );
\ch6_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch6_reg[18]_i_1_n_6\,
      Q => ch6(16),
      R => '0'
    );
\ch6_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch6_reg[18]_i_1_n_5\,
      Q => ch6(17),
      R => '0'
    );
\ch6_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch6_reg[18]_i_1_n_4\,
      Q => ch6(18),
      R => '0'
    );
\ch6_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ch6_reg[14]_i_1_n_0\,
      CO(3) => \ch6_reg[18]_i_1_n_0\,
      CO(2) => \ch6_reg[18]_i_1_n_1\,
      CO(1) => \ch6_reg[18]_i_1_n_2\,
      CO(0) => \ch6_reg[18]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ch6_reg[18]_i_1_n_4\,
      O(2) => \ch6_reg[18]_i_1_n_5\,
      O(1) => \ch6_reg[18]_i_1_n_6\,
      O(0) => \ch6_reg[18]_i_1_n_7\,
      S(3) => \receive_data_b1_reg[18]_inv_n_0\,
      S(2) => \receive_data_b1_reg[17]_inv_n_0\,
      S(1) => \receive_data_b1_reg[16]_inv_n_0\,
      S(0) => \receive_data_b1_reg[15]_inv_n_0\
    );
\ch6_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch6_reg[22]_i_1_n_7\,
      Q => ch6(19),
      R => '0'
    );
\ch6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch6[1]_i_1_n_0\,
      Q => ch6(1),
      R => '0'
    );
\ch6_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch6_reg[22]_i_1_n_6\,
      Q => ch6(20),
      R => '0'
    );
\ch6_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch6_reg[22]_i_1_n_5\,
      Q => ch6(21),
      R => '0'
    );
\ch6_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch6_reg[22]_i_1_n_4\,
      Q => ch6(22),
      R => '0'
    );
\ch6_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ch6_reg[18]_i_1_n_0\,
      CO(3) => \ch6_reg[22]_i_1_n_0\,
      CO(2) => \ch6_reg[22]_i_1_n_1\,
      CO(1) => \ch6_reg[22]_i_1_n_2\,
      CO(0) => \ch6_reg[22]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ch6_reg[22]_i_1_n_4\,
      O(2) => \ch6_reg[22]_i_1_n_5\,
      O(1) => \ch6_reg[22]_i_1_n_6\,
      O(0) => \ch6_reg[22]_i_1_n_7\,
      S(3) => \receive_data_b1_reg[22]_inv_n_0\,
      S(2) => \receive_data_b1_reg[21]_inv_n_0\,
      S(1) => \receive_data_b1_reg[20]_inv_n_0\,
      S(0) => \receive_data_b1_reg[19]_inv_n_0\
    );
\ch6_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch6_reg[26]_i_1_n_7\,
      Q => ch6(23),
      R => '0'
    );
\ch6_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch6_reg[26]_i_1_n_6\,
      Q => ch6(24),
      R => '0'
    );
\ch6_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch6_reg[26]_i_1_n_5\,
      Q => ch6(25),
      R => '0'
    );
\ch6_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch6_reg[26]_i_1_n_4\,
      Q => ch6(26),
      R => '0'
    );
\ch6_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ch6_reg[22]_i_1_n_0\,
      CO(3) => \ch6_reg[26]_i_1_n_0\,
      CO(2) => \ch6_reg[26]_i_1_n_1\,
      CO(1) => \ch6_reg[26]_i_1_n_2\,
      CO(0) => \ch6_reg[26]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ch6_reg[26]_i_1_n_4\,
      O(2) => \ch6_reg[26]_i_1_n_5\,
      O(1) => \ch6_reg[26]_i_1_n_6\,
      O(0) => \ch6_reg[26]_i_1_n_7\,
      S(3) => \receive_data_b1_reg[26]_inv_n_0\,
      S(2) => \receive_data_b1_reg[25]_inv_n_0\,
      S(1) => \receive_data_b1_reg[24]_inv_n_0\,
      S(0) => \receive_data_b1_reg[23]_inv_n_0\
    );
\ch6_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch6_reg[30]_i_1_n_7\,
      Q => ch6(27),
      R => '0'
    );
\ch6_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch6_reg[30]_i_1_n_6\,
      Q => ch6(28),
      R => '0'
    );
\ch6_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch6_reg[30]_i_1_n_5\,
      Q => ch6(29),
      R => '0'
    );
\ch6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch6[2]_i_1_n_0\,
      Q => ch6(2),
      R => '0'
    );
\ch6_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch6_reg[30]_i_1_n_4\,
      Q => ch6(30),
      R => '0'
    );
\ch6_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ch6_reg[26]_i_1_n_0\,
      CO(3) => \ch6_reg[30]_i_1_n_0\,
      CO(2) => \ch6_reg[30]_i_1_n_1\,
      CO(1) => \ch6_reg[30]_i_1_n_2\,
      CO(0) => \ch6_reg[30]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ch6_reg[30]_i_1_n_4\,
      O(2) => \ch6_reg[30]_i_1_n_5\,
      O(1) => \ch6_reg[30]_i_1_n_6\,
      O(0) => \ch6_reg[30]_i_1_n_7\,
      S(3) => \receive_data_b1_reg[30]_inv_n_0\,
      S(2) => \receive_data_b1_reg[29]_inv_n_0\,
      S(1) => \receive_data_b1_reg[28]_inv_n_0\,
      S(0) => \receive_data_b1_reg[27]_inv_n_0\
    );
\ch6_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch6_reg[31]_i_1_n_7\,
      Q => ch6(31),
      R => '0'
    );
\ch6_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ch6_reg[30]_i_1_n_0\,
      CO(3 downto 0) => \NLW_ch6_reg[31]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_ch6_reg[31]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \ch6_reg[31]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \receive_data_b1_reg[31]_inv_n_0\
    );
\ch6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch6[3]_i_1_n_0\,
      Q => ch6(3),
      R => '0'
    );
\ch6_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch6[4]_i_1_n_0\,
      Q => ch6(4),
      R => '0'
    );
\ch6_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch6[5]_i_1_n_0\,
      Q => ch6(5),
      R => '0'
    );
\ch6_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch6[6]_i_1_n_0\,
      Q => ch6(6),
      R => '0'
    );
\ch6_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch6[7]_i_1_n_0\,
      Q => ch6(7),
      R => '0'
    );
\ch6_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch6[8]_i_1_n_0\,
      Q => ch6(8),
      R => '0'
    );
\ch6_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch6[9]_i_1_n_0\,
      Q => ch6(9),
      R => '0'
    );
\ch7_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch6[0]_i_1_n_0\,
      Q => ch7(0),
      R => '0'
    );
\ch7_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch6[10]_i_1_n_0\,
      Q => ch7(10),
      R => '0'
    );
\ch7_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch6_reg[14]_i_1_n_7\,
      Q => ch7(11),
      R => '0'
    );
\ch7_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch6_reg[14]_i_1_n_6\,
      Q => ch7(12),
      R => '0'
    );
\ch7_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch6_reg[14]_i_1_n_5\,
      Q => ch7(13),
      R => '0'
    );
\ch7_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch6_reg[14]_i_1_n_4\,
      Q => ch7(14),
      R => '0'
    );
\ch7_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch6_reg[18]_i_1_n_7\,
      Q => ch7(15),
      R => '0'
    );
\ch7_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch6_reg[18]_i_1_n_6\,
      Q => ch7(16),
      R => '0'
    );
\ch7_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch6_reg[18]_i_1_n_5\,
      Q => ch7(17),
      R => '0'
    );
\ch7_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch6_reg[18]_i_1_n_4\,
      Q => ch7(18),
      R => '0'
    );
\ch7_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch6_reg[22]_i_1_n_7\,
      Q => ch7(19),
      R => '0'
    );
\ch7_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch6[1]_i_1_n_0\,
      Q => ch7(1),
      R => '0'
    );
\ch7_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch6_reg[22]_i_1_n_6\,
      Q => ch7(20),
      R => '0'
    );
\ch7_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch6_reg[22]_i_1_n_5\,
      Q => ch7(21),
      R => '0'
    );
\ch7_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch6_reg[22]_i_1_n_4\,
      Q => ch7(22),
      R => '0'
    );
\ch7_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch6_reg[26]_i_1_n_7\,
      Q => ch7(23),
      R => '0'
    );
\ch7_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch6_reg[26]_i_1_n_6\,
      Q => ch7(24),
      R => '0'
    );
\ch7_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch6_reg[26]_i_1_n_5\,
      Q => ch7(25),
      R => '0'
    );
\ch7_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch6_reg[26]_i_1_n_4\,
      Q => ch7(26),
      R => '0'
    );
\ch7_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch6_reg[30]_i_1_n_7\,
      Q => ch7(27),
      R => '0'
    );
\ch7_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch6_reg[30]_i_1_n_6\,
      Q => ch7(28),
      R => '0'
    );
\ch7_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch6_reg[30]_i_1_n_5\,
      Q => ch7(29),
      R => '0'
    );
\ch7_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch6[2]_i_1_n_0\,
      Q => ch7(2),
      R => '0'
    );
\ch7_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch6_reg[30]_i_1_n_4\,
      Q => ch7(30),
      R => '0'
    );
\ch7_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch6_reg[31]_i_1_n_7\,
      Q => ch7(31),
      R => '0'
    );
\ch7_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch6[3]_i_1_n_0\,
      Q => ch7(3),
      R => '0'
    );
\ch7_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch6[4]_i_1_n_0\,
      Q => ch7(4),
      R => '0'
    );
\ch7_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch6[5]_i_1_n_0\,
      Q => ch7(5),
      R => '0'
    );
\ch7_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch6[6]_i_1_n_0\,
      Q => ch7(6),
      R => '0'
    );
\ch7_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch6[7]_i_1_n_0\,
      Q => ch7(7),
      R => '0'
    );
\ch7_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch6[8]_i_1_n_0\,
      Q => ch7(8),
      R => '0'
    );
\ch7_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch6[9]_i_1_n_0\,
      Q => ch7(9),
      R => '0'
    );
\ch8[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_in_a2,
      O => \ch8[0]_i_1_n_0\
    );
\ch8[10]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_a2(10),
      O => \ch8[10]_i_1_n_0\
    );
\ch8[14]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_a2(12),
      O => \ch8[14]_i_2_n_0\
    );
\ch8[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_a2(1),
      O => \ch8[1]_i_1_n_0\
    );
\ch8[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_a2(2),
      O => \ch8[2]_i_1_n_0\
    );
\ch8[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_a2(3),
      O => \ch8[3]_i_1_n_0\
    );
\ch8[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_a2(4),
      O => \ch8[4]_i_1_n_0\
    );
\ch8[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_a2(5),
      O => \ch8[5]_i_1_n_0\
    );
\ch8[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_a2(6),
      O => \ch8[6]_i_1_n_0\
    );
\ch8[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_a2(7),
      O => \ch8[7]_i_1_n_0\
    );
\ch8[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_a2(8),
      O => \ch8[8]_i_1_n_0\
    );
\ch8[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => receive_data_a2(9),
      O => \ch8[9]_i_1_n_0\
    );
\ch8_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch8[0]_i_1_n_0\,
      Q => ch8(0),
      R => '0'
    );
\ch8_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch8[10]_i_1_n_0\,
      Q => ch8(10),
      R => '0'
    );
\ch8_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch8_reg[14]_i_1_n_7\,
      Q => ch8(11),
      R => '0'
    );
\ch8_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch8_reg[14]_i_1_n_6\,
      Q => ch8(12),
      R => '0'
    );
\ch8_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch8_reg[14]_i_1_n_5\,
      Q => ch8(13),
      R => '0'
    );
\ch8_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch8_reg[14]_i_1_n_4\,
      Q => ch8(14),
      R => '0'
    );
\ch8_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ch8_reg[14]_i_1_n_0\,
      CO(2) => \ch8_reg[14]_i_1_n_1\,
      CO(1) => \ch8_reg[14]_i_1_n_2\,
      CO(0) => \ch8_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \ch8[14]_i_2_n_0\,
      DI(0) => '0',
      O(3) => \ch8_reg[14]_i_1_n_4\,
      O(2) => \ch8_reg[14]_i_1_n_5\,
      O(1) => \ch8_reg[14]_i_1_n_6\,
      O(0) => \ch8_reg[14]_i_1_n_7\,
      S(3) => \receive_data_a2_reg[14]_inv_n_0\,
      S(2) => \receive_data_a2_reg[13]_inv_n_0\,
      S(1) => receive_data_a2(12),
      S(0) => \receive_data_a2_reg[11]_inv_n_0\
    );
\ch8_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch8_reg[18]_i_1_n_7\,
      Q => ch8(15),
      R => '0'
    );
\ch8_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch8_reg[18]_i_1_n_6\,
      Q => ch8(16),
      R => '0'
    );
\ch8_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch8_reg[18]_i_1_n_5\,
      Q => ch8(17),
      R => '0'
    );
\ch8_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch8_reg[18]_i_1_n_4\,
      Q => ch8(18),
      R => '0'
    );
\ch8_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ch8_reg[14]_i_1_n_0\,
      CO(3) => \ch8_reg[18]_i_1_n_0\,
      CO(2) => \ch8_reg[18]_i_1_n_1\,
      CO(1) => \ch8_reg[18]_i_1_n_2\,
      CO(0) => \ch8_reg[18]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ch8_reg[18]_i_1_n_4\,
      O(2) => \ch8_reg[18]_i_1_n_5\,
      O(1) => \ch8_reg[18]_i_1_n_6\,
      O(0) => \ch8_reg[18]_i_1_n_7\,
      S(3) => \receive_data_a2_reg[18]_inv_n_0\,
      S(2) => \receive_data_a2_reg[17]_inv_n_0\,
      S(1) => \receive_data_a2_reg[16]_inv_n_0\,
      S(0) => \receive_data_a2_reg[15]_inv_n_0\
    );
\ch8_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch8_reg[22]_i_1_n_7\,
      Q => ch8(19),
      R => '0'
    );
\ch8_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch8[1]_i_1_n_0\,
      Q => ch8(1),
      R => '0'
    );
\ch8_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch8_reg[22]_i_1_n_6\,
      Q => ch8(20),
      R => '0'
    );
\ch8_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch8_reg[22]_i_1_n_5\,
      Q => ch8(21),
      R => '0'
    );
\ch8_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch8_reg[22]_i_1_n_4\,
      Q => ch8(22),
      R => '0'
    );
\ch8_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ch8_reg[18]_i_1_n_0\,
      CO(3) => \ch8_reg[22]_i_1_n_0\,
      CO(2) => \ch8_reg[22]_i_1_n_1\,
      CO(1) => \ch8_reg[22]_i_1_n_2\,
      CO(0) => \ch8_reg[22]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ch8_reg[22]_i_1_n_4\,
      O(2) => \ch8_reg[22]_i_1_n_5\,
      O(1) => \ch8_reg[22]_i_1_n_6\,
      O(0) => \ch8_reg[22]_i_1_n_7\,
      S(3) => \receive_data_a2_reg[22]_inv_n_0\,
      S(2) => \receive_data_a2_reg[21]_inv_n_0\,
      S(1) => \receive_data_a2_reg[20]_inv_n_0\,
      S(0) => \receive_data_a2_reg[19]_inv_n_0\
    );
\ch8_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch8_reg[26]_i_1_n_7\,
      Q => ch8(23),
      R => '0'
    );
\ch8_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch8_reg[26]_i_1_n_6\,
      Q => ch8(24),
      R => '0'
    );
\ch8_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch8_reg[26]_i_1_n_5\,
      Q => ch8(25),
      R => '0'
    );
\ch8_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch8_reg[26]_i_1_n_4\,
      Q => ch8(26),
      R => '0'
    );
\ch8_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ch8_reg[22]_i_1_n_0\,
      CO(3) => \ch8_reg[26]_i_1_n_0\,
      CO(2) => \ch8_reg[26]_i_1_n_1\,
      CO(1) => \ch8_reg[26]_i_1_n_2\,
      CO(0) => \ch8_reg[26]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ch8_reg[26]_i_1_n_4\,
      O(2) => \ch8_reg[26]_i_1_n_5\,
      O(1) => \ch8_reg[26]_i_1_n_6\,
      O(0) => \ch8_reg[26]_i_1_n_7\,
      S(3) => \receive_data_a2_reg[26]_inv_n_0\,
      S(2) => \receive_data_a2_reg[25]_inv_n_0\,
      S(1) => \receive_data_a2_reg[24]_inv_n_0\,
      S(0) => \receive_data_a2_reg[23]_inv_n_0\
    );
\ch8_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch8_reg[30]_i_1_n_7\,
      Q => ch8(27),
      R => '0'
    );
\ch8_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch8_reg[30]_i_1_n_6\,
      Q => ch8(28),
      R => '0'
    );
\ch8_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch8_reg[30]_i_1_n_5\,
      Q => ch8(29),
      R => '0'
    );
\ch8_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch8[2]_i_1_n_0\,
      Q => ch8(2),
      R => '0'
    );
\ch8_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch8_reg[30]_i_1_n_4\,
      Q => ch8(30),
      R => '0'
    );
\ch8_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ch8_reg[26]_i_1_n_0\,
      CO(3) => \ch8_reg[30]_i_1_n_0\,
      CO(2) => \ch8_reg[30]_i_1_n_1\,
      CO(1) => \ch8_reg[30]_i_1_n_2\,
      CO(0) => \ch8_reg[30]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ch8_reg[30]_i_1_n_4\,
      O(2) => \ch8_reg[30]_i_1_n_5\,
      O(1) => \ch8_reg[30]_i_1_n_6\,
      O(0) => \ch8_reg[30]_i_1_n_7\,
      S(3) => \receive_data_a2_reg[30]_inv_n_0\,
      S(2) => \receive_data_a2_reg[29]_inv_n_0\,
      S(1) => \receive_data_a2_reg[28]_inv_n_0\,
      S(0) => \receive_data_a2_reg[27]_inv_n_0\
    );
\ch8_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch8_reg[31]_i_1_n_7\,
      Q => ch8(31),
      R => '0'
    );
\ch8_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ch8_reg[30]_i_1_n_0\,
      CO(3 downto 0) => \NLW_ch8_reg[31]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_ch8_reg[31]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \ch8_reg[31]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \receive_data_a2_reg[31]_inv_n_0\
    );
\ch8_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch8[3]_i_1_n_0\,
      Q => ch8(3),
      R => '0'
    );
\ch8_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch8[4]_i_1_n_0\,
      Q => ch8(4),
      R => '0'
    );
\ch8_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch8[5]_i_1_n_0\,
      Q => ch8(5),
      R => '0'
    );
\ch8_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch8[6]_i_1_n_0\,
      Q => ch8(6),
      R => '0'
    );
\ch8_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch8[7]_i_1_n_0\,
      Q => ch8(7),
      R => '0'
    );
\ch8_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch8[8]_i_1_n_0\,
      Q => ch8(8),
      R => '0'
    );
\ch8_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \^state_reg[4]__0_0\,
      D => \ch8[9]_i_1_n_0\,
      Q => ch8(9),
      R => '0'
    );
\ch9_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch8[0]_i_1_n_0\,
      Q => ch9(0),
      R => '0'
    );
\ch9_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch8[10]_i_1_n_0\,
      Q => ch9(10),
      R => '0'
    );
\ch9_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch8_reg[14]_i_1_n_7\,
      Q => ch9(11),
      R => '0'
    );
\ch9_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch8_reg[14]_i_1_n_6\,
      Q => ch9(12),
      R => '0'
    );
\ch9_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch8_reg[14]_i_1_n_5\,
      Q => ch9(13),
      R => '0'
    );
\ch9_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch8_reg[14]_i_1_n_4\,
      Q => ch9(14),
      R => '0'
    );
\ch9_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch8_reg[18]_i_1_n_7\,
      Q => ch9(15),
      R => '0'
    );
\ch9_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch8_reg[18]_i_1_n_6\,
      Q => ch9(16),
      R => '0'
    );
\ch9_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch8_reg[18]_i_1_n_5\,
      Q => ch9(17),
      R => '0'
    );
\ch9_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch8_reg[18]_i_1_n_4\,
      Q => ch9(18),
      R => '0'
    );
\ch9_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch8_reg[22]_i_1_n_7\,
      Q => ch9(19),
      R => '0'
    );
\ch9_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch8[1]_i_1_n_0\,
      Q => ch9(1),
      R => '0'
    );
\ch9_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch8_reg[22]_i_1_n_6\,
      Q => ch9(20),
      R => '0'
    );
\ch9_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch8_reg[22]_i_1_n_5\,
      Q => ch9(21),
      R => '0'
    );
\ch9_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch8_reg[22]_i_1_n_4\,
      Q => ch9(22),
      R => '0'
    );
\ch9_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch8_reg[26]_i_1_n_7\,
      Q => ch9(23),
      R => '0'
    );
\ch9_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch8_reg[26]_i_1_n_6\,
      Q => ch9(24),
      R => '0'
    );
\ch9_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch8_reg[26]_i_1_n_5\,
      Q => ch9(25),
      R => '0'
    );
\ch9_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch8_reg[26]_i_1_n_4\,
      Q => ch9(26),
      R => '0'
    );
\ch9_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch8_reg[30]_i_1_n_7\,
      Q => ch9(27),
      R => '0'
    );
\ch9_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch8_reg[30]_i_1_n_6\,
      Q => ch9(28),
      R => '0'
    );
\ch9_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch8_reg[30]_i_1_n_5\,
      Q => ch9(29),
      R => '0'
    );
\ch9_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch8[2]_i_1_n_0\,
      Q => ch9(2),
      R => '0'
    );
\ch9_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch8_reg[30]_i_1_n_4\,
      Q => ch9(30),
      R => '0'
    );
\ch9_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch8_reg[31]_i_1_n_7\,
      Q => ch9(31),
      R => '0'
    );
\ch9_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch8[3]_i_1_n_0\,
      Q => ch9(3),
      R => '0'
    );
\ch9_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch8[4]_i_1_n_0\,
      Q => ch9(4),
      R => '0'
    );
\ch9_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch8[5]_i_1_n_0\,
      Q => ch9(5),
      R => '0'
    );
\ch9_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch8[6]_i_1_n_0\,
      Q => ch9(6),
      R => '0'
    );
\ch9_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch8[7]_i_1_n_0\,
      Q => ch9(7),
      R => '0'
    );
\ch9_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch8[8]_i_1_n_0\,
      Q => ch9(8),
      R => '0'
    );
\ch9_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \ch1[31]_i_1_n_0\,
      D => \ch8[9]_i_1_n_0\,
      Q => ch9(9),
      R => '0'
    );
\clk_div[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clk_div(0),
      O => plusOp(0)
    );
\clk_div[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clk_div(0),
      I1 => clk_div(1),
      O => plusOp(1)
    );
\clk_div_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => plusOp(0),
      Q => clk_div(0),
      R => '0'
    );
\clk_div_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => plusOp(1),
      Q => clk_div(1),
      R => '0'
    );
clk_sign_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_div(1),
      Q => clk_sign,
      R => '0'
    );
\errors_channel[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF88"
    )
        port map (
      I0 => \^state_reg[4]__0_0\,
      I1 => \errors_channel_reg[0]_i_2_n_0\,
      I2 => slv_reg4(0),
      I3 => \errors_channel_reg_n_0_[0]\,
      O => \errors_channel[0]_i_1_n_0\
    );
\errors_channel[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch0_reg[30]_i_1_n_7\,
      I1 => \setpoint_ch0_down_reg_n_0_[27]\,
      I2 => \ch0_reg[26]_i_1_n_4\,
      I3 => \setpoint_ch0_down_reg_n_0_[26]\,
      O => \errors_channel[0]_i_10_n_0\
    );
\errors_channel[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch0_reg[26]_i_1_n_5\,
      I1 => \setpoint_ch0_down_reg_n_0_[25]\,
      I2 => \ch0_reg[26]_i_1_n_6\,
      I3 => \setpoint_ch0_down_reg_n_0_[24]\,
      O => \errors_channel[0]_i_11_n_0\
    );
\errors_channel[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch0_down_reg_n_0_[23]\,
      I1 => \ch0_reg[26]_i_1_n_7\,
      I2 => \setpoint_ch0_down_reg_n_0_[22]\,
      I3 => \ch0_reg[22]_i_1_n_4\,
      O => \errors_channel[0]_i_13_n_0\
    );
\errors_channel[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch0_down_reg_n_0_[21]\,
      I1 => \ch0_reg[22]_i_1_n_5\,
      I2 => \setpoint_ch0_down_reg_n_0_[20]\,
      I3 => \ch0_reg[22]_i_1_n_6\,
      O => \errors_channel[0]_i_14_n_0\
    );
\errors_channel[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch0_down_reg_n_0_[19]\,
      I1 => \ch0_reg[22]_i_1_n_7\,
      I2 => \setpoint_ch0_down_reg_n_0_[18]\,
      I3 => \ch0_reg[18]_i_1_n_4\,
      O => \errors_channel[0]_i_15_n_0\
    );
\errors_channel[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch0_down_reg_n_0_[17]\,
      I1 => \ch0_reg[18]_i_1_n_5\,
      I2 => \setpoint_ch0_down_reg_n_0_[16]\,
      I3 => \ch0_reg[18]_i_1_n_6\,
      O => \errors_channel[0]_i_16_n_0\
    );
\errors_channel[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch0_reg[26]_i_1_n_7\,
      I1 => \setpoint_ch0_down_reg_n_0_[23]\,
      I2 => \ch0_reg[22]_i_1_n_4\,
      I3 => \setpoint_ch0_down_reg_n_0_[22]\,
      O => \errors_channel[0]_i_17_n_0\
    );
\errors_channel[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch0_reg[22]_i_1_n_5\,
      I1 => \setpoint_ch0_down_reg_n_0_[21]\,
      I2 => \ch0_reg[22]_i_1_n_6\,
      I3 => \setpoint_ch0_down_reg_n_0_[20]\,
      O => \errors_channel[0]_i_18_n_0\
    );
\errors_channel[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch0_reg[22]_i_1_n_7\,
      I1 => \setpoint_ch0_down_reg_n_0_[19]\,
      I2 => \ch0_reg[18]_i_1_n_4\,
      I3 => \setpoint_ch0_down_reg_n_0_[18]\,
      O => \errors_channel[0]_i_19_n_0\
    );
\errors_channel[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch0_reg[18]_i_1_n_5\,
      I1 => \setpoint_ch0_down_reg_n_0_[17]\,
      I2 => \ch0_reg[18]_i_1_n_6\,
      I3 => \setpoint_ch0_down_reg_n_0_[16]\,
      O => \errors_channel[0]_i_20_n_0\
    );
\errors_channel[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch0_down_reg_n_0_[15]\,
      I1 => \ch0_reg[18]_i_1_n_7\,
      I2 => \setpoint_ch0_down_reg_n_0_[14]\,
      I3 => \ch0_reg[14]_i_1_n_4\,
      O => \errors_channel[0]_i_22_n_0\
    );
\errors_channel[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch0_down_reg_n_0_[13]\,
      I1 => \ch0_reg[14]_i_1_n_5\,
      I2 => \setpoint_ch0_down_reg_n_0_[12]\,
      I3 => \ch0_reg[14]_i_1_n_6\,
      O => \errors_channel[0]_i_23_n_0\
    );
\errors_channel[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B222"
    )
        port map (
      I0 => \setpoint_ch0_down_reg_n_0_[11]\,
      I1 => \ch0_reg[14]_i_1_n_7\,
      I2 => \setpoint_ch0_down_reg_n_0_[10]\,
      I3 => receive_data_a0(10),
      O => \errors_channel[0]_i_24_n_0\
    );
\errors_channel[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \setpoint_ch0_down_reg_n_0_[9]\,
      I1 => receive_data_a0(9),
      I2 => \setpoint_ch0_down_reg_n_0_[8]\,
      I3 => receive_data_a0(8),
      O => \errors_channel[0]_i_25_n_0\
    );
\errors_channel[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch0_reg[18]_i_1_n_7\,
      I1 => \setpoint_ch0_down_reg_n_0_[15]\,
      I2 => \ch0_reg[14]_i_1_n_4\,
      I3 => \setpoint_ch0_down_reg_n_0_[14]\,
      O => \errors_channel[0]_i_26_n_0\
    );
\errors_channel[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch0_reg[14]_i_1_n_5\,
      I1 => \setpoint_ch0_down_reg_n_0_[13]\,
      I2 => \ch0_reg[14]_i_1_n_6\,
      I3 => \setpoint_ch0_down_reg_n_0_[12]\,
      O => \errors_channel[0]_i_27_n_0\
    );
\errors_channel[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => receive_data_a0(10),
      I1 => \setpoint_ch0_down_reg_n_0_[10]\,
      I2 => \ch0_reg[14]_i_1_n_7\,
      I3 => \setpoint_ch0_down_reg_n_0_[11]\,
      O => \errors_channel[0]_i_28_n_0\
    );
\errors_channel[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => receive_data_a0(9),
      I1 => \setpoint_ch0_down_reg_n_0_[9]\,
      I2 => receive_data_a0(8),
      I3 => \setpoint_ch0_down_reg_n_0_[8]\,
      O => \errors_channel[0]_i_29_n_0\
    );
\errors_channel[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \setpoint_ch0_down_reg_n_0_[7]\,
      I1 => receive_data_a0(7),
      I2 => \setpoint_ch0_down_reg_n_0_[6]\,
      I3 => receive_data_a0(6),
      O => \errors_channel[0]_i_30_n_0\
    );
\errors_channel[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \setpoint_ch0_down_reg_n_0_[5]\,
      I1 => receive_data_a0(5),
      I2 => \setpoint_ch0_down_reg_n_0_[4]\,
      I3 => receive_data_a0(4),
      O => \errors_channel[0]_i_31_n_0\
    );
\errors_channel[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \setpoint_ch0_down_reg_n_0_[3]\,
      I1 => receive_data_a0(3),
      I2 => \setpoint_ch0_down_reg_n_0_[2]\,
      I3 => receive_data_a0(2),
      O => \errors_channel[0]_i_32_n_0\
    );
\errors_channel[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \setpoint_ch0_down_reg_n_0_[1]\,
      I1 => receive_data_a0(1),
      I2 => \setpoint_ch0_down_reg_n_0_[0]\,
      I3 => data_in_a0,
      O => \errors_channel[0]_i_33_n_0\
    );
\errors_channel[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => receive_data_a0(7),
      I1 => \setpoint_ch0_down_reg_n_0_[7]\,
      I2 => receive_data_a0(6),
      I3 => \setpoint_ch0_down_reg_n_0_[6]\,
      O => \errors_channel[0]_i_34_n_0\
    );
\errors_channel[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => receive_data_a0(5),
      I1 => \setpoint_ch0_down_reg_n_0_[5]\,
      I2 => receive_data_a0(4),
      I3 => \setpoint_ch0_down_reg_n_0_[4]\,
      O => \errors_channel[0]_i_35_n_0\
    );
\errors_channel[0]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => receive_data_a0(3),
      I1 => \setpoint_ch0_down_reg_n_0_[3]\,
      I2 => receive_data_a0(2),
      I3 => \setpoint_ch0_down_reg_n_0_[2]\,
      O => \errors_channel[0]_i_36_n_0\
    );
\errors_channel[0]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => receive_data_a0(1),
      I1 => \setpoint_ch0_down_reg_n_0_[1]\,
      I2 => data_in_a0,
      I3 => \setpoint_ch0_down_reg_n_0_[0]\,
      O => \errors_channel[0]_i_37_n_0\
    );
\errors_channel[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch0_down_reg_n_0_[31]\,
      I1 => \ch0_reg[31]_i_2_n_7\,
      I2 => \setpoint_ch0_down_reg_n_0_[30]\,
      I3 => \ch0_reg[30]_i_1_n_4\,
      O => \errors_channel[0]_i_4_n_0\
    );
\errors_channel[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch0_down_reg_n_0_[29]\,
      I1 => \ch0_reg[30]_i_1_n_5\,
      I2 => \setpoint_ch0_down_reg_n_0_[28]\,
      I3 => \ch0_reg[30]_i_1_n_6\,
      O => \errors_channel[0]_i_5_n_0\
    );
\errors_channel[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch0_down_reg_n_0_[27]\,
      I1 => \ch0_reg[30]_i_1_n_7\,
      I2 => \setpoint_ch0_down_reg_n_0_[26]\,
      I3 => \ch0_reg[26]_i_1_n_4\,
      O => \errors_channel[0]_i_6_n_0\
    );
\errors_channel[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch0_down_reg_n_0_[25]\,
      I1 => \ch0_reg[26]_i_1_n_5\,
      I2 => \setpoint_ch0_down_reg_n_0_[24]\,
      I3 => \ch0_reg[26]_i_1_n_6\,
      O => \errors_channel[0]_i_7_n_0\
    );
\errors_channel[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch0_reg[31]_i_2_n_7\,
      I1 => \setpoint_ch0_down_reg_n_0_[31]\,
      I2 => \ch0_reg[30]_i_1_n_4\,
      I3 => \setpoint_ch0_down_reg_n_0_[30]\,
      O => \errors_channel[0]_i_8_n_0\
    );
\errors_channel[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch0_reg[30]_i_1_n_5\,
      I1 => \setpoint_ch0_down_reg_n_0_[29]\,
      I2 => \ch0_reg[30]_i_1_n_6\,
      I3 => \setpoint_ch0_down_reg_n_0_[28]\,
      O => \errors_channel[0]_i_9_n_0\
    );
\errors_channel[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF88"
    )
        port map (
      I0 => \^state_reg[4]__0_0\,
      I1 => \errors_channel_reg[10]_i_2_n_0\,
      I2 => slv_reg4(0),
      I3 => \errors_channel_reg_n_0_[10]\,
      O => \errors_channel[10]_i_1_n_0\
    );
\errors_channel[10]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch10_down_reg_n_0_[27]\,
      I1 => \ch10_reg[30]_i_1_n_7\,
      I2 => \setpoint_ch10_down_reg_n_0_[26]\,
      I3 => \ch10_reg[26]_i_1_n_4\,
      O => \errors_channel[10]_i_10_n_0\
    );
\errors_channel[10]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch10_down_reg_n_0_[25]\,
      I1 => \ch10_reg[26]_i_1_n_5\,
      I2 => \setpoint_ch10_down_reg_n_0_[24]\,
      I3 => \ch10_reg[26]_i_1_n_6\,
      O => \errors_channel[10]_i_11_n_0\
    );
\errors_channel[10]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch10_reg[26]_i_1_n_7\,
      I1 => \setpoint_ch10_down_reg_n_0_[23]\,
      I2 => \setpoint_ch10_down_reg_n_0_[22]\,
      I3 => \ch10_reg[22]_i_1_n_4\,
      O => \errors_channel[10]_i_13_n_0\
    );
\errors_channel[10]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch10_reg[22]_i_1_n_5\,
      I1 => \setpoint_ch10_down_reg_n_0_[21]\,
      I2 => \setpoint_ch10_down_reg_n_0_[20]\,
      I3 => \ch10_reg[22]_i_1_n_6\,
      O => \errors_channel[10]_i_14_n_0\
    );
\errors_channel[10]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch10_reg[22]_i_1_n_7\,
      I1 => \setpoint_ch10_down_reg_n_0_[19]\,
      I2 => \setpoint_ch10_down_reg_n_0_[18]\,
      I3 => \ch10_reg[18]_i_1_n_4\,
      O => \errors_channel[10]_i_15_n_0\
    );
\errors_channel[10]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch10_reg[18]_i_1_n_5\,
      I1 => \setpoint_ch10_down_reg_n_0_[17]\,
      I2 => \setpoint_ch10_down_reg_n_0_[16]\,
      I3 => \ch10_reg[18]_i_1_n_6\,
      O => \errors_channel[10]_i_16_n_0\
    );
\errors_channel[10]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch10_down_reg_n_0_[23]\,
      I1 => \ch10_reg[26]_i_1_n_7\,
      I2 => \setpoint_ch10_down_reg_n_0_[22]\,
      I3 => \ch10_reg[22]_i_1_n_4\,
      O => \errors_channel[10]_i_17_n_0\
    );
\errors_channel[10]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch10_down_reg_n_0_[21]\,
      I1 => \ch10_reg[22]_i_1_n_5\,
      I2 => \setpoint_ch10_down_reg_n_0_[20]\,
      I3 => \ch10_reg[22]_i_1_n_6\,
      O => \errors_channel[10]_i_18_n_0\
    );
\errors_channel[10]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch10_down_reg_n_0_[19]\,
      I1 => \ch10_reg[22]_i_1_n_7\,
      I2 => \setpoint_ch10_down_reg_n_0_[18]\,
      I3 => \ch10_reg[18]_i_1_n_4\,
      O => \errors_channel[10]_i_19_n_0\
    );
\errors_channel[10]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch10_down_reg_n_0_[17]\,
      I1 => \ch10_reg[18]_i_1_n_5\,
      I2 => \setpoint_ch10_down_reg_n_0_[16]\,
      I3 => \ch10_reg[18]_i_1_n_6\,
      O => \errors_channel[10]_i_20_n_0\
    );
\errors_channel[10]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch10_reg[18]_i_1_n_7\,
      I1 => \setpoint_ch10_down_reg_n_0_[15]\,
      I2 => \setpoint_ch10_down_reg_n_0_[14]\,
      I3 => \ch10_reg[14]_i_1_n_4\,
      O => \errors_channel[10]_i_22_n_0\
    );
\errors_channel[10]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch10_reg[14]_i_1_n_5\,
      I1 => \setpoint_ch10_down_reg_n_0_[13]\,
      I2 => \setpoint_ch10_down_reg_n_0_[12]\,
      I3 => \ch10_reg[14]_i_1_n_6\,
      O => \errors_channel[10]_i_23_n_0\
    );
\errors_channel[10]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D444"
    )
        port map (
      I0 => \ch10_reg[14]_i_1_n_7\,
      I1 => \setpoint_ch10_down_reg_n_0_[11]\,
      I2 => receive_data_b2(10),
      I3 => \setpoint_ch10_down_reg_n_0_[10]\,
      O => \errors_channel[10]_i_24_n_0\
    );
\errors_channel[10]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => receive_data_b2(9),
      I1 => \setpoint_ch10_down_reg_n_0_[9]\,
      I2 => receive_data_b2(8),
      I3 => \setpoint_ch10_down_reg_n_0_[8]\,
      O => \errors_channel[10]_i_25_n_0\
    );
\errors_channel[10]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch10_down_reg_n_0_[15]\,
      I1 => \ch10_reg[18]_i_1_n_7\,
      I2 => \setpoint_ch10_down_reg_n_0_[14]\,
      I3 => \ch10_reg[14]_i_1_n_4\,
      O => \errors_channel[10]_i_26_n_0\
    );
\errors_channel[10]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch10_down_reg_n_0_[13]\,
      I1 => \ch10_reg[14]_i_1_n_5\,
      I2 => \setpoint_ch10_down_reg_n_0_[12]\,
      I3 => \ch10_reg[14]_i_1_n_6\,
      O => \errors_channel[10]_i_27_n_0\
    );
\errors_channel[10]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \setpoint_ch10_down_reg_n_0_[10]\,
      I1 => receive_data_b2(10),
      I2 => \setpoint_ch10_down_reg_n_0_[11]\,
      I3 => \ch10_reg[14]_i_1_n_7\,
      O => \errors_channel[10]_i_28_n_0\
    );
\errors_channel[10]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch10_down_reg_n_0_[9]\,
      I1 => receive_data_b2(9),
      I2 => \setpoint_ch10_down_reg_n_0_[8]\,
      I3 => receive_data_b2(8),
      O => \errors_channel[10]_i_29_n_0\
    );
\errors_channel[10]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => receive_data_b2(7),
      I1 => \setpoint_ch10_down_reg_n_0_[7]\,
      I2 => receive_data_b2(6),
      I3 => \setpoint_ch10_down_reg_n_0_[6]\,
      O => \errors_channel[10]_i_30_n_0\
    );
\errors_channel[10]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => receive_data_b2(5),
      I1 => \setpoint_ch10_down_reg_n_0_[5]\,
      I2 => receive_data_b2(4),
      I3 => \setpoint_ch10_down_reg_n_0_[4]\,
      O => \errors_channel[10]_i_31_n_0\
    );
\errors_channel[10]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => receive_data_b2(3),
      I1 => \setpoint_ch10_down_reg_n_0_[3]\,
      I2 => receive_data_b2(2),
      I3 => \setpoint_ch10_down_reg_n_0_[2]\,
      O => \errors_channel[10]_i_32_n_0\
    );
\errors_channel[10]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => receive_data_b2(1),
      I1 => \setpoint_ch10_down_reg_n_0_[1]\,
      I2 => data_in_b2,
      I3 => \setpoint_ch10_down_reg_n_0_[0]\,
      O => \errors_channel[10]_i_33_n_0\
    );
\errors_channel[10]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch10_down_reg_n_0_[7]\,
      I1 => receive_data_b2(7),
      I2 => \setpoint_ch10_down_reg_n_0_[6]\,
      I3 => receive_data_b2(6),
      O => \errors_channel[10]_i_34_n_0\
    );
\errors_channel[10]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch10_down_reg_n_0_[5]\,
      I1 => receive_data_b2(5),
      I2 => \setpoint_ch10_down_reg_n_0_[4]\,
      I3 => receive_data_b2(4),
      O => \errors_channel[10]_i_35_n_0\
    );
\errors_channel[10]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch10_down_reg_n_0_[3]\,
      I1 => receive_data_b2(3),
      I2 => \setpoint_ch10_down_reg_n_0_[2]\,
      I3 => receive_data_b2(2),
      O => \errors_channel[10]_i_36_n_0\
    );
\errors_channel[10]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch10_down_reg_n_0_[1]\,
      I1 => receive_data_b2(1),
      I2 => \setpoint_ch10_down_reg_n_0_[0]\,
      I3 => data_in_b2,
      O => \errors_channel[10]_i_37_n_0\
    );
\errors_channel[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch10_reg[31]_i_1_n_7\,
      I1 => \setpoint_ch10_down_reg_n_0_[31]\,
      I2 => \setpoint_ch10_down_reg_n_0_[30]\,
      I3 => \ch10_reg[30]_i_1_n_4\,
      O => \errors_channel[10]_i_4_n_0\
    );
\errors_channel[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch10_reg[30]_i_1_n_5\,
      I1 => \setpoint_ch10_down_reg_n_0_[29]\,
      I2 => \setpoint_ch10_down_reg_n_0_[28]\,
      I3 => \ch10_reg[30]_i_1_n_6\,
      O => \errors_channel[10]_i_5_n_0\
    );
\errors_channel[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch10_reg[30]_i_1_n_7\,
      I1 => \setpoint_ch10_down_reg_n_0_[27]\,
      I2 => \setpoint_ch10_down_reg_n_0_[26]\,
      I3 => \ch10_reg[26]_i_1_n_4\,
      O => \errors_channel[10]_i_6_n_0\
    );
\errors_channel[10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch10_reg[26]_i_1_n_5\,
      I1 => \setpoint_ch10_down_reg_n_0_[25]\,
      I2 => \setpoint_ch10_down_reg_n_0_[24]\,
      I3 => \ch10_reg[26]_i_1_n_6\,
      O => \errors_channel[10]_i_7_n_0\
    );
\errors_channel[10]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch10_down_reg_n_0_[31]\,
      I1 => \ch10_reg[31]_i_1_n_7\,
      I2 => \setpoint_ch10_down_reg_n_0_[30]\,
      I3 => \ch10_reg[30]_i_1_n_4\,
      O => \errors_channel[10]_i_8_n_0\
    );
\errors_channel[10]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch10_down_reg_n_0_[29]\,
      I1 => \ch10_reg[30]_i_1_n_5\,
      I2 => \setpoint_ch10_down_reg_n_0_[28]\,
      I3 => \ch10_reg[30]_i_1_n_6\,
      O => \errors_channel[10]_i_9_n_0\
    );
\errors_channel[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF88"
    )
        port map (
      I0 => \ch1[31]_i_1_n_0\,
      I1 => gtOp4_in,
      I2 => slv_reg4(0),
      I3 => \errors_channel_reg_n_0_[11]\,
      O => \errors_channel[11]_i_1_n_0\
    );
\errors_channel[11]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch10_reg[30]_i_1_n_7\,
      I1 => \setpoint_ch11_down_reg_n_0_[27]\,
      I2 => \ch10_reg[26]_i_1_n_4\,
      I3 => \setpoint_ch11_down_reg_n_0_[26]\,
      O => \errors_channel[11]_i_10_n_0\
    );
\errors_channel[11]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch10_reg[26]_i_1_n_5\,
      I1 => \setpoint_ch11_down_reg_n_0_[25]\,
      I2 => \ch10_reg[26]_i_1_n_6\,
      I3 => \setpoint_ch11_down_reg_n_0_[24]\,
      O => \errors_channel[11]_i_11_n_0\
    );
\errors_channel[11]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch11_down_reg_n_0_[23]\,
      I1 => \ch10_reg[26]_i_1_n_7\,
      I2 => \setpoint_ch11_down_reg_n_0_[22]\,
      I3 => \ch10_reg[22]_i_1_n_4\,
      O => \errors_channel[11]_i_13_n_0\
    );
\errors_channel[11]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch11_down_reg_n_0_[21]\,
      I1 => \ch10_reg[22]_i_1_n_5\,
      I2 => \setpoint_ch11_down_reg_n_0_[20]\,
      I3 => \ch10_reg[22]_i_1_n_6\,
      O => \errors_channel[11]_i_14_n_0\
    );
\errors_channel[11]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch11_down_reg_n_0_[19]\,
      I1 => \ch10_reg[22]_i_1_n_7\,
      I2 => \setpoint_ch11_down_reg_n_0_[18]\,
      I3 => \ch10_reg[18]_i_1_n_4\,
      O => \errors_channel[11]_i_15_n_0\
    );
\errors_channel[11]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch11_down_reg_n_0_[17]\,
      I1 => \ch10_reg[18]_i_1_n_5\,
      I2 => \setpoint_ch11_down_reg_n_0_[16]\,
      I3 => \ch10_reg[18]_i_1_n_6\,
      O => \errors_channel[11]_i_16_n_0\
    );
\errors_channel[11]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch10_reg[26]_i_1_n_7\,
      I1 => \setpoint_ch11_down_reg_n_0_[23]\,
      I2 => \ch10_reg[22]_i_1_n_4\,
      I3 => \setpoint_ch11_down_reg_n_0_[22]\,
      O => \errors_channel[11]_i_17_n_0\
    );
\errors_channel[11]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch10_reg[22]_i_1_n_5\,
      I1 => \setpoint_ch11_down_reg_n_0_[21]\,
      I2 => \ch10_reg[22]_i_1_n_6\,
      I3 => \setpoint_ch11_down_reg_n_0_[20]\,
      O => \errors_channel[11]_i_18_n_0\
    );
\errors_channel[11]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch10_reg[22]_i_1_n_7\,
      I1 => \setpoint_ch11_down_reg_n_0_[19]\,
      I2 => \ch10_reg[18]_i_1_n_4\,
      I3 => \setpoint_ch11_down_reg_n_0_[18]\,
      O => \errors_channel[11]_i_19_n_0\
    );
\errors_channel[11]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch10_reg[18]_i_1_n_5\,
      I1 => \setpoint_ch11_down_reg_n_0_[17]\,
      I2 => \ch10_reg[18]_i_1_n_6\,
      I3 => \setpoint_ch11_down_reg_n_0_[16]\,
      O => \errors_channel[11]_i_20_n_0\
    );
\errors_channel[11]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch11_down_reg_n_0_[15]\,
      I1 => \ch10_reg[18]_i_1_n_7\,
      I2 => \setpoint_ch11_down_reg_n_0_[14]\,
      I3 => \ch10_reg[14]_i_1_n_4\,
      O => \errors_channel[11]_i_22_n_0\
    );
\errors_channel[11]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch11_down_reg_n_0_[13]\,
      I1 => \ch10_reg[14]_i_1_n_5\,
      I2 => \setpoint_ch11_down_reg_n_0_[12]\,
      I3 => \ch10_reg[14]_i_1_n_6\,
      O => \errors_channel[11]_i_23_n_0\
    );
\errors_channel[11]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B222"
    )
        port map (
      I0 => \setpoint_ch11_down_reg_n_0_[11]\,
      I1 => \ch10_reg[14]_i_1_n_7\,
      I2 => \setpoint_ch11_down_reg_n_0_[10]\,
      I3 => receive_data_b2(10),
      O => \errors_channel[11]_i_24_n_0\
    );
\errors_channel[11]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \setpoint_ch11_down_reg_n_0_[9]\,
      I1 => receive_data_b2(9),
      I2 => \setpoint_ch11_down_reg_n_0_[8]\,
      I3 => receive_data_b2(8),
      O => \errors_channel[11]_i_25_n_0\
    );
\errors_channel[11]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch10_reg[18]_i_1_n_7\,
      I1 => \setpoint_ch11_down_reg_n_0_[15]\,
      I2 => \ch10_reg[14]_i_1_n_4\,
      I3 => \setpoint_ch11_down_reg_n_0_[14]\,
      O => \errors_channel[11]_i_26_n_0\
    );
\errors_channel[11]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch10_reg[14]_i_1_n_5\,
      I1 => \setpoint_ch11_down_reg_n_0_[13]\,
      I2 => \ch10_reg[14]_i_1_n_6\,
      I3 => \setpoint_ch11_down_reg_n_0_[12]\,
      O => \errors_channel[11]_i_27_n_0\
    );
\errors_channel[11]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => receive_data_b2(10),
      I1 => \setpoint_ch11_down_reg_n_0_[10]\,
      I2 => \ch10_reg[14]_i_1_n_7\,
      I3 => \setpoint_ch11_down_reg_n_0_[11]\,
      O => \errors_channel[11]_i_28_n_0\
    );
\errors_channel[11]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => receive_data_b2(9),
      I1 => \setpoint_ch11_down_reg_n_0_[9]\,
      I2 => receive_data_b2(8),
      I3 => \setpoint_ch11_down_reg_n_0_[8]\,
      O => \errors_channel[11]_i_29_n_0\
    );
\errors_channel[11]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \setpoint_ch11_down_reg_n_0_[7]\,
      I1 => receive_data_b2(7),
      I2 => \setpoint_ch11_down_reg_n_0_[6]\,
      I3 => receive_data_b2(6),
      O => \errors_channel[11]_i_30_n_0\
    );
\errors_channel[11]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \setpoint_ch11_down_reg_n_0_[5]\,
      I1 => receive_data_b2(5),
      I2 => \setpoint_ch11_down_reg_n_0_[4]\,
      I3 => receive_data_b2(4),
      O => \errors_channel[11]_i_31_n_0\
    );
\errors_channel[11]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \setpoint_ch11_down_reg_n_0_[3]\,
      I1 => receive_data_b2(3),
      I2 => \setpoint_ch11_down_reg_n_0_[2]\,
      I3 => receive_data_b2(2),
      O => \errors_channel[11]_i_32_n_0\
    );
\errors_channel[11]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \setpoint_ch11_down_reg_n_0_[1]\,
      I1 => receive_data_b2(1),
      I2 => \setpoint_ch11_down_reg_n_0_[0]\,
      I3 => data_in_b2,
      O => \errors_channel[11]_i_33_n_0\
    );
\errors_channel[11]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => receive_data_b2(7),
      I1 => \setpoint_ch11_down_reg_n_0_[7]\,
      I2 => receive_data_b2(6),
      I3 => \setpoint_ch11_down_reg_n_0_[6]\,
      O => \errors_channel[11]_i_34_n_0\
    );
\errors_channel[11]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => receive_data_b2(5),
      I1 => \setpoint_ch11_down_reg_n_0_[5]\,
      I2 => receive_data_b2(4),
      I3 => \setpoint_ch11_down_reg_n_0_[4]\,
      O => \errors_channel[11]_i_35_n_0\
    );
\errors_channel[11]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => receive_data_b2(3),
      I1 => \setpoint_ch11_down_reg_n_0_[3]\,
      I2 => receive_data_b2(2),
      I3 => \setpoint_ch11_down_reg_n_0_[2]\,
      O => \errors_channel[11]_i_36_n_0\
    );
\errors_channel[11]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => receive_data_b2(1),
      I1 => \setpoint_ch11_down_reg_n_0_[1]\,
      I2 => data_in_b2,
      I3 => \setpoint_ch11_down_reg_n_0_[0]\,
      O => \errors_channel[11]_i_37_n_0\
    );
\errors_channel[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch11_down_reg_n_0_[31]\,
      I1 => \ch10_reg[31]_i_1_n_7\,
      I2 => \setpoint_ch11_down_reg_n_0_[30]\,
      I3 => \ch10_reg[30]_i_1_n_4\,
      O => \errors_channel[11]_i_4_n_0\
    );
\errors_channel[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch11_down_reg_n_0_[29]\,
      I1 => \ch10_reg[30]_i_1_n_5\,
      I2 => \setpoint_ch11_down_reg_n_0_[28]\,
      I3 => \ch10_reg[30]_i_1_n_6\,
      O => \errors_channel[11]_i_5_n_0\
    );
\errors_channel[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch11_down_reg_n_0_[27]\,
      I1 => \ch10_reg[30]_i_1_n_7\,
      I2 => \setpoint_ch11_down_reg_n_0_[26]\,
      I3 => \ch10_reg[26]_i_1_n_4\,
      O => \errors_channel[11]_i_6_n_0\
    );
\errors_channel[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch11_down_reg_n_0_[25]\,
      I1 => \ch10_reg[26]_i_1_n_5\,
      I2 => \setpoint_ch11_down_reg_n_0_[24]\,
      I3 => \ch10_reg[26]_i_1_n_6\,
      O => \errors_channel[11]_i_7_n_0\
    );
\errors_channel[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch10_reg[31]_i_1_n_7\,
      I1 => \setpoint_ch11_down_reg_n_0_[31]\,
      I2 => \ch10_reg[30]_i_1_n_4\,
      I3 => \setpoint_ch11_down_reg_n_0_[30]\,
      O => \errors_channel[11]_i_8_n_0\
    );
\errors_channel[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch10_reg[30]_i_1_n_5\,
      I1 => \setpoint_ch11_down_reg_n_0_[29]\,
      I2 => \ch10_reg[30]_i_1_n_6\,
      I3 => \setpoint_ch11_down_reg_n_0_[28]\,
      O => \errors_channel[11]_i_9_n_0\
    );
\errors_channel[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF88"
    )
        port map (
      I0 => \^state_reg[4]__0_0\,
      I1 => \errors_channel_reg[12]_i_2_n_0\,
      I2 => slv_reg4(0),
      I3 => \errors_channel_reg_n_0_[12]\,
      O => \errors_channel[12]_i_1_n_0\
    );
\errors_channel[12]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch12_down_reg_n_0_[27]\,
      I1 => \ch12_reg[30]_i_1_n_7\,
      I2 => \setpoint_ch12_down_reg_n_0_[26]\,
      I3 => \ch12_reg[26]_i_1_n_4\,
      O => \errors_channel[12]_i_10_n_0\
    );
\errors_channel[12]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch12_down_reg_n_0_[25]\,
      I1 => \ch12_reg[26]_i_1_n_5\,
      I2 => \setpoint_ch12_down_reg_n_0_[24]\,
      I3 => \ch12_reg[26]_i_1_n_6\,
      O => \errors_channel[12]_i_11_n_0\
    );
\errors_channel[12]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch12_reg[26]_i_1_n_7\,
      I1 => \setpoint_ch12_down_reg_n_0_[23]\,
      I2 => \setpoint_ch12_down_reg_n_0_[22]\,
      I3 => \ch12_reg[22]_i_1_n_4\,
      O => \errors_channel[12]_i_13_n_0\
    );
\errors_channel[12]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch12_reg[22]_i_1_n_5\,
      I1 => \setpoint_ch12_down_reg_n_0_[21]\,
      I2 => \setpoint_ch12_down_reg_n_0_[20]\,
      I3 => \ch12_reg[22]_i_1_n_6\,
      O => \errors_channel[12]_i_14_n_0\
    );
\errors_channel[12]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch12_reg[22]_i_1_n_7\,
      I1 => \setpoint_ch12_down_reg_n_0_[19]\,
      I2 => \setpoint_ch12_down_reg_n_0_[18]\,
      I3 => \ch12_reg[18]_i_1_n_4\,
      O => \errors_channel[12]_i_15_n_0\
    );
\errors_channel[12]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch12_reg[18]_i_1_n_5\,
      I1 => \setpoint_ch12_down_reg_n_0_[17]\,
      I2 => \setpoint_ch12_down_reg_n_0_[16]\,
      I3 => \ch12_reg[18]_i_1_n_6\,
      O => \errors_channel[12]_i_16_n_0\
    );
\errors_channel[12]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch12_down_reg_n_0_[23]\,
      I1 => \ch12_reg[26]_i_1_n_7\,
      I2 => \setpoint_ch12_down_reg_n_0_[22]\,
      I3 => \ch12_reg[22]_i_1_n_4\,
      O => \errors_channel[12]_i_17_n_0\
    );
\errors_channel[12]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch12_down_reg_n_0_[21]\,
      I1 => \ch12_reg[22]_i_1_n_5\,
      I2 => \setpoint_ch12_down_reg_n_0_[20]\,
      I3 => \ch12_reg[22]_i_1_n_6\,
      O => \errors_channel[12]_i_18_n_0\
    );
\errors_channel[12]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch12_down_reg_n_0_[19]\,
      I1 => \ch12_reg[22]_i_1_n_7\,
      I2 => \setpoint_ch12_down_reg_n_0_[18]\,
      I3 => \ch12_reg[18]_i_1_n_4\,
      O => \errors_channel[12]_i_19_n_0\
    );
\errors_channel[12]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch12_down_reg_n_0_[17]\,
      I1 => \ch12_reg[18]_i_1_n_5\,
      I2 => \setpoint_ch12_down_reg_n_0_[16]\,
      I3 => \ch12_reg[18]_i_1_n_6\,
      O => \errors_channel[12]_i_20_n_0\
    );
\errors_channel[12]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch12_reg[18]_i_1_n_7\,
      I1 => \setpoint_ch12_down_reg_n_0_[15]\,
      I2 => \setpoint_ch12_down_reg_n_0_[14]\,
      I3 => \ch12_reg[14]_i_1_n_4\,
      O => \errors_channel[12]_i_22_n_0\
    );
\errors_channel[12]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch12_reg[14]_i_1_n_5\,
      I1 => \setpoint_ch12_down_reg_n_0_[13]\,
      I2 => \setpoint_ch12_down_reg_n_0_[12]\,
      I3 => \ch12_reg[14]_i_1_n_6\,
      O => \errors_channel[12]_i_23_n_0\
    );
\errors_channel[12]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D444"
    )
        port map (
      I0 => \ch12_reg[14]_i_1_n_7\,
      I1 => \setpoint_ch12_down_reg_n_0_[11]\,
      I2 => receive_data_a3(10),
      I3 => \setpoint_ch12_down_reg_n_0_[10]\,
      O => \errors_channel[12]_i_24_n_0\
    );
\errors_channel[12]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => receive_data_a3(9),
      I1 => \setpoint_ch12_down_reg_n_0_[9]\,
      I2 => receive_data_a3(8),
      I3 => \setpoint_ch12_down_reg_n_0_[8]\,
      O => \errors_channel[12]_i_25_n_0\
    );
\errors_channel[12]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch12_down_reg_n_0_[15]\,
      I1 => \ch12_reg[18]_i_1_n_7\,
      I2 => \setpoint_ch12_down_reg_n_0_[14]\,
      I3 => \ch12_reg[14]_i_1_n_4\,
      O => \errors_channel[12]_i_26_n_0\
    );
\errors_channel[12]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch12_down_reg_n_0_[13]\,
      I1 => \ch12_reg[14]_i_1_n_5\,
      I2 => \setpoint_ch12_down_reg_n_0_[12]\,
      I3 => \ch12_reg[14]_i_1_n_6\,
      O => \errors_channel[12]_i_27_n_0\
    );
\errors_channel[12]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \setpoint_ch12_down_reg_n_0_[10]\,
      I1 => receive_data_a3(10),
      I2 => \setpoint_ch12_down_reg_n_0_[11]\,
      I3 => \ch12_reg[14]_i_1_n_7\,
      O => \errors_channel[12]_i_28_n_0\
    );
\errors_channel[12]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch12_down_reg_n_0_[9]\,
      I1 => receive_data_a3(9),
      I2 => \setpoint_ch12_down_reg_n_0_[8]\,
      I3 => receive_data_a3(8),
      O => \errors_channel[12]_i_29_n_0\
    );
\errors_channel[12]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => receive_data_a3(7),
      I1 => \setpoint_ch12_down_reg_n_0_[7]\,
      I2 => receive_data_a3(6),
      I3 => \setpoint_ch12_down_reg_n_0_[6]\,
      O => \errors_channel[12]_i_30_n_0\
    );
\errors_channel[12]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => receive_data_a3(5),
      I1 => \setpoint_ch12_down_reg_n_0_[5]\,
      I2 => receive_data_a3(4),
      I3 => \setpoint_ch12_down_reg_n_0_[4]\,
      O => \errors_channel[12]_i_31_n_0\
    );
\errors_channel[12]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => receive_data_a3(3),
      I1 => \setpoint_ch12_down_reg_n_0_[3]\,
      I2 => receive_data_a3(2),
      I3 => \setpoint_ch12_down_reg_n_0_[2]\,
      O => \errors_channel[12]_i_32_n_0\
    );
\errors_channel[12]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => receive_data_a3(1),
      I1 => \setpoint_ch12_down_reg_n_0_[1]\,
      I2 => data_in_a3,
      I3 => \setpoint_ch12_down_reg_n_0_[0]\,
      O => \errors_channel[12]_i_33_n_0\
    );
\errors_channel[12]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch12_down_reg_n_0_[7]\,
      I1 => receive_data_a3(7),
      I2 => \setpoint_ch12_down_reg_n_0_[6]\,
      I3 => receive_data_a3(6),
      O => \errors_channel[12]_i_34_n_0\
    );
\errors_channel[12]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch12_down_reg_n_0_[5]\,
      I1 => receive_data_a3(5),
      I2 => \setpoint_ch12_down_reg_n_0_[4]\,
      I3 => receive_data_a3(4),
      O => \errors_channel[12]_i_35_n_0\
    );
\errors_channel[12]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch12_down_reg_n_0_[3]\,
      I1 => receive_data_a3(3),
      I2 => \setpoint_ch12_down_reg_n_0_[2]\,
      I3 => receive_data_a3(2),
      O => \errors_channel[12]_i_36_n_0\
    );
\errors_channel[12]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch12_down_reg_n_0_[1]\,
      I1 => receive_data_a3(1),
      I2 => \setpoint_ch12_down_reg_n_0_[0]\,
      I3 => data_in_a3,
      O => \errors_channel[12]_i_37_n_0\
    );
\errors_channel[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch12_reg[31]_i_1_n_7\,
      I1 => \setpoint_ch12_down_reg_n_0_[31]\,
      I2 => \setpoint_ch12_down_reg_n_0_[30]\,
      I3 => \ch12_reg[30]_i_1_n_4\,
      O => \errors_channel[12]_i_4_n_0\
    );
\errors_channel[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch12_reg[30]_i_1_n_5\,
      I1 => \setpoint_ch12_down_reg_n_0_[29]\,
      I2 => \setpoint_ch12_down_reg_n_0_[28]\,
      I3 => \ch12_reg[30]_i_1_n_6\,
      O => \errors_channel[12]_i_5_n_0\
    );
\errors_channel[12]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch12_reg[30]_i_1_n_7\,
      I1 => \setpoint_ch12_down_reg_n_0_[27]\,
      I2 => \setpoint_ch12_down_reg_n_0_[26]\,
      I3 => \ch12_reg[26]_i_1_n_4\,
      O => \errors_channel[12]_i_6_n_0\
    );
\errors_channel[12]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch12_reg[26]_i_1_n_5\,
      I1 => \setpoint_ch12_down_reg_n_0_[25]\,
      I2 => \setpoint_ch12_down_reg_n_0_[24]\,
      I3 => \ch12_reg[26]_i_1_n_6\,
      O => \errors_channel[12]_i_7_n_0\
    );
\errors_channel[12]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch12_down_reg_n_0_[31]\,
      I1 => \ch12_reg[31]_i_1_n_7\,
      I2 => \setpoint_ch12_down_reg_n_0_[30]\,
      I3 => \ch12_reg[30]_i_1_n_4\,
      O => \errors_channel[12]_i_8_n_0\
    );
\errors_channel[12]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch12_down_reg_n_0_[29]\,
      I1 => \ch12_reg[30]_i_1_n_5\,
      I2 => \setpoint_ch12_down_reg_n_0_[28]\,
      I3 => \ch12_reg[30]_i_1_n_6\,
      O => \errors_channel[12]_i_9_n_0\
    );
\errors_channel[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF88"
    )
        port map (
      I0 => \ch1[31]_i_1_n_0\,
      I1 => gtOp5_in,
      I2 => slv_reg4(0),
      I3 => \errors_channel_reg_n_0_[13]\,
      O => \errors_channel[13]_i_1_n_0\
    );
\errors_channel[13]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch12_reg[30]_i_1_n_7\,
      I1 => \setpoint_ch13_down_reg_n_0_[27]\,
      I2 => \ch12_reg[26]_i_1_n_4\,
      I3 => \setpoint_ch13_down_reg_n_0_[26]\,
      O => \errors_channel[13]_i_10_n_0\
    );
\errors_channel[13]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch12_reg[26]_i_1_n_5\,
      I1 => \setpoint_ch13_down_reg_n_0_[25]\,
      I2 => \ch12_reg[26]_i_1_n_6\,
      I3 => \setpoint_ch13_down_reg_n_0_[24]\,
      O => \errors_channel[13]_i_11_n_0\
    );
\errors_channel[13]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch13_down_reg_n_0_[23]\,
      I1 => \ch12_reg[26]_i_1_n_7\,
      I2 => \setpoint_ch13_down_reg_n_0_[22]\,
      I3 => \ch12_reg[22]_i_1_n_4\,
      O => \errors_channel[13]_i_13_n_0\
    );
\errors_channel[13]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch13_down_reg_n_0_[21]\,
      I1 => \ch12_reg[22]_i_1_n_5\,
      I2 => \setpoint_ch13_down_reg_n_0_[20]\,
      I3 => \ch12_reg[22]_i_1_n_6\,
      O => \errors_channel[13]_i_14_n_0\
    );
\errors_channel[13]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch13_down_reg_n_0_[19]\,
      I1 => \ch12_reg[22]_i_1_n_7\,
      I2 => \setpoint_ch13_down_reg_n_0_[18]\,
      I3 => \ch12_reg[18]_i_1_n_4\,
      O => \errors_channel[13]_i_15_n_0\
    );
\errors_channel[13]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch13_down_reg_n_0_[17]\,
      I1 => \ch12_reg[18]_i_1_n_5\,
      I2 => \setpoint_ch13_down_reg_n_0_[16]\,
      I3 => \ch12_reg[18]_i_1_n_6\,
      O => \errors_channel[13]_i_16_n_0\
    );
\errors_channel[13]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch12_reg[26]_i_1_n_7\,
      I1 => \setpoint_ch13_down_reg_n_0_[23]\,
      I2 => \ch12_reg[22]_i_1_n_4\,
      I3 => \setpoint_ch13_down_reg_n_0_[22]\,
      O => \errors_channel[13]_i_17_n_0\
    );
\errors_channel[13]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch12_reg[22]_i_1_n_5\,
      I1 => \setpoint_ch13_down_reg_n_0_[21]\,
      I2 => \ch12_reg[22]_i_1_n_6\,
      I3 => \setpoint_ch13_down_reg_n_0_[20]\,
      O => \errors_channel[13]_i_18_n_0\
    );
\errors_channel[13]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch12_reg[22]_i_1_n_7\,
      I1 => \setpoint_ch13_down_reg_n_0_[19]\,
      I2 => \ch12_reg[18]_i_1_n_4\,
      I3 => \setpoint_ch13_down_reg_n_0_[18]\,
      O => \errors_channel[13]_i_19_n_0\
    );
\errors_channel[13]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch12_reg[18]_i_1_n_5\,
      I1 => \setpoint_ch13_down_reg_n_0_[17]\,
      I2 => \ch12_reg[18]_i_1_n_6\,
      I3 => \setpoint_ch13_down_reg_n_0_[16]\,
      O => \errors_channel[13]_i_20_n_0\
    );
\errors_channel[13]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch13_down_reg_n_0_[15]\,
      I1 => \ch12_reg[18]_i_1_n_7\,
      I2 => \setpoint_ch13_down_reg_n_0_[14]\,
      I3 => \ch12_reg[14]_i_1_n_4\,
      O => \errors_channel[13]_i_22_n_0\
    );
\errors_channel[13]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch13_down_reg_n_0_[13]\,
      I1 => \ch12_reg[14]_i_1_n_5\,
      I2 => \setpoint_ch13_down_reg_n_0_[12]\,
      I3 => \ch12_reg[14]_i_1_n_6\,
      O => \errors_channel[13]_i_23_n_0\
    );
\errors_channel[13]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B222"
    )
        port map (
      I0 => \setpoint_ch13_down_reg_n_0_[11]\,
      I1 => \ch12_reg[14]_i_1_n_7\,
      I2 => \setpoint_ch13_down_reg_n_0_[10]\,
      I3 => receive_data_a3(10),
      O => \errors_channel[13]_i_24_n_0\
    );
\errors_channel[13]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \setpoint_ch13_down_reg_n_0_[9]\,
      I1 => receive_data_a3(9),
      I2 => \setpoint_ch13_down_reg_n_0_[8]\,
      I3 => receive_data_a3(8),
      O => \errors_channel[13]_i_25_n_0\
    );
\errors_channel[13]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch12_reg[18]_i_1_n_7\,
      I1 => \setpoint_ch13_down_reg_n_0_[15]\,
      I2 => \ch12_reg[14]_i_1_n_4\,
      I3 => \setpoint_ch13_down_reg_n_0_[14]\,
      O => \errors_channel[13]_i_26_n_0\
    );
\errors_channel[13]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch12_reg[14]_i_1_n_5\,
      I1 => \setpoint_ch13_down_reg_n_0_[13]\,
      I2 => \ch12_reg[14]_i_1_n_6\,
      I3 => \setpoint_ch13_down_reg_n_0_[12]\,
      O => \errors_channel[13]_i_27_n_0\
    );
\errors_channel[13]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => receive_data_a3(10),
      I1 => \setpoint_ch13_down_reg_n_0_[10]\,
      I2 => \ch12_reg[14]_i_1_n_7\,
      I3 => \setpoint_ch13_down_reg_n_0_[11]\,
      O => \errors_channel[13]_i_28_n_0\
    );
\errors_channel[13]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => receive_data_a3(9),
      I1 => \setpoint_ch13_down_reg_n_0_[9]\,
      I2 => receive_data_a3(8),
      I3 => \setpoint_ch13_down_reg_n_0_[8]\,
      O => \errors_channel[13]_i_29_n_0\
    );
\errors_channel[13]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \setpoint_ch13_down_reg_n_0_[7]\,
      I1 => receive_data_a3(7),
      I2 => \setpoint_ch13_down_reg_n_0_[6]\,
      I3 => receive_data_a3(6),
      O => \errors_channel[13]_i_30_n_0\
    );
\errors_channel[13]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \setpoint_ch13_down_reg_n_0_[5]\,
      I1 => receive_data_a3(5),
      I2 => \setpoint_ch13_down_reg_n_0_[4]\,
      I3 => receive_data_a3(4),
      O => \errors_channel[13]_i_31_n_0\
    );
\errors_channel[13]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \setpoint_ch13_down_reg_n_0_[3]\,
      I1 => receive_data_a3(3),
      I2 => \setpoint_ch13_down_reg_n_0_[2]\,
      I3 => receive_data_a3(2),
      O => \errors_channel[13]_i_32_n_0\
    );
\errors_channel[13]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \setpoint_ch13_down_reg_n_0_[1]\,
      I1 => receive_data_a3(1),
      I2 => \setpoint_ch13_down_reg_n_0_[0]\,
      I3 => data_in_a3,
      O => \errors_channel[13]_i_33_n_0\
    );
\errors_channel[13]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => receive_data_a3(7),
      I1 => \setpoint_ch13_down_reg_n_0_[7]\,
      I2 => receive_data_a3(6),
      I3 => \setpoint_ch13_down_reg_n_0_[6]\,
      O => \errors_channel[13]_i_34_n_0\
    );
\errors_channel[13]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => receive_data_a3(5),
      I1 => \setpoint_ch13_down_reg_n_0_[5]\,
      I2 => receive_data_a3(4),
      I3 => \setpoint_ch13_down_reg_n_0_[4]\,
      O => \errors_channel[13]_i_35_n_0\
    );
\errors_channel[13]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => receive_data_a3(3),
      I1 => \setpoint_ch13_down_reg_n_0_[3]\,
      I2 => receive_data_a3(2),
      I3 => \setpoint_ch13_down_reg_n_0_[2]\,
      O => \errors_channel[13]_i_36_n_0\
    );
\errors_channel[13]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => receive_data_a3(1),
      I1 => \setpoint_ch13_down_reg_n_0_[1]\,
      I2 => data_in_a3,
      I3 => \setpoint_ch13_down_reg_n_0_[0]\,
      O => \errors_channel[13]_i_37_n_0\
    );
\errors_channel[13]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch13_down_reg_n_0_[31]\,
      I1 => \ch12_reg[31]_i_1_n_7\,
      I2 => \setpoint_ch13_down_reg_n_0_[30]\,
      I3 => \ch12_reg[30]_i_1_n_4\,
      O => \errors_channel[13]_i_4_n_0\
    );
\errors_channel[13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch13_down_reg_n_0_[29]\,
      I1 => \ch12_reg[30]_i_1_n_5\,
      I2 => \setpoint_ch13_down_reg_n_0_[28]\,
      I3 => \ch12_reg[30]_i_1_n_6\,
      O => \errors_channel[13]_i_5_n_0\
    );
\errors_channel[13]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch13_down_reg_n_0_[27]\,
      I1 => \ch12_reg[30]_i_1_n_7\,
      I2 => \setpoint_ch13_down_reg_n_0_[26]\,
      I3 => \ch12_reg[26]_i_1_n_4\,
      O => \errors_channel[13]_i_6_n_0\
    );
\errors_channel[13]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch13_down_reg_n_0_[25]\,
      I1 => \ch12_reg[26]_i_1_n_5\,
      I2 => \setpoint_ch13_down_reg_n_0_[24]\,
      I3 => \ch12_reg[26]_i_1_n_6\,
      O => \errors_channel[13]_i_7_n_0\
    );
\errors_channel[13]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch12_reg[31]_i_1_n_7\,
      I1 => \setpoint_ch13_down_reg_n_0_[31]\,
      I2 => \ch12_reg[30]_i_1_n_4\,
      I3 => \setpoint_ch13_down_reg_n_0_[30]\,
      O => \errors_channel[13]_i_8_n_0\
    );
\errors_channel[13]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch12_reg[30]_i_1_n_5\,
      I1 => \setpoint_ch13_down_reg_n_0_[29]\,
      I2 => \ch12_reg[30]_i_1_n_6\,
      I3 => \setpoint_ch13_down_reg_n_0_[28]\,
      O => \errors_channel[13]_i_9_n_0\
    );
\errors_channel[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF88"
    )
        port map (
      I0 => \^state_reg[4]__0_0\,
      I1 => \errors_channel_reg[14]_i_2_n_0\,
      I2 => slv_reg4(0),
      I3 => \errors_channel_reg_n_0_[14]\,
      O => \errors_channel[14]_i_1_n_0\
    );
\errors_channel[14]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch14_down_reg_n_0_[27]\,
      I1 => data1(27),
      I2 => \setpoint_ch14_down_reg_n_0_[26]\,
      I3 => data1(26),
      O => \errors_channel[14]_i_10_n_0\
    );
\errors_channel[14]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch14_down_reg_n_0_[25]\,
      I1 => data1(25),
      I2 => \setpoint_ch14_down_reg_n_0_[24]\,
      I3 => data1(24),
      O => \errors_channel[14]_i_11_n_0\
    );
\errors_channel[14]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => data1(23),
      I1 => \setpoint_ch14_down_reg_n_0_[23]\,
      I2 => \setpoint_ch14_down_reg_n_0_[22]\,
      I3 => data1(22),
      O => \errors_channel[14]_i_13_n_0\
    );
\errors_channel[14]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => data1(21),
      I1 => \setpoint_ch14_down_reg_n_0_[21]\,
      I2 => \setpoint_ch14_down_reg_n_0_[20]\,
      I3 => data1(20),
      O => \errors_channel[14]_i_14_n_0\
    );
\errors_channel[14]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => data1(19),
      I1 => \setpoint_ch14_down_reg_n_0_[19]\,
      I2 => \setpoint_ch14_down_reg_n_0_[18]\,
      I3 => data1(18),
      O => \errors_channel[14]_i_15_n_0\
    );
\errors_channel[14]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => data1(17),
      I1 => \setpoint_ch14_down_reg_n_0_[17]\,
      I2 => \setpoint_ch14_down_reg_n_0_[16]\,
      I3 => data1(16),
      O => \errors_channel[14]_i_16_n_0\
    );
\errors_channel[14]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch14_down_reg_n_0_[23]\,
      I1 => data1(23),
      I2 => \setpoint_ch14_down_reg_n_0_[22]\,
      I3 => data1(22),
      O => \errors_channel[14]_i_17_n_0\
    );
\errors_channel[14]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch14_down_reg_n_0_[21]\,
      I1 => data1(21),
      I2 => \setpoint_ch14_down_reg_n_0_[20]\,
      I3 => data1(20),
      O => \errors_channel[14]_i_18_n_0\
    );
\errors_channel[14]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch14_down_reg_n_0_[19]\,
      I1 => data1(19),
      I2 => \setpoint_ch14_down_reg_n_0_[18]\,
      I3 => data1(18),
      O => \errors_channel[14]_i_19_n_0\
    );
\errors_channel[14]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch14_down_reg_n_0_[17]\,
      I1 => data1(17),
      I2 => \setpoint_ch14_down_reg_n_0_[16]\,
      I3 => data1(16),
      O => \errors_channel[14]_i_20_n_0\
    );
\errors_channel[14]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => data1(15),
      I1 => \setpoint_ch14_down_reg_n_0_[15]\,
      I2 => \setpoint_ch14_down_reg_n_0_[14]\,
      I3 => data1(14),
      O => \errors_channel[14]_i_22_n_0\
    );
\errors_channel[14]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => data1(13),
      I1 => \setpoint_ch14_down_reg_n_0_[13]\,
      I2 => \setpoint_ch14_down_reg_n_0_[12]\,
      I3 => data1(12),
      O => \errors_channel[14]_i_23_n_0\
    );
\errors_channel[14]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D444"
    )
        port map (
      I0 => data1(11),
      I1 => \setpoint_ch14_down_reg_n_0_[11]\,
      I2 => receive_data_b3(10),
      I3 => \setpoint_ch14_down_reg_n_0_[10]\,
      O => \errors_channel[14]_i_24_n_0\
    );
\errors_channel[14]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => receive_data_b3(9),
      I1 => \setpoint_ch14_down_reg_n_0_[9]\,
      I2 => receive_data_b3(8),
      I3 => \setpoint_ch14_down_reg_n_0_[8]\,
      O => \errors_channel[14]_i_25_n_0\
    );
\errors_channel[14]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch14_down_reg_n_0_[15]\,
      I1 => data1(15),
      I2 => \setpoint_ch14_down_reg_n_0_[14]\,
      I3 => data1(14),
      O => \errors_channel[14]_i_26_n_0\
    );
\errors_channel[14]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch14_down_reg_n_0_[13]\,
      I1 => data1(13),
      I2 => \setpoint_ch14_down_reg_n_0_[12]\,
      I3 => data1(12),
      O => \errors_channel[14]_i_27_n_0\
    );
\errors_channel[14]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \setpoint_ch14_down_reg_n_0_[10]\,
      I1 => receive_data_b3(10),
      I2 => \setpoint_ch14_down_reg_n_0_[11]\,
      I3 => data1(11),
      O => \errors_channel[14]_i_28_n_0\
    );
\errors_channel[14]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch14_down_reg_n_0_[9]\,
      I1 => receive_data_b3(9),
      I2 => \setpoint_ch14_down_reg_n_0_[8]\,
      I3 => receive_data_b3(8),
      O => \errors_channel[14]_i_29_n_0\
    );
\errors_channel[14]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => receive_data_b3(7),
      I1 => \setpoint_ch14_down_reg_n_0_[7]\,
      I2 => receive_data_b3(6),
      I3 => \setpoint_ch14_down_reg_n_0_[6]\,
      O => \errors_channel[14]_i_30_n_0\
    );
\errors_channel[14]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => receive_data_b3(5),
      I1 => \setpoint_ch14_down_reg_n_0_[5]\,
      I2 => receive_data_b3(4),
      I3 => \setpoint_ch14_down_reg_n_0_[4]\,
      O => \errors_channel[14]_i_31_n_0\
    );
\errors_channel[14]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => receive_data_b3(3),
      I1 => \setpoint_ch14_down_reg_n_0_[3]\,
      I2 => receive_data_b3(2),
      I3 => \setpoint_ch14_down_reg_n_0_[2]\,
      O => \errors_channel[14]_i_32_n_0\
    );
\errors_channel[14]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => receive_data_b3(1),
      I1 => \setpoint_ch14_down_reg_n_0_[1]\,
      I2 => data_in_b3,
      I3 => \setpoint_ch14_down_reg_n_0_[0]\,
      O => \errors_channel[14]_i_33_n_0\
    );
\errors_channel[14]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch14_down_reg_n_0_[7]\,
      I1 => receive_data_b3(7),
      I2 => \setpoint_ch14_down_reg_n_0_[6]\,
      I3 => receive_data_b3(6),
      O => \errors_channel[14]_i_34_n_0\
    );
\errors_channel[14]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch14_down_reg_n_0_[5]\,
      I1 => receive_data_b3(5),
      I2 => \setpoint_ch14_down_reg_n_0_[4]\,
      I3 => receive_data_b3(4),
      O => \errors_channel[14]_i_35_n_0\
    );
\errors_channel[14]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch14_down_reg_n_0_[3]\,
      I1 => receive_data_b3(3),
      I2 => \setpoint_ch14_down_reg_n_0_[2]\,
      I3 => receive_data_b3(2),
      O => \errors_channel[14]_i_36_n_0\
    );
\errors_channel[14]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch14_down_reg_n_0_[1]\,
      I1 => receive_data_b3(1),
      I2 => \setpoint_ch14_down_reg_n_0_[0]\,
      I3 => data_in_b3,
      O => \errors_channel[14]_i_37_n_0\
    );
\errors_channel[14]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => data1(31),
      I1 => \setpoint_ch14_down_reg_n_0_[31]\,
      I2 => \setpoint_ch14_down_reg_n_0_[30]\,
      I3 => data1(30),
      O => \errors_channel[14]_i_4_n_0\
    );
\errors_channel[14]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => data1(29),
      I1 => \setpoint_ch14_down_reg_n_0_[29]\,
      I2 => \setpoint_ch14_down_reg_n_0_[28]\,
      I3 => data1(28),
      O => \errors_channel[14]_i_5_n_0\
    );
\errors_channel[14]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => data1(27),
      I1 => \setpoint_ch14_down_reg_n_0_[27]\,
      I2 => \setpoint_ch14_down_reg_n_0_[26]\,
      I3 => data1(26),
      O => \errors_channel[14]_i_6_n_0\
    );
\errors_channel[14]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => data1(25),
      I1 => \setpoint_ch14_down_reg_n_0_[25]\,
      I2 => \setpoint_ch14_down_reg_n_0_[24]\,
      I3 => data1(24),
      O => \errors_channel[14]_i_7_n_0\
    );
\errors_channel[14]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch14_down_reg_n_0_[31]\,
      I1 => data1(31),
      I2 => \setpoint_ch14_down_reg_n_0_[30]\,
      I3 => data1(30),
      O => \errors_channel[14]_i_8_n_0\
    );
\errors_channel[14]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch14_down_reg_n_0_[29]\,
      I1 => data1(29),
      I2 => \setpoint_ch14_down_reg_n_0_[28]\,
      I3 => data1(28),
      O => \errors_channel[14]_i_9_n_0\
    );
\errors_channel[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF88"
    )
        port map (
      I0 => \ch1[31]_i_1_n_0\,
      I1 => gtOp6_in,
      I2 => slv_reg4(0),
      I3 => \errors_channel_reg_n_0_[15]\,
      O => \errors_channel[15]_i_1_n_0\
    );
\errors_channel[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch15_down_reg_n_0_[27]\,
      I1 => data1(27),
      I2 => \setpoint_ch15_down_reg_n_0_[26]\,
      I3 => data1(26),
      O => \errors_channel[15]_i_10_n_0\
    );
\errors_channel[15]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch15_down_reg_n_0_[25]\,
      I1 => data1(25),
      I2 => \setpoint_ch15_down_reg_n_0_[24]\,
      I3 => data1(24),
      O => \errors_channel[15]_i_11_n_0\
    );
\errors_channel[15]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => data1(23),
      I1 => \setpoint_ch15_down_reg_n_0_[23]\,
      I2 => \setpoint_ch15_down_reg_n_0_[22]\,
      I3 => data1(22),
      O => \errors_channel[15]_i_13_n_0\
    );
\errors_channel[15]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => data1(21),
      I1 => \setpoint_ch15_down_reg_n_0_[21]\,
      I2 => \setpoint_ch15_down_reg_n_0_[20]\,
      I3 => data1(20),
      O => \errors_channel[15]_i_14_n_0\
    );
\errors_channel[15]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => data1(19),
      I1 => \setpoint_ch15_down_reg_n_0_[19]\,
      I2 => \setpoint_ch15_down_reg_n_0_[18]\,
      I3 => data1(18),
      O => \errors_channel[15]_i_15_n_0\
    );
\errors_channel[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => data1(17),
      I1 => \setpoint_ch15_down_reg_n_0_[17]\,
      I2 => \setpoint_ch15_down_reg_n_0_[16]\,
      I3 => data1(16),
      O => \errors_channel[15]_i_16_n_0\
    );
\errors_channel[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch15_down_reg_n_0_[23]\,
      I1 => data1(23),
      I2 => \setpoint_ch15_down_reg_n_0_[22]\,
      I3 => data1(22),
      O => \errors_channel[15]_i_17_n_0\
    );
\errors_channel[15]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch15_down_reg_n_0_[21]\,
      I1 => data1(21),
      I2 => \setpoint_ch15_down_reg_n_0_[20]\,
      I3 => data1(20),
      O => \errors_channel[15]_i_18_n_0\
    );
\errors_channel[15]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch15_down_reg_n_0_[19]\,
      I1 => data1(19),
      I2 => \setpoint_ch15_down_reg_n_0_[18]\,
      I3 => data1(18),
      O => \errors_channel[15]_i_19_n_0\
    );
\errors_channel[15]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch15_down_reg_n_0_[17]\,
      I1 => data1(17),
      I2 => \setpoint_ch15_down_reg_n_0_[16]\,
      I3 => data1(16),
      O => \errors_channel[15]_i_20_n_0\
    );
\errors_channel[15]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => data1(15),
      I1 => \setpoint_ch15_down_reg_n_0_[15]\,
      I2 => \setpoint_ch15_down_reg_n_0_[14]\,
      I3 => data1(14),
      O => \errors_channel[15]_i_22_n_0\
    );
\errors_channel[15]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => data1(13),
      I1 => \setpoint_ch15_down_reg_n_0_[13]\,
      I2 => \setpoint_ch15_down_reg_n_0_[12]\,
      I3 => data1(12),
      O => \errors_channel[15]_i_23_n_0\
    );
\errors_channel[15]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D444"
    )
        port map (
      I0 => data1(11),
      I1 => \setpoint_ch15_down_reg_n_0_[11]\,
      I2 => \setpoint_ch15_down_reg_n_0_[10]\,
      I3 => receive_data_b3(10),
      O => \errors_channel[15]_i_24_n_0\
    );
\errors_channel[15]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \setpoint_ch15_down_reg_n_0_[9]\,
      I1 => receive_data_b3(9),
      I2 => \setpoint_ch15_down_reg_n_0_[8]\,
      I3 => receive_data_b3(8),
      O => \errors_channel[15]_i_25_n_0\
    );
\errors_channel[15]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch15_down_reg_n_0_[15]\,
      I1 => data1(15),
      I2 => \setpoint_ch15_down_reg_n_0_[14]\,
      I3 => data1(14),
      O => \errors_channel[15]_i_26_n_0\
    );
\errors_channel[15]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch15_down_reg_n_0_[13]\,
      I1 => data1(13),
      I2 => \setpoint_ch15_down_reg_n_0_[12]\,
      I3 => data1(12),
      O => \errors_channel[15]_i_27_n_0\
    );
\errors_channel[15]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => receive_data_b3(10),
      I1 => \setpoint_ch15_down_reg_n_0_[10]\,
      I2 => \setpoint_ch15_down_reg_n_0_[11]\,
      I3 => data1(11),
      O => \errors_channel[15]_i_28_n_0\
    );
\errors_channel[15]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => receive_data_b3(9),
      I1 => \setpoint_ch15_down_reg_n_0_[9]\,
      I2 => receive_data_b3(8),
      I3 => \setpoint_ch15_down_reg_n_0_[8]\,
      O => \errors_channel[15]_i_29_n_0\
    );
\errors_channel[15]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \setpoint_ch15_down_reg_n_0_[7]\,
      I1 => receive_data_b3(7),
      I2 => \setpoint_ch15_down_reg_n_0_[6]\,
      I3 => receive_data_b3(6),
      O => \errors_channel[15]_i_30_n_0\
    );
\errors_channel[15]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \setpoint_ch15_down_reg_n_0_[5]\,
      I1 => receive_data_b3(5),
      I2 => \setpoint_ch15_down_reg_n_0_[4]\,
      I3 => receive_data_b3(4),
      O => \errors_channel[15]_i_31_n_0\
    );
\errors_channel[15]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \setpoint_ch15_down_reg_n_0_[3]\,
      I1 => receive_data_b3(3),
      I2 => \setpoint_ch15_down_reg_n_0_[2]\,
      I3 => receive_data_b3(2),
      O => \errors_channel[15]_i_32_n_0\
    );
\errors_channel[15]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \setpoint_ch15_down_reg_n_0_[1]\,
      I1 => receive_data_b3(1),
      I2 => \setpoint_ch15_down_reg_n_0_[0]\,
      I3 => data_in_b3,
      O => \errors_channel[15]_i_33_n_0\
    );
\errors_channel[15]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => receive_data_b3(7),
      I1 => \setpoint_ch15_down_reg_n_0_[7]\,
      I2 => receive_data_b3(6),
      I3 => \setpoint_ch15_down_reg_n_0_[6]\,
      O => \errors_channel[15]_i_34_n_0\
    );
\errors_channel[15]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => receive_data_b3(5),
      I1 => \setpoint_ch15_down_reg_n_0_[5]\,
      I2 => receive_data_b3(4),
      I3 => \setpoint_ch15_down_reg_n_0_[4]\,
      O => \errors_channel[15]_i_35_n_0\
    );
\errors_channel[15]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => receive_data_b3(3),
      I1 => \setpoint_ch15_down_reg_n_0_[3]\,
      I2 => receive_data_b3(2),
      I3 => \setpoint_ch15_down_reg_n_0_[2]\,
      O => \errors_channel[15]_i_36_n_0\
    );
\errors_channel[15]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => receive_data_b3(1),
      I1 => \setpoint_ch15_down_reg_n_0_[1]\,
      I2 => data_in_b3,
      I3 => \setpoint_ch15_down_reg_n_0_[0]\,
      O => \errors_channel[15]_i_37_n_0\
    );
\errors_channel[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => data1(31),
      I1 => \setpoint_ch15_down_reg_n_0_[31]\,
      I2 => \setpoint_ch15_down_reg_n_0_[30]\,
      I3 => data1(30),
      O => \errors_channel[15]_i_4_n_0\
    );
\errors_channel[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => data1(29),
      I1 => \setpoint_ch15_down_reg_n_0_[29]\,
      I2 => \setpoint_ch15_down_reg_n_0_[28]\,
      I3 => data1(28),
      O => \errors_channel[15]_i_5_n_0\
    );
\errors_channel[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => data1(27),
      I1 => \setpoint_ch15_down_reg_n_0_[27]\,
      I2 => \setpoint_ch15_down_reg_n_0_[26]\,
      I3 => data1(26),
      O => \errors_channel[15]_i_6_n_0\
    );
\errors_channel[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => data1(25),
      I1 => \setpoint_ch15_down_reg_n_0_[25]\,
      I2 => \setpoint_ch15_down_reg_n_0_[24]\,
      I3 => data1(24),
      O => \errors_channel[15]_i_7_n_0\
    );
\errors_channel[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch15_down_reg_n_0_[31]\,
      I1 => data1(31),
      I2 => \setpoint_ch15_down_reg_n_0_[30]\,
      I3 => data1(30),
      O => \errors_channel[15]_i_8_n_0\
    );
\errors_channel[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch15_down_reg_n_0_[29]\,
      I1 => data1(29),
      I2 => \setpoint_ch15_down_reg_n_0_[28]\,
      I3 => data1(28),
      O => \errors_channel[15]_i_9_n_0\
    );
\errors_channel[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF88"
    )
        port map (
      I0 => \^state_reg[4]__0_0\,
      I1 => \errors_channel_reg[16]_i_2_n_0\,
      I2 => slv_reg4(0),
      I3 => data3,
      O => \errors_channel[16]_i_1_n_0\
    );
\errors_channel[16]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch0_up_reg_n_0_[27]\,
      I1 => \ch0_reg[30]_i_1_n_7\,
      I2 => \setpoint_ch0_up_reg_n_0_[26]\,
      I3 => \ch0_reg[26]_i_1_n_4\,
      O => \errors_channel[16]_i_10_n_0\
    );
\errors_channel[16]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch0_up_reg_n_0_[25]\,
      I1 => \ch0_reg[26]_i_1_n_5\,
      I2 => \setpoint_ch0_up_reg_n_0_[24]\,
      I3 => \ch0_reg[26]_i_1_n_6\,
      O => \errors_channel[16]_i_11_n_0\
    );
\errors_channel[16]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch0_reg[26]_i_1_n_7\,
      I1 => \setpoint_ch0_up_reg_n_0_[23]\,
      I2 => \ch0_reg[22]_i_1_n_4\,
      I3 => \setpoint_ch0_up_reg_n_0_[22]\,
      O => \errors_channel[16]_i_13_n_0\
    );
\errors_channel[16]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch0_reg[22]_i_1_n_5\,
      I1 => \setpoint_ch0_up_reg_n_0_[21]\,
      I2 => \ch0_reg[22]_i_1_n_6\,
      I3 => \setpoint_ch0_up_reg_n_0_[20]\,
      O => \errors_channel[16]_i_14_n_0\
    );
\errors_channel[16]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch0_reg[22]_i_1_n_7\,
      I1 => \setpoint_ch0_up_reg_n_0_[19]\,
      I2 => \ch0_reg[18]_i_1_n_4\,
      I3 => \setpoint_ch0_up_reg_n_0_[18]\,
      O => \errors_channel[16]_i_15_n_0\
    );
\errors_channel[16]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch0_reg[18]_i_1_n_5\,
      I1 => \setpoint_ch0_up_reg_n_0_[17]\,
      I2 => \ch0_reg[18]_i_1_n_6\,
      I3 => \setpoint_ch0_up_reg_n_0_[16]\,
      O => \errors_channel[16]_i_16_n_0\
    );
\errors_channel[16]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch0_up_reg_n_0_[23]\,
      I1 => \ch0_reg[26]_i_1_n_7\,
      I2 => \setpoint_ch0_up_reg_n_0_[22]\,
      I3 => \ch0_reg[22]_i_1_n_4\,
      O => \errors_channel[16]_i_17_n_0\
    );
\errors_channel[16]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch0_up_reg_n_0_[21]\,
      I1 => \ch0_reg[22]_i_1_n_5\,
      I2 => \setpoint_ch0_up_reg_n_0_[20]\,
      I3 => \ch0_reg[22]_i_1_n_6\,
      O => \errors_channel[16]_i_18_n_0\
    );
\errors_channel[16]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch0_up_reg_n_0_[19]\,
      I1 => \ch0_reg[22]_i_1_n_7\,
      I2 => \setpoint_ch0_up_reg_n_0_[18]\,
      I3 => \ch0_reg[18]_i_1_n_4\,
      O => \errors_channel[16]_i_19_n_0\
    );
\errors_channel[16]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch0_up_reg_n_0_[17]\,
      I1 => \ch0_reg[18]_i_1_n_5\,
      I2 => \setpoint_ch0_up_reg_n_0_[16]\,
      I3 => \ch0_reg[18]_i_1_n_6\,
      O => \errors_channel[16]_i_20_n_0\
    );
\errors_channel[16]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch0_reg[18]_i_1_n_7\,
      I1 => \setpoint_ch0_up_reg_n_0_[15]\,
      I2 => \ch0_reg[14]_i_1_n_4\,
      I3 => \setpoint_ch0_up_reg_n_0_[14]\,
      O => \errors_channel[16]_i_22_n_0\
    );
\errors_channel[16]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch0_reg[14]_i_1_n_5\,
      I1 => \setpoint_ch0_up_reg_n_0_[13]\,
      I2 => \ch0_reg[14]_i_1_n_6\,
      I3 => \setpoint_ch0_up_reg_n_0_[12]\,
      O => \errors_channel[16]_i_23_n_0\
    );
\errors_channel[16]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"222B"
    )
        port map (
      I0 => \ch0_reg[14]_i_1_n_7\,
      I1 => \setpoint_ch0_up_reg_n_0_[11]\,
      I2 => receive_data_a0(10),
      I3 => \setpoint_ch0_up_reg_n_0_[10]\,
      O => \errors_channel[16]_i_24_n_0\
    );
\errors_channel[16]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_a0(9),
      I1 => \setpoint_ch0_up_reg_n_0_[9]\,
      I2 => receive_data_a0(8),
      I3 => \setpoint_ch0_up_reg_n_0_[8]\,
      O => \errors_channel[16]_i_25_n_0\
    );
\errors_channel[16]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch0_up_reg_n_0_[15]\,
      I1 => \ch0_reg[18]_i_1_n_7\,
      I2 => \setpoint_ch0_up_reg_n_0_[14]\,
      I3 => \ch0_reg[14]_i_1_n_4\,
      O => \errors_channel[16]_i_26_n_0\
    );
\errors_channel[16]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch0_up_reg_n_0_[13]\,
      I1 => \ch0_reg[14]_i_1_n_5\,
      I2 => \setpoint_ch0_up_reg_n_0_[12]\,
      I3 => \ch0_reg[14]_i_1_n_6\,
      O => \errors_channel[16]_i_27_n_0\
    );
\errors_channel[16]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \setpoint_ch0_up_reg_n_0_[10]\,
      I1 => receive_data_a0(10),
      I2 => \setpoint_ch0_up_reg_n_0_[11]\,
      I3 => \ch0_reg[14]_i_1_n_7\,
      O => \errors_channel[16]_i_28_n_0\
    );
\errors_channel[16]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch0_up_reg_n_0_[9]\,
      I1 => receive_data_a0(9),
      I2 => \setpoint_ch0_up_reg_n_0_[8]\,
      I3 => receive_data_a0(8),
      O => \errors_channel[16]_i_29_n_0\
    );
\errors_channel[16]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_a0(7),
      I1 => \setpoint_ch0_up_reg_n_0_[7]\,
      I2 => receive_data_a0(6),
      I3 => \setpoint_ch0_up_reg_n_0_[6]\,
      O => \errors_channel[16]_i_30_n_0\
    );
\errors_channel[16]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_a0(5),
      I1 => \setpoint_ch0_up_reg_n_0_[5]\,
      I2 => receive_data_a0(4),
      I3 => \setpoint_ch0_up_reg_n_0_[4]\,
      O => \errors_channel[16]_i_31_n_0\
    );
\errors_channel[16]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_a0(3),
      I1 => \setpoint_ch0_up_reg_n_0_[3]\,
      I2 => receive_data_a0(2),
      I3 => \setpoint_ch0_up_reg_n_0_[2]\,
      O => \errors_channel[16]_i_32_n_0\
    );
\errors_channel[16]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_a0(1),
      I1 => \setpoint_ch0_up_reg_n_0_[1]\,
      I2 => data_in_a0,
      I3 => \setpoint_ch0_up_reg_n_0_[0]\,
      O => \errors_channel[16]_i_33_n_0\
    );
\errors_channel[16]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch0_up_reg_n_0_[7]\,
      I1 => receive_data_a0(7),
      I2 => \setpoint_ch0_up_reg_n_0_[6]\,
      I3 => receive_data_a0(6),
      O => \errors_channel[16]_i_34_n_0\
    );
\errors_channel[16]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch0_up_reg_n_0_[5]\,
      I1 => receive_data_a0(5),
      I2 => \setpoint_ch0_up_reg_n_0_[4]\,
      I3 => receive_data_a0(4),
      O => \errors_channel[16]_i_35_n_0\
    );
\errors_channel[16]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch0_up_reg_n_0_[3]\,
      I1 => receive_data_a0(3),
      I2 => \setpoint_ch0_up_reg_n_0_[2]\,
      I3 => receive_data_a0(2),
      O => \errors_channel[16]_i_36_n_0\
    );
\errors_channel[16]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch0_up_reg_n_0_[1]\,
      I1 => receive_data_a0(1),
      I2 => \setpoint_ch0_up_reg_n_0_[0]\,
      I3 => data_in_a0,
      O => \errors_channel[16]_i_37_n_0\
    );
\errors_channel[16]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch0_reg[31]_i_2_n_7\,
      I1 => \setpoint_ch0_up_reg_n_0_[31]\,
      I2 => \ch0_reg[30]_i_1_n_4\,
      I3 => \setpoint_ch0_up_reg_n_0_[30]\,
      O => \errors_channel[16]_i_4_n_0\
    );
\errors_channel[16]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch0_reg[30]_i_1_n_5\,
      I1 => \setpoint_ch0_up_reg_n_0_[29]\,
      I2 => \ch0_reg[30]_i_1_n_6\,
      I3 => \setpoint_ch0_up_reg_n_0_[28]\,
      O => \errors_channel[16]_i_5_n_0\
    );
\errors_channel[16]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch0_reg[30]_i_1_n_7\,
      I1 => \setpoint_ch0_up_reg_n_0_[27]\,
      I2 => \ch0_reg[26]_i_1_n_4\,
      I3 => \setpoint_ch0_up_reg_n_0_[26]\,
      O => \errors_channel[16]_i_6_n_0\
    );
\errors_channel[16]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch0_reg[26]_i_1_n_5\,
      I1 => \setpoint_ch0_up_reg_n_0_[25]\,
      I2 => \ch0_reg[26]_i_1_n_6\,
      I3 => \setpoint_ch0_up_reg_n_0_[24]\,
      O => \errors_channel[16]_i_7_n_0\
    );
\errors_channel[16]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch0_up_reg_n_0_[31]\,
      I1 => \ch0_reg[31]_i_2_n_7\,
      I2 => \setpoint_ch0_up_reg_n_0_[30]\,
      I3 => \ch0_reg[30]_i_1_n_4\,
      O => \errors_channel[16]_i_8_n_0\
    );
\errors_channel[16]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch0_up_reg_n_0_[29]\,
      I1 => \ch0_reg[30]_i_1_n_5\,
      I2 => \setpoint_ch0_up_reg_n_0_[28]\,
      I3 => \ch0_reg[30]_i_1_n_6\,
      O => \errors_channel[16]_i_9_n_0\
    );
\errors_channel[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF88"
    )
        port map (
      I0 => \ch1[31]_i_1_n_0\,
      I1 => \ltOp__0\,
      I2 => slv_reg4(0),
      I3 => \errors_channel_reg_n_0_[17]\,
      O => \errors_channel[17]_i_1_n_0\
    );
\errors_channel[17]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch1_up_reg_n_0_[27]\,
      I1 => \ch0_reg[30]_i_1_n_7\,
      I2 => \setpoint_ch1_up_reg_n_0_[26]\,
      I3 => \ch0_reg[26]_i_1_n_4\,
      O => \errors_channel[17]_i_10_n_0\
    );
\errors_channel[17]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch1_up_reg_n_0_[25]\,
      I1 => \ch0_reg[26]_i_1_n_5\,
      I2 => \setpoint_ch1_up_reg_n_0_[24]\,
      I3 => \ch0_reg[26]_i_1_n_6\,
      O => \errors_channel[17]_i_11_n_0\
    );
\errors_channel[17]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch0_reg[26]_i_1_n_7\,
      I1 => \setpoint_ch1_up_reg_n_0_[23]\,
      I2 => \ch0_reg[22]_i_1_n_4\,
      I3 => \setpoint_ch1_up_reg_n_0_[22]\,
      O => \errors_channel[17]_i_13_n_0\
    );
\errors_channel[17]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch0_reg[22]_i_1_n_5\,
      I1 => \setpoint_ch1_up_reg_n_0_[21]\,
      I2 => \ch0_reg[22]_i_1_n_6\,
      I3 => \setpoint_ch1_up_reg_n_0_[20]\,
      O => \errors_channel[17]_i_14_n_0\
    );
\errors_channel[17]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch0_reg[22]_i_1_n_7\,
      I1 => \setpoint_ch1_up_reg_n_0_[19]\,
      I2 => \ch0_reg[18]_i_1_n_4\,
      I3 => \setpoint_ch1_up_reg_n_0_[18]\,
      O => \errors_channel[17]_i_15_n_0\
    );
\errors_channel[17]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch0_reg[18]_i_1_n_5\,
      I1 => \setpoint_ch1_up_reg_n_0_[17]\,
      I2 => \ch0_reg[18]_i_1_n_6\,
      I3 => \setpoint_ch1_up_reg_n_0_[16]\,
      O => \errors_channel[17]_i_16_n_0\
    );
\errors_channel[17]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch1_up_reg_n_0_[23]\,
      I1 => \ch0_reg[26]_i_1_n_7\,
      I2 => \setpoint_ch1_up_reg_n_0_[22]\,
      I3 => \ch0_reg[22]_i_1_n_4\,
      O => \errors_channel[17]_i_17_n_0\
    );
\errors_channel[17]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch1_up_reg_n_0_[21]\,
      I1 => \ch0_reg[22]_i_1_n_5\,
      I2 => \setpoint_ch1_up_reg_n_0_[20]\,
      I3 => \ch0_reg[22]_i_1_n_6\,
      O => \errors_channel[17]_i_18_n_0\
    );
\errors_channel[17]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch1_up_reg_n_0_[19]\,
      I1 => \ch0_reg[22]_i_1_n_7\,
      I2 => \setpoint_ch1_up_reg_n_0_[18]\,
      I3 => \ch0_reg[18]_i_1_n_4\,
      O => \errors_channel[17]_i_19_n_0\
    );
\errors_channel[17]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch1_up_reg_n_0_[17]\,
      I1 => \ch0_reg[18]_i_1_n_5\,
      I2 => \setpoint_ch1_up_reg_n_0_[16]\,
      I3 => \ch0_reg[18]_i_1_n_6\,
      O => \errors_channel[17]_i_20_n_0\
    );
\errors_channel[17]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch0_reg[18]_i_1_n_7\,
      I1 => \setpoint_ch1_up_reg_n_0_[15]\,
      I2 => \ch0_reg[14]_i_1_n_4\,
      I3 => \setpoint_ch1_up_reg_n_0_[14]\,
      O => \errors_channel[17]_i_22_n_0\
    );
\errors_channel[17]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch0_reg[14]_i_1_n_5\,
      I1 => \setpoint_ch1_up_reg_n_0_[13]\,
      I2 => \ch0_reg[14]_i_1_n_6\,
      I3 => \setpoint_ch1_up_reg_n_0_[12]\,
      O => \errors_channel[17]_i_23_n_0\
    );
\errors_channel[17]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"222B"
    )
        port map (
      I0 => \ch0_reg[14]_i_1_n_7\,
      I1 => \setpoint_ch1_up_reg_n_0_[11]\,
      I2 => receive_data_a0(10),
      I3 => \setpoint_ch1_up_reg_n_0_[10]\,
      O => \errors_channel[17]_i_24_n_0\
    );
\errors_channel[17]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_a0(9),
      I1 => \setpoint_ch1_up_reg_n_0_[9]\,
      I2 => receive_data_a0(8),
      I3 => \setpoint_ch1_up_reg_n_0_[8]\,
      O => \errors_channel[17]_i_25_n_0\
    );
\errors_channel[17]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch1_up_reg_n_0_[15]\,
      I1 => \ch0_reg[18]_i_1_n_7\,
      I2 => \setpoint_ch1_up_reg_n_0_[14]\,
      I3 => \ch0_reg[14]_i_1_n_4\,
      O => \errors_channel[17]_i_26_n_0\
    );
\errors_channel[17]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch1_up_reg_n_0_[13]\,
      I1 => \ch0_reg[14]_i_1_n_5\,
      I2 => \setpoint_ch1_up_reg_n_0_[12]\,
      I3 => \ch0_reg[14]_i_1_n_6\,
      O => \errors_channel[17]_i_27_n_0\
    );
\errors_channel[17]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \setpoint_ch1_up_reg_n_0_[10]\,
      I1 => receive_data_a0(10),
      I2 => \setpoint_ch1_up_reg_n_0_[11]\,
      I3 => \ch0_reg[14]_i_1_n_7\,
      O => \errors_channel[17]_i_28_n_0\
    );
\errors_channel[17]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch1_up_reg_n_0_[9]\,
      I1 => receive_data_a0(9),
      I2 => \setpoint_ch1_up_reg_n_0_[8]\,
      I3 => receive_data_a0(8),
      O => \errors_channel[17]_i_29_n_0\
    );
\errors_channel[17]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_a0(7),
      I1 => \setpoint_ch1_up_reg_n_0_[7]\,
      I2 => receive_data_a0(6),
      I3 => \setpoint_ch1_up_reg_n_0_[6]\,
      O => \errors_channel[17]_i_30_n_0\
    );
\errors_channel[17]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_a0(5),
      I1 => \setpoint_ch1_up_reg_n_0_[5]\,
      I2 => receive_data_a0(4),
      I3 => \setpoint_ch1_up_reg_n_0_[4]\,
      O => \errors_channel[17]_i_31_n_0\
    );
\errors_channel[17]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_a0(3),
      I1 => \setpoint_ch1_up_reg_n_0_[3]\,
      I2 => receive_data_a0(2),
      I3 => \setpoint_ch1_up_reg_n_0_[2]\,
      O => \errors_channel[17]_i_32_n_0\
    );
\errors_channel[17]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_a0(1),
      I1 => \setpoint_ch1_up_reg_n_0_[1]\,
      I2 => data_in_a0,
      I3 => \setpoint_ch1_up_reg_n_0_[0]\,
      O => \errors_channel[17]_i_33_n_0\
    );
\errors_channel[17]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch1_up_reg_n_0_[7]\,
      I1 => receive_data_a0(7),
      I2 => \setpoint_ch1_up_reg_n_0_[6]\,
      I3 => receive_data_a0(6),
      O => \errors_channel[17]_i_34_n_0\
    );
\errors_channel[17]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch1_up_reg_n_0_[5]\,
      I1 => receive_data_a0(5),
      I2 => \setpoint_ch1_up_reg_n_0_[4]\,
      I3 => receive_data_a0(4),
      O => \errors_channel[17]_i_35_n_0\
    );
\errors_channel[17]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch1_up_reg_n_0_[3]\,
      I1 => receive_data_a0(3),
      I2 => \setpoint_ch1_up_reg_n_0_[2]\,
      I3 => receive_data_a0(2),
      O => \errors_channel[17]_i_36_n_0\
    );
\errors_channel[17]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch1_up_reg_n_0_[1]\,
      I1 => receive_data_a0(1),
      I2 => \setpoint_ch1_up_reg_n_0_[0]\,
      I3 => data_in_a0,
      O => \errors_channel[17]_i_37_n_0\
    );
\errors_channel[17]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch0_reg[31]_i_2_n_7\,
      I1 => \setpoint_ch1_up_reg_n_0_[31]\,
      I2 => \ch0_reg[30]_i_1_n_4\,
      I3 => \setpoint_ch1_up_reg_n_0_[30]\,
      O => \errors_channel[17]_i_4_n_0\
    );
\errors_channel[17]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch0_reg[30]_i_1_n_5\,
      I1 => \setpoint_ch1_up_reg_n_0_[29]\,
      I2 => \ch0_reg[30]_i_1_n_6\,
      I3 => \setpoint_ch1_up_reg_n_0_[28]\,
      O => \errors_channel[17]_i_5_n_0\
    );
\errors_channel[17]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch0_reg[30]_i_1_n_7\,
      I1 => \setpoint_ch1_up_reg_n_0_[27]\,
      I2 => \ch0_reg[26]_i_1_n_4\,
      I3 => \setpoint_ch1_up_reg_n_0_[26]\,
      O => \errors_channel[17]_i_6_n_0\
    );
\errors_channel[17]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch0_reg[26]_i_1_n_5\,
      I1 => \setpoint_ch1_up_reg_n_0_[25]\,
      I2 => \ch0_reg[26]_i_1_n_6\,
      I3 => \setpoint_ch1_up_reg_n_0_[24]\,
      O => \errors_channel[17]_i_7_n_0\
    );
\errors_channel[17]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch1_up_reg_n_0_[31]\,
      I1 => \ch0_reg[31]_i_2_n_7\,
      I2 => \setpoint_ch1_up_reg_n_0_[30]\,
      I3 => \ch0_reg[30]_i_1_n_4\,
      O => \errors_channel[17]_i_8_n_0\
    );
\errors_channel[17]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch1_up_reg_n_0_[29]\,
      I1 => \ch0_reg[30]_i_1_n_5\,
      I2 => \setpoint_ch1_up_reg_n_0_[28]\,
      I3 => \ch0_reg[30]_i_1_n_6\,
      O => \errors_channel[17]_i_9_n_0\
    );
\errors_channel[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF88"
    )
        port map (
      I0 => \^state_reg[4]__0_0\,
      I1 => \errors_channel_reg[18]_i_2_n_0\,
      I2 => slv_reg4(0),
      I3 => \errors_channel_reg_n_0_[18]\,
      O => \errors_channel[18]_i_1_n_0\
    );
\errors_channel[18]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch2_up_reg_n_0_[27]\,
      I1 => \ch2_reg[30]_i_1_n_7\,
      I2 => \setpoint_ch2_up_reg_n_0_[26]\,
      I3 => \ch2_reg[26]_i_1_n_4\,
      O => \errors_channel[18]_i_10_n_0\
    );
\errors_channel[18]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch2_up_reg_n_0_[25]\,
      I1 => \ch2_reg[26]_i_1_n_5\,
      I2 => \setpoint_ch2_up_reg_n_0_[24]\,
      I3 => \ch2_reg[26]_i_1_n_6\,
      O => \errors_channel[18]_i_11_n_0\
    );
\errors_channel[18]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch2_reg[26]_i_1_n_7\,
      I1 => \setpoint_ch2_up_reg_n_0_[23]\,
      I2 => \ch2_reg[22]_i_1_n_4\,
      I3 => \setpoint_ch2_up_reg_n_0_[22]\,
      O => \errors_channel[18]_i_13_n_0\
    );
\errors_channel[18]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch2_reg[22]_i_1_n_5\,
      I1 => \setpoint_ch2_up_reg_n_0_[21]\,
      I2 => \ch2_reg[22]_i_1_n_6\,
      I3 => \setpoint_ch2_up_reg_n_0_[20]\,
      O => \errors_channel[18]_i_14_n_0\
    );
\errors_channel[18]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch2_reg[22]_i_1_n_7\,
      I1 => \setpoint_ch2_up_reg_n_0_[19]\,
      I2 => \ch2_reg[18]_i_1_n_4\,
      I3 => \setpoint_ch2_up_reg_n_0_[18]\,
      O => \errors_channel[18]_i_15_n_0\
    );
\errors_channel[18]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch2_reg[18]_i_1_n_5\,
      I1 => \setpoint_ch2_up_reg_n_0_[17]\,
      I2 => \ch2_reg[18]_i_1_n_6\,
      I3 => \setpoint_ch2_up_reg_n_0_[16]\,
      O => \errors_channel[18]_i_16_n_0\
    );
\errors_channel[18]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch2_up_reg_n_0_[23]\,
      I1 => \ch2_reg[26]_i_1_n_7\,
      I2 => \setpoint_ch2_up_reg_n_0_[22]\,
      I3 => \ch2_reg[22]_i_1_n_4\,
      O => \errors_channel[18]_i_17_n_0\
    );
\errors_channel[18]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch2_up_reg_n_0_[21]\,
      I1 => \ch2_reg[22]_i_1_n_5\,
      I2 => \setpoint_ch2_up_reg_n_0_[20]\,
      I3 => \ch2_reg[22]_i_1_n_6\,
      O => \errors_channel[18]_i_18_n_0\
    );
\errors_channel[18]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch2_up_reg_n_0_[19]\,
      I1 => \ch2_reg[22]_i_1_n_7\,
      I2 => \setpoint_ch2_up_reg_n_0_[18]\,
      I3 => \ch2_reg[18]_i_1_n_4\,
      O => \errors_channel[18]_i_19_n_0\
    );
\errors_channel[18]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch2_up_reg_n_0_[17]\,
      I1 => \ch2_reg[18]_i_1_n_5\,
      I2 => \setpoint_ch2_up_reg_n_0_[16]\,
      I3 => \ch2_reg[18]_i_1_n_6\,
      O => \errors_channel[18]_i_20_n_0\
    );
\errors_channel[18]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch2_reg[18]_i_1_n_7\,
      I1 => \setpoint_ch2_up_reg_n_0_[15]\,
      I2 => \ch2_reg[14]_i_1_n_4\,
      I3 => \setpoint_ch2_up_reg_n_0_[14]\,
      O => \errors_channel[18]_i_22_n_0\
    );
\errors_channel[18]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch2_reg[14]_i_1_n_5\,
      I1 => \setpoint_ch2_up_reg_n_0_[13]\,
      I2 => \ch2_reg[14]_i_1_n_6\,
      I3 => \setpoint_ch2_up_reg_n_0_[12]\,
      O => \errors_channel[18]_i_23_n_0\
    );
\errors_channel[18]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"222B"
    )
        port map (
      I0 => \ch2_reg[14]_i_1_n_7\,
      I1 => \setpoint_ch2_up_reg_n_0_[11]\,
      I2 => receive_data_b0(10),
      I3 => \setpoint_ch2_up_reg_n_0_[10]\,
      O => \errors_channel[18]_i_24_n_0\
    );
\errors_channel[18]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_b0(9),
      I1 => \setpoint_ch2_up_reg_n_0_[9]\,
      I2 => receive_data_b0(8),
      I3 => \setpoint_ch2_up_reg_n_0_[8]\,
      O => \errors_channel[18]_i_25_n_0\
    );
\errors_channel[18]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch2_up_reg_n_0_[15]\,
      I1 => \ch2_reg[18]_i_1_n_7\,
      I2 => \setpoint_ch2_up_reg_n_0_[14]\,
      I3 => \ch2_reg[14]_i_1_n_4\,
      O => \errors_channel[18]_i_26_n_0\
    );
\errors_channel[18]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch2_up_reg_n_0_[13]\,
      I1 => \ch2_reg[14]_i_1_n_5\,
      I2 => \setpoint_ch2_up_reg_n_0_[12]\,
      I3 => \ch2_reg[14]_i_1_n_6\,
      O => \errors_channel[18]_i_27_n_0\
    );
\errors_channel[18]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \setpoint_ch2_up_reg_n_0_[10]\,
      I1 => receive_data_b0(10),
      I2 => \setpoint_ch2_up_reg_n_0_[11]\,
      I3 => \ch2_reg[14]_i_1_n_7\,
      O => \errors_channel[18]_i_28_n_0\
    );
\errors_channel[18]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch2_up_reg_n_0_[9]\,
      I1 => receive_data_b0(9),
      I2 => \setpoint_ch2_up_reg_n_0_[8]\,
      I3 => receive_data_b0(8),
      O => \errors_channel[18]_i_29_n_0\
    );
\errors_channel[18]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_b0(7),
      I1 => \setpoint_ch2_up_reg_n_0_[7]\,
      I2 => receive_data_b0(6),
      I3 => \setpoint_ch2_up_reg_n_0_[6]\,
      O => \errors_channel[18]_i_30_n_0\
    );
\errors_channel[18]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_b0(5),
      I1 => \setpoint_ch2_up_reg_n_0_[5]\,
      I2 => receive_data_b0(4),
      I3 => \setpoint_ch2_up_reg_n_0_[4]\,
      O => \errors_channel[18]_i_31_n_0\
    );
\errors_channel[18]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_b0(3),
      I1 => \setpoint_ch2_up_reg_n_0_[3]\,
      I2 => receive_data_b0(2),
      I3 => \setpoint_ch2_up_reg_n_0_[2]\,
      O => \errors_channel[18]_i_32_n_0\
    );
\errors_channel[18]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_b0(1),
      I1 => \setpoint_ch2_up_reg_n_0_[1]\,
      I2 => data_in_b0,
      I3 => \setpoint_ch2_up_reg_n_0_[0]\,
      O => \errors_channel[18]_i_33_n_0\
    );
\errors_channel[18]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch2_up_reg_n_0_[7]\,
      I1 => receive_data_b0(7),
      I2 => \setpoint_ch2_up_reg_n_0_[6]\,
      I3 => receive_data_b0(6),
      O => \errors_channel[18]_i_34_n_0\
    );
\errors_channel[18]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch2_up_reg_n_0_[5]\,
      I1 => receive_data_b0(5),
      I2 => \setpoint_ch2_up_reg_n_0_[4]\,
      I3 => receive_data_b0(4),
      O => \errors_channel[18]_i_35_n_0\
    );
\errors_channel[18]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch2_up_reg_n_0_[3]\,
      I1 => receive_data_b0(3),
      I2 => \setpoint_ch2_up_reg_n_0_[2]\,
      I3 => receive_data_b0(2),
      O => \errors_channel[18]_i_36_n_0\
    );
\errors_channel[18]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch2_up_reg_n_0_[1]\,
      I1 => receive_data_b0(1),
      I2 => \setpoint_ch2_up_reg_n_0_[0]\,
      I3 => data_in_b0,
      O => \errors_channel[18]_i_37_n_0\
    );
\errors_channel[18]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch2_reg[31]_i_1_n_7\,
      I1 => \setpoint_ch2_up_reg_n_0_[31]\,
      I2 => \ch2_reg[30]_i_1_n_4\,
      I3 => \setpoint_ch2_up_reg_n_0_[30]\,
      O => \errors_channel[18]_i_4_n_0\
    );
\errors_channel[18]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch2_reg[30]_i_1_n_5\,
      I1 => \setpoint_ch2_up_reg_n_0_[29]\,
      I2 => \ch2_reg[30]_i_1_n_6\,
      I3 => \setpoint_ch2_up_reg_n_0_[28]\,
      O => \errors_channel[18]_i_5_n_0\
    );
\errors_channel[18]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch2_reg[30]_i_1_n_7\,
      I1 => \setpoint_ch2_up_reg_n_0_[27]\,
      I2 => \ch2_reg[26]_i_1_n_4\,
      I3 => \setpoint_ch2_up_reg_n_0_[26]\,
      O => \errors_channel[18]_i_6_n_0\
    );
\errors_channel[18]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch2_reg[26]_i_1_n_5\,
      I1 => \setpoint_ch2_up_reg_n_0_[25]\,
      I2 => \ch2_reg[26]_i_1_n_6\,
      I3 => \setpoint_ch2_up_reg_n_0_[24]\,
      O => \errors_channel[18]_i_7_n_0\
    );
\errors_channel[18]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch2_up_reg_n_0_[31]\,
      I1 => \ch2_reg[31]_i_1_n_7\,
      I2 => \setpoint_ch2_up_reg_n_0_[30]\,
      I3 => \ch2_reg[30]_i_1_n_4\,
      O => \errors_channel[18]_i_8_n_0\
    );
\errors_channel[18]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch2_up_reg_n_0_[29]\,
      I1 => \ch2_reg[30]_i_1_n_5\,
      I2 => \setpoint_ch2_up_reg_n_0_[28]\,
      I3 => \ch2_reg[30]_i_1_n_6\,
      O => \errors_channel[18]_i_9_n_0\
    );
\errors_channel[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF88"
    )
        port map (
      I0 => \ch1[31]_i_1_n_0\,
      I1 => ltOp7_in,
      I2 => slv_reg4(0),
      I3 => \errors_channel_reg_n_0_[19]\,
      O => \errors_channel[19]_i_1_n_0\
    );
\errors_channel[19]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch3_up_reg_n_0_[27]\,
      I1 => \ch2_reg[30]_i_1_n_7\,
      I2 => \setpoint_ch3_up_reg_n_0_[26]\,
      I3 => \ch2_reg[26]_i_1_n_4\,
      O => \errors_channel[19]_i_10_n_0\
    );
\errors_channel[19]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch3_up_reg_n_0_[25]\,
      I1 => \ch2_reg[26]_i_1_n_5\,
      I2 => \setpoint_ch3_up_reg_n_0_[24]\,
      I3 => \ch2_reg[26]_i_1_n_6\,
      O => \errors_channel[19]_i_11_n_0\
    );
\errors_channel[19]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch2_reg[26]_i_1_n_7\,
      I1 => \setpoint_ch3_up_reg_n_0_[23]\,
      I2 => \ch2_reg[22]_i_1_n_4\,
      I3 => \setpoint_ch3_up_reg_n_0_[22]\,
      O => \errors_channel[19]_i_13_n_0\
    );
\errors_channel[19]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch2_reg[22]_i_1_n_5\,
      I1 => \setpoint_ch3_up_reg_n_0_[21]\,
      I2 => \ch2_reg[22]_i_1_n_6\,
      I3 => \setpoint_ch3_up_reg_n_0_[20]\,
      O => \errors_channel[19]_i_14_n_0\
    );
\errors_channel[19]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch2_reg[22]_i_1_n_7\,
      I1 => \setpoint_ch3_up_reg_n_0_[19]\,
      I2 => \ch2_reg[18]_i_1_n_4\,
      I3 => \setpoint_ch3_up_reg_n_0_[18]\,
      O => \errors_channel[19]_i_15_n_0\
    );
\errors_channel[19]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch2_reg[18]_i_1_n_5\,
      I1 => \setpoint_ch3_up_reg_n_0_[17]\,
      I2 => \ch2_reg[18]_i_1_n_6\,
      I3 => \setpoint_ch3_up_reg_n_0_[16]\,
      O => \errors_channel[19]_i_16_n_0\
    );
\errors_channel[19]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch3_up_reg_n_0_[23]\,
      I1 => \ch2_reg[26]_i_1_n_7\,
      I2 => \setpoint_ch3_up_reg_n_0_[22]\,
      I3 => \ch2_reg[22]_i_1_n_4\,
      O => \errors_channel[19]_i_17_n_0\
    );
\errors_channel[19]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch3_up_reg_n_0_[21]\,
      I1 => \ch2_reg[22]_i_1_n_5\,
      I2 => \setpoint_ch3_up_reg_n_0_[20]\,
      I3 => \ch2_reg[22]_i_1_n_6\,
      O => \errors_channel[19]_i_18_n_0\
    );
\errors_channel[19]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch3_up_reg_n_0_[19]\,
      I1 => \ch2_reg[22]_i_1_n_7\,
      I2 => \setpoint_ch3_up_reg_n_0_[18]\,
      I3 => \ch2_reg[18]_i_1_n_4\,
      O => \errors_channel[19]_i_19_n_0\
    );
\errors_channel[19]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch3_up_reg_n_0_[17]\,
      I1 => \ch2_reg[18]_i_1_n_5\,
      I2 => \setpoint_ch3_up_reg_n_0_[16]\,
      I3 => \ch2_reg[18]_i_1_n_6\,
      O => \errors_channel[19]_i_20_n_0\
    );
\errors_channel[19]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch2_reg[18]_i_1_n_7\,
      I1 => \setpoint_ch3_up_reg_n_0_[15]\,
      I2 => \ch2_reg[14]_i_1_n_4\,
      I3 => \setpoint_ch3_up_reg_n_0_[14]\,
      O => \errors_channel[19]_i_22_n_0\
    );
\errors_channel[19]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch2_reg[14]_i_1_n_5\,
      I1 => \setpoint_ch3_up_reg_n_0_[13]\,
      I2 => \ch2_reg[14]_i_1_n_6\,
      I3 => \setpoint_ch3_up_reg_n_0_[12]\,
      O => \errors_channel[19]_i_23_n_0\
    );
\errors_channel[19]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"222B"
    )
        port map (
      I0 => \ch2_reg[14]_i_1_n_7\,
      I1 => \setpoint_ch3_up_reg_n_0_[11]\,
      I2 => receive_data_b0(10),
      I3 => \setpoint_ch3_up_reg_n_0_[10]\,
      O => \errors_channel[19]_i_24_n_0\
    );
\errors_channel[19]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_b0(9),
      I1 => \setpoint_ch3_up_reg_n_0_[9]\,
      I2 => receive_data_b0(8),
      I3 => \setpoint_ch3_up_reg_n_0_[8]\,
      O => \errors_channel[19]_i_25_n_0\
    );
\errors_channel[19]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch3_up_reg_n_0_[15]\,
      I1 => \ch2_reg[18]_i_1_n_7\,
      I2 => \setpoint_ch3_up_reg_n_0_[14]\,
      I3 => \ch2_reg[14]_i_1_n_4\,
      O => \errors_channel[19]_i_26_n_0\
    );
\errors_channel[19]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch3_up_reg_n_0_[13]\,
      I1 => \ch2_reg[14]_i_1_n_5\,
      I2 => \setpoint_ch3_up_reg_n_0_[12]\,
      I3 => \ch2_reg[14]_i_1_n_6\,
      O => \errors_channel[19]_i_27_n_0\
    );
\errors_channel[19]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \setpoint_ch3_up_reg_n_0_[10]\,
      I1 => receive_data_b0(10),
      I2 => \setpoint_ch3_up_reg_n_0_[11]\,
      I3 => \ch2_reg[14]_i_1_n_7\,
      O => \errors_channel[19]_i_28_n_0\
    );
\errors_channel[19]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch3_up_reg_n_0_[9]\,
      I1 => receive_data_b0(9),
      I2 => \setpoint_ch3_up_reg_n_0_[8]\,
      I3 => receive_data_b0(8),
      O => \errors_channel[19]_i_29_n_0\
    );
\errors_channel[19]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_b0(7),
      I1 => \setpoint_ch3_up_reg_n_0_[7]\,
      I2 => receive_data_b0(6),
      I3 => \setpoint_ch3_up_reg_n_0_[6]\,
      O => \errors_channel[19]_i_30_n_0\
    );
\errors_channel[19]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_b0(5),
      I1 => \setpoint_ch3_up_reg_n_0_[5]\,
      I2 => receive_data_b0(4),
      I3 => \setpoint_ch3_up_reg_n_0_[4]\,
      O => \errors_channel[19]_i_31_n_0\
    );
\errors_channel[19]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_b0(3),
      I1 => \setpoint_ch3_up_reg_n_0_[3]\,
      I2 => receive_data_b0(2),
      I3 => \setpoint_ch3_up_reg_n_0_[2]\,
      O => \errors_channel[19]_i_32_n_0\
    );
\errors_channel[19]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_b0(1),
      I1 => \setpoint_ch3_up_reg_n_0_[1]\,
      I2 => data_in_b0,
      I3 => \setpoint_ch3_up_reg_n_0_[0]\,
      O => \errors_channel[19]_i_33_n_0\
    );
\errors_channel[19]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch3_up_reg_n_0_[7]\,
      I1 => receive_data_b0(7),
      I2 => \setpoint_ch3_up_reg_n_0_[6]\,
      I3 => receive_data_b0(6),
      O => \errors_channel[19]_i_34_n_0\
    );
\errors_channel[19]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch3_up_reg_n_0_[5]\,
      I1 => receive_data_b0(5),
      I2 => \setpoint_ch3_up_reg_n_0_[4]\,
      I3 => receive_data_b0(4),
      O => \errors_channel[19]_i_35_n_0\
    );
\errors_channel[19]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch3_up_reg_n_0_[3]\,
      I1 => receive_data_b0(3),
      I2 => \setpoint_ch3_up_reg_n_0_[2]\,
      I3 => receive_data_b0(2),
      O => \errors_channel[19]_i_36_n_0\
    );
\errors_channel[19]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch3_up_reg_n_0_[1]\,
      I1 => receive_data_b0(1),
      I2 => \setpoint_ch3_up_reg_n_0_[0]\,
      I3 => data_in_b0,
      O => \errors_channel[19]_i_37_n_0\
    );
\errors_channel[19]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch2_reg[31]_i_1_n_7\,
      I1 => \setpoint_ch3_up_reg_n_0_[31]\,
      I2 => \ch2_reg[30]_i_1_n_4\,
      I3 => \setpoint_ch3_up_reg_n_0_[30]\,
      O => \errors_channel[19]_i_4_n_0\
    );
\errors_channel[19]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch2_reg[30]_i_1_n_5\,
      I1 => \setpoint_ch3_up_reg_n_0_[29]\,
      I2 => \ch2_reg[30]_i_1_n_6\,
      I3 => \setpoint_ch3_up_reg_n_0_[28]\,
      O => \errors_channel[19]_i_5_n_0\
    );
\errors_channel[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch2_reg[30]_i_1_n_7\,
      I1 => \setpoint_ch3_up_reg_n_0_[27]\,
      I2 => \ch2_reg[26]_i_1_n_4\,
      I3 => \setpoint_ch3_up_reg_n_0_[26]\,
      O => \errors_channel[19]_i_6_n_0\
    );
\errors_channel[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch2_reg[26]_i_1_n_5\,
      I1 => \setpoint_ch3_up_reg_n_0_[25]\,
      I2 => \ch2_reg[26]_i_1_n_6\,
      I3 => \setpoint_ch3_up_reg_n_0_[24]\,
      O => \errors_channel[19]_i_7_n_0\
    );
\errors_channel[19]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch3_up_reg_n_0_[31]\,
      I1 => \ch2_reg[31]_i_1_n_7\,
      I2 => \setpoint_ch3_up_reg_n_0_[30]\,
      I3 => \ch2_reg[30]_i_1_n_4\,
      O => \errors_channel[19]_i_8_n_0\
    );
\errors_channel[19]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch3_up_reg_n_0_[29]\,
      I1 => \ch2_reg[30]_i_1_n_5\,
      I2 => \setpoint_ch3_up_reg_n_0_[28]\,
      I3 => \ch2_reg[30]_i_1_n_6\,
      O => \errors_channel[19]_i_9_n_0\
    );
\errors_channel[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF88"
    )
        port map (
      I0 => \ch1[31]_i_1_n_0\,
      I1 => gtOp,
      I2 => slv_reg4(0),
      I3 => \errors_channel_reg_n_0_[1]\,
      O => \errors_channel[1]_i_1_n_0\
    );
\errors_channel[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch1_down_reg_n_0_[27]\,
      I1 => \ch0_reg[30]_i_1_n_7\,
      I2 => \setpoint_ch1_down_reg_n_0_[26]\,
      I3 => \ch0_reg[26]_i_1_n_4\,
      O => \errors_channel[1]_i_10_n_0\
    );
\errors_channel[1]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch1_down_reg_n_0_[25]\,
      I1 => \ch0_reg[26]_i_1_n_5\,
      I2 => \setpoint_ch1_down_reg_n_0_[24]\,
      I3 => \ch0_reg[26]_i_1_n_6\,
      O => \errors_channel[1]_i_11_n_0\
    );
\errors_channel[1]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch0_reg[26]_i_1_n_7\,
      I1 => \setpoint_ch1_down_reg_n_0_[23]\,
      I2 => \setpoint_ch1_down_reg_n_0_[22]\,
      I3 => \ch0_reg[22]_i_1_n_4\,
      O => \errors_channel[1]_i_13_n_0\
    );
\errors_channel[1]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch0_reg[22]_i_1_n_5\,
      I1 => \setpoint_ch1_down_reg_n_0_[21]\,
      I2 => \setpoint_ch1_down_reg_n_0_[20]\,
      I3 => \ch0_reg[22]_i_1_n_6\,
      O => \errors_channel[1]_i_14_n_0\
    );
\errors_channel[1]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch0_reg[22]_i_1_n_7\,
      I1 => \setpoint_ch1_down_reg_n_0_[19]\,
      I2 => \setpoint_ch1_down_reg_n_0_[18]\,
      I3 => \ch0_reg[18]_i_1_n_4\,
      O => \errors_channel[1]_i_15_n_0\
    );
\errors_channel[1]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch0_reg[18]_i_1_n_5\,
      I1 => \setpoint_ch1_down_reg_n_0_[17]\,
      I2 => \setpoint_ch1_down_reg_n_0_[16]\,
      I3 => \ch0_reg[18]_i_1_n_6\,
      O => \errors_channel[1]_i_16_n_0\
    );
\errors_channel[1]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch1_down_reg_n_0_[23]\,
      I1 => \ch0_reg[26]_i_1_n_7\,
      I2 => \setpoint_ch1_down_reg_n_0_[22]\,
      I3 => \ch0_reg[22]_i_1_n_4\,
      O => \errors_channel[1]_i_17_n_0\
    );
\errors_channel[1]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch1_down_reg_n_0_[21]\,
      I1 => \ch0_reg[22]_i_1_n_5\,
      I2 => \setpoint_ch1_down_reg_n_0_[20]\,
      I3 => \ch0_reg[22]_i_1_n_6\,
      O => \errors_channel[1]_i_18_n_0\
    );
\errors_channel[1]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch1_down_reg_n_0_[19]\,
      I1 => \ch0_reg[22]_i_1_n_7\,
      I2 => \setpoint_ch1_down_reg_n_0_[18]\,
      I3 => \ch0_reg[18]_i_1_n_4\,
      O => \errors_channel[1]_i_19_n_0\
    );
\errors_channel[1]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch1_down_reg_n_0_[17]\,
      I1 => \ch0_reg[18]_i_1_n_5\,
      I2 => \setpoint_ch1_down_reg_n_0_[16]\,
      I3 => \ch0_reg[18]_i_1_n_6\,
      O => \errors_channel[1]_i_20_n_0\
    );
\errors_channel[1]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch0_reg[18]_i_1_n_7\,
      I1 => \setpoint_ch1_down_reg_n_0_[15]\,
      I2 => \setpoint_ch1_down_reg_n_0_[14]\,
      I3 => \ch0_reg[14]_i_1_n_4\,
      O => \errors_channel[1]_i_22_n_0\
    );
\errors_channel[1]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch0_reg[14]_i_1_n_5\,
      I1 => \setpoint_ch1_down_reg_n_0_[13]\,
      I2 => \setpoint_ch1_down_reg_n_0_[12]\,
      I3 => \ch0_reg[14]_i_1_n_6\,
      O => \errors_channel[1]_i_23_n_0\
    );
\errors_channel[1]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D444"
    )
        port map (
      I0 => \ch0_reg[14]_i_1_n_7\,
      I1 => \setpoint_ch1_down_reg_n_0_[11]\,
      I2 => receive_data_a0(10),
      I3 => \setpoint_ch1_down_reg_n_0_[10]\,
      O => \errors_channel[1]_i_24_n_0\
    );
\errors_channel[1]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => receive_data_a0(9),
      I1 => \setpoint_ch1_down_reg_n_0_[9]\,
      I2 => receive_data_a0(8),
      I3 => \setpoint_ch1_down_reg_n_0_[8]\,
      O => \errors_channel[1]_i_25_n_0\
    );
\errors_channel[1]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch1_down_reg_n_0_[15]\,
      I1 => \ch0_reg[18]_i_1_n_7\,
      I2 => \setpoint_ch1_down_reg_n_0_[14]\,
      I3 => \ch0_reg[14]_i_1_n_4\,
      O => \errors_channel[1]_i_26_n_0\
    );
\errors_channel[1]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch1_down_reg_n_0_[13]\,
      I1 => \ch0_reg[14]_i_1_n_5\,
      I2 => \setpoint_ch1_down_reg_n_0_[12]\,
      I3 => \ch0_reg[14]_i_1_n_6\,
      O => \errors_channel[1]_i_27_n_0\
    );
\errors_channel[1]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \setpoint_ch1_down_reg_n_0_[10]\,
      I1 => receive_data_a0(10),
      I2 => \setpoint_ch1_down_reg_n_0_[11]\,
      I3 => \ch0_reg[14]_i_1_n_7\,
      O => \errors_channel[1]_i_28_n_0\
    );
\errors_channel[1]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch1_down_reg_n_0_[9]\,
      I1 => receive_data_a0(9),
      I2 => \setpoint_ch1_down_reg_n_0_[8]\,
      I3 => receive_data_a0(8),
      O => \errors_channel[1]_i_29_n_0\
    );
\errors_channel[1]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => receive_data_a0(7),
      I1 => \setpoint_ch1_down_reg_n_0_[7]\,
      I2 => receive_data_a0(6),
      I3 => \setpoint_ch1_down_reg_n_0_[6]\,
      O => \errors_channel[1]_i_30_n_0\
    );
\errors_channel[1]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => receive_data_a0(5),
      I1 => \setpoint_ch1_down_reg_n_0_[5]\,
      I2 => receive_data_a0(4),
      I3 => \setpoint_ch1_down_reg_n_0_[4]\,
      O => \errors_channel[1]_i_31_n_0\
    );
\errors_channel[1]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => receive_data_a0(3),
      I1 => \setpoint_ch1_down_reg_n_0_[3]\,
      I2 => receive_data_a0(2),
      I3 => \setpoint_ch1_down_reg_n_0_[2]\,
      O => \errors_channel[1]_i_32_n_0\
    );
\errors_channel[1]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => receive_data_a0(1),
      I1 => \setpoint_ch1_down_reg_n_0_[1]\,
      I2 => data_in_a0,
      I3 => \setpoint_ch1_down_reg_n_0_[0]\,
      O => \errors_channel[1]_i_33_n_0\
    );
\errors_channel[1]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch1_down_reg_n_0_[7]\,
      I1 => receive_data_a0(7),
      I2 => \setpoint_ch1_down_reg_n_0_[6]\,
      I3 => receive_data_a0(6),
      O => \errors_channel[1]_i_34_n_0\
    );
\errors_channel[1]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch1_down_reg_n_0_[5]\,
      I1 => receive_data_a0(5),
      I2 => \setpoint_ch1_down_reg_n_0_[4]\,
      I3 => receive_data_a0(4),
      O => \errors_channel[1]_i_35_n_0\
    );
\errors_channel[1]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch1_down_reg_n_0_[3]\,
      I1 => receive_data_a0(3),
      I2 => \setpoint_ch1_down_reg_n_0_[2]\,
      I3 => receive_data_a0(2),
      O => \errors_channel[1]_i_36_n_0\
    );
\errors_channel[1]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch1_down_reg_n_0_[1]\,
      I1 => receive_data_a0(1),
      I2 => \setpoint_ch1_down_reg_n_0_[0]\,
      I3 => data_in_a0,
      O => \errors_channel[1]_i_37_n_0\
    );
\errors_channel[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch0_reg[31]_i_2_n_7\,
      I1 => \setpoint_ch1_down_reg_n_0_[31]\,
      I2 => \setpoint_ch1_down_reg_n_0_[30]\,
      I3 => \ch0_reg[30]_i_1_n_4\,
      O => \errors_channel[1]_i_4_n_0\
    );
\errors_channel[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch0_reg[30]_i_1_n_5\,
      I1 => \setpoint_ch1_down_reg_n_0_[29]\,
      I2 => \setpoint_ch1_down_reg_n_0_[28]\,
      I3 => \ch0_reg[30]_i_1_n_6\,
      O => \errors_channel[1]_i_5_n_0\
    );
\errors_channel[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch0_reg[30]_i_1_n_7\,
      I1 => \setpoint_ch1_down_reg_n_0_[27]\,
      I2 => \setpoint_ch1_down_reg_n_0_[26]\,
      I3 => \ch0_reg[26]_i_1_n_4\,
      O => \errors_channel[1]_i_6_n_0\
    );
\errors_channel[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch0_reg[26]_i_1_n_5\,
      I1 => \setpoint_ch1_down_reg_n_0_[25]\,
      I2 => \setpoint_ch1_down_reg_n_0_[24]\,
      I3 => \ch0_reg[26]_i_1_n_6\,
      O => \errors_channel[1]_i_7_n_0\
    );
\errors_channel[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch1_down_reg_n_0_[31]\,
      I1 => \ch0_reg[31]_i_2_n_7\,
      I2 => \setpoint_ch1_down_reg_n_0_[30]\,
      I3 => \ch0_reg[30]_i_1_n_4\,
      O => \errors_channel[1]_i_8_n_0\
    );
\errors_channel[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch1_down_reg_n_0_[29]\,
      I1 => \ch0_reg[30]_i_1_n_5\,
      I2 => \setpoint_ch1_down_reg_n_0_[28]\,
      I3 => \ch0_reg[30]_i_1_n_6\,
      O => \errors_channel[1]_i_9_n_0\
    );
\errors_channel[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF88"
    )
        port map (
      I0 => \^state_reg[4]__0_0\,
      I1 => \errors_channel_reg[20]_i_2_n_0\,
      I2 => slv_reg4(0),
      I3 => \errors_channel_reg_n_0_[20]\,
      O => \errors_channel[20]_i_1_n_0\
    );
\errors_channel[20]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch4_up_reg_n_0_[27]\,
      I1 => \ch4_reg[30]_i_1_n_7\,
      I2 => \setpoint_ch4_up_reg_n_0_[26]\,
      I3 => \ch4_reg[26]_i_1_n_4\,
      O => \errors_channel[20]_i_10_n_0\
    );
\errors_channel[20]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch4_up_reg_n_0_[25]\,
      I1 => \ch4_reg[26]_i_1_n_5\,
      I2 => \setpoint_ch4_up_reg_n_0_[24]\,
      I3 => \ch4_reg[26]_i_1_n_6\,
      O => \errors_channel[20]_i_11_n_0\
    );
\errors_channel[20]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch4_reg[26]_i_1_n_7\,
      I1 => \setpoint_ch4_up_reg_n_0_[23]\,
      I2 => \ch4_reg[22]_i_1_n_4\,
      I3 => \setpoint_ch4_up_reg_n_0_[22]\,
      O => \errors_channel[20]_i_13_n_0\
    );
\errors_channel[20]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch4_reg[22]_i_1_n_5\,
      I1 => \setpoint_ch4_up_reg_n_0_[21]\,
      I2 => \ch4_reg[22]_i_1_n_6\,
      I3 => \setpoint_ch4_up_reg_n_0_[20]\,
      O => \errors_channel[20]_i_14_n_0\
    );
\errors_channel[20]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch4_reg[22]_i_1_n_7\,
      I1 => \setpoint_ch4_up_reg_n_0_[19]\,
      I2 => \ch4_reg[18]_i_1_n_4\,
      I3 => \setpoint_ch4_up_reg_n_0_[18]\,
      O => \errors_channel[20]_i_15_n_0\
    );
\errors_channel[20]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch4_reg[18]_i_1_n_5\,
      I1 => \setpoint_ch4_up_reg_n_0_[17]\,
      I2 => \ch4_reg[18]_i_1_n_6\,
      I3 => \setpoint_ch4_up_reg_n_0_[16]\,
      O => \errors_channel[20]_i_16_n_0\
    );
\errors_channel[20]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch4_up_reg_n_0_[23]\,
      I1 => \ch4_reg[26]_i_1_n_7\,
      I2 => \setpoint_ch4_up_reg_n_0_[22]\,
      I3 => \ch4_reg[22]_i_1_n_4\,
      O => \errors_channel[20]_i_17_n_0\
    );
\errors_channel[20]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch4_up_reg_n_0_[21]\,
      I1 => \ch4_reg[22]_i_1_n_5\,
      I2 => \setpoint_ch4_up_reg_n_0_[20]\,
      I3 => \ch4_reg[22]_i_1_n_6\,
      O => \errors_channel[20]_i_18_n_0\
    );
\errors_channel[20]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch4_up_reg_n_0_[19]\,
      I1 => \ch4_reg[22]_i_1_n_7\,
      I2 => \setpoint_ch4_up_reg_n_0_[18]\,
      I3 => \ch4_reg[18]_i_1_n_4\,
      O => \errors_channel[20]_i_19_n_0\
    );
\errors_channel[20]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch4_up_reg_n_0_[17]\,
      I1 => \ch4_reg[18]_i_1_n_5\,
      I2 => \setpoint_ch4_up_reg_n_0_[16]\,
      I3 => \ch4_reg[18]_i_1_n_6\,
      O => \errors_channel[20]_i_20_n_0\
    );
\errors_channel[20]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch4_reg[18]_i_1_n_7\,
      I1 => \setpoint_ch4_up_reg_n_0_[15]\,
      I2 => \ch4_reg[14]_i_1_n_4\,
      I3 => \setpoint_ch4_up_reg_n_0_[14]\,
      O => \errors_channel[20]_i_22_n_0\
    );
\errors_channel[20]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch4_reg[14]_i_1_n_5\,
      I1 => \setpoint_ch4_up_reg_n_0_[13]\,
      I2 => \ch4_reg[14]_i_1_n_6\,
      I3 => \setpoint_ch4_up_reg_n_0_[12]\,
      O => \errors_channel[20]_i_23_n_0\
    );
\errors_channel[20]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"222B"
    )
        port map (
      I0 => \ch4_reg[14]_i_1_n_7\,
      I1 => \setpoint_ch4_up_reg_n_0_[11]\,
      I2 => receive_data_a1(10),
      I3 => \setpoint_ch4_up_reg_n_0_[10]\,
      O => \errors_channel[20]_i_24_n_0\
    );
\errors_channel[20]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_a1(9),
      I1 => \setpoint_ch4_up_reg_n_0_[9]\,
      I2 => receive_data_a1(8),
      I3 => \setpoint_ch4_up_reg_n_0_[8]\,
      O => \errors_channel[20]_i_25_n_0\
    );
\errors_channel[20]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch4_up_reg_n_0_[15]\,
      I1 => \ch4_reg[18]_i_1_n_7\,
      I2 => \setpoint_ch4_up_reg_n_0_[14]\,
      I3 => \ch4_reg[14]_i_1_n_4\,
      O => \errors_channel[20]_i_26_n_0\
    );
\errors_channel[20]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch4_up_reg_n_0_[13]\,
      I1 => \ch4_reg[14]_i_1_n_5\,
      I2 => \setpoint_ch4_up_reg_n_0_[12]\,
      I3 => \ch4_reg[14]_i_1_n_6\,
      O => \errors_channel[20]_i_27_n_0\
    );
\errors_channel[20]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \setpoint_ch4_up_reg_n_0_[10]\,
      I1 => receive_data_a1(10),
      I2 => \setpoint_ch4_up_reg_n_0_[11]\,
      I3 => \ch4_reg[14]_i_1_n_7\,
      O => \errors_channel[20]_i_28_n_0\
    );
\errors_channel[20]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch4_up_reg_n_0_[9]\,
      I1 => receive_data_a1(9),
      I2 => \setpoint_ch4_up_reg_n_0_[8]\,
      I3 => receive_data_a1(8),
      O => \errors_channel[20]_i_29_n_0\
    );
\errors_channel[20]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_a1(7),
      I1 => \setpoint_ch4_up_reg_n_0_[7]\,
      I2 => receive_data_a1(6),
      I3 => \setpoint_ch4_up_reg_n_0_[6]\,
      O => \errors_channel[20]_i_30_n_0\
    );
\errors_channel[20]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_a1(5),
      I1 => \setpoint_ch4_up_reg_n_0_[5]\,
      I2 => receive_data_a1(4),
      I3 => \setpoint_ch4_up_reg_n_0_[4]\,
      O => \errors_channel[20]_i_31_n_0\
    );
\errors_channel[20]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_a1(3),
      I1 => \setpoint_ch4_up_reg_n_0_[3]\,
      I2 => receive_data_a1(2),
      I3 => \setpoint_ch4_up_reg_n_0_[2]\,
      O => \errors_channel[20]_i_32_n_0\
    );
\errors_channel[20]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_a1(1),
      I1 => \setpoint_ch4_up_reg_n_0_[1]\,
      I2 => data_in_a1,
      I3 => \setpoint_ch4_up_reg_n_0_[0]\,
      O => \errors_channel[20]_i_33_n_0\
    );
\errors_channel[20]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch4_up_reg_n_0_[7]\,
      I1 => receive_data_a1(7),
      I2 => \setpoint_ch4_up_reg_n_0_[6]\,
      I3 => receive_data_a1(6),
      O => \errors_channel[20]_i_34_n_0\
    );
\errors_channel[20]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch4_up_reg_n_0_[5]\,
      I1 => receive_data_a1(5),
      I2 => \setpoint_ch4_up_reg_n_0_[4]\,
      I3 => receive_data_a1(4),
      O => \errors_channel[20]_i_35_n_0\
    );
\errors_channel[20]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch4_up_reg_n_0_[3]\,
      I1 => receive_data_a1(3),
      I2 => \setpoint_ch4_up_reg_n_0_[2]\,
      I3 => receive_data_a1(2),
      O => \errors_channel[20]_i_36_n_0\
    );
\errors_channel[20]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch4_up_reg_n_0_[1]\,
      I1 => receive_data_a1(1),
      I2 => \setpoint_ch4_up_reg_n_0_[0]\,
      I3 => data_in_a1,
      O => \errors_channel[20]_i_37_n_0\
    );
\errors_channel[20]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch4_reg[31]_i_1_n_7\,
      I1 => \setpoint_ch4_up_reg_n_0_[31]\,
      I2 => \ch4_reg[30]_i_1_n_4\,
      I3 => \setpoint_ch4_up_reg_n_0_[30]\,
      O => \errors_channel[20]_i_4_n_0\
    );
\errors_channel[20]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch4_reg[30]_i_1_n_5\,
      I1 => \setpoint_ch4_up_reg_n_0_[29]\,
      I2 => \ch4_reg[30]_i_1_n_6\,
      I3 => \setpoint_ch4_up_reg_n_0_[28]\,
      O => \errors_channel[20]_i_5_n_0\
    );
\errors_channel[20]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch4_reg[30]_i_1_n_7\,
      I1 => \setpoint_ch4_up_reg_n_0_[27]\,
      I2 => \ch4_reg[26]_i_1_n_4\,
      I3 => \setpoint_ch4_up_reg_n_0_[26]\,
      O => \errors_channel[20]_i_6_n_0\
    );
\errors_channel[20]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch4_reg[26]_i_1_n_5\,
      I1 => \setpoint_ch4_up_reg_n_0_[25]\,
      I2 => \ch4_reg[26]_i_1_n_6\,
      I3 => \setpoint_ch4_up_reg_n_0_[24]\,
      O => \errors_channel[20]_i_7_n_0\
    );
\errors_channel[20]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch4_up_reg_n_0_[31]\,
      I1 => \ch4_reg[31]_i_1_n_7\,
      I2 => \setpoint_ch4_up_reg_n_0_[30]\,
      I3 => \ch4_reg[30]_i_1_n_4\,
      O => \errors_channel[20]_i_8_n_0\
    );
\errors_channel[20]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch4_up_reg_n_0_[29]\,
      I1 => \ch4_reg[30]_i_1_n_5\,
      I2 => \setpoint_ch4_up_reg_n_0_[28]\,
      I3 => \ch4_reg[30]_i_1_n_6\,
      O => \errors_channel[20]_i_9_n_0\
    );
\errors_channel[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF88"
    )
        port map (
      I0 => \ch1[31]_i_1_n_0\,
      I1 => ltOp8_in,
      I2 => slv_reg4(0),
      I3 => \errors_channel_reg_n_0_[21]\,
      O => \errors_channel[21]_i_1_n_0\
    );
\errors_channel[21]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch5_up_reg_n_0_[27]\,
      I1 => \ch4_reg[30]_i_1_n_7\,
      I2 => \setpoint_ch5_up_reg_n_0_[26]\,
      I3 => \ch4_reg[26]_i_1_n_4\,
      O => \errors_channel[21]_i_10_n_0\
    );
\errors_channel[21]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch5_up_reg_n_0_[25]\,
      I1 => \ch4_reg[26]_i_1_n_5\,
      I2 => \setpoint_ch5_up_reg_n_0_[24]\,
      I3 => \ch4_reg[26]_i_1_n_6\,
      O => \errors_channel[21]_i_11_n_0\
    );
\errors_channel[21]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch4_reg[26]_i_1_n_7\,
      I1 => \setpoint_ch5_up_reg_n_0_[23]\,
      I2 => \ch4_reg[22]_i_1_n_4\,
      I3 => \setpoint_ch5_up_reg_n_0_[22]\,
      O => \errors_channel[21]_i_13_n_0\
    );
\errors_channel[21]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch4_reg[22]_i_1_n_5\,
      I1 => \setpoint_ch5_up_reg_n_0_[21]\,
      I2 => \ch4_reg[22]_i_1_n_6\,
      I3 => \setpoint_ch5_up_reg_n_0_[20]\,
      O => \errors_channel[21]_i_14_n_0\
    );
\errors_channel[21]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch4_reg[22]_i_1_n_7\,
      I1 => \setpoint_ch5_up_reg_n_0_[19]\,
      I2 => \ch4_reg[18]_i_1_n_4\,
      I3 => \setpoint_ch5_up_reg_n_0_[18]\,
      O => \errors_channel[21]_i_15_n_0\
    );
\errors_channel[21]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch4_reg[18]_i_1_n_5\,
      I1 => \setpoint_ch5_up_reg_n_0_[17]\,
      I2 => \ch4_reg[18]_i_1_n_6\,
      I3 => \setpoint_ch5_up_reg_n_0_[16]\,
      O => \errors_channel[21]_i_16_n_0\
    );
\errors_channel[21]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch5_up_reg_n_0_[23]\,
      I1 => \ch4_reg[26]_i_1_n_7\,
      I2 => \setpoint_ch5_up_reg_n_0_[22]\,
      I3 => \ch4_reg[22]_i_1_n_4\,
      O => \errors_channel[21]_i_17_n_0\
    );
\errors_channel[21]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch5_up_reg_n_0_[21]\,
      I1 => \ch4_reg[22]_i_1_n_5\,
      I2 => \setpoint_ch5_up_reg_n_0_[20]\,
      I3 => \ch4_reg[22]_i_1_n_6\,
      O => \errors_channel[21]_i_18_n_0\
    );
\errors_channel[21]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch5_up_reg_n_0_[19]\,
      I1 => \ch4_reg[22]_i_1_n_7\,
      I2 => \setpoint_ch5_up_reg_n_0_[18]\,
      I3 => \ch4_reg[18]_i_1_n_4\,
      O => \errors_channel[21]_i_19_n_0\
    );
\errors_channel[21]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch5_up_reg_n_0_[17]\,
      I1 => \ch4_reg[18]_i_1_n_5\,
      I2 => \setpoint_ch5_up_reg_n_0_[16]\,
      I3 => \ch4_reg[18]_i_1_n_6\,
      O => \errors_channel[21]_i_20_n_0\
    );
\errors_channel[21]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch4_reg[18]_i_1_n_7\,
      I1 => \setpoint_ch5_up_reg_n_0_[15]\,
      I2 => \ch4_reg[14]_i_1_n_4\,
      I3 => \setpoint_ch5_up_reg_n_0_[14]\,
      O => \errors_channel[21]_i_22_n_0\
    );
\errors_channel[21]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch4_reg[14]_i_1_n_5\,
      I1 => \setpoint_ch5_up_reg_n_0_[13]\,
      I2 => \ch4_reg[14]_i_1_n_6\,
      I3 => \setpoint_ch5_up_reg_n_0_[12]\,
      O => \errors_channel[21]_i_23_n_0\
    );
\errors_channel[21]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"222B"
    )
        port map (
      I0 => \ch4_reg[14]_i_1_n_7\,
      I1 => \setpoint_ch5_up_reg_n_0_[11]\,
      I2 => receive_data_a1(10),
      I3 => \setpoint_ch5_up_reg_n_0_[10]\,
      O => \errors_channel[21]_i_24_n_0\
    );
\errors_channel[21]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_a1(9),
      I1 => \setpoint_ch5_up_reg_n_0_[9]\,
      I2 => receive_data_a1(8),
      I3 => \setpoint_ch5_up_reg_n_0_[8]\,
      O => \errors_channel[21]_i_25_n_0\
    );
\errors_channel[21]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch5_up_reg_n_0_[15]\,
      I1 => \ch4_reg[18]_i_1_n_7\,
      I2 => \setpoint_ch5_up_reg_n_0_[14]\,
      I3 => \ch4_reg[14]_i_1_n_4\,
      O => \errors_channel[21]_i_26_n_0\
    );
\errors_channel[21]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch5_up_reg_n_0_[13]\,
      I1 => \ch4_reg[14]_i_1_n_5\,
      I2 => \setpoint_ch5_up_reg_n_0_[12]\,
      I3 => \ch4_reg[14]_i_1_n_6\,
      O => \errors_channel[21]_i_27_n_0\
    );
\errors_channel[21]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \setpoint_ch5_up_reg_n_0_[10]\,
      I1 => receive_data_a1(10),
      I2 => \setpoint_ch5_up_reg_n_0_[11]\,
      I3 => \ch4_reg[14]_i_1_n_7\,
      O => \errors_channel[21]_i_28_n_0\
    );
\errors_channel[21]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch5_up_reg_n_0_[9]\,
      I1 => receive_data_a1(9),
      I2 => \setpoint_ch5_up_reg_n_0_[8]\,
      I3 => receive_data_a1(8),
      O => \errors_channel[21]_i_29_n_0\
    );
\errors_channel[21]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_a1(7),
      I1 => \setpoint_ch5_up_reg_n_0_[7]\,
      I2 => receive_data_a1(6),
      I3 => \setpoint_ch5_up_reg_n_0_[6]\,
      O => \errors_channel[21]_i_30_n_0\
    );
\errors_channel[21]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_a1(5),
      I1 => \setpoint_ch5_up_reg_n_0_[5]\,
      I2 => receive_data_a1(4),
      I3 => \setpoint_ch5_up_reg_n_0_[4]\,
      O => \errors_channel[21]_i_31_n_0\
    );
\errors_channel[21]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_a1(3),
      I1 => \setpoint_ch5_up_reg_n_0_[3]\,
      I2 => receive_data_a1(2),
      I3 => \setpoint_ch5_up_reg_n_0_[2]\,
      O => \errors_channel[21]_i_32_n_0\
    );
\errors_channel[21]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_a1(1),
      I1 => \setpoint_ch5_up_reg_n_0_[1]\,
      I2 => data_in_a1,
      I3 => \setpoint_ch5_up_reg_n_0_[0]\,
      O => \errors_channel[21]_i_33_n_0\
    );
\errors_channel[21]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch5_up_reg_n_0_[7]\,
      I1 => receive_data_a1(7),
      I2 => \setpoint_ch5_up_reg_n_0_[6]\,
      I3 => receive_data_a1(6),
      O => \errors_channel[21]_i_34_n_0\
    );
\errors_channel[21]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch5_up_reg_n_0_[5]\,
      I1 => receive_data_a1(5),
      I2 => \setpoint_ch5_up_reg_n_0_[4]\,
      I3 => receive_data_a1(4),
      O => \errors_channel[21]_i_35_n_0\
    );
\errors_channel[21]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch5_up_reg_n_0_[3]\,
      I1 => receive_data_a1(3),
      I2 => \setpoint_ch5_up_reg_n_0_[2]\,
      I3 => receive_data_a1(2),
      O => \errors_channel[21]_i_36_n_0\
    );
\errors_channel[21]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch5_up_reg_n_0_[1]\,
      I1 => receive_data_a1(1),
      I2 => \setpoint_ch5_up_reg_n_0_[0]\,
      I3 => data_in_a1,
      O => \errors_channel[21]_i_37_n_0\
    );
\errors_channel[21]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch4_reg[31]_i_1_n_7\,
      I1 => \setpoint_ch5_up_reg_n_0_[31]\,
      I2 => \ch4_reg[30]_i_1_n_4\,
      I3 => \setpoint_ch5_up_reg_n_0_[30]\,
      O => \errors_channel[21]_i_4_n_0\
    );
\errors_channel[21]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch4_reg[30]_i_1_n_5\,
      I1 => \setpoint_ch5_up_reg_n_0_[29]\,
      I2 => \ch4_reg[30]_i_1_n_6\,
      I3 => \setpoint_ch5_up_reg_n_0_[28]\,
      O => \errors_channel[21]_i_5_n_0\
    );
\errors_channel[21]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch4_reg[30]_i_1_n_7\,
      I1 => \setpoint_ch5_up_reg_n_0_[27]\,
      I2 => \ch4_reg[26]_i_1_n_4\,
      I3 => \setpoint_ch5_up_reg_n_0_[26]\,
      O => \errors_channel[21]_i_6_n_0\
    );
\errors_channel[21]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch4_reg[26]_i_1_n_5\,
      I1 => \setpoint_ch5_up_reg_n_0_[25]\,
      I2 => \ch4_reg[26]_i_1_n_6\,
      I3 => \setpoint_ch5_up_reg_n_0_[24]\,
      O => \errors_channel[21]_i_7_n_0\
    );
\errors_channel[21]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch5_up_reg_n_0_[31]\,
      I1 => \ch4_reg[31]_i_1_n_7\,
      I2 => \setpoint_ch5_up_reg_n_0_[30]\,
      I3 => \ch4_reg[30]_i_1_n_4\,
      O => \errors_channel[21]_i_8_n_0\
    );
\errors_channel[21]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch5_up_reg_n_0_[29]\,
      I1 => \ch4_reg[30]_i_1_n_5\,
      I2 => \setpoint_ch5_up_reg_n_0_[28]\,
      I3 => \ch4_reg[30]_i_1_n_6\,
      O => \errors_channel[21]_i_9_n_0\
    );
\errors_channel[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF88"
    )
        port map (
      I0 => \^state_reg[4]__0_0\,
      I1 => \errors_channel_reg[22]_i_2_n_0\,
      I2 => slv_reg4(0),
      I3 => \errors_channel_reg_n_0_[22]\,
      O => \errors_channel[22]_i_1_n_0\
    );
\errors_channel[22]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch6_up_reg_n_0_[27]\,
      I1 => \ch6_reg[30]_i_1_n_7\,
      I2 => \setpoint_ch6_up_reg_n_0_[26]\,
      I3 => \ch6_reg[26]_i_1_n_4\,
      O => \errors_channel[22]_i_10_n_0\
    );
\errors_channel[22]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch6_up_reg_n_0_[25]\,
      I1 => \ch6_reg[26]_i_1_n_5\,
      I2 => \setpoint_ch6_up_reg_n_0_[24]\,
      I3 => \ch6_reg[26]_i_1_n_6\,
      O => \errors_channel[22]_i_11_n_0\
    );
\errors_channel[22]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch6_reg[26]_i_1_n_7\,
      I1 => \setpoint_ch6_up_reg_n_0_[23]\,
      I2 => \ch6_reg[22]_i_1_n_4\,
      I3 => \setpoint_ch6_up_reg_n_0_[22]\,
      O => \errors_channel[22]_i_13_n_0\
    );
\errors_channel[22]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch6_reg[22]_i_1_n_5\,
      I1 => \setpoint_ch6_up_reg_n_0_[21]\,
      I2 => \ch6_reg[22]_i_1_n_6\,
      I3 => \setpoint_ch6_up_reg_n_0_[20]\,
      O => \errors_channel[22]_i_14_n_0\
    );
\errors_channel[22]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch6_reg[22]_i_1_n_7\,
      I1 => \setpoint_ch6_up_reg_n_0_[19]\,
      I2 => \ch6_reg[18]_i_1_n_4\,
      I3 => \setpoint_ch6_up_reg_n_0_[18]\,
      O => \errors_channel[22]_i_15_n_0\
    );
\errors_channel[22]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch6_reg[18]_i_1_n_5\,
      I1 => \setpoint_ch6_up_reg_n_0_[17]\,
      I2 => \ch6_reg[18]_i_1_n_6\,
      I3 => \setpoint_ch6_up_reg_n_0_[16]\,
      O => \errors_channel[22]_i_16_n_0\
    );
\errors_channel[22]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch6_up_reg_n_0_[23]\,
      I1 => \ch6_reg[26]_i_1_n_7\,
      I2 => \setpoint_ch6_up_reg_n_0_[22]\,
      I3 => \ch6_reg[22]_i_1_n_4\,
      O => \errors_channel[22]_i_17_n_0\
    );
\errors_channel[22]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch6_up_reg_n_0_[21]\,
      I1 => \ch6_reg[22]_i_1_n_5\,
      I2 => \setpoint_ch6_up_reg_n_0_[20]\,
      I3 => \ch6_reg[22]_i_1_n_6\,
      O => \errors_channel[22]_i_18_n_0\
    );
\errors_channel[22]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch6_up_reg_n_0_[19]\,
      I1 => \ch6_reg[22]_i_1_n_7\,
      I2 => \setpoint_ch6_up_reg_n_0_[18]\,
      I3 => \ch6_reg[18]_i_1_n_4\,
      O => \errors_channel[22]_i_19_n_0\
    );
\errors_channel[22]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch6_up_reg_n_0_[17]\,
      I1 => \ch6_reg[18]_i_1_n_5\,
      I2 => \setpoint_ch6_up_reg_n_0_[16]\,
      I3 => \ch6_reg[18]_i_1_n_6\,
      O => \errors_channel[22]_i_20_n_0\
    );
\errors_channel[22]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch6_reg[18]_i_1_n_7\,
      I1 => \setpoint_ch6_up_reg_n_0_[15]\,
      I2 => \ch6_reg[14]_i_1_n_4\,
      I3 => \setpoint_ch6_up_reg_n_0_[14]\,
      O => \errors_channel[22]_i_22_n_0\
    );
\errors_channel[22]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch6_reg[14]_i_1_n_5\,
      I1 => \setpoint_ch6_up_reg_n_0_[13]\,
      I2 => \ch6_reg[14]_i_1_n_6\,
      I3 => \setpoint_ch6_up_reg_n_0_[12]\,
      O => \errors_channel[22]_i_23_n_0\
    );
\errors_channel[22]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"222B"
    )
        port map (
      I0 => \ch6_reg[14]_i_1_n_7\,
      I1 => \setpoint_ch6_up_reg_n_0_[11]\,
      I2 => receive_data_b1(10),
      I3 => \setpoint_ch6_up_reg_n_0_[10]\,
      O => \errors_channel[22]_i_24_n_0\
    );
\errors_channel[22]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_b1(9),
      I1 => \setpoint_ch6_up_reg_n_0_[9]\,
      I2 => receive_data_b1(8),
      I3 => \setpoint_ch6_up_reg_n_0_[8]\,
      O => \errors_channel[22]_i_25_n_0\
    );
\errors_channel[22]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch6_up_reg_n_0_[15]\,
      I1 => \ch6_reg[18]_i_1_n_7\,
      I2 => \setpoint_ch6_up_reg_n_0_[14]\,
      I3 => \ch6_reg[14]_i_1_n_4\,
      O => \errors_channel[22]_i_26_n_0\
    );
\errors_channel[22]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch6_up_reg_n_0_[13]\,
      I1 => \ch6_reg[14]_i_1_n_5\,
      I2 => \setpoint_ch6_up_reg_n_0_[12]\,
      I3 => \ch6_reg[14]_i_1_n_6\,
      O => \errors_channel[22]_i_27_n_0\
    );
\errors_channel[22]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \setpoint_ch6_up_reg_n_0_[10]\,
      I1 => receive_data_b1(10),
      I2 => \setpoint_ch6_up_reg_n_0_[11]\,
      I3 => \ch6_reg[14]_i_1_n_7\,
      O => \errors_channel[22]_i_28_n_0\
    );
\errors_channel[22]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch6_up_reg_n_0_[9]\,
      I1 => receive_data_b1(9),
      I2 => \setpoint_ch6_up_reg_n_0_[8]\,
      I3 => receive_data_b1(8),
      O => \errors_channel[22]_i_29_n_0\
    );
\errors_channel[22]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_b1(7),
      I1 => \setpoint_ch6_up_reg_n_0_[7]\,
      I2 => receive_data_b1(6),
      I3 => \setpoint_ch6_up_reg_n_0_[6]\,
      O => \errors_channel[22]_i_30_n_0\
    );
\errors_channel[22]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_b1(5),
      I1 => \setpoint_ch6_up_reg_n_0_[5]\,
      I2 => receive_data_b1(4),
      I3 => \setpoint_ch6_up_reg_n_0_[4]\,
      O => \errors_channel[22]_i_31_n_0\
    );
\errors_channel[22]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_b1(3),
      I1 => \setpoint_ch6_up_reg_n_0_[3]\,
      I2 => receive_data_b1(2),
      I3 => \setpoint_ch6_up_reg_n_0_[2]\,
      O => \errors_channel[22]_i_32_n_0\
    );
\errors_channel[22]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_b1(1),
      I1 => \setpoint_ch6_up_reg_n_0_[1]\,
      I2 => data_in_b1,
      I3 => \setpoint_ch6_up_reg_n_0_[0]\,
      O => \errors_channel[22]_i_33_n_0\
    );
\errors_channel[22]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch6_up_reg_n_0_[7]\,
      I1 => receive_data_b1(7),
      I2 => \setpoint_ch6_up_reg_n_0_[6]\,
      I3 => receive_data_b1(6),
      O => \errors_channel[22]_i_34_n_0\
    );
\errors_channel[22]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch6_up_reg_n_0_[5]\,
      I1 => receive_data_b1(5),
      I2 => \setpoint_ch6_up_reg_n_0_[4]\,
      I3 => receive_data_b1(4),
      O => \errors_channel[22]_i_35_n_0\
    );
\errors_channel[22]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch6_up_reg_n_0_[3]\,
      I1 => receive_data_b1(3),
      I2 => \setpoint_ch6_up_reg_n_0_[2]\,
      I3 => receive_data_b1(2),
      O => \errors_channel[22]_i_36_n_0\
    );
\errors_channel[22]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch6_up_reg_n_0_[1]\,
      I1 => receive_data_b1(1),
      I2 => \setpoint_ch6_up_reg_n_0_[0]\,
      I3 => data_in_b1,
      O => \errors_channel[22]_i_37_n_0\
    );
\errors_channel[22]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch6_reg[31]_i_1_n_7\,
      I1 => \setpoint_ch6_up_reg_n_0_[31]\,
      I2 => \ch6_reg[30]_i_1_n_4\,
      I3 => \setpoint_ch6_up_reg_n_0_[30]\,
      O => \errors_channel[22]_i_4_n_0\
    );
\errors_channel[22]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch6_reg[30]_i_1_n_5\,
      I1 => \setpoint_ch6_up_reg_n_0_[29]\,
      I2 => \ch6_reg[30]_i_1_n_6\,
      I3 => \setpoint_ch6_up_reg_n_0_[28]\,
      O => \errors_channel[22]_i_5_n_0\
    );
\errors_channel[22]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch6_reg[30]_i_1_n_7\,
      I1 => \setpoint_ch6_up_reg_n_0_[27]\,
      I2 => \ch6_reg[26]_i_1_n_4\,
      I3 => \setpoint_ch6_up_reg_n_0_[26]\,
      O => \errors_channel[22]_i_6_n_0\
    );
\errors_channel[22]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch6_reg[26]_i_1_n_5\,
      I1 => \setpoint_ch6_up_reg_n_0_[25]\,
      I2 => \ch6_reg[26]_i_1_n_6\,
      I3 => \setpoint_ch6_up_reg_n_0_[24]\,
      O => \errors_channel[22]_i_7_n_0\
    );
\errors_channel[22]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch6_up_reg_n_0_[31]\,
      I1 => \ch6_reg[31]_i_1_n_7\,
      I2 => \setpoint_ch6_up_reg_n_0_[30]\,
      I3 => \ch6_reg[30]_i_1_n_4\,
      O => \errors_channel[22]_i_8_n_0\
    );
\errors_channel[22]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch6_up_reg_n_0_[29]\,
      I1 => \ch6_reg[30]_i_1_n_5\,
      I2 => \setpoint_ch6_up_reg_n_0_[28]\,
      I3 => \ch6_reg[30]_i_1_n_6\,
      O => \errors_channel[22]_i_9_n_0\
    );
\errors_channel[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF88"
    )
        port map (
      I0 => \ch1[31]_i_1_n_0\,
      I1 => ltOp9_in,
      I2 => slv_reg4(0),
      I3 => \errors_channel_reg_n_0_[23]\,
      O => \errors_channel[23]_i_1_n_0\
    );
\errors_channel[23]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch7_up_reg_n_0_[27]\,
      I1 => \ch6_reg[30]_i_1_n_7\,
      I2 => \setpoint_ch7_up_reg_n_0_[26]\,
      I3 => \ch6_reg[26]_i_1_n_4\,
      O => \errors_channel[23]_i_10_n_0\
    );
\errors_channel[23]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch7_up_reg_n_0_[25]\,
      I1 => \ch6_reg[26]_i_1_n_5\,
      I2 => \setpoint_ch7_up_reg_n_0_[24]\,
      I3 => \ch6_reg[26]_i_1_n_6\,
      O => \errors_channel[23]_i_11_n_0\
    );
\errors_channel[23]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch6_reg[26]_i_1_n_7\,
      I1 => \setpoint_ch7_up_reg_n_0_[23]\,
      I2 => \ch6_reg[22]_i_1_n_4\,
      I3 => \setpoint_ch7_up_reg_n_0_[22]\,
      O => \errors_channel[23]_i_13_n_0\
    );
\errors_channel[23]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch6_reg[22]_i_1_n_5\,
      I1 => \setpoint_ch7_up_reg_n_0_[21]\,
      I2 => \ch6_reg[22]_i_1_n_6\,
      I3 => \setpoint_ch7_up_reg_n_0_[20]\,
      O => \errors_channel[23]_i_14_n_0\
    );
\errors_channel[23]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch6_reg[22]_i_1_n_7\,
      I1 => \setpoint_ch7_up_reg_n_0_[19]\,
      I2 => \ch6_reg[18]_i_1_n_4\,
      I3 => \setpoint_ch7_up_reg_n_0_[18]\,
      O => \errors_channel[23]_i_15_n_0\
    );
\errors_channel[23]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch6_reg[18]_i_1_n_5\,
      I1 => \setpoint_ch7_up_reg_n_0_[17]\,
      I2 => \ch6_reg[18]_i_1_n_6\,
      I3 => \setpoint_ch7_up_reg_n_0_[16]\,
      O => \errors_channel[23]_i_16_n_0\
    );
\errors_channel[23]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch7_up_reg_n_0_[23]\,
      I1 => \ch6_reg[26]_i_1_n_7\,
      I2 => \setpoint_ch7_up_reg_n_0_[22]\,
      I3 => \ch6_reg[22]_i_1_n_4\,
      O => \errors_channel[23]_i_17_n_0\
    );
\errors_channel[23]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch7_up_reg_n_0_[21]\,
      I1 => \ch6_reg[22]_i_1_n_5\,
      I2 => \setpoint_ch7_up_reg_n_0_[20]\,
      I3 => \ch6_reg[22]_i_1_n_6\,
      O => \errors_channel[23]_i_18_n_0\
    );
\errors_channel[23]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch7_up_reg_n_0_[19]\,
      I1 => \ch6_reg[22]_i_1_n_7\,
      I2 => \setpoint_ch7_up_reg_n_0_[18]\,
      I3 => \ch6_reg[18]_i_1_n_4\,
      O => \errors_channel[23]_i_19_n_0\
    );
\errors_channel[23]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch7_up_reg_n_0_[17]\,
      I1 => \ch6_reg[18]_i_1_n_5\,
      I2 => \setpoint_ch7_up_reg_n_0_[16]\,
      I3 => \ch6_reg[18]_i_1_n_6\,
      O => \errors_channel[23]_i_20_n_0\
    );
\errors_channel[23]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch6_reg[18]_i_1_n_7\,
      I1 => \setpoint_ch7_up_reg_n_0_[15]\,
      I2 => \ch6_reg[14]_i_1_n_4\,
      I3 => \setpoint_ch7_up_reg_n_0_[14]\,
      O => \errors_channel[23]_i_22_n_0\
    );
\errors_channel[23]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch6_reg[14]_i_1_n_5\,
      I1 => \setpoint_ch7_up_reg_n_0_[13]\,
      I2 => \ch6_reg[14]_i_1_n_6\,
      I3 => \setpoint_ch7_up_reg_n_0_[12]\,
      O => \errors_channel[23]_i_23_n_0\
    );
\errors_channel[23]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"222B"
    )
        port map (
      I0 => \ch6_reg[14]_i_1_n_7\,
      I1 => \setpoint_ch7_up_reg_n_0_[11]\,
      I2 => receive_data_b1(10),
      I3 => \setpoint_ch7_up_reg_n_0_[10]\,
      O => \errors_channel[23]_i_24_n_0\
    );
\errors_channel[23]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_b1(9),
      I1 => \setpoint_ch7_up_reg_n_0_[9]\,
      I2 => receive_data_b1(8),
      I3 => \setpoint_ch7_up_reg_n_0_[8]\,
      O => \errors_channel[23]_i_25_n_0\
    );
\errors_channel[23]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch7_up_reg_n_0_[15]\,
      I1 => \ch6_reg[18]_i_1_n_7\,
      I2 => \setpoint_ch7_up_reg_n_0_[14]\,
      I3 => \ch6_reg[14]_i_1_n_4\,
      O => \errors_channel[23]_i_26_n_0\
    );
\errors_channel[23]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch7_up_reg_n_0_[13]\,
      I1 => \ch6_reg[14]_i_1_n_5\,
      I2 => \setpoint_ch7_up_reg_n_0_[12]\,
      I3 => \ch6_reg[14]_i_1_n_6\,
      O => \errors_channel[23]_i_27_n_0\
    );
\errors_channel[23]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \setpoint_ch7_up_reg_n_0_[10]\,
      I1 => receive_data_b1(10),
      I2 => \setpoint_ch7_up_reg_n_0_[11]\,
      I3 => \ch6_reg[14]_i_1_n_7\,
      O => \errors_channel[23]_i_28_n_0\
    );
\errors_channel[23]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch7_up_reg_n_0_[9]\,
      I1 => receive_data_b1(9),
      I2 => \setpoint_ch7_up_reg_n_0_[8]\,
      I3 => receive_data_b1(8),
      O => \errors_channel[23]_i_29_n_0\
    );
\errors_channel[23]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_b1(7),
      I1 => \setpoint_ch7_up_reg_n_0_[7]\,
      I2 => receive_data_b1(6),
      I3 => \setpoint_ch7_up_reg_n_0_[6]\,
      O => \errors_channel[23]_i_30_n_0\
    );
\errors_channel[23]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_b1(5),
      I1 => \setpoint_ch7_up_reg_n_0_[5]\,
      I2 => receive_data_b1(4),
      I3 => \setpoint_ch7_up_reg_n_0_[4]\,
      O => \errors_channel[23]_i_31_n_0\
    );
\errors_channel[23]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_b1(3),
      I1 => \setpoint_ch7_up_reg_n_0_[3]\,
      I2 => receive_data_b1(2),
      I3 => \setpoint_ch7_up_reg_n_0_[2]\,
      O => \errors_channel[23]_i_32_n_0\
    );
\errors_channel[23]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_b1(1),
      I1 => \setpoint_ch7_up_reg_n_0_[1]\,
      I2 => data_in_b1,
      I3 => \setpoint_ch7_up_reg_n_0_[0]\,
      O => \errors_channel[23]_i_33_n_0\
    );
\errors_channel[23]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch7_up_reg_n_0_[7]\,
      I1 => receive_data_b1(7),
      I2 => \setpoint_ch7_up_reg_n_0_[6]\,
      I3 => receive_data_b1(6),
      O => \errors_channel[23]_i_34_n_0\
    );
\errors_channel[23]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch7_up_reg_n_0_[5]\,
      I1 => receive_data_b1(5),
      I2 => \setpoint_ch7_up_reg_n_0_[4]\,
      I3 => receive_data_b1(4),
      O => \errors_channel[23]_i_35_n_0\
    );
\errors_channel[23]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch7_up_reg_n_0_[3]\,
      I1 => receive_data_b1(3),
      I2 => \setpoint_ch7_up_reg_n_0_[2]\,
      I3 => receive_data_b1(2),
      O => \errors_channel[23]_i_36_n_0\
    );
\errors_channel[23]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch7_up_reg_n_0_[1]\,
      I1 => receive_data_b1(1),
      I2 => \setpoint_ch7_up_reg_n_0_[0]\,
      I3 => data_in_b1,
      O => \errors_channel[23]_i_37_n_0\
    );
\errors_channel[23]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch6_reg[31]_i_1_n_7\,
      I1 => \setpoint_ch7_up_reg_n_0_[31]\,
      I2 => \ch6_reg[30]_i_1_n_4\,
      I3 => \setpoint_ch7_up_reg_n_0_[30]\,
      O => \errors_channel[23]_i_4_n_0\
    );
\errors_channel[23]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch6_reg[30]_i_1_n_5\,
      I1 => \setpoint_ch7_up_reg_n_0_[29]\,
      I2 => \ch6_reg[30]_i_1_n_6\,
      I3 => \setpoint_ch7_up_reg_n_0_[28]\,
      O => \errors_channel[23]_i_5_n_0\
    );
\errors_channel[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch6_reg[30]_i_1_n_7\,
      I1 => \setpoint_ch7_up_reg_n_0_[27]\,
      I2 => \ch6_reg[26]_i_1_n_4\,
      I3 => \setpoint_ch7_up_reg_n_0_[26]\,
      O => \errors_channel[23]_i_6_n_0\
    );
\errors_channel[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch6_reg[26]_i_1_n_5\,
      I1 => \setpoint_ch7_up_reg_n_0_[25]\,
      I2 => \ch6_reg[26]_i_1_n_6\,
      I3 => \setpoint_ch7_up_reg_n_0_[24]\,
      O => \errors_channel[23]_i_7_n_0\
    );
\errors_channel[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch7_up_reg_n_0_[31]\,
      I1 => \ch6_reg[31]_i_1_n_7\,
      I2 => \setpoint_ch7_up_reg_n_0_[30]\,
      I3 => \ch6_reg[30]_i_1_n_4\,
      O => \errors_channel[23]_i_8_n_0\
    );
\errors_channel[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch7_up_reg_n_0_[29]\,
      I1 => \ch6_reg[30]_i_1_n_5\,
      I2 => \setpoint_ch7_up_reg_n_0_[28]\,
      I3 => \ch6_reg[30]_i_1_n_6\,
      O => \errors_channel[23]_i_9_n_0\
    );
\errors_channel[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF88"
    )
        port map (
      I0 => \^state_reg[4]__0_0\,
      I1 => \errors_channel_reg[24]_i_2_n_0\,
      I2 => slv_reg4(0),
      I3 => \errors_channel_reg_n_0_[24]\,
      O => \errors_channel[24]_i_1_n_0\
    );
\errors_channel[24]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch8_up_reg_n_0_[27]\,
      I1 => \ch8_reg[30]_i_1_n_7\,
      I2 => \setpoint_ch8_up_reg_n_0_[26]\,
      I3 => \ch8_reg[26]_i_1_n_4\,
      O => \errors_channel[24]_i_10_n_0\
    );
\errors_channel[24]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch8_up_reg_n_0_[25]\,
      I1 => \ch8_reg[26]_i_1_n_5\,
      I2 => \setpoint_ch8_up_reg_n_0_[24]\,
      I3 => \ch8_reg[26]_i_1_n_6\,
      O => \errors_channel[24]_i_11_n_0\
    );
\errors_channel[24]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch8_reg[26]_i_1_n_7\,
      I1 => \setpoint_ch8_up_reg_n_0_[23]\,
      I2 => \ch8_reg[22]_i_1_n_4\,
      I3 => \setpoint_ch8_up_reg_n_0_[22]\,
      O => \errors_channel[24]_i_13_n_0\
    );
\errors_channel[24]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch8_reg[22]_i_1_n_5\,
      I1 => \setpoint_ch8_up_reg_n_0_[21]\,
      I2 => \ch8_reg[22]_i_1_n_6\,
      I3 => \setpoint_ch8_up_reg_n_0_[20]\,
      O => \errors_channel[24]_i_14_n_0\
    );
\errors_channel[24]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch8_reg[22]_i_1_n_7\,
      I1 => \setpoint_ch8_up_reg_n_0_[19]\,
      I2 => \ch8_reg[18]_i_1_n_4\,
      I3 => \setpoint_ch8_up_reg_n_0_[18]\,
      O => \errors_channel[24]_i_15_n_0\
    );
\errors_channel[24]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch8_reg[18]_i_1_n_5\,
      I1 => \setpoint_ch8_up_reg_n_0_[17]\,
      I2 => \ch8_reg[18]_i_1_n_6\,
      I3 => \setpoint_ch8_up_reg_n_0_[16]\,
      O => \errors_channel[24]_i_16_n_0\
    );
\errors_channel[24]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch8_up_reg_n_0_[23]\,
      I1 => \ch8_reg[26]_i_1_n_7\,
      I2 => \setpoint_ch8_up_reg_n_0_[22]\,
      I3 => \ch8_reg[22]_i_1_n_4\,
      O => \errors_channel[24]_i_17_n_0\
    );
\errors_channel[24]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch8_up_reg_n_0_[21]\,
      I1 => \ch8_reg[22]_i_1_n_5\,
      I2 => \setpoint_ch8_up_reg_n_0_[20]\,
      I3 => \ch8_reg[22]_i_1_n_6\,
      O => \errors_channel[24]_i_18_n_0\
    );
\errors_channel[24]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch8_up_reg_n_0_[19]\,
      I1 => \ch8_reg[22]_i_1_n_7\,
      I2 => \setpoint_ch8_up_reg_n_0_[18]\,
      I3 => \ch8_reg[18]_i_1_n_4\,
      O => \errors_channel[24]_i_19_n_0\
    );
\errors_channel[24]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch8_up_reg_n_0_[17]\,
      I1 => \ch8_reg[18]_i_1_n_5\,
      I2 => \setpoint_ch8_up_reg_n_0_[16]\,
      I3 => \ch8_reg[18]_i_1_n_6\,
      O => \errors_channel[24]_i_20_n_0\
    );
\errors_channel[24]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch8_reg[18]_i_1_n_7\,
      I1 => \setpoint_ch8_up_reg_n_0_[15]\,
      I2 => \ch8_reg[14]_i_1_n_4\,
      I3 => \setpoint_ch8_up_reg_n_0_[14]\,
      O => \errors_channel[24]_i_22_n_0\
    );
\errors_channel[24]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch8_reg[14]_i_1_n_5\,
      I1 => \setpoint_ch8_up_reg_n_0_[13]\,
      I2 => \ch8_reg[14]_i_1_n_6\,
      I3 => \setpoint_ch8_up_reg_n_0_[12]\,
      O => \errors_channel[24]_i_23_n_0\
    );
\errors_channel[24]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"222B"
    )
        port map (
      I0 => \ch8_reg[14]_i_1_n_7\,
      I1 => \setpoint_ch8_up_reg_n_0_[11]\,
      I2 => receive_data_a2(10),
      I3 => \setpoint_ch8_up_reg_n_0_[10]\,
      O => \errors_channel[24]_i_24_n_0\
    );
\errors_channel[24]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_a2(9),
      I1 => \setpoint_ch8_up_reg_n_0_[9]\,
      I2 => receive_data_a2(8),
      I3 => \setpoint_ch8_up_reg_n_0_[8]\,
      O => \errors_channel[24]_i_25_n_0\
    );
\errors_channel[24]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch8_up_reg_n_0_[15]\,
      I1 => \ch8_reg[18]_i_1_n_7\,
      I2 => \setpoint_ch8_up_reg_n_0_[14]\,
      I3 => \ch8_reg[14]_i_1_n_4\,
      O => \errors_channel[24]_i_26_n_0\
    );
\errors_channel[24]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch8_up_reg_n_0_[13]\,
      I1 => \ch8_reg[14]_i_1_n_5\,
      I2 => \setpoint_ch8_up_reg_n_0_[12]\,
      I3 => \ch8_reg[14]_i_1_n_6\,
      O => \errors_channel[24]_i_27_n_0\
    );
\errors_channel[24]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \setpoint_ch8_up_reg_n_0_[10]\,
      I1 => receive_data_a2(10),
      I2 => \setpoint_ch8_up_reg_n_0_[11]\,
      I3 => \ch8_reg[14]_i_1_n_7\,
      O => \errors_channel[24]_i_28_n_0\
    );
\errors_channel[24]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch8_up_reg_n_0_[9]\,
      I1 => receive_data_a2(9),
      I2 => \setpoint_ch8_up_reg_n_0_[8]\,
      I3 => receive_data_a2(8),
      O => \errors_channel[24]_i_29_n_0\
    );
\errors_channel[24]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_a2(7),
      I1 => \setpoint_ch8_up_reg_n_0_[7]\,
      I2 => receive_data_a2(6),
      I3 => \setpoint_ch8_up_reg_n_0_[6]\,
      O => \errors_channel[24]_i_30_n_0\
    );
\errors_channel[24]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_a2(5),
      I1 => \setpoint_ch8_up_reg_n_0_[5]\,
      I2 => receive_data_a2(4),
      I3 => \setpoint_ch8_up_reg_n_0_[4]\,
      O => \errors_channel[24]_i_31_n_0\
    );
\errors_channel[24]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_a2(3),
      I1 => \setpoint_ch8_up_reg_n_0_[3]\,
      I2 => receive_data_a2(2),
      I3 => \setpoint_ch8_up_reg_n_0_[2]\,
      O => \errors_channel[24]_i_32_n_0\
    );
\errors_channel[24]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_a2(1),
      I1 => \setpoint_ch8_up_reg_n_0_[1]\,
      I2 => data_in_a2,
      I3 => \setpoint_ch8_up_reg_n_0_[0]\,
      O => \errors_channel[24]_i_33_n_0\
    );
\errors_channel[24]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch8_up_reg_n_0_[7]\,
      I1 => receive_data_a2(7),
      I2 => \setpoint_ch8_up_reg_n_0_[6]\,
      I3 => receive_data_a2(6),
      O => \errors_channel[24]_i_34_n_0\
    );
\errors_channel[24]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch8_up_reg_n_0_[5]\,
      I1 => receive_data_a2(5),
      I2 => \setpoint_ch8_up_reg_n_0_[4]\,
      I3 => receive_data_a2(4),
      O => \errors_channel[24]_i_35_n_0\
    );
\errors_channel[24]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch8_up_reg_n_0_[3]\,
      I1 => receive_data_a2(3),
      I2 => \setpoint_ch8_up_reg_n_0_[2]\,
      I3 => receive_data_a2(2),
      O => \errors_channel[24]_i_36_n_0\
    );
\errors_channel[24]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch8_up_reg_n_0_[1]\,
      I1 => receive_data_a2(1),
      I2 => \setpoint_ch8_up_reg_n_0_[0]\,
      I3 => data_in_a2,
      O => \errors_channel[24]_i_37_n_0\
    );
\errors_channel[24]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch8_reg[31]_i_1_n_7\,
      I1 => \setpoint_ch8_up_reg_n_0_[31]\,
      I2 => \ch8_reg[30]_i_1_n_4\,
      I3 => \setpoint_ch8_up_reg_n_0_[30]\,
      O => \errors_channel[24]_i_4_n_0\
    );
\errors_channel[24]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch8_reg[30]_i_1_n_5\,
      I1 => \setpoint_ch8_up_reg_n_0_[29]\,
      I2 => \ch8_reg[30]_i_1_n_6\,
      I3 => \setpoint_ch8_up_reg_n_0_[28]\,
      O => \errors_channel[24]_i_5_n_0\
    );
\errors_channel[24]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch8_reg[30]_i_1_n_7\,
      I1 => \setpoint_ch8_up_reg_n_0_[27]\,
      I2 => \ch8_reg[26]_i_1_n_4\,
      I3 => \setpoint_ch8_up_reg_n_0_[26]\,
      O => \errors_channel[24]_i_6_n_0\
    );
\errors_channel[24]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch8_reg[26]_i_1_n_5\,
      I1 => \setpoint_ch8_up_reg_n_0_[25]\,
      I2 => \ch8_reg[26]_i_1_n_6\,
      I3 => \setpoint_ch8_up_reg_n_0_[24]\,
      O => \errors_channel[24]_i_7_n_0\
    );
\errors_channel[24]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch8_up_reg_n_0_[31]\,
      I1 => \ch8_reg[31]_i_1_n_7\,
      I2 => \setpoint_ch8_up_reg_n_0_[30]\,
      I3 => \ch8_reg[30]_i_1_n_4\,
      O => \errors_channel[24]_i_8_n_0\
    );
\errors_channel[24]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch8_up_reg_n_0_[29]\,
      I1 => \ch8_reg[30]_i_1_n_5\,
      I2 => \setpoint_ch8_up_reg_n_0_[28]\,
      I3 => \ch8_reg[30]_i_1_n_6\,
      O => \errors_channel[24]_i_9_n_0\
    );
\errors_channel[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF88"
    )
        port map (
      I0 => \ch1[31]_i_1_n_0\,
      I1 => ltOp10_in,
      I2 => slv_reg4(0),
      I3 => \errors_channel_reg_n_0_[25]\,
      O => \errors_channel[25]_i_1_n_0\
    );
\errors_channel[25]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch9_up_reg_n_0_[27]\,
      I1 => \ch8_reg[30]_i_1_n_7\,
      I2 => \setpoint_ch9_up_reg_n_0_[26]\,
      I3 => \ch8_reg[26]_i_1_n_4\,
      O => \errors_channel[25]_i_10_n_0\
    );
\errors_channel[25]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch9_up_reg_n_0_[25]\,
      I1 => \ch8_reg[26]_i_1_n_5\,
      I2 => \setpoint_ch9_up_reg_n_0_[24]\,
      I3 => \ch8_reg[26]_i_1_n_6\,
      O => \errors_channel[25]_i_11_n_0\
    );
\errors_channel[25]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch8_reg[26]_i_1_n_7\,
      I1 => \setpoint_ch9_up_reg_n_0_[23]\,
      I2 => \ch8_reg[22]_i_1_n_4\,
      I3 => \setpoint_ch9_up_reg_n_0_[22]\,
      O => \errors_channel[25]_i_13_n_0\
    );
\errors_channel[25]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch8_reg[22]_i_1_n_5\,
      I1 => \setpoint_ch9_up_reg_n_0_[21]\,
      I2 => \ch8_reg[22]_i_1_n_6\,
      I3 => \setpoint_ch9_up_reg_n_0_[20]\,
      O => \errors_channel[25]_i_14_n_0\
    );
\errors_channel[25]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch8_reg[22]_i_1_n_7\,
      I1 => \setpoint_ch9_up_reg_n_0_[19]\,
      I2 => \ch8_reg[18]_i_1_n_4\,
      I3 => \setpoint_ch9_up_reg_n_0_[18]\,
      O => \errors_channel[25]_i_15_n_0\
    );
\errors_channel[25]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch8_reg[18]_i_1_n_5\,
      I1 => \setpoint_ch9_up_reg_n_0_[17]\,
      I2 => \ch8_reg[18]_i_1_n_6\,
      I3 => \setpoint_ch9_up_reg_n_0_[16]\,
      O => \errors_channel[25]_i_16_n_0\
    );
\errors_channel[25]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch9_up_reg_n_0_[23]\,
      I1 => \ch8_reg[26]_i_1_n_7\,
      I2 => \setpoint_ch9_up_reg_n_0_[22]\,
      I3 => \ch8_reg[22]_i_1_n_4\,
      O => \errors_channel[25]_i_17_n_0\
    );
\errors_channel[25]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch9_up_reg_n_0_[21]\,
      I1 => \ch8_reg[22]_i_1_n_5\,
      I2 => \setpoint_ch9_up_reg_n_0_[20]\,
      I3 => \ch8_reg[22]_i_1_n_6\,
      O => \errors_channel[25]_i_18_n_0\
    );
\errors_channel[25]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch9_up_reg_n_0_[19]\,
      I1 => \ch8_reg[22]_i_1_n_7\,
      I2 => \setpoint_ch9_up_reg_n_0_[18]\,
      I3 => \ch8_reg[18]_i_1_n_4\,
      O => \errors_channel[25]_i_19_n_0\
    );
\errors_channel[25]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch9_up_reg_n_0_[17]\,
      I1 => \ch8_reg[18]_i_1_n_5\,
      I2 => \setpoint_ch9_up_reg_n_0_[16]\,
      I3 => \ch8_reg[18]_i_1_n_6\,
      O => \errors_channel[25]_i_20_n_0\
    );
\errors_channel[25]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch8_reg[18]_i_1_n_7\,
      I1 => \setpoint_ch9_up_reg_n_0_[15]\,
      I2 => \ch8_reg[14]_i_1_n_4\,
      I3 => \setpoint_ch9_up_reg_n_0_[14]\,
      O => \errors_channel[25]_i_22_n_0\
    );
\errors_channel[25]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch8_reg[14]_i_1_n_5\,
      I1 => \setpoint_ch9_up_reg_n_0_[13]\,
      I2 => \ch8_reg[14]_i_1_n_6\,
      I3 => \setpoint_ch9_up_reg_n_0_[12]\,
      O => \errors_channel[25]_i_23_n_0\
    );
\errors_channel[25]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"222B"
    )
        port map (
      I0 => \ch8_reg[14]_i_1_n_7\,
      I1 => \setpoint_ch9_up_reg_n_0_[11]\,
      I2 => receive_data_a2(10),
      I3 => \setpoint_ch9_up_reg_n_0_[10]\,
      O => \errors_channel[25]_i_24_n_0\
    );
\errors_channel[25]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_a2(9),
      I1 => \setpoint_ch9_up_reg_n_0_[9]\,
      I2 => receive_data_a2(8),
      I3 => \setpoint_ch9_up_reg_n_0_[8]\,
      O => \errors_channel[25]_i_25_n_0\
    );
\errors_channel[25]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch9_up_reg_n_0_[15]\,
      I1 => \ch8_reg[18]_i_1_n_7\,
      I2 => \setpoint_ch9_up_reg_n_0_[14]\,
      I3 => \ch8_reg[14]_i_1_n_4\,
      O => \errors_channel[25]_i_26_n_0\
    );
\errors_channel[25]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch9_up_reg_n_0_[13]\,
      I1 => \ch8_reg[14]_i_1_n_5\,
      I2 => \setpoint_ch9_up_reg_n_0_[12]\,
      I3 => \ch8_reg[14]_i_1_n_6\,
      O => \errors_channel[25]_i_27_n_0\
    );
\errors_channel[25]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \setpoint_ch9_up_reg_n_0_[10]\,
      I1 => receive_data_a2(10),
      I2 => \setpoint_ch9_up_reg_n_0_[11]\,
      I3 => \ch8_reg[14]_i_1_n_7\,
      O => \errors_channel[25]_i_28_n_0\
    );
\errors_channel[25]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch9_up_reg_n_0_[9]\,
      I1 => receive_data_a2(9),
      I2 => \setpoint_ch9_up_reg_n_0_[8]\,
      I3 => receive_data_a2(8),
      O => \errors_channel[25]_i_29_n_0\
    );
\errors_channel[25]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_a2(7),
      I1 => \setpoint_ch9_up_reg_n_0_[7]\,
      I2 => receive_data_a2(6),
      I3 => \setpoint_ch9_up_reg_n_0_[6]\,
      O => \errors_channel[25]_i_30_n_0\
    );
\errors_channel[25]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_a2(5),
      I1 => \setpoint_ch9_up_reg_n_0_[5]\,
      I2 => receive_data_a2(4),
      I3 => \setpoint_ch9_up_reg_n_0_[4]\,
      O => \errors_channel[25]_i_31_n_0\
    );
\errors_channel[25]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_a2(3),
      I1 => \setpoint_ch9_up_reg_n_0_[3]\,
      I2 => receive_data_a2(2),
      I3 => \setpoint_ch9_up_reg_n_0_[2]\,
      O => \errors_channel[25]_i_32_n_0\
    );
\errors_channel[25]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_a2(1),
      I1 => \setpoint_ch9_up_reg_n_0_[1]\,
      I2 => data_in_a2,
      I3 => \setpoint_ch9_up_reg_n_0_[0]\,
      O => \errors_channel[25]_i_33_n_0\
    );
\errors_channel[25]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch9_up_reg_n_0_[7]\,
      I1 => receive_data_a2(7),
      I2 => \setpoint_ch9_up_reg_n_0_[6]\,
      I3 => receive_data_a2(6),
      O => \errors_channel[25]_i_34_n_0\
    );
\errors_channel[25]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch9_up_reg_n_0_[5]\,
      I1 => receive_data_a2(5),
      I2 => \setpoint_ch9_up_reg_n_0_[4]\,
      I3 => receive_data_a2(4),
      O => \errors_channel[25]_i_35_n_0\
    );
\errors_channel[25]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch9_up_reg_n_0_[3]\,
      I1 => receive_data_a2(3),
      I2 => \setpoint_ch9_up_reg_n_0_[2]\,
      I3 => receive_data_a2(2),
      O => \errors_channel[25]_i_36_n_0\
    );
\errors_channel[25]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch9_up_reg_n_0_[1]\,
      I1 => receive_data_a2(1),
      I2 => \setpoint_ch9_up_reg_n_0_[0]\,
      I3 => data_in_a2,
      O => \errors_channel[25]_i_37_n_0\
    );
\errors_channel[25]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch8_reg[31]_i_1_n_7\,
      I1 => \setpoint_ch9_up_reg_n_0_[31]\,
      I2 => \ch8_reg[30]_i_1_n_4\,
      I3 => \setpoint_ch9_up_reg_n_0_[30]\,
      O => \errors_channel[25]_i_4_n_0\
    );
\errors_channel[25]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch8_reg[30]_i_1_n_5\,
      I1 => \setpoint_ch9_up_reg_n_0_[29]\,
      I2 => \ch8_reg[30]_i_1_n_6\,
      I3 => \setpoint_ch9_up_reg_n_0_[28]\,
      O => \errors_channel[25]_i_5_n_0\
    );
\errors_channel[25]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch8_reg[30]_i_1_n_7\,
      I1 => \setpoint_ch9_up_reg_n_0_[27]\,
      I2 => \ch8_reg[26]_i_1_n_4\,
      I3 => \setpoint_ch9_up_reg_n_0_[26]\,
      O => \errors_channel[25]_i_6_n_0\
    );
\errors_channel[25]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch8_reg[26]_i_1_n_5\,
      I1 => \setpoint_ch9_up_reg_n_0_[25]\,
      I2 => \ch8_reg[26]_i_1_n_6\,
      I3 => \setpoint_ch9_up_reg_n_0_[24]\,
      O => \errors_channel[25]_i_7_n_0\
    );
\errors_channel[25]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch9_up_reg_n_0_[31]\,
      I1 => \ch8_reg[31]_i_1_n_7\,
      I2 => \setpoint_ch9_up_reg_n_0_[30]\,
      I3 => \ch8_reg[30]_i_1_n_4\,
      O => \errors_channel[25]_i_8_n_0\
    );
\errors_channel[25]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch9_up_reg_n_0_[29]\,
      I1 => \ch8_reg[30]_i_1_n_5\,
      I2 => \setpoint_ch9_up_reg_n_0_[28]\,
      I3 => \ch8_reg[30]_i_1_n_6\,
      O => \errors_channel[25]_i_9_n_0\
    );
\errors_channel[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF88"
    )
        port map (
      I0 => \^state_reg[4]__0_0\,
      I1 => \errors_channel_reg[26]_i_2_n_0\,
      I2 => slv_reg4(0),
      I3 => \errors_channel_reg_n_0_[26]\,
      O => \errors_channel[26]_i_1_n_0\
    );
\errors_channel[26]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch10_up_reg_n_0_[27]\,
      I1 => \ch10_reg[30]_i_1_n_7\,
      I2 => \setpoint_ch10_up_reg_n_0_[26]\,
      I3 => \ch10_reg[26]_i_1_n_4\,
      O => \errors_channel[26]_i_10_n_0\
    );
\errors_channel[26]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch10_up_reg_n_0_[25]\,
      I1 => \ch10_reg[26]_i_1_n_5\,
      I2 => \setpoint_ch10_up_reg_n_0_[24]\,
      I3 => \ch10_reg[26]_i_1_n_6\,
      O => \errors_channel[26]_i_11_n_0\
    );
\errors_channel[26]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch10_reg[26]_i_1_n_7\,
      I1 => \setpoint_ch10_up_reg_n_0_[23]\,
      I2 => \ch10_reg[22]_i_1_n_4\,
      I3 => \setpoint_ch10_up_reg_n_0_[22]\,
      O => \errors_channel[26]_i_13_n_0\
    );
\errors_channel[26]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch10_reg[22]_i_1_n_5\,
      I1 => \setpoint_ch10_up_reg_n_0_[21]\,
      I2 => \ch10_reg[22]_i_1_n_6\,
      I3 => \setpoint_ch10_up_reg_n_0_[20]\,
      O => \errors_channel[26]_i_14_n_0\
    );
\errors_channel[26]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch10_reg[22]_i_1_n_7\,
      I1 => \setpoint_ch10_up_reg_n_0_[19]\,
      I2 => \ch10_reg[18]_i_1_n_4\,
      I3 => \setpoint_ch10_up_reg_n_0_[18]\,
      O => \errors_channel[26]_i_15_n_0\
    );
\errors_channel[26]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch10_reg[18]_i_1_n_5\,
      I1 => \setpoint_ch10_up_reg_n_0_[17]\,
      I2 => \ch10_reg[18]_i_1_n_6\,
      I3 => \setpoint_ch10_up_reg_n_0_[16]\,
      O => \errors_channel[26]_i_16_n_0\
    );
\errors_channel[26]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch10_up_reg_n_0_[23]\,
      I1 => \ch10_reg[26]_i_1_n_7\,
      I2 => \setpoint_ch10_up_reg_n_0_[22]\,
      I3 => \ch10_reg[22]_i_1_n_4\,
      O => \errors_channel[26]_i_17_n_0\
    );
\errors_channel[26]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch10_up_reg_n_0_[21]\,
      I1 => \ch10_reg[22]_i_1_n_5\,
      I2 => \setpoint_ch10_up_reg_n_0_[20]\,
      I3 => \ch10_reg[22]_i_1_n_6\,
      O => \errors_channel[26]_i_18_n_0\
    );
\errors_channel[26]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch10_up_reg_n_0_[19]\,
      I1 => \ch10_reg[22]_i_1_n_7\,
      I2 => \setpoint_ch10_up_reg_n_0_[18]\,
      I3 => \ch10_reg[18]_i_1_n_4\,
      O => \errors_channel[26]_i_19_n_0\
    );
\errors_channel[26]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch10_up_reg_n_0_[17]\,
      I1 => \ch10_reg[18]_i_1_n_5\,
      I2 => \setpoint_ch10_up_reg_n_0_[16]\,
      I3 => \ch10_reg[18]_i_1_n_6\,
      O => \errors_channel[26]_i_20_n_0\
    );
\errors_channel[26]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch10_reg[18]_i_1_n_7\,
      I1 => \setpoint_ch10_up_reg_n_0_[15]\,
      I2 => \ch10_reg[14]_i_1_n_4\,
      I3 => \setpoint_ch10_up_reg_n_0_[14]\,
      O => \errors_channel[26]_i_22_n_0\
    );
\errors_channel[26]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch10_reg[14]_i_1_n_5\,
      I1 => \setpoint_ch10_up_reg_n_0_[13]\,
      I2 => \ch10_reg[14]_i_1_n_6\,
      I3 => \setpoint_ch10_up_reg_n_0_[12]\,
      O => \errors_channel[26]_i_23_n_0\
    );
\errors_channel[26]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"222B"
    )
        port map (
      I0 => \ch10_reg[14]_i_1_n_7\,
      I1 => \setpoint_ch10_up_reg_n_0_[11]\,
      I2 => receive_data_b2(10),
      I3 => \setpoint_ch10_up_reg_n_0_[10]\,
      O => \errors_channel[26]_i_24_n_0\
    );
\errors_channel[26]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_b2(9),
      I1 => \setpoint_ch10_up_reg_n_0_[9]\,
      I2 => receive_data_b2(8),
      I3 => \setpoint_ch10_up_reg_n_0_[8]\,
      O => \errors_channel[26]_i_25_n_0\
    );
\errors_channel[26]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch10_up_reg_n_0_[15]\,
      I1 => \ch10_reg[18]_i_1_n_7\,
      I2 => \setpoint_ch10_up_reg_n_0_[14]\,
      I3 => \ch10_reg[14]_i_1_n_4\,
      O => \errors_channel[26]_i_26_n_0\
    );
\errors_channel[26]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch10_up_reg_n_0_[13]\,
      I1 => \ch10_reg[14]_i_1_n_5\,
      I2 => \setpoint_ch10_up_reg_n_0_[12]\,
      I3 => \ch10_reg[14]_i_1_n_6\,
      O => \errors_channel[26]_i_27_n_0\
    );
\errors_channel[26]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \setpoint_ch10_up_reg_n_0_[10]\,
      I1 => receive_data_b2(10),
      I2 => \setpoint_ch10_up_reg_n_0_[11]\,
      I3 => \ch10_reg[14]_i_1_n_7\,
      O => \errors_channel[26]_i_28_n_0\
    );
\errors_channel[26]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch10_up_reg_n_0_[9]\,
      I1 => receive_data_b2(9),
      I2 => \setpoint_ch10_up_reg_n_0_[8]\,
      I3 => receive_data_b2(8),
      O => \errors_channel[26]_i_29_n_0\
    );
\errors_channel[26]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_b2(7),
      I1 => \setpoint_ch10_up_reg_n_0_[7]\,
      I2 => receive_data_b2(6),
      I3 => \setpoint_ch10_up_reg_n_0_[6]\,
      O => \errors_channel[26]_i_30_n_0\
    );
\errors_channel[26]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_b2(5),
      I1 => \setpoint_ch10_up_reg_n_0_[5]\,
      I2 => receive_data_b2(4),
      I3 => \setpoint_ch10_up_reg_n_0_[4]\,
      O => \errors_channel[26]_i_31_n_0\
    );
\errors_channel[26]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_b2(3),
      I1 => \setpoint_ch10_up_reg_n_0_[3]\,
      I2 => receive_data_b2(2),
      I3 => \setpoint_ch10_up_reg_n_0_[2]\,
      O => \errors_channel[26]_i_32_n_0\
    );
\errors_channel[26]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_b2(1),
      I1 => \setpoint_ch10_up_reg_n_0_[1]\,
      I2 => data_in_b2,
      I3 => \setpoint_ch10_up_reg_n_0_[0]\,
      O => \errors_channel[26]_i_33_n_0\
    );
\errors_channel[26]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch10_up_reg_n_0_[7]\,
      I1 => receive_data_b2(7),
      I2 => \setpoint_ch10_up_reg_n_0_[6]\,
      I3 => receive_data_b2(6),
      O => \errors_channel[26]_i_34_n_0\
    );
\errors_channel[26]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch10_up_reg_n_0_[5]\,
      I1 => receive_data_b2(5),
      I2 => \setpoint_ch10_up_reg_n_0_[4]\,
      I3 => receive_data_b2(4),
      O => \errors_channel[26]_i_35_n_0\
    );
\errors_channel[26]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch10_up_reg_n_0_[3]\,
      I1 => receive_data_b2(3),
      I2 => \setpoint_ch10_up_reg_n_0_[2]\,
      I3 => receive_data_b2(2),
      O => \errors_channel[26]_i_36_n_0\
    );
\errors_channel[26]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch10_up_reg_n_0_[1]\,
      I1 => receive_data_b2(1),
      I2 => \setpoint_ch10_up_reg_n_0_[0]\,
      I3 => data_in_b2,
      O => \errors_channel[26]_i_37_n_0\
    );
\errors_channel[26]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch10_reg[31]_i_1_n_7\,
      I1 => \setpoint_ch10_up_reg_n_0_[31]\,
      I2 => \ch10_reg[30]_i_1_n_4\,
      I3 => \setpoint_ch10_up_reg_n_0_[30]\,
      O => \errors_channel[26]_i_4_n_0\
    );
\errors_channel[26]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch10_reg[30]_i_1_n_5\,
      I1 => \setpoint_ch10_up_reg_n_0_[29]\,
      I2 => \ch10_reg[30]_i_1_n_6\,
      I3 => \setpoint_ch10_up_reg_n_0_[28]\,
      O => \errors_channel[26]_i_5_n_0\
    );
\errors_channel[26]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch10_reg[30]_i_1_n_7\,
      I1 => \setpoint_ch10_up_reg_n_0_[27]\,
      I2 => \ch10_reg[26]_i_1_n_4\,
      I3 => \setpoint_ch10_up_reg_n_0_[26]\,
      O => \errors_channel[26]_i_6_n_0\
    );
\errors_channel[26]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch10_reg[26]_i_1_n_5\,
      I1 => \setpoint_ch10_up_reg_n_0_[25]\,
      I2 => \ch10_reg[26]_i_1_n_6\,
      I3 => \setpoint_ch10_up_reg_n_0_[24]\,
      O => \errors_channel[26]_i_7_n_0\
    );
\errors_channel[26]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch10_up_reg_n_0_[31]\,
      I1 => \ch10_reg[31]_i_1_n_7\,
      I2 => \setpoint_ch10_up_reg_n_0_[30]\,
      I3 => \ch10_reg[30]_i_1_n_4\,
      O => \errors_channel[26]_i_8_n_0\
    );
\errors_channel[26]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch10_up_reg_n_0_[29]\,
      I1 => \ch10_reg[30]_i_1_n_5\,
      I2 => \setpoint_ch10_up_reg_n_0_[28]\,
      I3 => \ch10_reg[30]_i_1_n_6\,
      O => \errors_channel[26]_i_9_n_0\
    );
\errors_channel[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF88"
    )
        port map (
      I0 => \ch1[31]_i_1_n_0\,
      I1 => ltOp11_in,
      I2 => slv_reg4(0),
      I3 => \errors_channel_reg_n_0_[27]\,
      O => \errors_channel[27]_i_1_n_0\
    );
\errors_channel[27]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch11_up_reg_n_0_[27]\,
      I1 => \ch10_reg[30]_i_1_n_7\,
      I2 => \setpoint_ch11_up_reg_n_0_[26]\,
      I3 => \ch10_reg[26]_i_1_n_4\,
      O => \errors_channel[27]_i_10_n_0\
    );
\errors_channel[27]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch11_up_reg_n_0_[25]\,
      I1 => \ch10_reg[26]_i_1_n_5\,
      I2 => \setpoint_ch11_up_reg_n_0_[24]\,
      I3 => \ch10_reg[26]_i_1_n_6\,
      O => \errors_channel[27]_i_11_n_0\
    );
\errors_channel[27]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch10_reg[26]_i_1_n_7\,
      I1 => \setpoint_ch11_up_reg_n_0_[23]\,
      I2 => \ch10_reg[22]_i_1_n_4\,
      I3 => \setpoint_ch11_up_reg_n_0_[22]\,
      O => \errors_channel[27]_i_13_n_0\
    );
\errors_channel[27]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch10_reg[22]_i_1_n_5\,
      I1 => \setpoint_ch11_up_reg_n_0_[21]\,
      I2 => \ch10_reg[22]_i_1_n_6\,
      I3 => \setpoint_ch11_up_reg_n_0_[20]\,
      O => \errors_channel[27]_i_14_n_0\
    );
\errors_channel[27]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch10_reg[22]_i_1_n_7\,
      I1 => \setpoint_ch11_up_reg_n_0_[19]\,
      I2 => \ch10_reg[18]_i_1_n_4\,
      I3 => \setpoint_ch11_up_reg_n_0_[18]\,
      O => \errors_channel[27]_i_15_n_0\
    );
\errors_channel[27]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch10_reg[18]_i_1_n_5\,
      I1 => \setpoint_ch11_up_reg_n_0_[17]\,
      I2 => \ch10_reg[18]_i_1_n_6\,
      I3 => \setpoint_ch11_up_reg_n_0_[16]\,
      O => \errors_channel[27]_i_16_n_0\
    );
\errors_channel[27]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch11_up_reg_n_0_[23]\,
      I1 => \ch10_reg[26]_i_1_n_7\,
      I2 => \setpoint_ch11_up_reg_n_0_[22]\,
      I3 => \ch10_reg[22]_i_1_n_4\,
      O => \errors_channel[27]_i_17_n_0\
    );
\errors_channel[27]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch11_up_reg_n_0_[21]\,
      I1 => \ch10_reg[22]_i_1_n_5\,
      I2 => \setpoint_ch11_up_reg_n_0_[20]\,
      I3 => \ch10_reg[22]_i_1_n_6\,
      O => \errors_channel[27]_i_18_n_0\
    );
\errors_channel[27]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch11_up_reg_n_0_[19]\,
      I1 => \ch10_reg[22]_i_1_n_7\,
      I2 => \setpoint_ch11_up_reg_n_0_[18]\,
      I3 => \ch10_reg[18]_i_1_n_4\,
      O => \errors_channel[27]_i_19_n_0\
    );
\errors_channel[27]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch11_up_reg_n_0_[17]\,
      I1 => \ch10_reg[18]_i_1_n_5\,
      I2 => \setpoint_ch11_up_reg_n_0_[16]\,
      I3 => \ch10_reg[18]_i_1_n_6\,
      O => \errors_channel[27]_i_20_n_0\
    );
\errors_channel[27]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch10_reg[18]_i_1_n_7\,
      I1 => \setpoint_ch11_up_reg_n_0_[15]\,
      I2 => \ch10_reg[14]_i_1_n_4\,
      I3 => \setpoint_ch11_up_reg_n_0_[14]\,
      O => \errors_channel[27]_i_22_n_0\
    );
\errors_channel[27]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch10_reg[14]_i_1_n_5\,
      I1 => \setpoint_ch11_up_reg_n_0_[13]\,
      I2 => \ch10_reg[14]_i_1_n_6\,
      I3 => \setpoint_ch11_up_reg_n_0_[12]\,
      O => \errors_channel[27]_i_23_n_0\
    );
\errors_channel[27]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"222B"
    )
        port map (
      I0 => \ch10_reg[14]_i_1_n_7\,
      I1 => \setpoint_ch11_up_reg_n_0_[11]\,
      I2 => receive_data_b2(10),
      I3 => \setpoint_ch11_up_reg_n_0_[10]\,
      O => \errors_channel[27]_i_24_n_0\
    );
\errors_channel[27]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_b2(9),
      I1 => \setpoint_ch11_up_reg_n_0_[9]\,
      I2 => receive_data_b2(8),
      I3 => \setpoint_ch11_up_reg_n_0_[8]\,
      O => \errors_channel[27]_i_25_n_0\
    );
\errors_channel[27]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch11_up_reg_n_0_[15]\,
      I1 => \ch10_reg[18]_i_1_n_7\,
      I2 => \setpoint_ch11_up_reg_n_0_[14]\,
      I3 => \ch10_reg[14]_i_1_n_4\,
      O => \errors_channel[27]_i_26_n_0\
    );
\errors_channel[27]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch11_up_reg_n_0_[13]\,
      I1 => \ch10_reg[14]_i_1_n_5\,
      I2 => \setpoint_ch11_up_reg_n_0_[12]\,
      I3 => \ch10_reg[14]_i_1_n_6\,
      O => \errors_channel[27]_i_27_n_0\
    );
\errors_channel[27]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \setpoint_ch11_up_reg_n_0_[10]\,
      I1 => receive_data_b2(10),
      I2 => \setpoint_ch11_up_reg_n_0_[11]\,
      I3 => \ch10_reg[14]_i_1_n_7\,
      O => \errors_channel[27]_i_28_n_0\
    );
\errors_channel[27]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch11_up_reg_n_0_[9]\,
      I1 => receive_data_b2(9),
      I2 => \setpoint_ch11_up_reg_n_0_[8]\,
      I3 => receive_data_b2(8),
      O => \errors_channel[27]_i_29_n_0\
    );
\errors_channel[27]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_b2(7),
      I1 => \setpoint_ch11_up_reg_n_0_[7]\,
      I2 => receive_data_b2(6),
      I3 => \setpoint_ch11_up_reg_n_0_[6]\,
      O => \errors_channel[27]_i_30_n_0\
    );
\errors_channel[27]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_b2(5),
      I1 => \setpoint_ch11_up_reg_n_0_[5]\,
      I2 => receive_data_b2(4),
      I3 => \setpoint_ch11_up_reg_n_0_[4]\,
      O => \errors_channel[27]_i_31_n_0\
    );
\errors_channel[27]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_b2(3),
      I1 => \setpoint_ch11_up_reg_n_0_[3]\,
      I2 => receive_data_b2(2),
      I3 => \setpoint_ch11_up_reg_n_0_[2]\,
      O => \errors_channel[27]_i_32_n_0\
    );
\errors_channel[27]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_b2(1),
      I1 => \setpoint_ch11_up_reg_n_0_[1]\,
      I2 => data_in_b2,
      I3 => \setpoint_ch11_up_reg_n_0_[0]\,
      O => \errors_channel[27]_i_33_n_0\
    );
\errors_channel[27]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch11_up_reg_n_0_[7]\,
      I1 => receive_data_b2(7),
      I2 => \setpoint_ch11_up_reg_n_0_[6]\,
      I3 => receive_data_b2(6),
      O => \errors_channel[27]_i_34_n_0\
    );
\errors_channel[27]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch11_up_reg_n_0_[5]\,
      I1 => receive_data_b2(5),
      I2 => \setpoint_ch11_up_reg_n_0_[4]\,
      I3 => receive_data_b2(4),
      O => \errors_channel[27]_i_35_n_0\
    );
\errors_channel[27]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch11_up_reg_n_0_[3]\,
      I1 => receive_data_b2(3),
      I2 => \setpoint_ch11_up_reg_n_0_[2]\,
      I3 => receive_data_b2(2),
      O => \errors_channel[27]_i_36_n_0\
    );
\errors_channel[27]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch11_up_reg_n_0_[1]\,
      I1 => receive_data_b2(1),
      I2 => \setpoint_ch11_up_reg_n_0_[0]\,
      I3 => data_in_b2,
      O => \errors_channel[27]_i_37_n_0\
    );
\errors_channel[27]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch10_reg[31]_i_1_n_7\,
      I1 => \setpoint_ch11_up_reg_n_0_[31]\,
      I2 => \ch10_reg[30]_i_1_n_4\,
      I3 => \setpoint_ch11_up_reg_n_0_[30]\,
      O => \errors_channel[27]_i_4_n_0\
    );
\errors_channel[27]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch10_reg[30]_i_1_n_5\,
      I1 => \setpoint_ch11_up_reg_n_0_[29]\,
      I2 => \ch10_reg[30]_i_1_n_6\,
      I3 => \setpoint_ch11_up_reg_n_0_[28]\,
      O => \errors_channel[27]_i_5_n_0\
    );
\errors_channel[27]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch10_reg[30]_i_1_n_7\,
      I1 => \setpoint_ch11_up_reg_n_0_[27]\,
      I2 => \ch10_reg[26]_i_1_n_4\,
      I3 => \setpoint_ch11_up_reg_n_0_[26]\,
      O => \errors_channel[27]_i_6_n_0\
    );
\errors_channel[27]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch10_reg[26]_i_1_n_5\,
      I1 => \setpoint_ch11_up_reg_n_0_[25]\,
      I2 => \ch10_reg[26]_i_1_n_6\,
      I3 => \setpoint_ch11_up_reg_n_0_[24]\,
      O => \errors_channel[27]_i_7_n_0\
    );
\errors_channel[27]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch11_up_reg_n_0_[31]\,
      I1 => \ch10_reg[31]_i_1_n_7\,
      I2 => \setpoint_ch11_up_reg_n_0_[30]\,
      I3 => \ch10_reg[30]_i_1_n_4\,
      O => \errors_channel[27]_i_8_n_0\
    );
\errors_channel[27]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch11_up_reg_n_0_[29]\,
      I1 => \ch10_reg[30]_i_1_n_5\,
      I2 => \setpoint_ch11_up_reg_n_0_[28]\,
      I3 => \ch10_reg[30]_i_1_n_6\,
      O => \errors_channel[27]_i_9_n_0\
    );
\errors_channel[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF88"
    )
        port map (
      I0 => \^state_reg[4]__0_0\,
      I1 => \errors_channel_reg[28]_i_2_n_0\,
      I2 => slv_reg4(0),
      I3 => \errors_channel_reg_n_0_[28]\,
      O => \errors_channel[28]_i_1_n_0\
    );
\errors_channel[28]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch12_up_reg_n_0_[27]\,
      I1 => \ch12_reg[30]_i_1_n_7\,
      I2 => \setpoint_ch12_up_reg_n_0_[26]\,
      I3 => \ch12_reg[26]_i_1_n_4\,
      O => \errors_channel[28]_i_10_n_0\
    );
\errors_channel[28]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch12_up_reg_n_0_[25]\,
      I1 => \ch12_reg[26]_i_1_n_5\,
      I2 => \setpoint_ch12_up_reg_n_0_[24]\,
      I3 => \ch12_reg[26]_i_1_n_6\,
      O => \errors_channel[28]_i_11_n_0\
    );
\errors_channel[28]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch12_reg[26]_i_1_n_7\,
      I1 => \setpoint_ch12_up_reg_n_0_[23]\,
      I2 => \ch12_reg[22]_i_1_n_4\,
      I3 => \setpoint_ch12_up_reg_n_0_[22]\,
      O => \errors_channel[28]_i_13_n_0\
    );
\errors_channel[28]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch12_reg[22]_i_1_n_5\,
      I1 => \setpoint_ch12_up_reg_n_0_[21]\,
      I2 => \ch12_reg[22]_i_1_n_6\,
      I3 => \setpoint_ch12_up_reg_n_0_[20]\,
      O => \errors_channel[28]_i_14_n_0\
    );
\errors_channel[28]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch12_reg[22]_i_1_n_7\,
      I1 => \setpoint_ch12_up_reg_n_0_[19]\,
      I2 => \ch12_reg[18]_i_1_n_4\,
      I3 => \setpoint_ch12_up_reg_n_0_[18]\,
      O => \errors_channel[28]_i_15_n_0\
    );
\errors_channel[28]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch12_reg[18]_i_1_n_5\,
      I1 => \setpoint_ch12_up_reg_n_0_[17]\,
      I2 => \ch12_reg[18]_i_1_n_6\,
      I3 => \setpoint_ch12_up_reg_n_0_[16]\,
      O => \errors_channel[28]_i_16_n_0\
    );
\errors_channel[28]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch12_up_reg_n_0_[23]\,
      I1 => \ch12_reg[26]_i_1_n_7\,
      I2 => \setpoint_ch12_up_reg_n_0_[22]\,
      I3 => \ch12_reg[22]_i_1_n_4\,
      O => \errors_channel[28]_i_17_n_0\
    );
\errors_channel[28]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch12_up_reg_n_0_[21]\,
      I1 => \ch12_reg[22]_i_1_n_5\,
      I2 => \setpoint_ch12_up_reg_n_0_[20]\,
      I3 => \ch12_reg[22]_i_1_n_6\,
      O => \errors_channel[28]_i_18_n_0\
    );
\errors_channel[28]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch12_up_reg_n_0_[19]\,
      I1 => \ch12_reg[22]_i_1_n_7\,
      I2 => \setpoint_ch12_up_reg_n_0_[18]\,
      I3 => \ch12_reg[18]_i_1_n_4\,
      O => \errors_channel[28]_i_19_n_0\
    );
\errors_channel[28]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch12_up_reg_n_0_[17]\,
      I1 => \ch12_reg[18]_i_1_n_5\,
      I2 => \setpoint_ch12_up_reg_n_0_[16]\,
      I3 => \ch12_reg[18]_i_1_n_6\,
      O => \errors_channel[28]_i_20_n_0\
    );
\errors_channel[28]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch12_reg[18]_i_1_n_7\,
      I1 => \setpoint_ch12_up_reg_n_0_[15]\,
      I2 => \ch12_reg[14]_i_1_n_4\,
      I3 => \setpoint_ch12_up_reg_n_0_[14]\,
      O => \errors_channel[28]_i_22_n_0\
    );
\errors_channel[28]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch12_reg[14]_i_1_n_5\,
      I1 => \setpoint_ch12_up_reg_n_0_[13]\,
      I2 => \ch12_reg[14]_i_1_n_6\,
      I3 => \setpoint_ch12_up_reg_n_0_[12]\,
      O => \errors_channel[28]_i_23_n_0\
    );
\errors_channel[28]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"222B"
    )
        port map (
      I0 => \ch12_reg[14]_i_1_n_7\,
      I1 => \setpoint_ch12_up_reg_n_0_[11]\,
      I2 => receive_data_a3(10),
      I3 => \setpoint_ch12_up_reg_n_0_[10]\,
      O => \errors_channel[28]_i_24_n_0\
    );
\errors_channel[28]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_a3(9),
      I1 => \setpoint_ch12_up_reg_n_0_[9]\,
      I2 => receive_data_a3(8),
      I3 => \setpoint_ch12_up_reg_n_0_[8]\,
      O => \errors_channel[28]_i_25_n_0\
    );
\errors_channel[28]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch12_up_reg_n_0_[15]\,
      I1 => \ch12_reg[18]_i_1_n_7\,
      I2 => \setpoint_ch12_up_reg_n_0_[14]\,
      I3 => \ch12_reg[14]_i_1_n_4\,
      O => \errors_channel[28]_i_26_n_0\
    );
\errors_channel[28]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch12_up_reg_n_0_[13]\,
      I1 => \ch12_reg[14]_i_1_n_5\,
      I2 => \setpoint_ch12_up_reg_n_0_[12]\,
      I3 => \ch12_reg[14]_i_1_n_6\,
      O => \errors_channel[28]_i_27_n_0\
    );
\errors_channel[28]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \setpoint_ch12_up_reg_n_0_[10]\,
      I1 => receive_data_a3(10),
      I2 => \setpoint_ch12_up_reg_n_0_[11]\,
      I3 => \ch12_reg[14]_i_1_n_7\,
      O => \errors_channel[28]_i_28_n_0\
    );
\errors_channel[28]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch12_up_reg_n_0_[9]\,
      I1 => receive_data_a3(9),
      I2 => \setpoint_ch12_up_reg_n_0_[8]\,
      I3 => receive_data_a3(8),
      O => \errors_channel[28]_i_29_n_0\
    );
\errors_channel[28]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_a3(7),
      I1 => \setpoint_ch12_up_reg_n_0_[7]\,
      I2 => receive_data_a3(6),
      I3 => \setpoint_ch12_up_reg_n_0_[6]\,
      O => \errors_channel[28]_i_30_n_0\
    );
\errors_channel[28]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_a3(5),
      I1 => \setpoint_ch12_up_reg_n_0_[5]\,
      I2 => receive_data_a3(4),
      I3 => \setpoint_ch12_up_reg_n_0_[4]\,
      O => \errors_channel[28]_i_31_n_0\
    );
\errors_channel[28]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_a3(3),
      I1 => \setpoint_ch12_up_reg_n_0_[3]\,
      I2 => receive_data_a3(2),
      I3 => \setpoint_ch12_up_reg_n_0_[2]\,
      O => \errors_channel[28]_i_32_n_0\
    );
\errors_channel[28]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_a3(1),
      I1 => \setpoint_ch12_up_reg_n_0_[1]\,
      I2 => data_in_a3,
      I3 => \setpoint_ch12_up_reg_n_0_[0]\,
      O => \errors_channel[28]_i_33_n_0\
    );
\errors_channel[28]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch12_up_reg_n_0_[7]\,
      I1 => receive_data_a3(7),
      I2 => \setpoint_ch12_up_reg_n_0_[6]\,
      I3 => receive_data_a3(6),
      O => \errors_channel[28]_i_34_n_0\
    );
\errors_channel[28]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch12_up_reg_n_0_[5]\,
      I1 => receive_data_a3(5),
      I2 => \setpoint_ch12_up_reg_n_0_[4]\,
      I3 => receive_data_a3(4),
      O => \errors_channel[28]_i_35_n_0\
    );
\errors_channel[28]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch12_up_reg_n_0_[3]\,
      I1 => receive_data_a3(3),
      I2 => \setpoint_ch12_up_reg_n_0_[2]\,
      I3 => receive_data_a3(2),
      O => \errors_channel[28]_i_36_n_0\
    );
\errors_channel[28]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch12_up_reg_n_0_[1]\,
      I1 => receive_data_a3(1),
      I2 => \setpoint_ch12_up_reg_n_0_[0]\,
      I3 => data_in_a3,
      O => \errors_channel[28]_i_37_n_0\
    );
\errors_channel[28]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch12_reg[31]_i_1_n_7\,
      I1 => \setpoint_ch12_up_reg_n_0_[31]\,
      I2 => \ch12_reg[30]_i_1_n_4\,
      I3 => \setpoint_ch12_up_reg_n_0_[30]\,
      O => \errors_channel[28]_i_4_n_0\
    );
\errors_channel[28]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch12_reg[30]_i_1_n_5\,
      I1 => \setpoint_ch12_up_reg_n_0_[29]\,
      I2 => \ch12_reg[30]_i_1_n_6\,
      I3 => \setpoint_ch12_up_reg_n_0_[28]\,
      O => \errors_channel[28]_i_5_n_0\
    );
\errors_channel[28]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch12_reg[30]_i_1_n_7\,
      I1 => \setpoint_ch12_up_reg_n_0_[27]\,
      I2 => \ch12_reg[26]_i_1_n_4\,
      I3 => \setpoint_ch12_up_reg_n_0_[26]\,
      O => \errors_channel[28]_i_6_n_0\
    );
\errors_channel[28]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch12_reg[26]_i_1_n_5\,
      I1 => \setpoint_ch12_up_reg_n_0_[25]\,
      I2 => \ch12_reg[26]_i_1_n_6\,
      I3 => \setpoint_ch12_up_reg_n_0_[24]\,
      O => \errors_channel[28]_i_7_n_0\
    );
\errors_channel[28]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch12_up_reg_n_0_[31]\,
      I1 => \ch12_reg[31]_i_1_n_7\,
      I2 => \setpoint_ch12_up_reg_n_0_[30]\,
      I3 => \ch12_reg[30]_i_1_n_4\,
      O => \errors_channel[28]_i_8_n_0\
    );
\errors_channel[28]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch12_up_reg_n_0_[29]\,
      I1 => \ch12_reg[30]_i_1_n_5\,
      I2 => \setpoint_ch12_up_reg_n_0_[28]\,
      I3 => \ch12_reg[30]_i_1_n_6\,
      O => \errors_channel[28]_i_9_n_0\
    );
\errors_channel[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF88"
    )
        port map (
      I0 => \ch1[31]_i_1_n_0\,
      I1 => ltOp12_in,
      I2 => slv_reg4(0),
      I3 => \errors_channel_reg_n_0_[29]\,
      O => \errors_channel[29]_i_1_n_0\
    );
\errors_channel[29]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch13_up_reg_n_0_[27]\,
      I1 => \ch12_reg[30]_i_1_n_7\,
      I2 => \setpoint_ch13_up_reg_n_0_[26]\,
      I3 => \ch12_reg[26]_i_1_n_4\,
      O => \errors_channel[29]_i_10_n_0\
    );
\errors_channel[29]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch13_up_reg_n_0_[25]\,
      I1 => \ch12_reg[26]_i_1_n_5\,
      I2 => \setpoint_ch13_up_reg_n_0_[24]\,
      I3 => \ch12_reg[26]_i_1_n_6\,
      O => \errors_channel[29]_i_11_n_0\
    );
\errors_channel[29]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch12_reg[26]_i_1_n_7\,
      I1 => \setpoint_ch13_up_reg_n_0_[23]\,
      I2 => \ch12_reg[22]_i_1_n_4\,
      I3 => \setpoint_ch13_up_reg_n_0_[22]\,
      O => \errors_channel[29]_i_13_n_0\
    );
\errors_channel[29]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch12_reg[22]_i_1_n_5\,
      I1 => \setpoint_ch13_up_reg_n_0_[21]\,
      I2 => \ch12_reg[22]_i_1_n_6\,
      I3 => \setpoint_ch13_up_reg_n_0_[20]\,
      O => \errors_channel[29]_i_14_n_0\
    );
\errors_channel[29]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch12_reg[22]_i_1_n_7\,
      I1 => \setpoint_ch13_up_reg_n_0_[19]\,
      I2 => \ch12_reg[18]_i_1_n_4\,
      I3 => \setpoint_ch13_up_reg_n_0_[18]\,
      O => \errors_channel[29]_i_15_n_0\
    );
\errors_channel[29]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch12_reg[18]_i_1_n_5\,
      I1 => \setpoint_ch13_up_reg_n_0_[17]\,
      I2 => \ch12_reg[18]_i_1_n_6\,
      I3 => \setpoint_ch13_up_reg_n_0_[16]\,
      O => \errors_channel[29]_i_16_n_0\
    );
\errors_channel[29]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch13_up_reg_n_0_[23]\,
      I1 => \ch12_reg[26]_i_1_n_7\,
      I2 => \setpoint_ch13_up_reg_n_0_[22]\,
      I3 => \ch12_reg[22]_i_1_n_4\,
      O => \errors_channel[29]_i_17_n_0\
    );
\errors_channel[29]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch13_up_reg_n_0_[21]\,
      I1 => \ch12_reg[22]_i_1_n_5\,
      I2 => \setpoint_ch13_up_reg_n_0_[20]\,
      I3 => \ch12_reg[22]_i_1_n_6\,
      O => \errors_channel[29]_i_18_n_0\
    );
\errors_channel[29]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch13_up_reg_n_0_[19]\,
      I1 => \ch12_reg[22]_i_1_n_7\,
      I2 => \setpoint_ch13_up_reg_n_0_[18]\,
      I3 => \ch12_reg[18]_i_1_n_4\,
      O => \errors_channel[29]_i_19_n_0\
    );
\errors_channel[29]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch13_up_reg_n_0_[17]\,
      I1 => \ch12_reg[18]_i_1_n_5\,
      I2 => \setpoint_ch13_up_reg_n_0_[16]\,
      I3 => \ch12_reg[18]_i_1_n_6\,
      O => \errors_channel[29]_i_20_n_0\
    );
\errors_channel[29]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch12_reg[18]_i_1_n_7\,
      I1 => \setpoint_ch13_up_reg_n_0_[15]\,
      I2 => \ch12_reg[14]_i_1_n_4\,
      I3 => \setpoint_ch13_up_reg_n_0_[14]\,
      O => \errors_channel[29]_i_22_n_0\
    );
\errors_channel[29]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch12_reg[14]_i_1_n_5\,
      I1 => \setpoint_ch13_up_reg_n_0_[13]\,
      I2 => \ch12_reg[14]_i_1_n_6\,
      I3 => \setpoint_ch13_up_reg_n_0_[12]\,
      O => \errors_channel[29]_i_23_n_0\
    );
\errors_channel[29]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"222B"
    )
        port map (
      I0 => \ch12_reg[14]_i_1_n_7\,
      I1 => \setpoint_ch13_up_reg_n_0_[11]\,
      I2 => receive_data_a3(10),
      I3 => \setpoint_ch13_up_reg_n_0_[10]\,
      O => \errors_channel[29]_i_24_n_0\
    );
\errors_channel[29]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_a3(9),
      I1 => \setpoint_ch13_up_reg_n_0_[9]\,
      I2 => receive_data_a3(8),
      I3 => \setpoint_ch13_up_reg_n_0_[8]\,
      O => \errors_channel[29]_i_25_n_0\
    );
\errors_channel[29]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch13_up_reg_n_0_[15]\,
      I1 => \ch12_reg[18]_i_1_n_7\,
      I2 => \setpoint_ch13_up_reg_n_0_[14]\,
      I3 => \ch12_reg[14]_i_1_n_4\,
      O => \errors_channel[29]_i_26_n_0\
    );
\errors_channel[29]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch13_up_reg_n_0_[13]\,
      I1 => \ch12_reg[14]_i_1_n_5\,
      I2 => \setpoint_ch13_up_reg_n_0_[12]\,
      I3 => \ch12_reg[14]_i_1_n_6\,
      O => \errors_channel[29]_i_27_n_0\
    );
\errors_channel[29]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \setpoint_ch13_up_reg_n_0_[10]\,
      I1 => receive_data_a3(10),
      I2 => \setpoint_ch13_up_reg_n_0_[11]\,
      I3 => \ch12_reg[14]_i_1_n_7\,
      O => \errors_channel[29]_i_28_n_0\
    );
\errors_channel[29]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch13_up_reg_n_0_[9]\,
      I1 => receive_data_a3(9),
      I2 => \setpoint_ch13_up_reg_n_0_[8]\,
      I3 => receive_data_a3(8),
      O => \errors_channel[29]_i_29_n_0\
    );
\errors_channel[29]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_a3(7),
      I1 => \setpoint_ch13_up_reg_n_0_[7]\,
      I2 => receive_data_a3(6),
      I3 => \setpoint_ch13_up_reg_n_0_[6]\,
      O => \errors_channel[29]_i_30_n_0\
    );
\errors_channel[29]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_a3(5),
      I1 => \setpoint_ch13_up_reg_n_0_[5]\,
      I2 => receive_data_a3(4),
      I3 => \setpoint_ch13_up_reg_n_0_[4]\,
      O => \errors_channel[29]_i_31_n_0\
    );
\errors_channel[29]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_a3(3),
      I1 => \setpoint_ch13_up_reg_n_0_[3]\,
      I2 => receive_data_a3(2),
      I3 => \setpoint_ch13_up_reg_n_0_[2]\,
      O => \errors_channel[29]_i_32_n_0\
    );
\errors_channel[29]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => receive_data_a3(1),
      I1 => \setpoint_ch13_up_reg_n_0_[1]\,
      I2 => data_in_a3,
      I3 => \setpoint_ch13_up_reg_n_0_[0]\,
      O => \errors_channel[29]_i_33_n_0\
    );
\errors_channel[29]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch13_up_reg_n_0_[7]\,
      I1 => receive_data_a3(7),
      I2 => \setpoint_ch13_up_reg_n_0_[6]\,
      I3 => receive_data_a3(6),
      O => \errors_channel[29]_i_34_n_0\
    );
\errors_channel[29]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch13_up_reg_n_0_[5]\,
      I1 => receive_data_a3(5),
      I2 => \setpoint_ch13_up_reg_n_0_[4]\,
      I3 => receive_data_a3(4),
      O => \errors_channel[29]_i_35_n_0\
    );
\errors_channel[29]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch13_up_reg_n_0_[3]\,
      I1 => receive_data_a3(3),
      I2 => \setpoint_ch13_up_reg_n_0_[2]\,
      I3 => receive_data_a3(2),
      O => \errors_channel[29]_i_36_n_0\
    );
\errors_channel[29]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch13_up_reg_n_0_[1]\,
      I1 => receive_data_a3(1),
      I2 => \setpoint_ch13_up_reg_n_0_[0]\,
      I3 => data_in_a3,
      O => \errors_channel[29]_i_37_n_0\
    );
\errors_channel[29]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch12_reg[31]_i_1_n_7\,
      I1 => \setpoint_ch13_up_reg_n_0_[31]\,
      I2 => \ch12_reg[30]_i_1_n_4\,
      I3 => \setpoint_ch13_up_reg_n_0_[30]\,
      O => \errors_channel[29]_i_4_n_0\
    );
\errors_channel[29]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch12_reg[30]_i_1_n_5\,
      I1 => \setpoint_ch13_up_reg_n_0_[29]\,
      I2 => \ch12_reg[30]_i_1_n_6\,
      I3 => \setpoint_ch13_up_reg_n_0_[28]\,
      O => \errors_channel[29]_i_5_n_0\
    );
\errors_channel[29]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch12_reg[30]_i_1_n_7\,
      I1 => \setpoint_ch13_up_reg_n_0_[27]\,
      I2 => \ch12_reg[26]_i_1_n_4\,
      I3 => \setpoint_ch13_up_reg_n_0_[26]\,
      O => \errors_channel[29]_i_6_n_0\
    );
\errors_channel[29]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ch12_reg[26]_i_1_n_5\,
      I1 => \setpoint_ch13_up_reg_n_0_[25]\,
      I2 => \ch12_reg[26]_i_1_n_6\,
      I3 => \setpoint_ch13_up_reg_n_0_[24]\,
      O => \errors_channel[29]_i_7_n_0\
    );
\errors_channel[29]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch13_up_reg_n_0_[31]\,
      I1 => \ch12_reg[31]_i_1_n_7\,
      I2 => \setpoint_ch13_up_reg_n_0_[30]\,
      I3 => \ch12_reg[30]_i_1_n_4\,
      O => \errors_channel[29]_i_8_n_0\
    );
\errors_channel[29]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch13_up_reg_n_0_[29]\,
      I1 => \ch12_reg[30]_i_1_n_5\,
      I2 => \setpoint_ch13_up_reg_n_0_[28]\,
      I3 => \ch12_reg[30]_i_1_n_6\,
      O => \errors_channel[29]_i_9_n_0\
    );
\errors_channel[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF88"
    )
        port map (
      I0 => \^state_reg[4]__0_0\,
      I1 => \errors_channel_reg[2]_i_2_n_0\,
      I2 => slv_reg4(0),
      I3 => \errors_channel_reg_n_0_[2]\,
      O => \errors_channel[2]_i_1_n_0\
    );
\errors_channel[2]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch2_down_reg_n_0_[27]\,
      I1 => \ch2_reg[30]_i_1_n_7\,
      I2 => \setpoint_ch2_down_reg_n_0_[26]\,
      I3 => \ch2_reg[26]_i_1_n_4\,
      O => \errors_channel[2]_i_10_n_0\
    );
\errors_channel[2]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch2_down_reg_n_0_[25]\,
      I1 => \ch2_reg[26]_i_1_n_5\,
      I2 => \setpoint_ch2_down_reg_n_0_[24]\,
      I3 => \ch2_reg[26]_i_1_n_6\,
      O => \errors_channel[2]_i_11_n_0\
    );
\errors_channel[2]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch2_reg[26]_i_1_n_7\,
      I1 => \setpoint_ch2_down_reg_n_0_[23]\,
      I2 => \setpoint_ch2_down_reg_n_0_[22]\,
      I3 => \ch2_reg[22]_i_1_n_4\,
      O => \errors_channel[2]_i_13_n_0\
    );
\errors_channel[2]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch2_reg[22]_i_1_n_5\,
      I1 => \setpoint_ch2_down_reg_n_0_[21]\,
      I2 => \setpoint_ch2_down_reg_n_0_[20]\,
      I3 => \ch2_reg[22]_i_1_n_6\,
      O => \errors_channel[2]_i_14_n_0\
    );
\errors_channel[2]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch2_reg[22]_i_1_n_7\,
      I1 => \setpoint_ch2_down_reg_n_0_[19]\,
      I2 => \setpoint_ch2_down_reg_n_0_[18]\,
      I3 => \ch2_reg[18]_i_1_n_4\,
      O => \errors_channel[2]_i_15_n_0\
    );
\errors_channel[2]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch2_reg[18]_i_1_n_5\,
      I1 => \setpoint_ch2_down_reg_n_0_[17]\,
      I2 => \setpoint_ch2_down_reg_n_0_[16]\,
      I3 => \ch2_reg[18]_i_1_n_6\,
      O => \errors_channel[2]_i_16_n_0\
    );
\errors_channel[2]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch2_down_reg_n_0_[23]\,
      I1 => \ch2_reg[26]_i_1_n_7\,
      I2 => \setpoint_ch2_down_reg_n_0_[22]\,
      I3 => \ch2_reg[22]_i_1_n_4\,
      O => \errors_channel[2]_i_17_n_0\
    );
\errors_channel[2]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch2_down_reg_n_0_[21]\,
      I1 => \ch2_reg[22]_i_1_n_5\,
      I2 => \setpoint_ch2_down_reg_n_0_[20]\,
      I3 => \ch2_reg[22]_i_1_n_6\,
      O => \errors_channel[2]_i_18_n_0\
    );
\errors_channel[2]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch2_down_reg_n_0_[19]\,
      I1 => \ch2_reg[22]_i_1_n_7\,
      I2 => \setpoint_ch2_down_reg_n_0_[18]\,
      I3 => \ch2_reg[18]_i_1_n_4\,
      O => \errors_channel[2]_i_19_n_0\
    );
\errors_channel[2]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch2_down_reg_n_0_[17]\,
      I1 => \ch2_reg[18]_i_1_n_5\,
      I2 => \setpoint_ch2_down_reg_n_0_[16]\,
      I3 => \ch2_reg[18]_i_1_n_6\,
      O => \errors_channel[2]_i_20_n_0\
    );
\errors_channel[2]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch2_reg[18]_i_1_n_7\,
      I1 => \setpoint_ch2_down_reg_n_0_[15]\,
      I2 => \setpoint_ch2_down_reg_n_0_[14]\,
      I3 => \ch2_reg[14]_i_1_n_4\,
      O => \errors_channel[2]_i_22_n_0\
    );
\errors_channel[2]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch2_reg[14]_i_1_n_5\,
      I1 => \setpoint_ch2_down_reg_n_0_[13]\,
      I2 => \setpoint_ch2_down_reg_n_0_[12]\,
      I3 => \ch2_reg[14]_i_1_n_6\,
      O => \errors_channel[2]_i_23_n_0\
    );
\errors_channel[2]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D444"
    )
        port map (
      I0 => \ch2_reg[14]_i_1_n_7\,
      I1 => \setpoint_ch2_down_reg_n_0_[11]\,
      I2 => receive_data_b0(10),
      I3 => \setpoint_ch2_down_reg_n_0_[10]\,
      O => \errors_channel[2]_i_24_n_0\
    );
\errors_channel[2]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => receive_data_b0(9),
      I1 => \setpoint_ch2_down_reg_n_0_[9]\,
      I2 => receive_data_b0(8),
      I3 => \setpoint_ch2_down_reg_n_0_[8]\,
      O => \errors_channel[2]_i_25_n_0\
    );
\errors_channel[2]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch2_down_reg_n_0_[15]\,
      I1 => \ch2_reg[18]_i_1_n_7\,
      I2 => \setpoint_ch2_down_reg_n_0_[14]\,
      I3 => \ch2_reg[14]_i_1_n_4\,
      O => \errors_channel[2]_i_26_n_0\
    );
\errors_channel[2]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch2_down_reg_n_0_[13]\,
      I1 => \ch2_reg[14]_i_1_n_5\,
      I2 => \setpoint_ch2_down_reg_n_0_[12]\,
      I3 => \ch2_reg[14]_i_1_n_6\,
      O => \errors_channel[2]_i_27_n_0\
    );
\errors_channel[2]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \setpoint_ch2_down_reg_n_0_[10]\,
      I1 => receive_data_b0(10),
      I2 => \setpoint_ch2_down_reg_n_0_[11]\,
      I3 => \ch2_reg[14]_i_1_n_7\,
      O => \errors_channel[2]_i_28_n_0\
    );
\errors_channel[2]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch2_down_reg_n_0_[9]\,
      I1 => receive_data_b0(9),
      I2 => \setpoint_ch2_down_reg_n_0_[8]\,
      I3 => receive_data_b0(8),
      O => \errors_channel[2]_i_29_n_0\
    );
\errors_channel[2]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => receive_data_b0(7),
      I1 => \setpoint_ch2_down_reg_n_0_[7]\,
      I2 => receive_data_b0(6),
      I3 => \setpoint_ch2_down_reg_n_0_[6]\,
      O => \errors_channel[2]_i_30_n_0\
    );
\errors_channel[2]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => receive_data_b0(5),
      I1 => \setpoint_ch2_down_reg_n_0_[5]\,
      I2 => receive_data_b0(4),
      I3 => \setpoint_ch2_down_reg_n_0_[4]\,
      O => \errors_channel[2]_i_31_n_0\
    );
\errors_channel[2]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => receive_data_b0(3),
      I1 => \setpoint_ch2_down_reg_n_0_[3]\,
      I2 => receive_data_b0(2),
      I3 => \setpoint_ch2_down_reg_n_0_[2]\,
      O => \errors_channel[2]_i_32_n_0\
    );
\errors_channel[2]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => receive_data_b0(1),
      I1 => \setpoint_ch2_down_reg_n_0_[1]\,
      I2 => data_in_b0,
      I3 => \setpoint_ch2_down_reg_n_0_[0]\,
      O => \errors_channel[2]_i_33_n_0\
    );
\errors_channel[2]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch2_down_reg_n_0_[7]\,
      I1 => receive_data_b0(7),
      I2 => \setpoint_ch2_down_reg_n_0_[6]\,
      I3 => receive_data_b0(6),
      O => \errors_channel[2]_i_34_n_0\
    );
\errors_channel[2]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch2_down_reg_n_0_[5]\,
      I1 => receive_data_b0(5),
      I2 => \setpoint_ch2_down_reg_n_0_[4]\,
      I3 => receive_data_b0(4),
      O => \errors_channel[2]_i_35_n_0\
    );
\errors_channel[2]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch2_down_reg_n_0_[3]\,
      I1 => receive_data_b0(3),
      I2 => \setpoint_ch2_down_reg_n_0_[2]\,
      I3 => receive_data_b0(2),
      O => \errors_channel[2]_i_36_n_0\
    );
\errors_channel[2]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch2_down_reg_n_0_[1]\,
      I1 => receive_data_b0(1),
      I2 => \setpoint_ch2_down_reg_n_0_[0]\,
      I3 => data_in_b0,
      O => \errors_channel[2]_i_37_n_0\
    );
\errors_channel[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch2_reg[31]_i_1_n_7\,
      I1 => \setpoint_ch2_down_reg_n_0_[31]\,
      I2 => \setpoint_ch2_down_reg_n_0_[30]\,
      I3 => \ch2_reg[30]_i_1_n_4\,
      O => \errors_channel[2]_i_4_n_0\
    );
\errors_channel[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch2_reg[30]_i_1_n_5\,
      I1 => \setpoint_ch2_down_reg_n_0_[29]\,
      I2 => \setpoint_ch2_down_reg_n_0_[28]\,
      I3 => \ch2_reg[30]_i_1_n_6\,
      O => \errors_channel[2]_i_5_n_0\
    );
\errors_channel[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch2_reg[30]_i_1_n_7\,
      I1 => \setpoint_ch2_down_reg_n_0_[27]\,
      I2 => \setpoint_ch2_down_reg_n_0_[26]\,
      I3 => \ch2_reg[26]_i_1_n_4\,
      O => \errors_channel[2]_i_6_n_0\
    );
\errors_channel[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch2_reg[26]_i_1_n_5\,
      I1 => \setpoint_ch2_down_reg_n_0_[25]\,
      I2 => \setpoint_ch2_down_reg_n_0_[24]\,
      I3 => \ch2_reg[26]_i_1_n_6\,
      O => \errors_channel[2]_i_7_n_0\
    );
\errors_channel[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch2_down_reg_n_0_[31]\,
      I1 => \ch2_reg[31]_i_1_n_7\,
      I2 => \setpoint_ch2_down_reg_n_0_[30]\,
      I3 => \ch2_reg[30]_i_1_n_4\,
      O => \errors_channel[2]_i_8_n_0\
    );
\errors_channel[2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch2_down_reg_n_0_[29]\,
      I1 => \ch2_reg[30]_i_1_n_5\,
      I2 => \setpoint_ch2_down_reg_n_0_[28]\,
      I3 => \ch2_reg[30]_i_1_n_6\,
      O => \errors_channel[2]_i_9_n_0\
    );
\errors_channel[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFA0"
    )
        port map (
      I0 => \errors_channel_reg[30]_i_2_n_0\,
      I1 => slv_reg4(0),
      I2 => \^state_reg[4]__0_0\,
      I3 => \errors_channel_reg_n_0_[30]\,
      O => \errors_channel[30]_i_1_n_0\
    );
\errors_channel[30]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch14_up_reg_n_0_[27]\,
      I1 => data1(27),
      I2 => \setpoint_ch14_up_reg_n_0_[26]\,
      I3 => data1(26),
      O => \errors_channel[30]_i_10_n_0\
    );
\errors_channel[30]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch14_up_reg_n_0_[25]\,
      I1 => data1(25),
      I2 => \setpoint_ch14_up_reg_n_0_[24]\,
      I3 => data1(24),
      O => \errors_channel[30]_i_11_n_0\
    );
\errors_channel[30]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => data1(23),
      I1 => \setpoint_ch14_up_reg_n_0_[23]\,
      I2 => data1(22),
      I3 => \setpoint_ch14_up_reg_n_0_[22]\,
      O => \errors_channel[30]_i_13_n_0\
    );
\errors_channel[30]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => data1(21),
      I1 => \setpoint_ch14_up_reg_n_0_[21]\,
      I2 => data1(20),
      I3 => \setpoint_ch14_up_reg_n_0_[20]\,
      O => \errors_channel[30]_i_14_n_0\
    );
\errors_channel[30]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => data1(19),
      I1 => \setpoint_ch14_up_reg_n_0_[19]\,
      I2 => data1(18),
      I3 => \setpoint_ch14_up_reg_n_0_[18]\,
      O => \errors_channel[30]_i_15_n_0\
    );
\errors_channel[30]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => data1(17),
      I1 => \setpoint_ch14_up_reg_n_0_[17]\,
      I2 => data1(16),
      I3 => \setpoint_ch14_up_reg_n_0_[16]\,
      O => \errors_channel[30]_i_16_n_0\
    );
\errors_channel[30]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch14_up_reg_n_0_[23]\,
      I1 => data1(23),
      I2 => \setpoint_ch14_up_reg_n_0_[22]\,
      I3 => data1(22),
      O => \errors_channel[30]_i_17_n_0\
    );
\errors_channel[30]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch14_up_reg_n_0_[21]\,
      I1 => data1(21),
      I2 => \setpoint_ch14_up_reg_n_0_[20]\,
      I3 => data1(20),
      O => \errors_channel[30]_i_18_n_0\
    );
\errors_channel[30]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch14_up_reg_n_0_[19]\,
      I1 => data1(19),
      I2 => \setpoint_ch14_up_reg_n_0_[18]\,
      I3 => data1(18),
      O => \errors_channel[30]_i_19_n_0\
    );
\errors_channel[30]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch14_up_reg_n_0_[17]\,
      I1 => data1(17),
      I2 => \setpoint_ch14_up_reg_n_0_[16]\,
      I3 => data1(16),
      O => \errors_channel[30]_i_20_n_0\
    );
\errors_channel[30]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => data1(15),
      I1 => \setpoint_ch14_up_reg_n_0_[15]\,
      I2 => data1(14),
      I3 => \setpoint_ch14_up_reg_n_0_[14]\,
      O => \errors_channel[30]_i_22_n_0\
    );
\errors_channel[30]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => data1(13),
      I1 => \setpoint_ch14_up_reg_n_0_[13]\,
      I2 => data1(12),
      I3 => \setpoint_ch14_up_reg_n_0_[12]\,
      O => \errors_channel[30]_i_23_n_0\
    );
\errors_channel[30]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"222B"
    )
        port map (
      I0 => data1(11),
      I1 => \setpoint_ch14_up_reg_n_0_[11]\,
      I2 => \setpoint_ch14_up_reg_n_0_[10]\,
      I3 => receive_data_b3(10),
      O => \errors_channel[30]_i_24_n_0\
    );
\errors_channel[30]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => \setpoint_ch14_up_reg_n_0_[9]\,
      I1 => receive_data_b3(9),
      I2 => \setpoint_ch14_up_reg_n_0_[8]\,
      I3 => receive_data_b3(8),
      O => \errors_channel[30]_i_25_n_0\
    );
\errors_channel[30]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch14_up_reg_n_0_[15]\,
      I1 => data1(15),
      I2 => \setpoint_ch14_up_reg_n_0_[14]\,
      I3 => data1(14),
      O => \errors_channel[30]_i_26_n_0\
    );
\errors_channel[30]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch14_up_reg_n_0_[13]\,
      I1 => data1(13),
      I2 => \setpoint_ch14_up_reg_n_0_[12]\,
      I3 => data1(12),
      O => \errors_channel[30]_i_27_n_0\
    );
\errors_channel[30]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => receive_data_b3(10),
      I1 => \setpoint_ch14_up_reg_n_0_[10]\,
      I2 => \setpoint_ch14_up_reg_n_0_[11]\,
      I3 => data1(11),
      O => \errors_channel[30]_i_28_n_0\
    );
\errors_channel[30]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => receive_data_b3(9),
      I1 => \setpoint_ch14_up_reg_n_0_[9]\,
      I2 => receive_data_b3(8),
      I3 => \setpoint_ch14_up_reg_n_0_[8]\,
      O => \errors_channel[30]_i_29_n_0\
    );
\errors_channel[30]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => \setpoint_ch14_up_reg_n_0_[7]\,
      I1 => receive_data_b3(7),
      I2 => \setpoint_ch14_up_reg_n_0_[6]\,
      I3 => receive_data_b3(6),
      O => \errors_channel[30]_i_30_n_0\
    );
\errors_channel[30]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => \setpoint_ch14_up_reg_n_0_[5]\,
      I1 => receive_data_b3(5),
      I2 => \setpoint_ch14_up_reg_n_0_[4]\,
      I3 => receive_data_b3(4),
      O => \errors_channel[30]_i_31_n_0\
    );
\errors_channel[30]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => \setpoint_ch14_up_reg_n_0_[3]\,
      I1 => receive_data_b3(3),
      I2 => \setpoint_ch14_up_reg_n_0_[2]\,
      I3 => receive_data_b3(2),
      O => \errors_channel[30]_i_32_n_0\
    );
\errors_channel[30]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => \setpoint_ch14_up_reg_n_0_[1]\,
      I1 => receive_data_b3(1),
      I2 => \setpoint_ch14_up_reg_n_0_[0]\,
      I3 => data_in_b3,
      O => \errors_channel[30]_i_33_n_0\
    );
\errors_channel[30]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => receive_data_b3(7),
      I1 => \setpoint_ch14_up_reg_n_0_[7]\,
      I2 => receive_data_b3(6),
      I3 => \setpoint_ch14_up_reg_n_0_[6]\,
      O => \errors_channel[30]_i_34_n_0\
    );
\errors_channel[30]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => receive_data_b3(5),
      I1 => \setpoint_ch14_up_reg_n_0_[5]\,
      I2 => receive_data_b3(4),
      I3 => \setpoint_ch14_up_reg_n_0_[4]\,
      O => \errors_channel[30]_i_35_n_0\
    );
\errors_channel[30]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => receive_data_b3(3),
      I1 => \setpoint_ch14_up_reg_n_0_[3]\,
      I2 => receive_data_b3(2),
      I3 => \setpoint_ch14_up_reg_n_0_[2]\,
      O => \errors_channel[30]_i_36_n_0\
    );
\errors_channel[30]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => receive_data_b3(1),
      I1 => \setpoint_ch14_up_reg_n_0_[1]\,
      I2 => data_in_b3,
      I3 => \setpoint_ch14_up_reg_n_0_[0]\,
      O => \errors_channel[30]_i_37_n_0\
    );
\errors_channel[30]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => data1(31),
      I1 => \setpoint_ch14_up_reg_n_0_[31]\,
      I2 => data1(30),
      I3 => \setpoint_ch14_up_reg_n_0_[30]\,
      O => \errors_channel[30]_i_4_n_0\
    );
\errors_channel[30]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => data1(29),
      I1 => \setpoint_ch14_up_reg_n_0_[29]\,
      I2 => data1(28),
      I3 => \setpoint_ch14_up_reg_n_0_[28]\,
      O => \errors_channel[30]_i_5_n_0\
    );
\errors_channel[30]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => data1(27),
      I1 => \setpoint_ch14_up_reg_n_0_[27]\,
      I2 => data1(26),
      I3 => \setpoint_ch14_up_reg_n_0_[26]\,
      O => \errors_channel[30]_i_6_n_0\
    );
\errors_channel[30]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => data1(25),
      I1 => \setpoint_ch14_up_reg_n_0_[25]\,
      I2 => data1(24),
      I3 => \setpoint_ch14_up_reg_n_0_[24]\,
      O => \errors_channel[30]_i_7_n_0\
    );
\errors_channel[30]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch14_up_reg_n_0_[31]\,
      I1 => data1(31),
      I2 => \setpoint_ch14_up_reg_n_0_[30]\,
      I3 => data1(30),
      O => \errors_channel[30]_i_8_n_0\
    );
\errors_channel[30]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch14_up_reg_n_0_[29]\,
      I1 => data1(29),
      I2 => \setpoint_ch14_up_reg_n_0_[28]\,
      I3 => data1(28),
      O => \errors_channel[30]_i_9_n_0\
    );
\errors_channel[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF88"
    )
        port map (
      I0 => \ch1[31]_i_1_n_0\,
      I1 => ltOp,
      I2 => slv_reg4(0),
      I3 => \errors_channel_reg_n_0_[31]\,
      O => \errors_channel[31]_i_1_n_0\
    );
\errors_channel[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch15_up_reg_n_0_[27]\,
      I1 => data1(27),
      I2 => \setpoint_ch15_up_reg_n_0_[26]\,
      I3 => data1(26),
      O => \errors_channel[31]_i_10_n_0\
    );
\errors_channel[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch15_up_reg_n_0_[25]\,
      I1 => data1(25),
      I2 => \setpoint_ch15_up_reg_n_0_[24]\,
      I3 => data1(24),
      O => \errors_channel[31]_i_11_n_0\
    );
\errors_channel[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => data1(23),
      I1 => \setpoint_ch15_up_reg_n_0_[23]\,
      I2 => data1(22),
      I3 => \setpoint_ch15_up_reg_n_0_[22]\,
      O => \errors_channel[31]_i_13_n_0\
    );
\errors_channel[31]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => data1(21),
      I1 => \setpoint_ch15_up_reg_n_0_[21]\,
      I2 => data1(20),
      I3 => \setpoint_ch15_up_reg_n_0_[20]\,
      O => \errors_channel[31]_i_14_n_0\
    );
\errors_channel[31]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => data1(19),
      I1 => \setpoint_ch15_up_reg_n_0_[19]\,
      I2 => data1(18),
      I3 => \setpoint_ch15_up_reg_n_0_[18]\,
      O => \errors_channel[31]_i_15_n_0\
    );
\errors_channel[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => data1(17),
      I1 => \setpoint_ch15_up_reg_n_0_[17]\,
      I2 => data1(16),
      I3 => \setpoint_ch15_up_reg_n_0_[16]\,
      O => \errors_channel[31]_i_16_n_0\
    );
\errors_channel[31]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch15_up_reg_n_0_[23]\,
      I1 => data1(23),
      I2 => \setpoint_ch15_up_reg_n_0_[22]\,
      I3 => data1(22),
      O => \errors_channel[31]_i_17_n_0\
    );
\errors_channel[31]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch15_up_reg_n_0_[21]\,
      I1 => data1(21),
      I2 => \setpoint_ch15_up_reg_n_0_[20]\,
      I3 => data1(20),
      O => \errors_channel[31]_i_18_n_0\
    );
\errors_channel[31]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch15_up_reg_n_0_[19]\,
      I1 => data1(19),
      I2 => \setpoint_ch15_up_reg_n_0_[18]\,
      I3 => data1(18),
      O => \errors_channel[31]_i_19_n_0\
    );
\errors_channel[31]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch15_up_reg_n_0_[17]\,
      I1 => data1(17),
      I2 => \setpoint_ch15_up_reg_n_0_[16]\,
      I3 => data1(16),
      O => \errors_channel[31]_i_20_n_0\
    );
\errors_channel[31]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => data1(15),
      I1 => \setpoint_ch15_up_reg_n_0_[15]\,
      I2 => data1(14),
      I3 => \setpoint_ch15_up_reg_n_0_[14]\,
      O => \errors_channel[31]_i_22_n_0\
    );
\errors_channel[31]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => data1(13),
      I1 => \setpoint_ch15_up_reg_n_0_[13]\,
      I2 => data1(12),
      I3 => \setpoint_ch15_up_reg_n_0_[12]\,
      O => \errors_channel[31]_i_23_n_0\
    );
\errors_channel[31]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"222B"
    )
        port map (
      I0 => data1(11),
      I1 => \setpoint_ch15_up_reg_n_0_[11]\,
      I2 => \setpoint_ch15_up_reg_n_0_[10]\,
      I3 => receive_data_b3(10),
      O => \errors_channel[31]_i_24_n_0\
    );
\errors_channel[31]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => \setpoint_ch15_up_reg_n_0_[9]\,
      I1 => receive_data_b3(9),
      I2 => \setpoint_ch15_up_reg_n_0_[8]\,
      I3 => receive_data_b3(8),
      O => \errors_channel[31]_i_25_n_0\
    );
\errors_channel[31]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch15_up_reg_n_0_[15]\,
      I1 => data1(15),
      I2 => \setpoint_ch15_up_reg_n_0_[14]\,
      I3 => data1(14),
      O => \errors_channel[31]_i_26_n_0\
    );
\errors_channel[31]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch15_up_reg_n_0_[13]\,
      I1 => data1(13),
      I2 => \setpoint_ch15_up_reg_n_0_[12]\,
      I3 => data1(12),
      O => \errors_channel[31]_i_27_n_0\
    );
\errors_channel[31]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => receive_data_b3(10),
      I1 => \setpoint_ch15_up_reg_n_0_[10]\,
      I2 => \setpoint_ch15_up_reg_n_0_[11]\,
      I3 => data1(11),
      O => \errors_channel[31]_i_28_n_0\
    );
\errors_channel[31]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => receive_data_b3(9),
      I1 => \setpoint_ch15_up_reg_n_0_[9]\,
      I2 => receive_data_b3(8),
      I3 => \setpoint_ch15_up_reg_n_0_[8]\,
      O => \errors_channel[31]_i_29_n_0\
    );
\errors_channel[31]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => \setpoint_ch15_up_reg_n_0_[7]\,
      I1 => receive_data_b3(7),
      I2 => \setpoint_ch15_up_reg_n_0_[6]\,
      I3 => receive_data_b3(6),
      O => \errors_channel[31]_i_30_n_0\
    );
\errors_channel[31]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => \setpoint_ch15_up_reg_n_0_[5]\,
      I1 => receive_data_b3(5),
      I2 => \setpoint_ch15_up_reg_n_0_[4]\,
      I3 => receive_data_b3(4),
      O => \errors_channel[31]_i_31_n_0\
    );
\errors_channel[31]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => \setpoint_ch15_up_reg_n_0_[3]\,
      I1 => receive_data_b3(3),
      I2 => \setpoint_ch15_up_reg_n_0_[2]\,
      I3 => receive_data_b3(2),
      O => \errors_channel[31]_i_32_n_0\
    );
\errors_channel[31]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => \setpoint_ch15_up_reg_n_0_[1]\,
      I1 => receive_data_b3(1),
      I2 => \setpoint_ch15_up_reg_n_0_[0]\,
      I3 => data_in_b3,
      O => \errors_channel[31]_i_33_n_0\
    );
\errors_channel[31]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => receive_data_b3(7),
      I1 => \setpoint_ch15_up_reg_n_0_[7]\,
      I2 => receive_data_b3(6),
      I3 => \setpoint_ch15_up_reg_n_0_[6]\,
      O => \errors_channel[31]_i_34_n_0\
    );
\errors_channel[31]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => receive_data_b3(5),
      I1 => \setpoint_ch15_up_reg_n_0_[5]\,
      I2 => receive_data_b3(4),
      I3 => \setpoint_ch15_up_reg_n_0_[4]\,
      O => \errors_channel[31]_i_35_n_0\
    );
\errors_channel[31]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => receive_data_b3(3),
      I1 => \setpoint_ch15_up_reg_n_0_[3]\,
      I2 => receive_data_b3(2),
      I3 => \setpoint_ch15_up_reg_n_0_[2]\,
      O => \errors_channel[31]_i_36_n_0\
    );
\errors_channel[31]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => receive_data_b3(1),
      I1 => \setpoint_ch15_up_reg_n_0_[1]\,
      I2 => data_in_b3,
      I3 => \setpoint_ch15_up_reg_n_0_[0]\,
      O => \errors_channel[31]_i_37_n_0\
    );
\errors_channel[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => data1(31),
      I1 => \setpoint_ch15_up_reg_n_0_[31]\,
      I2 => data1(30),
      I3 => \setpoint_ch15_up_reg_n_0_[30]\,
      O => \errors_channel[31]_i_4_n_0\
    );
\errors_channel[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => data1(29),
      I1 => \setpoint_ch15_up_reg_n_0_[29]\,
      I2 => data1(28),
      I3 => \setpoint_ch15_up_reg_n_0_[28]\,
      O => \errors_channel[31]_i_5_n_0\
    );
\errors_channel[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => data1(27),
      I1 => \setpoint_ch15_up_reg_n_0_[27]\,
      I2 => data1(26),
      I3 => \setpoint_ch15_up_reg_n_0_[26]\,
      O => \errors_channel[31]_i_6_n_0\
    );
\errors_channel[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => data1(25),
      I1 => \setpoint_ch15_up_reg_n_0_[25]\,
      I2 => data1(24),
      I3 => \setpoint_ch15_up_reg_n_0_[24]\,
      O => \errors_channel[31]_i_7_n_0\
    );
\errors_channel[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch15_up_reg_n_0_[31]\,
      I1 => data1(31),
      I2 => \setpoint_ch15_up_reg_n_0_[30]\,
      I3 => data1(30),
      O => \errors_channel[31]_i_8_n_0\
    );
\errors_channel[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch15_up_reg_n_0_[29]\,
      I1 => data1(29),
      I2 => \setpoint_ch15_up_reg_n_0_[28]\,
      I3 => data1(28),
      O => \errors_channel[31]_i_9_n_0\
    );
\errors_channel[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF88"
    )
        port map (
      I0 => \ch1[31]_i_1_n_0\,
      I1 => \gtOp__0\,
      I2 => slv_reg4(0),
      I3 => \errors_channel_reg_n_0_[3]\,
      O => \errors_channel[3]_i_1_n_0\
    );
\errors_channel[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch2_reg[30]_i_1_n_7\,
      I1 => \setpoint_ch3_down_reg_n_0_[27]\,
      I2 => \ch2_reg[26]_i_1_n_4\,
      I3 => \setpoint_ch3_down_reg_n_0_[26]\,
      O => \errors_channel[3]_i_10_n_0\
    );
\errors_channel[3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch2_reg[26]_i_1_n_5\,
      I1 => \setpoint_ch3_down_reg_n_0_[25]\,
      I2 => \ch2_reg[26]_i_1_n_6\,
      I3 => \setpoint_ch3_down_reg_n_0_[24]\,
      O => \errors_channel[3]_i_11_n_0\
    );
\errors_channel[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch3_down_reg_n_0_[23]\,
      I1 => \ch2_reg[26]_i_1_n_7\,
      I2 => \setpoint_ch3_down_reg_n_0_[22]\,
      I3 => \ch2_reg[22]_i_1_n_4\,
      O => \errors_channel[3]_i_13_n_0\
    );
\errors_channel[3]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch3_down_reg_n_0_[21]\,
      I1 => \ch2_reg[22]_i_1_n_5\,
      I2 => \setpoint_ch3_down_reg_n_0_[20]\,
      I3 => \ch2_reg[22]_i_1_n_6\,
      O => \errors_channel[3]_i_14_n_0\
    );
\errors_channel[3]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch3_down_reg_n_0_[19]\,
      I1 => \ch2_reg[22]_i_1_n_7\,
      I2 => \setpoint_ch3_down_reg_n_0_[18]\,
      I3 => \ch2_reg[18]_i_1_n_4\,
      O => \errors_channel[3]_i_15_n_0\
    );
\errors_channel[3]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch3_down_reg_n_0_[17]\,
      I1 => \ch2_reg[18]_i_1_n_5\,
      I2 => \setpoint_ch3_down_reg_n_0_[16]\,
      I3 => \ch2_reg[18]_i_1_n_6\,
      O => \errors_channel[3]_i_16_n_0\
    );
\errors_channel[3]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch2_reg[26]_i_1_n_7\,
      I1 => \setpoint_ch3_down_reg_n_0_[23]\,
      I2 => \ch2_reg[22]_i_1_n_4\,
      I3 => \setpoint_ch3_down_reg_n_0_[22]\,
      O => \errors_channel[3]_i_17_n_0\
    );
\errors_channel[3]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch2_reg[22]_i_1_n_5\,
      I1 => \setpoint_ch3_down_reg_n_0_[21]\,
      I2 => \ch2_reg[22]_i_1_n_6\,
      I3 => \setpoint_ch3_down_reg_n_0_[20]\,
      O => \errors_channel[3]_i_18_n_0\
    );
\errors_channel[3]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch2_reg[22]_i_1_n_7\,
      I1 => \setpoint_ch3_down_reg_n_0_[19]\,
      I2 => \ch2_reg[18]_i_1_n_4\,
      I3 => \setpoint_ch3_down_reg_n_0_[18]\,
      O => \errors_channel[3]_i_19_n_0\
    );
\errors_channel[3]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch2_reg[18]_i_1_n_5\,
      I1 => \setpoint_ch3_down_reg_n_0_[17]\,
      I2 => \ch2_reg[18]_i_1_n_6\,
      I3 => \setpoint_ch3_down_reg_n_0_[16]\,
      O => \errors_channel[3]_i_20_n_0\
    );
\errors_channel[3]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch3_down_reg_n_0_[15]\,
      I1 => \ch2_reg[18]_i_1_n_7\,
      I2 => \setpoint_ch3_down_reg_n_0_[14]\,
      I3 => \ch2_reg[14]_i_1_n_4\,
      O => \errors_channel[3]_i_22_n_0\
    );
\errors_channel[3]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch3_down_reg_n_0_[13]\,
      I1 => \ch2_reg[14]_i_1_n_5\,
      I2 => \setpoint_ch3_down_reg_n_0_[12]\,
      I3 => \ch2_reg[14]_i_1_n_6\,
      O => \errors_channel[3]_i_23_n_0\
    );
\errors_channel[3]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B222"
    )
        port map (
      I0 => \setpoint_ch3_down_reg_n_0_[11]\,
      I1 => \ch2_reg[14]_i_1_n_7\,
      I2 => \setpoint_ch3_down_reg_n_0_[10]\,
      I3 => receive_data_b0(10),
      O => \errors_channel[3]_i_24_n_0\
    );
\errors_channel[3]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \setpoint_ch3_down_reg_n_0_[9]\,
      I1 => receive_data_b0(9),
      I2 => \setpoint_ch3_down_reg_n_0_[8]\,
      I3 => receive_data_b0(8),
      O => \errors_channel[3]_i_25_n_0\
    );
\errors_channel[3]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch2_reg[18]_i_1_n_7\,
      I1 => \setpoint_ch3_down_reg_n_0_[15]\,
      I2 => \ch2_reg[14]_i_1_n_4\,
      I3 => \setpoint_ch3_down_reg_n_0_[14]\,
      O => \errors_channel[3]_i_26_n_0\
    );
\errors_channel[3]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch2_reg[14]_i_1_n_5\,
      I1 => \setpoint_ch3_down_reg_n_0_[13]\,
      I2 => \ch2_reg[14]_i_1_n_6\,
      I3 => \setpoint_ch3_down_reg_n_0_[12]\,
      O => \errors_channel[3]_i_27_n_0\
    );
\errors_channel[3]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => receive_data_b0(10),
      I1 => \setpoint_ch3_down_reg_n_0_[10]\,
      I2 => \ch2_reg[14]_i_1_n_7\,
      I3 => \setpoint_ch3_down_reg_n_0_[11]\,
      O => \errors_channel[3]_i_28_n_0\
    );
\errors_channel[3]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => receive_data_b0(9),
      I1 => \setpoint_ch3_down_reg_n_0_[9]\,
      I2 => receive_data_b0(8),
      I3 => \setpoint_ch3_down_reg_n_0_[8]\,
      O => \errors_channel[3]_i_29_n_0\
    );
\errors_channel[3]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \setpoint_ch3_down_reg_n_0_[7]\,
      I1 => receive_data_b0(7),
      I2 => \setpoint_ch3_down_reg_n_0_[6]\,
      I3 => receive_data_b0(6),
      O => \errors_channel[3]_i_30_n_0\
    );
\errors_channel[3]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \setpoint_ch3_down_reg_n_0_[5]\,
      I1 => receive_data_b0(5),
      I2 => \setpoint_ch3_down_reg_n_0_[4]\,
      I3 => receive_data_b0(4),
      O => \errors_channel[3]_i_31_n_0\
    );
\errors_channel[3]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \setpoint_ch3_down_reg_n_0_[3]\,
      I1 => receive_data_b0(3),
      I2 => \setpoint_ch3_down_reg_n_0_[2]\,
      I3 => receive_data_b0(2),
      O => \errors_channel[3]_i_32_n_0\
    );
\errors_channel[3]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \setpoint_ch3_down_reg_n_0_[1]\,
      I1 => receive_data_b0(1),
      I2 => \setpoint_ch3_down_reg_n_0_[0]\,
      I3 => data_in_b0,
      O => \errors_channel[3]_i_33_n_0\
    );
\errors_channel[3]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => receive_data_b0(7),
      I1 => \setpoint_ch3_down_reg_n_0_[7]\,
      I2 => receive_data_b0(6),
      I3 => \setpoint_ch3_down_reg_n_0_[6]\,
      O => \errors_channel[3]_i_34_n_0\
    );
\errors_channel[3]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => receive_data_b0(5),
      I1 => \setpoint_ch3_down_reg_n_0_[5]\,
      I2 => receive_data_b0(4),
      I3 => \setpoint_ch3_down_reg_n_0_[4]\,
      O => \errors_channel[3]_i_35_n_0\
    );
\errors_channel[3]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => receive_data_b0(3),
      I1 => \setpoint_ch3_down_reg_n_0_[3]\,
      I2 => receive_data_b0(2),
      I3 => \setpoint_ch3_down_reg_n_0_[2]\,
      O => \errors_channel[3]_i_36_n_0\
    );
\errors_channel[3]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => receive_data_b0(1),
      I1 => \setpoint_ch3_down_reg_n_0_[1]\,
      I2 => data_in_b0,
      I3 => \setpoint_ch3_down_reg_n_0_[0]\,
      O => \errors_channel[3]_i_37_n_0\
    );
\errors_channel[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch3_down_reg_n_0_[31]\,
      I1 => \ch2_reg[31]_i_1_n_7\,
      I2 => \setpoint_ch3_down_reg_n_0_[30]\,
      I3 => \ch2_reg[30]_i_1_n_4\,
      O => \errors_channel[3]_i_4_n_0\
    );
\errors_channel[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch3_down_reg_n_0_[29]\,
      I1 => \ch2_reg[30]_i_1_n_5\,
      I2 => \setpoint_ch3_down_reg_n_0_[28]\,
      I3 => \ch2_reg[30]_i_1_n_6\,
      O => \errors_channel[3]_i_5_n_0\
    );
\errors_channel[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch3_down_reg_n_0_[27]\,
      I1 => \ch2_reg[30]_i_1_n_7\,
      I2 => \setpoint_ch3_down_reg_n_0_[26]\,
      I3 => \ch2_reg[26]_i_1_n_4\,
      O => \errors_channel[3]_i_6_n_0\
    );
\errors_channel[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch3_down_reg_n_0_[25]\,
      I1 => \ch2_reg[26]_i_1_n_5\,
      I2 => \setpoint_ch3_down_reg_n_0_[24]\,
      I3 => \ch2_reg[26]_i_1_n_6\,
      O => \errors_channel[3]_i_7_n_0\
    );
\errors_channel[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch2_reg[31]_i_1_n_7\,
      I1 => \setpoint_ch3_down_reg_n_0_[31]\,
      I2 => \ch2_reg[30]_i_1_n_4\,
      I3 => \setpoint_ch3_down_reg_n_0_[30]\,
      O => \errors_channel[3]_i_8_n_0\
    );
\errors_channel[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch2_reg[30]_i_1_n_5\,
      I1 => \setpoint_ch3_down_reg_n_0_[29]\,
      I2 => \ch2_reg[30]_i_1_n_6\,
      I3 => \setpoint_ch3_down_reg_n_0_[28]\,
      O => \errors_channel[3]_i_9_n_0\
    );
\errors_channel[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF88"
    )
        port map (
      I0 => \^state_reg[4]__0_0\,
      I1 => \errors_channel_reg[4]_i_2_n_0\,
      I2 => slv_reg4(0),
      I3 => \errors_channel_reg_n_0_[4]\,
      O => \errors_channel[4]_i_1_n_0\
    );
\errors_channel[4]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch4_down_reg_n_0_[27]\,
      I1 => \ch4_reg[30]_i_1_n_7\,
      I2 => \setpoint_ch4_down_reg_n_0_[26]\,
      I3 => \ch4_reg[26]_i_1_n_4\,
      O => \errors_channel[4]_i_10_n_0\
    );
\errors_channel[4]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch4_down_reg_n_0_[25]\,
      I1 => \ch4_reg[26]_i_1_n_5\,
      I2 => \setpoint_ch4_down_reg_n_0_[24]\,
      I3 => \ch4_reg[26]_i_1_n_6\,
      O => \errors_channel[4]_i_11_n_0\
    );
\errors_channel[4]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch4_reg[26]_i_1_n_7\,
      I1 => \setpoint_ch4_down_reg_n_0_[23]\,
      I2 => \setpoint_ch4_down_reg_n_0_[22]\,
      I3 => \ch4_reg[22]_i_1_n_4\,
      O => \errors_channel[4]_i_13_n_0\
    );
\errors_channel[4]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch4_reg[22]_i_1_n_5\,
      I1 => \setpoint_ch4_down_reg_n_0_[21]\,
      I2 => \setpoint_ch4_down_reg_n_0_[20]\,
      I3 => \ch4_reg[22]_i_1_n_6\,
      O => \errors_channel[4]_i_14_n_0\
    );
\errors_channel[4]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch4_reg[22]_i_1_n_7\,
      I1 => \setpoint_ch4_down_reg_n_0_[19]\,
      I2 => \setpoint_ch4_down_reg_n_0_[18]\,
      I3 => \ch4_reg[18]_i_1_n_4\,
      O => \errors_channel[4]_i_15_n_0\
    );
\errors_channel[4]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch4_reg[18]_i_1_n_5\,
      I1 => \setpoint_ch4_down_reg_n_0_[17]\,
      I2 => \setpoint_ch4_down_reg_n_0_[16]\,
      I3 => \ch4_reg[18]_i_1_n_6\,
      O => \errors_channel[4]_i_16_n_0\
    );
\errors_channel[4]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch4_down_reg_n_0_[23]\,
      I1 => \ch4_reg[26]_i_1_n_7\,
      I2 => \setpoint_ch4_down_reg_n_0_[22]\,
      I3 => \ch4_reg[22]_i_1_n_4\,
      O => \errors_channel[4]_i_17_n_0\
    );
\errors_channel[4]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch4_down_reg_n_0_[21]\,
      I1 => \ch4_reg[22]_i_1_n_5\,
      I2 => \setpoint_ch4_down_reg_n_0_[20]\,
      I3 => \ch4_reg[22]_i_1_n_6\,
      O => \errors_channel[4]_i_18_n_0\
    );
\errors_channel[4]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch4_down_reg_n_0_[19]\,
      I1 => \ch4_reg[22]_i_1_n_7\,
      I2 => \setpoint_ch4_down_reg_n_0_[18]\,
      I3 => \ch4_reg[18]_i_1_n_4\,
      O => \errors_channel[4]_i_19_n_0\
    );
\errors_channel[4]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch4_down_reg_n_0_[17]\,
      I1 => \ch4_reg[18]_i_1_n_5\,
      I2 => \setpoint_ch4_down_reg_n_0_[16]\,
      I3 => \ch4_reg[18]_i_1_n_6\,
      O => \errors_channel[4]_i_20_n_0\
    );
\errors_channel[4]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch4_reg[18]_i_1_n_7\,
      I1 => \setpoint_ch4_down_reg_n_0_[15]\,
      I2 => \setpoint_ch4_down_reg_n_0_[14]\,
      I3 => \ch4_reg[14]_i_1_n_4\,
      O => \errors_channel[4]_i_22_n_0\
    );
\errors_channel[4]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch4_reg[14]_i_1_n_5\,
      I1 => \setpoint_ch4_down_reg_n_0_[13]\,
      I2 => \setpoint_ch4_down_reg_n_0_[12]\,
      I3 => \ch4_reg[14]_i_1_n_6\,
      O => \errors_channel[4]_i_23_n_0\
    );
\errors_channel[4]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D444"
    )
        port map (
      I0 => \ch4_reg[14]_i_1_n_7\,
      I1 => \setpoint_ch4_down_reg_n_0_[11]\,
      I2 => receive_data_a1(10),
      I3 => \setpoint_ch4_down_reg_n_0_[10]\,
      O => \errors_channel[4]_i_24_n_0\
    );
\errors_channel[4]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => receive_data_a1(9),
      I1 => \setpoint_ch4_down_reg_n_0_[9]\,
      I2 => receive_data_a1(8),
      I3 => \setpoint_ch4_down_reg_n_0_[8]\,
      O => \errors_channel[4]_i_25_n_0\
    );
\errors_channel[4]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch4_down_reg_n_0_[15]\,
      I1 => \ch4_reg[18]_i_1_n_7\,
      I2 => \setpoint_ch4_down_reg_n_0_[14]\,
      I3 => \ch4_reg[14]_i_1_n_4\,
      O => \errors_channel[4]_i_26_n_0\
    );
\errors_channel[4]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch4_down_reg_n_0_[13]\,
      I1 => \ch4_reg[14]_i_1_n_5\,
      I2 => \setpoint_ch4_down_reg_n_0_[12]\,
      I3 => \ch4_reg[14]_i_1_n_6\,
      O => \errors_channel[4]_i_27_n_0\
    );
\errors_channel[4]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \setpoint_ch4_down_reg_n_0_[10]\,
      I1 => receive_data_a1(10),
      I2 => \setpoint_ch4_down_reg_n_0_[11]\,
      I3 => \ch4_reg[14]_i_1_n_7\,
      O => \errors_channel[4]_i_28_n_0\
    );
\errors_channel[4]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch4_down_reg_n_0_[9]\,
      I1 => receive_data_a1(9),
      I2 => \setpoint_ch4_down_reg_n_0_[8]\,
      I3 => receive_data_a1(8),
      O => \errors_channel[4]_i_29_n_0\
    );
\errors_channel[4]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => receive_data_a1(7),
      I1 => \setpoint_ch4_down_reg_n_0_[7]\,
      I2 => receive_data_a1(6),
      I3 => \setpoint_ch4_down_reg_n_0_[6]\,
      O => \errors_channel[4]_i_30_n_0\
    );
\errors_channel[4]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => receive_data_a1(5),
      I1 => \setpoint_ch4_down_reg_n_0_[5]\,
      I2 => receive_data_a1(4),
      I3 => \setpoint_ch4_down_reg_n_0_[4]\,
      O => \errors_channel[4]_i_31_n_0\
    );
\errors_channel[4]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => receive_data_a1(3),
      I1 => \setpoint_ch4_down_reg_n_0_[3]\,
      I2 => receive_data_a1(2),
      I3 => \setpoint_ch4_down_reg_n_0_[2]\,
      O => \errors_channel[4]_i_32_n_0\
    );
\errors_channel[4]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => receive_data_a1(1),
      I1 => \setpoint_ch4_down_reg_n_0_[1]\,
      I2 => data_in_a1,
      I3 => \setpoint_ch4_down_reg_n_0_[0]\,
      O => \errors_channel[4]_i_33_n_0\
    );
\errors_channel[4]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch4_down_reg_n_0_[7]\,
      I1 => receive_data_a1(7),
      I2 => \setpoint_ch4_down_reg_n_0_[6]\,
      I3 => receive_data_a1(6),
      O => \errors_channel[4]_i_34_n_0\
    );
\errors_channel[4]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch4_down_reg_n_0_[5]\,
      I1 => receive_data_a1(5),
      I2 => \setpoint_ch4_down_reg_n_0_[4]\,
      I3 => receive_data_a1(4),
      O => \errors_channel[4]_i_35_n_0\
    );
\errors_channel[4]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch4_down_reg_n_0_[3]\,
      I1 => receive_data_a1(3),
      I2 => \setpoint_ch4_down_reg_n_0_[2]\,
      I3 => receive_data_a1(2),
      O => \errors_channel[4]_i_36_n_0\
    );
\errors_channel[4]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch4_down_reg_n_0_[1]\,
      I1 => receive_data_a1(1),
      I2 => \setpoint_ch4_down_reg_n_0_[0]\,
      I3 => data_in_a1,
      O => \errors_channel[4]_i_37_n_0\
    );
\errors_channel[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch4_reg[31]_i_1_n_7\,
      I1 => \setpoint_ch4_down_reg_n_0_[31]\,
      I2 => \setpoint_ch4_down_reg_n_0_[30]\,
      I3 => \ch4_reg[30]_i_1_n_4\,
      O => \errors_channel[4]_i_4_n_0\
    );
\errors_channel[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch4_reg[30]_i_1_n_5\,
      I1 => \setpoint_ch4_down_reg_n_0_[29]\,
      I2 => \setpoint_ch4_down_reg_n_0_[28]\,
      I3 => \ch4_reg[30]_i_1_n_6\,
      O => \errors_channel[4]_i_5_n_0\
    );
\errors_channel[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch4_reg[30]_i_1_n_7\,
      I1 => \setpoint_ch4_down_reg_n_0_[27]\,
      I2 => \setpoint_ch4_down_reg_n_0_[26]\,
      I3 => \ch4_reg[26]_i_1_n_4\,
      O => \errors_channel[4]_i_6_n_0\
    );
\errors_channel[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch4_reg[26]_i_1_n_5\,
      I1 => \setpoint_ch4_down_reg_n_0_[25]\,
      I2 => \setpoint_ch4_down_reg_n_0_[24]\,
      I3 => \ch4_reg[26]_i_1_n_6\,
      O => \errors_channel[4]_i_7_n_0\
    );
\errors_channel[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch4_down_reg_n_0_[31]\,
      I1 => \ch4_reg[31]_i_1_n_7\,
      I2 => \setpoint_ch4_down_reg_n_0_[30]\,
      I3 => \ch4_reg[30]_i_1_n_4\,
      O => \errors_channel[4]_i_8_n_0\
    );
\errors_channel[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch4_down_reg_n_0_[29]\,
      I1 => \ch4_reg[30]_i_1_n_5\,
      I2 => \setpoint_ch4_down_reg_n_0_[28]\,
      I3 => \ch4_reg[30]_i_1_n_6\,
      O => \errors_channel[4]_i_9_n_0\
    );
\errors_channel[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF88"
    )
        port map (
      I0 => \ch1[31]_i_1_n_0\,
      I1 => gtOp1_in,
      I2 => slv_reg4(0),
      I3 => \errors_channel_reg_n_0_[5]\,
      O => \errors_channel[5]_i_1_n_0\
    );
\errors_channel[5]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch4_reg[30]_i_1_n_7\,
      I1 => \setpoint_ch5_down_reg_n_0_[27]\,
      I2 => \ch4_reg[26]_i_1_n_4\,
      I3 => \setpoint_ch5_down_reg_n_0_[26]\,
      O => \errors_channel[5]_i_10_n_0\
    );
\errors_channel[5]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch4_reg[26]_i_1_n_5\,
      I1 => \setpoint_ch5_down_reg_n_0_[25]\,
      I2 => \ch4_reg[26]_i_1_n_6\,
      I3 => \setpoint_ch5_down_reg_n_0_[24]\,
      O => \errors_channel[5]_i_11_n_0\
    );
\errors_channel[5]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch5_down_reg_n_0_[23]\,
      I1 => \ch4_reg[26]_i_1_n_7\,
      I2 => \setpoint_ch5_down_reg_n_0_[22]\,
      I3 => \ch4_reg[22]_i_1_n_4\,
      O => \errors_channel[5]_i_13_n_0\
    );
\errors_channel[5]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch5_down_reg_n_0_[21]\,
      I1 => \ch4_reg[22]_i_1_n_5\,
      I2 => \setpoint_ch5_down_reg_n_0_[20]\,
      I3 => \ch4_reg[22]_i_1_n_6\,
      O => \errors_channel[5]_i_14_n_0\
    );
\errors_channel[5]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch5_down_reg_n_0_[19]\,
      I1 => \ch4_reg[22]_i_1_n_7\,
      I2 => \setpoint_ch5_down_reg_n_0_[18]\,
      I3 => \ch4_reg[18]_i_1_n_4\,
      O => \errors_channel[5]_i_15_n_0\
    );
\errors_channel[5]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch5_down_reg_n_0_[17]\,
      I1 => \ch4_reg[18]_i_1_n_5\,
      I2 => \setpoint_ch5_down_reg_n_0_[16]\,
      I3 => \ch4_reg[18]_i_1_n_6\,
      O => \errors_channel[5]_i_16_n_0\
    );
\errors_channel[5]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch4_reg[26]_i_1_n_7\,
      I1 => \setpoint_ch5_down_reg_n_0_[23]\,
      I2 => \ch4_reg[22]_i_1_n_4\,
      I3 => \setpoint_ch5_down_reg_n_0_[22]\,
      O => \errors_channel[5]_i_17_n_0\
    );
\errors_channel[5]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch4_reg[22]_i_1_n_5\,
      I1 => \setpoint_ch5_down_reg_n_0_[21]\,
      I2 => \ch4_reg[22]_i_1_n_6\,
      I3 => \setpoint_ch5_down_reg_n_0_[20]\,
      O => \errors_channel[5]_i_18_n_0\
    );
\errors_channel[5]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch4_reg[22]_i_1_n_7\,
      I1 => \setpoint_ch5_down_reg_n_0_[19]\,
      I2 => \ch4_reg[18]_i_1_n_4\,
      I3 => \setpoint_ch5_down_reg_n_0_[18]\,
      O => \errors_channel[5]_i_19_n_0\
    );
\errors_channel[5]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch4_reg[18]_i_1_n_5\,
      I1 => \setpoint_ch5_down_reg_n_0_[17]\,
      I2 => \ch4_reg[18]_i_1_n_6\,
      I3 => \setpoint_ch5_down_reg_n_0_[16]\,
      O => \errors_channel[5]_i_20_n_0\
    );
\errors_channel[5]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch5_down_reg_n_0_[15]\,
      I1 => \ch4_reg[18]_i_1_n_7\,
      I2 => \setpoint_ch5_down_reg_n_0_[14]\,
      I3 => \ch4_reg[14]_i_1_n_4\,
      O => \errors_channel[5]_i_22_n_0\
    );
\errors_channel[5]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch5_down_reg_n_0_[13]\,
      I1 => \ch4_reg[14]_i_1_n_5\,
      I2 => \setpoint_ch5_down_reg_n_0_[12]\,
      I3 => \ch4_reg[14]_i_1_n_6\,
      O => \errors_channel[5]_i_23_n_0\
    );
\errors_channel[5]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B222"
    )
        port map (
      I0 => \setpoint_ch5_down_reg_n_0_[11]\,
      I1 => \ch4_reg[14]_i_1_n_7\,
      I2 => \setpoint_ch5_down_reg_n_0_[10]\,
      I3 => receive_data_a1(10),
      O => \errors_channel[5]_i_24_n_0\
    );
\errors_channel[5]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \setpoint_ch5_down_reg_n_0_[9]\,
      I1 => receive_data_a1(9),
      I2 => \setpoint_ch5_down_reg_n_0_[8]\,
      I3 => receive_data_a1(8),
      O => \errors_channel[5]_i_25_n_0\
    );
\errors_channel[5]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch4_reg[18]_i_1_n_7\,
      I1 => \setpoint_ch5_down_reg_n_0_[15]\,
      I2 => \ch4_reg[14]_i_1_n_4\,
      I3 => \setpoint_ch5_down_reg_n_0_[14]\,
      O => \errors_channel[5]_i_26_n_0\
    );
\errors_channel[5]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch4_reg[14]_i_1_n_5\,
      I1 => \setpoint_ch5_down_reg_n_0_[13]\,
      I2 => \ch4_reg[14]_i_1_n_6\,
      I3 => \setpoint_ch5_down_reg_n_0_[12]\,
      O => \errors_channel[5]_i_27_n_0\
    );
\errors_channel[5]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => receive_data_a1(10),
      I1 => \setpoint_ch5_down_reg_n_0_[10]\,
      I2 => \ch4_reg[14]_i_1_n_7\,
      I3 => \setpoint_ch5_down_reg_n_0_[11]\,
      O => \errors_channel[5]_i_28_n_0\
    );
\errors_channel[5]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => receive_data_a1(9),
      I1 => \setpoint_ch5_down_reg_n_0_[9]\,
      I2 => receive_data_a1(8),
      I3 => \setpoint_ch5_down_reg_n_0_[8]\,
      O => \errors_channel[5]_i_29_n_0\
    );
\errors_channel[5]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \setpoint_ch5_down_reg_n_0_[7]\,
      I1 => receive_data_a1(7),
      I2 => \setpoint_ch5_down_reg_n_0_[6]\,
      I3 => receive_data_a1(6),
      O => \errors_channel[5]_i_30_n_0\
    );
\errors_channel[5]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \setpoint_ch5_down_reg_n_0_[5]\,
      I1 => receive_data_a1(5),
      I2 => \setpoint_ch5_down_reg_n_0_[4]\,
      I3 => receive_data_a1(4),
      O => \errors_channel[5]_i_31_n_0\
    );
\errors_channel[5]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \setpoint_ch5_down_reg_n_0_[3]\,
      I1 => receive_data_a1(3),
      I2 => \setpoint_ch5_down_reg_n_0_[2]\,
      I3 => receive_data_a1(2),
      O => \errors_channel[5]_i_32_n_0\
    );
\errors_channel[5]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \setpoint_ch5_down_reg_n_0_[1]\,
      I1 => receive_data_a1(1),
      I2 => \setpoint_ch5_down_reg_n_0_[0]\,
      I3 => data_in_a1,
      O => \errors_channel[5]_i_33_n_0\
    );
\errors_channel[5]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => receive_data_a1(7),
      I1 => \setpoint_ch5_down_reg_n_0_[7]\,
      I2 => receive_data_a1(6),
      I3 => \setpoint_ch5_down_reg_n_0_[6]\,
      O => \errors_channel[5]_i_34_n_0\
    );
\errors_channel[5]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => receive_data_a1(5),
      I1 => \setpoint_ch5_down_reg_n_0_[5]\,
      I2 => receive_data_a1(4),
      I3 => \setpoint_ch5_down_reg_n_0_[4]\,
      O => \errors_channel[5]_i_35_n_0\
    );
\errors_channel[5]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => receive_data_a1(3),
      I1 => \setpoint_ch5_down_reg_n_0_[3]\,
      I2 => receive_data_a1(2),
      I3 => \setpoint_ch5_down_reg_n_0_[2]\,
      O => \errors_channel[5]_i_36_n_0\
    );
\errors_channel[5]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => receive_data_a1(1),
      I1 => \setpoint_ch5_down_reg_n_0_[1]\,
      I2 => data_in_a1,
      I3 => \setpoint_ch5_down_reg_n_0_[0]\,
      O => \errors_channel[5]_i_37_n_0\
    );
\errors_channel[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch5_down_reg_n_0_[31]\,
      I1 => \ch4_reg[31]_i_1_n_7\,
      I2 => \setpoint_ch5_down_reg_n_0_[30]\,
      I3 => \ch4_reg[30]_i_1_n_4\,
      O => \errors_channel[5]_i_4_n_0\
    );
\errors_channel[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch5_down_reg_n_0_[29]\,
      I1 => \ch4_reg[30]_i_1_n_5\,
      I2 => \setpoint_ch5_down_reg_n_0_[28]\,
      I3 => \ch4_reg[30]_i_1_n_6\,
      O => \errors_channel[5]_i_5_n_0\
    );
\errors_channel[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch5_down_reg_n_0_[27]\,
      I1 => \ch4_reg[30]_i_1_n_7\,
      I2 => \setpoint_ch5_down_reg_n_0_[26]\,
      I3 => \ch4_reg[26]_i_1_n_4\,
      O => \errors_channel[5]_i_6_n_0\
    );
\errors_channel[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch5_down_reg_n_0_[25]\,
      I1 => \ch4_reg[26]_i_1_n_5\,
      I2 => \setpoint_ch5_down_reg_n_0_[24]\,
      I3 => \ch4_reg[26]_i_1_n_6\,
      O => \errors_channel[5]_i_7_n_0\
    );
\errors_channel[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch4_reg[31]_i_1_n_7\,
      I1 => \setpoint_ch5_down_reg_n_0_[31]\,
      I2 => \ch4_reg[30]_i_1_n_4\,
      I3 => \setpoint_ch5_down_reg_n_0_[30]\,
      O => \errors_channel[5]_i_8_n_0\
    );
\errors_channel[5]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch4_reg[30]_i_1_n_5\,
      I1 => \setpoint_ch5_down_reg_n_0_[29]\,
      I2 => \ch4_reg[30]_i_1_n_6\,
      I3 => \setpoint_ch5_down_reg_n_0_[28]\,
      O => \errors_channel[5]_i_9_n_0\
    );
\errors_channel[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF88"
    )
        port map (
      I0 => \^state_reg[4]__0_0\,
      I1 => \errors_channel_reg[6]_i_2_n_0\,
      I2 => slv_reg4(0),
      I3 => \errors_channel_reg_n_0_[6]\,
      O => \errors_channel[6]_i_1_n_0\
    );
\errors_channel[6]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch6_down_reg_n_0_[27]\,
      I1 => \ch6_reg[30]_i_1_n_7\,
      I2 => \setpoint_ch6_down_reg_n_0_[26]\,
      I3 => \ch6_reg[26]_i_1_n_4\,
      O => \errors_channel[6]_i_10_n_0\
    );
\errors_channel[6]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch6_down_reg_n_0_[25]\,
      I1 => \ch6_reg[26]_i_1_n_5\,
      I2 => \setpoint_ch6_down_reg_n_0_[24]\,
      I3 => \ch6_reg[26]_i_1_n_6\,
      O => \errors_channel[6]_i_11_n_0\
    );
\errors_channel[6]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch6_reg[26]_i_1_n_7\,
      I1 => \setpoint_ch6_down_reg_n_0_[23]\,
      I2 => \setpoint_ch6_down_reg_n_0_[22]\,
      I3 => \ch6_reg[22]_i_1_n_4\,
      O => \errors_channel[6]_i_13_n_0\
    );
\errors_channel[6]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch6_reg[22]_i_1_n_5\,
      I1 => \setpoint_ch6_down_reg_n_0_[21]\,
      I2 => \setpoint_ch6_down_reg_n_0_[20]\,
      I3 => \ch6_reg[22]_i_1_n_6\,
      O => \errors_channel[6]_i_14_n_0\
    );
\errors_channel[6]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch6_reg[22]_i_1_n_7\,
      I1 => \setpoint_ch6_down_reg_n_0_[19]\,
      I2 => \setpoint_ch6_down_reg_n_0_[18]\,
      I3 => \ch6_reg[18]_i_1_n_4\,
      O => \errors_channel[6]_i_15_n_0\
    );
\errors_channel[6]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch6_reg[18]_i_1_n_5\,
      I1 => \setpoint_ch6_down_reg_n_0_[17]\,
      I2 => \setpoint_ch6_down_reg_n_0_[16]\,
      I3 => \ch6_reg[18]_i_1_n_6\,
      O => \errors_channel[6]_i_16_n_0\
    );
\errors_channel[6]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch6_down_reg_n_0_[23]\,
      I1 => \ch6_reg[26]_i_1_n_7\,
      I2 => \setpoint_ch6_down_reg_n_0_[22]\,
      I3 => \ch6_reg[22]_i_1_n_4\,
      O => \errors_channel[6]_i_17_n_0\
    );
\errors_channel[6]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch6_down_reg_n_0_[21]\,
      I1 => \ch6_reg[22]_i_1_n_5\,
      I2 => \setpoint_ch6_down_reg_n_0_[20]\,
      I3 => \ch6_reg[22]_i_1_n_6\,
      O => \errors_channel[6]_i_18_n_0\
    );
\errors_channel[6]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch6_down_reg_n_0_[19]\,
      I1 => \ch6_reg[22]_i_1_n_7\,
      I2 => \setpoint_ch6_down_reg_n_0_[18]\,
      I3 => \ch6_reg[18]_i_1_n_4\,
      O => \errors_channel[6]_i_19_n_0\
    );
\errors_channel[6]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch6_down_reg_n_0_[17]\,
      I1 => \ch6_reg[18]_i_1_n_5\,
      I2 => \setpoint_ch6_down_reg_n_0_[16]\,
      I3 => \ch6_reg[18]_i_1_n_6\,
      O => \errors_channel[6]_i_20_n_0\
    );
\errors_channel[6]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch6_reg[18]_i_1_n_7\,
      I1 => \setpoint_ch6_down_reg_n_0_[15]\,
      I2 => \setpoint_ch6_down_reg_n_0_[14]\,
      I3 => \ch6_reg[14]_i_1_n_4\,
      O => \errors_channel[6]_i_22_n_0\
    );
\errors_channel[6]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch6_reg[14]_i_1_n_5\,
      I1 => \setpoint_ch6_down_reg_n_0_[13]\,
      I2 => \setpoint_ch6_down_reg_n_0_[12]\,
      I3 => \ch6_reg[14]_i_1_n_6\,
      O => \errors_channel[6]_i_23_n_0\
    );
\errors_channel[6]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D444"
    )
        port map (
      I0 => \ch6_reg[14]_i_1_n_7\,
      I1 => \setpoint_ch6_down_reg_n_0_[11]\,
      I2 => receive_data_b1(10),
      I3 => \setpoint_ch6_down_reg_n_0_[10]\,
      O => \errors_channel[6]_i_24_n_0\
    );
\errors_channel[6]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => receive_data_b1(9),
      I1 => \setpoint_ch6_down_reg_n_0_[9]\,
      I2 => receive_data_b1(8),
      I3 => \setpoint_ch6_down_reg_n_0_[8]\,
      O => \errors_channel[6]_i_25_n_0\
    );
\errors_channel[6]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch6_down_reg_n_0_[15]\,
      I1 => \ch6_reg[18]_i_1_n_7\,
      I2 => \setpoint_ch6_down_reg_n_0_[14]\,
      I3 => \ch6_reg[14]_i_1_n_4\,
      O => \errors_channel[6]_i_26_n_0\
    );
\errors_channel[6]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch6_down_reg_n_0_[13]\,
      I1 => \ch6_reg[14]_i_1_n_5\,
      I2 => \setpoint_ch6_down_reg_n_0_[12]\,
      I3 => \ch6_reg[14]_i_1_n_6\,
      O => \errors_channel[6]_i_27_n_0\
    );
\errors_channel[6]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \setpoint_ch6_down_reg_n_0_[10]\,
      I1 => receive_data_b1(10),
      I2 => \setpoint_ch6_down_reg_n_0_[11]\,
      I3 => \ch6_reg[14]_i_1_n_7\,
      O => \errors_channel[6]_i_28_n_0\
    );
\errors_channel[6]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch6_down_reg_n_0_[9]\,
      I1 => receive_data_b1(9),
      I2 => \setpoint_ch6_down_reg_n_0_[8]\,
      I3 => receive_data_b1(8),
      O => \errors_channel[6]_i_29_n_0\
    );
\errors_channel[6]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => receive_data_b1(7),
      I1 => \setpoint_ch6_down_reg_n_0_[7]\,
      I2 => receive_data_b1(6),
      I3 => \setpoint_ch6_down_reg_n_0_[6]\,
      O => \errors_channel[6]_i_30_n_0\
    );
\errors_channel[6]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => receive_data_b1(5),
      I1 => \setpoint_ch6_down_reg_n_0_[5]\,
      I2 => receive_data_b1(4),
      I3 => \setpoint_ch6_down_reg_n_0_[4]\,
      O => \errors_channel[6]_i_31_n_0\
    );
\errors_channel[6]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => receive_data_b1(3),
      I1 => \setpoint_ch6_down_reg_n_0_[3]\,
      I2 => receive_data_b1(2),
      I3 => \setpoint_ch6_down_reg_n_0_[2]\,
      O => \errors_channel[6]_i_32_n_0\
    );
\errors_channel[6]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => receive_data_b1(1),
      I1 => \setpoint_ch6_down_reg_n_0_[1]\,
      I2 => data_in_b1,
      I3 => \setpoint_ch6_down_reg_n_0_[0]\,
      O => \errors_channel[6]_i_33_n_0\
    );
\errors_channel[6]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch6_down_reg_n_0_[7]\,
      I1 => receive_data_b1(7),
      I2 => \setpoint_ch6_down_reg_n_0_[6]\,
      I3 => receive_data_b1(6),
      O => \errors_channel[6]_i_34_n_0\
    );
\errors_channel[6]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch6_down_reg_n_0_[5]\,
      I1 => receive_data_b1(5),
      I2 => \setpoint_ch6_down_reg_n_0_[4]\,
      I3 => receive_data_b1(4),
      O => \errors_channel[6]_i_35_n_0\
    );
\errors_channel[6]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch6_down_reg_n_0_[3]\,
      I1 => receive_data_b1(3),
      I2 => \setpoint_ch6_down_reg_n_0_[2]\,
      I3 => receive_data_b1(2),
      O => \errors_channel[6]_i_36_n_0\
    );
\errors_channel[6]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch6_down_reg_n_0_[1]\,
      I1 => receive_data_b1(1),
      I2 => \setpoint_ch6_down_reg_n_0_[0]\,
      I3 => data_in_b1,
      O => \errors_channel[6]_i_37_n_0\
    );
\errors_channel[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch6_reg[31]_i_1_n_7\,
      I1 => \setpoint_ch6_down_reg_n_0_[31]\,
      I2 => \setpoint_ch6_down_reg_n_0_[30]\,
      I3 => \ch6_reg[30]_i_1_n_4\,
      O => \errors_channel[6]_i_4_n_0\
    );
\errors_channel[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch6_reg[30]_i_1_n_5\,
      I1 => \setpoint_ch6_down_reg_n_0_[29]\,
      I2 => \setpoint_ch6_down_reg_n_0_[28]\,
      I3 => \ch6_reg[30]_i_1_n_6\,
      O => \errors_channel[6]_i_5_n_0\
    );
\errors_channel[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch6_reg[30]_i_1_n_7\,
      I1 => \setpoint_ch6_down_reg_n_0_[27]\,
      I2 => \setpoint_ch6_down_reg_n_0_[26]\,
      I3 => \ch6_reg[26]_i_1_n_4\,
      O => \errors_channel[6]_i_6_n_0\
    );
\errors_channel[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch6_reg[26]_i_1_n_5\,
      I1 => \setpoint_ch6_down_reg_n_0_[25]\,
      I2 => \setpoint_ch6_down_reg_n_0_[24]\,
      I3 => \ch6_reg[26]_i_1_n_6\,
      O => \errors_channel[6]_i_7_n_0\
    );
\errors_channel[6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch6_down_reg_n_0_[31]\,
      I1 => \ch6_reg[31]_i_1_n_7\,
      I2 => \setpoint_ch6_down_reg_n_0_[30]\,
      I3 => \ch6_reg[30]_i_1_n_4\,
      O => \errors_channel[6]_i_8_n_0\
    );
\errors_channel[6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch6_down_reg_n_0_[29]\,
      I1 => \ch6_reg[30]_i_1_n_5\,
      I2 => \setpoint_ch6_down_reg_n_0_[28]\,
      I3 => \ch6_reg[30]_i_1_n_6\,
      O => \errors_channel[6]_i_9_n_0\
    );
\errors_channel[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF88"
    )
        port map (
      I0 => \ch1[31]_i_1_n_0\,
      I1 => gtOp2_in,
      I2 => slv_reg4(0),
      I3 => \errors_channel_reg_n_0_[7]\,
      O => \errors_channel[7]_i_1_n_0\
    );
\errors_channel[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch6_reg[30]_i_1_n_7\,
      I1 => \setpoint_ch7_down_reg_n_0_[27]\,
      I2 => \ch6_reg[26]_i_1_n_4\,
      I3 => \setpoint_ch7_down_reg_n_0_[26]\,
      O => \errors_channel[7]_i_10_n_0\
    );
\errors_channel[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch6_reg[26]_i_1_n_5\,
      I1 => \setpoint_ch7_down_reg_n_0_[25]\,
      I2 => \ch6_reg[26]_i_1_n_6\,
      I3 => \setpoint_ch7_down_reg_n_0_[24]\,
      O => \errors_channel[7]_i_11_n_0\
    );
\errors_channel[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch7_down_reg_n_0_[23]\,
      I1 => \ch6_reg[26]_i_1_n_7\,
      I2 => \setpoint_ch7_down_reg_n_0_[22]\,
      I3 => \ch6_reg[22]_i_1_n_4\,
      O => \errors_channel[7]_i_13_n_0\
    );
\errors_channel[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch7_down_reg_n_0_[21]\,
      I1 => \ch6_reg[22]_i_1_n_5\,
      I2 => \setpoint_ch7_down_reg_n_0_[20]\,
      I3 => \ch6_reg[22]_i_1_n_6\,
      O => \errors_channel[7]_i_14_n_0\
    );
\errors_channel[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch7_down_reg_n_0_[19]\,
      I1 => \ch6_reg[22]_i_1_n_7\,
      I2 => \setpoint_ch7_down_reg_n_0_[18]\,
      I3 => \ch6_reg[18]_i_1_n_4\,
      O => \errors_channel[7]_i_15_n_0\
    );
\errors_channel[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch7_down_reg_n_0_[17]\,
      I1 => \ch6_reg[18]_i_1_n_5\,
      I2 => \setpoint_ch7_down_reg_n_0_[16]\,
      I3 => \ch6_reg[18]_i_1_n_6\,
      O => \errors_channel[7]_i_16_n_0\
    );
\errors_channel[7]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch6_reg[26]_i_1_n_7\,
      I1 => \setpoint_ch7_down_reg_n_0_[23]\,
      I2 => \ch6_reg[22]_i_1_n_4\,
      I3 => \setpoint_ch7_down_reg_n_0_[22]\,
      O => \errors_channel[7]_i_17_n_0\
    );
\errors_channel[7]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch6_reg[22]_i_1_n_5\,
      I1 => \setpoint_ch7_down_reg_n_0_[21]\,
      I2 => \ch6_reg[22]_i_1_n_6\,
      I3 => \setpoint_ch7_down_reg_n_0_[20]\,
      O => \errors_channel[7]_i_18_n_0\
    );
\errors_channel[7]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch6_reg[22]_i_1_n_7\,
      I1 => \setpoint_ch7_down_reg_n_0_[19]\,
      I2 => \ch6_reg[18]_i_1_n_4\,
      I3 => \setpoint_ch7_down_reg_n_0_[18]\,
      O => \errors_channel[7]_i_19_n_0\
    );
\errors_channel[7]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch6_reg[18]_i_1_n_5\,
      I1 => \setpoint_ch7_down_reg_n_0_[17]\,
      I2 => \ch6_reg[18]_i_1_n_6\,
      I3 => \setpoint_ch7_down_reg_n_0_[16]\,
      O => \errors_channel[7]_i_20_n_0\
    );
\errors_channel[7]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch7_down_reg_n_0_[15]\,
      I1 => \ch6_reg[18]_i_1_n_7\,
      I2 => \setpoint_ch7_down_reg_n_0_[14]\,
      I3 => \ch6_reg[14]_i_1_n_4\,
      O => \errors_channel[7]_i_22_n_0\
    );
\errors_channel[7]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch7_down_reg_n_0_[13]\,
      I1 => \ch6_reg[14]_i_1_n_5\,
      I2 => \setpoint_ch7_down_reg_n_0_[12]\,
      I3 => \ch6_reg[14]_i_1_n_6\,
      O => \errors_channel[7]_i_23_n_0\
    );
\errors_channel[7]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B222"
    )
        port map (
      I0 => \setpoint_ch7_down_reg_n_0_[11]\,
      I1 => \ch6_reg[14]_i_1_n_7\,
      I2 => \setpoint_ch7_down_reg_n_0_[10]\,
      I3 => receive_data_b1(10),
      O => \errors_channel[7]_i_24_n_0\
    );
\errors_channel[7]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \setpoint_ch7_down_reg_n_0_[9]\,
      I1 => receive_data_b1(9),
      I2 => \setpoint_ch7_down_reg_n_0_[8]\,
      I3 => receive_data_b1(8),
      O => \errors_channel[7]_i_25_n_0\
    );
\errors_channel[7]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch6_reg[18]_i_1_n_7\,
      I1 => \setpoint_ch7_down_reg_n_0_[15]\,
      I2 => \ch6_reg[14]_i_1_n_4\,
      I3 => \setpoint_ch7_down_reg_n_0_[14]\,
      O => \errors_channel[7]_i_26_n_0\
    );
\errors_channel[7]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch6_reg[14]_i_1_n_5\,
      I1 => \setpoint_ch7_down_reg_n_0_[13]\,
      I2 => \ch6_reg[14]_i_1_n_6\,
      I3 => \setpoint_ch7_down_reg_n_0_[12]\,
      O => \errors_channel[7]_i_27_n_0\
    );
\errors_channel[7]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => receive_data_b1(10),
      I1 => \setpoint_ch7_down_reg_n_0_[10]\,
      I2 => \ch6_reg[14]_i_1_n_7\,
      I3 => \setpoint_ch7_down_reg_n_0_[11]\,
      O => \errors_channel[7]_i_28_n_0\
    );
\errors_channel[7]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => receive_data_b1(9),
      I1 => \setpoint_ch7_down_reg_n_0_[9]\,
      I2 => receive_data_b1(8),
      I3 => \setpoint_ch7_down_reg_n_0_[8]\,
      O => \errors_channel[7]_i_29_n_0\
    );
\errors_channel[7]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \setpoint_ch7_down_reg_n_0_[7]\,
      I1 => receive_data_b1(7),
      I2 => \setpoint_ch7_down_reg_n_0_[6]\,
      I3 => receive_data_b1(6),
      O => \errors_channel[7]_i_30_n_0\
    );
\errors_channel[7]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \setpoint_ch7_down_reg_n_0_[5]\,
      I1 => receive_data_b1(5),
      I2 => \setpoint_ch7_down_reg_n_0_[4]\,
      I3 => receive_data_b1(4),
      O => \errors_channel[7]_i_31_n_0\
    );
\errors_channel[7]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \setpoint_ch7_down_reg_n_0_[3]\,
      I1 => receive_data_b1(3),
      I2 => \setpoint_ch7_down_reg_n_0_[2]\,
      I3 => receive_data_b1(2),
      O => \errors_channel[7]_i_32_n_0\
    );
\errors_channel[7]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \setpoint_ch7_down_reg_n_0_[1]\,
      I1 => receive_data_b1(1),
      I2 => \setpoint_ch7_down_reg_n_0_[0]\,
      I3 => data_in_b1,
      O => \errors_channel[7]_i_33_n_0\
    );
\errors_channel[7]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => receive_data_b1(7),
      I1 => \setpoint_ch7_down_reg_n_0_[7]\,
      I2 => receive_data_b1(6),
      I3 => \setpoint_ch7_down_reg_n_0_[6]\,
      O => \errors_channel[7]_i_34_n_0\
    );
\errors_channel[7]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => receive_data_b1(5),
      I1 => \setpoint_ch7_down_reg_n_0_[5]\,
      I2 => receive_data_b1(4),
      I3 => \setpoint_ch7_down_reg_n_0_[4]\,
      O => \errors_channel[7]_i_35_n_0\
    );
\errors_channel[7]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => receive_data_b1(3),
      I1 => \setpoint_ch7_down_reg_n_0_[3]\,
      I2 => receive_data_b1(2),
      I3 => \setpoint_ch7_down_reg_n_0_[2]\,
      O => \errors_channel[7]_i_36_n_0\
    );
\errors_channel[7]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => receive_data_b1(1),
      I1 => \setpoint_ch7_down_reg_n_0_[1]\,
      I2 => data_in_b1,
      I3 => \setpoint_ch7_down_reg_n_0_[0]\,
      O => \errors_channel[7]_i_37_n_0\
    );
\errors_channel[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch7_down_reg_n_0_[31]\,
      I1 => \ch6_reg[31]_i_1_n_7\,
      I2 => \setpoint_ch7_down_reg_n_0_[30]\,
      I3 => \ch6_reg[30]_i_1_n_4\,
      O => \errors_channel[7]_i_4_n_0\
    );
\errors_channel[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch7_down_reg_n_0_[29]\,
      I1 => \ch6_reg[30]_i_1_n_5\,
      I2 => \setpoint_ch7_down_reg_n_0_[28]\,
      I3 => \ch6_reg[30]_i_1_n_6\,
      O => \errors_channel[7]_i_5_n_0\
    );
\errors_channel[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch7_down_reg_n_0_[27]\,
      I1 => \ch6_reg[30]_i_1_n_7\,
      I2 => \setpoint_ch7_down_reg_n_0_[26]\,
      I3 => \ch6_reg[26]_i_1_n_4\,
      O => \errors_channel[7]_i_6_n_0\
    );
\errors_channel[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch7_down_reg_n_0_[25]\,
      I1 => \ch6_reg[26]_i_1_n_5\,
      I2 => \setpoint_ch7_down_reg_n_0_[24]\,
      I3 => \ch6_reg[26]_i_1_n_6\,
      O => \errors_channel[7]_i_7_n_0\
    );
\errors_channel[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch6_reg[31]_i_1_n_7\,
      I1 => \setpoint_ch7_down_reg_n_0_[31]\,
      I2 => \ch6_reg[30]_i_1_n_4\,
      I3 => \setpoint_ch7_down_reg_n_0_[30]\,
      O => \errors_channel[7]_i_8_n_0\
    );
\errors_channel[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch6_reg[30]_i_1_n_5\,
      I1 => \setpoint_ch7_down_reg_n_0_[29]\,
      I2 => \ch6_reg[30]_i_1_n_6\,
      I3 => \setpoint_ch7_down_reg_n_0_[28]\,
      O => \errors_channel[7]_i_9_n_0\
    );
\errors_channel[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF88"
    )
        port map (
      I0 => \^state_reg[4]__0_0\,
      I1 => \errors_channel_reg[8]_i_2_n_0\,
      I2 => slv_reg4(0),
      I3 => \errors_channel_reg_n_0_[8]\,
      O => \errors_channel[8]_i_1_n_0\
    );
\errors_channel[8]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch8_down_reg_n_0_[27]\,
      I1 => \ch8_reg[30]_i_1_n_7\,
      I2 => \setpoint_ch8_down_reg_n_0_[26]\,
      I3 => \ch8_reg[26]_i_1_n_4\,
      O => \errors_channel[8]_i_10_n_0\
    );
\errors_channel[8]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch8_down_reg_n_0_[25]\,
      I1 => \ch8_reg[26]_i_1_n_5\,
      I2 => \setpoint_ch8_down_reg_n_0_[24]\,
      I3 => \ch8_reg[26]_i_1_n_6\,
      O => \errors_channel[8]_i_11_n_0\
    );
\errors_channel[8]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch8_reg[26]_i_1_n_7\,
      I1 => \setpoint_ch8_down_reg_n_0_[23]\,
      I2 => \setpoint_ch8_down_reg_n_0_[22]\,
      I3 => \ch8_reg[22]_i_1_n_4\,
      O => \errors_channel[8]_i_13_n_0\
    );
\errors_channel[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch8_reg[22]_i_1_n_5\,
      I1 => \setpoint_ch8_down_reg_n_0_[21]\,
      I2 => \setpoint_ch8_down_reg_n_0_[20]\,
      I3 => \ch8_reg[22]_i_1_n_6\,
      O => \errors_channel[8]_i_14_n_0\
    );
\errors_channel[8]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch8_reg[22]_i_1_n_7\,
      I1 => \setpoint_ch8_down_reg_n_0_[19]\,
      I2 => \setpoint_ch8_down_reg_n_0_[18]\,
      I3 => \ch8_reg[18]_i_1_n_4\,
      O => \errors_channel[8]_i_15_n_0\
    );
\errors_channel[8]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch8_reg[18]_i_1_n_5\,
      I1 => \setpoint_ch8_down_reg_n_0_[17]\,
      I2 => \setpoint_ch8_down_reg_n_0_[16]\,
      I3 => \ch8_reg[18]_i_1_n_6\,
      O => \errors_channel[8]_i_16_n_0\
    );
\errors_channel[8]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch8_down_reg_n_0_[23]\,
      I1 => \ch8_reg[26]_i_1_n_7\,
      I2 => \setpoint_ch8_down_reg_n_0_[22]\,
      I3 => \ch8_reg[22]_i_1_n_4\,
      O => \errors_channel[8]_i_17_n_0\
    );
\errors_channel[8]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch8_down_reg_n_0_[21]\,
      I1 => \ch8_reg[22]_i_1_n_5\,
      I2 => \setpoint_ch8_down_reg_n_0_[20]\,
      I3 => \ch8_reg[22]_i_1_n_6\,
      O => \errors_channel[8]_i_18_n_0\
    );
\errors_channel[8]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch8_down_reg_n_0_[19]\,
      I1 => \ch8_reg[22]_i_1_n_7\,
      I2 => \setpoint_ch8_down_reg_n_0_[18]\,
      I3 => \ch8_reg[18]_i_1_n_4\,
      O => \errors_channel[8]_i_19_n_0\
    );
\errors_channel[8]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch8_down_reg_n_0_[17]\,
      I1 => \ch8_reg[18]_i_1_n_5\,
      I2 => \setpoint_ch8_down_reg_n_0_[16]\,
      I3 => \ch8_reg[18]_i_1_n_6\,
      O => \errors_channel[8]_i_20_n_0\
    );
\errors_channel[8]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch8_reg[18]_i_1_n_7\,
      I1 => \setpoint_ch8_down_reg_n_0_[15]\,
      I2 => \setpoint_ch8_down_reg_n_0_[14]\,
      I3 => \ch8_reg[14]_i_1_n_4\,
      O => \errors_channel[8]_i_22_n_0\
    );
\errors_channel[8]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch8_reg[14]_i_1_n_5\,
      I1 => \setpoint_ch8_down_reg_n_0_[13]\,
      I2 => \setpoint_ch8_down_reg_n_0_[12]\,
      I3 => \ch8_reg[14]_i_1_n_6\,
      O => \errors_channel[8]_i_23_n_0\
    );
\errors_channel[8]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D444"
    )
        port map (
      I0 => \ch8_reg[14]_i_1_n_7\,
      I1 => \setpoint_ch8_down_reg_n_0_[11]\,
      I2 => receive_data_a2(10),
      I3 => \setpoint_ch8_down_reg_n_0_[10]\,
      O => \errors_channel[8]_i_24_n_0\
    );
\errors_channel[8]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => receive_data_a2(9),
      I1 => \setpoint_ch8_down_reg_n_0_[9]\,
      I2 => receive_data_a2(8),
      I3 => \setpoint_ch8_down_reg_n_0_[8]\,
      O => \errors_channel[8]_i_25_n_0\
    );
\errors_channel[8]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch8_down_reg_n_0_[15]\,
      I1 => \ch8_reg[18]_i_1_n_7\,
      I2 => \setpoint_ch8_down_reg_n_0_[14]\,
      I3 => \ch8_reg[14]_i_1_n_4\,
      O => \errors_channel[8]_i_26_n_0\
    );
\errors_channel[8]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch8_down_reg_n_0_[13]\,
      I1 => \ch8_reg[14]_i_1_n_5\,
      I2 => \setpoint_ch8_down_reg_n_0_[12]\,
      I3 => \ch8_reg[14]_i_1_n_6\,
      O => \errors_channel[8]_i_27_n_0\
    );
\errors_channel[8]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \setpoint_ch8_down_reg_n_0_[10]\,
      I1 => receive_data_a2(10),
      I2 => \setpoint_ch8_down_reg_n_0_[11]\,
      I3 => \ch8_reg[14]_i_1_n_7\,
      O => \errors_channel[8]_i_28_n_0\
    );
\errors_channel[8]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch8_down_reg_n_0_[9]\,
      I1 => receive_data_a2(9),
      I2 => \setpoint_ch8_down_reg_n_0_[8]\,
      I3 => receive_data_a2(8),
      O => \errors_channel[8]_i_29_n_0\
    );
\errors_channel[8]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => receive_data_a2(7),
      I1 => \setpoint_ch8_down_reg_n_0_[7]\,
      I2 => receive_data_a2(6),
      I3 => \setpoint_ch8_down_reg_n_0_[6]\,
      O => \errors_channel[8]_i_30_n_0\
    );
\errors_channel[8]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => receive_data_a2(5),
      I1 => \setpoint_ch8_down_reg_n_0_[5]\,
      I2 => receive_data_a2(4),
      I3 => \setpoint_ch8_down_reg_n_0_[4]\,
      O => \errors_channel[8]_i_31_n_0\
    );
\errors_channel[8]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => receive_data_a2(3),
      I1 => \setpoint_ch8_down_reg_n_0_[3]\,
      I2 => receive_data_a2(2),
      I3 => \setpoint_ch8_down_reg_n_0_[2]\,
      O => \errors_channel[8]_i_32_n_0\
    );
\errors_channel[8]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => receive_data_a2(1),
      I1 => \setpoint_ch8_down_reg_n_0_[1]\,
      I2 => data_in_a2,
      I3 => \setpoint_ch8_down_reg_n_0_[0]\,
      O => \errors_channel[8]_i_33_n_0\
    );
\errors_channel[8]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch8_down_reg_n_0_[7]\,
      I1 => receive_data_a2(7),
      I2 => \setpoint_ch8_down_reg_n_0_[6]\,
      I3 => receive_data_a2(6),
      O => \errors_channel[8]_i_34_n_0\
    );
\errors_channel[8]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch8_down_reg_n_0_[5]\,
      I1 => receive_data_a2(5),
      I2 => \setpoint_ch8_down_reg_n_0_[4]\,
      I3 => receive_data_a2(4),
      O => \errors_channel[8]_i_35_n_0\
    );
\errors_channel[8]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch8_down_reg_n_0_[3]\,
      I1 => receive_data_a2(3),
      I2 => \setpoint_ch8_down_reg_n_0_[2]\,
      I3 => receive_data_a2(2),
      O => \errors_channel[8]_i_36_n_0\
    );
\errors_channel[8]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => \setpoint_ch8_down_reg_n_0_[1]\,
      I1 => receive_data_a2(1),
      I2 => \setpoint_ch8_down_reg_n_0_[0]\,
      I3 => data_in_a2,
      O => \errors_channel[8]_i_37_n_0\
    );
\errors_channel[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch8_reg[31]_i_1_n_7\,
      I1 => \setpoint_ch8_down_reg_n_0_[31]\,
      I2 => \setpoint_ch8_down_reg_n_0_[30]\,
      I3 => \ch8_reg[30]_i_1_n_4\,
      O => \errors_channel[8]_i_4_n_0\
    );
\errors_channel[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch8_reg[30]_i_1_n_5\,
      I1 => \setpoint_ch8_down_reg_n_0_[29]\,
      I2 => \setpoint_ch8_down_reg_n_0_[28]\,
      I3 => \ch8_reg[30]_i_1_n_6\,
      O => \errors_channel[8]_i_5_n_0\
    );
\errors_channel[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch8_reg[30]_i_1_n_7\,
      I1 => \setpoint_ch8_down_reg_n_0_[27]\,
      I2 => \setpoint_ch8_down_reg_n_0_[26]\,
      I3 => \ch8_reg[26]_i_1_n_4\,
      O => \errors_channel[8]_i_6_n_0\
    );
\errors_channel[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \ch8_reg[26]_i_1_n_5\,
      I1 => \setpoint_ch8_down_reg_n_0_[25]\,
      I2 => \setpoint_ch8_down_reg_n_0_[24]\,
      I3 => \ch8_reg[26]_i_1_n_6\,
      O => \errors_channel[8]_i_7_n_0\
    );
\errors_channel[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch8_down_reg_n_0_[31]\,
      I1 => \ch8_reg[31]_i_1_n_7\,
      I2 => \setpoint_ch8_down_reg_n_0_[30]\,
      I3 => \ch8_reg[30]_i_1_n_4\,
      O => \errors_channel[8]_i_8_n_0\
    );
\errors_channel[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \setpoint_ch8_down_reg_n_0_[29]\,
      I1 => \ch8_reg[30]_i_1_n_5\,
      I2 => \setpoint_ch8_down_reg_n_0_[28]\,
      I3 => \ch8_reg[30]_i_1_n_6\,
      O => \errors_channel[8]_i_9_n_0\
    );
\errors_channel[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF88"
    )
        port map (
      I0 => \ch1[31]_i_1_n_0\,
      I1 => gtOp3_in,
      I2 => slv_reg4(0),
      I3 => \errors_channel_reg_n_0_[9]\,
      O => \errors_channel[9]_i_1_n_0\
    );
\errors_channel[9]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch8_reg[30]_i_1_n_7\,
      I1 => \setpoint_ch9_down_reg_n_0_[27]\,
      I2 => \ch8_reg[26]_i_1_n_4\,
      I3 => \setpoint_ch9_down_reg_n_0_[26]\,
      O => \errors_channel[9]_i_10_n_0\
    );
\errors_channel[9]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch8_reg[26]_i_1_n_5\,
      I1 => \setpoint_ch9_down_reg_n_0_[25]\,
      I2 => \ch8_reg[26]_i_1_n_6\,
      I3 => \setpoint_ch9_down_reg_n_0_[24]\,
      O => \errors_channel[9]_i_11_n_0\
    );
\errors_channel[9]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch9_down_reg_n_0_[23]\,
      I1 => \ch8_reg[26]_i_1_n_7\,
      I2 => \setpoint_ch9_down_reg_n_0_[22]\,
      I3 => \ch8_reg[22]_i_1_n_4\,
      O => \errors_channel[9]_i_13_n_0\
    );
\errors_channel[9]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch9_down_reg_n_0_[21]\,
      I1 => \ch8_reg[22]_i_1_n_5\,
      I2 => \setpoint_ch9_down_reg_n_0_[20]\,
      I3 => \ch8_reg[22]_i_1_n_6\,
      O => \errors_channel[9]_i_14_n_0\
    );
\errors_channel[9]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch9_down_reg_n_0_[19]\,
      I1 => \ch8_reg[22]_i_1_n_7\,
      I2 => \setpoint_ch9_down_reg_n_0_[18]\,
      I3 => \ch8_reg[18]_i_1_n_4\,
      O => \errors_channel[9]_i_15_n_0\
    );
\errors_channel[9]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch9_down_reg_n_0_[17]\,
      I1 => \ch8_reg[18]_i_1_n_5\,
      I2 => \setpoint_ch9_down_reg_n_0_[16]\,
      I3 => \ch8_reg[18]_i_1_n_6\,
      O => \errors_channel[9]_i_16_n_0\
    );
\errors_channel[9]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch8_reg[26]_i_1_n_7\,
      I1 => \setpoint_ch9_down_reg_n_0_[23]\,
      I2 => \ch8_reg[22]_i_1_n_4\,
      I3 => \setpoint_ch9_down_reg_n_0_[22]\,
      O => \errors_channel[9]_i_17_n_0\
    );
\errors_channel[9]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch8_reg[22]_i_1_n_5\,
      I1 => \setpoint_ch9_down_reg_n_0_[21]\,
      I2 => \ch8_reg[22]_i_1_n_6\,
      I3 => \setpoint_ch9_down_reg_n_0_[20]\,
      O => \errors_channel[9]_i_18_n_0\
    );
\errors_channel[9]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch8_reg[22]_i_1_n_7\,
      I1 => \setpoint_ch9_down_reg_n_0_[19]\,
      I2 => \ch8_reg[18]_i_1_n_4\,
      I3 => \setpoint_ch9_down_reg_n_0_[18]\,
      O => \errors_channel[9]_i_19_n_0\
    );
\errors_channel[9]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch8_reg[18]_i_1_n_5\,
      I1 => \setpoint_ch9_down_reg_n_0_[17]\,
      I2 => \ch8_reg[18]_i_1_n_6\,
      I3 => \setpoint_ch9_down_reg_n_0_[16]\,
      O => \errors_channel[9]_i_20_n_0\
    );
\errors_channel[9]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch9_down_reg_n_0_[15]\,
      I1 => \ch8_reg[18]_i_1_n_7\,
      I2 => \setpoint_ch9_down_reg_n_0_[14]\,
      I3 => \ch8_reg[14]_i_1_n_4\,
      O => \errors_channel[9]_i_22_n_0\
    );
\errors_channel[9]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch9_down_reg_n_0_[13]\,
      I1 => \ch8_reg[14]_i_1_n_5\,
      I2 => \setpoint_ch9_down_reg_n_0_[12]\,
      I3 => \ch8_reg[14]_i_1_n_6\,
      O => \errors_channel[9]_i_23_n_0\
    );
\errors_channel[9]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B222"
    )
        port map (
      I0 => \setpoint_ch9_down_reg_n_0_[11]\,
      I1 => \ch8_reg[14]_i_1_n_7\,
      I2 => \setpoint_ch9_down_reg_n_0_[10]\,
      I3 => receive_data_a2(10),
      O => \errors_channel[9]_i_24_n_0\
    );
\errors_channel[9]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \setpoint_ch9_down_reg_n_0_[9]\,
      I1 => receive_data_a2(9),
      I2 => \setpoint_ch9_down_reg_n_0_[8]\,
      I3 => receive_data_a2(8),
      O => \errors_channel[9]_i_25_n_0\
    );
\errors_channel[9]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch8_reg[18]_i_1_n_7\,
      I1 => \setpoint_ch9_down_reg_n_0_[15]\,
      I2 => \ch8_reg[14]_i_1_n_4\,
      I3 => \setpoint_ch9_down_reg_n_0_[14]\,
      O => \errors_channel[9]_i_26_n_0\
    );
\errors_channel[9]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch8_reg[14]_i_1_n_5\,
      I1 => \setpoint_ch9_down_reg_n_0_[13]\,
      I2 => \ch8_reg[14]_i_1_n_6\,
      I3 => \setpoint_ch9_down_reg_n_0_[12]\,
      O => \errors_channel[9]_i_27_n_0\
    );
\errors_channel[9]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => receive_data_a2(10),
      I1 => \setpoint_ch9_down_reg_n_0_[10]\,
      I2 => \ch8_reg[14]_i_1_n_7\,
      I3 => \setpoint_ch9_down_reg_n_0_[11]\,
      O => \errors_channel[9]_i_28_n_0\
    );
\errors_channel[9]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => receive_data_a2(9),
      I1 => \setpoint_ch9_down_reg_n_0_[9]\,
      I2 => receive_data_a2(8),
      I3 => \setpoint_ch9_down_reg_n_0_[8]\,
      O => \errors_channel[9]_i_29_n_0\
    );
\errors_channel[9]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \setpoint_ch9_down_reg_n_0_[7]\,
      I1 => receive_data_a2(7),
      I2 => \setpoint_ch9_down_reg_n_0_[6]\,
      I3 => receive_data_a2(6),
      O => \errors_channel[9]_i_30_n_0\
    );
\errors_channel[9]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \setpoint_ch9_down_reg_n_0_[5]\,
      I1 => receive_data_a2(5),
      I2 => \setpoint_ch9_down_reg_n_0_[4]\,
      I3 => receive_data_a2(4),
      O => \errors_channel[9]_i_31_n_0\
    );
\errors_channel[9]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \setpoint_ch9_down_reg_n_0_[3]\,
      I1 => receive_data_a2(3),
      I2 => \setpoint_ch9_down_reg_n_0_[2]\,
      I3 => receive_data_a2(2),
      O => \errors_channel[9]_i_32_n_0\
    );
\errors_channel[9]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \setpoint_ch9_down_reg_n_0_[1]\,
      I1 => receive_data_a2(1),
      I2 => \setpoint_ch9_down_reg_n_0_[0]\,
      I3 => data_in_a2,
      O => \errors_channel[9]_i_33_n_0\
    );
\errors_channel[9]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => receive_data_a2(7),
      I1 => \setpoint_ch9_down_reg_n_0_[7]\,
      I2 => receive_data_a2(6),
      I3 => \setpoint_ch9_down_reg_n_0_[6]\,
      O => \errors_channel[9]_i_34_n_0\
    );
\errors_channel[9]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => receive_data_a2(5),
      I1 => \setpoint_ch9_down_reg_n_0_[5]\,
      I2 => receive_data_a2(4),
      I3 => \setpoint_ch9_down_reg_n_0_[4]\,
      O => \errors_channel[9]_i_35_n_0\
    );
\errors_channel[9]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => receive_data_a2(3),
      I1 => \setpoint_ch9_down_reg_n_0_[3]\,
      I2 => receive_data_a2(2),
      I3 => \setpoint_ch9_down_reg_n_0_[2]\,
      O => \errors_channel[9]_i_36_n_0\
    );
\errors_channel[9]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => receive_data_a2(1),
      I1 => \setpoint_ch9_down_reg_n_0_[1]\,
      I2 => data_in_a2,
      I3 => \setpoint_ch9_down_reg_n_0_[0]\,
      O => \errors_channel[9]_i_37_n_0\
    );
\errors_channel[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch9_down_reg_n_0_[31]\,
      I1 => \ch8_reg[31]_i_1_n_7\,
      I2 => \setpoint_ch9_down_reg_n_0_[30]\,
      I3 => \ch8_reg[30]_i_1_n_4\,
      O => \errors_channel[9]_i_4_n_0\
    );
\errors_channel[9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch9_down_reg_n_0_[29]\,
      I1 => \ch8_reg[30]_i_1_n_5\,
      I2 => \setpoint_ch9_down_reg_n_0_[28]\,
      I3 => \ch8_reg[30]_i_1_n_6\,
      O => \errors_channel[9]_i_5_n_0\
    );
\errors_channel[9]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch9_down_reg_n_0_[27]\,
      I1 => \ch8_reg[30]_i_1_n_7\,
      I2 => \setpoint_ch9_down_reg_n_0_[26]\,
      I3 => \ch8_reg[26]_i_1_n_4\,
      O => \errors_channel[9]_i_6_n_0\
    );
\errors_channel[9]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \setpoint_ch9_down_reg_n_0_[25]\,
      I1 => \ch8_reg[26]_i_1_n_5\,
      I2 => \setpoint_ch9_down_reg_n_0_[24]\,
      I3 => \ch8_reg[26]_i_1_n_6\,
      O => \errors_channel[9]_i_7_n_0\
    );
\errors_channel[9]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch8_reg[31]_i_1_n_7\,
      I1 => \setpoint_ch9_down_reg_n_0_[31]\,
      I2 => \ch8_reg[30]_i_1_n_4\,
      I3 => \setpoint_ch9_down_reg_n_0_[30]\,
      O => \errors_channel[9]_i_8_n_0\
    );
\errors_channel[9]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ch8_reg[30]_i_1_n_5\,
      I1 => \setpoint_ch9_down_reg_n_0_[29]\,
      I2 => \ch8_reg[30]_i_1_n_6\,
      I3 => \setpoint_ch9_down_reg_n_0_[28]\,
      O => \errors_channel[9]_i_9_n_0\
    );
\errors_channel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => \errors_channel[0]_i_1_n_0\,
      Q => \errors_channel_reg_n_0_[0]\,
      R => '0'
    );
\errors_channel_reg[0]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[0]_i_21_n_0\,
      CO(3) => \errors_channel_reg[0]_i_12_n_0\,
      CO(2) => \errors_channel_reg[0]_i_12_n_1\,
      CO(1) => \errors_channel_reg[0]_i_12_n_2\,
      CO(0) => \errors_channel_reg[0]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[0]_i_22_n_0\,
      DI(2) => \errors_channel[0]_i_23_n_0\,
      DI(1) => \errors_channel[0]_i_24_n_0\,
      DI(0) => \errors_channel[0]_i_25_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[0]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[0]_i_26_n_0\,
      S(2) => \errors_channel[0]_i_27_n_0\,
      S(1) => \errors_channel[0]_i_28_n_0\,
      S(0) => \errors_channel[0]_i_29_n_0\
    );
\errors_channel_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[0]_i_3_n_0\,
      CO(3) => \errors_channel_reg[0]_i_2_n_0\,
      CO(2) => \errors_channel_reg[0]_i_2_n_1\,
      CO(1) => \errors_channel_reg[0]_i_2_n_2\,
      CO(0) => \errors_channel_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[0]_i_4_n_0\,
      DI(2) => \errors_channel[0]_i_5_n_0\,
      DI(1) => \errors_channel[0]_i_6_n_0\,
      DI(0) => \errors_channel[0]_i_7_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[0]_i_8_n_0\,
      S(2) => \errors_channel[0]_i_9_n_0\,
      S(1) => \errors_channel[0]_i_10_n_0\,
      S(0) => \errors_channel[0]_i_11_n_0\
    );
\errors_channel_reg[0]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \errors_channel_reg[0]_i_21_n_0\,
      CO(2) => \errors_channel_reg[0]_i_21_n_1\,
      CO(1) => \errors_channel_reg[0]_i_21_n_2\,
      CO(0) => \errors_channel_reg[0]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[0]_i_30_n_0\,
      DI(2) => \errors_channel[0]_i_31_n_0\,
      DI(1) => \errors_channel[0]_i_32_n_0\,
      DI(0) => \errors_channel[0]_i_33_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[0]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[0]_i_34_n_0\,
      S(2) => \errors_channel[0]_i_35_n_0\,
      S(1) => \errors_channel[0]_i_36_n_0\,
      S(0) => \errors_channel[0]_i_37_n_0\
    );
\errors_channel_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[0]_i_12_n_0\,
      CO(3) => \errors_channel_reg[0]_i_3_n_0\,
      CO(2) => \errors_channel_reg[0]_i_3_n_1\,
      CO(1) => \errors_channel_reg[0]_i_3_n_2\,
      CO(0) => \errors_channel_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[0]_i_13_n_0\,
      DI(2) => \errors_channel[0]_i_14_n_0\,
      DI(1) => \errors_channel[0]_i_15_n_0\,
      DI(0) => \errors_channel[0]_i_16_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[0]_i_17_n_0\,
      S(2) => \errors_channel[0]_i_18_n_0\,
      S(1) => \errors_channel[0]_i_19_n_0\,
      S(0) => \errors_channel[0]_i_20_n_0\
    );
\errors_channel_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => \errors_channel[10]_i_1_n_0\,
      Q => \errors_channel_reg_n_0_[10]\,
      R => '0'
    );
\errors_channel_reg[10]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[10]_i_21_n_0\,
      CO(3) => \errors_channel_reg[10]_i_12_n_0\,
      CO(2) => \errors_channel_reg[10]_i_12_n_1\,
      CO(1) => \errors_channel_reg[10]_i_12_n_2\,
      CO(0) => \errors_channel_reg[10]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[10]_i_22_n_0\,
      DI(2) => \errors_channel[10]_i_23_n_0\,
      DI(1) => \errors_channel[10]_i_24_n_0\,
      DI(0) => \errors_channel[10]_i_25_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[10]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[10]_i_26_n_0\,
      S(2) => \errors_channel[10]_i_27_n_0\,
      S(1) => \errors_channel[10]_i_28_n_0\,
      S(0) => \errors_channel[10]_i_29_n_0\
    );
\errors_channel_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[10]_i_3_n_0\,
      CO(3) => \errors_channel_reg[10]_i_2_n_0\,
      CO(2) => \errors_channel_reg[10]_i_2_n_1\,
      CO(1) => \errors_channel_reg[10]_i_2_n_2\,
      CO(0) => \errors_channel_reg[10]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[10]_i_4_n_0\,
      DI(2) => \errors_channel[10]_i_5_n_0\,
      DI(1) => \errors_channel[10]_i_6_n_0\,
      DI(0) => \errors_channel[10]_i_7_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[10]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[10]_i_8_n_0\,
      S(2) => \errors_channel[10]_i_9_n_0\,
      S(1) => \errors_channel[10]_i_10_n_0\,
      S(0) => \errors_channel[10]_i_11_n_0\
    );
\errors_channel_reg[10]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \errors_channel_reg[10]_i_21_n_0\,
      CO(2) => \errors_channel_reg[10]_i_21_n_1\,
      CO(1) => \errors_channel_reg[10]_i_21_n_2\,
      CO(0) => \errors_channel_reg[10]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[10]_i_30_n_0\,
      DI(2) => \errors_channel[10]_i_31_n_0\,
      DI(1) => \errors_channel[10]_i_32_n_0\,
      DI(0) => \errors_channel[10]_i_33_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[10]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[10]_i_34_n_0\,
      S(2) => \errors_channel[10]_i_35_n_0\,
      S(1) => \errors_channel[10]_i_36_n_0\,
      S(0) => \errors_channel[10]_i_37_n_0\
    );
\errors_channel_reg[10]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[10]_i_12_n_0\,
      CO(3) => \errors_channel_reg[10]_i_3_n_0\,
      CO(2) => \errors_channel_reg[10]_i_3_n_1\,
      CO(1) => \errors_channel_reg[10]_i_3_n_2\,
      CO(0) => \errors_channel_reg[10]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[10]_i_13_n_0\,
      DI(2) => \errors_channel[10]_i_14_n_0\,
      DI(1) => \errors_channel[10]_i_15_n_0\,
      DI(0) => \errors_channel[10]_i_16_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[10]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[10]_i_17_n_0\,
      S(2) => \errors_channel[10]_i_18_n_0\,
      S(1) => \errors_channel[10]_i_19_n_0\,
      S(0) => \errors_channel[10]_i_20_n_0\
    );
\errors_channel_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => \errors_channel[11]_i_1_n_0\,
      Q => \errors_channel_reg_n_0_[11]\,
      R => '0'
    );
\errors_channel_reg[11]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[11]_i_21_n_0\,
      CO(3) => \errors_channel_reg[11]_i_12_n_0\,
      CO(2) => \errors_channel_reg[11]_i_12_n_1\,
      CO(1) => \errors_channel_reg[11]_i_12_n_2\,
      CO(0) => \errors_channel_reg[11]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[11]_i_22_n_0\,
      DI(2) => \errors_channel[11]_i_23_n_0\,
      DI(1) => \errors_channel[11]_i_24_n_0\,
      DI(0) => \errors_channel[11]_i_25_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[11]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[11]_i_26_n_0\,
      S(2) => \errors_channel[11]_i_27_n_0\,
      S(1) => \errors_channel[11]_i_28_n_0\,
      S(0) => \errors_channel[11]_i_29_n_0\
    );
\errors_channel_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[11]_i_3_n_0\,
      CO(3) => gtOp4_in,
      CO(2) => \errors_channel_reg[11]_i_2_n_1\,
      CO(1) => \errors_channel_reg[11]_i_2_n_2\,
      CO(0) => \errors_channel_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[11]_i_4_n_0\,
      DI(2) => \errors_channel[11]_i_5_n_0\,
      DI(1) => \errors_channel[11]_i_6_n_0\,
      DI(0) => \errors_channel[11]_i_7_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[11]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[11]_i_8_n_0\,
      S(2) => \errors_channel[11]_i_9_n_0\,
      S(1) => \errors_channel[11]_i_10_n_0\,
      S(0) => \errors_channel[11]_i_11_n_0\
    );
\errors_channel_reg[11]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \errors_channel_reg[11]_i_21_n_0\,
      CO(2) => \errors_channel_reg[11]_i_21_n_1\,
      CO(1) => \errors_channel_reg[11]_i_21_n_2\,
      CO(0) => \errors_channel_reg[11]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[11]_i_30_n_0\,
      DI(2) => \errors_channel[11]_i_31_n_0\,
      DI(1) => \errors_channel[11]_i_32_n_0\,
      DI(0) => \errors_channel[11]_i_33_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[11]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[11]_i_34_n_0\,
      S(2) => \errors_channel[11]_i_35_n_0\,
      S(1) => \errors_channel[11]_i_36_n_0\,
      S(0) => \errors_channel[11]_i_37_n_0\
    );
\errors_channel_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[11]_i_12_n_0\,
      CO(3) => \errors_channel_reg[11]_i_3_n_0\,
      CO(2) => \errors_channel_reg[11]_i_3_n_1\,
      CO(1) => \errors_channel_reg[11]_i_3_n_2\,
      CO(0) => \errors_channel_reg[11]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[11]_i_13_n_0\,
      DI(2) => \errors_channel[11]_i_14_n_0\,
      DI(1) => \errors_channel[11]_i_15_n_0\,
      DI(0) => \errors_channel[11]_i_16_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[11]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[11]_i_17_n_0\,
      S(2) => \errors_channel[11]_i_18_n_0\,
      S(1) => \errors_channel[11]_i_19_n_0\,
      S(0) => \errors_channel[11]_i_20_n_0\
    );
\errors_channel_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => \errors_channel[12]_i_1_n_0\,
      Q => \errors_channel_reg_n_0_[12]\,
      R => '0'
    );
\errors_channel_reg[12]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[12]_i_21_n_0\,
      CO(3) => \errors_channel_reg[12]_i_12_n_0\,
      CO(2) => \errors_channel_reg[12]_i_12_n_1\,
      CO(1) => \errors_channel_reg[12]_i_12_n_2\,
      CO(0) => \errors_channel_reg[12]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[12]_i_22_n_0\,
      DI(2) => \errors_channel[12]_i_23_n_0\,
      DI(1) => \errors_channel[12]_i_24_n_0\,
      DI(0) => \errors_channel[12]_i_25_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[12]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[12]_i_26_n_0\,
      S(2) => \errors_channel[12]_i_27_n_0\,
      S(1) => \errors_channel[12]_i_28_n_0\,
      S(0) => \errors_channel[12]_i_29_n_0\
    );
\errors_channel_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[12]_i_3_n_0\,
      CO(3) => \errors_channel_reg[12]_i_2_n_0\,
      CO(2) => \errors_channel_reg[12]_i_2_n_1\,
      CO(1) => \errors_channel_reg[12]_i_2_n_2\,
      CO(0) => \errors_channel_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[12]_i_4_n_0\,
      DI(2) => \errors_channel[12]_i_5_n_0\,
      DI(1) => \errors_channel[12]_i_6_n_0\,
      DI(0) => \errors_channel[12]_i_7_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[12]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[12]_i_8_n_0\,
      S(2) => \errors_channel[12]_i_9_n_0\,
      S(1) => \errors_channel[12]_i_10_n_0\,
      S(0) => \errors_channel[12]_i_11_n_0\
    );
\errors_channel_reg[12]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \errors_channel_reg[12]_i_21_n_0\,
      CO(2) => \errors_channel_reg[12]_i_21_n_1\,
      CO(1) => \errors_channel_reg[12]_i_21_n_2\,
      CO(0) => \errors_channel_reg[12]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[12]_i_30_n_0\,
      DI(2) => \errors_channel[12]_i_31_n_0\,
      DI(1) => \errors_channel[12]_i_32_n_0\,
      DI(0) => \errors_channel[12]_i_33_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[12]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[12]_i_34_n_0\,
      S(2) => \errors_channel[12]_i_35_n_0\,
      S(1) => \errors_channel[12]_i_36_n_0\,
      S(0) => \errors_channel[12]_i_37_n_0\
    );
\errors_channel_reg[12]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[12]_i_12_n_0\,
      CO(3) => \errors_channel_reg[12]_i_3_n_0\,
      CO(2) => \errors_channel_reg[12]_i_3_n_1\,
      CO(1) => \errors_channel_reg[12]_i_3_n_2\,
      CO(0) => \errors_channel_reg[12]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[12]_i_13_n_0\,
      DI(2) => \errors_channel[12]_i_14_n_0\,
      DI(1) => \errors_channel[12]_i_15_n_0\,
      DI(0) => \errors_channel[12]_i_16_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[12]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[12]_i_17_n_0\,
      S(2) => \errors_channel[12]_i_18_n_0\,
      S(1) => \errors_channel[12]_i_19_n_0\,
      S(0) => \errors_channel[12]_i_20_n_0\
    );
\errors_channel_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => \errors_channel[13]_i_1_n_0\,
      Q => \errors_channel_reg_n_0_[13]\,
      R => '0'
    );
\errors_channel_reg[13]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[13]_i_21_n_0\,
      CO(3) => \errors_channel_reg[13]_i_12_n_0\,
      CO(2) => \errors_channel_reg[13]_i_12_n_1\,
      CO(1) => \errors_channel_reg[13]_i_12_n_2\,
      CO(0) => \errors_channel_reg[13]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[13]_i_22_n_0\,
      DI(2) => \errors_channel[13]_i_23_n_0\,
      DI(1) => \errors_channel[13]_i_24_n_0\,
      DI(0) => \errors_channel[13]_i_25_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[13]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[13]_i_26_n_0\,
      S(2) => \errors_channel[13]_i_27_n_0\,
      S(1) => \errors_channel[13]_i_28_n_0\,
      S(0) => \errors_channel[13]_i_29_n_0\
    );
\errors_channel_reg[13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[13]_i_3_n_0\,
      CO(3) => gtOp5_in,
      CO(2) => \errors_channel_reg[13]_i_2_n_1\,
      CO(1) => \errors_channel_reg[13]_i_2_n_2\,
      CO(0) => \errors_channel_reg[13]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[13]_i_4_n_0\,
      DI(2) => \errors_channel[13]_i_5_n_0\,
      DI(1) => \errors_channel[13]_i_6_n_0\,
      DI(0) => \errors_channel[13]_i_7_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[13]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[13]_i_8_n_0\,
      S(2) => \errors_channel[13]_i_9_n_0\,
      S(1) => \errors_channel[13]_i_10_n_0\,
      S(0) => \errors_channel[13]_i_11_n_0\
    );
\errors_channel_reg[13]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \errors_channel_reg[13]_i_21_n_0\,
      CO(2) => \errors_channel_reg[13]_i_21_n_1\,
      CO(1) => \errors_channel_reg[13]_i_21_n_2\,
      CO(0) => \errors_channel_reg[13]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[13]_i_30_n_0\,
      DI(2) => \errors_channel[13]_i_31_n_0\,
      DI(1) => \errors_channel[13]_i_32_n_0\,
      DI(0) => \errors_channel[13]_i_33_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[13]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[13]_i_34_n_0\,
      S(2) => \errors_channel[13]_i_35_n_0\,
      S(1) => \errors_channel[13]_i_36_n_0\,
      S(0) => \errors_channel[13]_i_37_n_0\
    );
\errors_channel_reg[13]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[13]_i_12_n_0\,
      CO(3) => \errors_channel_reg[13]_i_3_n_0\,
      CO(2) => \errors_channel_reg[13]_i_3_n_1\,
      CO(1) => \errors_channel_reg[13]_i_3_n_2\,
      CO(0) => \errors_channel_reg[13]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[13]_i_13_n_0\,
      DI(2) => \errors_channel[13]_i_14_n_0\,
      DI(1) => \errors_channel[13]_i_15_n_0\,
      DI(0) => \errors_channel[13]_i_16_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[13]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[13]_i_17_n_0\,
      S(2) => \errors_channel[13]_i_18_n_0\,
      S(1) => \errors_channel[13]_i_19_n_0\,
      S(0) => \errors_channel[13]_i_20_n_0\
    );
\errors_channel_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => \errors_channel[14]_i_1_n_0\,
      Q => \errors_channel_reg_n_0_[14]\,
      R => '0'
    );
\errors_channel_reg[14]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[14]_i_21_n_0\,
      CO(3) => \errors_channel_reg[14]_i_12_n_0\,
      CO(2) => \errors_channel_reg[14]_i_12_n_1\,
      CO(1) => \errors_channel_reg[14]_i_12_n_2\,
      CO(0) => \errors_channel_reg[14]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[14]_i_22_n_0\,
      DI(2) => \errors_channel[14]_i_23_n_0\,
      DI(1) => \errors_channel[14]_i_24_n_0\,
      DI(0) => \errors_channel[14]_i_25_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[14]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[14]_i_26_n_0\,
      S(2) => \errors_channel[14]_i_27_n_0\,
      S(1) => \errors_channel[14]_i_28_n_0\,
      S(0) => \errors_channel[14]_i_29_n_0\
    );
\errors_channel_reg[14]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[14]_i_3_n_0\,
      CO(3) => \errors_channel_reg[14]_i_2_n_0\,
      CO(2) => \errors_channel_reg[14]_i_2_n_1\,
      CO(1) => \errors_channel_reg[14]_i_2_n_2\,
      CO(0) => \errors_channel_reg[14]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[14]_i_4_n_0\,
      DI(2) => \errors_channel[14]_i_5_n_0\,
      DI(1) => \errors_channel[14]_i_6_n_0\,
      DI(0) => \errors_channel[14]_i_7_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[14]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[14]_i_8_n_0\,
      S(2) => \errors_channel[14]_i_9_n_0\,
      S(1) => \errors_channel[14]_i_10_n_0\,
      S(0) => \errors_channel[14]_i_11_n_0\
    );
\errors_channel_reg[14]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \errors_channel_reg[14]_i_21_n_0\,
      CO(2) => \errors_channel_reg[14]_i_21_n_1\,
      CO(1) => \errors_channel_reg[14]_i_21_n_2\,
      CO(0) => \errors_channel_reg[14]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[14]_i_30_n_0\,
      DI(2) => \errors_channel[14]_i_31_n_0\,
      DI(1) => \errors_channel[14]_i_32_n_0\,
      DI(0) => \errors_channel[14]_i_33_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[14]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[14]_i_34_n_0\,
      S(2) => \errors_channel[14]_i_35_n_0\,
      S(1) => \errors_channel[14]_i_36_n_0\,
      S(0) => \errors_channel[14]_i_37_n_0\
    );
\errors_channel_reg[14]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[14]_i_12_n_0\,
      CO(3) => \errors_channel_reg[14]_i_3_n_0\,
      CO(2) => \errors_channel_reg[14]_i_3_n_1\,
      CO(1) => \errors_channel_reg[14]_i_3_n_2\,
      CO(0) => \errors_channel_reg[14]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[14]_i_13_n_0\,
      DI(2) => \errors_channel[14]_i_14_n_0\,
      DI(1) => \errors_channel[14]_i_15_n_0\,
      DI(0) => \errors_channel[14]_i_16_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[14]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[14]_i_17_n_0\,
      S(2) => \errors_channel[14]_i_18_n_0\,
      S(1) => \errors_channel[14]_i_19_n_0\,
      S(0) => \errors_channel[14]_i_20_n_0\
    );
\errors_channel_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => \errors_channel[15]_i_1_n_0\,
      Q => \errors_channel_reg_n_0_[15]\,
      R => '0'
    );
\errors_channel_reg[15]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[15]_i_21_n_0\,
      CO(3) => \errors_channel_reg[15]_i_12_n_0\,
      CO(2) => \errors_channel_reg[15]_i_12_n_1\,
      CO(1) => \errors_channel_reg[15]_i_12_n_2\,
      CO(0) => \errors_channel_reg[15]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[15]_i_22_n_0\,
      DI(2) => \errors_channel[15]_i_23_n_0\,
      DI(1) => \errors_channel[15]_i_24_n_0\,
      DI(0) => \errors_channel[15]_i_25_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[15]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[15]_i_26_n_0\,
      S(2) => \errors_channel[15]_i_27_n_0\,
      S(1) => \errors_channel[15]_i_28_n_0\,
      S(0) => \errors_channel[15]_i_29_n_0\
    );
\errors_channel_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[15]_i_3_n_0\,
      CO(3) => gtOp6_in,
      CO(2) => \errors_channel_reg[15]_i_2_n_1\,
      CO(1) => \errors_channel_reg[15]_i_2_n_2\,
      CO(0) => \errors_channel_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[15]_i_4_n_0\,
      DI(2) => \errors_channel[15]_i_5_n_0\,
      DI(1) => \errors_channel[15]_i_6_n_0\,
      DI(0) => \errors_channel[15]_i_7_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[15]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[15]_i_8_n_0\,
      S(2) => \errors_channel[15]_i_9_n_0\,
      S(1) => \errors_channel[15]_i_10_n_0\,
      S(0) => \errors_channel[15]_i_11_n_0\
    );
\errors_channel_reg[15]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \errors_channel_reg[15]_i_21_n_0\,
      CO(2) => \errors_channel_reg[15]_i_21_n_1\,
      CO(1) => \errors_channel_reg[15]_i_21_n_2\,
      CO(0) => \errors_channel_reg[15]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[15]_i_30_n_0\,
      DI(2) => \errors_channel[15]_i_31_n_0\,
      DI(1) => \errors_channel[15]_i_32_n_0\,
      DI(0) => \errors_channel[15]_i_33_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[15]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[15]_i_34_n_0\,
      S(2) => \errors_channel[15]_i_35_n_0\,
      S(1) => \errors_channel[15]_i_36_n_0\,
      S(0) => \errors_channel[15]_i_37_n_0\
    );
\errors_channel_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[15]_i_12_n_0\,
      CO(3) => \errors_channel_reg[15]_i_3_n_0\,
      CO(2) => \errors_channel_reg[15]_i_3_n_1\,
      CO(1) => \errors_channel_reg[15]_i_3_n_2\,
      CO(0) => \errors_channel_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[15]_i_13_n_0\,
      DI(2) => \errors_channel[15]_i_14_n_0\,
      DI(1) => \errors_channel[15]_i_15_n_0\,
      DI(0) => \errors_channel[15]_i_16_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[15]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[15]_i_17_n_0\,
      S(2) => \errors_channel[15]_i_18_n_0\,
      S(1) => \errors_channel[15]_i_19_n_0\,
      S(0) => \errors_channel[15]_i_20_n_0\
    );
\errors_channel_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => \errors_channel[16]_i_1_n_0\,
      Q => data3,
      R => '0'
    );
\errors_channel_reg[16]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[16]_i_21_n_0\,
      CO(3) => \errors_channel_reg[16]_i_12_n_0\,
      CO(2) => \errors_channel_reg[16]_i_12_n_1\,
      CO(1) => \errors_channel_reg[16]_i_12_n_2\,
      CO(0) => \errors_channel_reg[16]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[16]_i_22_n_0\,
      DI(2) => \errors_channel[16]_i_23_n_0\,
      DI(1) => \errors_channel[16]_i_24_n_0\,
      DI(0) => \errors_channel[16]_i_25_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[16]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[16]_i_26_n_0\,
      S(2) => \errors_channel[16]_i_27_n_0\,
      S(1) => \errors_channel[16]_i_28_n_0\,
      S(0) => \errors_channel[16]_i_29_n_0\
    );
\errors_channel_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[16]_i_3_n_0\,
      CO(3) => \errors_channel_reg[16]_i_2_n_0\,
      CO(2) => \errors_channel_reg[16]_i_2_n_1\,
      CO(1) => \errors_channel_reg[16]_i_2_n_2\,
      CO(0) => \errors_channel_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[16]_i_4_n_0\,
      DI(2) => \errors_channel[16]_i_5_n_0\,
      DI(1) => \errors_channel[16]_i_6_n_0\,
      DI(0) => \errors_channel[16]_i_7_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[16]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[16]_i_8_n_0\,
      S(2) => \errors_channel[16]_i_9_n_0\,
      S(1) => \errors_channel[16]_i_10_n_0\,
      S(0) => \errors_channel[16]_i_11_n_0\
    );
\errors_channel_reg[16]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \errors_channel_reg[16]_i_21_n_0\,
      CO(2) => \errors_channel_reg[16]_i_21_n_1\,
      CO(1) => \errors_channel_reg[16]_i_21_n_2\,
      CO(0) => \errors_channel_reg[16]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[16]_i_30_n_0\,
      DI(2) => \errors_channel[16]_i_31_n_0\,
      DI(1) => \errors_channel[16]_i_32_n_0\,
      DI(0) => \errors_channel[16]_i_33_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[16]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[16]_i_34_n_0\,
      S(2) => \errors_channel[16]_i_35_n_0\,
      S(1) => \errors_channel[16]_i_36_n_0\,
      S(0) => \errors_channel[16]_i_37_n_0\
    );
\errors_channel_reg[16]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[16]_i_12_n_0\,
      CO(3) => \errors_channel_reg[16]_i_3_n_0\,
      CO(2) => \errors_channel_reg[16]_i_3_n_1\,
      CO(1) => \errors_channel_reg[16]_i_3_n_2\,
      CO(0) => \errors_channel_reg[16]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[16]_i_13_n_0\,
      DI(2) => \errors_channel[16]_i_14_n_0\,
      DI(1) => \errors_channel[16]_i_15_n_0\,
      DI(0) => \errors_channel[16]_i_16_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[16]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[16]_i_17_n_0\,
      S(2) => \errors_channel[16]_i_18_n_0\,
      S(1) => \errors_channel[16]_i_19_n_0\,
      S(0) => \errors_channel[16]_i_20_n_0\
    );
\errors_channel_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => \errors_channel[17]_i_1_n_0\,
      Q => \errors_channel_reg_n_0_[17]\,
      R => '0'
    );
\errors_channel_reg[17]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[17]_i_21_n_0\,
      CO(3) => \errors_channel_reg[17]_i_12_n_0\,
      CO(2) => \errors_channel_reg[17]_i_12_n_1\,
      CO(1) => \errors_channel_reg[17]_i_12_n_2\,
      CO(0) => \errors_channel_reg[17]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[17]_i_22_n_0\,
      DI(2) => \errors_channel[17]_i_23_n_0\,
      DI(1) => \errors_channel[17]_i_24_n_0\,
      DI(0) => \errors_channel[17]_i_25_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[17]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[17]_i_26_n_0\,
      S(2) => \errors_channel[17]_i_27_n_0\,
      S(1) => \errors_channel[17]_i_28_n_0\,
      S(0) => \errors_channel[17]_i_29_n_0\
    );
\errors_channel_reg[17]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[17]_i_3_n_0\,
      CO(3) => \ltOp__0\,
      CO(2) => \errors_channel_reg[17]_i_2_n_1\,
      CO(1) => \errors_channel_reg[17]_i_2_n_2\,
      CO(0) => \errors_channel_reg[17]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[17]_i_4_n_0\,
      DI(2) => \errors_channel[17]_i_5_n_0\,
      DI(1) => \errors_channel[17]_i_6_n_0\,
      DI(0) => \errors_channel[17]_i_7_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[17]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[17]_i_8_n_0\,
      S(2) => \errors_channel[17]_i_9_n_0\,
      S(1) => \errors_channel[17]_i_10_n_0\,
      S(0) => \errors_channel[17]_i_11_n_0\
    );
\errors_channel_reg[17]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \errors_channel_reg[17]_i_21_n_0\,
      CO(2) => \errors_channel_reg[17]_i_21_n_1\,
      CO(1) => \errors_channel_reg[17]_i_21_n_2\,
      CO(0) => \errors_channel_reg[17]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[17]_i_30_n_0\,
      DI(2) => \errors_channel[17]_i_31_n_0\,
      DI(1) => \errors_channel[17]_i_32_n_0\,
      DI(0) => \errors_channel[17]_i_33_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[17]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[17]_i_34_n_0\,
      S(2) => \errors_channel[17]_i_35_n_0\,
      S(1) => \errors_channel[17]_i_36_n_0\,
      S(0) => \errors_channel[17]_i_37_n_0\
    );
\errors_channel_reg[17]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[17]_i_12_n_0\,
      CO(3) => \errors_channel_reg[17]_i_3_n_0\,
      CO(2) => \errors_channel_reg[17]_i_3_n_1\,
      CO(1) => \errors_channel_reg[17]_i_3_n_2\,
      CO(0) => \errors_channel_reg[17]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[17]_i_13_n_0\,
      DI(2) => \errors_channel[17]_i_14_n_0\,
      DI(1) => \errors_channel[17]_i_15_n_0\,
      DI(0) => \errors_channel[17]_i_16_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[17]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[17]_i_17_n_0\,
      S(2) => \errors_channel[17]_i_18_n_0\,
      S(1) => \errors_channel[17]_i_19_n_0\,
      S(0) => \errors_channel[17]_i_20_n_0\
    );
\errors_channel_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => \errors_channel[18]_i_1_n_0\,
      Q => \errors_channel_reg_n_0_[18]\,
      R => '0'
    );
\errors_channel_reg[18]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[18]_i_21_n_0\,
      CO(3) => \errors_channel_reg[18]_i_12_n_0\,
      CO(2) => \errors_channel_reg[18]_i_12_n_1\,
      CO(1) => \errors_channel_reg[18]_i_12_n_2\,
      CO(0) => \errors_channel_reg[18]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[18]_i_22_n_0\,
      DI(2) => \errors_channel[18]_i_23_n_0\,
      DI(1) => \errors_channel[18]_i_24_n_0\,
      DI(0) => \errors_channel[18]_i_25_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[18]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[18]_i_26_n_0\,
      S(2) => \errors_channel[18]_i_27_n_0\,
      S(1) => \errors_channel[18]_i_28_n_0\,
      S(0) => \errors_channel[18]_i_29_n_0\
    );
\errors_channel_reg[18]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[18]_i_3_n_0\,
      CO(3) => \errors_channel_reg[18]_i_2_n_0\,
      CO(2) => \errors_channel_reg[18]_i_2_n_1\,
      CO(1) => \errors_channel_reg[18]_i_2_n_2\,
      CO(0) => \errors_channel_reg[18]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[18]_i_4_n_0\,
      DI(2) => \errors_channel[18]_i_5_n_0\,
      DI(1) => \errors_channel[18]_i_6_n_0\,
      DI(0) => \errors_channel[18]_i_7_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[18]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[18]_i_8_n_0\,
      S(2) => \errors_channel[18]_i_9_n_0\,
      S(1) => \errors_channel[18]_i_10_n_0\,
      S(0) => \errors_channel[18]_i_11_n_0\
    );
\errors_channel_reg[18]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \errors_channel_reg[18]_i_21_n_0\,
      CO(2) => \errors_channel_reg[18]_i_21_n_1\,
      CO(1) => \errors_channel_reg[18]_i_21_n_2\,
      CO(0) => \errors_channel_reg[18]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[18]_i_30_n_0\,
      DI(2) => \errors_channel[18]_i_31_n_0\,
      DI(1) => \errors_channel[18]_i_32_n_0\,
      DI(0) => \errors_channel[18]_i_33_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[18]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[18]_i_34_n_0\,
      S(2) => \errors_channel[18]_i_35_n_0\,
      S(1) => \errors_channel[18]_i_36_n_0\,
      S(0) => \errors_channel[18]_i_37_n_0\
    );
\errors_channel_reg[18]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[18]_i_12_n_0\,
      CO(3) => \errors_channel_reg[18]_i_3_n_0\,
      CO(2) => \errors_channel_reg[18]_i_3_n_1\,
      CO(1) => \errors_channel_reg[18]_i_3_n_2\,
      CO(0) => \errors_channel_reg[18]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[18]_i_13_n_0\,
      DI(2) => \errors_channel[18]_i_14_n_0\,
      DI(1) => \errors_channel[18]_i_15_n_0\,
      DI(0) => \errors_channel[18]_i_16_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[18]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[18]_i_17_n_0\,
      S(2) => \errors_channel[18]_i_18_n_0\,
      S(1) => \errors_channel[18]_i_19_n_0\,
      S(0) => \errors_channel[18]_i_20_n_0\
    );
\errors_channel_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => \errors_channel[19]_i_1_n_0\,
      Q => \errors_channel_reg_n_0_[19]\,
      R => '0'
    );
\errors_channel_reg[19]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[19]_i_21_n_0\,
      CO(3) => \errors_channel_reg[19]_i_12_n_0\,
      CO(2) => \errors_channel_reg[19]_i_12_n_1\,
      CO(1) => \errors_channel_reg[19]_i_12_n_2\,
      CO(0) => \errors_channel_reg[19]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[19]_i_22_n_0\,
      DI(2) => \errors_channel[19]_i_23_n_0\,
      DI(1) => \errors_channel[19]_i_24_n_0\,
      DI(0) => \errors_channel[19]_i_25_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[19]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[19]_i_26_n_0\,
      S(2) => \errors_channel[19]_i_27_n_0\,
      S(1) => \errors_channel[19]_i_28_n_0\,
      S(0) => \errors_channel[19]_i_29_n_0\
    );
\errors_channel_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[19]_i_3_n_0\,
      CO(3) => ltOp7_in,
      CO(2) => \errors_channel_reg[19]_i_2_n_1\,
      CO(1) => \errors_channel_reg[19]_i_2_n_2\,
      CO(0) => \errors_channel_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[19]_i_4_n_0\,
      DI(2) => \errors_channel[19]_i_5_n_0\,
      DI(1) => \errors_channel[19]_i_6_n_0\,
      DI(0) => \errors_channel[19]_i_7_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[19]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[19]_i_8_n_0\,
      S(2) => \errors_channel[19]_i_9_n_0\,
      S(1) => \errors_channel[19]_i_10_n_0\,
      S(0) => \errors_channel[19]_i_11_n_0\
    );
\errors_channel_reg[19]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \errors_channel_reg[19]_i_21_n_0\,
      CO(2) => \errors_channel_reg[19]_i_21_n_1\,
      CO(1) => \errors_channel_reg[19]_i_21_n_2\,
      CO(0) => \errors_channel_reg[19]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[19]_i_30_n_0\,
      DI(2) => \errors_channel[19]_i_31_n_0\,
      DI(1) => \errors_channel[19]_i_32_n_0\,
      DI(0) => \errors_channel[19]_i_33_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[19]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[19]_i_34_n_0\,
      S(2) => \errors_channel[19]_i_35_n_0\,
      S(1) => \errors_channel[19]_i_36_n_0\,
      S(0) => \errors_channel[19]_i_37_n_0\
    );
\errors_channel_reg[19]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[19]_i_12_n_0\,
      CO(3) => \errors_channel_reg[19]_i_3_n_0\,
      CO(2) => \errors_channel_reg[19]_i_3_n_1\,
      CO(1) => \errors_channel_reg[19]_i_3_n_2\,
      CO(0) => \errors_channel_reg[19]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[19]_i_13_n_0\,
      DI(2) => \errors_channel[19]_i_14_n_0\,
      DI(1) => \errors_channel[19]_i_15_n_0\,
      DI(0) => \errors_channel[19]_i_16_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[19]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[19]_i_17_n_0\,
      S(2) => \errors_channel[19]_i_18_n_0\,
      S(1) => \errors_channel[19]_i_19_n_0\,
      S(0) => \errors_channel[19]_i_20_n_0\
    );
\errors_channel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => \errors_channel[1]_i_1_n_0\,
      Q => \errors_channel_reg_n_0_[1]\,
      R => '0'
    );
\errors_channel_reg[1]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[1]_i_21_n_0\,
      CO(3) => \errors_channel_reg[1]_i_12_n_0\,
      CO(2) => \errors_channel_reg[1]_i_12_n_1\,
      CO(1) => \errors_channel_reg[1]_i_12_n_2\,
      CO(0) => \errors_channel_reg[1]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[1]_i_22_n_0\,
      DI(2) => \errors_channel[1]_i_23_n_0\,
      DI(1) => \errors_channel[1]_i_24_n_0\,
      DI(0) => \errors_channel[1]_i_25_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[1]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[1]_i_26_n_0\,
      S(2) => \errors_channel[1]_i_27_n_0\,
      S(1) => \errors_channel[1]_i_28_n_0\,
      S(0) => \errors_channel[1]_i_29_n_0\
    );
\errors_channel_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[1]_i_3_n_0\,
      CO(3) => gtOp,
      CO(2) => \errors_channel_reg[1]_i_2_n_1\,
      CO(1) => \errors_channel_reg[1]_i_2_n_2\,
      CO(0) => \errors_channel_reg[1]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[1]_i_4_n_0\,
      DI(2) => \errors_channel[1]_i_5_n_0\,
      DI(1) => \errors_channel[1]_i_6_n_0\,
      DI(0) => \errors_channel[1]_i_7_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[1]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[1]_i_8_n_0\,
      S(2) => \errors_channel[1]_i_9_n_0\,
      S(1) => \errors_channel[1]_i_10_n_0\,
      S(0) => \errors_channel[1]_i_11_n_0\
    );
\errors_channel_reg[1]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \errors_channel_reg[1]_i_21_n_0\,
      CO(2) => \errors_channel_reg[1]_i_21_n_1\,
      CO(1) => \errors_channel_reg[1]_i_21_n_2\,
      CO(0) => \errors_channel_reg[1]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[1]_i_30_n_0\,
      DI(2) => \errors_channel[1]_i_31_n_0\,
      DI(1) => \errors_channel[1]_i_32_n_0\,
      DI(0) => \errors_channel[1]_i_33_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[1]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[1]_i_34_n_0\,
      S(2) => \errors_channel[1]_i_35_n_0\,
      S(1) => \errors_channel[1]_i_36_n_0\,
      S(0) => \errors_channel[1]_i_37_n_0\
    );
\errors_channel_reg[1]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[1]_i_12_n_0\,
      CO(3) => \errors_channel_reg[1]_i_3_n_0\,
      CO(2) => \errors_channel_reg[1]_i_3_n_1\,
      CO(1) => \errors_channel_reg[1]_i_3_n_2\,
      CO(0) => \errors_channel_reg[1]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[1]_i_13_n_0\,
      DI(2) => \errors_channel[1]_i_14_n_0\,
      DI(1) => \errors_channel[1]_i_15_n_0\,
      DI(0) => \errors_channel[1]_i_16_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[1]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[1]_i_17_n_0\,
      S(2) => \errors_channel[1]_i_18_n_0\,
      S(1) => \errors_channel[1]_i_19_n_0\,
      S(0) => \errors_channel[1]_i_20_n_0\
    );
\errors_channel_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => \errors_channel[20]_i_1_n_0\,
      Q => \errors_channel_reg_n_0_[20]\,
      R => '0'
    );
\errors_channel_reg[20]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[20]_i_21_n_0\,
      CO(3) => \errors_channel_reg[20]_i_12_n_0\,
      CO(2) => \errors_channel_reg[20]_i_12_n_1\,
      CO(1) => \errors_channel_reg[20]_i_12_n_2\,
      CO(0) => \errors_channel_reg[20]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[20]_i_22_n_0\,
      DI(2) => \errors_channel[20]_i_23_n_0\,
      DI(1) => \errors_channel[20]_i_24_n_0\,
      DI(0) => \errors_channel[20]_i_25_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[20]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[20]_i_26_n_0\,
      S(2) => \errors_channel[20]_i_27_n_0\,
      S(1) => \errors_channel[20]_i_28_n_0\,
      S(0) => \errors_channel[20]_i_29_n_0\
    );
\errors_channel_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[20]_i_3_n_0\,
      CO(3) => \errors_channel_reg[20]_i_2_n_0\,
      CO(2) => \errors_channel_reg[20]_i_2_n_1\,
      CO(1) => \errors_channel_reg[20]_i_2_n_2\,
      CO(0) => \errors_channel_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[20]_i_4_n_0\,
      DI(2) => \errors_channel[20]_i_5_n_0\,
      DI(1) => \errors_channel[20]_i_6_n_0\,
      DI(0) => \errors_channel[20]_i_7_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[20]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[20]_i_8_n_0\,
      S(2) => \errors_channel[20]_i_9_n_0\,
      S(1) => \errors_channel[20]_i_10_n_0\,
      S(0) => \errors_channel[20]_i_11_n_0\
    );
\errors_channel_reg[20]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \errors_channel_reg[20]_i_21_n_0\,
      CO(2) => \errors_channel_reg[20]_i_21_n_1\,
      CO(1) => \errors_channel_reg[20]_i_21_n_2\,
      CO(0) => \errors_channel_reg[20]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[20]_i_30_n_0\,
      DI(2) => \errors_channel[20]_i_31_n_0\,
      DI(1) => \errors_channel[20]_i_32_n_0\,
      DI(0) => \errors_channel[20]_i_33_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[20]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[20]_i_34_n_0\,
      S(2) => \errors_channel[20]_i_35_n_0\,
      S(1) => \errors_channel[20]_i_36_n_0\,
      S(0) => \errors_channel[20]_i_37_n_0\
    );
\errors_channel_reg[20]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[20]_i_12_n_0\,
      CO(3) => \errors_channel_reg[20]_i_3_n_0\,
      CO(2) => \errors_channel_reg[20]_i_3_n_1\,
      CO(1) => \errors_channel_reg[20]_i_3_n_2\,
      CO(0) => \errors_channel_reg[20]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[20]_i_13_n_0\,
      DI(2) => \errors_channel[20]_i_14_n_0\,
      DI(1) => \errors_channel[20]_i_15_n_0\,
      DI(0) => \errors_channel[20]_i_16_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[20]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[20]_i_17_n_0\,
      S(2) => \errors_channel[20]_i_18_n_0\,
      S(1) => \errors_channel[20]_i_19_n_0\,
      S(0) => \errors_channel[20]_i_20_n_0\
    );
\errors_channel_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => \errors_channel[21]_i_1_n_0\,
      Q => \errors_channel_reg_n_0_[21]\,
      R => '0'
    );
\errors_channel_reg[21]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[21]_i_21_n_0\,
      CO(3) => \errors_channel_reg[21]_i_12_n_0\,
      CO(2) => \errors_channel_reg[21]_i_12_n_1\,
      CO(1) => \errors_channel_reg[21]_i_12_n_2\,
      CO(0) => \errors_channel_reg[21]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[21]_i_22_n_0\,
      DI(2) => \errors_channel[21]_i_23_n_0\,
      DI(1) => \errors_channel[21]_i_24_n_0\,
      DI(0) => \errors_channel[21]_i_25_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[21]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[21]_i_26_n_0\,
      S(2) => \errors_channel[21]_i_27_n_0\,
      S(1) => \errors_channel[21]_i_28_n_0\,
      S(0) => \errors_channel[21]_i_29_n_0\
    );
\errors_channel_reg[21]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[21]_i_3_n_0\,
      CO(3) => ltOp8_in,
      CO(2) => \errors_channel_reg[21]_i_2_n_1\,
      CO(1) => \errors_channel_reg[21]_i_2_n_2\,
      CO(0) => \errors_channel_reg[21]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[21]_i_4_n_0\,
      DI(2) => \errors_channel[21]_i_5_n_0\,
      DI(1) => \errors_channel[21]_i_6_n_0\,
      DI(0) => \errors_channel[21]_i_7_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[21]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[21]_i_8_n_0\,
      S(2) => \errors_channel[21]_i_9_n_0\,
      S(1) => \errors_channel[21]_i_10_n_0\,
      S(0) => \errors_channel[21]_i_11_n_0\
    );
\errors_channel_reg[21]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \errors_channel_reg[21]_i_21_n_0\,
      CO(2) => \errors_channel_reg[21]_i_21_n_1\,
      CO(1) => \errors_channel_reg[21]_i_21_n_2\,
      CO(0) => \errors_channel_reg[21]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[21]_i_30_n_0\,
      DI(2) => \errors_channel[21]_i_31_n_0\,
      DI(1) => \errors_channel[21]_i_32_n_0\,
      DI(0) => \errors_channel[21]_i_33_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[21]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[21]_i_34_n_0\,
      S(2) => \errors_channel[21]_i_35_n_0\,
      S(1) => \errors_channel[21]_i_36_n_0\,
      S(0) => \errors_channel[21]_i_37_n_0\
    );
\errors_channel_reg[21]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[21]_i_12_n_0\,
      CO(3) => \errors_channel_reg[21]_i_3_n_0\,
      CO(2) => \errors_channel_reg[21]_i_3_n_1\,
      CO(1) => \errors_channel_reg[21]_i_3_n_2\,
      CO(0) => \errors_channel_reg[21]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[21]_i_13_n_0\,
      DI(2) => \errors_channel[21]_i_14_n_0\,
      DI(1) => \errors_channel[21]_i_15_n_0\,
      DI(0) => \errors_channel[21]_i_16_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[21]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[21]_i_17_n_0\,
      S(2) => \errors_channel[21]_i_18_n_0\,
      S(1) => \errors_channel[21]_i_19_n_0\,
      S(0) => \errors_channel[21]_i_20_n_0\
    );
\errors_channel_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => \errors_channel[22]_i_1_n_0\,
      Q => \errors_channel_reg_n_0_[22]\,
      R => '0'
    );
\errors_channel_reg[22]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[22]_i_21_n_0\,
      CO(3) => \errors_channel_reg[22]_i_12_n_0\,
      CO(2) => \errors_channel_reg[22]_i_12_n_1\,
      CO(1) => \errors_channel_reg[22]_i_12_n_2\,
      CO(0) => \errors_channel_reg[22]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[22]_i_22_n_0\,
      DI(2) => \errors_channel[22]_i_23_n_0\,
      DI(1) => \errors_channel[22]_i_24_n_0\,
      DI(0) => \errors_channel[22]_i_25_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[22]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[22]_i_26_n_0\,
      S(2) => \errors_channel[22]_i_27_n_0\,
      S(1) => \errors_channel[22]_i_28_n_0\,
      S(0) => \errors_channel[22]_i_29_n_0\
    );
\errors_channel_reg[22]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[22]_i_3_n_0\,
      CO(3) => \errors_channel_reg[22]_i_2_n_0\,
      CO(2) => \errors_channel_reg[22]_i_2_n_1\,
      CO(1) => \errors_channel_reg[22]_i_2_n_2\,
      CO(0) => \errors_channel_reg[22]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[22]_i_4_n_0\,
      DI(2) => \errors_channel[22]_i_5_n_0\,
      DI(1) => \errors_channel[22]_i_6_n_0\,
      DI(0) => \errors_channel[22]_i_7_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[22]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[22]_i_8_n_0\,
      S(2) => \errors_channel[22]_i_9_n_0\,
      S(1) => \errors_channel[22]_i_10_n_0\,
      S(0) => \errors_channel[22]_i_11_n_0\
    );
\errors_channel_reg[22]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \errors_channel_reg[22]_i_21_n_0\,
      CO(2) => \errors_channel_reg[22]_i_21_n_1\,
      CO(1) => \errors_channel_reg[22]_i_21_n_2\,
      CO(0) => \errors_channel_reg[22]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[22]_i_30_n_0\,
      DI(2) => \errors_channel[22]_i_31_n_0\,
      DI(1) => \errors_channel[22]_i_32_n_0\,
      DI(0) => \errors_channel[22]_i_33_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[22]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[22]_i_34_n_0\,
      S(2) => \errors_channel[22]_i_35_n_0\,
      S(1) => \errors_channel[22]_i_36_n_0\,
      S(0) => \errors_channel[22]_i_37_n_0\
    );
\errors_channel_reg[22]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[22]_i_12_n_0\,
      CO(3) => \errors_channel_reg[22]_i_3_n_0\,
      CO(2) => \errors_channel_reg[22]_i_3_n_1\,
      CO(1) => \errors_channel_reg[22]_i_3_n_2\,
      CO(0) => \errors_channel_reg[22]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[22]_i_13_n_0\,
      DI(2) => \errors_channel[22]_i_14_n_0\,
      DI(1) => \errors_channel[22]_i_15_n_0\,
      DI(0) => \errors_channel[22]_i_16_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[22]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[22]_i_17_n_0\,
      S(2) => \errors_channel[22]_i_18_n_0\,
      S(1) => \errors_channel[22]_i_19_n_0\,
      S(0) => \errors_channel[22]_i_20_n_0\
    );
\errors_channel_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => \errors_channel[23]_i_1_n_0\,
      Q => \errors_channel_reg_n_0_[23]\,
      R => '0'
    );
\errors_channel_reg[23]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[23]_i_21_n_0\,
      CO(3) => \errors_channel_reg[23]_i_12_n_0\,
      CO(2) => \errors_channel_reg[23]_i_12_n_1\,
      CO(1) => \errors_channel_reg[23]_i_12_n_2\,
      CO(0) => \errors_channel_reg[23]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[23]_i_22_n_0\,
      DI(2) => \errors_channel[23]_i_23_n_0\,
      DI(1) => \errors_channel[23]_i_24_n_0\,
      DI(0) => \errors_channel[23]_i_25_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[23]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[23]_i_26_n_0\,
      S(2) => \errors_channel[23]_i_27_n_0\,
      S(1) => \errors_channel[23]_i_28_n_0\,
      S(0) => \errors_channel[23]_i_29_n_0\
    );
\errors_channel_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[23]_i_3_n_0\,
      CO(3) => ltOp9_in,
      CO(2) => \errors_channel_reg[23]_i_2_n_1\,
      CO(1) => \errors_channel_reg[23]_i_2_n_2\,
      CO(0) => \errors_channel_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[23]_i_4_n_0\,
      DI(2) => \errors_channel[23]_i_5_n_0\,
      DI(1) => \errors_channel[23]_i_6_n_0\,
      DI(0) => \errors_channel[23]_i_7_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[23]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[23]_i_8_n_0\,
      S(2) => \errors_channel[23]_i_9_n_0\,
      S(1) => \errors_channel[23]_i_10_n_0\,
      S(0) => \errors_channel[23]_i_11_n_0\
    );
\errors_channel_reg[23]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \errors_channel_reg[23]_i_21_n_0\,
      CO(2) => \errors_channel_reg[23]_i_21_n_1\,
      CO(1) => \errors_channel_reg[23]_i_21_n_2\,
      CO(0) => \errors_channel_reg[23]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[23]_i_30_n_0\,
      DI(2) => \errors_channel[23]_i_31_n_0\,
      DI(1) => \errors_channel[23]_i_32_n_0\,
      DI(0) => \errors_channel[23]_i_33_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[23]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[23]_i_34_n_0\,
      S(2) => \errors_channel[23]_i_35_n_0\,
      S(1) => \errors_channel[23]_i_36_n_0\,
      S(0) => \errors_channel[23]_i_37_n_0\
    );
\errors_channel_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[23]_i_12_n_0\,
      CO(3) => \errors_channel_reg[23]_i_3_n_0\,
      CO(2) => \errors_channel_reg[23]_i_3_n_1\,
      CO(1) => \errors_channel_reg[23]_i_3_n_2\,
      CO(0) => \errors_channel_reg[23]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[23]_i_13_n_0\,
      DI(2) => \errors_channel[23]_i_14_n_0\,
      DI(1) => \errors_channel[23]_i_15_n_0\,
      DI(0) => \errors_channel[23]_i_16_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[23]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[23]_i_17_n_0\,
      S(2) => \errors_channel[23]_i_18_n_0\,
      S(1) => \errors_channel[23]_i_19_n_0\,
      S(0) => \errors_channel[23]_i_20_n_0\
    );
\errors_channel_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => \errors_channel[24]_i_1_n_0\,
      Q => \errors_channel_reg_n_0_[24]\,
      R => '0'
    );
\errors_channel_reg[24]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[24]_i_21_n_0\,
      CO(3) => \errors_channel_reg[24]_i_12_n_0\,
      CO(2) => \errors_channel_reg[24]_i_12_n_1\,
      CO(1) => \errors_channel_reg[24]_i_12_n_2\,
      CO(0) => \errors_channel_reg[24]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[24]_i_22_n_0\,
      DI(2) => \errors_channel[24]_i_23_n_0\,
      DI(1) => \errors_channel[24]_i_24_n_0\,
      DI(0) => \errors_channel[24]_i_25_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[24]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[24]_i_26_n_0\,
      S(2) => \errors_channel[24]_i_27_n_0\,
      S(1) => \errors_channel[24]_i_28_n_0\,
      S(0) => \errors_channel[24]_i_29_n_0\
    );
\errors_channel_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[24]_i_3_n_0\,
      CO(3) => \errors_channel_reg[24]_i_2_n_0\,
      CO(2) => \errors_channel_reg[24]_i_2_n_1\,
      CO(1) => \errors_channel_reg[24]_i_2_n_2\,
      CO(0) => \errors_channel_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[24]_i_4_n_0\,
      DI(2) => \errors_channel[24]_i_5_n_0\,
      DI(1) => \errors_channel[24]_i_6_n_0\,
      DI(0) => \errors_channel[24]_i_7_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[24]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[24]_i_8_n_0\,
      S(2) => \errors_channel[24]_i_9_n_0\,
      S(1) => \errors_channel[24]_i_10_n_0\,
      S(0) => \errors_channel[24]_i_11_n_0\
    );
\errors_channel_reg[24]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \errors_channel_reg[24]_i_21_n_0\,
      CO(2) => \errors_channel_reg[24]_i_21_n_1\,
      CO(1) => \errors_channel_reg[24]_i_21_n_2\,
      CO(0) => \errors_channel_reg[24]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[24]_i_30_n_0\,
      DI(2) => \errors_channel[24]_i_31_n_0\,
      DI(1) => \errors_channel[24]_i_32_n_0\,
      DI(0) => \errors_channel[24]_i_33_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[24]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[24]_i_34_n_0\,
      S(2) => \errors_channel[24]_i_35_n_0\,
      S(1) => \errors_channel[24]_i_36_n_0\,
      S(0) => \errors_channel[24]_i_37_n_0\
    );
\errors_channel_reg[24]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[24]_i_12_n_0\,
      CO(3) => \errors_channel_reg[24]_i_3_n_0\,
      CO(2) => \errors_channel_reg[24]_i_3_n_1\,
      CO(1) => \errors_channel_reg[24]_i_3_n_2\,
      CO(0) => \errors_channel_reg[24]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[24]_i_13_n_0\,
      DI(2) => \errors_channel[24]_i_14_n_0\,
      DI(1) => \errors_channel[24]_i_15_n_0\,
      DI(0) => \errors_channel[24]_i_16_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[24]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[24]_i_17_n_0\,
      S(2) => \errors_channel[24]_i_18_n_0\,
      S(1) => \errors_channel[24]_i_19_n_0\,
      S(0) => \errors_channel[24]_i_20_n_0\
    );
\errors_channel_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => \errors_channel[25]_i_1_n_0\,
      Q => \errors_channel_reg_n_0_[25]\,
      R => '0'
    );
\errors_channel_reg[25]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[25]_i_21_n_0\,
      CO(3) => \errors_channel_reg[25]_i_12_n_0\,
      CO(2) => \errors_channel_reg[25]_i_12_n_1\,
      CO(1) => \errors_channel_reg[25]_i_12_n_2\,
      CO(0) => \errors_channel_reg[25]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[25]_i_22_n_0\,
      DI(2) => \errors_channel[25]_i_23_n_0\,
      DI(1) => \errors_channel[25]_i_24_n_0\,
      DI(0) => \errors_channel[25]_i_25_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[25]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[25]_i_26_n_0\,
      S(2) => \errors_channel[25]_i_27_n_0\,
      S(1) => \errors_channel[25]_i_28_n_0\,
      S(0) => \errors_channel[25]_i_29_n_0\
    );
\errors_channel_reg[25]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[25]_i_3_n_0\,
      CO(3) => ltOp10_in,
      CO(2) => \errors_channel_reg[25]_i_2_n_1\,
      CO(1) => \errors_channel_reg[25]_i_2_n_2\,
      CO(0) => \errors_channel_reg[25]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[25]_i_4_n_0\,
      DI(2) => \errors_channel[25]_i_5_n_0\,
      DI(1) => \errors_channel[25]_i_6_n_0\,
      DI(0) => \errors_channel[25]_i_7_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[25]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[25]_i_8_n_0\,
      S(2) => \errors_channel[25]_i_9_n_0\,
      S(1) => \errors_channel[25]_i_10_n_0\,
      S(0) => \errors_channel[25]_i_11_n_0\
    );
\errors_channel_reg[25]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \errors_channel_reg[25]_i_21_n_0\,
      CO(2) => \errors_channel_reg[25]_i_21_n_1\,
      CO(1) => \errors_channel_reg[25]_i_21_n_2\,
      CO(0) => \errors_channel_reg[25]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[25]_i_30_n_0\,
      DI(2) => \errors_channel[25]_i_31_n_0\,
      DI(1) => \errors_channel[25]_i_32_n_0\,
      DI(0) => \errors_channel[25]_i_33_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[25]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[25]_i_34_n_0\,
      S(2) => \errors_channel[25]_i_35_n_0\,
      S(1) => \errors_channel[25]_i_36_n_0\,
      S(0) => \errors_channel[25]_i_37_n_0\
    );
\errors_channel_reg[25]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[25]_i_12_n_0\,
      CO(3) => \errors_channel_reg[25]_i_3_n_0\,
      CO(2) => \errors_channel_reg[25]_i_3_n_1\,
      CO(1) => \errors_channel_reg[25]_i_3_n_2\,
      CO(0) => \errors_channel_reg[25]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[25]_i_13_n_0\,
      DI(2) => \errors_channel[25]_i_14_n_0\,
      DI(1) => \errors_channel[25]_i_15_n_0\,
      DI(0) => \errors_channel[25]_i_16_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[25]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[25]_i_17_n_0\,
      S(2) => \errors_channel[25]_i_18_n_0\,
      S(1) => \errors_channel[25]_i_19_n_0\,
      S(0) => \errors_channel[25]_i_20_n_0\
    );
\errors_channel_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => \errors_channel[26]_i_1_n_0\,
      Q => \errors_channel_reg_n_0_[26]\,
      R => '0'
    );
\errors_channel_reg[26]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[26]_i_21_n_0\,
      CO(3) => \errors_channel_reg[26]_i_12_n_0\,
      CO(2) => \errors_channel_reg[26]_i_12_n_1\,
      CO(1) => \errors_channel_reg[26]_i_12_n_2\,
      CO(0) => \errors_channel_reg[26]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[26]_i_22_n_0\,
      DI(2) => \errors_channel[26]_i_23_n_0\,
      DI(1) => \errors_channel[26]_i_24_n_0\,
      DI(0) => \errors_channel[26]_i_25_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[26]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[26]_i_26_n_0\,
      S(2) => \errors_channel[26]_i_27_n_0\,
      S(1) => \errors_channel[26]_i_28_n_0\,
      S(0) => \errors_channel[26]_i_29_n_0\
    );
\errors_channel_reg[26]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[26]_i_3_n_0\,
      CO(3) => \errors_channel_reg[26]_i_2_n_0\,
      CO(2) => \errors_channel_reg[26]_i_2_n_1\,
      CO(1) => \errors_channel_reg[26]_i_2_n_2\,
      CO(0) => \errors_channel_reg[26]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[26]_i_4_n_0\,
      DI(2) => \errors_channel[26]_i_5_n_0\,
      DI(1) => \errors_channel[26]_i_6_n_0\,
      DI(0) => \errors_channel[26]_i_7_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[26]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[26]_i_8_n_0\,
      S(2) => \errors_channel[26]_i_9_n_0\,
      S(1) => \errors_channel[26]_i_10_n_0\,
      S(0) => \errors_channel[26]_i_11_n_0\
    );
\errors_channel_reg[26]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \errors_channel_reg[26]_i_21_n_0\,
      CO(2) => \errors_channel_reg[26]_i_21_n_1\,
      CO(1) => \errors_channel_reg[26]_i_21_n_2\,
      CO(0) => \errors_channel_reg[26]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[26]_i_30_n_0\,
      DI(2) => \errors_channel[26]_i_31_n_0\,
      DI(1) => \errors_channel[26]_i_32_n_0\,
      DI(0) => \errors_channel[26]_i_33_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[26]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[26]_i_34_n_0\,
      S(2) => \errors_channel[26]_i_35_n_0\,
      S(1) => \errors_channel[26]_i_36_n_0\,
      S(0) => \errors_channel[26]_i_37_n_0\
    );
\errors_channel_reg[26]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[26]_i_12_n_0\,
      CO(3) => \errors_channel_reg[26]_i_3_n_0\,
      CO(2) => \errors_channel_reg[26]_i_3_n_1\,
      CO(1) => \errors_channel_reg[26]_i_3_n_2\,
      CO(0) => \errors_channel_reg[26]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[26]_i_13_n_0\,
      DI(2) => \errors_channel[26]_i_14_n_0\,
      DI(1) => \errors_channel[26]_i_15_n_0\,
      DI(0) => \errors_channel[26]_i_16_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[26]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[26]_i_17_n_0\,
      S(2) => \errors_channel[26]_i_18_n_0\,
      S(1) => \errors_channel[26]_i_19_n_0\,
      S(0) => \errors_channel[26]_i_20_n_0\
    );
\errors_channel_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => \errors_channel[27]_i_1_n_0\,
      Q => \errors_channel_reg_n_0_[27]\,
      R => '0'
    );
\errors_channel_reg[27]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[27]_i_21_n_0\,
      CO(3) => \errors_channel_reg[27]_i_12_n_0\,
      CO(2) => \errors_channel_reg[27]_i_12_n_1\,
      CO(1) => \errors_channel_reg[27]_i_12_n_2\,
      CO(0) => \errors_channel_reg[27]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[27]_i_22_n_0\,
      DI(2) => \errors_channel[27]_i_23_n_0\,
      DI(1) => \errors_channel[27]_i_24_n_0\,
      DI(0) => \errors_channel[27]_i_25_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[27]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[27]_i_26_n_0\,
      S(2) => \errors_channel[27]_i_27_n_0\,
      S(1) => \errors_channel[27]_i_28_n_0\,
      S(0) => \errors_channel[27]_i_29_n_0\
    );
\errors_channel_reg[27]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[27]_i_3_n_0\,
      CO(3) => ltOp11_in,
      CO(2) => \errors_channel_reg[27]_i_2_n_1\,
      CO(1) => \errors_channel_reg[27]_i_2_n_2\,
      CO(0) => \errors_channel_reg[27]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[27]_i_4_n_0\,
      DI(2) => \errors_channel[27]_i_5_n_0\,
      DI(1) => \errors_channel[27]_i_6_n_0\,
      DI(0) => \errors_channel[27]_i_7_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[27]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[27]_i_8_n_0\,
      S(2) => \errors_channel[27]_i_9_n_0\,
      S(1) => \errors_channel[27]_i_10_n_0\,
      S(0) => \errors_channel[27]_i_11_n_0\
    );
\errors_channel_reg[27]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \errors_channel_reg[27]_i_21_n_0\,
      CO(2) => \errors_channel_reg[27]_i_21_n_1\,
      CO(1) => \errors_channel_reg[27]_i_21_n_2\,
      CO(0) => \errors_channel_reg[27]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[27]_i_30_n_0\,
      DI(2) => \errors_channel[27]_i_31_n_0\,
      DI(1) => \errors_channel[27]_i_32_n_0\,
      DI(0) => \errors_channel[27]_i_33_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[27]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[27]_i_34_n_0\,
      S(2) => \errors_channel[27]_i_35_n_0\,
      S(1) => \errors_channel[27]_i_36_n_0\,
      S(0) => \errors_channel[27]_i_37_n_0\
    );
\errors_channel_reg[27]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[27]_i_12_n_0\,
      CO(3) => \errors_channel_reg[27]_i_3_n_0\,
      CO(2) => \errors_channel_reg[27]_i_3_n_1\,
      CO(1) => \errors_channel_reg[27]_i_3_n_2\,
      CO(0) => \errors_channel_reg[27]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[27]_i_13_n_0\,
      DI(2) => \errors_channel[27]_i_14_n_0\,
      DI(1) => \errors_channel[27]_i_15_n_0\,
      DI(0) => \errors_channel[27]_i_16_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[27]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[27]_i_17_n_0\,
      S(2) => \errors_channel[27]_i_18_n_0\,
      S(1) => \errors_channel[27]_i_19_n_0\,
      S(0) => \errors_channel[27]_i_20_n_0\
    );
\errors_channel_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => \errors_channel[28]_i_1_n_0\,
      Q => \errors_channel_reg_n_0_[28]\,
      R => '0'
    );
\errors_channel_reg[28]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[28]_i_21_n_0\,
      CO(3) => \errors_channel_reg[28]_i_12_n_0\,
      CO(2) => \errors_channel_reg[28]_i_12_n_1\,
      CO(1) => \errors_channel_reg[28]_i_12_n_2\,
      CO(0) => \errors_channel_reg[28]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[28]_i_22_n_0\,
      DI(2) => \errors_channel[28]_i_23_n_0\,
      DI(1) => \errors_channel[28]_i_24_n_0\,
      DI(0) => \errors_channel[28]_i_25_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[28]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[28]_i_26_n_0\,
      S(2) => \errors_channel[28]_i_27_n_0\,
      S(1) => \errors_channel[28]_i_28_n_0\,
      S(0) => \errors_channel[28]_i_29_n_0\
    );
\errors_channel_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[28]_i_3_n_0\,
      CO(3) => \errors_channel_reg[28]_i_2_n_0\,
      CO(2) => \errors_channel_reg[28]_i_2_n_1\,
      CO(1) => \errors_channel_reg[28]_i_2_n_2\,
      CO(0) => \errors_channel_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[28]_i_4_n_0\,
      DI(2) => \errors_channel[28]_i_5_n_0\,
      DI(1) => \errors_channel[28]_i_6_n_0\,
      DI(0) => \errors_channel[28]_i_7_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[28]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[28]_i_8_n_0\,
      S(2) => \errors_channel[28]_i_9_n_0\,
      S(1) => \errors_channel[28]_i_10_n_0\,
      S(0) => \errors_channel[28]_i_11_n_0\
    );
\errors_channel_reg[28]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \errors_channel_reg[28]_i_21_n_0\,
      CO(2) => \errors_channel_reg[28]_i_21_n_1\,
      CO(1) => \errors_channel_reg[28]_i_21_n_2\,
      CO(0) => \errors_channel_reg[28]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[28]_i_30_n_0\,
      DI(2) => \errors_channel[28]_i_31_n_0\,
      DI(1) => \errors_channel[28]_i_32_n_0\,
      DI(0) => \errors_channel[28]_i_33_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[28]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[28]_i_34_n_0\,
      S(2) => \errors_channel[28]_i_35_n_0\,
      S(1) => \errors_channel[28]_i_36_n_0\,
      S(0) => \errors_channel[28]_i_37_n_0\
    );
\errors_channel_reg[28]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[28]_i_12_n_0\,
      CO(3) => \errors_channel_reg[28]_i_3_n_0\,
      CO(2) => \errors_channel_reg[28]_i_3_n_1\,
      CO(1) => \errors_channel_reg[28]_i_3_n_2\,
      CO(0) => \errors_channel_reg[28]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[28]_i_13_n_0\,
      DI(2) => \errors_channel[28]_i_14_n_0\,
      DI(1) => \errors_channel[28]_i_15_n_0\,
      DI(0) => \errors_channel[28]_i_16_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[28]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[28]_i_17_n_0\,
      S(2) => \errors_channel[28]_i_18_n_0\,
      S(1) => \errors_channel[28]_i_19_n_0\,
      S(0) => \errors_channel[28]_i_20_n_0\
    );
\errors_channel_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => \errors_channel[29]_i_1_n_0\,
      Q => \errors_channel_reg_n_0_[29]\,
      R => '0'
    );
\errors_channel_reg[29]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[29]_i_21_n_0\,
      CO(3) => \errors_channel_reg[29]_i_12_n_0\,
      CO(2) => \errors_channel_reg[29]_i_12_n_1\,
      CO(1) => \errors_channel_reg[29]_i_12_n_2\,
      CO(0) => \errors_channel_reg[29]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[29]_i_22_n_0\,
      DI(2) => \errors_channel[29]_i_23_n_0\,
      DI(1) => \errors_channel[29]_i_24_n_0\,
      DI(0) => \errors_channel[29]_i_25_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[29]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[29]_i_26_n_0\,
      S(2) => \errors_channel[29]_i_27_n_0\,
      S(1) => \errors_channel[29]_i_28_n_0\,
      S(0) => \errors_channel[29]_i_29_n_0\
    );
\errors_channel_reg[29]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[29]_i_3_n_0\,
      CO(3) => ltOp12_in,
      CO(2) => \errors_channel_reg[29]_i_2_n_1\,
      CO(1) => \errors_channel_reg[29]_i_2_n_2\,
      CO(0) => \errors_channel_reg[29]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[29]_i_4_n_0\,
      DI(2) => \errors_channel[29]_i_5_n_0\,
      DI(1) => \errors_channel[29]_i_6_n_0\,
      DI(0) => \errors_channel[29]_i_7_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[29]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[29]_i_8_n_0\,
      S(2) => \errors_channel[29]_i_9_n_0\,
      S(1) => \errors_channel[29]_i_10_n_0\,
      S(0) => \errors_channel[29]_i_11_n_0\
    );
\errors_channel_reg[29]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \errors_channel_reg[29]_i_21_n_0\,
      CO(2) => \errors_channel_reg[29]_i_21_n_1\,
      CO(1) => \errors_channel_reg[29]_i_21_n_2\,
      CO(0) => \errors_channel_reg[29]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[29]_i_30_n_0\,
      DI(2) => \errors_channel[29]_i_31_n_0\,
      DI(1) => \errors_channel[29]_i_32_n_0\,
      DI(0) => \errors_channel[29]_i_33_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[29]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[29]_i_34_n_0\,
      S(2) => \errors_channel[29]_i_35_n_0\,
      S(1) => \errors_channel[29]_i_36_n_0\,
      S(0) => \errors_channel[29]_i_37_n_0\
    );
\errors_channel_reg[29]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[29]_i_12_n_0\,
      CO(3) => \errors_channel_reg[29]_i_3_n_0\,
      CO(2) => \errors_channel_reg[29]_i_3_n_1\,
      CO(1) => \errors_channel_reg[29]_i_3_n_2\,
      CO(0) => \errors_channel_reg[29]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[29]_i_13_n_0\,
      DI(2) => \errors_channel[29]_i_14_n_0\,
      DI(1) => \errors_channel[29]_i_15_n_0\,
      DI(0) => \errors_channel[29]_i_16_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[29]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[29]_i_17_n_0\,
      S(2) => \errors_channel[29]_i_18_n_0\,
      S(1) => \errors_channel[29]_i_19_n_0\,
      S(0) => \errors_channel[29]_i_20_n_0\
    );
\errors_channel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => \errors_channel[2]_i_1_n_0\,
      Q => \errors_channel_reg_n_0_[2]\,
      R => '0'
    );
\errors_channel_reg[2]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[2]_i_21_n_0\,
      CO(3) => \errors_channel_reg[2]_i_12_n_0\,
      CO(2) => \errors_channel_reg[2]_i_12_n_1\,
      CO(1) => \errors_channel_reg[2]_i_12_n_2\,
      CO(0) => \errors_channel_reg[2]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[2]_i_22_n_0\,
      DI(2) => \errors_channel[2]_i_23_n_0\,
      DI(1) => \errors_channel[2]_i_24_n_0\,
      DI(0) => \errors_channel[2]_i_25_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[2]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[2]_i_26_n_0\,
      S(2) => \errors_channel[2]_i_27_n_0\,
      S(1) => \errors_channel[2]_i_28_n_0\,
      S(0) => \errors_channel[2]_i_29_n_0\
    );
\errors_channel_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[2]_i_3_n_0\,
      CO(3) => \errors_channel_reg[2]_i_2_n_0\,
      CO(2) => \errors_channel_reg[2]_i_2_n_1\,
      CO(1) => \errors_channel_reg[2]_i_2_n_2\,
      CO(0) => \errors_channel_reg[2]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[2]_i_4_n_0\,
      DI(2) => \errors_channel[2]_i_5_n_0\,
      DI(1) => \errors_channel[2]_i_6_n_0\,
      DI(0) => \errors_channel[2]_i_7_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[2]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[2]_i_8_n_0\,
      S(2) => \errors_channel[2]_i_9_n_0\,
      S(1) => \errors_channel[2]_i_10_n_0\,
      S(0) => \errors_channel[2]_i_11_n_0\
    );
\errors_channel_reg[2]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \errors_channel_reg[2]_i_21_n_0\,
      CO(2) => \errors_channel_reg[2]_i_21_n_1\,
      CO(1) => \errors_channel_reg[2]_i_21_n_2\,
      CO(0) => \errors_channel_reg[2]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[2]_i_30_n_0\,
      DI(2) => \errors_channel[2]_i_31_n_0\,
      DI(1) => \errors_channel[2]_i_32_n_0\,
      DI(0) => \errors_channel[2]_i_33_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[2]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[2]_i_34_n_0\,
      S(2) => \errors_channel[2]_i_35_n_0\,
      S(1) => \errors_channel[2]_i_36_n_0\,
      S(0) => \errors_channel[2]_i_37_n_0\
    );
\errors_channel_reg[2]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[2]_i_12_n_0\,
      CO(3) => \errors_channel_reg[2]_i_3_n_0\,
      CO(2) => \errors_channel_reg[2]_i_3_n_1\,
      CO(1) => \errors_channel_reg[2]_i_3_n_2\,
      CO(0) => \errors_channel_reg[2]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[2]_i_13_n_0\,
      DI(2) => \errors_channel[2]_i_14_n_0\,
      DI(1) => \errors_channel[2]_i_15_n_0\,
      DI(0) => \errors_channel[2]_i_16_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[2]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[2]_i_17_n_0\,
      S(2) => \errors_channel[2]_i_18_n_0\,
      S(1) => \errors_channel[2]_i_19_n_0\,
      S(0) => \errors_channel[2]_i_20_n_0\
    );
\errors_channel_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => \errors_channel[30]_i_1_n_0\,
      Q => \errors_channel_reg_n_0_[30]\,
      R => '0'
    );
\errors_channel_reg[30]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[30]_i_21_n_0\,
      CO(3) => \errors_channel_reg[30]_i_12_n_0\,
      CO(2) => \errors_channel_reg[30]_i_12_n_1\,
      CO(1) => \errors_channel_reg[30]_i_12_n_2\,
      CO(0) => \errors_channel_reg[30]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[30]_i_22_n_0\,
      DI(2) => \errors_channel[30]_i_23_n_0\,
      DI(1) => \errors_channel[30]_i_24_n_0\,
      DI(0) => \errors_channel[30]_i_25_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[30]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[30]_i_26_n_0\,
      S(2) => \errors_channel[30]_i_27_n_0\,
      S(1) => \errors_channel[30]_i_28_n_0\,
      S(0) => \errors_channel[30]_i_29_n_0\
    );
\errors_channel_reg[30]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[30]_i_3_n_0\,
      CO(3) => \errors_channel_reg[30]_i_2_n_0\,
      CO(2) => \errors_channel_reg[30]_i_2_n_1\,
      CO(1) => \errors_channel_reg[30]_i_2_n_2\,
      CO(0) => \errors_channel_reg[30]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[30]_i_4_n_0\,
      DI(2) => \errors_channel[30]_i_5_n_0\,
      DI(1) => \errors_channel[30]_i_6_n_0\,
      DI(0) => \errors_channel[30]_i_7_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[30]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[30]_i_8_n_0\,
      S(2) => \errors_channel[30]_i_9_n_0\,
      S(1) => \errors_channel[30]_i_10_n_0\,
      S(0) => \errors_channel[30]_i_11_n_0\
    );
\errors_channel_reg[30]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \errors_channel_reg[30]_i_21_n_0\,
      CO(2) => \errors_channel_reg[30]_i_21_n_1\,
      CO(1) => \errors_channel_reg[30]_i_21_n_2\,
      CO(0) => \errors_channel_reg[30]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[30]_i_30_n_0\,
      DI(2) => \errors_channel[30]_i_31_n_0\,
      DI(1) => \errors_channel[30]_i_32_n_0\,
      DI(0) => \errors_channel[30]_i_33_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[30]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[30]_i_34_n_0\,
      S(2) => \errors_channel[30]_i_35_n_0\,
      S(1) => \errors_channel[30]_i_36_n_0\,
      S(0) => \errors_channel[30]_i_37_n_0\
    );
\errors_channel_reg[30]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[30]_i_12_n_0\,
      CO(3) => \errors_channel_reg[30]_i_3_n_0\,
      CO(2) => \errors_channel_reg[30]_i_3_n_1\,
      CO(1) => \errors_channel_reg[30]_i_3_n_2\,
      CO(0) => \errors_channel_reg[30]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[30]_i_13_n_0\,
      DI(2) => \errors_channel[30]_i_14_n_0\,
      DI(1) => \errors_channel[30]_i_15_n_0\,
      DI(0) => \errors_channel[30]_i_16_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[30]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[30]_i_17_n_0\,
      S(2) => \errors_channel[30]_i_18_n_0\,
      S(1) => \errors_channel[30]_i_19_n_0\,
      S(0) => \errors_channel[30]_i_20_n_0\
    );
\errors_channel_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => \errors_channel[31]_i_1_n_0\,
      Q => \errors_channel_reg_n_0_[31]\,
      R => '0'
    );
\errors_channel_reg[31]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[31]_i_21_n_0\,
      CO(3) => \errors_channel_reg[31]_i_12_n_0\,
      CO(2) => \errors_channel_reg[31]_i_12_n_1\,
      CO(1) => \errors_channel_reg[31]_i_12_n_2\,
      CO(0) => \errors_channel_reg[31]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[31]_i_22_n_0\,
      DI(2) => \errors_channel[31]_i_23_n_0\,
      DI(1) => \errors_channel[31]_i_24_n_0\,
      DI(0) => \errors_channel[31]_i_25_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[31]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[31]_i_26_n_0\,
      S(2) => \errors_channel[31]_i_27_n_0\,
      S(1) => \errors_channel[31]_i_28_n_0\,
      S(0) => \errors_channel[31]_i_29_n_0\
    );
\errors_channel_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[31]_i_3_n_0\,
      CO(3) => ltOp,
      CO(2) => \errors_channel_reg[31]_i_2_n_1\,
      CO(1) => \errors_channel_reg[31]_i_2_n_2\,
      CO(0) => \errors_channel_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[31]_i_4_n_0\,
      DI(2) => \errors_channel[31]_i_5_n_0\,
      DI(1) => \errors_channel[31]_i_6_n_0\,
      DI(0) => \errors_channel[31]_i_7_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[31]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[31]_i_8_n_0\,
      S(2) => \errors_channel[31]_i_9_n_0\,
      S(1) => \errors_channel[31]_i_10_n_0\,
      S(0) => \errors_channel[31]_i_11_n_0\
    );
\errors_channel_reg[31]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \errors_channel_reg[31]_i_21_n_0\,
      CO(2) => \errors_channel_reg[31]_i_21_n_1\,
      CO(1) => \errors_channel_reg[31]_i_21_n_2\,
      CO(0) => \errors_channel_reg[31]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[31]_i_30_n_0\,
      DI(2) => \errors_channel[31]_i_31_n_0\,
      DI(1) => \errors_channel[31]_i_32_n_0\,
      DI(0) => \errors_channel[31]_i_33_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[31]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[31]_i_34_n_0\,
      S(2) => \errors_channel[31]_i_35_n_0\,
      S(1) => \errors_channel[31]_i_36_n_0\,
      S(0) => \errors_channel[31]_i_37_n_0\
    );
\errors_channel_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[31]_i_12_n_0\,
      CO(3) => \errors_channel_reg[31]_i_3_n_0\,
      CO(2) => \errors_channel_reg[31]_i_3_n_1\,
      CO(1) => \errors_channel_reg[31]_i_3_n_2\,
      CO(0) => \errors_channel_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[31]_i_13_n_0\,
      DI(2) => \errors_channel[31]_i_14_n_0\,
      DI(1) => \errors_channel[31]_i_15_n_0\,
      DI(0) => \errors_channel[31]_i_16_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[31]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[31]_i_17_n_0\,
      S(2) => \errors_channel[31]_i_18_n_0\,
      S(1) => \errors_channel[31]_i_19_n_0\,
      S(0) => \errors_channel[31]_i_20_n_0\
    );
\errors_channel_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => \errors_channel[3]_i_1_n_0\,
      Q => \errors_channel_reg_n_0_[3]\,
      R => '0'
    );
\errors_channel_reg[3]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[3]_i_21_n_0\,
      CO(3) => \errors_channel_reg[3]_i_12_n_0\,
      CO(2) => \errors_channel_reg[3]_i_12_n_1\,
      CO(1) => \errors_channel_reg[3]_i_12_n_2\,
      CO(0) => \errors_channel_reg[3]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[3]_i_22_n_0\,
      DI(2) => \errors_channel[3]_i_23_n_0\,
      DI(1) => \errors_channel[3]_i_24_n_0\,
      DI(0) => \errors_channel[3]_i_25_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[3]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[3]_i_26_n_0\,
      S(2) => \errors_channel[3]_i_27_n_0\,
      S(1) => \errors_channel[3]_i_28_n_0\,
      S(0) => \errors_channel[3]_i_29_n_0\
    );
\errors_channel_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[3]_i_3_n_0\,
      CO(3) => \gtOp__0\,
      CO(2) => \errors_channel_reg[3]_i_2_n_1\,
      CO(1) => \errors_channel_reg[3]_i_2_n_2\,
      CO(0) => \errors_channel_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[3]_i_4_n_0\,
      DI(2) => \errors_channel[3]_i_5_n_0\,
      DI(1) => \errors_channel[3]_i_6_n_0\,
      DI(0) => \errors_channel[3]_i_7_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[3]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[3]_i_8_n_0\,
      S(2) => \errors_channel[3]_i_9_n_0\,
      S(1) => \errors_channel[3]_i_10_n_0\,
      S(0) => \errors_channel[3]_i_11_n_0\
    );
\errors_channel_reg[3]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \errors_channel_reg[3]_i_21_n_0\,
      CO(2) => \errors_channel_reg[3]_i_21_n_1\,
      CO(1) => \errors_channel_reg[3]_i_21_n_2\,
      CO(0) => \errors_channel_reg[3]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[3]_i_30_n_0\,
      DI(2) => \errors_channel[3]_i_31_n_0\,
      DI(1) => \errors_channel[3]_i_32_n_0\,
      DI(0) => \errors_channel[3]_i_33_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[3]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[3]_i_34_n_0\,
      S(2) => \errors_channel[3]_i_35_n_0\,
      S(1) => \errors_channel[3]_i_36_n_0\,
      S(0) => \errors_channel[3]_i_37_n_0\
    );
\errors_channel_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[3]_i_12_n_0\,
      CO(3) => \errors_channel_reg[3]_i_3_n_0\,
      CO(2) => \errors_channel_reg[3]_i_3_n_1\,
      CO(1) => \errors_channel_reg[3]_i_3_n_2\,
      CO(0) => \errors_channel_reg[3]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[3]_i_13_n_0\,
      DI(2) => \errors_channel[3]_i_14_n_0\,
      DI(1) => \errors_channel[3]_i_15_n_0\,
      DI(0) => \errors_channel[3]_i_16_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[3]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[3]_i_17_n_0\,
      S(2) => \errors_channel[3]_i_18_n_0\,
      S(1) => \errors_channel[3]_i_19_n_0\,
      S(0) => \errors_channel[3]_i_20_n_0\
    );
\errors_channel_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => \errors_channel[4]_i_1_n_0\,
      Q => \errors_channel_reg_n_0_[4]\,
      R => '0'
    );
\errors_channel_reg[4]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[4]_i_21_n_0\,
      CO(3) => \errors_channel_reg[4]_i_12_n_0\,
      CO(2) => \errors_channel_reg[4]_i_12_n_1\,
      CO(1) => \errors_channel_reg[4]_i_12_n_2\,
      CO(0) => \errors_channel_reg[4]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[4]_i_22_n_0\,
      DI(2) => \errors_channel[4]_i_23_n_0\,
      DI(1) => \errors_channel[4]_i_24_n_0\,
      DI(0) => \errors_channel[4]_i_25_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[4]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[4]_i_26_n_0\,
      S(2) => \errors_channel[4]_i_27_n_0\,
      S(1) => \errors_channel[4]_i_28_n_0\,
      S(0) => \errors_channel[4]_i_29_n_0\
    );
\errors_channel_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[4]_i_3_n_0\,
      CO(3) => \errors_channel_reg[4]_i_2_n_0\,
      CO(2) => \errors_channel_reg[4]_i_2_n_1\,
      CO(1) => \errors_channel_reg[4]_i_2_n_2\,
      CO(0) => \errors_channel_reg[4]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[4]_i_4_n_0\,
      DI(2) => \errors_channel[4]_i_5_n_0\,
      DI(1) => \errors_channel[4]_i_6_n_0\,
      DI(0) => \errors_channel[4]_i_7_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[4]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[4]_i_8_n_0\,
      S(2) => \errors_channel[4]_i_9_n_0\,
      S(1) => \errors_channel[4]_i_10_n_0\,
      S(0) => \errors_channel[4]_i_11_n_0\
    );
\errors_channel_reg[4]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \errors_channel_reg[4]_i_21_n_0\,
      CO(2) => \errors_channel_reg[4]_i_21_n_1\,
      CO(1) => \errors_channel_reg[4]_i_21_n_2\,
      CO(0) => \errors_channel_reg[4]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[4]_i_30_n_0\,
      DI(2) => \errors_channel[4]_i_31_n_0\,
      DI(1) => \errors_channel[4]_i_32_n_0\,
      DI(0) => \errors_channel[4]_i_33_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[4]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[4]_i_34_n_0\,
      S(2) => \errors_channel[4]_i_35_n_0\,
      S(1) => \errors_channel[4]_i_36_n_0\,
      S(0) => \errors_channel[4]_i_37_n_0\
    );
\errors_channel_reg[4]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[4]_i_12_n_0\,
      CO(3) => \errors_channel_reg[4]_i_3_n_0\,
      CO(2) => \errors_channel_reg[4]_i_3_n_1\,
      CO(1) => \errors_channel_reg[4]_i_3_n_2\,
      CO(0) => \errors_channel_reg[4]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[4]_i_13_n_0\,
      DI(2) => \errors_channel[4]_i_14_n_0\,
      DI(1) => \errors_channel[4]_i_15_n_0\,
      DI(0) => \errors_channel[4]_i_16_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[4]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[4]_i_17_n_0\,
      S(2) => \errors_channel[4]_i_18_n_0\,
      S(1) => \errors_channel[4]_i_19_n_0\,
      S(0) => \errors_channel[4]_i_20_n_0\
    );
\errors_channel_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => \errors_channel[5]_i_1_n_0\,
      Q => \errors_channel_reg_n_0_[5]\,
      R => '0'
    );
\errors_channel_reg[5]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[5]_i_21_n_0\,
      CO(3) => \errors_channel_reg[5]_i_12_n_0\,
      CO(2) => \errors_channel_reg[5]_i_12_n_1\,
      CO(1) => \errors_channel_reg[5]_i_12_n_2\,
      CO(0) => \errors_channel_reg[5]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[5]_i_22_n_0\,
      DI(2) => \errors_channel[5]_i_23_n_0\,
      DI(1) => \errors_channel[5]_i_24_n_0\,
      DI(0) => \errors_channel[5]_i_25_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[5]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[5]_i_26_n_0\,
      S(2) => \errors_channel[5]_i_27_n_0\,
      S(1) => \errors_channel[5]_i_28_n_0\,
      S(0) => \errors_channel[5]_i_29_n_0\
    );
\errors_channel_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[5]_i_3_n_0\,
      CO(3) => gtOp1_in,
      CO(2) => \errors_channel_reg[5]_i_2_n_1\,
      CO(1) => \errors_channel_reg[5]_i_2_n_2\,
      CO(0) => \errors_channel_reg[5]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[5]_i_4_n_0\,
      DI(2) => \errors_channel[5]_i_5_n_0\,
      DI(1) => \errors_channel[5]_i_6_n_0\,
      DI(0) => \errors_channel[5]_i_7_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[5]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[5]_i_8_n_0\,
      S(2) => \errors_channel[5]_i_9_n_0\,
      S(1) => \errors_channel[5]_i_10_n_0\,
      S(0) => \errors_channel[5]_i_11_n_0\
    );
\errors_channel_reg[5]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \errors_channel_reg[5]_i_21_n_0\,
      CO(2) => \errors_channel_reg[5]_i_21_n_1\,
      CO(1) => \errors_channel_reg[5]_i_21_n_2\,
      CO(0) => \errors_channel_reg[5]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[5]_i_30_n_0\,
      DI(2) => \errors_channel[5]_i_31_n_0\,
      DI(1) => \errors_channel[5]_i_32_n_0\,
      DI(0) => \errors_channel[5]_i_33_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[5]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[5]_i_34_n_0\,
      S(2) => \errors_channel[5]_i_35_n_0\,
      S(1) => \errors_channel[5]_i_36_n_0\,
      S(0) => \errors_channel[5]_i_37_n_0\
    );
\errors_channel_reg[5]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[5]_i_12_n_0\,
      CO(3) => \errors_channel_reg[5]_i_3_n_0\,
      CO(2) => \errors_channel_reg[5]_i_3_n_1\,
      CO(1) => \errors_channel_reg[5]_i_3_n_2\,
      CO(0) => \errors_channel_reg[5]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[5]_i_13_n_0\,
      DI(2) => \errors_channel[5]_i_14_n_0\,
      DI(1) => \errors_channel[5]_i_15_n_0\,
      DI(0) => \errors_channel[5]_i_16_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[5]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[5]_i_17_n_0\,
      S(2) => \errors_channel[5]_i_18_n_0\,
      S(1) => \errors_channel[5]_i_19_n_0\,
      S(0) => \errors_channel[5]_i_20_n_0\
    );
\errors_channel_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => \errors_channel[6]_i_1_n_0\,
      Q => \errors_channel_reg_n_0_[6]\,
      R => '0'
    );
\errors_channel_reg[6]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[6]_i_21_n_0\,
      CO(3) => \errors_channel_reg[6]_i_12_n_0\,
      CO(2) => \errors_channel_reg[6]_i_12_n_1\,
      CO(1) => \errors_channel_reg[6]_i_12_n_2\,
      CO(0) => \errors_channel_reg[6]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[6]_i_22_n_0\,
      DI(2) => \errors_channel[6]_i_23_n_0\,
      DI(1) => \errors_channel[6]_i_24_n_0\,
      DI(0) => \errors_channel[6]_i_25_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[6]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[6]_i_26_n_0\,
      S(2) => \errors_channel[6]_i_27_n_0\,
      S(1) => \errors_channel[6]_i_28_n_0\,
      S(0) => \errors_channel[6]_i_29_n_0\
    );
\errors_channel_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[6]_i_3_n_0\,
      CO(3) => \errors_channel_reg[6]_i_2_n_0\,
      CO(2) => \errors_channel_reg[6]_i_2_n_1\,
      CO(1) => \errors_channel_reg[6]_i_2_n_2\,
      CO(0) => \errors_channel_reg[6]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[6]_i_4_n_0\,
      DI(2) => \errors_channel[6]_i_5_n_0\,
      DI(1) => \errors_channel[6]_i_6_n_0\,
      DI(0) => \errors_channel[6]_i_7_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[6]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[6]_i_8_n_0\,
      S(2) => \errors_channel[6]_i_9_n_0\,
      S(1) => \errors_channel[6]_i_10_n_0\,
      S(0) => \errors_channel[6]_i_11_n_0\
    );
\errors_channel_reg[6]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \errors_channel_reg[6]_i_21_n_0\,
      CO(2) => \errors_channel_reg[6]_i_21_n_1\,
      CO(1) => \errors_channel_reg[6]_i_21_n_2\,
      CO(0) => \errors_channel_reg[6]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[6]_i_30_n_0\,
      DI(2) => \errors_channel[6]_i_31_n_0\,
      DI(1) => \errors_channel[6]_i_32_n_0\,
      DI(0) => \errors_channel[6]_i_33_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[6]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[6]_i_34_n_0\,
      S(2) => \errors_channel[6]_i_35_n_0\,
      S(1) => \errors_channel[6]_i_36_n_0\,
      S(0) => \errors_channel[6]_i_37_n_0\
    );
\errors_channel_reg[6]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[6]_i_12_n_0\,
      CO(3) => \errors_channel_reg[6]_i_3_n_0\,
      CO(2) => \errors_channel_reg[6]_i_3_n_1\,
      CO(1) => \errors_channel_reg[6]_i_3_n_2\,
      CO(0) => \errors_channel_reg[6]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[6]_i_13_n_0\,
      DI(2) => \errors_channel[6]_i_14_n_0\,
      DI(1) => \errors_channel[6]_i_15_n_0\,
      DI(0) => \errors_channel[6]_i_16_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[6]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[6]_i_17_n_0\,
      S(2) => \errors_channel[6]_i_18_n_0\,
      S(1) => \errors_channel[6]_i_19_n_0\,
      S(0) => \errors_channel[6]_i_20_n_0\
    );
\errors_channel_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => \errors_channel[7]_i_1_n_0\,
      Q => \errors_channel_reg_n_0_[7]\,
      R => '0'
    );
\errors_channel_reg[7]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[7]_i_21_n_0\,
      CO(3) => \errors_channel_reg[7]_i_12_n_0\,
      CO(2) => \errors_channel_reg[7]_i_12_n_1\,
      CO(1) => \errors_channel_reg[7]_i_12_n_2\,
      CO(0) => \errors_channel_reg[7]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[7]_i_22_n_0\,
      DI(2) => \errors_channel[7]_i_23_n_0\,
      DI(1) => \errors_channel[7]_i_24_n_0\,
      DI(0) => \errors_channel[7]_i_25_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[7]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[7]_i_26_n_0\,
      S(2) => \errors_channel[7]_i_27_n_0\,
      S(1) => \errors_channel[7]_i_28_n_0\,
      S(0) => \errors_channel[7]_i_29_n_0\
    );
\errors_channel_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[7]_i_3_n_0\,
      CO(3) => gtOp2_in,
      CO(2) => \errors_channel_reg[7]_i_2_n_1\,
      CO(1) => \errors_channel_reg[7]_i_2_n_2\,
      CO(0) => \errors_channel_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[7]_i_4_n_0\,
      DI(2) => \errors_channel[7]_i_5_n_0\,
      DI(1) => \errors_channel[7]_i_6_n_0\,
      DI(0) => \errors_channel[7]_i_7_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[7]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[7]_i_8_n_0\,
      S(2) => \errors_channel[7]_i_9_n_0\,
      S(1) => \errors_channel[7]_i_10_n_0\,
      S(0) => \errors_channel[7]_i_11_n_0\
    );
\errors_channel_reg[7]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \errors_channel_reg[7]_i_21_n_0\,
      CO(2) => \errors_channel_reg[7]_i_21_n_1\,
      CO(1) => \errors_channel_reg[7]_i_21_n_2\,
      CO(0) => \errors_channel_reg[7]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[7]_i_30_n_0\,
      DI(2) => \errors_channel[7]_i_31_n_0\,
      DI(1) => \errors_channel[7]_i_32_n_0\,
      DI(0) => \errors_channel[7]_i_33_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[7]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[7]_i_34_n_0\,
      S(2) => \errors_channel[7]_i_35_n_0\,
      S(1) => \errors_channel[7]_i_36_n_0\,
      S(0) => \errors_channel[7]_i_37_n_0\
    );
\errors_channel_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[7]_i_12_n_0\,
      CO(3) => \errors_channel_reg[7]_i_3_n_0\,
      CO(2) => \errors_channel_reg[7]_i_3_n_1\,
      CO(1) => \errors_channel_reg[7]_i_3_n_2\,
      CO(0) => \errors_channel_reg[7]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[7]_i_13_n_0\,
      DI(2) => \errors_channel[7]_i_14_n_0\,
      DI(1) => \errors_channel[7]_i_15_n_0\,
      DI(0) => \errors_channel[7]_i_16_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[7]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[7]_i_17_n_0\,
      S(2) => \errors_channel[7]_i_18_n_0\,
      S(1) => \errors_channel[7]_i_19_n_0\,
      S(0) => \errors_channel[7]_i_20_n_0\
    );
\errors_channel_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => \errors_channel[8]_i_1_n_0\,
      Q => \errors_channel_reg_n_0_[8]\,
      R => '0'
    );
\errors_channel_reg[8]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[8]_i_21_n_0\,
      CO(3) => \errors_channel_reg[8]_i_12_n_0\,
      CO(2) => \errors_channel_reg[8]_i_12_n_1\,
      CO(1) => \errors_channel_reg[8]_i_12_n_2\,
      CO(0) => \errors_channel_reg[8]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[8]_i_22_n_0\,
      DI(2) => \errors_channel[8]_i_23_n_0\,
      DI(1) => \errors_channel[8]_i_24_n_0\,
      DI(0) => \errors_channel[8]_i_25_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[8]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[8]_i_26_n_0\,
      S(2) => \errors_channel[8]_i_27_n_0\,
      S(1) => \errors_channel[8]_i_28_n_0\,
      S(0) => \errors_channel[8]_i_29_n_0\
    );
\errors_channel_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[8]_i_3_n_0\,
      CO(3) => \errors_channel_reg[8]_i_2_n_0\,
      CO(2) => \errors_channel_reg[8]_i_2_n_1\,
      CO(1) => \errors_channel_reg[8]_i_2_n_2\,
      CO(0) => \errors_channel_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[8]_i_4_n_0\,
      DI(2) => \errors_channel[8]_i_5_n_0\,
      DI(1) => \errors_channel[8]_i_6_n_0\,
      DI(0) => \errors_channel[8]_i_7_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[8]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[8]_i_8_n_0\,
      S(2) => \errors_channel[8]_i_9_n_0\,
      S(1) => \errors_channel[8]_i_10_n_0\,
      S(0) => \errors_channel[8]_i_11_n_0\
    );
\errors_channel_reg[8]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \errors_channel_reg[8]_i_21_n_0\,
      CO(2) => \errors_channel_reg[8]_i_21_n_1\,
      CO(1) => \errors_channel_reg[8]_i_21_n_2\,
      CO(0) => \errors_channel_reg[8]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[8]_i_30_n_0\,
      DI(2) => \errors_channel[8]_i_31_n_0\,
      DI(1) => \errors_channel[8]_i_32_n_0\,
      DI(0) => \errors_channel[8]_i_33_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[8]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[8]_i_34_n_0\,
      S(2) => \errors_channel[8]_i_35_n_0\,
      S(1) => \errors_channel[8]_i_36_n_0\,
      S(0) => \errors_channel[8]_i_37_n_0\
    );
\errors_channel_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[8]_i_12_n_0\,
      CO(3) => \errors_channel_reg[8]_i_3_n_0\,
      CO(2) => \errors_channel_reg[8]_i_3_n_1\,
      CO(1) => \errors_channel_reg[8]_i_3_n_2\,
      CO(0) => \errors_channel_reg[8]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[8]_i_13_n_0\,
      DI(2) => \errors_channel[8]_i_14_n_0\,
      DI(1) => \errors_channel[8]_i_15_n_0\,
      DI(0) => \errors_channel[8]_i_16_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[8]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[8]_i_17_n_0\,
      S(2) => \errors_channel[8]_i_18_n_0\,
      S(1) => \errors_channel[8]_i_19_n_0\,
      S(0) => \errors_channel[8]_i_20_n_0\
    );
\errors_channel_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => \errors_channel[9]_i_1_n_0\,
      Q => \errors_channel_reg_n_0_[9]\,
      R => '0'
    );
\errors_channel_reg[9]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[9]_i_21_n_0\,
      CO(3) => \errors_channel_reg[9]_i_12_n_0\,
      CO(2) => \errors_channel_reg[9]_i_12_n_1\,
      CO(1) => \errors_channel_reg[9]_i_12_n_2\,
      CO(0) => \errors_channel_reg[9]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[9]_i_22_n_0\,
      DI(2) => \errors_channel[9]_i_23_n_0\,
      DI(1) => \errors_channel[9]_i_24_n_0\,
      DI(0) => \errors_channel[9]_i_25_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[9]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[9]_i_26_n_0\,
      S(2) => \errors_channel[9]_i_27_n_0\,
      S(1) => \errors_channel[9]_i_28_n_0\,
      S(0) => \errors_channel[9]_i_29_n_0\
    );
\errors_channel_reg[9]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[9]_i_3_n_0\,
      CO(3) => gtOp3_in,
      CO(2) => \errors_channel_reg[9]_i_2_n_1\,
      CO(1) => \errors_channel_reg[9]_i_2_n_2\,
      CO(0) => \errors_channel_reg[9]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[9]_i_4_n_0\,
      DI(2) => \errors_channel[9]_i_5_n_0\,
      DI(1) => \errors_channel[9]_i_6_n_0\,
      DI(0) => \errors_channel[9]_i_7_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[9]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[9]_i_8_n_0\,
      S(2) => \errors_channel[9]_i_9_n_0\,
      S(1) => \errors_channel[9]_i_10_n_0\,
      S(0) => \errors_channel[9]_i_11_n_0\
    );
\errors_channel_reg[9]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \errors_channel_reg[9]_i_21_n_0\,
      CO(2) => \errors_channel_reg[9]_i_21_n_1\,
      CO(1) => \errors_channel_reg[9]_i_21_n_2\,
      CO(0) => \errors_channel_reg[9]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[9]_i_30_n_0\,
      DI(2) => \errors_channel[9]_i_31_n_0\,
      DI(1) => \errors_channel[9]_i_32_n_0\,
      DI(0) => \errors_channel[9]_i_33_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[9]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[9]_i_34_n_0\,
      S(2) => \errors_channel[9]_i_35_n_0\,
      S(1) => \errors_channel[9]_i_36_n_0\,
      S(0) => \errors_channel[9]_i_37_n_0\
    );
\errors_channel_reg[9]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \errors_channel_reg[9]_i_12_n_0\,
      CO(3) => \errors_channel_reg[9]_i_3_n_0\,
      CO(2) => \errors_channel_reg[9]_i_3_n_1\,
      CO(1) => \errors_channel_reg[9]_i_3_n_2\,
      CO(0) => \errors_channel_reg[9]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \errors_channel[9]_i_13_n_0\,
      DI(2) => \errors_channel[9]_i_14_n_0\,
      DI(1) => \errors_channel[9]_i_15_n_0\,
      DI(0) => \errors_channel[9]_i_16_n_0\,
      O(3 downto 0) => \NLW_errors_channel_reg[9]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \errors_channel[9]_i_17_n_0\,
      S(2) => \errors_channel[9]_i_18_n_0\,
      S(1) => \errors_channel[9]_i_19_n_0\,
      S(0) => \errors_channel[9]_i_20_n_0\
    );
hwp_interrupt_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ltOp10_in,
      I1 => ltOp9_in,
      I2 => ltOp8_in,
      I3 => gtOp,
      O => hwp_interrupt_i_10_n_0
    );
hwp_interrupt_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ltOp12_in,
      I1 => ltOp11_in,
      I2 => \ltOp__0\,
      I3 => gtOp3_in,
      O => hwp_interrupt_i_11_n_0
    );
hwp_interrupt_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ltOp7_in,
      I1 => gtOp2_in,
      I2 => gtOp6_in,
      I3 => gtOp4_in,
      O => hwp_interrupt_i_12_n_0
    );
hwp_interrupt_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0BFB0BFBF"
    )
        port map (
      I0 => \errors_channel_reg[30]_i_2_n_0\,
      I1 => \^errors_channel_reg[4]_i_2_0\,
      I2 => state(4),
      I3 => ltOp,
      I4 => hwp_interrupt_i_6_n_0,
      I5 => slv_reg4(0),
      O => \state_reg[4]__0_1\
    );
hwp_interrupt_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => hwp_interrupt_i_7_n_0,
      I1 => hwp_interrupt_i_8_n_0,
      I2 => hwp_interrupt_i_9_n_0,
      I3 => \errors_channel_reg[2]_i_2_n_0\,
      I4 => \errors_channel_reg[12]_i_2_n_0\,
      I5 => \errors_channel_reg[4]_i_2_n_0\,
      O => \^errors_channel_reg[4]_i_2_0\
    );
hwp_interrupt_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \errors_channel_reg[30]_i_2_n_0\,
      I1 => slv_reg4(0),
      I2 => \^state_reg[4]__0_0\,
      O => \slv_reg4_reg[0]_1\
    );
hwp_interrupt_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => slv_reg4(0),
      I1 => ltOp,
      I2 => hwp_interrupt_i_6_n_0,
      I3 => \ch1[31]_i_1_n_0\,
      O => \slv_reg4_reg[0]_0\
    );
hwp_interrupt_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => hwp_interrupt_i_10_n_0,
      I1 => hwp_interrupt_i_11_n_0,
      I2 => hwp_interrupt_i_12_n_0,
      I3 => \gtOp__0\,
      I4 => gtOp5_in,
      I5 => gtOp1_in,
      O => hwp_interrupt_i_6_n_0
    );
hwp_interrupt_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \errors_channel_reg[24]_i_2_n_0\,
      I1 => \errors_channel_reg[22]_i_2_n_0\,
      I2 => \errors_channel_reg[20]_i_2_n_0\,
      I3 => \errors_channel_reg[0]_i_2_n_0\,
      O => hwp_interrupt_i_7_n_0
    );
hwp_interrupt_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \errors_channel_reg[28]_i_2_n_0\,
      I1 => \errors_channel_reg[26]_i_2_n_0\,
      I2 => \errors_channel_reg[16]_i_2_n_0\,
      I3 => \errors_channel_reg[8]_i_2_n_0\,
      O => hwp_interrupt_i_8_n_0
    );
hwp_interrupt_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \errors_channel_reg[18]_i_2_n_0\,
      I1 => \errors_channel_reg[6]_i_2_n_0\,
      I2 => \errors_channel_reg[14]_i_2_n_0\,
      I3 => \errors_channel_reg[10]_i_2_n_0\,
      O => hwp_interrupt_i_9_n_0
    );
hwp_interrupt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => hwp_interrupt_reg_0,
      Q => hwp_interrupt,
      R => '0'
    );
\i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i(0),
      O => \i[0]_i_1_n_0\
    );
\i[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \state[0]__0_i_2_n_0\,
      I1 => state(2),
      I2 => state(3),
      I3 => \state[31]__0_i_1_n_0\,
      O => \i[31]_i_1_n_0\
    );
\i[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \state[0]__0_i_2_n_0\,
      I1 => state(2),
      I2 => state(3),
      O => p_2_out
    );
\i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => p_2_out,
      D => \i[0]_i_1_n_0\,
      Q => i(0),
      R => \i[31]_i_1_n_0\
    );
\i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => p_2_out,
      D => i0(10),
      Q => i(10),
      R => \i[31]_i_1_n_0\
    );
\i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => p_2_out,
      D => i0(11),
      Q => i(11),
      R => \i[31]_i_1_n_0\
    );
\i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => p_2_out,
      D => i0(12),
      Q => i(12),
      R => \i[31]_i_1_n_0\
    );
\i_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg[8]_i_1_n_0\,
      CO(3) => \i_reg[12]_i_1_n_0\,
      CO(2) => \i_reg[12]_i_1_n_1\,
      CO(1) => \i_reg[12]_i_1_n_2\,
      CO(0) => \i_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i0(12 downto 9),
      S(3 downto 0) => i(12 downto 9)
    );
\i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => p_2_out,
      D => i0(13),
      Q => i(13),
      R => \i[31]_i_1_n_0\
    );
\i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => p_2_out,
      D => i0(14),
      Q => i(14),
      R => \i[31]_i_1_n_0\
    );
\i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => p_2_out,
      D => i0(15),
      Q => i(15),
      R => \i[31]_i_1_n_0\
    );
\i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => p_2_out,
      D => i0(16),
      Q => i(16),
      R => \i[31]_i_1_n_0\
    );
\i_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg[12]_i_1_n_0\,
      CO(3) => \i_reg[16]_i_1_n_0\,
      CO(2) => \i_reg[16]_i_1_n_1\,
      CO(1) => \i_reg[16]_i_1_n_2\,
      CO(0) => \i_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i0(16 downto 13),
      S(3 downto 0) => i(16 downto 13)
    );
\i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => p_2_out,
      D => i0(17),
      Q => i(17),
      R => \i[31]_i_1_n_0\
    );
\i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => p_2_out,
      D => i0(18),
      Q => i(18),
      R => \i[31]_i_1_n_0\
    );
\i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => p_2_out,
      D => i0(19),
      Q => i(19),
      R => \i[31]_i_1_n_0\
    );
\i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => p_2_out,
      D => i0(1),
      Q => i(1),
      R => \i[31]_i_1_n_0\
    );
\i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => p_2_out,
      D => i0(20),
      Q => i(20),
      R => \i[31]_i_1_n_0\
    );
\i_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg[16]_i_1_n_0\,
      CO(3) => \i_reg[20]_i_1_n_0\,
      CO(2) => \i_reg[20]_i_1_n_1\,
      CO(1) => \i_reg[20]_i_1_n_2\,
      CO(0) => \i_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i0(20 downto 17),
      S(3 downto 0) => i(20 downto 17)
    );
\i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => p_2_out,
      D => i0(21),
      Q => i(21),
      R => \i[31]_i_1_n_0\
    );
\i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => p_2_out,
      D => i0(22),
      Q => i(22),
      R => \i[31]_i_1_n_0\
    );
\i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => p_2_out,
      D => i0(23),
      Q => i(23),
      R => \i[31]_i_1_n_0\
    );
\i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => p_2_out,
      D => i0(24),
      Q => i(24),
      R => \i[31]_i_1_n_0\
    );
\i_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg[20]_i_1_n_0\,
      CO(3) => \i_reg[24]_i_1_n_0\,
      CO(2) => \i_reg[24]_i_1_n_1\,
      CO(1) => \i_reg[24]_i_1_n_2\,
      CO(0) => \i_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i0(24 downto 21),
      S(3 downto 0) => i(24 downto 21)
    );
\i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => p_2_out,
      D => i0(25),
      Q => i(25),
      R => \i[31]_i_1_n_0\
    );
\i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => p_2_out,
      D => i0(26),
      Q => i(26),
      R => \i[31]_i_1_n_0\
    );
\i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => p_2_out,
      D => i0(27),
      Q => i(27),
      R => \i[31]_i_1_n_0\
    );
\i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => p_2_out,
      D => i0(28),
      Q => i(28),
      R => \i[31]_i_1_n_0\
    );
\i_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg[24]_i_1_n_0\,
      CO(3) => \i_reg[28]_i_1_n_0\,
      CO(2) => \i_reg[28]_i_1_n_1\,
      CO(1) => \i_reg[28]_i_1_n_2\,
      CO(0) => \i_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i0(28 downto 25),
      S(3 downto 0) => i(28 downto 25)
    );
\i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => p_2_out,
      D => i0(29),
      Q => i(29),
      R => \i[31]_i_1_n_0\
    );
\i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => p_2_out,
      D => i0(2),
      Q => i(2),
      R => \i[31]_i_1_n_0\
    );
\i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => p_2_out,
      D => i0(30),
      Q => i(30),
      R => \i[31]_i_1_n_0\
    );
\i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => p_2_out,
      D => i0(31),
      Q => i(31),
      R => \i[31]_i_1_n_0\
    );
\i_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_i_reg[31]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \i_reg[31]_i_3_n_2\,
      CO(0) => \i_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_i_reg[31]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => i0(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => i(31 downto 29)
    );
\i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => p_2_out,
      D => i0(3),
      Q => i(3),
      R => \i[31]_i_1_n_0\
    );
\i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => p_2_out,
      D => i0(4),
      Q => i(4),
      R => \i[31]_i_1_n_0\
    );
\i_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_reg[4]_i_1_n_0\,
      CO(2) => \i_reg[4]_i_1_n_1\,
      CO(1) => \i_reg[4]_i_1_n_2\,
      CO(0) => \i_reg[4]_i_1_n_3\,
      CYINIT => i(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i0(4 downto 1),
      S(3 downto 0) => i(4 downto 1)
    );
\i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => p_2_out,
      D => i0(5),
      Q => i(5),
      R => \i[31]_i_1_n_0\
    );
\i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => p_2_out,
      D => i0(6),
      Q => i(6),
      R => \i[31]_i_1_n_0\
    );
\i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => p_2_out,
      D => i0(7),
      Q => i(7),
      R => \i[31]_i_1_n_0\
    );
\i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => p_2_out,
      D => i0(8),
      Q => i(8),
      R => \i[31]_i_1_n_0\
    );
\i_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg[4]_i_1_n_0\,
      CO(3) => \i_reg[8]_i_1_n_0\,
      CO(2) => \i_reg[8]_i_1_n_1\,
      CO(1) => \i_reg[8]_i_1_n_2\,
      CO(0) => \i_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i0(8 downto 5),
      S(3 downto 0) => i(8 downto 5)
    );
\i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => p_2_out,
      D => i0(9),
      Q => i(9),
      R => \i[31]_i_1_n_0\
    );
not_cs_sign_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEFFFE"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \^state_reg[5]_0\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[4]\,
      I4 => \state_reg_n_0_[2]\,
      O => \state_reg[3]_1\
    );
not_cs_sign_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_reg_n_0_[4]\,
      I1 => \state_reg_n_0_[3]\,
      O => \^state_reg[4]_0\
    );
not_cs_sign_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008816"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[4]\,
      I4 => \^state_reg[5]_0\,
      I5 => \state_reg_n_0_[3]\,
      O => \state_reg[0]_0\
    );
not_cs_sign_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_sign,
      CE => '1',
      D => not_cs_sign_reg_0,
      Q => not_cs,
      R => '0'
    );
\receive_data_a0[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => \state[0]__0_i_2_n_0\,
      I1 => state(2),
      I2 => state(3),
      I3 => \receive_data_a0[10]_i_2_n_0\,
      O => \receive_data_a0[10]_i_1_n_0\
    );
\receive_data_a0[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAAAAAAA"
    )
        port map (
      I0 => \state[31]__0_i_1_n_0\,
      I1 => \receive_data_a0[12]_i_4_n_0\,
      I2 => \receive_data_a0[12]_i_5_n_0\,
      I3 => receive_data_a01(4),
      I4 => receive_data_a01(3),
      I5 => \receive_data_a0[10]_i_4_n_0\,
      O => \receive_data_a0[10]_i_2_n_0\
    );
\receive_data_a0[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_a0(10),
      I5 => data_in_a0,
      O => \receive_data_a0[10]_i_3_n_0\
    );
\receive_data_a0[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008880"
    )
        port map (
      I0 => receive_data_a01(1),
      I1 => i(0),
      I2 => state(3),
      I3 => state(2),
      I4 => receive_data_a01(2),
      O => \receive_data_a0[10]_i_4_n_0\
    );
\receive_data_a0[11]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => \state[0]__0_i_2_n_0\,
      I1 => state(2),
      I2 => state(3),
      I3 => \receive_data_a0[11]_inv_i_2_n_0\,
      O => \receive_data_a0[11]_inv_i_1_n_0\
    );
\receive_data_a0[11]_inv_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAAAAAAA"
    )
        port map (
      I0 => \state[31]__0_i_1_n_0\,
      I1 => \receive_data_a0[12]_i_4_n_0\,
      I2 => \receive_data_a0[12]_i_5_n_0\,
      I3 => receive_data_a01(4),
      I4 => receive_data_a01(3),
      I5 => \receive_data_a0[3]_i_4_n_0\,
      O => \receive_data_a0[11]_inv_i_2_n_0\
    );
\receive_data_a0[11]_inv_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a0,
      I5 => \ch0_reg[14]_i_1_n_7\,
      O => \receive_data_a0[11]_inv_i_3_n_0\
    );
\receive_data_a0[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => \state[0]__0_i_2_n_0\,
      I1 => state(2),
      I2 => state(3),
      I3 => \receive_data_a0[12]_i_2_n_0\,
      O => \receive_data_a0[12]_i_1_n_0\
    );
\receive_data_a0[12]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => receive_data_a01(8),
      I1 => receive_data_a01(21),
      I2 => receive_data_a01(20),
      I3 => receive_data_a01(23),
      O => \receive_data_a0[12]_i_11_n_0\
    );
\receive_data_a0[12]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => receive_data_a01(6),
      I1 => receive_data_a01(25),
      I2 => receive_data_a01(9),
      I3 => receive_data_a01(13),
      O => \receive_data_a0[12]_i_12_n_0\
    );
\receive_data_a0[12]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => receive_data_a01(10),
      I1 => receive_data_a01(14),
      I2 => receive_data_a01(19),
      I3 => receive_data_a01(24),
      O => \receive_data_a0[12]_i_13_n_0\
    );
\receive_data_a0[12]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => receive_data_a01(26),
      I1 => receive_data_a01(30),
      I2 => receive_data_a01(5),
      I3 => receive_data_a01(31),
      O => \receive_data_a0[12]_i_14_n_0\
    );
\receive_data_a0[12]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => receive_data_a01(17),
      I1 => receive_data_a01(28),
      I2 => receive_data_a01(12),
      I3 => receive_data_a01(27),
      O => \receive_data_a0[12]_i_15_n_0\
    );
\receive_data_a0[12]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => receive_data_a01(15),
      I1 => receive_data_a01(22),
      I2 => receive_data_a01(16),
      I3 => receive_data_a01(18),
      O => \receive_data_a0[12]_i_16_n_0\
    );
\receive_data_a0[12]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i(3),
      O => \receive_data_a0[12]_i_17_n_0\
    );
\receive_data_a0[12]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i(2),
      O => \receive_data_a0[12]_i_18_n_0\
    );
\receive_data_a0[12]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i(4),
      O => \receive_data_a0[12]_i_19_n_0\
    );
\receive_data_a0[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAAAAAAA"
    )
        port map (
      I0 => \state[31]__0_i_1_n_0\,
      I1 => \receive_data_a0[12]_i_4_n_0\,
      I2 => \receive_data_a0[12]_i_5_n_0\,
      I3 => receive_data_a01(4),
      I4 => receive_data_a01(3),
      I5 => \receive_data_a0[12]_i_7_n_0\,
      O => \receive_data_a0[12]_i_2_n_0\
    );
\receive_data_a0[12]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i(1),
      O => \receive_data_a0[12]_i_20_n_0\
    );
\receive_data_a0[12]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i(31),
      O => \receive_data_a0[12]_i_22_n_0\
    );
\receive_data_a0[12]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i(30),
      O => \receive_data_a0[12]_i_23_n_0\
    );
\receive_data_a0[12]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i(29),
      O => \receive_data_a0[12]_i_24_n_0\
    );
\receive_data_a0[12]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i(8),
      O => \receive_data_a0[12]_i_25_n_0\
    );
\receive_data_a0[12]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i(7),
      O => \receive_data_a0[12]_i_26_n_0\
    );
\receive_data_a0[12]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i(6),
      O => \receive_data_a0[12]_i_27_n_0\
    );
\receive_data_a0[12]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i(5),
      O => \receive_data_a0[12]_i_28_n_0\
    );
\receive_data_a0[12]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i(12),
      O => \receive_data_a0[12]_i_29_n_0\
    );
\receive_data_a0[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800F7FF00000"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a0,
      I5 => \ch0_reg[14]_i_1_n_6\,
      O => \receive_data_a0[12]_i_3_n_0\
    );
\receive_data_a0[12]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i(11),
      O => \receive_data_a0[12]_i_30_n_0\
    );
\receive_data_a0[12]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i(10),
      O => \receive_data_a0[12]_i_31_n_0\
    );
\receive_data_a0[12]_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i(9),
      O => \receive_data_a0[12]_i_32_n_0\
    );
\receive_data_a0[12]_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i(28),
      O => \receive_data_a0[12]_i_36_n_0\
    );
\receive_data_a0[12]_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i(27),
      O => \receive_data_a0[12]_i_37_n_0\
    );
\receive_data_a0[12]_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i(26),
      O => \receive_data_a0[12]_i_38_n_0\
    );
\receive_data_a0[12]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i(25),
      O => \receive_data_a0[12]_i_39_n_0\
    );
\receive_data_a0[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => receive_data_a01(29),
      I1 => receive_data_a01(7),
      I2 => receive_data_a01(11),
      I3 => \receive_data_a0[12]_i_11_n_0\,
      I4 => \receive_data_a0[12]_i_12_n_0\,
      O => \receive_data_a0[12]_i_4_n_0\
    );
\receive_data_a0[12]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i(24),
      O => \receive_data_a0[12]_i_40_n_0\
    );
\receive_data_a0[12]_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i(23),
      O => \receive_data_a0[12]_i_41_n_0\
    );
\receive_data_a0[12]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i(22),
      O => \receive_data_a0[12]_i_42_n_0\
    );
\receive_data_a0[12]_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i(21),
      O => \receive_data_a0[12]_i_43_n_0\
    );
\receive_data_a0[12]_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i(20),
      O => \receive_data_a0[12]_i_44_n_0\
    );
\receive_data_a0[12]_i_45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i(19),
      O => \receive_data_a0[12]_i_45_n_0\
    );
\receive_data_a0[12]_i_46\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i(18),
      O => \receive_data_a0[12]_i_46_n_0\
    );
\receive_data_a0[12]_i_47\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i(17),
      O => \receive_data_a0[12]_i_47_n_0\
    );
\receive_data_a0[12]_i_48\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i(16),
      O => \receive_data_a0[12]_i_48_n_0\
    );
\receive_data_a0[12]_i_49\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i(15),
      O => \receive_data_a0[12]_i_49_n_0\
    );
\receive_data_a0[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \receive_data_a0[12]_i_13_n_0\,
      I1 => \receive_data_a0[12]_i_14_n_0\,
      I2 => \receive_data_a0[12]_i_15_n_0\,
      I3 => \receive_data_a0[12]_i_16_n_0\,
      O => \receive_data_a0[12]_i_5_n_0\
    );
\receive_data_a0[12]_i_50\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i(14),
      O => \receive_data_a0[12]_i_50_n_0\
    );
\receive_data_a0[12]_i_51\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i(13),
      O => \receive_data_a0[12]_i_51_n_0\
    );
\receive_data_a0[12]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E000"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => receive_data_a01(2),
      I3 => i(0),
      I4 => receive_data_a01(1),
      O => \receive_data_a0[12]_i_7_n_0\
    );
\receive_data_a0[13]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => \state[0]__0_i_2_n_0\,
      I1 => state(2),
      I2 => state(3),
      I3 => \receive_data_a0[13]_inv_i_2_n_0\,
      O => \receive_data_a0[13]_inv_i_1_n_0\
    );
\receive_data_a0[13]_inv_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAAAAAAA"
    )
        port map (
      I0 => \state[31]__0_i_1_n_0\,
      I1 => \receive_data_a0[12]_i_4_n_0\,
      I2 => \receive_data_a0[12]_i_5_n_0\,
      I3 => receive_data_a01(4),
      I4 => receive_data_a01(3),
      I5 => \receive_data_a0[5]_i_4_n_0\,
      O => \receive_data_a0[13]_inv_i_2_n_0\
    );
\receive_data_a0[13]_inv_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a0,
      I5 => \ch0_reg[14]_i_1_n_5\,
      O => \receive_data_a0[13]_inv_i_3_n_0\
    );
\receive_data_a0[14]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => \state[0]__0_i_2_n_0\,
      I1 => state(2),
      I2 => state(3),
      I3 => \receive_data_a0[14]_inv_i_2_n_0\,
      O => \receive_data_a0[14]_inv_i_1_n_0\
    );
\receive_data_a0[14]_inv_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAAAAAAA"
    )
        port map (
      I0 => \state[31]__0_i_1_n_0\,
      I1 => \receive_data_a0[12]_i_4_n_0\,
      I2 => \receive_data_a0[12]_i_5_n_0\,
      I3 => receive_data_a01(4),
      I4 => receive_data_a01(3),
      I5 => \receive_data_a0[6]_i_4_n_0\,
      O => \receive_data_a0[14]_inv_i_2_n_0\
    );
\receive_data_a0[14]_inv_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a0,
      I5 => \ch0_reg[14]_i_1_n_4\,
      O => \receive_data_a0[14]_inv_i_3_n_0\
    );
\receive_data_a0[15]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => \state[0]__0_i_2_n_0\,
      I1 => state(2),
      I2 => state(3),
      I3 => \receive_data_a0[15]_inv_i_2_n_0\,
      O => \receive_data_a0[15]_inv_i_1_n_0\
    );
\receive_data_a0[15]_inv_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAAAAAAA"
    )
        port map (
      I0 => \state[31]__0_i_1_n_0\,
      I1 => \receive_data_a0[12]_i_4_n_0\,
      I2 => \receive_data_a0[12]_i_5_n_0\,
      I3 => receive_data_a01(4),
      I4 => receive_data_a01(3),
      I5 => \receive_data_a0[7]_i_4_n_0\,
      O => \receive_data_a0[15]_inv_i_2_n_0\
    );
\receive_data_a0[15]_inv_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a0,
      I5 => \ch0_reg[18]_i_1_n_7\,
      O => \receive_data_a0[15]_inv_i_3_n_0\
    );
\receive_data_a0[16]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => \state[0]__0_i_2_n_0\,
      I1 => state(2),
      I2 => state(3),
      I3 => \receive_data_a0[16]_inv_i_2_n_0\,
      O => \receive_data_a0[16]_inv_i_1_n_0\
    );
\receive_data_a0[16]_inv_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAAAA"
    )
        port map (
      I0 => \state[31]__0_i_1_n_0\,
      I1 => receive_data_a01(3),
      I2 => receive_data_a01(4),
      I3 => \receive_data_a0[12]_i_4_n_0\,
      I4 => \receive_data_a0[12]_i_5_n_0\,
      I5 => \receive_data_a0[8]_i_4_n_0\,
      O => \receive_data_a0[16]_inv_i_2_n_0\
    );
\receive_data_a0[16]_inv_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a0,
      I5 => \ch0_reg[18]_i_1_n_6\,
      O => \receive_data_a0[16]_inv_i_3_n_0\
    );
\receive_data_a0[17]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => \state[0]__0_i_2_n_0\,
      I1 => state(2),
      I2 => state(3),
      I3 => \receive_data_a0[17]_inv_i_2_n_0\,
      O => \receive_data_a0[17]_inv_i_1_n_0\
    );
\receive_data_a0[17]_inv_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAAAA"
    )
        port map (
      I0 => \state[31]__0_i_1_n_0\,
      I1 => receive_data_a01(3),
      I2 => receive_data_a01(4),
      I3 => \receive_data_a0[12]_i_4_n_0\,
      I4 => \receive_data_a0[12]_i_5_n_0\,
      I5 => \receive_data_a0[9]_i_4_n_0\,
      O => \receive_data_a0[17]_inv_i_2_n_0\
    );
\receive_data_a0[17]_inv_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a0,
      I5 => \ch0_reg[18]_i_1_n_5\,
      O => \receive_data_a0[17]_inv_i_3_n_0\
    );
\receive_data_a0[18]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => \state[0]__0_i_2_n_0\,
      I1 => state(2),
      I2 => state(3),
      I3 => \receive_data_a0[18]_inv_i_2_n_0\,
      O => \receive_data_a0[18]_inv_i_1_n_0\
    );
\receive_data_a0[18]_inv_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAAAA"
    )
        port map (
      I0 => \state[31]__0_i_1_n_0\,
      I1 => receive_data_a01(3),
      I2 => receive_data_a01(4),
      I3 => \receive_data_a0[12]_i_4_n_0\,
      I4 => \receive_data_a0[12]_i_5_n_0\,
      I5 => \receive_data_a0[10]_i_4_n_0\,
      O => \receive_data_a0[18]_inv_i_2_n_0\
    );
\receive_data_a0[18]_inv_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a0,
      I5 => \ch0_reg[18]_i_1_n_4\,
      O => \receive_data_a0[18]_inv_i_3_n_0\
    );
\receive_data_a0[19]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => \state[0]__0_i_2_n_0\,
      I1 => state(2),
      I2 => state(3),
      I3 => \receive_data_a0[19]_inv_i_2_n_0\,
      O => \receive_data_a0[19]_inv_i_1_n_0\
    );
\receive_data_a0[19]_inv_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAAAA"
    )
        port map (
      I0 => \state[31]__0_i_1_n_0\,
      I1 => receive_data_a01(3),
      I2 => receive_data_a01(4),
      I3 => \receive_data_a0[12]_i_4_n_0\,
      I4 => \receive_data_a0[12]_i_5_n_0\,
      I5 => \receive_data_a0[3]_i_4_n_0\,
      O => \receive_data_a0[19]_inv_i_2_n_0\
    );
\receive_data_a0[19]_inv_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a0,
      I5 => \ch0_reg[22]_i_1_n_7\,
      O => \receive_data_a0[19]_inv_i_3_n_0\
    );
\receive_data_a0[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => \state[0]__0_i_2_n_0\,
      I1 => state(2),
      I2 => state(3),
      I3 => \receive_data_a0[1]_i_2_n_0\,
      O => \receive_data_a0[1]_i_1_n_0\
    );
\receive_data_a0[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAAA"
    )
        port map (
      I0 => \state[31]__0_i_1_n_0\,
      I1 => receive_data_a01(3),
      I2 => \receive_data_a0[12]_i_4_n_0\,
      I3 => \receive_data_a0[12]_i_5_n_0\,
      I4 => receive_data_a01(4),
      I5 => \receive_data_a0[9]_i_4_n_0\,
      O => \receive_data_a0[1]_i_2_n_0\
    );
\receive_data_a0[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_a0(1),
      I5 => data_in_a0,
      O => \receive_data_a0[1]_i_3_n_0\
    );
\receive_data_a0[20]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => \state[0]__0_i_2_n_0\,
      I1 => state(2),
      I2 => state(3),
      I3 => \receive_data_a0[20]_inv_i_2_n_0\,
      O => \receive_data_a0[20]_inv_i_1_n_0\
    );
\receive_data_a0[20]_inv_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAAAA"
    )
        port map (
      I0 => \state[31]__0_i_1_n_0\,
      I1 => receive_data_a01(3),
      I2 => receive_data_a01(4),
      I3 => \receive_data_a0[12]_i_4_n_0\,
      I4 => \receive_data_a0[12]_i_5_n_0\,
      I5 => \receive_data_a0[12]_i_7_n_0\,
      O => \receive_data_a0[20]_inv_i_2_n_0\
    );
\receive_data_a0[20]_inv_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a0,
      I5 => \ch0_reg[22]_i_1_n_6\,
      O => \receive_data_a0[20]_inv_i_3_n_0\
    );
\receive_data_a0[21]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => \state[0]__0_i_2_n_0\,
      I1 => state(2),
      I2 => state(3),
      I3 => \receive_data_a0[21]_inv_i_2_n_0\,
      O => \receive_data_a0[21]_inv_i_1_n_0\
    );
\receive_data_a0[21]_inv_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAAAA"
    )
        port map (
      I0 => \state[31]__0_i_1_n_0\,
      I1 => receive_data_a01(3),
      I2 => receive_data_a01(4),
      I3 => \receive_data_a0[12]_i_4_n_0\,
      I4 => \receive_data_a0[12]_i_5_n_0\,
      I5 => \receive_data_a0[5]_i_4_n_0\,
      O => \receive_data_a0[21]_inv_i_2_n_0\
    );
\receive_data_a0[21]_inv_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a0,
      I5 => \ch0_reg[22]_i_1_n_5\,
      O => \receive_data_a0[21]_inv_i_3_n_0\
    );
\receive_data_a0[22]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => \state[0]__0_i_2_n_0\,
      I1 => state(2),
      I2 => state(3),
      I3 => \receive_data_a0[22]_inv_i_2_n_0\,
      O => \receive_data_a0[22]_inv_i_1_n_0\
    );
\receive_data_a0[22]_inv_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAAAA"
    )
        port map (
      I0 => \state[31]__0_i_1_n_0\,
      I1 => receive_data_a01(3),
      I2 => receive_data_a01(4),
      I3 => \receive_data_a0[12]_i_4_n_0\,
      I4 => \receive_data_a0[12]_i_5_n_0\,
      I5 => \receive_data_a0[6]_i_4_n_0\,
      O => \receive_data_a0[22]_inv_i_2_n_0\
    );
\receive_data_a0[22]_inv_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a0,
      I5 => \ch0_reg[22]_i_1_n_4\,
      O => \receive_data_a0[22]_inv_i_3_n_0\
    );
\receive_data_a0[23]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => \state[0]__0_i_2_n_0\,
      I1 => state(2),
      I2 => state(3),
      I3 => \receive_data_a0[23]_inv_i_2_n_0\,
      O => \receive_data_a0[23]_inv_i_1_n_0\
    );
\receive_data_a0[23]_inv_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAAAA"
    )
        port map (
      I0 => \state[31]__0_i_1_n_0\,
      I1 => receive_data_a01(3),
      I2 => receive_data_a01(4),
      I3 => \receive_data_a0[12]_i_4_n_0\,
      I4 => \receive_data_a0[12]_i_5_n_0\,
      I5 => \receive_data_a0[7]_i_4_n_0\,
      O => \receive_data_a0[23]_inv_i_2_n_0\
    );
\receive_data_a0[23]_inv_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a0,
      I5 => \ch0_reg[26]_i_1_n_7\,
      O => \receive_data_a0[23]_inv_i_3_n_0\
    );
\receive_data_a0[24]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => \state[0]__0_i_2_n_0\,
      I1 => state(2),
      I2 => state(3),
      I3 => \receive_data_a0[24]_inv_i_2_n_0\,
      O => \receive_data_a0[24]_inv_i_1_n_0\
    );
\receive_data_a0[24]_inv_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAEAAA"
    )
        port map (
      I0 => \state[31]__0_i_1_n_0\,
      I1 => \receive_data_a0[8]_i_4_n_0\,
      I2 => receive_data_a01(3),
      I3 => receive_data_a01(4),
      I4 => \receive_data_a0[12]_i_4_n_0\,
      I5 => \receive_data_a0[12]_i_5_n_0\,
      O => \receive_data_a0[24]_inv_i_2_n_0\
    );
\receive_data_a0[24]_inv_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a0,
      I5 => \ch0_reg[26]_i_1_n_6\,
      O => \receive_data_a0[24]_inv_i_3_n_0\
    );
\receive_data_a0[25]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => \state[0]__0_i_2_n_0\,
      I1 => state(2),
      I2 => state(3),
      I3 => \receive_data_a0[25]_inv_i_2_n_0\,
      O => \receive_data_a0[25]_inv_i_1_n_0\
    );
\receive_data_a0[25]_inv_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAEAAA"
    )
        port map (
      I0 => \state[31]__0_i_1_n_0\,
      I1 => \receive_data_a0[9]_i_4_n_0\,
      I2 => receive_data_a01(3),
      I3 => receive_data_a01(4),
      I4 => \receive_data_a0[12]_i_4_n_0\,
      I5 => \receive_data_a0[12]_i_5_n_0\,
      O => \receive_data_a0[25]_inv_i_2_n_0\
    );
\receive_data_a0[25]_inv_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a0,
      I5 => \ch0_reg[26]_i_1_n_5\,
      O => \receive_data_a0[25]_inv_i_3_n_0\
    );
\receive_data_a0[26]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => \state[0]__0_i_2_n_0\,
      I1 => state(2),
      I2 => state(3),
      I3 => \receive_data_a0[26]_inv_i_2_n_0\,
      O => \receive_data_a0[26]_inv_i_1_n_0\
    );
\receive_data_a0[26]_inv_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAEAAA"
    )
        port map (
      I0 => \state[31]__0_i_1_n_0\,
      I1 => \receive_data_a0[10]_i_4_n_0\,
      I2 => receive_data_a01(3),
      I3 => receive_data_a01(4),
      I4 => \receive_data_a0[12]_i_4_n_0\,
      I5 => \receive_data_a0[12]_i_5_n_0\,
      O => \receive_data_a0[26]_inv_i_2_n_0\
    );
\receive_data_a0[26]_inv_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a0,
      I5 => \ch0_reg[26]_i_1_n_4\,
      O => \receive_data_a0[26]_inv_i_3_n_0\
    );
\receive_data_a0[27]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => \state[0]__0_i_2_n_0\,
      I1 => state(2),
      I2 => state(3),
      I3 => \receive_data_a0[27]_inv_i_2_n_0\,
      O => \receive_data_a0[27]_inv_i_1_n_0\
    );
\receive_data_a0[27]_inv_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAEAAA"
    )
        port map (
      I0 => \state[31]__0_i_1_n_0\,
      I1 => \receive_data_a0[3]_i_4_n_0\,
      I2 => receive_data_a01(3),
      I3 => receive_data_a01(4),
      I4 => \receive_data_a0[12]_i_4_n_0\,
      I5 => \receive_data_a0[12]_i_5_n_0\,
      O => \receive_data_a0[27]_inv_i_2_n_0\
    );
\receive_data_a0[27]_inv_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a0,
      I5 => \ch0_reg[30]_i_1_n_7\,
      O => \receive_data_a0[27]_inv_i_3_n_0\
    );
\receive_data_a0[28]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => \state[0]__0_i_2_n_0\,
      I1 => state(2),
      I2 => state(3),
      I3 => \receive_data_a0[28]_inv_i_2_n_0\,
      O => \receive_data_a0[28]_inv_i_1_n_0\
    );
\receive_data_a0[28]_inv_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAEAAA"
    )
        port map (
      I0 => \state[31]__0_i_1_n_0\,
      I1 => \receive_data_a0[12]_i_7_n_0\,
      I2 => receive_data_a01(3),
      I3 => receive_data_a01(4),
      I4 => \receive_data_a0[12]_i_4_n_0\,
      I5 => \receive_data_a0[12]_i_5_n_0\,
      O => \receive_data_a0[28]_inv_i_2_n_0\
    );
\receive_data_a0[28]_inv_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a0,
      I5 => \ch0_reg[30]_i_1_n_6\,
      O => \receive_data_a0[28]_inv_i_3_n_0\
    );
\receive_data_a0[29]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => \state[0]__0_i_2_n_0\,
      I1 => state(2),
      I2 => state(3),
      I3 => \receive_data_a0[29]_inv_i_2_n_0\,
      O => \receive_data_a0[29]_inv_i_1_n_0\
    );
\receive_data_a0[29]_inv_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAEAAA"
    )
        port map (
      I0 => \state[31]__0_i_1_n_0\,
      I1 => \receive_data_a0[5]_i_4_n_0\,
      I2 => receive_data_a01(3),
      I3 => receive_data_a01(4),
      I4 => \receive_data_a0[12]_i_4_n_0\,
      I5 => \receive_data_a0[12]_i_5_n_0\,
      O => \receive_data_a0[29]_inv_i_2_n_0\
    );
\receive_data_a0[29]_inv_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a0,
      I5 => \ch0_reg[30]_i_1_n_5\,
      O => \receive_data_a0[29]_inv_i_3_n_0\
    );
\receive_data_a0[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => \state[0]__0_i_2_n_0\,
      I1 => state(2),
      I2 => state(3),
      I3 => \receive_data_a0[2]_i_2_n_0\,
      O => \receive_data_a0[2]_i_1_n_0\
    );
\receive_data_a0[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAAA"
    )
        port map (
      I0 => \state[31]__0_i_1_n_0\,
      I1 => receive_data_a01(3),
      I2 => \receive_data_a0[12]_i_4_n_0\,
      I3 => \receive_data_a0[12]_i_5_n_0\,
      I4 => receive_data_a01(4),
      I5 => \receive_data_a0[10]_i_4_n_0\,
      O => \receive_data_a0[2]_i_2_n_0\
    );
\receive_data_a0[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_a0(2),
      I5 => data_in_a0,
      O => \receive_data_a0[2]_i_3_n_0\
    );
\receive_data_a0[30]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => \state[0]__0_i_2_n_0\,
      I1 => state(2),
      I2 => state(3),
      I3 => \receive_data_a0[30]_inv_i_2_n_0\,
      O => \receive_data_a0[30]_inv_i_1_n_0\
    );
\receive_data_a0[30]_inv_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAEAAA"
    )
        port map (
      I0 => \state[31]__0_i_1_n_0\,
      I1 => \receive_data_a0[6]_i_4_n_0\,
      I2 => receive_data_a01(3),
      I3 => receive_data_a01(4),
      I4 => \receive_data_a0[12]_i_4_n_0\,
      I5 => \receive_data_a0[12]_i_5_n_0\,
      O => \receive_data_a0[30]_inv_i_2_n_0\
    );
\receive_data_a0[30]_inv_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a0,
      I5 => \ch0_reg[30]_i_1_n_4\,
      O => \receive_data_a0[30]_inv_i_3_n_0\
    );
\receive_data_a0[31]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => \state[0]__0_i_2_n_0\,
      I1 => state(2),
      I2 => state(3),
      I3 => \receive_data_a0[31]_inv_i_2_n_0\,
      O => \receive_data_a0[31]_inv_i_1_n_0\
    );
\receive_data_a0[31]_inv_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAEAAA"
    )
        port map (
      I0 => \state[31]__0_i_1_n_0\,
      I1 => \receive_data_a0[7]_i_4_n_0\,
      I2 => receive_data_a01(3),
      I3 => receive_data_a01(4),
      I4 => \receive_data_a0[12]_i_4_n_0\,
      I5 => \receive_data_a0[12]_i_5_n_0\,
      O => \receive_data_a0[31]_inv_i_2_n_0\
    );
\receive_data_a0[31]_inv_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a0,
      I5 => \ch0_reg[31]_i_2_n_7\,
      O => \receive_data_a0[31]_inv_i_3_n_0\
    );
\receive_data_a0[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => \state[0]__0_i_2_n_0\,
      I1 => state(2),
      I2 => state(3),
      I3 => \receive_data_a0[3]_i_2_n_0\,
      O => \receive_data_a0[3]_i_1_n_0\
    );
\receive_data_a0[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAAA"
    )
        port map (
      I0 => \state[31]__0_i_1_n_0\,
      I1 => receive_data_a01(3),
      I2 => \receive_data_a0[12]_i_4_n_0\,
      I3 => \receive_data_a0[12]_i_5_n_0\,
      I4 => receive_data_a01(4),
      I5 => \receive_data_a0[3]_i_4_n_0\,
      O => \receive_data_a0[3]_i_2_n_0\
    );
\receive_data_a0[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_a0(3),
      I5 => data_in_a0,
      O => \receive_data_a0[3]_i_3_n_0\
    );
\receive_data_a0[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004440"
    )
        port map (
      I0 => i(0),
      I1 => receive_data_a01(1),
      I2 => state(3),
      I3 => state(2),
      I4 => receive_data_a01(2),
      O => \receive_data_a0[3]_i_4_n_0\
    );
\receive_data_a0[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => \state[0]__0_i_2_n_0\,
      I1 => state(2),
      I2 => state(3),
      I3 => \receive_data_a0[4]_i_2_n_0\,
      O => \receive_data_a0[4]_i_1_n_0\
    );
\receive_data_a0[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAAA"
    )
        port map (
      I0 => \state[31]__0_i_1_n_0\,
      I1 => receive_data_a01(3),
      I2 => \receive_data_a0[12]_i_4_n_0\,
      I3 => \receive_data_a0[12]_i_5_n_0\,
      I4 => receive_data_a01(4),
      I5 => \receive_data_a0[12]_i_7_n_0\,
      O => \receive_data_a0[4]_i_2_n_0\
    );
\receive_data_a0[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_a0(4),
      I5 => data_in_a0,
      O => \receive_data_a0[4]_i_3_n_0\
    );
\receive_data_a0[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => \state[0]__0_i_2_n_0\,
      I1 => state(2),
      I2 => state(3),
      I3 => \receive_data_a0[5]_i_2_n_0\,
      O => \receive_data_a0[5]_i_1_n_0\
    );
\receive_data_a0[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAAA"
    )
        port map (
      I0 => \state[31]__0_i_1_n_0\,
      I1 => receive_data_a01(3),
      I2 => \receive_data_a0[12]_i_4_n_0\,
      I3 => \receive_data_a0[12]_i_5_n_0\,
      I4 => receive_data_a01(4),
      I5 => \receive_data_a0[5]_i_4_n_0\,
      O => \receive_data_a0[5]_i_2_n_0\
    );
\receive_data_a0[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_a0(5),
      I5 => data_in_a0,
      O => \receive_data_a0[5]_i_3_n_0\
    );
\receive_data_a0[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E0"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => receive_data_a01(2),
      I3 => receive_data_a01(1),
      I4 => i(0),
      O => \receive_data_a0[5]_i_4_n_0\
    );
\receive_data_a0[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => \state[0]__0_i_2_n_0\,
      I1 => state(2),
      I2 => state(3),
      I3 => \receive_data_a0[6]_i_2_n_0\,
      O => \receive_data_a0[6]_i_1_n_0\
    );
\receive_data_a0[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAAA"
    )
        port map (
      I0 => \state[31]__0_i_1_n_0\,
      I1 => receive_data_a01(3),
      I2 => \receive_data_a0[12]_i_4_n_0\,
      I3 => \receive_data_a0[12]_i_5_n_0\,
      I4 => receive_data_a01(4),
      I5 => \receive_data_a0[6]_i_4_n_0\,
      O => \receive_data_a0[6]_i_2_n_0\
    );
\receive_data_a0[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_a0(6),
      I5 => data_in_a0,
      O => \receive_data_a0[6]_i_3_n_0\
    );
\receive_data_a0[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000000"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => receive_data_a01(2),
      I3 => receive_data_a01(1),
      I4 => i(0),
      O => \receive_data_a0[6]_i_4_n_0\
    );
\receive_data_a0[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => \state[0]__0_i_2_n_0\,
      I1 => state(2),
      I2 => state(3),
      I3 => \receive_data_a0[7]_i_2_n_0\,
      O => \receive_data_a0[7]_i_1_n_0\
    );
\receive_data_a0[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAAA"
    )
        port map (
      I0 => \state[31]__0_i_1_n_0\,
      I1 => receive_data_a01(3),
      I2 => \receive_data_a0[12]_i_4_n_0\,
      I3 => \receive_data_a0[12]_i_5_n_0\,
      I4 => receive_data_a01(4),
      I5 => \receive_data_a0[7]_i_4_n_0\,
      O => \receive_data_a0[7]_i_2_n_0\
    );
\receive_data_a0[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_a0(7),
      I5 => data_in_a0,
      O => \receive_data_a0[7]_i_3_n_0\
    );
\receive_data_a0[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400000"
    )
        port map (
      I0 => i(0),
      I1 => receive_data_a01(1),
      I2 => state(3),
      I3 => state(2),
      I4 => receive_data_a01(2),
      O => \receive_data_a0[7]_i_4_n_0\
    );
\receive_data_a0[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => \state[0]__0_i_2_n_0\,
      I1 => state(2),
      I2 => state(3),
      I3 => \receive_data_a0[8]_i_2_n_0\,
      O => \receive_data_a0[8]_i_1_n_0\
    );
\receive_data_a0[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAAAAAAA"
    )
        port map (
      I0 => \state[31]__0_i_1_n_0\,
      I1 => \receive_data_a0[12]_i_4_n_0\,
      I2 => \receive_data_a0[12]_i_5_n_0\,
      I3 => receive_data_a01(4),
      I4 => receive_data_a01(3),
      I5 => \receive_data_a0[8]_i_4_n_0\,
      O => \receive_data_a0[8]_i_2_n_0\
    );
\receive_data_a0[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_a0(8),
      I5 => data_in_a0,
      O => \receive_data_a0[8]_i_3_n_0\
    );
\receive_data_a0[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002220"
    )
        port map (
      I0 => i(0),
      I1 => receive_data_a01(1),
      I2 => state(3),
      I3 => state(2),
      I4 => receive_data_a01(2),
      O => \receive_data_a0[8]_i_4_n_0\
    );
\receive_data_a0[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => \state[0]__0_i_2_n_0\,
      I1 => state(2),
      I2 => state(3),
      I3 => \receive_data_a0[9]_i_2_n_0\,
      O => \receive_data_a0[9]_i_1_n_0\
    );
\receive_data_a0[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAAAAAAA"
    )
        port map (
      I0 => \state[31]__0_i_1_n_0\,
      I1 => \receive_data_a0[12]_i_4_n_0\,
      I2 => \receive_data_a0[12]_i_5_n_0\,
      I3 => receive_data_a01(4),
      I4 => receive_data_a01(3),
      I5 => \receive_data_a0[9]_i_4_n_0\,
      O => \receive_data_a0[9]_i_2_n_0\
    );
\receive_data_a0[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_a0(9),
      I5 => data_in_a0,
      O => \receive_data_a0[9]_i_3_n_0\
    );
\receive_data_a0[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001110"
    )
        port map (
      I0 => receive_data_a01(1),
      I1 => i(0),
      I2 => state(3),
      I3 => state(2),
      I4 => receive_data_a01(2),
      O => \receive_data_a0[9]_i_4_n_0\
    );
\receive_data_a0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[10]_i_2_n_0\,
      D => \receive_data_a0[10]_i_3_n_0\,
      Q => receive_data_a0(10),
      R => \receive_data_a0[10]_i_1_n_0\
    );
\receive_data_a0_reg[11]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[11]_inv_i_2_n_0\,
      D => \receive_data_a0[11]_inv_i_3_n_0\,
      Q => \receive_data_a0_reg[11]_inv_n_0\,
      S => \receive_data_a0[11]_inv_i_1_n_0\
    );
\receive_data_a0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[12]_i_2_n_0\,
      D => \receive_data_a0[12]_i_3_n_0\,
      Q => receive_data_a0(12),
      R => \receive_data_a0[12]_i_1_n_0\
    );
\receive_data_a0_reg[12]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \receive_data_a0_reg[12]_i_9_n_0\,
      CO(3) => \receive_data_a0_reg[12]_i_10_n_0\,
      CO(2) => \receive_data_a0_reg[12]_i_10_n_1\,
      CO(1) => \receive_data_a0_reg[12]_i_10_n_2\,
      CO(0) => \receive_data_a0_reg[12]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => receive_data_a01(12 downto 9),
      S(3) => \receive_data_a0[12]_i_29_n_0\,
      S(2) => \receive_data_a0[12]_i_30_n_0\,
      S(1) => \receive_data_a0[12]_i_31_n_0\,
      S(0) => \receive_data_a0[12]_i_32_n_0\
    );
\receive_data_a0_reg[12]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \receive_data_a0_reg[12]_i_33_n_0\,
      CO(3) => \receive_data_a0_reg[12]_i_21_n_0\,
      CO(2) => \receive_data_a0_reg[12]_i_21_n_1\,
      CO(1) => \receive_data_a0_reg[12]_i_21_n_2\,
      CO(0) => \receive_data_a0_reg[12]_i_21_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => receive_data_a01(28 downto 25),
      S(3) => \receive_data_a0[12]_i_36_n_0\,
      S(2) => \receive_data_a0[12]_i_37_n_0\,
      S(1) => \receive_data_a0[12]_i_38_n_0\,
      S(0) => \receive_data_a0[12]_i_39_n_0\
    );
\receive_data_a0_reg[12]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \receive_data_a0_reg[12]_i_34_n_0\,
      CO(3) => \receive_data_a0_reg[12]_i_33_n_0\,
      CO(2) => \receive_data_a0_reg[12]_i_33_n_1\,
      CO(1) => \receive_data_a0_reg[12]_i_33_n_2\,
      CO(0) => \receive_data_a0_reg[12]_i_33_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => receive_data_a01(24 downto 21),
      S(3) => \receive_data_a0[12]_i_40_n_0\,
      S(2) => \receive_data_a0[12]_i_41_n_0\,
      S(1) => \receive_data_a0[12]_i_42_n_0\,
      S(0) => \receive_data_a0[12]_i_43_n_0\
    );
\receive_data_a0_reg[12]_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => \receive_data_a0_reg[12]_i_35_n_0\,
      CO(3) => \receive_data_a0_reg[12]_i_34_n_0\,
      CO(2) => \receive_data_a0_reg[12]_i_34_n_1\,
      CO(1) => \receive_data_a0_reg[12]_i_34_n_2\,
      CO(0) => \receive_data_a0_reg[12]_i_34_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => receive_data_a01(20 downto 17),
      S(3) => \receive_data_a0[12]_i_44_n_0\,
      S(2) => \receive_data_a0[12]_i_45_n_0\,
      S(1) => \receive_data_a0[12]_i_46_n_0\,
      S(0) => \receive_data_a0[12]_i_47_n_0\
    );
\receive_data_a0_reg[12]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => \receive_data_a0_reg[12]_i_10_n_0\,
      CO(3) => \receive_data_a0_reg[12]_i_35_n_0\,
      CO(2) => \receive_data_a0_reg[12]_i_35_n_1\,
      CO(1) => \receive_data_a0_reg[12]_i_35_n_2\,
      CO(0) => \receive_data_a0_reg[12]_i_35_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => receive_data_a01(16 downto 13),
      S(3) => \receive_data_a0[12]_i_48_n_0\,
      S(2) => \receive_data_a0[12]_i_49_n_0\,
      S(1) => \receive_data_a0[12]_i_50_n_0\,
      S(0) => \receive_data_a0[12]_i_51_n_0\
    );
\receive_data_a0_reg[12]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \receive_data_a0_reg[12]_i_6_n_0\,
      CO(2) => \receive_data_a0_reg[12]_i_6_n_1\,
      CO(1) => \receive_data_a0_reg[12]_i_6_n_2\,
      CO(0) => \receive_data_a0_reg[12]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \receive_data_a0[12]_i_17_n_0\,
      DI(1) => \receive_data_a0[12]_i_18_n_0\,
      DI(0) => '0',
      O(3 downto 0) => receive_data_a01(4 downto 1),
      S(3) => \receive_data_a0[12]_i_19_n_0\,
      S(2 downto 1) => i(3 downto 2),
      S(0) => \receive_data_a0[12]_i_20_n_0\
    );
\receive_data_a0_reg[12]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \receive_data_a0_reg[12]_i_21_n_0\,
      CO(3 downto 2) => \NLW_receive_data_a0_reg[12]_i_8_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \receive_data_a0_reg[12]_i_8_n_2\,
      CO(0) => \receive_data_a0_reg[12]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_receive_data_a0_reg[12]_i_8_O_UNCONNECTED\(3),
      O(2 downto 0) => receive_data_a01(31 downto 29),
      S(3) => '0',
      S(2) => \receive_data_a0[12]_i_22_n_0\,
      S(1) => \receive_data_a0[12]_i_23_n_0\,
      S(0) => \receive_data_a0[12]_i_24_n_0\
    );
\receive_data_a0_reg[12]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \receive_data_a0_reg[12]_i_6_n_0\,
      CO(3) => \receive_data_a0_reg[12]_i_9_n_0\,
      CO(2) => \receive_data_a0_reg[12]_i_9_n_1\,
      CO(1) => \receive_data_a0_reg[12]_i_9_n_2\,
      CO(0) => \receive_data_a0_reg[12]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => receive_data_a01(8 downto 5),
      S(3) => \receive_data_a0[12]_i_25_n_0\,
      S(2) => \receive_data_a0[12]_i_26_n_0\,
      S(1) => \receive_data_a0[12]_i_27_n_0\,
      S(0) => \receive_data_a0[12]_i_28_n_0\
    );
\receive_data_a0_reg[13]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[13]_inv_i_2_n_0\,
      D => \receive_data_a0[13]_inv_i_3_n_0\,
      Q => \receive_data_a0_reg[13]_inv_n_0\,
      S => \receive_data_a0[13]_inv_i_1_n_0\
    );
\receive_data_a0_reg[14]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[14]_inv_i_2_n_0\,
      D => \receive_data_a0[14]_inv_i_3_n_0\,
      Q => \receive_data_a0_reg[14]_inv_n_0\,
      S => \receive_data_a0[14]_inv_i_1_n_0\
    );
\receive_data_a0_reg[15]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[15]_inv_i_2_n_0\,
      D => \receive_data_a0[15]_inv_i_3_n_0\,
      Q => \receive_data_a0_reg[15]_inv_n_0\,
      S => \receive_data_a0[15]_inv_i_1_n_0\
    );
\receive_data_a0_reg[16]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[16]_inv_i_2_n_0\,
      D => \receive_data_a0[16]_inv_i_3_n_0\,
      Q => \receive_data_a0_reg[16]_inv_n_0\,
      S => \receive_data_a0[16]_inv_i_1_n_0\
    );
\receive_data_a0_reg[17]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[17]_inv_i_2_n_0\,
      D => \receive_data_a0[17]_inv_i_3_n_0\,
      Q => \receive_data_a0_reg[17]_inv_n_0\,
      S => \receive_data_a0[17]_inv_i_1_n_0\
    );
\receive_data_a0_reg[18]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[18]_inv_i_2_n_0\,
      D => \receive_data_a0[18]_inv_i_3_n_0\,
      Q => \receive_data_a0_reg[18]_inv_n_0\,
      S => \receive_data_a0[18]_inv_i_1_n_0\
    );
\receive_data_a0_reg[19]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[19]_inv_i_2_n_0\,
      D => \receive_data_a0[19]_inv_i_3_n_0\,
      Q => \receive_data_a0_reg[19]_inv_n_0\,
      S => \receive_data_a0[19]_inv_i_1_n_0\
    );
\receive_data_a0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[1]_i_2_n_0\,
      D => \receive_data_a0[1]_i_3_n_0\,
      Q => receive_data_a0(1),
      R => \receive_data_a0[1]_i_1_n_0\
    );
\receive_data_a0_reg[20]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[20]_inv_i_2_n_0\,
      D => \receive_data_a0[20]_inv_i_3_n_0\,
      Q => \receive_data_a0_reg[20]_inv_n_0\,
      S => \receive_data_a0[20]_inv_i_1_n_0\
    );
\receive_data_a0_reg[21]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[21]_inv_i_2_n_0\,
      D => \receive_data_a0[21]_inv_i_3_n_0\,
      Q => \receive_data_a0_reg[21]_inv_n_0\,
      S => \receive_data_a0[21]_inv_i_1_n_0\
    );
\receive_data_a0_reg[22]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[22]_inv_i_2_n_0\,
      D => \receive_data_a0[22]_inv_i_3_n_0\,
      Q => \receive_data_a0_reg[22]_inv_n_0\,
      S => \receive_data_a0[22]_inv_i_1_n_0\
    );
\receive_data_a0_reg[23]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[23]_inv_i_2_n_0\,
      D => \receive_data_a0[23]_inv_i_3_n_0\,
      Q => \receive_data_a0_reg[23]_inv_n_0\,
      S => \receive_data_a0[23]_inv_i_1_n_0\
    );
\receive_data_a0_reg[24]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[24]_inv_i_2_n_0\,
      D => \receive_data_a0[24]_inv_i_3_n_0\,
      Q => \receive_data_a0_reg[24]_inv_n_0\,
      S => \receive_data_a0[24]_inv_i_1_n_0\
    );
\receive_data_a0_reg[25]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[25]_inv_i_2_n_0\,
      D => \receive_data_a0[25]_inv_i_3_n_0\,
      Q => \receive_data_a0_reg[25]_inv_n_0\,
      S => \receive_data_a0[25]_inv_i_1_n_0\
    );
\receive_data_a0_reg[26]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[26]_inv_i_2_n_0\,
      D => \receive_data_a0[26]_inv_i_3_n_0\,
      Q => \receive_data_a0_reg[26]_inv_n_0\,
      S => \receive_data_a0[26]_inv_i_1_n_0\
    );
\receive_data_a0_reg[27]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[27]_inv_i_2_n_0\,
      D => \receive_data_a0[27]_inv_i_3_n_0\,
      Q => \receive_data_a0_reg[27]_inv_n_0\,
      S => \receive_data_a0[27]_inv_i_1_n_0\
    );
\receive_data_a0_reg[28]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[28]_inv_i_2_n_0\,
      D => \receive_data_a0[28]_inv_i_3_n_0\,
      Q => \receive_data_a0_reg[28]_inv_n_0\,
      S => \receive_data_a0[28]_inv_i_1_n_0\
    );
\receive_data_a0_reg[29]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[29]_inv_i_2_n_0\,
      D => \receive_data_a0[29]_inv_i_3_n_0\,
      Q => \receive_data_a0_reg[29]_inv_n_0\,
      S => \receive_data_a0[29]_inv_i_1_n_0\
    );
\receive_data_a0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[2]_i_2_n_0\,
      D => \receive_data_a0[2]_i_3_n_0\,
      Q => receive_data_a0(2),
      R => \receive_data_a0[2]_i_1_n_0\
    );
\receive_data_a0_reg[30]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[30]_inv_i_2_n_0\,
      D => \receive_data_a0[30]_inv_i_3_n_0\,
      Q => \receive_data_a0_reg[30]_inv_n_0\,
      S => \receive_data_a0[30]_inv_i_1_n_0\
    );
\receive_data_a0_reg[31]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[31]_inv_i_2_n_0\,
      D => \receive_data_a0[31]_inv_i_3_n_0\,
      Q => \receive_data_a0_reg[31]_inv_n_0\,
      S => \receive_data_a0[31]_inv_i_1_n_0\
    );
\receive_data_a0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[3]_i_2_n_0\,
      D => \receive_data_a0[3]_i_3_n_0\,
      Q => receive_data_a0(3),
      R => \receive_data_a0[3]_i_1_n_0\
    );
\receive_data_a0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[4]_i_2_n_0\,
      D => \receive_data_a0[4]_i_3_n_0\,
      Q => receive_data_a0(4),
      R => \receive_data_a0[4]_i_1_n_0\
    );
\receive_data_a0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[5]_i_2_n_0\,
      D => \receive_data_a0[5]_i_3_n_0\,
      Q => receive_data_a0(5),
      R => \receive_data_a0[5]_i_1_n_0\
    );
\receive_data_a0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[6]_i_2_n_0\,
      D => \receive_data_a0[6]_i_3_n_0\,
      Q => receive_data_a0(6),
      R => \receive_data_a0[6]_i_1_n_0\
    );
\receive_data_a0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[7]_i_2_n_0\,
      D => \receive_data_a0[7]_i_3_n_0\,
      Q => receive_data_a0(7),
      R => \receive_data_a0[7]_i_1_n_0\
    );
\receive_data_a0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[8]_i_2_n_0\,
      D => \receive_data_a0[8]_i_3_n_0\,
      Q => receive_data_a0(8),
      R => \receive_data_a0[8]_i_1_n_0\
    );
\receive_data_a0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[9]_i_2_n_0\,
      D => \receive_data_a0[9]_i_3_n_0\,
      Q => receive_data_a0(9),
      R => \receive_data_a0[9]_i_1_n_0\
    );
\receive_data_a1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_a1(10),
      I5 => data_in_a1,
      O => \receive_data_a1[10]_i_1_n_0\
    );
\receive_data_a1[11]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a1,
      I5 => \ch4_reg[14]_i_1_n_7\,
      O => \receive_data_a1[11]_inv_i_1_n_0\
    );
\receive_data_a1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800F7FF00000"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a1,
      I5 => \ch4_reg[14]_i_1_n_6\,
      O => \receive_data_a1[12]_i_1_n_0\
    );
\receive_data_a1[13]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a1,
      I5 => \ch4_reg[14]_i_1_n_5\,
      O => \receive_data_a1[13]_inv_i_1_n_0\
    );
\receive_data_a1[14]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a1,
      I5 => \ch4_reg[14]_i_1_n_4\,
      O => \receive_data_a1[14]_inv_i_1_n_0\
    );
\receive_data_a1[15]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a1,
      I5 => \ch4_reg[18]_i_1_n_7\,
      O => \receive_data_a1[15]_inv_i_1_n_0\
    );
\receive_data_a1[16]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a1,
      I5 => \ch4_reg[18]_i_1_n_6\,
      O => \receive_data_a1[16]_inv_i_1_n_0\
    );
\receive_data_a1[17]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a1,
      I5 => \ch4_reg[18]_i_1_n_5\,
      O => \receive_data_a1[17]_inv_i_1_n_0\
    );
\receive_data_a1[18]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a1,
      I5 => \ch4_reg[18]_i_1_n_4\,
      O => \receive_data_a1[18]_inv_i_1_n_0\
    );
\receive_data_a1[19]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a1,
      I5 => \ch4_reg[22]_i_1_n_7\,
      O => \receive_data_a1[19]_inv_i_1_n_0\
    );
\receive_data_a1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_a1(1),
      I5 => data_in_a1,
      O => \receive_data_a1[1]_i_1_n_0\
    );
\receive_data_a1[20]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a1,
      I5 => \ch4_reg[22]_i_1_n_6\,
      O => \receive_data_a1[20]_inv_i_1_n_0\
    );
\receive_data_a1[21]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a1,
      I5 => \ch4_reg[22]_i_1_n_5\,
      O => \receive_data_a1[21]_inv_i_1_n_0\
    );
\receive_data_a1[22]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a1,
      I5 => \ch4_reg[22]_i_1_n_4\,
      O => \receive_data_a1[22]_inv_i_1_n_0\
    );
\receive_data_a1[23]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a1,
      I5 => \ch4_reg[26]_i_1_n_7\,
      O => \receive_data_a1[23]_inv_i_1_n_0\
    );
\receive_data_a1[24]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a1,
      I5 => \ch4_reg[26]_i_1_n_6\,
      O => \receive_data_a1[24]_inv_i_1_n_0\
    );
\receive_data_a1[25]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a1,
      I5 => \ch4_reg[26]_i_1_n_5\,
      O => \receive_data_a1[25]_inv_i_1_n_0\
    );
\receive_data_a1[26]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a1,
      I5 => \ch4_reg[26]_i_1_n_4\,
      O => \receive_data_a1[26]_inv_i_1_n_0\
    );
\receive_data_a1[27]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a1,
      I5 => \ch4_reg[30]_i_1_n_7\,
      O => \receive_data_a1[27]_inv_i_1_n_0\
    );
\receive_data_a1[28]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a1,
      I5 => \ch4_reg[30]_i_1_n_6\,
      O => \receive_data_a1[28]_inv_i_1_n_0\
    );
\receive_data_a1[29]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a1,
      I5 => \ch4_reg[30]_i_1_n_5\,
      O => \receive_data_a1[29]_inv_i_1_n_0\
    );
\receive_data_a1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_a1(2),
      I5 => data_in_a1,
      O => \receive_data_a1[2]_i_1_n_0\
    );
\receive_data_a1[30]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a1,
      I5 => \ch4_reg[30]_i_1_n_4\,
      O => \receive_data_a1[30]_inv_i_1_n_0\
    );
\receive_data_a1[31]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a1,
      I5 => \ch4_reg[31]_i_1_n_7\,
      O => \receive_data_a1[31]_inv_i_1_n_0\
    );
\receive_data_a1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_a1(3),
      I5 => data_in_a1,
      O => \receive_data_a1[3]_i_1_n_0\
    );
\receive_data_a1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_a1(4),
      I5 => data_in_a1,
      O => \receive_data_a1[4]_i_1_n_0\
    );
\receive_data_a1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_a1(5),
      I5 => data_in_a1,
      O => \receive_data_a1[5]_i_1_n_0\
    );
\receive_data_a1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_a1(6),
      I5 => data_in_a1,
      O => \receive_data_a1[6]_i_1_n_0\
    );
\receive_data_a1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_a1(7),
      I5 => data_in_a1,
      O => \receive_data_a1[7]_i_1_n_0\
    );
\receive_data_a1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_a1(8),
      I5 => data_in_a1,
      O => \receive_data_a1[8]_i_1_n_0\
    );
\receive_data_a1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_a1(9),
      I5 => data_in_a1,
      O => \receive_data_a1[9]_i_1_n_0\
    );
\receive_data_a1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[10]_i_2_n_0\,
      D => \receive_data_a1[10]_i_1_n_0\,
      Q => receive_data_a1(10),
      R => \receive_data_a0[10]_i_1_n_0\
    );
\receive_data_a1_reg[11]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[11]_inv_i_2_n_0\,
      D => \receive_data_a1[11]_inv_i_1_n_0\,
      Q => \receive_data_a1_reg[11]_inv_n_0\,
      S => \receive_data_a0[11]_inv_i_1_n_0\
    );
\receive_data_a1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[12]_i_2_n_0\,
      D => \receive_data_a1[12]_i_1_n_0\,
      Q => receive_data_a1(12),
      R => \receive_data_a0[12]_i_1_n_0\
    );
\receive_data_a1_reg[13]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[13]_inv_i_2_n_0\,
      D => \receive_data_a1[13]_inv_i_1_n_0\,
      Q => \receive_data_a1_reg[13]_inv_n_0\,
      S => \receive_data_a0[13]_inv_i_1_n_0\
    );
\receive_data_a1_reg[14]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[14]_inv_i_2_n_0\,
      D => \receive_data_a1[14]_inv_i_1_n_0\,
      Q => \receive_data_a1_reg[14]_inv_n_0\,
      S => \receive_data_a0[14]_inv_i_1_n_0\
    );
\receive_data_a1_reg[15]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[15]_inv_i_2_n_0\,
      D => \receive_data_a1[15]_inv_i_1_n_0\,
      Q => \receive_data_a1_reg[15]_inv_n_0\,
      S => \receive_data_a0[15]_inv_i_1_n_0\
    );
\receive_data_a1_reg[16]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[16]_inv_i_2_n_0\,
      D => \receive_data_a1[16]_inv_i_1_n_0\,
      Q => \receive_data_a1_reg[16]_inv_n_0\,
      S => \receive_data_a0[16]_inv_i_1_n_0\
    );
\receive_data_a1_reg[17]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[17]_inv_i_2_n_0\,
      D => \receive_data_a1[17]_inv_i_1_n_0\,
      Q => \receive_data_a1_reg[17]_inv_n_0\,
      S => \receive_data_a0[17]_inv_i_1_n_0\
    );
\receive_data_a1_reg[18]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[18]_inv_i_2_n_0\,
      D => \receive_data_a1[18]_inv_i_1_n_0\,
      Q => \receive_data_a1_reg[18]_inv_n_0\,
      S => \receive_data_a0[18]_inv_i_1_n_0\
    );
\receive_data_a1_reg[19]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[19]_inv_i_2_n_0\,
      D => \receive_data_a1[19]_inv_i_1_n_0\,
      Q => \receive_data_a1_reg[19]_inv_n_0\,
      S => \receive_data_a0[19]_inv_i_1_n_0\
    );
\receive_data_a1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[1]_i_2_n_0\,
      D => \receive_data_a1[1]_i_1_n_0\,
      Q => receive_data_a1(1),
      R => \receive_data_a0[1]_i_1_n_0\
    );
\receive_data_a1_reg[20]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[20]_inv_i_2_n_0\,
      D => \receive_data_a1[20]_inv_i_1_n_0\,
      Q => \receive_data_a1_reg[20]_inv_n_0\,
      S => \receive_data_a0[20]_inv_i_1_n_0\
    );
\receive_data_a1_reg[21]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[21]_inv_i_2_n_0\,
      D => \receive_data_a1[21]_inv_i_1_n_0\,
      Q => \receive_data_a1_reg[21]_inv_n_0\,
      S => \receive_data_a0[21]_inv_i_1_n_0\
    );
\receive_data_a1_reg[22]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[22]_inv_i_2_n_0\,
      D => \receive_data_a1[22]_inv_i_1_n_0\,
      Q => \receive_data_a1_reg[22]_inv_n_0\,
      S => \receive_data_a0[22]_inv_i_1_n_0\
    );
\receive_data_a1_reg[23]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[23]_inv_i_2_n_0\,
      D => \receive_data_a1[23]_inv_i_1_n_0\,
      Q => \receive_data_a1_reg[23]_inv_n_0\,
      S => \receive_data_a0[23]_inv_i_1_n_0\
    );
\receive_data_a1_reg[24]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[24]_inv_i_2_n_0\,
      D => \receive_data_a1[24]_inv_i_1_n_0\,
      Q => \receive_data_a1_reg[24]_inv_n_0\,
      S => \receive_data_a0[24]_inv_i_1_n_0\
    );
\receive_data_a1_reg[25]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[25]_inv_i_2_n_0\,
      D => \receive_data_a1[25]_inv_i_1_n_0\,
      Q => \receive_data_a1_reg[25]_inv_n_0\,
      S => \receive_data_a0[25]_inv_i_1_n_0\
    );
\receive_data_a1_reg[26]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[26]_inv_i_2_n_0\,
      D => \receive_data_a1[26]_inv_i_1_n_0\,
      Q => \receive_data_a1_reg[26]_inv_n_0\,
      S => \receive_data_a0[26]_inv_i_1_n_0\
    );
\receive_data_a1_reg[27]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[27]_inv_i_2_n_0\,
      D => \receive_data_a1[27]_inv_i_1_n_0\,
      Q => \receive_data_a1_reg[27]_inv_n_0\,
      S => \receive_data_a0[27]_inv_i_1_n_0\
    );
\receive_data_a1_reg[28]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[28]_inv_i_2_n_0\,
      D => \receive_data_a1[28]_inv_i_1_n_0\,
      Q => \receive_data_a1_reg[28]_inv_n_0\,
      S => \receive_data_a0[28]_inv_i_1_n_0\
    );
\receive_data_a1_reg[29]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[29]_inv_i_2_n_0\,
      D => \receive_data_a1[29]_inv_i_1_n_0\,
      Q => \receive_data_a1_reg[29]_inv_n_0\,
      S => \receive_data_a0[29]_inv_i_1_n_0\
    );
\receive_data_a1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[2]_i_2_n_0\,
      D => \receive_data_a1[2]_i_1_n_0\,
      Q => receive_data_a1(2),
      R => \receive_data_a0[2]_i_1_n_0\
    );
\receive_data_a1_reg[30]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[30]_inv_i_2_n_0\,
      D => \receive_data_a1[30]_inv_i_1_n_0\,
      Q => \receive_data_a1_reg[30]_inv_n_0\,
      S => \receive_data_a0[30]_inv_i_1_n_0\
    );
\receive_data_a1_reg[31]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[31]_inv_i_2_n_0\,
      D => \receive_data_a1[31]_inv_i_1_n_0\,
      Q => \receive_data_a1_reg[31]_inv_n_0\,
      S => \receive_data_a0[31]_inv_i_1_n_0\
    );
\receive_data_a1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[3]_i_2_n_0\,
      D => \receive_data_a1[3]_i_1_n_0\,
      Q => receive_data_a1(3),
      R => \receive_data_a0[3]_i_1_n_0\
    );
\receive_data_a1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[4]_i_2_n_0\,
      D => \receive_data_a1[4]_i_1_n_0\,
      Q => receive_data_a1(4),
      R => \receive_data_a0[4]_i_1_n_0\
    );
\receive_data_a1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[5]_i_2_n_0\,
      D => \receive_data_a1[5]_i_1_n_0\,
      Q => receive_data_a1(5),
      R => \receive_data_a0[5]_i_1_n_0\
    );
\receive_data_a1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[6]_i_2_n_0\,
      D => \receive_data_a1[6]_i_1_n_0\,
      Q => receive_data_a1(6),
      R => \receive_data_a0[6]_i_1_n_0\
    );
\receive_data_a1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[7]_i_2_n_0\,
      D => \receive_data_a1[7]_i_1_n_0\,
      Q => receive_data_a1(7),
      R => \receive_data_a0[7]_i_1_n_0\
    );
\receive_data_a1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[8]_i_2_n_0\,
      D => \receive_data_a1[8]_i_1_n_0\,
      Q => receive_data_a1(8),
      R => \receive_data_a0[8]_i_1_n_0\
    );
\receive_data_a1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[9]_i_2_n_0\,
      D => \receive_data_a1[9]_i_1_n_0\,
      Q => receive_data_a1(9),
      R => \receive_data_a0[9]_i_1_n_0\
    );
\receive_data_a2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_a2(10),
      I5 => data_in_a2,
      O => \receive_data_a2[10]_i_1_n_0\
    );
\receive_data_a2[11]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a2,
      I5 => \ch8_reg[14]_i_1_n_7\,
      O => \receive_data_a2[11]_inv_i_1_n_0\
    );
\receive_data_a2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800F7FF00000"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a2,
      I5 => \ch8_reg[14]_i_1_n_6\,
      O => \receive_data_a2[12]_i_1_n_0\
    );
\receive_data_a2[13]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a2,
      I5 => \ch8_reg[14]_i_1_n_5\,
      O => \receive_data_a2[13]_inv_i_1_n_0\
    );
\receive_data_a2[14]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a2,
      I5 => \ch8_reg[14]_i_1_n_4\,
      O => \receive_data_a2[14]_inv_i_1_n_0\
    );
\receive_data_a2[15]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a2,
      I5 => \ch8_reg[18]_i_1_n_7\,
      O => \receive_data_a2[15]_inv_i_1_n_0\
    );
\receive_data_a2[16]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a2,
      I5 => \ch8_reg[18]_i_1_n_6\,
      O => \receive_data_a2[16]_inv_i_1_n_0\
    );
\receive_data_a2[17]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a2,
      I5 => \ch8_reg[18]_i_1_n_5\,
      O => \receive_data_a2[17]_inv_i_1_n_0\
    );
\receive_data_a2[18]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a2,
      I5 => \ch8_reg[18]_i_1_n_4\,
      O => \receive_data_a2[18]_inv_i_1_n_0\
    );
\receive_data_a2[19]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a2,
      I5 => \ch8_reg[22]_i_1_n_7\,
      O => \receive_data_a2[19]_inv_i_1_n_0\
    );
\receive_data_a2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_a2(1),
      I5 => data_in_a2,
      O => \receive_data_a2[1]_i_1_n_0\
    );
\receive_data_a2[20]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a2,
      I5 => \ch8_reg[22]_i_1_n_6\,
      O => \receive_data_a2[20]_inv_i_1_n_0\
    );
\receive_data_a2[21]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a2,
      I5 => \ch8_reg[22]_i_1_n_5\,
      O => \receive_data_a2[21]_inv_i_1_n_0\
    );
\receive_data_a2[22]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a2,
      I5 => \ch8_reg[22]_i_1_n_4\,
      O => \receive_data_a2[22]_inv_i_1_n_0\
    );
\receive_data_a2[23]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a2,
      I5 => \ch8_reg[26]_i_1_n_7\,
      O => \receive_data_a2[23]_inv_i_1_n_0\
    );
\receive_data_a2[24]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a2,
      I5 => \ch8_reg[26]_i_1_n_6\,
      O => \receive_data_a2[24]_inv_i_1_n_0\
    );
\receive_data_a2[25]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a2,
      I5 => \ch8_reg[26]_i_1_n_5\,
      O => \receive_data_a2[25]_inv_i_1_n_0\
    );
\receive_data_a2[26]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a2,
      I5 => \ch8_reg[26]_i_1_n_4\,
      O => \receive_data_a2[26]_inv_i_1_n_0\
    );
\receive_data_a2[27]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a2,
      I5 => \ch8_reg[30]_i_1_n_7\,
      O => \receive_data_a2[27]_inv_i_1_n_0\
    );
\receive_data_a2[28]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a2,
      I5 => \ch8_reg[30]_i_1_n_6\,
      O => \receive_data_a2[28]_inv_i_1_n_0\
    );
\receive_data_a2[29]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a2,
      I5 => \ch8_reg[30]_i_1_n_5\,
      O => \receive_data_a2[29]_inv_i_1_n_0\
    );
\receive_data_a2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_a2(2),
      I5 => data_in_a2,
      O => \receive_data_a2[2]_i_1_n_0\
    );
\receive_data_a2[30]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a2,
      I5 => \ch8_reg[30]_i_1_n_4\,
      O => \receive_data_a2[30]_inv_i_1_n_0\
    );
\receive_data_a2[31]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a2,
      I5 => \ch8_reg[31]_i_1_n_7\,
      O => \receive_data_a2[31]_inv_i_1_n_0\
    );
\receive_data_a2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_a2(3),
      I5 => data_in_a2,
      O => \receive_data_a2[3]_i_1_n_0\
    );
\receive_data_a2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_a2(4),
      I5 => data_in_a2,
      O => \receive_data_a2[4]_i_1_n_0\
    );
\receive_data_a2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_a2(5),
      I5 => data_in_a2,
      O => \receive_data_a2[5]_i_1_n_0\
    );
\receive_data_a2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_a2(6),
      I5 => data_in_a2,
      O => \receive_data_a2[6]_i_1_n_0\
    );
\receive_data_a2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_a2(7),
      I5 => data_in_a2,
      O => \receive_data_a2[7]_i_1_n_0\
    );
\receive_data_a2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_a2(8),
      I5 => data_in_a2,
      O => \receive_data_a2[8]_i_1_n_0\
    );
\receive_data_a2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_a2(9),
      I5 => data_in_a2,
      O => \receive_data_a2[9]_i_1_n_0\
    );
\receive_data_a2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[10]_i_2_n_0\,
      D => \receive_data_a2[10]_i_1_n_0\,
      Q => receive_data_a2(10),
      R => \receive_data_a0[10]_i_1_n_0\
    );
\receive_data_a2_reg[11]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[11]_inv_i_2_n_0\,
      D => \receive_data_a2[11]_inv_i_1_n_0\,
      Q => \receive_data_a2_reg[11]_inv_n_0\,
      S => \receive_data_a0[11]_inv_i_1_n_0\
    );
\receive_data_a2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[12]_i_2_n_0\,
      D => \receive_data_a2[12]_i_1_n_0\,
      Q => receive_data_a2(12),
      R => \receive_data_a0[12]_i_1_n_0\
    );
\receive_data_a2_reg[13]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[13]_inv_i_2_n_0\,
      D => \receive_data_a2[13]_inv_i_1_n_0\,
      Q => \receive_data_a2_reg[13]_inv_n_0\,
      S => \receive_data_a0[13]_inv_i_1_n_0\
    );
\receive_data_a2_reg[14]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[14]_inv_i_2_n_0\,
      D => \receive_data_a2[14]_inv_i_1_n_0\,
      Q => \receive_data_a2_reg[14]_inv_n_0\,
      S => \receive_data_a0[14]_inv_i_1_n_0\
    );
\receive_data_a2_reg[15]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[15]_inv_i_2_n_0\,
      D => \receive_data_a2[15]_inv_i_1_n_0\,
      Q => \receive_data_a2_reg[15]_inv_n_0\,
      S => \receive_data_a0[15]_inv_i_1_n_0\
    );
\receive_data_a2_reg[16]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[16]_inv_i_2_n_0\,
      D => \receive_data_a2[16]_inv_i_1_n_0\,
      Q => \receive_data_a2_reg[16]_inv_n_0\,
      S => \receive_data_a0[16]_inv_i_1_n_0\
    );
\receive_data_a2_reg[17]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[17]_inv_i_2_n_0\,
      D => \receive_data_a2[17]_inv_i_1_n_0\,
      Q => \receive_data_a2_reg[17]_inv_n_0\,
      S => \receive_data_a0[17]_inv_i_1_n_0\
    );
\receive_data_a2_reg[18]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[18]_inv_i_2_n_0\,
      D => \receive_data_a2[18]_inv_i_1_n_0\,
      Q => \receive_data_a2_reg[18]_inv_n_0\,
      S => \receive_data_a0[18]_inv_i_1_n_0\
    );
\receive_data_a2_reg[19]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[19]_inv_i_2_n_0\,
      D => \receive_data_a2[19]_inv_i_1_n_0\,
      Q => \receive_data_a2_reg[19]_inv_n_0\,
      S => \receive_data_a0[19]_inv_i_1_n_0\
    );
\receive_data_a2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[1]_i_2_n_0\,
      D => \receive_data_a2[1]_i_1_n_0\,
      Q => receive_data_a2(1),
      R => \receive_data_a0[1]_i_1_n_0\
    );
\receive_data_a2_reg[20]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[20]_inv_i_2_n_0\,
      D => \receive_data_a2[20]_inv_i_1_n_0\,
      Q => \receive_data_a2_reg[20]_inv_n_0\,
      S => \receive_data_a0[20]_inv_i_1_n_0\
    );
\receive_data_a2_reg[21]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[21]_inv_i_2_n_0\,
      D => \receive_data_a2[21]_inv_i_1_n_0\,
      Q => \receive_data_a2_reg[21]_inv_n_0\,
      S => \receive_data_a0[21]_inv_i_1_n_0\
    );
\receive_data_a2_reg[22]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[22]_inv_i_2_n_0\,
      D => \receive_data_a2[22]_inv_i_1_n_0\,
      Q => \receive_data_a2_reg[22]_inv_n_0\,
      S => \receive_data_a0[22]_inv_i_1_n_0\
    );
\receive_data_a2_reg[23]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[23]_inv_i_2_n_0\,
      D => \receive_data_a2[23]_inv_i_1_n_0\,
      Q => \receive_data_a2_reg[23]_inv_n_0\,
      S => \receive_data_a0[23]_inv_i_1_n_0\
    );
\receive_data_a2_reg[24]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[24]_inv_i_2_n_0\,
      D => \receive_data_a2[24]_inv_i_1_n_0\,
      Q => \receive_data_a2_reg[24]_inv_n_0\,
      S => \receive_data_a0[24]_inv_i_1_n_0\
    );
\receive_data_a2_reg[25]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[25]_inv_i_2_n_0\,
      D => \receive_data_a2[25]_inv_i_1_n_0\,
      Q => \receive_data_a2_reg[25]_inv_n_0\,
      S => \receive_data_a0[25]_inv_i_1_n_0\
    );
\receive_data_a2_reg[26]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[26]_inv_i_2_n_0\,
      D => \receive_data_a2[26]_inv_i_1_n_0\,
      Q => \receive_data_a2_reg[26]_inv_n_0\,
      S => \receive_data_a0[26]_inv_i_1_n_0\
    );
\receive_data_a2_reg[27]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[27]_inv_i_2_n_0\,
      D => \receive_data_a2[27]_inv_i_1_n_0\,
      Q => \receive_data_a2_reg[27]_inv_n_0\,
      S => \receive_data_a0[27]_inv_i_1_n_0\
    );
\receive_data_a2_reg[28]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[28]_inv_i_2_n_0\,
      D => \receive_data_a2[28]_inv_i_1_n_0\,
      Q => \receive_data_a2_reg[28]_inv_n_0\,
      S => \receive_data_a0[28]_inv_i_1_n_0\
    );
\receive_data_a2_reg[29]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[29]_inv_i_2_n_0\,
      D => \receive_data_a2[29]_inv_i_1_n_0\,
      Q => \receive_data_a2_reg[29]_inv_n_0\,
      S => \receive_data_a0[29]_inv_i_1_n_0\
    );
\receive_data_a2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[2]_i_2_n_0\,
      D => \receive_data_a2[2]_i_1_n_0\,
      Q => receive_data_a2(2),
      R => \receive_data_a0[2]_i_1_n_0\
    );
\receive_data_a2_reg[30]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[30]_inv_i_2_n_0\,
      D => \receive_data_a2[30]_inv_i_1_n_0\,
      Q => \receive_data_a2_reg[30]_inv_n_0\,
      S => \receive_data_a0[30]_inv_i_1_n_0\
    );
\receive_data_a2_reg[31]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[31]_inv_i_2_n_0\,
      D => \receive_data_a2[31]_inv_i_1_n_0\,
      Q => \receive_data_a2_reg[31]_inv_n_0\,
      S => \receive_data_a0[31]_inv_i_1_n_0\
    );
\receive_data_a2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[3]_i_2_n_0\,
      D => \receive_data_a2[3]_i_1_n_0\,
      Q => receive_data_a2(3),
      R => \receive_data_a0[3]_i_1_n_0\
    );
\receive_data_a2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[4]_i_2_n_0\,
      D => \receive_data_a2[4]_i_1_n_0\,
      Q => receive_data_a2(4),
      R => \receive_data_a0[4]_i_1_n_0\
    );
\receive_data_a2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[5]_i_2_n_0\,
      D => \receive_data_a2[5]_i_1_n_0\,
      Q => receive_data_a2(5),
      R => \receive_data_a0[5]_i_1_n_0\
    );
\receive_data_a2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[6]_i_2_n_0\,
      D => \receive_data_a2[6]_i_1_n_0\,
      Q => receive_data_a2(6),
      R => \receive_data_a0[6]_i_1_n_0\
    );
\receive_data_a2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[7]_i_2_n_0\,
      D => \receive_data_a2[7]_i_1_n_0\,
      Q => receive_data_a2(7),
      R => \receive_data_a0[7]_i_1_n_0\
    );
\receive_data_a2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[8]_i_2_n_0\,
      D => \receive_data_a2[8]_i_1_n_0\,
      Q => receive_data_a2(8),
      R => \receive_data_a0[8]_i_1_n_0\
    );
\receive_data_a2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[9]_i_2_n_0\,
      D => \receive_data_a2[9]_i_1_n_0\,
      Q => receive_data_a2(9),
      R => \receive_data_a0[9]_i_1_n_0\
    );
\receive_data_a3[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_a3(10),
      I5 => data_in_a3,
      O => \receive_data_a3[10]_i_1_n_0\
    );
\receive_data_a3[11]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a3,
      I5 => \ch12_reg[14]_i_1_n_7\,
      O => \receive_data_a3[11]_inv_i_1_n_0\
    );
\receive_data_a3[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800F7FF00000"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a3,
      I5 => \ch12_reg[14]_i_1_n_6\,
      O => \receive_data_a3[12]_i_1_n_0\
    );
\receive_data_a3[13]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a3,
      I5 => \ch12_reg[14]_i_1_n_5\,
      O => \receive_data_a3[13]_inv_i_1_n_0\
    );
\receive_data_a3[14]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a3,
      I5 => \ch12_reg[14]_i_1_n_4\,
      O => \receive_data_a3[14]_inv_i_1_n_0\
    );
\receive_data_a3[15]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a3,
      I5 => \ch12_reg[18]_i_1_n_7\,
      O => \receive_data_a3[15]_inv_i_1_n_0\
    );
\receive_data_a3[16]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a3,
      I5 => \ch12_reg[18]_i_1_n_6\,
      O => \receive_data_a3[16]_inv_i_1_n_0\
    );
\receive_data_a3[17]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a3,
      I5 => \ch12_reg[18]_i_1_n_5\,
      O => \receive_data_a3[17]_inv_i_1_n_0\
    );
\receive_data_a3[18]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a3,
      I5 => \ch12_reg[18]_i_1_n_4\,
      O => \receive_data_a3[18]_inv_i_1_n_0\
    );
\receive_data_a3[19]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a3,
      I5 => \ch12_reg[22]_i_1_n_7\,
      O => \receive_data_a3[19]_inv_i_1_n_0\
    );
\receive_data_a3[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_a3(1),
      I5 => data_in_a3,
      O => \receive_data_a3[1]_i_1_n_0\
    );
\receive_data_a3[20]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a3,
      I5 => \ch12_reg[22]_i_1_n_6\,
      O => \receive_data_a3[20]_inv_i_1_n_0\
    );
\receive_data_a3[21]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a3,
      I5 => \ch12_reg[22]_i_1_n_5\,
      O => \receive_data_a3[21]_inv_i_1_n_0\
    );
\receive_data_a3[22]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a3,
      I5 => \ch12_reg[22]_i_1_n_4\,
      O => \receive_data_a3[22]_inv_i_1_n_0\
    );
\receive_data_a3[23]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a3,
      I5 => \ch12_reg[26]_i_1_n_7\,
      O => \receive_data_a3[23]_inv_i_1_n_0\
    );
\receive_data_a3[24]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a3,
      I5 => \ch12_reg[26]_i_1_n_6\,
      O => \receive_data_a3[24]_inv_i_1_n_0\
    );
\receive_data_a3[25]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a3,
      I5 => \ch12_reg[26]_i_1_n_5\,
      O => \receive_data_a3[25]_inv_i_1_n_0\
    );
\receive_data_a3[26]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a3,
      I5 => \ch12_reg[26]_i_1_n_4\,
      O => \receive_data_a3[26]_inv_i_1_n_0\
    );
\receive_data_a3[27]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a3,
      I5 => \ch12_reg[30]_i_1_n_7\,
      O => \receive_data_a3[27]_inv_i_1_n_0\
    );
\receive_data_a3[28]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a3,
      I5 => \ch12_reg[30]_i_1_n_6\,
      O => \receive_data_a3[28]_inv_i_1_n_0\
    );
\receive_data_a3[29]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a3,
      I5 => \ch12_reg[30]_i_1_n_5\,
      O => \receive_data_a3[29]_inv_i_1_n_0\
    );
\receive_data_a3[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_a3(2),
      I5 => data_in_a3,
      O => \receive_data_a3[2]_i_1_n_0\
    );
\receive_data_a3[30]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a3,
      I5 => \ch12_reg[30]_i_1_n_4\,
      O => \receive_data_a3[30]_inv_i_1_n_0\
    );
\receive_data_a3[31]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_a3,
      I5 => \ch12_reg[31]_i_1_n_7\,
      O => \receive_data_a3[31]_inv_i_1_n_0\
    );
\receive_data_a3[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_a3(3),
      I5 => data_in_a3,
      O => \receive_data_a3[3]_i_1_n_0\
    );
\receive_data_a3[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_a3(4),
      I5 => data_in_a3,
      O => \receive_data_a3[4]_i_1_n_0\
    );
\receive_data_a3[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_a3(5),
      I5 => data_in_a3,
      O => \receive_data_a3[5]_i_1_n_0\
    );
\receive_data_a3[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_a3(6),
      I5 => data_in_a3,
      O => \receive_data_a3[6]_i_1_n_0\
    );
\receive_data_a3[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_a3(7),
      I5 => data_in_a3,
      O => \receive_data_a3[7]_i_1_n_0\
    );
\receive_data_a3[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_a3(8),
      I5 => data_in_a3,
      O => \receive_data_a3[8]_i_1_n_0\
    );
\receive_data_a3[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_a3(9),
      I5 => data_in_a3,
      O => \receive_data_a3[9]_i_1_n_0\
    );
\receive_data_a3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[10]_i_2_n_0\,
      D => \receive_data_a3[10]_i_1_n_0\,
      Q => receive_data_a3(10),
      R => \receive_data_a0[10]_i_1_n_0\
    );
\receive_data_a3_reg[11]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[11]_inv_i_2_n_0\,
      D => \receive_data_a3[11]_inv_i_1_n_0\,
      Q => \receive_data_a3_reg[11]_inv_n_0\,
      S => \receive_data_a0[11]_inv_i_1_n_0\
    );
\receive_data_a3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[12]_i_2_n_0\,
      D => \receive_data_a3[12]_i_1_n_0\,
      Q => receive_data_a3(12),
      R => \receive_data_a0[12]_i_1_n_0\
    );
\receive_data_a3_reg[13]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[13]_inv_i_2_n_0\,
      D => \receive_data_a3[13]_inv_i_1_n_0\,
      Q => \receive_data_a3_reg[13]_inv_n_0\,
      S => \receive_data_a0[13]_inv_i_1_n_0\
    );
\receive_data_a3_reg[14]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[14]_inv_i_2_n_0\,
      D => \receive_data_a3[14]_inv_i_1_n_0\,
      Q => \receive_data_a3_reg[14]_inv_n_0\,
      S => \receive_data_a0[14]_inv_i_1_n_0\
    );
\receive_data_a3_reg[15]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[15]_inv_i_2_n_0\,
      D => \receive_data_a3[15]_inv_i_1_n_0\,
      Q => \receive_data_a3_reg[15]_inv_n_0\,
      S => \receive_data_a0[15]_inv_i_1_n_0\
    );
\receive_data_a3_reg[16]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[16]_inv_i_2_n_0\,
      D => \receive_data_a3[16]_inv_i_1_n_0\,
      Q => \receive_data_a3_reg[16]_inv_n_0\,
      S => \receive_data_a0[16]_inv_i_1_n_0\
    );
\receive_data_a3_reg[17]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[17]_inv_i_2_n_0\,
      D => \receive_data_a3[17]_inv_i_1_n_0\,
      Q => \receive_data_a3_reg[17]_inv_n_0\,
      S => \receive_data_a0[17]_inv_i_1_n_0\
    );
\receive_data_a3_reg[18]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[18]_inv_i_2_n_0\,
      D => \receive_data_a3[18]_inv_i_1_n_0\,
      Q => \receive_data_a3_reg[18]_inv_n_0\,
      S => \receive_data_a0[18]_inv_i_1_n_0\
    );
\receive_data_a3_reg[19]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[19]_inv_i_2_n_0\,
      D => \receive_data_a3[19]_inv_i_1_n_0\,
      Q => \receive_data_a3_reg[19]_inv_n_0\,
      S => \receive_data_a0[19]_inv_i_1_n_0\
    );
\receive_data_a3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[1]_i_2_n_0\,
      D => \receive_data_a3[1]_i_1_n_0\,
      Q => receive_data_a3(1),
      R => \receive_data_a0[1]_i_1_n_0\
    );
\receive_data_a3_reg[20]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[20]_inv_i_2_n_0\,
      D => \receive_data_a3[20]_inv_i_1_n_0\,
      Q => \receive_data_a3_reg[20]_inv_n_0\,
      S => \receive_data_a0[20]_inv_i_1_n_0\
    );
\receive_data_a3_reg[21]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[21]_inv_i_2_n_0\,
      D => \receive_data_a3[21]_inv_i_1_n_0\,
      Q => \receive_data_a3_reg[21]_inv_n_0\,
      S => \receive_data_a0[21]_inv_i_1_n_0\
    );
\receive_data_a3_reg[22]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[22]_inv_i_2_n_0\,
      D => \receive_data_a3[22]_inv_i_1_n_0\,
      Q => \receive_data_a3_reg[22]_inv_n_0\,
      S => \receive_data_a0[22]_inv_i_1_n_0\
    );
\receive_data_a3_reg[23]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[23]_inv_i_2_n_0\,
      D => \receive_data_a3[23]_inv_i_1_n_0\,
      Q => \receive_data_a3_reg[23]_inv_n_0\,
      S => \receive_data_a0[23]_inv_i_1_n_0\
    );
\receive_data_a3_reg[24]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[24]_inv_i_2_n_0\,
      D => \receive_data_a3[24]_inv_i_1_n_0\,
      Q => \receive_data_a3_reg[24]_inv_n_0\,
      S => \receive_data_a0[24]_inv_i_1_n_0\
    );
\receive_data_a3_reg[25]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[25]_inv_i_2_n_0\,
      D => \receive_data_a3[25]_inv_i_1_n_0\,
      Q => \receive_data_a3_reg[25]_inv_n_0\,
      S => \receive_data_a0[25]_inv_i_1_n_0\
    );
\receive_data_a3_reg[26]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[26]_inv_i_2_n_0\,
      D => \receive_data_a3[26]_inv_i_1_n_0\,
      Q => \receive_data_a3_reg[26]_inv_n_0\,
      S => \receive_data_a0[26]_inv_i_1_n_0\
    );
\receive_data_a3_reg[27]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[27]_inv_i_2_n_0\,
      D => \receive_data_a3[27]_inv_i_1_n_0\,
      Q => \receive_data_a3_reg[27]_inv_n_0\,
      S => \receive_data_a0[27]_inv_i_1_n_0\
    );
\receive_data_a3_reg[28]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[28]_inv_i_2_n_0\,
      D => \receive_data_a3[28]_inv_i_1_n_0\,
      Q => \receive_data_a3_reg[28]_inv_n_0\,
      S => \receive_data_a0[28]_inv_i_1_n_0\
    );
\receive_data_a3_reg[29]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[29]_inv_i_2_n_0\,
      D => \receive_data_a3[29]_inv_i_1_n_0\,
      Q => \receive_data_a3_reg[29]_inv_n_0\,
      S => \receive_data_a0[29]_inv_i_1_n_0\
    );
\receive_data_a3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[2]_i_2_n_0\,
      D => \receive_data_a3[2]_i_1_n_0\,
      Q => receive_data_a3(2),
      R => \receive_data_a0[2]_i_1_n_0\
    );
\receive_data_a3_reg[30]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[30]_inv_i_2_n_0\,
      D => \receive_data_a3[30]_inv_i_1_n_0\,
      Q => \receive_data_a3_reg[30]_inv_n_0\,
      S => \receive_data_a0[30]_inv_i_1_n_0\
    );
\receive_data_a3_reg[31]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[31]_inv_i_2_n_0\,
      D => \receive_data_a3[31]_inv_i_1_n_0\,
      Q => \receive_data_a3_reg[31]_inv_n_0\,
      S => \receive_data_a0[31]_inv_i_1_n_0\
    );
\receive_data_a3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[3]_i_2_n_0\,
      D => \receive_data_a3[3]_i_1_n_0\,
      Q => receive_data_a3(3),
      R => \receive_data_a0[3]_i_1_n_0\
    );
\receive_data_a3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[4]_i_2_n_0\,
      D => \receive_data_a3[4]_i_1_n_0\,
      Q => receive_data_a3(4),
      R => \receive_data_a0[4]_i_1_n_0\
    );
\receive_data_a3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[5]_i_2_n_0\,
      D => \receive_data_a3[5]_i_1_n_0\,
      Q => receive_data_a3(5),
      R => \receive_data_a0[5]_i_1_n_0\
    );
\receive_data_a3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[6]_i_2_n_0\,
      D => \receive_data_a3[6]_i_1_n_0\,
      Q => receive_data_a3(6),
      R => \receive_data_a0[6]_i_1_n_0\
    );
\receive_data_a3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[7]_i_2_n_0\,
      D => \receive_data_a3[7]_i_1_n_0\,
      Q => receive_data_a3(7),
      R => \receive_data_a0[7]_i_1_n_0\
    );
\receive_data_a3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[8]_i_2_n_0\,
      D => \receive_data_a3[8]_i_1_n_0\,
      Q => receive_data_a3(8),
      R => \receive_data_a0[8]_i_1_n_0\
    );
\receive_data_a3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[9]_i_2_n_0\,
      D => \receive_data_a3[9]_i_1_n_0\,
      Q => receive_data_a3(9),
      R => \receive_data_a0[9]_i_1_n_0\
    );
\receive_data_b0[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_b0(10),
      I5 => data_in_b0,
      O => \receive_data_b0[10]_i_1_n_0\
    );
\receive_data_b0[11]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b0,
      I5 => \ch2_reg[14]_i_1_n_7\,
      O => \receive_data_b0[11]_inv_i_1_n_0\
    );
\receive_data_b0[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800F7FF00000"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b0,
      I5 => \ch2_reg[14]_i_1_n_6\,
      O => \receive_data_b0[12]_i_1_n_0\
    );
\receive_data_b0[13]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b0,
      I5 => \ch2_reg[14]_i_1_n_5\,
      O => \receive_data_b0[13]_inv_i_1_n_0\
    );
\receive_data_b0[14]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b0,
      I5 => \ch2_reg[14]_i_1_n_4\,
      O => \receive_data_b0[14]_inv_i_1_n_0\
    );
\receive_data_b0[15]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b0,
      I5 => \ch2_reg[18]_i_1_n_7\,
      O => \receive_data_b0[15]_inv_i_1_n_0\
    );
\receive_data_b0[16]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b0,
      I5 => \ch2_reg[18]_i_1_n_6\,
      O => \receive_data_b0[16]_inv_i_1_n_0\
    );
\receive_data_b0[17]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b0,
      I5 => \ch2_reg[18]_i_1_n_5\,
      O => \receive_data_b0[17]_inv_i_1_n_0\
    );
\receive_data_b0[18]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b0,
      I5 => \ch2_reg[18]_i_1_n_4\,
      O => \receive_data_b0[18]_inv_i_1_n_0\
    );
\receive_data_b0[19]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b0,
      I5 => \ch2_reg[22]_i_1_n_7\,
      O => \receive_data_b0[19]_inv_i_1_n_0\
    );
\receive_data_b0[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_b0(1),
      I5 => data_in_b0,
      O => \receive_data_b0[1]_i_1_n_0\
    );
\receive_data_b0[20]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b0,
      I5 => \ch2_reg[22]_i_1_n_6\,
      O => \receive_data_b0[20]_inv_i_1_n_0\
    );
\receive_data_b0[21]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b0,
      I5 => \ch2_reg[22]_i_1_n_5\,
      O => \receive_data_b0[21]_inv_i_1_n_0\
    );
\receive_data_b0[22]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b0,
      I5 => \ch2_reg[22]_i_1_n_4\,
      O => \receive_data_b0[22]_inv_i_1_n_0\
    );
\receive_data_b0[23]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b0,
      I5 => \ch2_reg[26]_i_1_n_7\,
      O => \receive_data_b0[23]_inv_i_1_n_0\
    );
\receive_data_b0[24]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b0,
      I5 => \ch2_reg[26]_i_1_n_6\,
      O => \receive_data_b0[24]_inv_i_1_n_0\
    );
\receive_data_b0[25]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b0,
      I5 => \ch2_reg[26]_i_1_n_5\,
      O => \receive_data_b0[25]_inv_i_1_n_0\
    );
\receive_data_b0[26]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b0,
      I5 => \ch2_reg[26]_i_1_n_4\,
      O => \receive_data_b0[26]_inv_i_1_n_0\
    );
\receive_data_b0[27]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b0,
      I5 => \ch2_reg[30]_i_1_n_7\,
      O => \receive_data_b0[27]_inv_i_1_n_0\
    );
\receive_data_b0[28]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b0,
      I5 => \ch2_reg[30]_i_1_n_6\,
      O => \receive_data_b0[28]_inv_i_1_n_0\
    );
\receive_data_b0[29]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b0,
      I5 => \ch2_reg[30]_i_1_n_5\,
      O => \receive_data_b0[29]_inv_i_1_n_0\
    );
\receive_data_b0[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_b0(2),
      I5 => data_in_b0,
      O => \receive_data_b0[2]_i_1_n_0\
    );
\receive_data_b0[30]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b0,
      I5 => \ch2_reg[30]_i_1_n_4\,
      O => \receive_data_b0[30]_inv_i_1_n_0\
    );
\receive_data_b0[31]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b0,
      I5 => \ch2_reg[31]_i_1_n_7\,
      O => \receive_data_b0[31]_inv_i_1_n_0\
    );
\receive_data_b0[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_b0(3),
      I5 => data_in_b0,
      O => \receive_data_b0[3]_i_1_n_0\
    );
\receive_data_b0[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_b0(4),
      I5 => data_in_b0,
      O => \receive_data_b0[4]_i_1_n_0\
    );
\receive_data_b0[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_b0(5),
      I5 => data_in_b0,
      O => \receive_data_b0[5]_i_1_n_0\
    );
\receive_data_b0[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_b0(6),
      I5 => data_in_b0,
      O => \receive_data_b0[6]_i_1_n_0\
    );
\receive_data_b0[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_b0(7),
      I5 => data_in_b0,
      O => \receive_data_b0[7]_i_1_n_0\
    );
\receive_data_b0[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_b0(8),
      I5 => data_in_b0,
      O => \receive_data_b0[8]_i_1_n_0\
    );
\receive_data_b0[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_b0(9),
      I5 => data_in_b0,
      O => \receive_data_b0[9]_i_1_n_0\
    );
\receive_data_b0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[10]_i_2_n_0\,
      D => \receive_data_b0[10]_i_1_n_0\,
      Q => receive_data_b0(10),
      R => \receive_data_a0[10]_i_1_n_0\
    );
\receive_data_b0_reg[11]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[11]_inv_i_2_n_0\,
      D => \receive_data_b0[11]_inv_i_1_n_0\,
      Q => \receive_data_b0_reg[11]_inv_n_0\,
      S => \receive_data_a0[11]_inv_i_1_n_0\
    );
\receive_data_b0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[12]_i_2_n_0\,
      D => \receive_data_b0[12]_i_1_n_0\,
      Q => receive_data_b0(12),
      R => \receive_data_a0[12]_i_1_n_0\
    );
\receive_data_b0_reg[13]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[13]_inv_i_2_n_0\,
      D => \receive_data_b0[13]_inv_i_1_n_0\,
      Q => \receive_data_b0_reg[13]_inv_n_0\,
      S => \receive_data_a0[13]_inv_i_1_n_0\
    );
\receive_data_b0_reg[14]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[14]_inv_i_2_n_0\,
      D => \receive_data_b0[14]_inv_i_1_n_0\,
      Q => \receive_data_b0_reg[14]_inv_n_0\,
      S => \receive_data_a0[14]_inv_i_1_n_0\
    );
\receive_data_b0_reg[15]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[15]_inv_i_2_n_0\,
      D => \receive_data_b0[15]_inv_i_1_n_0\,
      Q => \receive_data_b0_reg[15]_inv_n_0\,
      S => \receive_data_a0[15]_inv_i_1_n_0\
    );
\receive_data_b0_reg[16]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[16]_inv_i_2_n_0\,
      D => \receive_data_b0[16]_inv_i_1_n_0\,
      Q => \receive_data_b0_reg[16]_inv_n_0\,
      S => \receive_data_a0[16]_inv_i_1_n_0\
    );
\receive_data_b0_reg[17]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[17]_inv_i_2_n_0\,
      D => \receive_data_b0[17]_inv_i_1_n_0\,
      Q => \receive_data_b0_reg[17]_inv_n_0\,
      S => \receive_data_a0[17]_inv_i_1_n_0\
    );
\receive_data_b0_reg[18]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[18]_inv_i_2_n_0\,
      D => \receive_data_b0[18]_inv_i_1_n_0\,
      Q => \receive_data_b0_reg[18]_inv_n_0\,
      S => \receive_data_a0[18]_inv_i_1_n_0\
    );
\receive_data_b0_reg[19]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[19]_inv_i_2_n_0\,
      D => \receive_data_b0[19]_inv_i_1_n_0\,
      Q => \receive_data_b0_reg[19]_inv_n_0\,
      S => \receive_data_a0[19]_inv_i_1_n_0\
    );
\receive_data_b0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[1]_i_2_n_0\,
      D => \receive_data_b0[1]_i_1_n_0\,
      Q => receive_data_b0(1),
      R => \receive_data_a0[1]_i_1_n_0\
    );
\receive_data_b0_reg[20]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[20]_inv_i_2_n_0\,
      D => \receive_data_b0[20]_inv_i_1_n_0\,
      Q => \receive_data_b0_reg[20]_inv_n_0\,
      S => \receive_data_a0[20]_inv_i_1_n_0\
    );
\receive_data_b0_reg[21]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[21]_inv_i_2_n_0\,
      D => \receive_data_b0[21]_inv_i_1_n_0\,
      Q => \receive_data_b0_reg[21]_inv_n_0\,
      S => \receive_data_a0[21]_inv_i_1_n_0\
    );
\receive_data_b0_reg[22]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[22]_inv_i_2_n_0\,
      D => \receive_data_b0[22]_inv_i_1_n_0\,
      Q => \receive_data_b0_reg[22]_inv_n_0\,
      S => \receive_data_a0[22]_inv_i_1_n_0\
    );
\receive_data_b0_reg[23]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[23]_inv_i_2_n_0\,
      D => \receive_data_b0[23]_inv_i_1_n_0\,
      Q => \receive_data_b0_reg[23]_inv_n_0\,
      S => \receive_data_a0[23]_inv_i_1_n_0\
    );
\receive_data_b0_reg[24]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[24]_inv_i_2_n_0\,
      D => \receive_data_b0[24]_inv_i_1_n_0\,
      Q => \receive_data_b0_reg[24]_inv_n_0\,
      S => \receive_data_a0[24]_inv_i_1_n_0\
    );
\receive_data_b0_reg[25]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[25]_inv_i_2_n_0\,
      D => \receive_data_b0[25]_inv_i_1_n_0\,
      Q => \receive_data_b0_reg[25]_inv_n_0\,
      S => \receive_data_a0[25]_inv_i_1_n_0\
    );
\receive_data_b0_reg[26]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[26]_inv_i_2_n_0\,
      D => \receive_data_b0[26]_inv_i_1_n_0\,
      Q => \receive_data_b0_reg[26]_inv_n_0\,
      S => \receive_data_a0[26]_inv_i_1_n_0\
    );
\receive_data_b0_reg[27]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[27]_inv_i_2_n_0\,
      D => \receive_data_b0[27]_inv_i_1_n_0\,
      Q => \receive_data_b0_reg[27]_inv_n_0\,
      S => \receive_data_a0[27]_inv_i_1_n_0\
    );
\receive_data_b0_reg[28]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[28]_inv_i_2_n_0\,
      D => \receive_data_b0[28]_inv_i_1_n_0\,
      Q => \receive_data_b0_reg[28]_inv_n_0\,
      S => \receive_data_a0[28]_inv_i_1_n_0\
    );
\receive_data_b0_reg[29]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[29]_inv_i_2_n_0\,
      D => \receive_data_b0[29]_inv_i_1_n_0\,
      Q => \receive_data_b0_reg[29]_inv_n_0\,
      S => \receive_data_a0[29]_inv_i_1_n_0\
    );
\receive_data_b0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[2]_i_2_n_0\,
      D => \receive_data_b0[2]_i_1_n_0\,
      Q => receive_data_b0(2),
      R => \receive_data_a0[2]_i_1_n_0\
    );
\receive_data_b0_reg[30]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[30]_inv_i_2_n_0\,
      D => \receive_data_b0[30]_inv_i_1_n_0\,
      Q => \receive_data_b0_reg[30]_inv_n_0\,
      S => \receive_data_a0[30]_inv_i_1_n_0\
    );
\receive_data_b0_reg[31]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[31]_inv_i_2_n_0\,
      D => \receive_data_b0[31]_inv_i_1_n_0\,
      Q => \receive_data_b0_reg[31]_inv_n_0\,
      S => \receive_data_a0[31]_inv_i_1_n_0\
    );
\receive_data_b0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[3]_i_2_n_0\,
      D => \receive_data_b0[3]_i_1_n_0\,
      Q => receive_data_b0(3),
      R => \receive_data_a0[3]_i_1_n_0\
    );
\receive_data_b0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[4]_i_2_n_0\,
      D => \receive_data_b0[4]_i_1_n_0\,
      Q => receive_data_b0(4),
      R => \receive_data_a0[4]_i_1_n_0\
    );
\receive_data_b0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[5]_i_2_n_0\,
      D => \receive_data_b0[5]_i_1_n_0\,
      Q => receive_data_b0(5),
      R => \receive_data_a0[5]_i_1_n_0\
    );
\receive_data_b0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[6]_i_2_n_0\,
      D => \receive_data_b0[6]_i_1_n_0\,
      Q => receive_data_b0(6),
      R => \receive_data_a0[6]_i_1_n_0\
    );
\receive_data_b0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[7]_i_2_n_0\,
      D => \receive_data_b0[7]_i_1_n_0\,
      Q => receive_data_b0(7),
      R => \receive_data_a0[7]_i_1_n_0\
    );
\receive_data_b0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[8]_i_2_n_0\,
      D => \receive_data_b0[8]_i_1_n_0\,
      Q => receive_data_b0(8),
      R => \receive_data_a0[8]_i_1_n_0\
    );
\receive_data_b0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[9]_i_2_n_0\,
      D => \receive_data_b0[9]_i_1_n_0\,
      Q => receive_data_b0(9),
      R => \receive_data_a0[9]_i_1_n_0\
    );
\receive_data_b1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_b1(10),
      I5 => data_in_b1,
      O => \receive_data_b1[10]_i_1_n_0\
    );
\receive_data_b1[11]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b1,
      I5 => \ch6_reg[14]_i_1_n_7\,
      O => \receive_data_b1[11]_inv_i_1_n_0\
    );
\receive_data_b1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800F7FF00000"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b1,
      I5 => \ch6_reg[14]_i_1_n_6\,
      O => \receive_data_b1[12]_i_1_n_0\
    );
\receive_data_b1[13]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b1,
      I5 => \ch6_reg[14]_i_1_n_5\,
      O => \receive_data_b1[13]_inv_i_1_n_0\
    );
\receive_data_b1[14]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b1,
      I5 => \ch6_reg[14]_i_1_n_4\,
      O => \receive_data_b1[14]_inv_i_1_n_0\
    );
\receive_data_b1[15]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b1,
      I5 => \ch6_reg[18]_i_1_n_7\,
      O => \receive_data_b1[15]_inv_i_1_n_0\
    );
\receive_data_b1[16]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b1,
      I5 => \ch6_reg[18]_i_1_n_6\,
      O => \receive_data_b1[16]_inv_i_1_n_0\
    );
\receive_data_b1[17]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b1,
      I5 => \ch6_reg[18]_i_1_n_5\,
      O => \receive_data_b1[17]_inv_i_1_n_0\
    );
\receive_data_b1[18]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b1,
      I5 => \ch6_reg[18]_i_1_n_4\,
      O => \receive_data_b1[18]_inv_i_1_n_0\
    );
\receive_data_b1[19]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b1,
      I5 => \ch6_reg[22]_i_1_n_7\,
      O => \receive_data_b1[19]_inv_i_1_n_0\
    );
\receive_data_b1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_b1(1),
      I5 => data_in_b1,
      O => \receive_data_b1[1]_i_1_n_0\
    );
\receive_data_b1[20]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b1,
      I5 => \ch6_reg[22]_i_1_n_6\,
      O => \receive_data_b1[20]_inv_i_1_n_0\
    );
\receive_data_b1[21]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b1,
      I5 => \ch6_reg[22]_i_1_n_5\,
      O => \receive_data_b1[21]_inv_i_1_n_0\
    );
\receive_data_b1[22]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b1,
      I5 => \ch6_reg[22]_i_1_n_4\,
      O => \receive_data_b1[22]_inv_i_1_n_0\
    );
\receive_data_b1[23]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b1,
      I5 => \ch6_reg[26]_i_1_n_7\,
      O => \receive_data_b1[23]_inv_i_1_n_0\
    );
\receive_data_b1[24]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b1,
      I5 => \ch6_reg[26]_i_1_n_6\,
      O => \receive_data_b1[24]_inv_i_1_n_0\
    );
\receive_data_b1[25]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b1,
      I5 => \ch6_reg[26]_i_1_n_5\,
      O => \receive_data_b1[25]_inv_i_1_n_0\
    );
\receive_data_b1[26]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b1,
      I5 => \ch6_reg[26]_i_1_n_4\,
      O => \receive_data_b1[26]_inv_i_1_n_0\
    );
\receive_data_b1[27]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b1,
      I5 => \ch6_reg[30]_i_1_n_7\,
      O => \receive_data_b1[27]_inv_i_1_n_0\
    );
\receive_data_b1[28]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b1,
      I5 => \ch6_reg[30]_i_1_n_6\,
      O => \receive_data_b1[28]_inv_i_1_n_0\
    );
\receive_data_b1[29]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b1,
      I5 => \ch6_reg[30]_i_1_n_5\,
      O => \receive_data_b1[29]_inv_i_1_n_0\
    );
\receive_data_b1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_b1(2),
      I5 => data_in_b1,
      O => \receive_data_b1[2]_i_1_n_0\
    );
\receive_data_b1[30]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b1,
      I5 => \ch6_reg[30]_i_1_n_4\,
      O => \receive_data_b1[30]_inv_i_1_n_0\
    );
\receive_data_b1[31]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b1,
      I5 => \ch6_reg[31]_i_1_n_7\,
      O => \receive_data_b1[31]_inv_i_1_n_0\
    );
\receive_data_b1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_b1(3),
      I5 => data_in_b1,
      O => \receive_data_b1[3]_i_1_n_0\
    );
\receive_data_b1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_b1(4),
      I5 => data_in_b1,
      O => \receive_data_b1[4]_i_1_n_0\
    );
\receive_data_b1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_b1(5),
      I5 => data_in_b1,
      O => \receive_data_b1[5]_i_1_n_0\
    );
\receive_data_b1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_b1(6),
      I5 => data_in_b1,
      O => \receive_data_b1[6]_i_1_n_0\
    );
\receive_data_b1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_b1(7),
      I5 => data_in_b1,
      O => \receive_data_b1[7]_i_1_n_0\
    );
\receive_data_b1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_b1(8),
      I5 => data_in_b1,
      O => \receive_data_b1[8]_i_1_n_0\
    );
\receive_data_b1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_b1(9),
      I5 => data_in_b1,
      O => \receive_data_b1[9]_i_1_n_0\
    );
\receive_data_b1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[10]_i_2_n_0\,
      D => \receive_data_b1[10]_i_1_n_0\,
      Q => receive_data_b1(10),
      R => \receive_data_a0[10]_i_1_n_0\
    );
\receive_data_b1_reg[11]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[11]_inv_i_2_n_0\,
      D => \receive_data_b1[11]_inv_i_1_n_0\,
      Q => \receive_data_b1_reg[11]_inv_n_0\,
      S => \receive_data_a0[11]_inv_i_1_n_0\
    );
\receive_data_b1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[12]_i_2_n_0\,
      D => \receive_data_b1[12]_i_1_n_0\,
      Q => receive_data_b1(12),
      R => \receive_data_a0[12]_i_1_n_0\
    );
\receive_data_b1_reg[13]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[13]_inv_i_2_n_0\,
      D => \receive_data_b1[13]_inv_i_1_n_0\,
      Q => \receive_data_b1_reg[13]_inv_n_0\,
      S => \receive_data_a0[13]_inv_i_1_n_0\
    );
\receive_data_b1_reg[14]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[14]_inv_i_2_n_0\,
      D => \receive_data_b1[14]_inv_i_1_n_0\,
      Q => \receive_data_b1_reg[14]_inv_n_0\,
      S => \receive_data_a0[14]_inv_i_1_n_0\
    );
\receive_data_b1_reg[15]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[15]_inv_i_2_n_0\,
      D => \receive_data_b1[15]_inv_i_1_n_0\,
      Q => \receive_data_b1_reg[15]_inv_n_0\,
      S => \receive_data_a0[15]_inv_i_1_n_0\
    );
\receive_data_b1_reg[16]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[16]_inv_i_2_n_0\,
      D => \receive_data_b1[16]_inv_i_1_n_0\,
      Q => \receive_data_b1_reg[16]_inv_n_0\,
      S => \receive_data_a0[16]_inv_i_1_n_0\
    );
\receive_data_b1_reg[17]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[17]_inv_i_2_n_0\,
      D => \receive_data_b1[17]_inv_i_1_n_0\,
      Q => \receive_data_b1_reg[17]_inv_n_0\,
      S => \receive_data_a0[17]_inv_i_1_n_0\
    );
\receive_data_b1_reg[18]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[18]_inv_i_2_n_0\,
      D => \receive_data_b1[18]_inv_i_1_n_0\,
      Q => \receive_data_b1_reg[18]_inv_n_0\,
      S => \receive_data_a0[18]_inv_i_1_n_0\
    );
\receive_data_b1_reg[19]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[19]_inv_i_2_n_0\,
      D => \receive_data_b1[19]_inv_i_1_n_0\,
      Q => \receive_data_b1_reg[19]_inv_n_0\,
      S => \receive_data_a0[19]_inv_i_1_n_0\
    );
\receive_data_b1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[1]_i_2_n_0\,
      D => \receive_data_b1[1]_i_1_n_0\,
      Q => receive_data_b1(1),
      R => \receive_data_a0[1]_i_1_n_0\
    );
\receive_data_b1_reg[20]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[20]_inv_i_2_n_0\,
      D => \receive_data_b1[20]_inv_i_1_n_0\,
      Q => \receive_data_b1_reg[20]_inv_n_0\,
      S => \receive_data_a0[20]_inv_i_1_n_0\
    );
\receive_data_b1_reg[21]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[21]_inv_i_2_n_0\,
      D => \receive_data_b1[21]_inv_i_1_n_0\,
      Q => \receive_data_b1_reg[21]_inv_n_0\,
      S => \receive_data_a0[21]_inv_i_1_n_0\
    );
\receive_data_b1_reg[22]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[22]_inv_i_2_n_0\,
      D => \receive_data_b1[22]_inv_i_1_n_0\,
      Q => \receive_data_b1_reg[22]_inv_n_0\,
      S => \receive_data_a0[22]_inv_i_1_n_0\
    );
\receive_data_b1_reg[23]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[23]_inv_i_2_n_0\,
      D => \receive_data_b1[23]_inv_i_1_n_0\,
      Q => \receive_data_b1_reg[23]_inv_n_0\,
      S => \receive_data_a0[23]_inv_i_1_n_0\
    );
\receive_data_b1_reg[24]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[24]_inv_i_2_n_0\,
      D => \receive_data_b1[24]_inv_i_1_n_0\,
      Q => \receive_data_b1_reg[24]_inv_n_0\,
      S => \receive_data_a0[24]_inv_i_1_n_0\
    );
\receive_data_b1_reg[25]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[25]_inv_i_2_n_0\,
      D => \receive_data_b1[25]_inv_i_1_n_0\,
      Q => \receive_data_b1_reg[25]_inv_n_0\,
      S => \receive_data_a0[25]_inv_i_1_n_0\
    );
\receive_data_b1_reg[26]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[26]_inv_i_2_n_0\,
      D => \receive_data_b1[26]_inv_i_1_n_0\,
      Q => \receive_data_b1_reg[26]_inv_n_0\,
      S => \receive_data_a0[26]_inv_i_1_n_0\
    );
\receive_data_b1_reg[27]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[27]_inv_i_2_n_0\,
      D => \receive_data_b1[27]_inv_i_1_n_0\,
      Q => \receive_data_b1_reg[27]_inv_n_0\,
      S => \receive_data_a0[27]_inv_i_1_n_0\
    );
\receive_data_b1_reg[28]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[28]_inv_i_2_n_0\,
      D => \receive_data_b1[28]_inv_i_1_n_0\,
      Q => \receive_data_b1_reg[28]_inv_n_0\,
      S => \receive_data_a0[28]_inv_i_1_n_0\
    );
\receive_data_b1_reg[29]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[29]_inv_i_2_n_0\,
      D => \receive_data_b1[29]_inv_i_1_n_0\,
      Q => \receive_data_b1_reg[29]_inv_n_0\,
      S => \receive_data_a0[29]_inv_i_1_n_0\
    );
\receive_data_b1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[2]_i_2_n_0\,
      D => \receive_data_b1[2]_i_1_n_0\,
      Q => receive_data_b1(2),
      R => \receive_data_a0[2]_i_1_n_0\
    );
\receive_data_b1_reg[30]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[30]_inv_i_2_n_0\,
      D => \receive_data_b1[30]_inv_i_1_n_0\,
      Q => \receive_data_b1_reg[30]_inv_n_0\,
      S => \receive_data_a0[30]_inv_i_1_n_0\
    );
\receive_data_b1_reg[31]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[31]_inv_i_2_n_0\,
      D => \receive_data_b1[31]_inv_i_1_n_0\,
      Q => \receive_data_b1_reg[31]_inv_n_0\,
      S => \receive_data_a0[31]_inv_i_1_n_0\
    );
\receive_data_b1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[3]_i_2_n_0\,
      D => \receive_data_b1[3]_i_1_n_0\,
      Q => receive_data_b1(3),
      R => \receive_data_a0[3]_i_1_n_0\
    );
\receive_data_b1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[4]_i_2_n_0\,
      D => \receive_data_b1[4]_i_1_n_0\,
      Q => receive_data_b1(4),
      R => \receive_data_a0[4]_i_1_n_0\
    );
\receive_data_b1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[5]_i_2_n_0\,
      D => \receive_data_b1[5]_i_1_n_0\,
      Q => receive_data_b1(5),
      R => \receive_data_a0[5]_i_1_n_0\
    );
\receive_data_b1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[6]_i_2_n_0\,
      D => \receive_data_b1[6]_i_1_n_0\,
      Q => receive_data_b1(6),
      R => \receive_data_a0[6]_i_1_n_0\
    );
\receive_data_b1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[7]_i_2_n_0\,
      D => \receive_data_b1[7]_i_1_n_0\,
      Q => receive_data_b1(7),
      R => \receive_data_a0[7]_i_1_n_0\
    );
\receive_data_b1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[8]_i_2_n_0\,
      D => \receive_data_b1[8]_i_1_n_0\,
      Q => receive_data_b1(8),
      R => \receive_data_a0[8]_i_1_n_0\
    );
\receive_data_b1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[9]_i_2_n_0\,
      D => \receive_data_b1[9]_i_1_n_0\,
      Q => receive_data_b1(9),
      R => \receive_data_a0[9]_i_1_n_0\
    );
\receive_data_b2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_b2(10),
      I5 => data_in_b2,
      O => \receive_data_b2[10]_i_1_n_0\
    );
\receive_data_b2[11]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b2,
      I5 => \ch10_reg[14]_i_1_n_7\,
      O => \receive_data_b2[11]_inv_i_1_n_0\
    );
\receive_data_b2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800F7FF00000"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b2,
      I5 => \ch10_reg[14]_i_1_n_6\,
      O => \receive_data_b2[12]_i_1_n_0\
    );
\receive_data_b2[13]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b2,
      I5 => \ch10_reg[14]_i_1_n_5\,
      O => \receive_data_b2[13]_inv_i_1_n_0\
    );
\receive_data_b2[14]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b2,
      I5 => \ch10_reg[14]_i_1_n_4\,
      O => \receive_data_b2[14]_inv_i_1_n_0\
    );
\receive_data_b2[15]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b2,
      I5 => \ch10_reg[18]_i_1_n_7\,
      O => \receive_data_b2[15]_inv_i_1_n_0\
    );
\receive_data_b2[16]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b2,
      I5 => \ch10_reg[18]_i_1_n_6\,
      O => \receive_data_b2[16]_inv_i_1_n_0\
    );
\receive_data_b2[17]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b2,
      I5 => \ch10_reg[18]_i_1_n_5\,
      O => \receive_data_b2[17]_inv_i_1_n_0\
    );
\receive_data_b2[18]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b2,
      I5 => \ch10_reg[18]_i_1_n_4\,
      O => \receive_data_b2[18]_inv_i_1_n_0\
    );
\receive_data_b2[19]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b2,
      I5 => \ch10_reg[22]_i_1_n_7\,
      O => \receive_data_b2[19]_inv_i_1_n_0\
    );
\receive_data_b2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_b2(1),
      I5 => data_in_b2,
      O => \receive_data_b2[1]_i_1_n_0\
    );
\receive_data_b2[20]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b2,
      I5 => \ch10_reg[22]_i_1_n_6\,
      O => \receive_data_b2[20]_inv_i_1_n_0\
    );
\receive_data_b2[21]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b2,
      I5 => \ch10_reg[22]_i_1_n_5\,
      O => \receive_data_b2[21]_inv_i_1_n_0\
    );
\receive_data_b2[22]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b2,
      I5 => \ch10_reg[22]_i_1_n_4\,
      O => \receive_data_b2[22]_inv_i_1_n_0\
    );
\receive_data_b2[23]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b2,
      I5 => \ch10_reg[26]_i_1_n_7\,
      O => \receive_data_b2[23]_inv_i_1_n_0\
    );
\receive_data_b2[24]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b2,
      I5 => \ch10_reg[26]_i_1_n_6\,
      O => \receive_data_b2[24]_inv_i_1_n_0\
    );
\receive_data_b2[25]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b2,
      I5 => \ch10_reg[26]_i_1_n_5\,
      O => \receive_data_b2[25]_inv_i_1_n_0\
    );
\receive_data_b2[26]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b2,
      I5 => \ch10_reg[26]_i_1_n_4\,
      O => \receive_data_b2[26]_inv_i_1_n_0\
    );
\receive_data_b2[27]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b2,
      I5 => \ch10_reg[30]_i_1_n_7\,
      O => \receive_data_b2[27]_inv_i_1_n_0\
    );
\receive_data_b2[28]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b2,
      I5 => \ch10_reg[30]_i_1_n_6\,
      O => \receive_data_b2[28]_inv_i_1_n_0\
    );
\receive_data_b2[29]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b2,
      I5 => \ch10_reg[30]_i_1_n_5\,
      O => \receive_data_b2[29]_inv_i_1_n_0\
    );
\receive_data_b2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_b2(2),
      I5 => data_in_b2,
      O => \receive_data_b2[2]_i_1_n_0\
    );
\receive_data_b2[30]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b2,
      I5 => \ch10_reg[30]_i_1_n_4\,
      O => \receive_data_b2[30]_inv_i_1_n_0\
    );
\receive_data_b2[31]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b2,
      I5 => \ch10_reg[31]_i_1_n_7\,
      O => \receive_data_b2[31]_inv_i_1_n_0\
    );
\receive_data_b2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_b2(3),
      I5 => data_in_b2,
      O => \receive_data_b2[3]_i_1_n_0\
    );
\receive_data_b2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_b2(4),
      I5 => data_in_b2,
      O => \receive_data_b2[4]_i_1_n_0\
    );
\receive_data_b2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_b2(5),
      I5 => data_in_b2,
      O => \receive_data_b2[5]_i_1_n_0\
    );
\receive_data_b2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_b2(6),
      I5 => data_in_b2,
      O => \receive_data_b2[6]_i_1_n_0\
    );
\receive_data_b2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_b2(7),
      I5 => data_in_b2,
      O => \receive_data_b2[7]_i_1_n_0\
    );
\receive_data_b2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_b2(8),
      I5 => data_in_b2,
      O => \receive_data_b2[8]_i_1_n_0\
    );
\receive_data_b2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_b2(9),
      I5 => data_in_b2,
      O => \receive_data_b2[9]_i_1_n_0\
    );
\receive_data_b2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[10]_i_2_n_0\,
      D => \receive_data_b2[10]_i_1_n_0\,
      Q => receive_data_b2(10),
      R => \receive_data_a0[10]_i_1_n_0\
    );
\receive_data_b2_reg[11]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[11]_inv_i_2_n_0\,
      D => \receive_data_b2[11]_inv_i_1_n_0\,
      Q => \receive_data_b2_reg[11]_inv_n_0\,
      S => \receive_data_a0[11]_inv_i_1_n_0\
    );
\receive_data_b2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[12]_i_2_n_0\,
      D => \receive_data_b2[12]_i_1_n_0\,
      Q => receive_data_b2(12),
      R => \receive_data_a0[12]_i_1_n_0\
    );
\receive_data_b2_reg[13]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[13]_inv_i_2_n_0\,
      D => \receive_data_b2[13]_inv_i_1_n_0\,
      Q => \receive_data_b2_reg[13]_inv_n_0\,
      S => \receive_data_a0[13]_inv_i_1_n_0\
    );
\receive_data_b2_reg[14]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[14]_inv_i_2_n_0\,
      D => \receive_data_b2[14]_inv_i_1_n_0\,
      Q => \receive_data_b2_reg[14]_inv_n_0\,
      S => \receive_data_a0[14]_inv_i_1_n_0\
    );
\receive_data_b2_reg[15]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[15]_inv_i_2_n_0\,
      D => \receive_data_b2[15]_inv_i_1_n_0\,
      Q => \receive_data_b2_reg[15]_inv_n_0\,
      S => \receive_data_a0[15]_inv_i_1_n_0\
    );
\receive_data_b2_reg[16]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[16]_inv_i_2_n_0\,
      D => \receive_data_b2[16]_inv_i_1_n_0\,
      Q => \receive_data_b2_reg[16]_inv_n_0\,
      S => \receive_data_a0[16]_inv_i_1_n_0\
    );
\receive_data_b2_reg[17]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[17]_inv_i_2_n_0\,
      D => \receive_data_b2[17]_inv_i_1_n_0\,
      Q => \receive_data_b2_reg[17]_inv_n_0\,
      S => \receive_data_a0[17]_inv_i_1_n_0\
    );
\receive_data_b2_reg[18]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[18]_inv_i_2_n_0\,
      D => \receive_data_b2[18]_inv_i_1_n_0\,
      Q => \receive_data_b2_reg[18]_inv_n_0\,
      S => \receive_data_a0[18]_inv_i_1_n_0\
    );
\receive_data_b2_reg[19]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[19]_inv_i_2_n_0\,
      D => \receive_data_b2[19]_inv_i_1_n_0\,
      Q => \receive_data_b2_reg[19]_inv_n_0\,
      S => \receive_data_a0[19]_inv_i_1_n_0\
    );
\receive_data_b2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[1]_i_2_n_0\,
      D => \receive_data_b2[1]_i_1_n_0\,
      Q => receive_data_b2(1),
      R => \receive_data_a0[1]_i_1_n_0\
    );
\receive_data_b2_reg[20]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[20]_inv_i_2_n_0\,
      D => \receive_data_b2[20]_inv_i_1_n_0\,
      Q => \receive_data_b2_reg[20]_inv_n_0\,
      S => \receive_data_a0[20]_inv_i_1_n_0\
    );
\receive_data_b2_reg[21]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[21]_inv_i_2_n_0\,
      D => \receive_data_b2[21]_inv_i_1_n_0\,
      Q => \receive_data_b2_reg[21]_inv_n_0\,
      S => \receive_data_a0[21]_inv_i_1_n_0\
    );
\receive_data_b2_reg[22]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[22]_inv_i_2_n_0\,
      D => \receive_data_b2[22]_inv_i_1_n_0\,
      Q => \receive_data_b2_reg[22]_inv_n_0\,
      S => \receive_data_a0[22]_inv_i_1_n_0\
    );
\receive_data_b2_reg[23]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[23]_inv_i_2_n_0\,
      D => \receive_data_b2[23]_inv_i_1_n_0\,
      Q => \receive_data_b2_reg[23]_inv_n_0\,
      S => \receive_data_a0[23]_inv_i_1_n_0\
    );
\receive_data_b2_reg[24]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[24]_inv_i_2_n_0\,
      D => \receive_data_b2[24]_inv_i_1_n_0\,
      Q => \receive_data_b2_reg[24]_inv_n_0\,
      S => \receive_data_a0[24]_inv_i_1_n_0\
    );
\receive_data_b2_reg[25]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[25]_inv_i_2_n_0\,
      D => \receive_data_b2[25]_inv_i_1_n_0\,
      Q => \receive_data_b2_reg[25]_inv_n_0\,
      S => \receive_data_a0[25]_inv_i_1_n_0\
    );
\receive_data_b2_reg[26]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[26]_inv_i_2_n_0\,
      D => \receive_data_b2[26]_inv_i_1_n_0\,
      Q => \receive_data_b2_reg[26]_inv_n_0\,
      S => \receive_data_a0[26]_inv_i_1_n_0\
    );
\receive_data_b2_reg[27]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[27]_inv_i_2_n_0\,
      D => \receive_data_b2[27]_inv_i_1_n_0\,
      Q => \receive_data_b2_reg[27]_inv_n_0\,
      S => \receive_data_a0[27]_inv_i_1_n_0\
    );
\receive_data_b2_reg[28]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[28]_inv_i_2_n_0\,
      D => \receive_data_b2[28]_inv_i_1_n_0\,
      Q => \receive_data_b2_reg[28]_inv_n_0\,
      S => \receive_data_a0[28]_inv_i_1_n_0\
    );
\receive_data_b2_reg[29]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[29]_inv_i_2_n_0\,
      D => \receive_data_b2[29]_inv_i_1_n_0\,
      Q => \receive_data_b2_reg[29]_inv_n_0\,
      S => \receive_data_a0[29]_inv_i_1_n_0\
    );
\receive_data_b2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[2]_i_2_n_0\,
      D => \receive_data_b2[2]_i_1_n_0\,
      Q => receive_data_b2(2),
      R => \receive_data_a0[2]_i_1_n_0\
    );
\receive_data_b2_reg[30]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[30]_inv_i_2_n_0\,
      D => \receive_data_b2[30]_inv_i_1_n_0\,
      Q => \receive_data_b2_reg[30]_inv_n_0\,
      S => \receive_data_a0[30]_inv_i_1_n_0\
    );
\receive_data_b2_reg[31]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[31]_inv_i_2_n_0\,
      D => \receive_data_b2[31]_inv_i_1_n_0\,
      Q => \receive_data_b2_reg[31]_inv_n_0\,
      S => \receive_data_a0[31]_inv_i_1_n_0\
    );
\receive_data_b2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[3]_i_2_n_0\,
      D => \receive_data_b2[3]_i_1_n_0\,
      Q => receive_data_b2(3),
      R => \receive_data_a0[3]_i_1_n_0\
    );
\receive_data_b2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[4]_i_2_n_0\,
      D => \receive_data_b2[4]_i_1_n_0\,
      Q => receive_data_b2(4),
      R => \receive_data_a0[4]_i_1_n_0\
    );
\receive_data_b2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[5]_i_2_n_0\,
      D => \receive_data_b2[5]_i_1_n_0\,
      Q => receive_data_b2(5),
      R => \receive_data_a0[5]_i_1_n_0\
    );
\receive_data_b2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[6]_i_2_n_0\,
      D => \receive_data_b2[6]_i_1_n_0\,
      Q => receive_data_b2(6),
      R => \receive_data_a0[6]_i_1_n_0\
    );
\receive_data_b2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[7]_i_2_n_0\,
      D => \receive_data_b2[7]_i_1_n_0\,
      Q => receive_data_b2(7),
      R => \receive_data_a0[7]_i_1_n_0\
    );
\receive_data_b2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[8]_i_2_n_0\,
      D => \receive_data_b2[8]_i_1_n_0\,
      Q => receive_data_b2(8),
      R => \receive_data_a0[8]_i_1_n_0\
    );
\receive_data_b2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[9]_i_2_n_0\,
      D => \receive_data_b2[9]_i_1_n_0\,
      Q => receive_data_b2(9),
      R => \receive_data_a0[9]_i_1_n_0\
    );
\receive_data_b3[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_b3(10),
      I5 => data_in_b3,
      O => \receive_data_b3[10]_i_1_n_0\
    );
\receive_data_b3[11]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b3,
      I5 => data1(11),
      O => \receive_data_b3[11]_inv_i_1_n_0\
    );
\receive_data_b3[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800F7FF00000"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b3,
      I5 => data1(12),
      O => \receive_data_b3[12]_i_1_n_0\
    );
\receive_data_b3[13]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b3,
      I5 => data1(13),
      O => \receive_data_b3[13]_inv_i_1_n_0\
    );
\receive_data_b3[14]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b3,
      I5 => data1(14),
      O => \receive_data_b3[14]_inv_i_1_n_0\
    );
\receive_data_b3[15]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b3,
      I5 => data1(15),
      O => \receive_data_b3[15]_inv_i_1_n_0\
    );
\receive_data_b3[16]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b3,
      I5 => data1(16),
      O => \receive_data_b3[16]_inv_i_1_n_0\
    );
\receive_data_b3[17]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b3,
      I5 => data1(17),
      O => \receive_data_b3[17]_inv_i_1_n_0\
    );
\receive_data_b3[18]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b3,
      I5 => data1(18),
      O => \receive_data_b3[18]_inv_i_1_n_0\
    );
\receive_data_b3[19]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b3,
      I5 => data1(19),
      O => \receive_data_b3[19]_inv_i_1_n_0\
    );
\receive_data_b3[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_b3(1),
      I5 => data_in_b3,
      O => \receive_data_b3[1]_i_1_n_0\
    );
\receive_data_b3[20]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b3,
      I5 => data1(20),
      O => \receive_data_b3[20]_inv_i_1_n_0\
    );
\receive_data_b3[21]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b3,
      I5 => data1(21),
      O => \receive_data_b3[21]_inv_i_1_n_0\
    );
\receive_data_b3[22]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b3,
      I5 => data1(22),
      O => \receive_data_b3[22]_inv_i_1_n_0\
    );
\receive_data_b3[23]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b3,
      I5 => data1(23),
      O => \receive_data_b3[23]_inv_i_1_n_0\
    );
\receive_data_b3[24]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b3,
      I5 => data1(24),
      O => \receive_data_b3[24]_inv_i_1_n_0\
    );
\receive_data_b3[25]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b3,
      I5 => data1(25),
      O => \receive_data_b3[25]_inv_i_1_n_0\
    );
\receive_data_b3[26]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b3,
      I5 => data1(26),
      O => \receive_data_b3[26]_inv_i_1_n_0\
    );
\receive_data_b3[27]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b3,
      I5 => data1(27),
      O => \receive_data_b3[27]_inv_i_1_n_0\
    );
\receive_data_b3[28]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b3,
      I5 => data1(28),
      O => \receive_data_b3[28]_inv_i_1_n_0\
    );
\receive_data_b3[29]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b3,
      I5 => data1(29),
      O => \receive_data_b3[29]_inv_i_1_n_0\
    );
\receive_data_b3[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_b3(2),
      I5 => data_in_b3,
      O => \receive_data_b3[2]_i_1_n_0\
    );
\receive_data_b3[30]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b3,
      I5 => data1(30),
      O => \receive_data_b3[30]_inv_i_1_n_0\
    );
\receive_data_b3[31]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FF0800FFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => data_in_b3,
      I5 => data1(31),
      O => \receive_data_b3[31]_inv_i_1_n_0\
    );
\receive_data_b3[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_b3(3),
      I5 => data_in_b3,
      O => \receive_data_b3[3]_i_1_n_0\
    );
\receive_data_b3[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_b3(4),
      I5 => data_in_b3,
      O => \receive_data_b3[4]_i_1_n_0\
    );
\receive_data_b3[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_b3(5),
      I5 => data_in_b3,
      O => \receive_data_b3[5]_i_1_n_0\
    );
\receive_data_b3[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_b3(6),
      I5 => data_in_b3,
      O => \receive_data_b3[6]_i_1_n_0\
    );
\receive_data_b3[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_b3(7),
      I5 => data_in_b3,
      O => \receive_data_b3[7]_i_1_n_0\
    );
\receive_data_b3[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_b3(8),
      I5 => data_in_b3,
      O => \receive_data_b3[8]_i_1_n_0\
    );
\receive_data_b3[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF0FFFF0000800F"
    )
        port map (
      I0 => state(1),
      I1 => \state_reg[0]__0_rep_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => receive_data_b3(9),
      I5 => data_in_b3,
      O => \receive_data_b3[9]_i_1_n_0\
    );
\receive_data_b3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[10]_i_2_n_0\,
      D => \receive_data_b3[10]_i_1_n_0\,
      Q => receive_data_b3(10),
      R => \receive_data_a0[10]_i_1_n_0\
    );
\receive_data_b3_reg[11]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[11]_inv_i_2_n_0\,
      D => \receive_data_b3[11]_inv_i_1_n_0\,
      Q => \receive_data_b3_reg[11]_inv_n_0\,
      S => \receive_data_a0[11]_inv_i_1_n_0\
    );
\receive_data_b3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[12]_i_2_n_0\,
      D => \receive_data_b3[12]_i_1_n_0\,
      Q => receive_data_b3(12),
      R => \receive_data_a0[12]_i_1_n_0\
    );
\receive_data_b3_reg[13]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[13]_inv_i_2_n_0\,
      D => \receive_data_b3[13]_inv_i_1_n_0\,
      Q => \receive_data_b3_reg[13]_inv_n_0\,
      S => \receive_data_a0[13]_inv_i_1_n_0\
    );
\receive_data_b3_reg[14]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[14]_inv_i_2_n_0\,
      D => \receive_data_b3[14]_inv_i_1_n_0\,
      Q => \receive_data_b3_reg[14]_inv_n_0\,
      S => \receive_data_a0[14]_inv_i_1_n_0\
    );
\receive_data_b3_reg[15]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[15]_inv_i_2_n_0\,
      D => \receive_data_b3[15]_inv_i_1_n_0\,
      Q => \receive_data_b3_reg[15]_inv_n_0\,
      S => \receive_data_a0[15]_inv_i_1_n_0\
    );
\receive_data_b3_reg[16]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[16]_inv_i_2_n_0\,
      D => \receive_data_b3[16]_inv_i_1_n_0\,
      Q => \receive_data_b3_reg[16]_inv_n_0\,
      S => \receive_data_a0[16]_inv_i_1_n_0\
    );
\receive_data_b3_reg[17]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[17]_inv_i_2_n_0\,
      D => \receive_data_b3[17]_inv_i_1_n_0\,
      Q => \receive_data_b3_reg[17]_inv_n_0\,
      S => \receive_data_a0[17]_inv_i_1_n_0\
    );
\receive_data_b3_reg[18]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[18]_inv_i_2_n_0\,
      D => \receive_data_b3[18]_inv_i_1_n_0\,
      Q => \receive_data_b3_reg[18]_inv_n_0\,
      S => \receive_data_a0[18]_inv_i_1_n_0\
    );
\receive_data_b3_reg[19]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[19]_inv_i_2_n_0\,
      D => \receive_data_b3[19]_inv_i_1_n_0\,
      Q => \receive_data_b3_reg[19]_inv_n_0\,
      S => \receive_data_a0[19]_inv_i_1_n_0\
    );
\receive_data_b3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[1]_i_2_n_0\,
      D => \receive_data_b3[1]_i_1_n_0\,
      Q => receive_data_b3(1),
      R => \receive_data_a0[1]_i_1_n_0\
    );
\receive_data_b3_reg[20]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[20]_inv_i_2_n_0\,
      D => \receive_data_b3[20]_inv_i_1_n_0\,
      Q => \receive_data_b3_reg[20]_inv_n_0\,
      S => \receive_data_a0[20]_inv_i_1_n_0\
    );
\receive_data_b3_reg[21]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[21]_inv_i_2_n_0\,
      D => \receive_data_b3[21]_inv_i_1_n_0\,
      Q => \receive_data_b3_reg[21]_inv_n_0\,
      S => \receive_data_a0[21]_inv_i_1_n_0\
    );
\receive_data_b3_reg[22]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[22]_inv_i_2_n_0\,
      D => \receive_data_b3[22]_inv_i_1_n_0\,
      Q => \receive_data_b3_reg[22]_inv_n_0\,
      S => \receive_data_a0[22]_inv_i_1_n_0\
    );
\receive_data_b3_reg[23]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[23]_inv_i_2_n_0\,
      D => \receive_data_b3[23]_inv_i_1_n_0\,
      Q => \receive_data_b3_reg[23]_inv_n_0\,
      S => \receive_data_a0[23]_inv_i_1_n_0\
    );
\receive_data_b3_reg[24]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[24]_inv_i_2_n_0\,
      D => \receive_data_b3[24]_inv_i_1_n_0\,
      Q => \receive_data_b3_reg[24]_inv_n_0\,
      S => \receive_data_a0[24]_inv_i_1_n_0\
    );
\receive_data_b3_reg[25]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[25]_inv_i_2_n_0\,
      D => \receive_data_b3[25]_inv_i_1_n_0\,
      Q => \receive_data_b3_reg[25]_inv_n_0\,
      S => \receive_data_a0[25]_inv_i_1_n_0\
    );
\receive_data_b3_reg[26]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[26]_inv_i_2_n_0\,
      D => \receive_data_b3[26]_inv_i_1_n_0\,
      Q => \receive_data_b3_reg[26]_inv_n_0\,
      S => \receive_data_a0[26]_inv_i_1_n_0\
    );
\receive_data_b3_reg[27]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[27]_inv_i_2_n_0\,
      D => \receive_data_b3[27]_inv_i_1_n_0\,
      Q => \receive_data_b3_reg[27]_inv_n_0\,
      S => \receive_data_a0[27]_inv_i_1_n_0\
    );
\receive_data_b3_reg[28]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[28]_inv_i_2_n_0\,
      D => \receive_data_b3[28]_inv_i_1_n_0\,
      Q => \receive_data_b3_reg[28]_inv_n_0\,
      S => \receive_data_a0[28]_inv_i_1_n_0\
    );
\receive_data_b3_reg[29]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[29]_inv_i_2_n_0\,
      D => \receive_data_b3[29]_inv_i_1_n_0\,
      Q => \receive_data_b3_reg[29]_inv_n_0\,
      S => \receive_data_a0[29]_inv_i_1_n_0\
    );
\receive_data_b3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[2]_i_2_n_0\,
      D => \receive_data_b3[2]_i_1_n_0\,
      Q => receive_data_b3(2),
      R => \receive_data_a0[2]_i_1_n_0\
    );
\receive_data_b3_reg[30]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[30]_inv_i_2_n_0\,
      D => \receive_data_b3[30]_inv_i_1_n_0\,
      Q => \receive_data_b3_reg[30]_inv_n_0\,
      S => \receive_data_a0[30]_inv_i_1_n_0\
    );
\receive_data_b3_reg[31]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[31]_inv_i_2_n_0\,
      D => \receive_data_b3[31]_inv_i_1_n_0\,
      Q => \receive_data_b3_reg[31]_inv_n_0\,
      S => \receive_data_a0[31]_inv_i_1_n_0\
    );
\receive_data_b3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[3]_i_2_n_0\,
      D => \receive_data_b3[3]_i_1_n_0\,
      Q => receive_data_b3(3),
      R => \receive_data_a0[3]_i_1_n_0\
    );
\receive_data_b3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[4]_i_2_n_0\,
      D => \receive_data_b3[4]_i_1_n_0\,
      Q => receive_data_b3(4),
      R => \receive_data_a0[4]_i_1_n_0\
    );
\receive_data_b3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[5]_i_2_n_0\,
      D => \receive_data_b3[5]_i_1_n_0\,
      Q => receive_data_b3(5),
      R => \receive_data_a0[5]_i_1_n_0\
    );
\receive_data_b3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[6]_i_2_n_0\,
      D => \receive_data_b3[6]_i_1_n_0\,
      Q => receive_data_b3(6),
      R => \receive_data_a0[6]_i_1_n_0\
    );
\receive_data_b3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[7]_i_2_n_0\,
      D => \receive_data_b3[7]_i_1_n_0\,
      Q => receive_data_b3(7),
      R => \receive_data_a0[7]_i_1_n_0\
    );
\receive_data_b3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[8]_i_2_n_0\,
      D => \receive_data_b3[8]_i_1_n_0\,
      Q => receive_data_b3(8),
      R => \receive_data_a0[8]_i_1_n_0\
    );
\receive_data_b3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => \receive_data_a0[9]_i_2_n_0\,
      D => \receive_data_b3[9]_i_1_n_0\,
      Q => receive_data_b3(9),
      R => \receive_data_a0[9]_i_1_n_0\
    );
\reg_data_out_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \reg_data_out_reg[0]_i_1_n_0\,
      G => \reg_data_out_reg[31]_i_2_n_0\,
      GE => '1',
      Q => reg_data_out(0)
    );
\reg_data_out_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[0]_i_2_n_0\,
      I1 => \reg_data_out_reg[0]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \reg_data_out_reg[0]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \reg_data_out_reg[0]_i_5_n_0\,
      O => \reg_data_out_reg[0]_i_1_n_0\
    );
\reg_data_out_reg[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch11(0),
      I1 => ch10(0),
      I2 => sel0(1),
      I3 => ch9(0),
      I4 => sel0(0),
      I5 => ch8(0),
      O => \reg_data_out_reg[0]_i_10_n_0\
    );
\reg_data_out_reg[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch15(0),
      I1 => ch14(0),
      I2 => sel0(1),
      I3 => ch13(0),
      I4 => sel0(0),
      I5 => ch12(0),
      O => \reg_data_out_reg[0]_i_11_n_0\
    );
\reg_data_out_reg[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch3(0),
      I1 => ch2(0),
      I2 => sel0(1),
      I3 => ch1(0),
      I4 => sel0(0),
      I5 => ch0(0),
      O => \reg_data_out_reg[0]_i_12_n_0\
    );
\reg_data_out_reg[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch7(0),
      I1 => ch6(0),
      I2 => sel0(1),
      I3 => ch5(0),
      I4 => sel0(0),
      I5 => ch4(0),
      O => \reg_data_out_reg[0]_i_13_n_0\
    );
\reg_data_out_reg[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \setpoint_ch9_down_reg_n_0_[0]\,
      I1 => \reg_data_out_reg[0]_i_22_n_0\,
      I2 => sel0(0),
      I3 => \setpoint_ch8_down_reg_n_0_[0]\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      I5 => \reg_data_out_reg[0]_i_23_n_0\,
      O => \reg_data_out_reg[0]_i_14_n_0\
    );
\reg_data_out_reg[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \setpoint_ch11_down_reg_n_0_[0]\,
      I1 => \reg_data_out_reg[0]_i_24_n_0\,
      I2 => sel0(0),
      I3 => \setpoint_ch10_down_reg_n_0_[0]\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      I5 => \reg_data_out_reg[0]_i_25_n_0\,
      O => \reg_data_out_reg[0]_i_15_n_0\
    );
\reg_data_out_reg[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \setpoint_ch13_down_reg_n_0_[0]\,
      I1 => \reg_data_out_reg[0]_i_26_n_0\,
      I2 => sel0(0),
      I3 => \setpoint_ch12_down_reg_n_0_[0]\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      I5 => \reg_data_out_reg[0]_i_27_n_0\,
      O => \reg_data_out_reg[0]_i_16_n_0\
    );
\reg_data_out_reg[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \setpoint_ch15_down_reg_n_0_[0]\,
      I1 => \reg_data_out_reg[0]_i_28_n_0\,
      I2 => sel0(0),
      I3 => \setpoint_ch14_down_reg_n_0_[0]\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      I5 => \reg_data_out_reg[0]_i_29_n_0\,
      O => \reg_data_out_reg[0]_i_17_n_0\
    );
\reg_data_out_reg[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEEFA"
    )
        port map (
      I0 => \reg_data_out_reg[0]_i_30_n_0\,
      I1 => \errors_channel_reg_n_0_[0]\,
      I2 => data3,
      I3 => \reg_data_out_reg[0]_i_31_n_0\,
      I4 => \reg_data_out_reg[0]_i_32_n_0\,
      I5 => \reg_data_out_reg[0]_i_33_n_0\,
      O => \reg_data_out_reg[0]_i_18_n_0\
    );
\reg_data_out_reg[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \setpoint_ch3_down_reg_n_0_[0]\,
      I1 => \reg_data_out_reg[0]_i_34_n_0\,
      I2 => sel0(0),
      I3 => \setpoint_ch2_down_reg_n_0_[0]\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      I5 => \reg_data_out_reg[0]_i_35_n_0\,
      O => \reg_data_out_reg[0]_i_19_n_0\
    );
\reg_data_out_reg[0]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_out_reg[0]_i_6_n_0\,
      I1 => \reg_data_out_reg[0]_i_7_n_0\,
      O => \reg_data_out_reg[0]_i_2_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \setpoint_ch5_down_reg_n_0_[0]\,
      I1 => \reg_data_out_reg[0]_i_36_n_0\,
      I2 => sel0(0),
      I3 => \setpoint_ch4_down_reg_n_0_[0]\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      I5 => \reg_data_out_reg[0]_i_37_n_0\,
      O => \reg_data_out_reg[0]_i_20_n_0\
    );
\reg_data_out_reg[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \setpoint_ch7_down_reg_n_0_[0]\,
      I1 => \reg_data_out_reg[0]_i_38_n_0\,
      I2 => sel0(0),
      I3 => \setpoint_ch6_down_reg_n_0_[0]\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      I5 => \reg_data_out_reg[0]_i_39_n_0\,
      O => \reg_data_out_reg[0]_i_21_n_0\
    );
\reg_data_out_reg[0]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \setpoint_ch9_up_reg_n_0_[0]\,
      I1 => p_2_in,
      I2 => \errors_channel_reg_n_0_[9]\,
      I3 => \slv_reg3_reg_n_0_[2]\,
      I4 => \errors_channel_reg_n_0_[25]\,
      O => \reg_data_out_reg[0]_i_22_n_0\
    );
\reg_data_out_reg[0]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \setpoint_ch8_up_reg_n_0_[0]\,
      I1 => p_2_in,
      I2 => \errors_channel_reg_n_0_[8]\,
      I3 => \slv_reg3_reg_n_0_[2]\,
      I4 => \errors_channel_reg_n_0_[24]\,
      O => \reg_data_out_reg[0]_i_23_n_0\
    );
\reg_data_out_reg[0]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \setpoint_ch11_up_reg_n_0_[0]\,
      I1 => p_2_in,
      I2 => \errors_channel_reg_n_0_[11]\,
      I3 => \slv_reg3_reg_n_0_[2]\,
      I4 => \errors_channel_reg_n_0_[27]\,
      O => \reg_data_out_reg[0]_i_24_n_0\
    );
\reg_data_out_reg[0]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \setpoint_ch10_up_reg_n_0_[0]\,
      I1 => p_2_in,
      I2 => \errors_channel_reg_n_0_[10]\,
      I3 => \slv_reg3_reg_n_0_[2]\,
      I4 => \errors_channel_reg_n_0_[26]\,
      O => \reg_data_out_reg[0]_i_25_n_0\
    );
\reg_data_out_reg[0]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \setpoint_ch13_up_reg_n_0_[0]\,
      I1 => p_2_in,
      I2 => \errors_channel_reg_n_0_[13]\,
      I3 => \slv_reg3_reg_n_0_[2]\,
      I4 => \errors_channel_reg_n_0_[29]\,
      O => \reg_data_out_reg[0]_i_26_n_0\
    );
\reg_data_out_reg[0]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \setpoint_ch12_up_reg_n_0_[0]\,
      I1 => p_2_in,
      I2 => \errors_channel_reg_n_0_[12]\,
      I3 => \slv_reg3_reg_n_0_[2]\,
      I4 => \errors_channel_reg_n_0_[28]\,
      O => \reg_data_out_reg[0]_i_27_n_0\
    );
\reg_data_out_reg[0]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \setpoint_ch15_up_reg_n_0_[0]\,
      I1 => p_2_in,
      I2 => \errors_channel_reg_n_0_[15]\,
      I3 => \slv_reg3_reg_n_0_[2]\,
      I4 => \errors_channel_reg_n_0_[31]\,
      O => \reg_data_out_reg[0]_i_28_n_0\
    );
\reg_data_out_reg[0]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \setpoint_ch14_up_reg_n_0_[0]\,
      I1 => p_2_in,
      I2 => \errors_channel_reg_n_0_[14]\,
      I3 => \slv_reg3_reg_n_0_[2]\,
      I4 => \errors_channel_reg_n_0_[30]\,
      O => \reg_data_out_reg[0]_i_29_n_0\
    );
\reg_data_out_reg[0]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_out_reg[0]_i_8_n_0\,
      I1 => \reg_data_out_reg[0]_i_9_n_0\,
      O => \reg_data_out_reg[0]_i_3_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[0]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAAAEA"
    )
        port map (
      I0 => sel0(0),
      I1 => p_2_in,
      I2 => \setpoint_ch0_up_reg_n_0_[0]\,
      I3 => \slv_reg3_reg_n_0_[0]\,
      I4 => \setpoint_ch0_down_reg_n_0_[0]\,
      O => \reg_data_out_reg[0]_i_30_n_0\
    );
\reg_data_out_reg[0]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[2]\,
      I1 => p_1_in,
      O => \reg_data_out_reg[0]_i_31_n_0\
    );
\reg_data_out_reg[0]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_2_in,
      I1 => \slv_reg3_reg_n_0_[0]\,
      O => \reg_data_out_reg[0]_i_32_n_0\
    );
\reg_data_out_reg[0]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000202A2A2A"
    )
        port map (
      I0 => sel0(0),
      I1 => \setpoint_ch1_down_reg_n_0_[0]\,
      I2 => \slv_reg3_reg_n_0_[0]\,
      I3 => \setpoint_ch1_up_reg_n_0_[0]\,
      I4 => p_2_in,
      I5 => \reg_data_out_reg[0]_i_40_n_0\,
      O => \reg_data_out_reg[0]_i_33_n_0\
    );
\reg_data_out_reg[0]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \setpoint_ch3_up_reg_n_0_[0]\,
      I1 => p_2_in,
      I2 => \errors_channel_reg_n_0_[3]\,
      I3 => \slv_reg3_reg_n_0_[2]\,
      I4 => \errors_channel_reg_n_0_[19]\,
      O => \reg_data_out_reg[0]_i_34_n_0\
    );
\reg_data_out_reg[0]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \setpoint_ch2_up_reg_n_0_[0]\,
      I1 => p_2_in,
      I2 => \errors_channel_reg_n_0_[2]\,
      I3 => \slv_reg3_reg_n_0_[2]\,
      I4 => \errors_channel_reg_n_0_[18]\,
      O => \reg_data_out_reg[0]_i_35_n_0\
    );
\reg_data_out_reg[0]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \setpoint_ch5_up_reg_n_0_[0]\,
      I1 => p_2_in,
      I2 => \errors_channel_reg_n_0_[5]\,
      I3 => \slv_reg3_reg_n_0_[2]\,
      I4 => \errors_channel_reg_n_0_[21]\,
      O => \reg_data_out_reg[0]_i_36_n_0\
    );
\reg_data_out_reg[0]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \setpoint_ch4_up_reg_n_0_[0]\,
      I1 => p_2_in,
      I2 => \errors_channel_reg_n_0_[4]\,
      I3 => \slv_reg3_reg_n_0_[2]\,
      I4 => \errors_channel_reg_n_0_[20]\,
      O => \reg_data_out_reg[0]_i_37_n_0\
    );
\reg_data_out_reg[0]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \setpoint_ch7_up_reg_n_0_[0]\,
      I1 => p_2_in,
      I2 => \errors_channel_reg_n_0_[7]\,
      I3 => \slv_reg3_reg_n_0_[2]\,
      I4 => \errors_channel_reg_n_0_[23]\,
      O => \reg_data_out_reg[0]_i_38_n_0\
    );
\reg_data_out_reg[0]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \setpoint_ch6_up_reg_n_0_[0]\,
      I1 => p_2_in,
      I2 => \errors_channel_reg_n_0_[6]\,
      I3 => \slv_reg3_reg_n_0_[2]\,
      I4 => \errors_channel_reg_n_0_[22]\,
      O => \reg_data_out_reg[0]_i_39_n_0\
    );
\reg_data_out_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[0]_i_10_n_0\,
      I1 => \reg_data_out_reg[0]_i_11_n_0\,
      O => \reg_data_out_reg[0]_i_4_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[0]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => \errors_channel_reg_n_0_[17]\,
      I1 => \slv_reg3_reg_n_0_[2]\,
      I2 => \errors_channel_reg_n_0_[1]\,
      I3 => \slv_reg3_reg_n_0_[0]\,
      I4 => p_2_in,
      O => \reg_data_out_reg[0]_i_40_n_0\
    );
\reg_data_out_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[0]_i_12_n_0\,
      I1 => \reg_data_out_reg[0]_i_13_n_0\,
      O => \reg_data_out_reg[0]_i_5_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[0]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[0]_i_14_n_0\,
      I1 => \reg_data_out_reg[0]_i_15_n_0\,
      O => \reg_data_out_reg[0]_i_6_n_0\,
      S => sel0(1)
    );
\reg_data_out_reg[0]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[0]_i_16_n_0\,
      I1 => \reg_data_out_reg[0]_i_17_n_0\,
      O => \reg_data_out_reg[0]_i_7_n_0\,
      S => sel0(1)
    );
\reg_data_out_reg[0]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[0]_i_18_n_0\,
      I1 => \reg_data_out_reg[0]_i_19_n_0\,
      O => \reg_data_out_reg[0]_i_8_n_0\,
      S => sel0(1)
    );
\reg_data_out_reg[0]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[0]_i_20_n_0\,
      I1 => \reg_data_out_reg[0]_i_21_n_0\,
      O => \reg_data_out_reg[0]_i_9_n_0\,
      S => sel0(1)
    );
\reg_data_out_reg[10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \reg_data_out_reg[10]_i_1_n_0\,
      G => \reg_data_out_reg[31]_i_2_n_0\,
      GE => '1',
      Q => reg_data_out(10)
    );
\reg_data_out_reg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[10]_i_2_n_0\,
      I1 => \reg_data_out_reg[10]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \reg_data_out_reg[10]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \reg_data_out_reg[10]_i_5_n_0\,
      O => \reg_data_out_reg[10]_i_1_n_0\
    );
\reg_data_out_reg[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch7_down_reg_n_0_[10]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch7_up_reg_n_0_[10]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[10]_i_22_n_0\,
      O => \reg_data_out_reg[10]_i_10_n_0\
    );
\reg_data_out_reg[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch5_down_reg_n_0_[10]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch5_up_reg_n_0_[10]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[10]_i_23_n_0\,
      O => \reg_data_out_reg[10]_i_11_n_0\
    );
\reg_data_out_reg[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch3_down_reg_n_0_[10]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch3_up_reg_n_0_[10]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[10]_i_24_n_0\,
      O => \reg_data_out_reg[10]_i_12_n_0\
    );
\reg_data_out_reg[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F7FFFF07F70000"
    )
        port map (
      I0 => \setpoint_ch1_up_reg_n_0_[10]\,
      I1 => p_2_in,
      I2 => \slv_reg3_reg_n_0_[0]\,
      I3 => \setpoint_ch1_down_reg_n_0_[10]\,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[10]_i_25_n_0\,
      O => \reg_data_out_reg[10]_i_13_n_0\
    );
\reg_data_out_reg[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch11(10),
      I1 => ch10(10),
      I2 => sel0(1),
      I3 => ch9(10),
      I4 => sel0(0),
      I5 => ch8(10),
      O => \reg_data_out_reg[10]_i_14_n_0\
    );
\reg_data_out_reg[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch15(10),
      I1 => ch14(10),
      I2 => sel0(1),
      I3 => ch13(10),
      I4 => sel0(0),
      I5 => ch12(10),
      O => \reg_data_out_reg[10]_i_15_n_0\
    );
\reg_data_out_reg[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch3(10),
      I1 => ch2(10),
      I2 => sel0(1),
      I3 => ch1(10),
      I4 => sel0(0),
      I5 => ch0(10),
      O => \reg_data_out_reg[10]_i_16_n_0\
    );
\reg_data_out_reg[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch7(10),
      I1 => ch6(10),
      I2 => sel0(1),
      I3 => ch5(10),
      I4 => sel0(0),
      I5 => ch4(10),
      O => \reg_data_out_reg[10]_i_17_n_0\
    );
\reg_data_out_reg[10]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch14_down_reg_n_0_[10]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch14_up_reg_n_0_[10]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[10]_i_18_n_0\
    );
\reg_data_out_reg[10]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch12_down_reg_n_0_[10]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch12_up_reg_n_0_[10]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[10]_i_19_n_0\
    );
\reg_data_out_reg[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[10]_i_6_n_0\,
      I1 => \reg_data_out_reg[10]_i_7_n_0\,
      I2 => sel0(2),
      I3 => \reg_data_out_reg[10]_i_8_n_0\,
      I4 => sel0(1),
      I5 => \reg_data_out_reg[10]_i_9_n_0\,
      O => \reg_data_out_reg[10]_i_2_n_0\
    );
\reg_data_out_reg[10]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch10_down_reg_n_0_[10]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch10_up_reg_n_0_[10]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[10]_i_20_n_0\
    );
\reg_data_out_reg[10]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch8_down_reg_n_0_[10]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch8_up_reg_n_0_[10]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[10]_i_21_n_0\
    );
\reg_data_out_reg[10]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch6_down_reg_n_0_[10]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch6_up_reg_n_0_[10]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[10]_i_22_n_0\
    );
\reg_data_out_reg[10]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch4_down_reg_n_0_[10]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch4_up_reg_n_0_[10]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[10]_i_23_n_0\
    );
\reg_data_out_reg[10]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch2_down_reg_n_0_[10]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch2_up_reg_n_0_[10]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[10]_i_24_n_0\
    );
\reg_data_out_reg[10]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DDDDDDD0DDD"
    )
        port map (
      I0 => \errors_channel_reg_n_0_[10]\,
      I1 => \reg_data_out_reg[31]_i_8_n_0\,
      I2 => p_2_in,
      I3 => \setpoint_ch0_up_reg_n_0_[10]\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      I5 => \setpoint_ch0_down_reg_n_0_[10]\,
      O => \reg_data_out_reg[10]_i_25_n_0\
    );
\reg_data_out_reg[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0C0C0CFCF"
    )
        port map (
      I0 => \reg_data_out_reg[10]_i_10_n_0\,
      I1 => \reg_data_out_reg[10]_i_11_n_0\,
      I2 => sel0(2),
      I3 => \reg_data_out_reg[10]_i_12_n_0\,
      I4 => \reg_data_out_reg[10]_i_13_n_0\,
      I5 => sel0(1),
      O => \reg_data_out_reg[10]_i_3_n_0\
    );
\reg_data_out_reg[10]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[10]_i_14_n_0\,
      I1 => \reg_data_out_reg[10]_i_15_n_0\,
      O => \reg_data_out_reg[10]_i_4_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[10]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[10]_i_16_n_0\,
      I1 => \reg_data_out_reg[10]_i_17_n_0\,
      O => \reg_data_out_reg[10]_i_5_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch15_down_reg_n_0_[10]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch15_up_reg_n_0_[10]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[10]_i_18_n_0\,
      O => \reg_data_out_reg[10]_i_6_n_0\
    );
\reg_data_out_reg[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch13_down_reg_n_0_[10]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch13_up_reg_n_0_[10]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[10]_i_19_n_0\,
      O => \reg_data_out_reg[10]_i_7_n_0\
    );
\reg_data_out_reg[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch11_down_reg_n_0_[10]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch11_up_reg_n_0_[10]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[10]_i_20_n_0\,
      O => \reg_data_out_reg[10]_i_8_n_0\
    );
\reg_data_out_reg[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch9_down_reg_n_0_[10]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch9_up_reg_n_0_[10]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[10]_i_21_n_0\,
      O => \reg_data_out_reg[10]_i_9_n_0\
    );
\reg_data_out_reg[11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \reg_data_out_reg[11]_i_1_n_0\,
      G => \reg_data_out_reg[31]_i_2_n_0\,
      GE => '1',
      Q => reg_data_out(11)
    );
\reg_data_out_reg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[11]_i_2_n_0\,
      I1 => \reg_data_out_reg[11]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \reg_data_out_reg[11]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \reg_data_out_reg[11]_i_5_n_0\,
      O => \reg_data_out_reg[11]_i_1_n_0\
    );
\reg_data_out_reg[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch7_down_reg_n_0_[11]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch7_up_reg_n_0_[11]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[11]_i_22_n_0\,
      O => \reg_data_out_reg[11]_i_10_n_0\
    );
\reg_data_out_reg[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch5_down_reg_n_0_[11]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch5_up_reg_n_0_[11]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[11]_i_23_n_0\,
      O => \reg_data_out_reg[11]_i_11_n_0\
    );
\reg_data_out_reg[11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch3_down_reg_n_0_[11]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch3_up_reg_n_0_[11]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[11]_i_24_n_0\,
      O => \reg_data_out_reg[11]_i_12_n_0\
    );
\reg_data_out_reg[11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F7FFFF07F70000"
    )
        port map (
      I0 => \setpoint_ch1_up_reg_n_0_[11]\,
      I1 => p_2_in,
      I2 => \slv_reg3_reg_n_0_[0]\,
      I3 => \setpoint_ch1_down_reg_n_0_[11]\,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[11]_i_25_n_0\,
      O => \reg_data_out_reg[11]_i_13_n_0\
    );
\reg_data_out_reg[11]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch11(11),
      I1 => ch10(11),
      I2 => sel0(1),
      I3 => ch9(11),
      I4 => sel0(0),
      I5 => ch8(11),
      O => \reg_data_out_reg[11]_i_14_n_0\
    );
\reg_data_out_reg[11]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch15(11),
      I1 => ch14(11),
      I2 => sel0(1),
      I3 => ch13(11),
      I4 => sel0(0),
      I5 => ch12(11),
      O => \reg_data_out_reg[11]_i_15_n_0\
    );
\reg_data_out_reg[11]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch3(11),
      I1 => ch2(11),
      I2 => sel0(1),
      I3 => ch1(11),
      I4 => sel0(0),
      I5 => ch0(11),
      O => \reg_data_out_reg[11]_i_16_n_0\
    );
\reg_data_out_reg[11]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch7(11),
      I1 => ch6(11),
      I2 => sel0(1),
      I3 => ch5(11),
      I4 => sel0(0),
      I5 => ch4(11),
      O => \reg_data_out_reg[11]_i_17_n_0\
    );
\reg_data_out_reg[11]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch14_down_reg_n_0_[11]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch14_up_reg_n_0_[11]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[11]_i_18_n_0\
    );
\reg_data_out_reg[11]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch12_down_reg_n_0_[11]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch12_up_reg_n_0_[11]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[11]_i_19_n_0\
    );
\reg_data_out_reg[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[11]_i_6_n_0\,
      I1 => \reg_data_out_reg[11]_i_7_n_0\,
      I2 => sel0(2),
      I3 => \reg_data_out_reg[11]_i_8_n_0\,
      I4 => sel0(1),
      I5 => \reg_data_out_reg[11]_i_9_n_0\,
      O => \reg_data_out_reg[11]_i_2_n_0\
    );
\reg_data_out_reg[11]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch10_down_reg_n_0_[11]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch10_up_reg_n_0_[11]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[11]_i_20_n_0\
    );
\reg_data_out_reg[11]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch8_down_reg_n_0_[11]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch8_up_reg_n_0_[11]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[11]_i_21_n_0\
    );
\reg_data_out_reg[11]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch6_down_reg_n_0_[11]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch6_up_reg_n_0_[11]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[11]_i_22_n_0\
    );
\reg_data_out_reg[11]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch4_down_reg_n_0_[11]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch4_up_reg_n_0_[11]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[11]_i_23_n_0\
    );
\reg_data_out_reg[11]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch2_down_reg_n_0_[11]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch2_up_reg_n_0_[11]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[11]_i_24_n_0\
    );
\reg_data_out_reg[11]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DDDDDDD0DDD"
    )
        port map (
      I0 => \errors_channel_reg_n_0_[11]\,
      I1 => \reg_data_out_reg[31]_i_8_n_0\,
      I2 => p_2_in,
      I3 => \setpoint_ch0_up_reg_n_0_[11]\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      I5 => \setpoint_ch0_down_reg_n_0_[11]\,
      O => \reg_data_out_reg[11]_i_25_n_0\
    );
\reg_data_out_reg[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0C0C0CFCF"
    )
        port map (
      I0 => \reg_data_out_reg[11]_i_10_n_0\,
      I1 => \reg_data_out_reg[11]_i_11_n_0\,
      I2 => sel0(2),
      I3 => \reg_data_out_reg[11]_i_12_n_0\,
      I4 => \reg_data_out_reg[11]_i_13_n_0\,
      I5 => sel0(1),
      O => \reg_data_out_reg[11]_i_3_n_0\
    );
\reg_data_out_reg[11]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[11]_i_14_n_0\,
      I1 => \reg_data_out_reg[11]_i_15_n_0\,
      O => \reg_data_out_reg[11]_i_4_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[11]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[11]_i_16_n_0\,
      I1 => \reg_data_out_reg[11]_i_17_n_0\,
      O => \reg_data_out_reg[11]_i_5_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch15_down_reg_n_0_[11]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch15_up_reg_n_0_[11]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[11]_i_18_n_0\,
      O => \reg_data_out_reg[11]_i_6_n_0\
    );
\reg_data_out_reg[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch13_down_reg_n_0_[11]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch13_up_reg_n_0_[11]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[11]_i_19_n_0\,
      O => \reg_data_out_reg[11]_i_7_n_0\
    );
\reg_data_out_reg[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch11_down_reg_n_0_[11]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch11_up_reg_n_0_[11]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[11]_i_20_n_0\,
      O => \reg_data_out_reg[11]_i_8_n_0\
    );
\reg_data_out_reg[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch9_down_reg_n_0_[11]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch9_up_reg_n_0_[11]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[11]_i_21_n_0\,
      O => \reg_data_out_reg[11]_i_9_n_0\
    );
\reg_data_out_reg[12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \reg_data_out_reg[12]_i_1_n_0\,
      G => \reg_data_out_reg[31]_i_2_n_0\,
      GE => '1',
      Q => reg_data_out(12)
    );
\reg_data_out_reg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[12]_i_2_n_0\,
      I1 => \reg_data_out_reg[12]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \reg_data_out_reg[12]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \reg_data_out_reg[12]_i_5_n_0\,
      O => \reg_data_out_reg[12]_i_1_n_0\
    );
\reg_data_out_reg[12]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch7_down_reg_n_0_[12]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch7_up_reg_n_0_[12]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[12]_i_22_n_0\,
      O => \reg_data_out_reg[12]_i_10_n_0\
    );
\reg_data_out_reg[12]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch5_down_reg_n_0_[12]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch5_up_reg_n_0_[12]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[12]_i_23_n_0\,
      O => \reg_data_out_reg[12]_i_11_n_0\
    );
\reg_data_out_reg[12]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch3_down_reg_n_0_[12]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch3_up_reg_n_0_[12]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[12]_i_24_n_0\,
      O => \reg_data_out_reg[12]_i_12_n_0\
    );
\reg_data_out_reg[12]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F7FFFF07F70000"
    )
        port map (
      I0 => \setpoint_ch1_up_reg_n_0_[12]\,
      I1 => p_2_in,
      I2 => \slv_reg3_reg_n_0_[0]\,
      I3 => \setpoint_ch1_down_reg_n_0_[12]\,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[12]_i_25_n_0\,
      O => \reg_data_out_reg[12]_i_13_n_0\
    );
\reg_data_out_reg[12]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch11(12),
      I1 => ch10(12),
      I2 => sel0(1),
      I3 => ch9(12),
      I4 => sel0(0),
      I5 => ch8(12),
      O => \reg_data_out_reg[12]_i_14_n_0\
    );
\reg_data_out_reg[12]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch15(12),
      I1 => ch14(12),
      I2 => sel0(1),
      I3 => ch13(12),
      I4 => sel0(0),
      I5 => ch12(12),
      O => \reg_data_out_reg[12]_i_15_n_0\
    );
\reg_data_out_reg[12]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch3(12),
      I1 => ch2(12),
      I2 => sel0(1),
      I3 => ch1(12),
      I4 => sel0(0),
      I5 => ch0(12),
      O => \reg_data_out_reg[12]_i_16_n_0\
    );
\reg_data_out_reg[12]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch7(12),
      I1 => ch6(12),
      I2 => sel0(1),
      I3 => ch5(12),
      I4 => sel0(0),
      I5 => ch4(12),
      O => \reg_data_out_reg[12]_i_17_n_0\
    );
\reg_data_out_reg[12]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch14_down_reg_n_0_[12]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch14_up_reg_n_0_[12]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[12]_i_18_n_0\
    );
\reg_data_out_reg[12]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch12_down_reg_n_0_[12]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch12_up_reg_n_0_[12]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[12]_i_19_n_0\
    );
\reg_data_out_reg[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[12]_i_6_n_0\,
      I1 => \reg_data_out_reg[12]_i_7_n_0\,
      I2 => sel0(2),
      I3 => \reg_data_out_reg[12]_i_8_n_0\,
      I4 => sel0(1),
      I5 => \reg_data_out_reg[12]_i_9_n_0\,
      O => \reg_data_out_reg[12]_i_2_n_0\
    );
\reg_data_out_reg[12]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch10_down_reg_n_0_[12]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch10_up_reg_n_0_[12]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[12]_i_20_n_0\
    );
\reg_data_out_reg[12]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch8_down_reg_n_0_[12]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch8_up_reg_n_0_[12]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[12]_i_21_n_0\
    );
\reg_data_out_reg[12]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch6_down_reg_n_0_[12]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch6_up_reg_n_0_[12]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[12]_i_22_n_0\
    );
\reg_data_out_reg[12]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch4_down_reg_n_0_[12]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch4_up_reg_n_0_[12]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[12]_i_23_n_0\
    );
\reg_data_out_reg[12]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch2_down_reg_n_0_[12]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch2_up_reg_n_0_[12]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[12]_i_24_n_0\
    );
\reg_data_out_reg[12]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DDDDDDD0DDD"
    )
        port map (
      I0 => \errors_channel_reg_n_0_[12]\,
      I1 => \reg_data_out_reg[31]_i_8_n_0\,
      I2 => p_2_in,
      I3 => \setpoint_ch0_up_reg_n_0_[12]\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      I5 => \setpoint_ch0_down_reg_n_0_[12]\,
      O => \reg_data_out_reg[12]_i_25_n_0\
    );
\reg_data_out_reg[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0C0C0CFCF"
    )
        port map (
      I0 => \reg_data_out_reg[12]_i_10_n_0\,
      I1 => \reg_data_out_reg[12]_i_11_n_0\,
      I2 => sel0(2),
      I3 => \reg_data_out_reg[12]_i_12_n_0\,
      I4 => \reg_data_out_reg[12]_i_13_n_0\,
      I5 => sel0(1),
      O => \reg_data_out_reg[12]_i_3_n_0\
    );
\reg_data_out_reg[12]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[12]_i_14_n_0\,
      I1 => \reg_data_out_reg[12]_i_15_n_0\,
      O => \reg_data_out_reg[12]_i_4_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[12]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[12]_i_16_n_0\,
      I1 => \reg_data_out_reg[12]_i_17_n_0\,
      O => \reg_data_out_reg[12]_i_5_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch15_down_reg_n_0_[12]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch15_up_reg_n_0_[12]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[12]_i_18_n_0\,
      O => \reg_data_out_reg[12]_i_6_n_0\
    );
\reg_data_out_reg[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch13_down_reg_n_0_[12]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch13_up_reg_n_0_[12]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[12]_i_19_n_0\,
      O => \reg_data_out_reg[12]_i_7_n_0\
    );
\reg_data_out_reg[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch11_down_reg_n_0_[12]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch11_up_reg_n_0_[12]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[12]_i_20_n_0\,
      O => \reg_data_out_reg[12]_i_8_n_0\
    );
\reg_data_out_reg[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch9_down_reg_n_0_[12]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch9_up_reg_n_0_[12]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[12]_i_21_n_0\,
      O => \reg_data_out_reg[12]_i_9_n_0\
    );
\reg_data_out_reg[13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \reg_data_out_reg[13]_i_1_n_0\,
      G => \reg_data_out_reg[31]_i_2_n_0\,
      GE => '1',
      Q => reg_data_out(13)
    );
\reg_data_out_reg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[13]_i_2_n_0\,
      I1 => \reg_data_out_reg[13]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \reg_data_out_reg[13]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \reg_data_out_reg[13]_i_5_n_0\,
      O => \reg_data_out_reg[13]_i_1_n_0\
    );
\reg_data_out_reg[13]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \setpoint_ch3_down_reg_n_0_[13]\,
      I1 => \setpoint_ch3_up_reg_n_0_[13]\,
      I2 => sel0(0),
      I3 => \setpoint_ch2_down_reg_n_0_[13]\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      I5 => \setpoint_ch2_up_reg_n_0_[13]\,
      O => \reg_data_out_reg[13]_i_10_n_0\
    );
\reg_data_out_reg[13]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F7FFFF07F70000"
    )
        port map (
      I0 => \setpoint_ch1_up_reg_n_0_[13]\,
      I1 => p_2_in,
      I2 => \slv_reg3_reg_n_0_[0]\,
      I3 => \setpoint_ch1_down_reg_n_0_[13]\,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[13]_i_21_n_0\,
      O => \reg_data_out_reg[13]_i_11_n_0\
    );
\reg_data_out_reg[13]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[13]_i_22_n_0\,
      I1 => \reg_data_out_reg[13]_i_23_n_0\,
      O => \reg_data_out_reg[13]_i_12_n_0\,
      S => \axi_araddr_reg[3]_rep_n_0\
    );
\reg_data_out_reg[13]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch11(13),
      I1 => ch10(13),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch9(13),
      I4 => sel0(0),
      I5 => ch8(13),
      O => \reg_data_out_reg[13]_i_13_n_0\
    );
\reg_data_out_reg[13]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch15(13),
      I1 => ch14(13),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch13(13),
      I4 => sel0(0),
      I5 => ch12(13),
      O => \reg_data_out_reg[13]_i_14_n_0\
    );
\reg_data_out_reg[13]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch3(13),
      I1 => ch2(13),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch1(13),
      I4 => sel0(0),
      I5 => ch0(13),
      O => \reg_data_out_reg[13]_i_15_n_0\
    );
\reg_data_out_reg[13]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch7(13),
      I1 => ch6(13),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch5(13),
      I4 => sel0(0),
      I5 => ch4(13),
      O => \reg_data_out_reg[13]_i_16_n_0\
    );
\reg_data_out_reg[13]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch14_down_reg_n_0_[13]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch14_up_reg_n_0_[13]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[13]_i_17_n_0\
    );
\reg_data_out_reg[13]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch12_down_reg_n_0_[13]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch12_up_reg_n_0_[13]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[13]_i_18_n_0\
    );
\reg_data_out_reg[13]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch10_down_reg_n_0_[13]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch10_up_reg_n_0_[13]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[13]_i_19_n_0\
    );
\reg_data_out_reg[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[13]_i_6_n_0\,
      I1 => \reg_data_out_reg[13]_i_7_n_0\,
      I2 => sel0(2),
      I3 => \reg_data_out_reg[13]_i_8_n_0\,
      I4 => \axi_araddr_reg[3]_rep_n_0\,
      I5 => \reg_data_out_reg[13]_i_9_n_0\,
      O => \reg_data_out_reg[13]_i_2_n_0\
    );
\reg_data_out_reg[13]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch8_down_reg_n_0_[13]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch8_up_reg_n_0_[13]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[13]_i_20_n_0\
    );
\reg_data_out_reg[13]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DDDDDDD0DDD"
    )
        port map (
      I0 => \errors_channel_reg_n_0_[13]\,
      I1 => \reg_data_out_reg[31]_i_8_n_0\,
      I2 => p_2_in,
      I3 => \setpoint_ch0_up_reg_n_0_[13]\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      I5 => \setpoint_ch0_down_reg_n_0_[13]\,
      O => \reg_data_out_reg[13]_i_21_n_0\
    );
\reg_data_out_reg[13]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch5_down_reg_n_0_[13]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch5_up_reg_n_0_[13]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[13]_i_24_n_0\,
      O => \reg_data_out_reg[13]_i_22_n_0\
    );
\reg_data_out_reg[13]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch7_down_reg_n_0_[13]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch7_up_reg_n_0_[13]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[13]_i_25_n_0\,
      O => \reg_data_out_reg[13]_i_23_n_0\
    );
\reg_data_out_reg[13]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch4_down_reg_n_0_[13]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch4_up_reg_n_0_[13]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[13]_i_24_n_0\
    );
\reg_data_out_reg[13]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch6_down_reg_n_0_[13]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch6_up_reg_n_0_[13]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[13]_i_25_n_0\
    );
\reg_data_out_reg[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2222222F222F"
    )
        port map (
      I0 => \reg_data_out_reg[28]_i_10_n_0\,
      I1 => \reg_data_out_reg[13]_i_10_n_0\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \reg_data_out_reg[13]_i_11_n_0\,
      I4 => \reg_data_out_reg[13]_i_12_n_0\,
      I5 => sel0(2),
      O => \reg_data_out_reg[13]_i_3_n_0\
    );
\reg_data_out_reg[13]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[13]_i_13_n_0\,
      I1 => \reg_data_out_reg[13]_i_14_n_0\,
      O => \reg_data_out_reg[13]_i_4_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[13]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[13]_i_15_n_0\,
      I1 => \reg_data_out_reg[13]_i_16_n_0\,
      O => \reg_data_out_reg[13]_i_5_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch15_down_reg_n_0_[13]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch15_up_reg_n_0_[13]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[13]_i_17_n_0\,
      O => \reg_data_out_reg[13]_i_6_n_0\
    );
\reg_data_out_reg[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch13_down_reg_n_0_[13]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch13_up_reg_n_0_[13]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[13]_i_18_n_0\,
      O => \reg_data_out_reg[13]_i_7_n_0\
    );
\reg_data_out_reg[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch11_down_reg_n_0_[13]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch11_up_reg_n_0_[13]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[13]_i_19_n_0\,
      O => \reg_data_out_reg[13]_i_8_n_0\
    );
\reg_data_out_reg[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch9_down_reg_n_0_[13]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch9_up_reg_n_0_[13]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[13]_i_20_n_0\,
      O => \reg_data_out_reg[13]_i_9_n_0\
    );
\reg_data_out_reg[14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \reg_data_out_reg[14]_i_1_n_0\,
      G => \reg_data_out_reg[31]_i_2_n_0\,
      GE => '1',
      Q => reg_data_out(14)
    );
\reg_data_out_reg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[14]_i_2_n_0\,
      I1 => \reg_data_out_reg[14]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \reg_data_out_reg[14]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \reg_data_out_reg[14]_i_5_n_0\,
      O => \reg_data_out_reg[14]_i_1_n_0\
    );
\reg_data_out_reg[14]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch7_down_reg_n_0_[14]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch7_up_reg_n_0_[14]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[14]_i_22_n_0\,
      O => \reg_data_out_reg[14]_i_10_n_0\
    );
\reg_data_out_reg[14]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch5_down_reg_n_0_[14]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch5_up_reg_n_0_[14]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[14]_i_23_n_0\,
      O => \reg_data_out_reg[14]_i_11_n_0\
    );
\reg_data_out_reg[14]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch3_down_reg_n_0_[14]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch3_up_reg_n_0_[14]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[14]_i_24_n_0\,
      O => \reg_data_out_reg[14]_i_12_n_0\
    );
\reg_data_out_reg[14]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F7FFFF07F70000"
    )
        port map (
      I0 => \setpoint_ch1_up_reg_n_0_[14]\,
      I1 => p_2_in,
      I2 => \slv_reg3_reg_n_0_[0]\,
      I3 => \setpoint_ch1_down_reg_n_0_[14]\,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[14]_i_25_n_0\,
      O => \reg_data_out_reg[14]_i_13_n_0\
    );
\reg_data_out_reg[14]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch11(14),
      I1 => ch10(14),
      I2 => sel0(1),
      I3 => ch9(14),
      I4 => sel0(0),
      I5 => ch8(14),
      O => \reg_data_out_reg[14]_i_14_n_0\
    );
\reg_data_out_reg[14]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch15(14),
      I1 => ch14(14),
      I2 => sel0(1),
      I3 => ch13(14),
      I4 => sel0(0),
      I5 => ch12(14),
      O => \reg_data_out_reg[14]_i_15_n_0\
    );
\reg_data_out_reg[14]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch3(14),
      I1 => ch2(14),
      I2 => sel0(1),
      I3 => ch1(14),
      I4 => sel0(0),
      I5 => ch0(14),
      O => \reg_data_out_reg[14]_i_16_n_0\
    );
\reg_data_out_reg[14]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch7(14),
      I1 => ch6(14),
      I2 => sel0(1),
      I3 => ch5(14),
      I4 => sel0(0),
      I5 => ch4(14),
      O => \reg_data_out_reg[14]_i_17_n_0\
    );
\reg_data_out_reg[14]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch14_down_reg_n_0_[14]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch14_up_reg_n_0_[14]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[14]_i_18_n_0\
    );
\reg_data_out_reg[14]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch12_down_reg_n_0_[14]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch12_up_reg_n_0_[14]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[14]_i_19_n_0\
    );
\reg_data_out_reg[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[14]_i_6_n_0\,
      I1 => \reg_data_out_reg[14]_i_7_n_0\,
      I2 => sel0(2),
      I3 => \reg_data_out_reg[14]_i_8_n_0\,
      I4 => sel0(1),
      I5 => \reg_data_out_reg[14]_i_9_n_0\,
      O => \reg_data_out_reg[14]_i_2_n_0\
    );
\reg_data_out_reg[14]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch10_down_reg_n_0_[14]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch10_up_reg_n_0_[14]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[14]_i_20_n_0\
    );
\reg_data_out_reg[14]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch8_down_reg_n_0_[14]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch8_up_reg_n_0_[14]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[14]_i_21_n_0\
    );
\reg_data_out_reg[14]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch6_down_reg_n_0_[14]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch6_up_reg_n_0_[14]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[14]_i_22_n_0\
    );
\reg_data_out_reg[14]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch4_down_reg_n_0_[14]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch4_up_reg_n_0_[14]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[14]_i_23_n_0\
    );
\reg_data_out_reg[14]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch2_down_reg_n_0_[14]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch2_up_reg_n_0_[14]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[14]_i_24_n_0\
    );
\reg_data_out_reg[14]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DDDDDDD0DDD"
    )
        port map (
      I0 => \errors_channel_reg_n_0_[14]\,
      I1 => \reg_data_out_reg[31]_i_8_n_0\,
      I2 => p_2_in,
      I3 => \setpoint_ch0_up_reg_n_0_[14]\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      I5 => \setpoint_ch0_down_reg_n_0_[14]\,
      O => \reg_data_out_reg[14]_i_25_n_0\
    );
\reg_data_out_reg[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0C0C0CFCF"
    )
        port map (
      I0 => \reg_data_out_reg[14]_i_10_n_0\,
      I1 => \reg_data_out_reg[14]_i_11_n_0\,
      I2 => sel0(2),
      I3 => \reg_data_out_reg[14]_i_12_n_0\,
      I4 => \reg_data_out_reg[14]_i_13_n_0\,
      I5 => sel0(1),
      O => \reg_data_out_reg[14]_i_3_n_0\
    );
\reg_data_out_reg[14]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[14]_i_14_n_0\,
      I1 => \reg_data_out_reg[14]_i_15_n_0\,
      O => \reg_data_out_reg[14]_i_4_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[14]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[14]_i_16_n_0\,
      I1 => \reg_data_out_reg[14]_i_17_n_0\,
      O => \reg_data_out_reg[14]_i_5_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch15_down_reg_n_0_[14]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch15_up_reg_n_0_[14]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[14]_i_18_n_0\,
      O => \reg_data_out_reg[14]_i_6_n_0\
    );
\reg_data_out_reg[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch13_down_reg_n_0_[14]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch13_up_reg_n_0_[14]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[14]_i_19_n_0\,
      O => \reg_data_out_reg[14]_i_7_n_0\
    );
\reg_data_out_reg[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch11_down_reg_n_0_[14]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch11_up_reg_n_0_[14]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[14]_i_20_n_0\,
      O => \reg_data_out_reg[14]_i_8_n_0\
    );
\reg_data_out_reg[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch9_down_reg_n_0_[14]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch9_up_reg_n_0_[14]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[14]_i_21_n_0\,
      O => \reg_data_out_reg[14]_i_9_n_0\
    );
\reg_data_out_reg[15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \reg_data_out_reg[15]_i_1_n_0\,
      G => \reg_data_out_reg[31]_i_2_n_0\,
      GE => '1',
      Q => reg_data_out(15)
    );
\reg_data_out_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[15]_i_2_n_0\,
      I1 => \reg_data_out_reg[15]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \reg_data_out_reg[15]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \reg_data_out_reg[15]_i_5_n_0\,
      O => \reg_data_out_reg[15]_i_1_n_0\
    );
\reg_data_out_reg[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F7FFFF07F70000"
    )
        port map (
      I0 => \setpoint_ch1_up_reg_n_0_[15]\,
      I1 => p_2_in,
      I2 => \slv_reg3_reg_n_0_[0]\,
      I3 => \setpoint_ch1_down_reg_n_0_[15]\,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[15]_i_21_n_0\,
      O => \reg_data_out_reg[15]_i_10_n_0\
    );
\reg_data_out_reg[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \setpoint_ch3_down_reg_n_0_[15]\,
      I1 => \setpoint_ch3_up_reg_n_0_[15]\,
      I2 => sel0(0),
      I3 => \setpoint_ch2_down_reg_n_0_[15]\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      I5 => \setpoint_ch2_up_reg_n_0_[15]\,
      O => \reg_data_out_reg[15]_i_11_n_0\
    );
\reg_data_out_reg[15]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[15]_i_22_n_0\,
      I1 => \reg_data_out_reg[15]_i_23_n_0\,
      O => \reg_data_out_reg[15]_i_12_n_0\,
      S => \axi_araddr_reg[3]_rep_n_0\
    );
\reg_data_out_reg[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch11(15),
      I1 => ch10(15),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch9(15),
      I4 => sel0(0),
      I5 => ch8(15),
      O => \reg_data_out_reg[15]_i_13_n_0\
    );
\reg_data_out_reg[15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch15(15),
      I1 => ch14(15),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch13(15),
      I4 => sel0(0),
      I5 => ch12(15),
      O => \reg_data_out_reg[15]_i_14_n_0\
    );
\reg_data_out_reg[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch3(15),
      I1 => ch2(15),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch1(15),
      I4 => sel0(0),
      I5 => ch0(15),
      O => \reg_data_out_reg[15]_i_15_n_0\
    );
\reg_data_out_reg[15]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch7(15),
      I1 => ch6(15),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch5(15),
      I4 => sel0(0),
      I5 => ch4(15),
      O => \reg_data_out_reg[15]_i_16_n_0\
    );
\reg_data_out_reg[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch14_down_reg_n_0_[15]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch14_up_reg_n_0_[15]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[15]_i_17_n_0\
    );
\reg_data_out_reg[15]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch12_down_reg_n_0_[15]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch12_up_reg_n_0_[15]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[15]_i_18_n_0\
    );
\reg_data_out_reg[15]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch10_down_reg_n_0_[15]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch10_up_reg_n_0_[15]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[15]_i_19_n_0\
    );
\reg_data_out_reg[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[15]_i_6_n_0\,
      I1 => \reg_data_out_reg[15]_i_7_n_0\,
      I2 => sel0(2),
      I3 => \reg_data_out_reg[15]_i_8_n_0\,
      I4 => \axi_araddr_reg[3]_rep_n_0\,
      I5 => \reg_data_out_reg[15]_i_9_n_0\,
      O => \reg_data_out_reg[15]_i_2_n_0\
    );
\reg_data_out_reg[15]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch8_down_reg_n_0_[15]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch8_up_reg_n_0_[15]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[15]_i_20_n_0\
    );
\reg_data_out_reg[15]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DDDDDDD0DDD"
    )
        port map (
      I0 => \errors_channel_reg_n_0_[15]\,
      I1 => \reg_data_out_reg[31]_i_8_n_0\,
      I2 => p_2_in,
      I3 => \setpoint_ch0_up_reg_n_0_[15]\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      I5 => \setpoint_ch0_down_reg_n_0_[15]\,
      O => \reg_data_out_reg[15]_i_21_n_0\
    );
\reg_data_out_reg[15]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch5_down_reg_n_0_[15]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch5_up_reg_n_0_[15]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[15]_i_24_n_0\,
      O => \reg_data_out_reg[15]_i_22_n_0\
    );
\reg_data_out_reg[15]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch7_down_reg_n_0_[15]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch7_up_reg_n_0_[15]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[15]_i_25_n_0\,
      O => \reg_data_out_reg[15]_i_23_n_0\
    );
\reg_data_out_reg[15]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch4_down_reg_n_0_[15]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch4_up_reg_n_0_[15]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[15]_i_24_n_0\
    );
\reg_data_out_reg[15]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch6_down_reg_n_0_[15]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch6_up_reg_n_0_[15]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[15]_i_25_n_0\
    );
\reg_data_out_reg[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00F011F111F1"
    )
        port map (
      I0 => \axi_araddr_reg[3]_rep_n_0\,
      I1 => \reg_data_out_reg[15]_i_10_n_0\,
      I2 => \reg_data_out_reg[28]_i_10_n_0\,
      I3 => \reg_data_out_reg[15]_i_11_n_0\,
      I4 => \reg_data_out_reg[15]_i_12_n_0\,
      I5 => sel0(2),
      O => \reg_data_out_reg[15]_i_3_n_0\
    );
\reg_data_out_reg[15]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[15]_i_13_n_0\,
      I1 => \reg_data_out_reg[15]_i_14_n_0\,
      O => \reg_data_out_reg[15]_i_4_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[15]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[15]_i_15_n_0\,
      I1 => \reg_data_out_reg[15]_i_16_n_0\,
      O => \reg_data_out_reg[15]_i_5_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch15_down_reg_n_0_[15]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch15_up_reg_n_0_[15]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[15]_i_17_n_0\,
      O => \reg_data_out_reg[15]_i_6_n_0\
    );
\reg_data_out_reg[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch13_down_reg_n_0_[15]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch13_up_reg_n_0_[15]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[15]_i_18_n_0\,
      O => \reg_data_out_reg[15]_i_7_n_0\
    );
\reg_data_out_reg[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch11_down_reg_n_0_[15]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch11_up_reg_n_0_[15]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[15]_i_19_n_0\,
      O => \reg_data_out_reg[15]_i_8_n_0\
    );
\reg_data_out_reg[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch9_down_reg_n_0_[15]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch9_up_reg_n_0_[15]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[15]_i_20_n_0\,
      O => \reg_data_out_reg[15]_i_9_n_0\
    );
\reg_data_out_reg[16]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \reg_data_out_reg[16]_i_1_n_0\,
      G => \reg_data_out_reg[31]_i_2_n_0\,
      GE => '1',
      Q => reg_data_out(16)
    );
\reg_data_out_reg[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[16]_i_2_n_0\,
      I1 => \reg_data_out_reg[16]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \reg_data_out_reg[16]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \reg_data_out_reg[16]_i_5_n_0\,
      O => \reg_data_out_reg[16]_i_1_n_0\
    );
\reg_data_out_reg[16]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch7_down_reg_n_0_[16]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch7_up_reg_n_0_[16]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[16]_i_22_n_0\,
      O => \reg_data_out_reg[16]_i_10_n_0\
    );
\reg_data_out_reg[16]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch5_down_reg_n_0_[16]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch5_up_reg_n_0_[16]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[16]_i_23_n_0\,
      O => \reg_data_out_reg[16]_i_11_n_0\
    );
\reg_data_out_reg[16]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch3_down_reg_n_0_[16]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch3_up_reg_n_0_[16]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[16]_i_24_n_0\,
      O => \reg_data_out_reg[16]_i_12_n_0\
    );
\reg_data_out_reg[16]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F7FFFF07F70000"
    )
        port map (
      I0 => \setpoint_ch1_up_reg_n_0_[16]\,
      I1 => p_2_in,
      I2 => \slv_reg3_reg_n_0_[0]\,
      I3 => \setpoint_ch1_down_reg_n_0_[16]\,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[16]_i_25_n_0\,
      O => \reg_data_out_reg[16]_i_13_n_0\
    );
\reg_data_out_reg[16]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch11(16),
      I1 => ch10(16),
      I2 => sel0(1),
      I3 => ch9(16),
      I4 => sel0(0),
      I5 => ch8(16),
      O => \reg_data_out_reg[16]_i_14_n_0\
    );
\reg_data_out_reg[16]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch15(16),
      I1 => ch14(16),
      I2 => sel0(1),
      I3 => ch13(16),
      I4 => sel0(0),
      I5 => ch12(16),
      O => \reg_data_out_reg[16]_i_15_n_0\
    );
\reg_data_out_reg[16]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch3(16),
      I1 => ch2(16),
      I2 => sel0(1),
      I3 => ch1(16),
      I4 => sel0(0),
      I5 => ch0(16),
      O => \reg_data_out_reg[16]_i_16_n_0\
    );
\reg_data_out_reg[16]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch7(16),
      I1 => ch6(16),
      I2 => sel0(1),
      I3 => ch5(16),
      I4 => sel0(0),
      I5 => ch4(16),
      O => \reg_data_out_reg[16]_i_17_n_0\
    );
\reg_data_out_reg[16]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch14_down_reg_n_0_[16]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch14_up_reg_n_0_[16]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[16]_i_18_n_0\
    );
\reg_data_out_reg[16]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch12_down_reg_n_0_[16]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch12_up_reg_n_0_[16]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[16]_i_19_n_0\
    );
\reg_data_out_reg[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[16]_i_6_n_0\,
      I1 => \reg_data_out_reg[16]_i_7_n_0\,
      I2 => sel0(2),
      I3 => \reg_data_out_reg[16]_i_8_n_0\,
      I4 => sel0(1),
      I5 => \reg_data_out_reg[16]_i_9_n_0\,
      O => \reg_data_out_reg[16]_i_2_n_0\
    );
\reg_data_out_reg[16]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch10_down_reg_n_0_[16]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch10_up_reg_n_0_[16]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[16]_i_20_n_0\
    );
\reg_data_out_reg[16]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch8_down_reg_n_0_[16]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch8_up_reg_n_0_[16]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[16]_i_21_n_0\
    );
\reg_data_out_reg[16]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch6_down_reg_n_0_[16]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch6_up_reg_n_0_[16]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[16]_i_22_n_0\
    );
\reg_data_out_reg[16]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch4_down_reg_n_0_[16]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch4_up_reg_n_0_[16]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[16]_i_23_n_0\
    );
\reg_data_out_reg[16]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch2_down_reg_n_0_[16]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch2_up_reg_n_0_[16]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[16]_i_24_n_0\
    );
\reg_data_out_reg[16]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DDDDDDD0DDD"
    )
        port map (
      I0 => data3,
      I1 => \reg_data_out_reg[31]_i_8_n_0\,
      I2 => p_2_in,
      I3 => \setpoint_ch0_up_reg_n_0_[16]\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      I5 => \setpoint_ch0_down_reg_n_0_[16]\,
      O => \reg_data_out_reg[16]_i_25_n_0\
    );
\reg_data_out_reg[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0C0C0CFCF"
    )
        port map (
      I0 => \reg_data_out_reg[16]_i_10_n_0\,
      I1 => \reg_data_out_reg[16]_i_11_n_0\,
      I2 => sel0(2),
      I3 => \reg_data_out_reg[16]_i_12_n_0\,
      I4 => \reg_data_out_reg[16]_i_13_n_0\,
      I5 => sel0(1),
      O => \reg_data_out_reg[16]_i_3_n_0\
    );
\reg_data_out_reg[16]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[16]_i_14_n_0\,
      I1 => \reg_data_out_reg[16]_i_15_n_0\,
      O => \reg_data_out_reg[16]_i_4_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[16]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[16]_i_16_n_0\,
      I1 => \reg_data_out_reg[16]_i_17_n_0\,
      O => \reg_data_out_reg[16]_i_5_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch15_down_reg_n_0_[16]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch15_up_reg_n_0_[16]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[16]_i_18_n_0\,
      O => \reg_data_out_reg[16]_i_6_n_0\
    );
\reg_data_out_reg[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch13_down_reg_n_0_[16]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch13_up_reg_n_0_[16]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[16]_i_19_n_0\,
      O => \reg_data_out_reg[16]_i_7_n_0\
    );
\reg_data_out_reg[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch11_down_reg_n_0_[16]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch11_up_reg_n_0_[16]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[16]_i_20_n_0\,
      O => \reg_data_out_reg[16]_i_8_n_0\
    );
\reg_data_out_reg[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch9_down_reg_n_0_[16]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch9_up_reg_n_0_[16]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[16]_i_21_n_0\,
      O => \reg_data_out_reg[16]_i_9_n_0\
    );
\reg_data_out_reg[17]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \reg_data_out_reg[17]_i_1_n_0\,
      G => \reg_data_out_reg[31]_i_2_n_0\,
      GE => '1',
      Q => reg_data_out(17)
    );
\reg_data_out_reg[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[17]_i_2_n_0\,
      I1 => \reg_data_out_reg[17]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \reg_data_out_reg[17]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \reg_data_out_reg[17]_i_5_n_0\,
      O => \reg_data_out_reg[17]_i_1_n_0\
    );
\reg_data_out_reg[17]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \setpoint_ch3_down_reg_n_0_[17]\,
      I1 => \setpoint_ch3_up_reg_n_0_[17]\,
      I2 => sel0(0),
      I3 => \setpoint_ch2_down_reg_n_0_[17]\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      I5 => \setpoint_ch2_up_reg_n_0_[17]\,
      O => \reg_data_out_reg[17]_i_10_n_0\
    );
\reg_data_out_reg[17]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F7FFFF07F70000"
    )
        port map (
      I0 => \setpoint_ch1_up_reg_n_0_[17]\,
      I1 => p_2_in,
      I2 => \slv_reg3_reg_n_0_[0]\,
      I3 => \setpoint_ch1_down_reg_n_0_[17]\,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[17]_i_21_n_0\,
      O => \reg_data_out_reg[17]_i_11_n_0\
    );
\reg_data_out_reg[17]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[17]_i_22_n_0\,
      I1 => \reg_data_out_reg[17]_i_23_n_0\,
      O => \reg_data_out_reg[17]_i_12_n_0\,
      S => \axi_araddr_reg[3]_rep_n_0\
    );
\reg_data_out_reg[17]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch11(17),
      I1 => ch10(17),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch9(17),
      I4 => sel0(0),
      I5 => ch8(17),
      O => \reg_data_out_reg[17]_i_13_n_0\
    );
\reg_data_out_reg[17]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch15(17),
      I1 => ch14(17),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch13(17),
      I4 => sel0(0),
      I5 => ch12(17),
      O => \reg_data_out_reg[17]_i_14_n_0\
    );
\reg_data_out_reg[17]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch3(17),
      I1 => ch2(17),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch1(17),
      I4 => sel0(0),
      I5 => ch0(17),
      O => \reg_data_out_reg[17]_i_15_n_0\
    );
\reg_data_out_reg[17]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch7(17),
      I1 => ch6(17),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch5(17),
      I4 => sel0(0),
      I5 => ch4(17),
      O => \reg_data_out_reg[17]_i_16_n_0\
    );
\reg_data_out_reg[17]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch14_down_reg_n_0_[17]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch14_up_reg_n_0_[17]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[17]_i_17_n_0\
    );
\reg_data_out_reg[17]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch12_down_reg_n_0_[17]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch12_up_reg_n_0_[17]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[17]_i_18_n_0\
    );
\reg_data_out_reg[17]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch10_down_reg_n_0_[17]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch10_up_reg_n_0_[17]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[17]_i_19_n_0\
    );
\reg_data_out_reg[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[17]_i_6_n_0\,
      I1 => \reg_data_out_reg[17]_i_7_n_0\,
      I2 => sel0(2),
      I3 => \reg_data_out_reg[17]_i_8_n_0\,
      I4 => \axi_araddr_reg[3]_rep_n_0\,
      I5 => \reg_data_out_reg[17]_i_9_n_0\,
      O => \reg_data_out_reg[17]_i_2_n_0\
    );
\reg_data_out_reg[17]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch8_down_reg_n_0_[17]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch8_up_reg_n_0_[17]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[17]_i_20_n_0\
    );
\reg_data_out_reg[17]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DDDDDDD0DDD"
    )
        port map (
      I0 => \errors_channel_reg_n_0_[17]\,
      I1 => \reg_data_out_reg[31]_i_8_n_0\,
      I2 => p_2_in,
      I3 => \setpoint_ch0_up_reg_n_0_[17]\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      I5 => \setpoint_ch0_down_reg_n_0_[17]\,
      O => \reg_data_out_reg[17]_i_21_n_0\
    );
\reg_data_out_reg[17]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch5_down_reg_n_0_[17]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch5_up_reg_n_0_[17]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[17]_i_24_n_0\,
      O => \reg_data_out_reg[17]_i_22_n_0\
    );
\reg_data_out_reg[17]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch7_down_reg_n_0_[17]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch7_up_reg_n_0_[17]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[17]_i_25_n_0\,
      O => \reg_data_out_reg[17]_i_23_n_0\
    );
\reg_data_out_reg[17]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch4_down_reg_n_0_[17]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch4_up_reg_n_0_[17]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[17]_i_24_n_0\
    );
\reg_data_out_reg[17]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch6_down_reg_n_0_[17]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch6_up_reg_n_0_[17]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[17]_i_25_n_0\
    );
\reg_data_out_reg[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2222222F222F"
    )
        port map (
      I0 => \reg_data_out_reg[28]_i_10_n_0\,
      I1 => \reg_data_out_reg[17]_i_10_n_0\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \reg_data_out_reg[17]_i_11_n_0\,
      I4 => \reg_data_out_reg[17]_i_12_n_0\,
      I5 => sel0(2),
      O => \reg_data_out_reg[17]_i_3_n_0\
    );
\reg_data_out_reg[17]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[17]_i_13_n_0\,
      I1 => \reg_data_out_reg[17]_i_14_n_0\,
      O => \reg_data_out_reg[17]_i_4_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[17]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[17]_i_15_n_0\,
      I1 => \reg_data_out_reg[17]_i_16_n_0\,
      O => \reg_data_out_reg[17]_i_5_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch15_down_reg_n_0_[17]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch15_up_reg_n_0_[17]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[17]_i_17_n_0\,
      O => \reg_data_out_reg[17]_i_6_n_0\
    );
\reg_data_out_reg[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch13_down_reg_n_0_[17]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch13_up_reg_n_0_[17]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[17]_i_18_n_0\,
      O => \reg_data_out_reg[17]_i_7_n_0\
    );
\reg_data_out_reg[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch11_down_reg_n_0_[17]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch11_up_reg_n_0_[17]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[17]_i_19_n_0\,
      O => \reg_data_out_reg[17]_i_8_n_0\
    );
\reg_data_out_reg[17]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch9_down_reg_n_0_[17]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch9_up_reg_n_0_[17]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[17]_i_20_n_0\,
      O => \reg_data_out_reg[17]_i_9_n_0\
    );
\reg_data_out_reg[18]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \reg_data_out_reg[18]_i_1_n_0\,
      G => \reg_data_out_reg[31]_i_2_n_0\,
      GE => '1',
      Q => reg_data_out(18)
    );
\reg_data_out_reg[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[18]_i_2_n_0\,
      I1 => \reg_data_out_reg[18]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \reg_data_out_reg[18]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \reg_data_out_reg[18]_i_5_n_0\,
      O => \reg_data_out_reg[18]_i_1_n_0\
    );
\reg_data_out_reg[18]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \setpoint_ch3_down_reg_n_0_[18]\,
      I1 => \setpoint_ch3_up_reg_n_0_[18]\,
      I2 => sel0(0),
      I3 => \setpoint_ch2_down_reg_n_0_[18]\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      I5 => \setpoint_ch2_up_reg_n_0_[18]\,
      O => \reg_data_out_reg[18]_i_10_n_0\
    );
\reg_data_out_reg[18]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F7FFFF07F70000"
    )
        port map (
      I0 => \setpoint_ch1_up_reg_n_0_[18]\,
      I1 => p_2_in,
      I2 => \slv_reg3_reg_n_0_[0]\,
      I3 => \setpoint_ch1_down_reg_n_0_[18]\,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[18]_i_21_n_0\,
      O => \reg_data_out_reg[18]_i_11_n_0\
    );
\reg_data_out_reg[18]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[18]_i_22_n_0\,
      I1 => \reg_data_out_reg[18]_i_23_n_0\,
      O => \reg_data_out_reg[18]_i_12_n_0\,
      S => \axi_araddr_reg[3]_rep_n_0\
    );
\reg_data_out_reg[18]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch11(18),
      I1 => ch10(18),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch9(18),
      I4 => sel0(0),
      I5 => ch8(18),
      O => \reg_data_out_reg[18]_i_13_n_0\
    );
\reg_data_out_reg[18]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch15(18),
      I1 => ch14(18),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch13(18),
      I4 => sel0(0),
      I5 => ch12(18),
      O => \reg_data_out_reg[18]_i_14_n_0\
    );
\reg_data_out_reg[18]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch3(18),
      I1 => ch2(18),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch1(18),
      I4 => sel0(0),
      I5 => ch0(18),
      O => \reg_data_out_reg[18]_i_15_n_0\
    );
\reg_data_out_reg[18]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch7(18),
      I1 => ch6(18),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch5(18),
      I4 => sel0(0),
      I5 => ch4(18),
      O => \reg_data_out_reg[18]_i_16_n_0\
    );
\reg_data_out_reg[18]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch14_down_reg_n_0_[18]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch14_up_reg_n_0_[18]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[18]_i_17_n_0\
    );
\reg_data_out_reg[18]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch12_down_reg_n_0_[18]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch12_up_reg_n_0_[18]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[18]_i_18_n_0\
    );
\reg_data_out_reg[18]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch10_down_reg_n_0_[18]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch10_up_reg_n_0_[18]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[18]_i_19_n_0\
    );
\reg_data_out_reg[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[18]_i_6_n_0\,
      I1 => \reg_data_out_reg[18]_i_7_n_0\,
      I2 => sel0(2),
      I3 => \reg_data_out_reg[18]_i_8_n_0\,
      I4 => \axi_araddr_reg[3]_rep_n_0\,
      I5 => \reg_data_out_reg[18]_i_9_n_0\,
      O => \reg_data_out_reg[18]_i_2_n_0\
    );
\reg_data_out_reg[18]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch8_down_reg_n_0_[18]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch8_up_reg_n_0_[18]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[18]_i_20_n_0\
    );
\reg_data_out_reg[18]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DDDDDDD0DDD"
    )
        port map (
      I0 => \errors_channel_reg_n_0_[18]\,
      I1 => \reg_data_out_reg[31]_i_8_n_0\,
      I2 => p_2_in,
      I3 => \setpoint_ch0_up_reg_n_0_[18]\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      I5 => \setpoint_ch0_down_reg_n_0_[18]\,
      O => \reg_data_out_reg[18]_i_21_n_0\
    );
\reg_data_out_reg[18]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch5_down_reg_n_0_[18]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch5_up_reg_n_0_[18]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[18]_i_24_n_0\,
      O => \reg_data_out_reg[18]_i_22_n_0\
    );
\reg_data_out_reg[18]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch7_down_reg_n_0_[18]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch7_up_reg_n_0_[18]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[18]_i_25_n_0\,
      O => \reg_data_out_reg[18]_i_23_n_0\
    );
\reg_data_out_reg[18]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch4_down_reg_n_0_[18]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch4_up_reg_n_0_[18]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[18]_i_24_n_0\
    );
\reg_data_out_reg[18]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch6_down_reg_n_0_[18]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch6_up_reg_n_0_[18]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[18]_i_25_n_0\
    );
\reg_data_out_reg[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2222222F222F"
    )
        port map (
      I0 => \reg_data_out_reg[28]_i_10_n_0\,
      I1 => \reg_data_out_reg[18]_i_10_n_0\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \reg_data_out_reg[18]_i_11_n_0\,
      I4 => \reg_data_out_reg[18]_i_12_n_0\,
      I5 => sel0(2),
      O => \reg_data_out_reg[18]_i_3_n_0\
    );
\reg_data_out_reg[18]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[18]_i_13_n_0\,
      I1 => \reg_data_out_reg[18]_i_14_n_0\,
      O => \reg_data_out_reg[18]_i_4_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[18]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[18]_i_15_n_0\,
      I1 => \reg_data_out_reg[18]_i_16_n_0\,
      O => \reg_data_out_reg[18]_i_5_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch15_down_reg_n_0_[18]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch15_up_reg_n_0_[18]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[18]_i_17_n_0\,
      O => \reg_data_out_reg[18]_i_6_n_0\
    );
\reg_data_out_reg[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch13_down_reg_n_0_[18]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch13_up_reg_n_0_[18]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[18]_i_18_n_0\,
      O => \reg_data_out_reg[18]_i_7_n_0\
    );
\reg_data_out_reg[18]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch11_down_reg_n_0_[18]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch11_up_reg_n_0_[18]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[18]_i_19_n_0\,
      O => \reg_data_out_reg[18]_i_8_n_0\
    );
\reg_data_out_reg[18]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch9_down_reg_n_0_[18]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch9_up_reg_n_0_[18]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[18]_i_20_n_0\,
      O => \reg_data_out_reg[18]_i_9_n_0\
    );
\reg_data_out_reg[19]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \reg_data_out_reg[19]_i_1_n_0\,
      G => \reg_data_out_reg[31]_i_2_n_0\,
      GE => '1',
      Q => reg_data_out(19)
    );
\reg_data_out_reg[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[19]_i_2_n_0\,
      I1 => \reg_data_out_reg[19]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \reg_data_out_reg[19]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \reg_data_out_reg[19]_i_5_n_0\,
      O => \reg_data_out_reg[19]_i_1_n_0\
    );
\reg_data_out_reg[19]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch7_down_reg_n_0_[19]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch7_up_reg_n_0_[19]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[19]_i_22_n_0\,
      O => \reg_data_out_reg[19]_i_10_n_0\
    );
\reg_data_out_reg[19]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch5_down_reg_n_0_[19]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch5_up_reg_n_0_[19]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[19]_i_23_n_0\,
      O => \reg_data_out_reg[19]_i_11_n_0\
    );
\reg_data_out_reg[19]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch3_down_reg_n_0_[19]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch3_up_reg_n_0_[19]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[19]_i_24_n_0\,
      O => \reg_data_out_reg[19]_i_12_n_0\
    );
\reg_data_out_reg[19]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F7FFFF07F70000"
    )
        port map (
      I0 => \setpoint_ch1_up_reg_n_0_[19]\,
      I1 => p_2_in,
      I2 => \slv_reg3_reg_n_0_[0]\,
      I3 => \setpoint_ch1_down_reg_n_0_[19]\,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[19]_i_25_n_0\,
      O => \reg_data_out_reg[19]_i_13_n_0\
    );
\reg_data_out_reg[19]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch11(19),
      I1 => ch10(19),
      I2 => sel0(1),
      I3 => ch9(19),
      I4 => sel0(0),
      I5 => ch8(19),
      O => \reg_data_out_reg[19]_i_14_n_0\
    );
\reg_data_out_reg[19]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch15(19),
      I1 => ch14(19),
      I2 => sel0(1),
      I3 => ch13(19),
      I4 => sel0(0),
      I5 => ch12(19),
      O => \reg_data_out_reg[19]_i_15_n_0\
    );
\reg_data_out_reg[19]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch3(19),
      I1 => ch2(19),
      I2 => sel0(1),
      I3 => ch1(19),
      I4 => sel0(0),
      I5 => ch0(19),
      O => \reg_data_out_reg[19]_i_16_n_0\
    );
\reg_data_out_reg[19]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch7(19),
      I1 => ch6(19),
      I2 => sel0(1),
      I3 => ch5(19),
      I4 => sel0(0),
      I5 => ch4(19),
      O => \reg_data_out_reg[19]_i_17_n_0\
    );
\reg_data_out_reg[19]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch14_down_reg_n_0_[19]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch14_up_reg_n_0_[19]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[19]_i_18_n_0\
    );
\reg_data_out_reg[19]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch12_down_reg_n_0_[19]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch12_up_reg_n_0_[19]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[19]_i_19_n_0\
    );
\reg_data_out_reg[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[19]_i_6_n_0\,
      I1 => \reg_data_out_reg[19]_i_7_n_0\,
      I2 => sel0(2),
      I3 => \reg_data_out_reg[19]_i_8_n_0\,
      I4 => sel0(1),
      I5 => \reg_data_out_reg[19]_i_9_n_0\,
      O => \reg_data_out_reg[19]_i_2_n_0\
    );
\reg_data_out_reg[19]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch10_down_reg_n_0_[19]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch10_up_reg_n_0_[19]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[19]_i_20_n_0\
    );
\reg_data_out_reg[19]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch8_down_reg_n_0_[19]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch8_up_reg_n_0_[19]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[19]_i_21_n_0\
    );
\reg_data_out_reg[19]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch6_down_reg_n_0_[19]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch6_up_reg_n_0_[19]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[19]_i_22_n_0\
    );
\reg_data_out_reg[19]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch4_down_reg_n_0_[19]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch4_up_reg_n_0_[19]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[19]_i_23_n_0\
    );
\reg_data_out_reg[19]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch2_down_reg_n_0_[19]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch2_up_reg_n_0_[19]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[19]_i_24_n_0\
    );
\reg_data_out_reg[19]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DDDDDDD0DDD"
    )
        port map (
      I0 => \errors_channel_reg_n_0_[19]\,
      I1 => \reg_data_out_reg[31]_i_8_n_0\,
      I2 => p_2_in,
      I3 => \setpoint_ch0_up_reg_n_0_[19]\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      I5 => \setpoint_ch0_down_reg_n_0_[19]\,
      O => \reg_data_out_reg[19]_i_25_n_0\
    );
\reg_data_out_reg[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0C0C0CFCF"
    )
        port map (
      I0 => \reg_data_out_reg[19]_i_10_n_0\,
      I1 => \reg_data_out_reg[19]_i_11_n_0\,
      I2 => sel0(2),
      I3 => \reg_data_out_reg[19]_i_12_n_0\,
      I4 => \reg_data_out_reg[19]_i_13_n_0\,
      I5 => sel0(1),
      O => \reg_data_out_reg[19]_i_3_n_0\
    );
\reg_data_out_reg[19]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[19]_i_14_n_0\,
      I1 => \reg_data_out_reg[19]_i_15_n_0\,
      O => \reg_data_out_reg[19]_i_4_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[19]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[19]_i_16_n_0\,
      I1 => \reg_data_out_reg[19]_i_17_n_0\,
      O => \reg_data_out_reg[19]_i_5_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch15_down_reg_n_0_[19]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch15_up_reg_n_0_[19]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[19]_i_18_n_0\,
      O => \reg_data_out_reg[19]_i_6_n_0\
    );
\reg_data_out_reg[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch13_down_reg_n_0_[19]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch13_up_reg_n_0_[19]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[19]_i_19_n_0\,
      O => \reg_data_out_reg[19]_i_7_n_0\
    );
\reg_data_out_reg[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch11_down_reg_n_0_[19]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch11_up_reg_n_0_[19]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[19]_i_20_n_0\,
      O => \reg_data_out_reg[19]_i_8_n_0\
    );
\reg_data_out_reg[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch9_down_reg_n_0_[19]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch9_up_reg_n_0_[19]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[19]_i_21_n_0\,
      O => \reg_data_out_reg[19]_i_9_n_0\
    );
\reg_data_out_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \reg_data_out_reg[1]_i_1_n_0\,
      G => \reg_data_out_reg[31]_i_2_n_0\,
      GE => '1',
      Q => reg_data_out(1)
    );
\reg_data_out_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[1]_i_2_n_0\,
      I1 => \reg_data_out_reg[1]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \reg_data_out_reg[1]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \reg_data_out_reg[1]_i_5_n_0\,
      O => \reg_data_out_reg[1]_i_1_n_0\
    );
\reg_data_out_reg[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \setpoint_ch3_down_reg_n_0_[1]\,
      I1 => \setpoint_ch3_up_reg_n_0_[1]\,
      I2 => sel0(0),
      I3 => \setpoint_ch2_down_reg_n_0_[1]\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      I5 => \setpoint_ch2_up_reg_n_0_[1]\,
      O => \reg_data_out_reg[1]_i_10_n_0\
    );
\reg_data_out_reg[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F7FFFF07F70000"
    )
        port map (
      I0 => \setpoint_ch1_up_reg_n_0_[1]\,
      I1 => p_2_in,
      I2 => \slv_reg3_reg_n_0_[0]\,
      I3 => \setpoint_ch1_down_reg_n_0_[1]\,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[1]_i_21_n_0\,
      O => \reg_data_out_reg[1]_i_11_n_0\
    );
\reg_data_out_reg[1]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[1]_i_22_n_0\,
      I1 => \reg_data_out_reg[1]_i_23_n_0\,
      O => \reg_data_out_reg[1]_i_12_n_0\,
      S => \axi_araddr_reg[3]_rep_n_0\
    );
\reg_data_out_reg[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch11(1),
      I1 => ch10(1),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch9(1),
      I4 => sel0(0),
      I5 => ch8(1),
      O => \reg_data_out_reg[1]_i_13_n_0\
    );
\reg_data_out_reg[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch15(1),
      I1 => ch14(1),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch13(1),
      I4 => sel0(0),
      I5 => ch12(1),
      O => \reg_data_out_reg[1]_i_14_n_0\
    );
\reg_data_out_reg[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch3(1),
      I1 => ch2(1),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch1(1),
      I4 => sel0(0),
      I5 => ch0(1),
      O => \reg_data_out_reg[1]_i_15_n_0\
    );
\reg_data_out_reg[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch7(1),
      I1 => ch6(1),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch5(1),
      I4 => sel0(0),
      I5 => ch4(1),
      O => \reg_data_out_reg[1]_i_16_n_0\
    );
\reg_data_out_reg[1]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch14_down_reg_n_0_[1]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch14_up_reg_n_0_[1]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[1]_i_17_n_0\
    );
\reg_data_out_reg[1]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch12_down_reg_n_0_[1]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch12_up_reg_n_0_[1]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[1]_i_18_n_0\
    );
\reg_data_out_reg[1]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch10_down_reg_n_0_[1]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch10_up_reg_n_0_[1]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[1]_i_19_n_0\
    );
\reg_data_out_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[1]_i_6_n_0\,
      I1 => \reg_data_out_reg[1]_i_7_n_0\,
      I2 => sel0(2),
      I3 => \reg_data_out_reg[1]_i_8_n_0\,
      I4 => \axi_araddr_reg[3]_rep_n_0\,
      I5 => \reg_data_out_reg[1]_i_9_n_0\,
      O => \reg_data_out_reg[1]_i_2_n_0\
    );
\reg_data_out_reg[1]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch8_down_reg_n_0_[1]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch8_up_reg_n_0_[1]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[1]_i_20_n_0\
    );
\reg_data_out_reg[1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DDDDDDD0DDD"
    )
        port map (
      I0 => \errors_channel_reg_n_0_[1]\,
      I1 => \reg_data_out_reg[31]_i_8_n_0\,
      I2 => p_2_in,
      I3 => \setpoint_ch0_up_reg_n_0_[1]\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      I5 => \setpoint_ch0_down_reg_n_0_[1]\,
      O => \reg_data_out_reg[1]_i_21_n_0\
    );
\reg_data_out_reg[1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch5_down_reg_n_0_[1]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch5_up_reg_n_0_[1]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[1]_i_24_n_0\,
      O => \reg_data_out_reg[1]_i_22_n_0\
    );
\reg_data_out_reg[1]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch7_down_reg_n_0_[1]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch7_up_reg_n_0_[1]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[1]_i_25_n_0\,
      O => \reg_data_out_reg[1]_i_23_n_0\
    );
\reg_data_out_reg[1]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch4_down_reg_n_0_[1]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch4_up_reg_n_0_[1]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[1]_i_24_n_0\
    );
\reg_data_out_reg[1]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch6_down_reg_n_0_[1]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch6_up_reg_n_0_[1]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[1]_i_25_n_0\
    );
\reg_data_out_reg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2222222F222F"
    )
        port map (
      I0 => \reg_data_out_reg[28]_i_10_n_0\,
      I1 => \reg_data_out_reg[1]_i_10_n_0\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \reg_data_out_reg[1]_i_11_n_0\,
      I4 => \reg_data_out_reg[1]_i_12_n_0\,
      I5 => sel0(2),
      O => \reg_data_out_reg[1]_i_3_n_0\
    );
\reg_data_out_reg[1]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[1]_i_13_n_0\,
      I1 => \reg_data_out_reg[1]_i_14_n_0\,
      O => \reg_data_out_reg[1]_i_4_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[1]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[1]_i_15_n_0\,
      I1 => \reg_data_out_reg[1]_i_16_n_0\,
      O => \reg_data_out_reg[1]_i_5_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch15_down_reg_n_0_[1]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch15_up_reg_n_0_[1]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[1]_i_17_n_0\,
      O => \reg_data_out_reg[1]_i_6_n_0\
    );
\reg_data_out_reg[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch13_down_reg_n_0_[1]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch13_up_reg_n_0_[1]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[1]_i_18_n_0\,
      O => \reg_data_out_reg[1]_i_7_n_0\
    );
\reg_data_out_reg[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch11_down_reg_n_0_[1]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch11_up_reg_n_0_[1]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[1]_i_19_n_0\,
      O => \reg_data_out_reg[1]_i_8_n_0\
    );
\reg_data_out_reg[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch9_down_reg_n_0_[1]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch9_up_reg_n_0_[1]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[1]_i_20_n_0\,
      O => \reg_data_out_reg[1]_i_9_n_0\
    );
\reg_data_out_reg[20]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \reg_data_out_reg[20]_i_1_n_0\,
      G => \reg_data_out_reg[31]_i_2_n_0\,
      GE => '1',
      Q => reg_data_out(20)
    );
\reg_data_out_reg[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[20]_i_2_n_0\,
      I1 => \reg_data_out_reg[20]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \reg_data_out_reg[20]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \reg_data_out_reg[20]_i_5_n_0\,
      O => \reg_data_out_reg[20]_i_1_n_0\
    );
\reg_data_out_reg[20]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \setpoint_ch3_down_reg_n_0_[20]\,
      I1 => \setpoint_ch3_up_reg_n_0_[20]\,
      I2 => sel0(0),
      I3 => \setpoint_ch2_down_reg_n_0_[20]\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      I5 => \setpoint_ch2_up_reg_n_0_[20]\,
      O => \reg_data_out_reg[20]_i_10_n_0\
    );
\reg_data_out_reg[20]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F7FFFF07F70000"
    )
        port map (
      I0 => \setpoint_ch1_up_reg_n_0_[20]\,
      I1 => p_2_in,
      I2 => \slv_reg3_reg_n_0_[0]\,
      I3 => \setpoint_ch1_down_reg_n_0_[20]\,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[20]_i_21_n_0\,
      O => \reg_data_out_reg[20]_i_11_n_0\
    );
\reg_data_out_reg[20]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[20]_i_22_n_0\,
      I1 => \reg_data_out_reg[20]_i_23_n_0\,
      O => \reg_data_out_reg[20]_i_12_n_0\,
      S => \axi_araddr_reg[3]_rep_n_0\
    );
\reg_data_out_reg[20]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch11(20),
      I1 => ch10(20),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch9(20),
      I4 => sel0(0),
      I5 => ch8(20),
      O => \reg_data_out_reg[20]_i_13_n_0\
    );
\reg_data_out_reg[20]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch15(20),
      I1 => ch14(20),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch13(20),
      I4 => sel0(0),
      I5 => ch12(20),
      O => \reg_data_out_reg[20]_i_14_n_0\
    );
\reg_data_out_reg[20]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch3(20),
      I1 => ch2(20),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch1(20),
      I4 => sel0(0),
      I5 => ch0(20),
      O => \reg_data_out_reg[20]_i_15_n_0\
    );
\reg_data_out_reg[20]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch7(20),
      I1 => ch6(20),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch5(20),
      I4 => sel0(0),
      I5 => ch4(20),
      O => \reg_data_out_reg[20]_i_16_n_0\
    );
\reg_data_out_reg[20]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch14_down_reg_n_0_[20]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch14_up_reg_n_0_[20]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[20]_i_17_n_0\
    );
\reg_data_out_reg[20]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch12_down_reg_n_0_[20]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch12_up_reg_n_0_[20]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[20]_i_18_n_0\
    );
\reg_data_out_reg[20]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch10_down_reg_n_0_[20]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch10_up_reg_n_0_[20]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[20]_i_19_n_0\
    );
\reg_data_out_reg[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[20]_i_6_n_0\,
      I1 => \reg_data_out_reg[20]_i_7_n_0\,
      I2 => sel0(2),
      I3 => \reg_data_out_reg[20]_i_8_n_0\,
      I4 => \axi_araddr_reg[3]_rep_n_0\,
      I5 => \reg_data_out_reg[20]_i_9_n_0\,
      O => \reg_data_out_reg[20]_i_2_n_0\
    );
\reg_data_out_reg[20]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch8_down_reg_n_0_[20]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch8_up_reg_n_0_[20]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[20]_i_20_n_0\
    );
\reg_data_out_reg[20]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DDDDDDD0DDD"
    )
        port map (
      I0 => \errors_channel_reg_n_0_[20]\,
      I1 => \reg_data_out_reg[31]_i_8_n_0\,
      I2 => p_2_in,
      I3 => \setpoint_ch0_up_reg_n_0_[20]\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      I5 => \setpoint_ch0_down_reg_n_0_[20]\,
      O => \reg_data_out_reg[20]_i_21_n_0\
    );
\reg_data_out_reg[20]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch5_down_reg_n_0_[20]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch5_up_reg_n_0_[20]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[20]_i_24_n_0\,
      O => \reg_data_out_reg[20]_i_22_n_0\
    );
\reg_data_out_reg[20]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch7_down_reg_n_0_[20]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch7_up_reg_n_0_[20]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[20]_i_25_n_0\,
      O => \reg_data_out_reg[20]_i_23_n_0\
    );
\reg_data_out_reg[20]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch4_down_reg_n_0_[20]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch4_up_reg_n_0_[20]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[20]_i_24_n_0\
    );
\reg_data_out_reg[20]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch6_down_reg_n_0_[20]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch6_up_reg_n_0_[20]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[20]_i_25_n_0\
    );
\reg_data_out_reg[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2222222F222F"
    )
        port map (
      I0 => \reg_data_out_reg[28]_i_10_n_0\,
      I1 => \reg_data_out_reg[20]_i_10_n_0\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \reg_data_out_reg[20]_i_11_n_0\,
      I4 => \reg_data_out_reg[20]_i_12_n_0\,
      I5 => sel0(2),
      O => \reg_data_out_reg[20]_i_3_n_0\
    );
\reg_data_out_reg[20]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[20]_i_13_n_0\,
      I1 => \reg_data_out_reg[20]_i_14_n_0\,
      O => \reg_data_out_reg[20]_i_4_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[20]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[20]_i_15_n_0\,
      I1 => \reg_data_out_reg[20]_i_16_n_0\,
      O => \reg_data_out_reg[20]_i_5_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch15_down_reg_n_0_[20]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch15_up_reg_n_0_[20]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[20]_i_17_n_0\,
      O => \reg_data_out_reg[20]_i_6_n_0\
    );
\reg_data_out_reg[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch13_down_reg_n_0_[20]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch13_up_reg_n_0_[20]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[20]_i_18_n_0\,
      O => \reg_data_out_reg[20]_i_7_n_0\
    );
\reg_data_out_reg[20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch11_down_reg_n_0_[20]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch11_up_reg_n_0_[20]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[20]_i_19_n_0\,
      O => \reg_data_out_reg[20]_i_8_n_0\
    );
\reg_data_out_reg[20]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch9_down_reg_n_0_[20]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch9_up_reg_n_0_[20]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[20]_i_20_n_0\,
      O => \reg_data_out_reg[20]_i_9_n_0\
    );
\reg_data_out_reg[21]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \reg_data_out_reg[21]_i_1_n_0\,
      G => \reg_data_out_reg[31]_i_2_n_0\,
      GE => '1',
      Q => reg_data_out(21)
    );
\reg_data_out_reg[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[21]_i_2_n_0\,
      I1 => \reg_data_out_reg[21]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \reg_data_out_reg[21]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \reg_data_out_reg[21]_i_5_n_0\,
      O => \reg_data_out_reg[21]_i_1_n_0\
    );
\reg_data_out_reg[21]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch7_down_reg_n_0_[21]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch7_up_reg_n_0_[21]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[21]_i_22_n_0\,
      O => \reg_data_out_reg[21]_i_10_n_0\
    );
\reg_data_out_reg[21]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch5_down_reg_n_0_[21]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch5_up_reg_n_0_[21]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[21]_i_23_n_0\,
      O => \reg_data_out_reg[21]_i_11_n_0\
    );
\reg_data_out_reg[21]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch3_down_reg_n_0_[21]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch3_up_reg_n_0_[21]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[21]_i_24_n_0\,
      O => \reg_data_out_reg[21]_i_12_n_0\
    );
\reg_data_out_reg[21]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F7FFFF07F70000"
    )
        port map (
      I0 => \setpoint_ch1_up_reg_n_0_[21]\,
      I1 => p_2_in,
      I2 => \slv_reg3_reg_n_0_[0]\,
      I3 => \setpoint_ch1_down_reg_n_0_[21]\,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[21]_i_25_n_0\,
      O => \reg_data_out_reg[21]_i_13_n_0\
    );
\reg_data_out_reg[21]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch11(21),
      I1 => ch10(21),
      I2 => sel0(1),
      I3 => ch9(21),
      I4 => sel0(0),
      I5 => ch8(21),
      O => \reg_data_out_reg[21]_i_14_n_0\
    );
\reg_data_out_reg[21]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch15(21),
      I1 => ch14(21),
      I2 => sel0(1),
      I3 => ch13(21),
      I4 => sel0(0),
      I5 => ch12(21),
      O => \reg_data_out_reg[21]_i_15_n_0\
    );
\reg_data_out_reg[21]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch3(21),
      I1 => ch2(21),
      I2 => sel0(1),
      I3 => ch1(21),
      I4 => sel0(0),
      I5 => ch0(21),
      O => \reg_data_out_reg[21]_i_16_n_0\
    );
\reg_data_out_reg[21]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch7(21),
      I1 => ch6(21),
      I2 => sel0(1),
      I3 => ch5(21),
      I4 => sel0(0),
      I5 => ch4(21),
      O => \reg_data_out_reg[21]_i_17_n_0\
    );
\reg_data_out_reg[21]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch14_down_reg_n_0_[21]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch14_up_reg_n_0_[21]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[21]_i_18_n_0\
    );
\reg_data_out_reg[21]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch12_down_reg_n_0_[21]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch12_up_reg_n_0_[21]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[21]_i_19_n_0\
    );
\reg_data_out_reg[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[21]_i_6_n_0\,
      I1 => \reg_data_out_reg[21]_i_7_n_0\,
      I2 => sel0(2),
      I3 => \reg_data_out_reg[21]_i_8_n_0\,
      I4 => sel0(1),
      I5 => \reg_data_out_reg[21]_i_9_n_0\,
      O => \reg_data_out_reg[21]_i_2_n_0\
    );
\reg_data_out_reg[21]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch10_down_reg_n_0_[21]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch10_up_reg_n_0_[21]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[21]_i_20_n_0\
    );
\reg_data_out_reg[21]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch8_down_reg_n_0_[21]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch8_up_reg_n_0_[21]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[21]_i_21_n_0\
    );
\reg_data_out_reg[21]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch6_down_reg_n_0_[21]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch6_up_reg_n_0_[21]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[21]_i_22_n_0\
    );
\reg_data_out_reg[21]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch4_down_reg_n_0_[21]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch4_up_reg_n_0_[21]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[21]_i_23_n_0\
    );
\reg_data_out_reg[21]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch2_down_reg_n_0_[21]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch2_up_reg_n_0_[21]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[21]_i_24_n_0\
    );
\reg_data_out_reg[21]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DDDDDDD0DDD"
    )
        port map (
      I0 => \errors_channel_reg_n_0_[21]\,
      I1 => \reg_data_out_reg[31]_i_8_n_0\,
      I2 => p_2_in,
      I3 => \setpoint_ch0_up_reg_n_0_[21]\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      I5 => \setpoint_ch0_down_reg_n_0_[21]\,
      O => \reg_data_out_reg[21]_i_25_n_0\
    );
\reg_data_out_reg[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0C0C0CFCF"
    )
        port map (
      I0 => \reg_data_out_reg[21]_i_10_n_0\,
      I1 => \reg_data_out_reg[21]_i_11_n_0\,
      I2 => sel0(2),
      I3 => \reg_data_out_reg[21]_i_12_n_0\,
      I4 => \reg_data_out_reg[21]_i_13_n_0\,
      I5 => sel0(1),
      O => \reg_data_out_reg[21]_i_3_n_0\
    );
\reg_data_out_reg[21]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[21]_i_14_n_0\,
      I1 => \reg_data_out_reg[21]_i_15_n_0\,
      O => \reg_data_out_reg[21]_i_4_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[21]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[21]_i_16_n_0\,
      I1 => \reg_data_out_reg[21]_i_17_n_0\,
      O => \reg_data_out_reg[21]_i_5_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch15_down_reg_n_0_[21]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch15_up_reg_n_0_[21]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[21]_i_18_n_0\,
      O => \reg_data_out_reg[21]_i_6_n_0\
    );
\reg_data_out_reg[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch13_down_reg_n_0_[21]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch13_up_reg_n_0_[21]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[21]_i_19_n_0\,
      O => \reg_data_out_reg[21]_i_7_n_0\
    );
\reg_data_out_reg[21]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch11_down_reg_n_0_[21]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch11_up_reg_n_0_[21]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[21]_i_20_n_0\,
      O => \reg_data_out_reg[21]_i_8_n_0\
    );
\reg_data_out_reg[21]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch9_down_reg_n_0_[21]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch9_up_reg_n_0_[21]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[21]_i_21_n_0\,
      O => \reg_data_out_reg[21]_i_9_n_0\
    );
\reg_data_out_reg[22]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \reg_data_out_reg[22]_i_1_n_0\,
      G => \reg_data_out_reg[31]_i_2_n_0\,
      GE => '1',
      Q => reg_data_out(22)
    );
\reg_data_out_reg[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[22]_i_2_n_0\,
      I1 => \reg_data_out_reg[22]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \reg_data_out_reg[22]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \reg_data_out_reg[22]_i_5_n_0\,
      O => \reg_data_out_reg[22]_i_1_n_0\
    );
\reg_data_out_reg[22]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \setpoint_ch3_down_reg_n_0_[22]\,
      I1 => \setpoint_ch3_up_reg_n_0_[22]\,
      I2 => sel0(0),
      I3 => \setpoint_ch2_down_reg_n_0_[22]\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      I5 => \setpoint_ch2_up_reg_n_0_[22]\,
      O => \reg_data_out_reg[22]_i_10_n_0\
    );
\reg_data_out_reg[22]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F7FFFF07F70000"
    )
        port map (
      I0 => \setpoint_ch1_up_reg_n_0_[22]\,
      I1 => p_2_in,
      I2 => \slv_reg3_reg_n_0_[0]\,
      I3 => \setpoint_ch1_down_reg_n_0_[22]\,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[22]_i_21_n_0\,
      O => \reg_data_out_reg[22]_i_11_n_0\
    );
\reg_data_out_reg[22]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[22]_i_22_n_0\,
      I1 => \reg_data_out_reg[22]_i_23_n_0\,
      O => \reg_data_out_reg[22]_i_12_n_0\,
      S => \axi_araddr_reg[3]_rep_n_0\
    );
\reg_data_out_reg[22]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch11(22),
      I1 => ch10(22),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch9(22),
      I4 => sel0(0),
      I5 => ch8(22),
      O => \reg_data_out_reg[22]_i_13_n_0\
    );
\reg_data_out_reg[22]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch15(22),
      I1 => ch14(22),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch13(22),
      I4 => sel0(0),
      I5 => ch12(22),
      O => \reg_data_out_reg[22]_i_14_n_0\
    );
\reg_data_out_reg[22]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch3(22),
      I1 => ch2(22),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch1(22),
      I4 => sel0(0),
      I5 => ch0(22),
      O => \reg_data_out_reg[22]_i_15_n_0\
    );
\reg_data_out_reg[22]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch7(22),
      I1 => ch6(22),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch5(22),
      I4 => sel0(0),
      I5 => ch4(22),
      O => \reg_data_out_reg[22]_i_16_n_0\
    );
\reg_data_out_reg[22]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch14_down_reg_n_0_[22]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch14_up_reg_n_0_[22]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[22]_i_17_n_0\
    );
\reg_data_out_reg[22]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch12_down_reg_n_0_[22]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch12_up_reg_n_0_[22]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[22]_i_18_n_0\
    );
\reg_data_out_reg[22]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch10_down_reg_n_0_[22]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch10_up_reg_n_0_[22]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[22]_i_19_n_0\
    );
\reg_data_out_reg[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[22]_i_6_n_0\,
      I1 => \reg_data_out_reg[22]_i_7_n_0\,
      I2 => sel0(2),
      I3 => \reg_data_out_reg[22]_i_8_n_0\,
      I4 => \axi_araddr_reg[3]_rep_n_0\,
      I5 => \reg_data_out_reg[22]_i_9_n_0\,
      O => \reg_data_out_reg[22]_i_2_n_0\
    );
\reg_data_out_reg[22]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch8_down_reg_n_0_[22]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch8_up_reg_n_0_[22]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[22]_i_20_n_0\
    );
\reg_data_out_reg[22]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DDDDDDD0DDD"
    )
        port map (
      I0 => \errors_channel_reg_n_0_[22]\,
      I1 => \reg_data_out_reg[31]_i_8_n_0\,
      I2 => p_2_in,
      I3 => \setpoint_ch0_up_reg_n_0_[22]\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      I5 => \setpoint_ch0_down_reg_n_0_[22]\,
      O => \reg_data_out_reg[22]_i_21_n_0\
    );
\reg_data_out_reg[22]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch5_down_reg_n_0_[22]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch5_up_reg_n_0_[22]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[22]_i_24_n_0\,
      O => \reg_data_out_reg[22]_i_22_n_0\
    );
\reg_data_out_reg[22]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch7_down_reg_n_0_[22]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch7_up_reg_n_0_[22]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[22]_i_25_n_0\,
      O => \reg_data_out_reg[22]_i_23_n_0\
    );
\reg_data_out_reg[22]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch4_down_reg_n_0_[22]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch4_up_reg_n_0_[22]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[22]_i_24_n_0\
    );
\reg_data_out_reg[22]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch6_down_reg_n_0_[22]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch6_up_reg_n_0_[22]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[22]_i_25_n_0\
    );
\reg_data_out_reg[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2222222F222F"
    )
        port map (
      I0 => \reg_data_out_reg[28]_i_10_n_0\,
      I1 => \reg_data_out_reg[22]_i_10_n_0\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \reg_data_out_reg[22]_i_11_n_0\,
      I4 => \reg_data_out_reg[22]_i_12_n_0\,
      I5 => sel0(2),
      O => \reg_data_out_reg[22]_i_3_n_0\
    );
\reg_data_out_reg[22]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[22]_i_13_n_0\,
      I1 => \reg_data_out_reg[22]_i_14_n_0\,
      O => \reg_data_out_reg[22]_i_4_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[22]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[22]_i_15_n_0\,
      I1 => \reg_data_out_reg[22]_i_16_n_0\,
      O => \reg_data_out_reg[22]_i_5_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch15_down_reg_n_0_[22]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch15_up_reg_n_0_[22]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[22]_i_17_n_0\,
      O => \reg_data_out_reg[22]_i_6_n_0\
    );
\reg_data_out_reg[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch13_down_reg_n_0_[22]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch13_up_reg_n_0_[22]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[22]_i_18_n_0\,
      O => \reg_data_out_reg[22]_i_7_n_0\
    );
\reg_data_out_reg[22]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch11_down_reg_n_0_[22]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch11_up_reg_n_0_[22]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[22]_i_19_n_0\,
      O => \reg_data_out_reg[22]_i_8_n_0\
    );
\reg_data_out_reg[22]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch9_down_reg_n_0_[22]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch9_up_reg_n_0_[22]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[22]_i_20_n_0\,
      O => \reg_data_out_reg[22]_i_9_n_0\
    );
\reg_data_out_reg[23]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \reg_data_out_reg[23]_i_1_n_0\,
      G => \reg_data_out_reg[31]_i_2_n_0\,
      GE => '1',
      Q => reg_data_out(23)
    );
\reg_data_out_reg[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[23]_i_2_n_0\,
      I1 => \reg_data_out_reg[23]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \reg_data_out_reg[23]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \reg_data_out_reg[23]_i_5_n_0\,
      O => \reg_data_out_reg[23]_i_1_n_0\
    );
\reg_data_out_reg[23]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \setpoint_ch3_down_reg_n_0_[23]\,
      I1 => \setpoint_ch3_up_reg_n_0_[23]\,
      I2 => sel0(0),
      I3 => \setpoint_ch2_down_reg_n_0_[23]\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      I5 => \setpoint_ch2_up_reg_n_0_[23]\,
      O => \reg_data_out_reg[23]_i_10_n_0\
    );
\reg_data_out_reg[23]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F7FFFF07F70000"
    )
        port map (
      I0 => \setpoint_ch1_up_reg_n_0_[23]\,
      I1 => p_2_in,
      I2 => \slv_reg3_reg_n_0_[0]\,
      I3 => \setpoint_ch1_down_reg_n_0_[23]\,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[23]_i_21_n_0\,
      O => \reg_data_out_reg[23]_i_11_n_0\
    );
\reg_data_out_reg[23]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[23]_i_22_n_0\,
      I1 => \reg_data_out_reg[23]_i_23_n_0\,
      O => \reg_data_out_reg[23]_i_12_n_0\,
      S => \axi_araddr_reg[3]_rep_n_0\
    );
\reg_data_out_reg[23]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch11(23),
      I1 => ch10(23),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch9(23),
      I4 => sel0(0),
      I5 => ch8(23),
      O => \reg_data_out_reg[23]_i_13_n_0\
    );
\reg_data_out_reg[23]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch15(23),
      I1 => ch14(23),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch13(23),
      I4 => sel0(0),
      I5 => ch12(23),
      O => \reg_data_out_reg[23]_i_14_n_0\
    );
\reg_data_out_reg[23]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch3(23),
      I1 => ch2(23),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch1(23),
      I4 => sel0(0),
      I5 => ch0(23),
      O => \reg_data_out_reg[23]_i_15_n_0\
    );
\reg_data_out_reg[23]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch7(23),
      I1 => ch6(23),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch5(23),
      I4 => sel0(0),
      I5 => ch4(23),
      O => \reg_data_out_reg[23]_i_16_n_0\
    );
\reg_data_out_reg[23]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch14_down_reg_n_0_[23]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch14_up_reg_n_0_[23]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[23]_i_17_n_0\
    );
\reg_data_out_reg[23]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch12_down_reg_n_0_[23]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch12_up_reg_n_0_[23]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[23]_i_18_n_0\
    );
\reg_data_out_reg[23]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch10_down_reg_n_0_[23]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch10_up_reg_n_0_[23]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[23]_i_19_n_0\
    );
\reg_data_out_reg[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[23]_i_6_n_0\,
      I1 => \reg_data_out_reg[23]_i_7_n_0\,
      I2 => sel0(2),
      I3 => \reg_data_out_reg[23]_i_8_n_0\,
      I4 => \axi_araddr_reg[3]_rep_n_0\,
      I5 => \reg_data_out_reg[23]_i_9_n_0\,
      O => \reg_data_out_reg[23]_i_2_n_0\
    );
\reg_data_out_reg[23]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch8_down_reg_n_0_[23]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch8_up_reg_n_0_[23]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[23]_i_20_n_0\
    );
\reg_data_out_reg[23]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DDDDDDD0DDD"
    )
        port map (
      I0 => \errors_channel_reg_n_0_[23]\,
      I1 => \reg_data_out_reg[31]_i_8_n_0\,
      I2 => p_2_in,
      I3 => \setpoint_ch0_up_reg_n_0_[23]\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      I5 => \setpoint_ch0_down_reg_n_0_[23]\,
      O => \reg_data_out_reg[23]_i_21_n_0\
    );
\reg_data_out_reg[23]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch5_down_reg_n_0_[23]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch5_up_reg_n_0_[23]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[23]_i_24_n_0\,
      O => \reg_data_out_reg[23]_i_22_n_0\
    );
\reg_data_out_reg[23]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch7_down_reg_n_0_[23]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch7_up_reg_n_0_[23]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[23]_i_25_n_0\,
      O => \reg_data_out_reg[23]_i_23_n_0\
    );
\reg_data_out_reg[23]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch4_down_reg_n_0_[23]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch4_up_reg_n_0_[23]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[23]_i_24_n_0\
    );
\reg_data_out_reg[23]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch6_down_reg_n_0_[23]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch6_up_reg_n_0_[23]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[23]_i_25_n_0\
    );
\reg_data_out_reg[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2222222F222F"
    )
        port map (
      I0 => \reg_data_out_reg[28]_i_10_n_0\,
      I1 => \reg_data_out_reg[23]_i_10_n_0\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \reg_data_out_reg[23]_i_11_n_0\,
      I4 => \reg_data_out_reg[23]_i_12_n_0\,
      I5 => sel0(2),
      O => \reg_data_out_reg[23]_i_3_n_0\
    );
\reg_data_out_reg[23]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[23]_i_13_n_0\,
      I1 => \reg_data_out_reg[23]_i_14_n_0\,
      O => \reg_data_out_reg[23]_i_4_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[23]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[23]_i_15_n_0\,
      I1 => \reg_data_out_reg[23]_i_16_n_0\,
      O => \reg_data_out_reg[23]_i_5_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch15_down_reg_n_0_[23]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch15_up_reg_n_0_[23]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[23]_i_17_n_0\,
      O => \reg_data_out_reg[23]_i_6_n_0\
    );
\reg_data_out_reg[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch13_down_reg_n_0_[23]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch13_up_reg_n_0_[23]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[23]_i_18_n_0\,
      O => \reg_data_out_reg[23]_i_7_n_0\
    );
\reg_data_out_reg[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch11_down_reg_n_0_[23]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch11_up_reg_n_0_[23]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[23]_i_19_n_0\,
      O => \reg_data_out_reg[23]_i_8_n_0\
    );
\reg_data_out_reg[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch9_down_reg_n_0_[23]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch9_up_reg_n_0_[23]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[23]_i_20_n_0\,
      O => \reg_data_out_reg[23]_i_9_n_0\
    );
\reg_data_out_reg[24]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \reg_data_out_reg[24]_i_1_n_0\,
      G => \reg_data_out_reg[31]_i_2_n_0\,
      GE => '1',
      Q => reg_data_out(24)
    );
\reg_data_out_reg[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[24]_i_2_n_0\,
      I1 => \reg_data_out_reg[24]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \reg_data_out_reg[24]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \reg_data_out_reg[24]_i_5_n_0\,
      O => \reg_data_out_reg[24]_i_1_n_0\
    );
\reg_data_out_reg[24]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \setpoint_ch3_down_reg_n_0_[24]\,
      I1 => \setpoint_ch3_up_reg_n_0_[24]\,
      I2 => sel0(0),
      I3 => \setpoint_ch2_down_reg_n_0_[24]\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      I5 => \setpoint_ch2_up_reg_n_0_[24]\,
      O => \reg_data_out_reg[24]_i_10_n_0\
    );
\reg_data_out_reg[24]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F7FFFF07F70000"
    )
        port map (
      I0 => \setpoint_ch1_up_reg_n_0_[24]\,
      I1 => p_2_in,
      I2 => \slv_reg3_reg_n_0_[0]\,
      I3 => \setpoint_ch1_down_reg_n_0_[24]\,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[24]_i_21_n_0\,
      O => \reg_data_out_reg[24]_i_11_n_0\
    );
\reg_data_out_reg[24]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[24]_i_22_n_0\,
      I1 => \reg_data_out_reg[24]_i_23_n_0\,
      O => \reg_data_out_reg[24]_i_12_n_0\,
      S => \axi_araddr_reg[3]_rep_n_0\
    );
\reg_data_out_reg[24]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch11(24),
      I1 => ch10(24),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch9(24),
      I4 => sel0(0),
      I5 => ch8(24),
      O => \reg_data_out_reg[24]_i_13_n_0\
    );
\reg_data_out_reg[24]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch15(24),
      I1 => ch14(24),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch13(24),
      I4 => sel0(0),
      I5 => ch12(24),
      O => \reg_data_out_reg[24]_i_14_n_0\
    );
\reg_data_out_reg[24]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch3(24),
      I1 => ch2(24),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch1(24),
      I4 => sel0(0),
      I5 => ch0(24),
      O => \reg_data_out_reg[24]_i_15_n_0\
    );
\reg_data_out_reg[24]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch7(24),
      I1 => ch6(24),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch5(24),
      I4 => sel0(0),
      I5 => ch4(24),
      O => \reg_data_out_reg[24]_i_16_n_0\
    );
\reg_data_out_reg[24]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch14_down_reg_n_0_[24]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch14_up_reg_n_0_[24]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[24]_i_17_n_0\
    );
\reg_data_out_reg[24]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch12_down_reg_n_0_[24]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch12_up_reg_n_0_[24]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[24]_i_18_n_0\
    );
\reg_data_out_reg[24]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch10_down_reg_n_0_[24]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch10_up_reg_n_0_[24]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[24]_i_19_n_0\
    );
\reg_data_out_reg[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[24]_i_6_n_0\,
      I1 => \reg_data_out_reg[24]_i_7_n_0\,
      I2 => sel0(2),
      I3 => \reg_data_out_reg[24]_i_8_n_0\,
      I4 => \axi_araddr_reg[3]_rep_n_0\,
      I5 => \reg_data_out_reg[24]_i_9_n_0\,
      O => \reg_data_out_reg[24]_i_2_n_0\
    );
\reg_data_out_reg[24]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch8_down_reg_n_0_[24]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch8_up_reg_n_0_[24]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[24]_i_20_n_0\
    );
\reg_data_out_reg[24]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DDDDDDD0DDD"
    )
        port map (
      I0 => \errors_channel_reg_n_0_[24]\,
      I1 => \reg_data_out_reg[31]_i_8_n_0\,
      I2 => p_2_in,
      I3 => \setpoint_ch0_up_reg_n_0_[24]\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      I5 => \setpoint_ch0_down_reg_n_0_[24]\,
      O => \reg_data_out_reg[24]_i_21_n_0\
    );
\reg_data_out_reg[24]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch5_down_reg_n_0_[24]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch5_up_reg_n_0_[24]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[24]_i_24_n_0\,
      O => \reg_data_out_reg[24]_i_22_n_0\
    );
\reg_data_out_reg[24]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch7_down_reg_n_0_[24]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch7_up_reg_n_0_[24]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[24]_i_25_n_0\,
      O => \reg_data_out_reg[24]_i_23_n_0\
    );
\reg_data_out_reg[24]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch4_down_reg_n_0_[24]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch4_up_reg_n_0_[24]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[24]_i_24_n_0\
    );
\reg_data_out_reg[24]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch6_down_reg_n_0_[24]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch6_up_reg_n_0_[24]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[24]_i_25_n_0\
    );
\reg_data_out_reg[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2222222F222F"
    )
        port map (
      I0 => \reg_data_out_reg[28]_i_10_n_0\,
      I1 => \reg_data_out_reg[24]_i_10_n_0\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \reg_data_out_reg[24]_i_11_n_0\,
      I4 => \reg_data_out_reg[24]_i_12_n_0\,
      I5 => sel0(2),
      O => \reg_data_out_reg[24]_i_3_n_0\
    );
\reg_data_out_reg[24]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[24]_i_13_n_0\,
      I1 => \reg_data_out_reg[24]_i_14_n_0\,
      O => \reg_data_out_reg[24]_i_4_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[24]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[24]_i_15_n_0\,
      I1 => \reg_data_out_reg[24]_i_16_n_0\,
      O => \reg_data_out_reg[24]_i_5_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch15_down_reg_n_0_[24]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch15_up_reg_n_0_[24]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[24]_i_17_n_0\,
      O => \reg_data_out_reg[24]_i_6_n_0\
    );
\reg_data_out_reg[24]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch13_down_reg_n_0_[24]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch13_up_reg_n_0_[24]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[24]_i_18_n_0\,
      O => \reg_data_out_reg[24]_i_7_n_0\
    );
\reg_data_out_reg[24]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch11_down_reg_n_0_[24]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch11_up_reg_n_0_[24]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[24]_i_19_n_0\,
      O => \reg_data_out_reg[24]_i_8_n_0\
    );
\reg_data_out_reg[24]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch9_down_reg_n_0_[24]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch9_up_reg_n_0_[24]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[24]_i_20_n_0\,
      O => \reg_data_out_reg[24]_i_9_n_0\
    );
\reg_data_out_reg[25]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \reg_data_out_reg[25]_i_1_n_0\,
      G => \reg_data_out_reg[31]_i_2_n_0\,
      GE => '1',
      Q => reg_data_out(25)
    );
\reg_data_out_reg[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[25]_i_2_n_0\,
      I1 => \reg_data_out_reg[25]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \reg_data_out_reg[25]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \reg_data_out_reg[25]_i_5_n_0\,
      O => \reg_data_out_reg[25]_i_1_n_0\
    );
\reg_data_out_reg[25]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \setpoint_ch3_down_reg_n_0_[25]\,
      I1 => \setpoint_ch3_up_reg_n_0_[25]\,
      I2 => sel0(0),
      I3 => \setpoint_ch2_down_reg_n_0_[25]\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      I5 => \setpoint_ch2_up_reg_n_0_[25]\,
      O => \reg_data_out_reg[25]_i_10_n_0\
    );
\reg_data_out_reg[25]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F7FFFF07F70000"
    )
        port map (
      I0 => \setpoint_ch1_up_reg_n_0_[25]\,
      I1 => p_2_in,
      I2 => \slv_reg3_reg_n_0_[0]\,
      I3 => \setpoint_ch1_down_reg_n_0_[25]\,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[25]_i_21_n_0\,
      O => \reg_data_out_reg[25]_i_11_n_0\
    );
\reg_data_out_reg[25]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[25]_i_22_n_0\,
      I1 => \reg_data_out_reg[25]_i_23_n_0\,
      O => \reg_data_out_reg[25]_i_12_n_0\,
      S => \axi_araddr_reg[3]_rep_n_0\
    );
\reg_data_out_reg[25]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch11(25),
      I1 => ch10(25),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch9(25),
      I4 => sel0(0),
      I5 => ch8(25),
      O => \reg_data_out_reg[25]_i_13_n_0\
    );
\reg_data_out_reg[25]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch15(25),
      I1 => ch14(25),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch13(25),
      I4 => sel0(0),
      I5 => ch12(25),
      O => \reg_data_out_reg[25]_i_14_n_0\
    );
\reg_data_out_reg[25]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch3(25),
      I1 => ch2(25),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch1(25),
      I4 => sel0(0),
      I5 => ch0(25),
      O => \reg_data_out_reg[25]_i_15_n_0\
    );
\reg_data_out_reg[25]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch7(25),
      I1 => ch6(25),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch5(25),
      I4 => sel0(0),
      I5 => ch4(25),
      O => \reg_data_out_reg[25]_i_16_n_0\
    );
\reg_data_out_reg[25]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch14_down_reg_n_0_[25]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch14_up_reg_n_0_[25]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[25]_i_17_n_0\
    );
\reg_data_out_reg[25]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch12_down_reg_n_0_[25]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch12_up_reg_n_0_[25]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[25]_i_18_n_0\
    );
\reg_data_out_reg[25]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch10_down_reg_n_0_[25]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch10_up_reg_n_0_[25]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[25]_i_19_n_0\
    );
\reg_data_out_reg[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[25]_i_6_n_0\,
      I1 => \reg_data_out_reg[25]_i_7_n_0\,
      I2 => sel0(2),
      I3 => \reg_data_out_reg[25]_i_8_n_0\,
      I4 => \axi_araddr_reg[3]_rep_n_0\,
      I5 => \reg_data_out_reg[25]_i_9_n_0\,
      O => \reg_data_out_reg[25]_i_2_n_0\
    );
\reg_data_out_reg[25]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch8_down_reg_n_0_[25]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch8_up_reg_n_0_[25]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[25]_i_20_n_0\
    );
\reg_data_out_reg[25]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DDDDDDD0DDD"
    )
        port map (
      I0 => \errors_channel_reg_n_0_[25]\,
      I1 => \reg_data_out_reg[31]_i_8_n_0\,
      I2 => p_2_in,
      I3 => \setpoint_ch0_up_reg_n_0_[25]\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      I5 => \setpoint_ch0_down_reg_n_0_[25]\,
      O => \reg_data_out_reg[25]_i_21_n_0\
    );
\reg_data_out_reg[25]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch5_down_reg_n_0_[25]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch5_up_reg_n_0_[25]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[25]_i_24_n_0\,
      O => \reg_data_out_reg[25]_i_22_n_0\
    );
\reg_data_out_reg[25]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch7_down_reg_n_0_[25]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch7_up_reg_n_0_[25]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[25]_i_25_n_0\,
      O => \reg_data_out_reg[25]_i_23_n_0\
    );
\reg_data_out_reg[25]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch4_down_reg_n_0_[25]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch4_up_reg_n_0_[25]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[25]_i_24_n_0\
    );
\reg_data_out_reg[25]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch6_down_reg_n_0_[25]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch6_up_reg_n_0_[25]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[25]_i_25_n_0\
    );
\reg_data_out_reg[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2222222F222F"
    )
        port map (
      I0 => \reg_data_out_reg[28]_i_10_n_0\,
      I1 => \reg_data_out_reg[25]_i_10_n_0\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \reg_data_out_reg[25]_i_11_n_0\,
      I4 => \reg_data_out_reg[25]_i_12_n_0\,
      I5 => sel0(2),
      O => \reg_data_out_reg[25]_i_3_n_0\
    );
\reg_data_out_reg[25]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[25]_i_13_n_0\,
      I1 => \reg_data_out_reg[25]_i_14_n_0\,
      O => \reg_data_out_reg[25]_i_4_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[25]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[25]_i_15_n_0\,
      I1 => \reg_data_out_reg[25]_i_16_n_0\,
      O => \reg_data_out_reg[25]_i_5_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch15_down_reg_n_0_[25]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch15_up_reg_n_0_[25]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[25]_i_17_n_0\,
      O => \reg_data_out_reg[25]_i_6_n_0\
    );
\reg_data_out_reg[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch13_down_reg_n_0_[25]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch13_up_reg_n_0_[25]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[25]_i_18_n_0\,
      O => \reg_data_out_reg[25]_i_7_n_0\
    );
\reg_data_out_reg[25]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch11_down_reg_n_0_[25]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch11_up_reg_n_0_[25]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[25]_i_19_n_0\,
      O => \reg_data_out_reg[25]_i_8_n_0\
    );
\reg_data_out_reg[25]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch9_down_reg_n_0_[25]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch9_up_reg_n_0_[25]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[25]_i_20_n_0\,
      O => \reg_data_out_reg[25]_i_9_n_0\
    );
\reg_data_out_reg[26]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \reg_data_out_reg[26]_i_1_n_0\,
      G => \reg_data_out_reg[31]_i_2_n_0\,
      GE => '1',
      Q => reg_data_out(26)
    );
\reg_data_out_reg[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[26]_i_2_n_0\,
      I1 => \reg_data_out_reg[26]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \reg_data_out_reg[26]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \reg_data_out_reg[26]_i_5_n_0\,
      O => \reg_data_out_reg[26]_i_1_n_0\
    );
\reg_data_out_reg[26]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch7_down_reg_n_0_[26]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch7_up_reg_n_0_[26]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[26]_i_22_n_0\,
      O => \reg_data_out_reg[26]_i_10_n_0\
    );
\reg_data_out_reg[26]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch5_down_reg_n_0_[26]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch5_up_reg_n_0_[26]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[26]_i_23_n_0\,
      O => \reg_data_out_reg[26]_i_11_n_0\
    );
\reg_data_out_reg[26]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch3_down_reg_n_0_[26]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch3_up_reg_n_0_[26]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[26]_i_24_n_0\,
      O => \reg_data_out_reg[26]_i_12_n_0\
    );
\reg_data_out_reg[26]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F7FFFF07F70000"
    )
        port map (
      I0 => \setpoint_ch1_up_reg_n_0_[26]\,
      I1 => p_2_in,
      I2 => \slv_reg3_reg_n_0_[0]\,
      I3 => \setpoint_ch1_down_reg_n_0_[26]\,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[26]_i_25_n_0\,
      O => \reg_data_out_reg[26]_i_13_n_0\
    );
\reg_data_out_reg[26]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch11(26),
      I1 => ch10(26),
      I2 => sel0(1),
      I3 => ch9(26),
      I4 => sel0(0),
      I5 => ch8(26),
      O => \reg_data_out_reg[26]_i_14_n_0\
    );
\reg_data_out_reg[26]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch15(26),
      I1 => ch14(26),
      I2 => sel0(1),
      I3 => ch13(26),
      I4 => sel0(0),
      I5 => ch12(26),
      O => \reg_data_out_reg[26]_i_15_n_0\
    );
\reg_data_out_reg[26]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch3(26),
      I1 => ch2(26),
      I2 => sel0(1),
      I3 => ch1(26),
      I4 => sel0(0),
      I5 => ch0(26),
      O => \reg_data_out_reg[26]_i_16_n_0\
    );
\reg_data_out_reg[26]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch7(26),
      I1 => ch6(26),
      I2 => sel0(1),
      I3 => ch5(26),
      I4 => sel0(0),
      I5 => ch4(26),
      O => \reg_data_out_reg[26]_i_17_n_0\
    );
\reg_data_out_reg[26]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch14_down_reg_n_0_[26]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch14_up_reg_n_0_[26]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[26]_i_18_n_0\
    );
\reg_data_out_reg[26]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch12_down_reg_n_0_[26]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch12_up_reg_n_0_[26]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[26]_i_19_n_0\
    );
\reg_data_out_reg[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[26]_i_6_n_0\,
      I1 => \reg_data_out_reg[26]_i_7_n_0\,
      I2 => sel0(2),
      I3 => \reg_data_out_reg[26]_i_8_n_0\,
      I4 => sel0(1),
      I5 => \reg_data_out_reg[26]_i_9_n_0\,
      O => \reg_data_out_reg[26]_i_2_n_0\
    );
\reg_data_out_reg[26]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch10_down_reg_n_0_[26]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch10_up_reg_n_0_[26]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[26]_i_20_n_0\
    );
\reg_data_out_reg[26]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch8_down_reg_n_0_[26]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch8_up_reg_n_0_[26]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[26]_i_21_n_0\
    );
\reg_data_out_reg[26]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch6_down_reg_n_0_[26]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch6_up_reg_n_0_[26]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[26]_i_22_n_0\
    );
\reg_data_out_reg[26]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch4_down_reg_n_0_[26]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch4_up_reg_n_0_[26]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[26]_i_23_n_0\
    );
\reg_data_out_reg[26]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch2_down_reg_n_0_[26]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch2_up_reg_n_0_[26]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[26]_i_24_n_0\
    );
\reg_data_out_reg[26]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DDDDDDD0DDD"
    )
        port map (
      I0 => \errors_channel_reg_n_0_[26]\,
      I1 => \reg_data_out_reg[31]_i_8_n_0\,
      I2 => p_2_in,
      I3 => \setpoint_ch0_up_reg_n_0_[26]\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      I5 => \setpoint_ch0_down_reg_n_0_[26]\,
      O => \reg_data_out_reg[26]_i_25_n_0\
    );
\reg_data_out_reg[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0C0C0CFCF"
    )
        port map (
      I0 => \reg_data_out_reg[26]_i_10_n_0\,
      I1 => \reg_data_out_reg[26]_i_11_n_0\,
      I2 => sel0(2),
      I3 => \reg_data_out_reg[26]_i_12_n_0\,
      I4 => \reg_data_out_reg[26]_i_13_n_0\,
      I5 => sel0(1),
      O => \reg_data_out_reg[26]_i_3_n_0\
    );
\reg_data_out_reg[26]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[26]_i_14_n_0\,
      I1 => \reg_data_out_reg[26]_i_15_n_0\,
      O => \reg_data_out_reg[26]_i_4_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[26]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[26]_i_16_n_0\,
      I1 => \reg_data_out_reg[26]_i_17_n_0\,
      O => \reg_data_out_reg[26]_i_5_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch15_down_reg_n_0_[26]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch15_up_reg_n_0_[26]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[26]_i_18_n_0\,
      O => \reg_data_out_reg[26]_i_6_n_0\
    );
\reg_data_out_reg[26]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch13_down_reg_n_0_[26]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch13_up_reg_n_0_[26]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[26]_i_19_n_0\,
      O => \reg_data_out_reg[26]_i_7_n_0\
    );
\reg_data_out_reg[26]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch11_down_reg_n_0_[26]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch11_up_reg_n_0_[26]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[26]_i_20_n_0\,
      O => \reg_data_out_reg[26]_i_8_n_0\
    );
\reg_data_out_reg[26]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch9_down_reg_n_0_[26]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch9_up_reg_n_0_[26]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[26]_i_21_n_0\,
      O => \reg_data_out_reg[26]_i_9_n_0\
    );
\reg_data_out_reg[27]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \reg_data_out_reg[27]_i_1_n_0\,
      G => \reg_data_out_reg[31]_i_2_n_0\,
      GE => '1',
      Q => reg_data_out(27)
    );
\reg_data_out_reg[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[27]_i_2_n_0\,
      I1 => \reg_data_out_reg[27]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \reg_data_out_reg[27]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \reg_data_out_reg[27]_i_5_n_0\,
      O => \reg_data_out_reg[27]_i_1_n_0\
    );
\reg_data_out_reg[27]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \setpoint_ch3_down_reg_n_0_[27]\,
      I1 => \setpoint_ch3_up_reg_n_0_[27]\,
      I2 => sel0(0),
      I3 => \setpoint_ch2_down_reg_n_0_[27]\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      I5 => \setpoint_ch2_up_reg_n_0_[27]\,
      O => \reg_data_out_reg[27]_i_10_n_0\
    );
\reg_data_out_reg[27]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F7FFFF07F70000"
    )
        port map (
      I0 => \setpoint_ch1_up_reg_n_0_[27]\,
      I1 => p_2_in,
      I2 => \slv_reg3_reg_n_0_[0]\,
      I3 => \setpoint_ch1_down_reg_n_0_[27]\,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[27]_i_21_n_0\,
      O => \reg_data_out_reg[27]_i_11_n_0\
    );
\reg_data_out_reg[27]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[27]_i_22_n_0\,
      I1 => \reg_data_out_reg[27]_i_23_n_0\,
      O => \reg_data_out_reg[27]_i_12_n_0\,
      S => \axi_araddr_reg[3]_rep_n_0\
    );
\reg_data_out_reg[27]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch11(27),
      I1 => ch10(27),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch9(27),
      I4 => sel0(0),
      I5 => ch8(27),
      O => \reg_data_out_reg[27]_i_13_n_0\
    );
\reg_data_out_reg[27]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch15(27),
      I1 => ch14(27),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch13(27),
      I4 => sel0(0),
      I5 => ch12(27),
      O => \reg_data_out_reg[27]_i_14_n_0\
    );
\reg_data_out_reg[27]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch3(27),
      I1 => ch2(27),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch1(27),
      I4 => sel0(0),
      I5 => ch0(27),
      O => \reg_data_out_reg[27]_i_15_n_0\
    );
\reg_data_out_reg[27]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch7(27),
      I1 => ch6(27),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch5(27),
      I4 => sel0(0),
      I5 => ch4(27),
      O => \reg_data_out_reg[27]_i_16_n_0\
    );
\reg_data_out_reg[27]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch14_down_reg_n_0_[27]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch14_up_reg_n_0_[27]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[27]_i_17_n_0\
    );
\reg_data_out_reg[27]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch12_down_reg_n_0_[27]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch12_up_reg_n_0_[27]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[27]_i_18_n_0\
    );
\reg_data_out_reg[27]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch10_down_reg_n_0_[27]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch10_up_reg_n_0_[27]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[27]_i_19_n_0\
    );
\reg_data_out_reg[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[27]_i_6_n_0\,
      I1 => \reg_data_out_reg[27]_i_7_n_0\,
      I2 => sel0(2),
      I3 => \reg_data_out_reg[27]_i_8_n_0\,
      I4 => \axi_araddr_reg[3]_rep_n_0\,
      I5 => \reg_data_out_reg[27]_i_9_n_0\,
      O => \reg_data_out_reg[27]_i_2_n_0\
    );
\reg_data_out_reg[27]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch8_down_reg_n_0_[27]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch8_up_reg_n_0_[27]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[27]_i_20_n_0\
    );
\reg_data_out_reg[27]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DDDDDDD0DDD"
    )
        port map (
      I0 => \errors_channel_reg_n_0_[27]\,
      I1 => \reg_data_out_reg[31]_i_8_n_0\,
      I2 => p_2_in,
      I3 => \setpoint_ch0_up_reg_n_0_[27]\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      I5 => \setpoint_ch0_down_reg_n_0_[27]\,
      O => \reg_data_out_reg[27]_i_21_n_0\
    );
\reg_data_out_reg[27]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch5_down_reg_n_0_[27]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch5_up_reg_n_0_[27]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[27]_i_24_n_0\,
      O => \reg_data_out_reg[27]_i_22_n_0\
    );
\reg_data_out_reg[27]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch7_down_reg_n_0_[27]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch7_up_reg_n_0_[27]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[27]_i_25_n_0\,
      O => \reg_data_out_reg[27]_i_23_n_0\
    );
\reg_data_out_reg[27]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch4_down_reg_n_0_[27]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch4_up_reg_n_0_[27]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[27]_i_24_n_0\
    );
\reg_data_out_reg[27]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch6_down_reg_n_0_[27]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch6_up_reg_n_0_[27]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[27]_i_25_n_0\
    );
\reg_data_out_reg[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2222222F222F"
    )
        port map (
      I0 => \reg_data_out_reg[28]_i_10_n_0\,
      I1 => \reg_data_out_reg[27]_i_10_n_0\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \reg_data_out_reg[27]_i_11_n_0\,
      I4 => \reg_data_out_reg[27]_i_12_n_0\,
      I5 => sel0(2),
      O => \reg_data_out_reg[27]_i_3_n_0\
    );
\reg_data_out_reg[27]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[27]_i_13_n_0\,
      I1 => \reg_data_out_reg[27]_i_14_n_0\,
      O => \reg_data_out_reg[27]_i_4_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[27]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[27]_i_15_n_0\,
      I1 => \reg_data_out_reg[27]_i_16_n_0\,
      O => \reg_data_out_reg[27]_i_5_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch15_down_reg_n_0_[27]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch15_up_reg_n_0_[27]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[27]_i_17_n_0\,
      O => \reg_data_out_reg[27]_i_6_n_0\
    );
\reg_data_out_reg[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch13_down_reg_n_0_[27]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch13_up_reg_n_0_[27]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[27]_i_18_n_0\,
      O => \reg_data_out_reg[27]_i_7_n_0\
    );
\reg_data_out_reg[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch11_down_reg_n_0_[27]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch11_up_reg_n_0_[27]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[27]_i_19_n_0\,
      O => \reg_data_out_reg[27]_i_8_n_0\
    );
\reg_data_out_reg[27]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch9_down_reg_n_0_[27]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch9_up_reg_n_0_[27]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[27]_i_20_n_0\,
      O => \reg_data_out_reg[27]_i_9_n_0\
    );
\reg_data_out_reg[28]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \reg_data_out_reg[28]_i_1_n_0\,
      G => \reg_data_out_reg[31]_i_2_n_0\,
      GE => '1',
      Q => reg_data_out(28)
    );
\reg_data_out_reg[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[28]_i_2_n_0\,
      I1 => \reg_data_out_reg[28]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \reg_data_out_reg[28]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \reg_data_out_reg[28]_i_5_n_0\,
      O => \reg_data_out_reg[28]_i_1_n_0\
    );
\reg_data_out_reg[28]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[0]\,
      I1 => p_2_in,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => sel0(2),
      O => \reg_data_out_reg[28]_i_10_n_0\
    );
\reg_data_out_reg[28]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \setpoint_ch3_down_reg_n_0_[28]\,
      I1 => \setpoint_ch3_up_reg_n_0_[28]\,
      I2 => sel0(0),
      I3 => \setpoint_ch2_down_reg_n_0_[28]\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      I5 => \setpoint_ch2_up_reg_n_0_[28]\,
      O => \reg_data_out_reg[28]_i_11_n_0\
    );
\reg_data_out_reg[28]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F7FFFF07F70000"
    )
        port map (
      I0 => \setpoint_ch1_up_reg_n_0_[28]\,
      I1 => p_2_in,
      I2 => \slv_reg3_reg_n_0_[0]\,
      I3 => \setpoint_ch1_down_reg_n_0_[28]\,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[28]_i_22_n_0\,
      O => \reg_data_out_reg[28]_i_12_n_0\
    );
\reg_data_out_reg[28]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[28]_i_23_n_0\,
      I1 => \reg_data_out_reg[28]_i_24_n_0\,
      O => \reg_data_out_reg[28]_i_13_n_0\,
      S => \axi_araddr_reg[3]_rep_n_0\
    );
\reg_data_out_reg[28]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch11(28),
      I1 => ch10(28),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch9(28),
      I4 => sel0(0),
      I5 => ch8(28),
      O => \reg_data_out_reg[28]_i_14_n_0\
    );
\reg_data_out_reg[28]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch15(28),
      I1 => ch14(28),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch13(28),
      I4 => sel0(0),
      I5 => ch12(28),
      O => \reg_data_out_reg[28]_i_15_n_0\
    );
\reg_data_out_reg[28]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch3(28),
      I1 => ch2(28),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch1(28),
      I4 => sel0(0),
      I5 => ch0(28),
      O => \reg_data_out_reg[28]_i_16_n_0\
    );
\reg_data_out_reg[28]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch7(28),
      I1 => ch6(28),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch5(28),
      I4 => sel0(0),
      I5 => ch4(28),
      O => \reg_data_out_reg[28]_i_17_n_0\
    );
\reg_data_out_reg[28]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch14_down_reg_n_0_[28]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch14_up_reg_n_0_[28]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[28]_i_18_n_0\
    );
\reg_data_out_reg[28]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch12_down_reg_n_0_[28]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch12_up_reg_n_0_[28]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[28]_i_19_n_0\
    );
\reg_data_out_reg[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[28]_i_6_n_0\,
      I1 => \reg_data_out_reg[28]_i_7_n_0\,
      I2 => sel0(2),
      I3 => \reg_data_out_reg[28]_i_8_n_0\,
      I4 => \axi_araddr_reg[3]_rep_n_0\,
      I5 => \reg_data_out_reg[28]_i_9_n_0\,
      O => \reg_data_out_reg[28]_i_2_n_0\
    );
\reg_data_out_reg[28]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch10_down_reg_n_0_[28]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch10_up_reg_n_0_[28]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[28]_i_20_n_0\
    );
\reg_data_out_reg[28]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch8_down_reg_n_0_[28]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch8_up_reg_n_0_[28]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[28]_i_21_n_0\
    );
\reg_data_out_reg[28]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DDDDDDD0DDD"
    )
        port map (
      I0 => \errors_channel_reg_n_0_[28]\,
      I1 => \reg_data_out_reg[31]_i_8_n_0\,
      I2 => p_2_in,
      I3 => \setpoint_ch0_up_reg_n_0_[28]\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      I5 => \setpoint_ch0_down_reg_n_0_[28]\,
      O => \reg_data_out_reg[28]_i_22_n_0\
    );
\reg_data_out_reg[28]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch5_down_reg_n_0_[28]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch5_up_reg_n_0_[28]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[28]_i_25_n_0\,
      O => \reg_data_out_reg[28]_i_23_n_0\
    );
\reg_data_out_reg[28]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch7_down_reg_n_0_[28]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch7_up_reg_n_0_[28]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[28]_i_26_n_0\,
      O => \reg_data_out_reg[28]_i_24_n_0\
    );
\reg_data_out_reg[28]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch4_down_reg_n_0_[28]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch4_up_reg_n_0_[28]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[28]_i_25_n_0\
    );
\reg_data_out_reg[28]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch6_down_reg_n_0_[28]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch6_up_reg_n_0_[28]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[28]_i_26_n_0\
    );
\reg_data_out_reg[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2222222F222F"
    )
        port map (
      I0 => \reg_data_out_reg[28]_i_10_n_0\,
      I1 => \reg_data_out_reg[28]_i_11_n_0\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \reg_data_out_reg[28]_i_12_n_0\,
      I4 => \reg_data_out_reg[28]_i_13_n_0\,
      I5 => sel0(2),
      O => \reg_data_out_reg[28]_i_3_n_0\
    );
\reg_data_out_reg[28]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[28]_i_14_n_0\,
      I1 => \reg_data_out_reg[28]_i_15_n_0\,
      O => \reg_data_out_reg[28]_i_4_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[28]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[28]_i_16_n_0\,
      I1 => \reg_data_out_reg[28]_i_17_n_0\,
      O => \reg_data_out_reg[28]_i_5_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch15_down_reg_n_0_[28]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch15_up_reg_n_0_[28]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[28]_i_18_n_0\,
      O => \reg_data_out_reg[28]_i_6_n_0\
    );
\reg_data_out_reg[28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch13_down_reg_n_0_[28]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch13_up_reg_n_0_[28]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[28]_i_19_n_0\,
      O => \reg_data_out_reg[28]_i_7_n_0\
    );
\reg_data_out_reg[28]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch11_down_reg_n_0_[28]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch11_up_reg_n_0_[28]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[28]_i_20_n_0\,
      O => \reg_data_out_reg[28]_i_8_n_0\
    );
\reg_data_out_reg[28]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch9_down_reg_n_0_[28]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch9_up_reg_n_0_[28]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[28]_i_21_n_0\,
      O => \reg_data_out_reg[28]_i_9_n_0\
    );
\reg_data_out_reg[29]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \reg_data_out_reg[29]_i_1_n_0\,
      G => \reg_data_out_reg[31]_i_2_n_0\,
      GE => '1',
      Q => reg_data_out(29)
    );
\reg_data_out_reg[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[29]_i_2_n_0\,
      I1 => \reg_data_out_reg[29]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \reg_data_out_reg[29]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \reg_data_out_reg[29]_i_5_n_0\,
      O => \reg_data_out_reg[29]_i_1_n_0\
    );
\reg_data_out_reg[29]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch7_down_reg_n_0_[29]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch7_up_reg_n_0_[29]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[29]_i_22_n_0\,
      O => \reg_data_out_reg[29]_i_10_n_0\
    );
\reg_data_out_reg[29]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch5_down_reg_n_0_[29]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch5_up_reg_n_0_[29]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[29]_i_23_n_0\,
      O => \reg_data_out_reg[29]_i_11_n_0\
    );
\reg_data_out_reg[29]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch3_down_reg_n_0_[29]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch3_up_reg_n_0_[29]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[29]_i_24_n_0\,
      O => \reg_data_out_reg[29]_i_12_n_0\
    );
\reg_data_out_reg[29]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F7FFFF07F70000"
    )
        port map (
      I0 => \setpoint_ch1_up_reg_n_0_[29]\,
      I1 => p_2_in,
      I2 => \slv_reg3_reg_n_0_[0]\,
      I3 => \setpoint_ch1_down_reg_n_0_[29]\,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[29]_i_25_n_0\,
      O => \reg_data_out_reg[29]_i_13_n_0\
    );
\reg_data_out_reg[29]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch11(29),
      I1 => ch10(29),
      I2 => sel0(1),
      I3 => ch9(29),
      I4 => sel0(0),
      I5 => ch8(29),
      O => \reg_data_out_reg[29]_i_14_n_0\
    );
\reg_data_out_reg[29]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch15(29),
      I1 => ch14(29),
      I2 => sel0(1),
      I3 => ch13(29),
      I4 => sel0(0),
      I5 => ch12(29),
      O => \reg_data_out_reg[29]_i_15_n_0\
    );
\reg_data_out_reg[29]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch3(29),
      I1 => ch2(29),
      I2 => sel0(1),
      I3 => ch1(29),
      I4 => sel0(0),
      I5 => ch0(29),
      O => \reg_data_out_reg[29]_i_16_n_0\
    );
\reg_data_out_reg[29]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch7(29),
      I1 => ch6(29),
      I2 => sel0(1),
      I3 => ch5(29),
      I4 => sel0(0),
      I5 => ch4(29),
      O => \reg_data_out_reg[29]_i_17_n_0\
    );
\reg_data_out_reg[29]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch14_down_reg_n_0_[29]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch14_up_reg_n_0_[29]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[29]_i_18_n_0\
    );
\reg_data_out_reg[29]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch12_down_reg_n_0_[29]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch12_up_reg_n_0_[29]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[29]_i_19_n_0\
    );
\reg_data_out_reg[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[29]_i_6_n_0\,
      I1 => \reg_data_out_reg[29]_i_7_n_0\,
      I2 => sel0(2),
      I3 => \reg_data_out_reg[29]_i_8_n_0\,
      I4 => sel0(1),
      I5 => \reg_data_out_reg[29]_i_9_n_0\,
      O => \reg_data_out_reg[29]_i_2_n_0\
    );
\reg_data_out_reg[29]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch10_down_reg_n_0_[29]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch10_up_reg_n_0_[29]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[29]_i_20_n_0\
    );
\reg_data_out_reg[29]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch8_down_reg_n_0_[29]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch8_up_reg_n_0_[29]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[29]_i_21_n_0\
    );
\reg_data_out_reg[29]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch6_down_reg_n_0_[29]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch6_up_reg_n_0_[29]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[29]_i_22_n_0\
    );
\reg_data_out_reg[29]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch4_down_reg_n_0_[29]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch4_up_reg_n_0_[29]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[29]_i_23_n_0\
    );
\reg_data_out_reg[29]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch2_down_reg_n_0_[29]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch2_up_reg_n_0_[29]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[29]_i_24_n_0\
    );
\reg_data_out_reg[29]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DDDDDDD0DDD"
    )
        port map (
      I0 => \errors_channel_reg_n_0_[29]\,
      I1 => \reg_data_out_reg[31]_i_8_n_0\,
      I2 => p_2_in,
      I3 => \setpoint_ch0_up_reg_n_0_[29]\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      I5 => \setpoint_ch0_down_reg_n_0_[29]\,
      O => \reg_data_out_reg[29]_i_25_n_0\
    );
\reg_data_out_reg[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0C0C0CFCF"
    )
        port map (
      I0 => \reg_data_out_reg[29]_i_10_n_0\,
      I1 => \reg_data_out_reg[29]_i_11_n_0\,
      I2 => sel0(2),
      I3 => \reg_data_out_reg[29]_i_12_n_0\,
      I4 => \reg_data_out_reg[29]_i_13_n_0\,
      I5 => sel0(1),
      O => \reg_data_out_reg[29]_i_3_n_0\
    );
\reg_data_out_reg[29]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[29]_i_14_n_0\,
      I1 => \reg_data_out_reg[29]_i_15_n_0\,
      O => \reg_data_out_reg[29]_i_4_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[29]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[29]_i_16_n_0\,
      I1 => \reg_data_out_reg[29]_i_17_n_0\,
      O => \reg_data_out_reg[29]_i_5_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch15_down_reg_n_0_[29]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch15_up_reg_n_0_[29]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[29]_i_18_n_0\,
      O => \reg_data_out_reg[29]_i_6_n_0\
    );
\reg_data_out_reg[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch13_down_reg_n_0_[29]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch13_up_reg_n_0_[29]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[29]_i_19_n_0\,
      O => \reg_data_out_reg[29]_i_7_n_0\
    );
\reg_data_out_reg[29]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch11_down_reg_n_0_[29]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch11_up_reg_n_0_[29]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[29]_i_20_n_0\,
      O => \reg_data_out_reg[29]_i_8_n_0\
    );
\reg_data_out_reg[29]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch9_down_reg_n_0_[29]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch9_up_reg_n_0_[29]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[29]_i_21_n_0\,
      O => \reg_data_out_reg[29]_i_9_n_0\
    );
\reg_data_out_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \reg_data_out_reg[2]_i_1_n_0\,
      G => \reg_data_out_reg[31]_i_2_n_0\,
      GE => '1',
      Q => reg_data_out(2)
    );
\reg_data_out_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C055F355"
    )
        port map (
      I0 => \reg_data_out_reg[2]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \reg_data_out_reg[2]_i_3_n_0\,
      I3 => sel0(4),
      I4 => \reg_data_out_reg[2]_i_4_n_0\,
      O => \reg_data_out_reg[2]_i_1_n_0\
    );
\reg_data_out_reg[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch13_down_reg_n_0_[2]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch13_up_reg_n_0_[2]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[2]_i_17_n_0\,
      O => \reg_data_out_reg[2]_i_10_n_0\
    );
\reg_data_out_reg[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch11_down_reg_n_0_[2]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch11_up_reg_n_0_[2]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[2]_i_18_n_0\,
      O => \reg_data_out_reg[2]_i_11_n_0\
    );
\reg_data_out_reg[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch9_down_reg_n_0_[2]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch9_up_reg_n_0_[2]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[2]_i_19_n_0\,
      O => \reg_data_out_reg[2]_i_12_n_0\
    );
\reg_data_out_reg[2]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[2]_i_20_n_0\,
      I1 => \reg_data_out_reg[2]_i_21_n_0\,
      O => \reg_data_out_reg[2]_i_13_n_0\,
      S => \axi_araddr_reg[3]_rep_n_0\
    );
\reg_data_out_reg[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F7FFFF07F70000"
    )
        port map (
      I0 => \setpoint_ch1_up_reg_n_0_[2]\,
      I1 => p_2_in,
      I2 => \slv_reg3_reg_n_0_[0]\,
      I3 => \setpoint_ch1_down_reg_n_0_[2]\,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[2]_i_22_n_0\,
      O => \reg_data_out_reg[2]_i_14_n_0\
    );
\reg_data_out_reg[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \setpoint_ch3_down_reg_n_0_[2]\,
      I1 => \setpoint_ch3_up_reg_n_0_[2]\,
      I2 => sel0(0),
      I3 => \setpoint_ch2_down_reg_n_0_[2]\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      I5 => \setpoint_ch2_up_reg_n_0_[2]\,
      O => \reg_data_out_reg[2]_i_15_n_0\
    );
\reg_data_out_reg[2]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch14_down_reg_n_0_[2]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch14_up_reg_n_0_[2]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[2]_i_16_n_0\
    );
\reg_data_out_reg[2]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch12_down_reg_n_0_[2]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch12_up_reg_n_0_[2]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[2]_i_17_n_0\
    );
\reg_data_out_reg[2]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch10_down_reg_n_0_[2]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch10_up_reg_n_0_[2]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[2]_i_18_n_0\
    );
\reg_data_out_reg[2]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch8_down_reg_n_0_[2]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch8_up_reg_n_0_[2]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[2]_i_19_n_0\
    );
\reg_data_out_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \reg_data_out_reg[2]_i_5_n_0\,
      I1 => \reg_data_out_reg[2]_i_6_n_0\,
      I2 => sel0(3),
      I3 => \reg_data_out_reg[2]_i_7_n_0\,
      I4 => sel0(2),
      I5 => \reg_data_out_reg[2]_i_8_n_0\,
      O => \reg_data_out_reg[2]_i_2_n_0\
    );
\reg_data_out_reg[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch5_down_reg_n_0_[2]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch5_up_reg_n_0_[2]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[2]_i_23_n_0\,
      O => \reg_data_out_reg[2]_i_20_n_0\
    );
\reg_data_out_reg[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch7_down_reg_n_0_[2]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch7_up_reg_n_0_[2]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[2]_i_24_n_0\,
      O => \reg_data_out_reg[2]_i_21_n_0\
    );
\reg_data_out_reg[2]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DDDDDDD0DDD"
    )
        port map (
      I0 => \errors_channel_reg_n_0_[2]\,
      I1 => \reg_data_out_reg[31]_i_8_n_0\,
      I2 => p_2_in,
      I3 => \setpoint_ch0_up_reg_n_0_[2]\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      I5 => \setpoint_ch0_down_reg_n_0_[2]\,
      O => \reg_data_out_reg[2]_i_22_n_0\
    );
\reg_data_out_reg[2]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch4_down_reg_n_0_[2]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch4_up_reg_n_0_[2]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[2]_i_23_n_0\
    );
\reg_data_out_reg[2]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch6_down_reg_n_0_[2]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch6_up_reg_n_0_[2]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[2]_i_24_n_0\
    );
\reg_data_out_reg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[2]_i_9_n_0\,
      I1 => \reg_data_out_reg[2]_i_10_n_0\,
      I2 => sel0(2),
      I3 => \reg_data_out_reg[2]_i_11_n_0\,
      I4 => \axi_araddr_reg[3]_rep_n_0\,
      I5 => \reg_data_out_reg[2]_i_12_n_0\,
      O => \reg_data_out_reg[2]_i_3_n_0\
    );
\reg_data_out_reg[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5C5F5C00005F5C"
    )
        port map (
      I0 => \reg_data_out_reg[2]_i_13_n_0\,
      I1 => \axi_araddr_reg[3]_rep_n_0\,
      I2 => sel0(2),
      I3 => \reg_data_out_reg[2]_i_14_n_0\,
      I4 => \reg_data_out_reg[28]_i_10_n_0\,
      I5 => \reg_data_out_reg[2]_i_15_n_0\,
      O => \reg_data_out_reg[2]_i_4_n_0\
    );
\reg_data_out_reg[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch15(2),
      I1 => ch14(2),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch13(2),
      I4 => sel0(0),
      I5 => ch12(2),
      O => \reg_data_out_reg[2]_i_5_n_0\
    );
\reg_data_out_reg[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch11(2),
      I1 => ch10(2),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch9(2),
      I4 => sel0(0),
      I5 => ch8(2),
      O => \reg_data_out_reg[2]_i_6_n_0\
    );
\reg_data_out_reg[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch7(2),
      I1 => ch6(2),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch5(2),
      I4 => sel0(0),
      I5 => ch4(2),
      O => \reg_data_out_reg[2]_i_7_n_0\
    );
\reg_data_out_reg[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch3(2),
      I1 => ch2(2),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch1(2),
      I4 => sel0(0),
      I5 => ch0(2),
      O => \reg_data_out_reg[2]_i_8_n_0\
    );
\reg_data_out_reg[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch15_down_reg_n_0_[2]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch15_up_reg_n_0_[2]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[2]_i_16_n_0\,
      O => \reg_data_out_reg[2]_i_9_n_0\
    );
\reg_data_out_reg[30]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \reg_data_out_reg[30]_i_1_n_0\,
      G => \reg_data_out_reg[31]_i_2_n_0\,
      GE => '1',
      Q => reg_data_out(30)
    );
\reg_data_out_reg[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[30]_i_2_n_0\,
      I1 => \reg_data_out_reg[30]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \reg_data_out_reg[30]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \reg_data_out_reg[30]_i_5_n_0\,
      O => \reg_data_out_reg[30]_i_1_n_0\
    );
\reg_data_out_reg[30]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch7_down_reg_n_0_[30]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch7_up_reg_n_0_[30]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[30]_i_22_n_0\,
      O => \reg_data_out_reg[30]_i_10_n_0\
    );
\reg_data_out_reg[30]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch5_down_reg_n_0_[30]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch5_up_reg_n_0_[30]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[30]_i_23_n_0\,
      O => \reg_data_out_reg[30]_i_11_n_0\
    );
\reg_data_out_reg[30]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch3_down_reg_n_0_[30]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch3_up_reg_n_0_[30]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[30]_i_24_n_0\,
      O => \reg_data_out_reg[30]_i_12_n_0\
    );
\reg_data_out_reg[30]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F7FFFF07F70000"
    )
        port map (
      I0 => \setpoint_ch1_up_reg_n_0_[30]\,
      I1 => p_2_in,
      I2 => \slv_reg3_reg_n_0_[0]\,
      I3 => \setpoint_ch1_down_reg_n_0_[30]\,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[30]_i_25_n_0\,
      O => \reg_data_out_reg[30]_i_13_n_0\
    );
\reg_data_out_reg[30]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch11(30),
      I1 => ch10(30),
      I2 => sel0(1),
      I3 => ch9(30),
      I4 => sel0(0),
      I5 => ch8(30),
      O => \reg_data_out_reg[30]_i_14_n_0\
    );
\reg_data_out_reg[30]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch15(30),
      I1 => ch14(30),
      I2 => sel0(1),
      I3 => ch13(30),
      I4 => sel0(0),
      I5 => ch12(30),
      O => \reg_data_out_reg[30]_i_15_n_0\
    );
\reg_data_out_reg[30]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch3(30),
      I1 => ch2(30),
      I2 => sel0(1),
      I3 => ch1(30),
      I4 => sel0(0),
      I5 => ch0(30),
      O => \reg_data_out_reg[30]_i_16_n_0\
    );
\reg_data_out_reg[30]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch7(30),
      I1 => ch6(30),
      I2 => sel0(1),
      I3 => ch5(30),
      I4 => sel0(0),
      I5 => ch4(30),
      O => \reg_data_out_reg[30]_i_17_n_0\
    );
\reg_data_out_reg[30]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch14_down_reg_n_0_[30]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch14_up_reg_n_0_[30]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[30]_i_18_n_0\
    );
\reg_data_out_reg[30]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch12_down_reg_n_0_[30]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch12_up_reg_n_0_[30]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[30]_i_19_n_0\
    );
\reg_data_out_reg[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[30]_i_6_n_0\,
      I1 => \reg_data_out_reg[30]_i_7_n_0\,
      I2 => sel0(2),
      I3 => \reg_data_out_reg[30]_i_8_n_0\,
      I4 => sel0(1),
      I5 => \reg_data_out_reg[30]_i_9_n_0\,
      O => \reg_data_out_reg[30]_i_2_n_0\
    );
\reg_data_out_reg[30]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch10_down_reg_n_0_[30]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch10_up_reg_n_0_[30]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[30]_i_20_n_0\
    );
\reg_data_out_reg[30]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch8_down_reg_n_0_[30]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch8_up_reg_n_0_[30]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[30]_i_21_n_0\
    );
\reg_data_out_reg[30]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch6_down_reg_n_0_[30]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch6_up_reg_n_0_[30]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[30]_i_22_n_0\
    );
\reg_data_out_reg[30]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch4_down_reg_n_0_[30]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch4_up_reg_n_0_[30]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[30]_i_23_n_0\
    );
\reg_data_out_reg[30]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch2_down_reg_n_0_[30]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch2_up_reg_n_0_[30]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[30]_i_24_n_0\
    );
\reg_data_out_reg[30]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DDDDDDD0DDD"
    )
        port map (
      I0 => \errors_channel_reg_n_0_[30]\,
      I1 => \reg_data_out_reg[31]_i_8_n_0\,
      I2 => p_2_in,
      I3 => \setpoint_ch0_up_reg_n_0_[30]\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      I5 => \setpoint_ch0_down_reg_n_0_[30]\,
      O => \reg_data_out_reg[30]_i_25_n_0\
    );
\reg_data_out_reg[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0C0C0CFCF"
    )
        port map (
      I0 => \reg_data_out_reg[30]_i_10_n_0\,
      I1 => \reg_data_out_reg[30]_i_11_n_0\,
      I2 => sel0(2),
      I3 => \reg_data_out_reg[30]_i_12_n_0\,
      I4 => \reg_data_out_reg[30]_i_13_n_0\,
      I5 => sel0(1),
      O => \reg_data_out_reg[30]_i_3_n_0\
    );
\reg_data_out_reg[30]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[30]_i_14_n_0\,
      I1 => \reg_data_out_reg[30]_i_15_n_0\,
      O => \reg_data_out_reg[30]_i_4_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[30]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[30]_i_16_n_0\,
      I1 => \reg_data_out_reg[30]_i_17_n_0\,
      O => \reg_data_out_reg[30]_i_5_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch15_down_reg_n_0_[30]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch15_up_reg_n_0_[30]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[30]_i_18_n_0\,
      O => \reg_data_out_reg[30]_i_6_n_0\
    );
\reg_data_out_reg[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch13_down_reg_n_0_[30]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch13_up_reg_n_0_[30]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[30]_i_19_n_0\,
      O => \reg_data_out_reg[30]_i_7_n_0\
    );
\reg_data_out_reg[30]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch11_down_reg_n_0_[30]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch11_up_reg_n_0_[30]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[30]_i_20_n_0\,
      O => \reg_data_out_reg[30]_i_8_n_0\
    );
\reg_data_out_reg[30]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch9_down_reg_n_0_[30]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch9_up_reg_n_0_[30]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[30]_i_21_n_0\,
      O => \reg_data_out_reg[30]_i_9_n_0\
    );
\reg_data_out_reg[31]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \reg_data_out_reg[31]_i_1_n_0\,
      G => \reg_data_out_reg[31]_i_2_n_0\,
      GE => '1',
      Q => reg_data_out(31)
    );
\reg_data_out_reg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[31]_i_3_n_0\,
      I1 => \reg_data_out_reg[31]_i_4_n_0\,
      I2 => sel0(4),
      I3 => \reg_data_out_reg[31]_i_5_n_0\,
      I4 => sel0(3),
      I5 => \reg_data_out_reg[31]_i_6_n_0\,
      O => \reg_data_out_reg[31]_i_1_n_0\
    );
\reg_data_out_reg[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch13_down_reg_n_0_[31]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch13_up_reg_n_0_[31]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[31]_i_22_n_0\,
      O => \reg_data_out_reg[31]_i_10_n_0\
    );
\reg_data_out_reg[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch11_down_reg_n_0_[31]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch11_up_reg_n_0_[31]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[31]_i_23_n_0\,
      O => \reg_data_out_reg[31]_i_11_n_0\
    );
\reg_data_out_reg[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch9_down_reg_n_0_[31]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch9_up_reg_n_0_[31]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[31]_i_24_n_0\,
      O => \reg_data_out_reg[31]_i_12_n_0\
    );
\reg_data_out_reg[31]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch7_down_reg_n_0_[31]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch7_up_reg_n_0_[31]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[31]_i_25_n_0\,
      O => \reg_data_out_reg[31]_i_13_n_0\
    );
\reg_data_out_reg[31]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch5_down_reg_n_0_[31]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch5_up_reg_n_0_[31]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[31]_i_26_n_0\,
      O => \reg_data_out_reg[31]_i_14_n_0\
    );
\reg_data_out_reg[31]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch3_down_reg_n_0_[31]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch3_up_reg_n_0_[31]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[31]_i_27_n_0\,
      O => \reg_data_out_reg[31]_i_15_n_0\
    );
\reg_data_out_reg[31]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F7FFFF07F70000"
    )
        port map (
      I0 => \setpoint_ch1_up_reg_n_0_[31]\,
      I1 => p_2_in,
      I2 => \slv_reg3_reg_n_0_[0]\,
      I3 => \setpoint_ch1_down_reg_n_0_[31]\,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[31]_i_28_n_0\,
      O => \reg_data_out_reg[31]_i_16_n_0\
    );
\reg_data_out_reg[31]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch11(31),
      I1 => ch10(31),
      I2 => sel0(1),
      I3 => ch9(31),
      I4 => sel0(0),
      I5 => ch8(31),
      O => \reg_data_out_reg[31]_i_17_n_0\
    );
\reg_data_out_reg[31]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch15(31),
      I1 => ch14(31),
      I2 => sel0(1),
      I3 => ch13(31),
      I4 => sel0(0),
      I5 => ch12(31),
      O => \reg_data_out_reg[31]_i_18_n_0\
    );
\reg_data_out_reg[31]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch3(31),
      I1 => ch2(31),
      I2 => sel0(1),
      I3 => ch1(31),
      I4 => sel0(0),
      I5 => ch0(31),
      O => \reg_data_out_reg[31]_i_19_n_0\
    );
\reg_data_out_reg[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0004FFFF"
    )
        port map (
      I0 => sel0(3),
      I1 => \slv_reg3_reg_n_0_[4]\,
      I2 => sel0(0),
      I3 => \reg_data_out_reg[31]_i_7_n_0\,
      I4 => sel0(4),
      I5 => \reg_data_out_reg[31]_i_8_n_0\,
      O => \reg_data_out_reg[31]_i_2_n_0\
    );
\reg_data_out_reg[31]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch7(31),
      I1 => ch6(31),
      I2 => sel0(1),
      I3 => ch5(31),
      I4 => sel0(0),
      I5 => ch4(31),
      O => \reg_data_out_reg[31]_i_20_n_0\
    );
\reg_data_out_reg[31]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch14_down_reg_n_0_[31]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch14_up_reg_n_0_[31]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[31]_i_21_n_0\
    );
\reg_data_out_reg[31]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch12_down_reg_n_0_[31]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch12_up_reg_n_0_[31]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[31]_i_22_n_0\
    );
\reg_data_out_reg[31]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch10_down_reg_n_0_[31]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch10_up_reg_n_0_[31]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[31]_i_23_n_0\
    );
\reg_data_out_reg[31]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch8_down_reg_n_0_[31]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch8_up_reg_n_0_[31]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[31]_i_24_n_0\
    );
\reg_data_out_reg[31]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch6_down_reg_n_0_[31]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch6_up_reg_n_0_[31]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[31]_i_25_n_0\
    );
\reg_data_out_reg[31]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch4_down_reg_n_0_[31]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch4_up_reg_n_0_[31]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[31]_i_26_n_0\
    );
\reg_data_out_reg[31]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch2_down_reg_n_0_[31]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch2_up_reg_n_0_[31]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[31]_i_27_n_0\
    );
\reg_data_out_reg[31]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DDDDDDD0DDD"
    )
        port map (
      I0 => \errors_channel_reg_n_0_[31]\,
      I1 => \reg_data_out_reg[31]_i_8_n_0\,
      I2 => p_2_in,
      I3 => \setpoint_ch0_up_reg_n_0_[31]\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      I5 => \setpoint_ch0_down_reg_n_0_[31]\,
      O => \reg_data_out_reg[31]_i_28_n_0\
    );
\reg_data_out_reg[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[31]_i_9_n_0\,
      I1 => \reg_data_out_reg[31]_i_10_n_0\,
      I2 => sel0(2),
      I3 => \reg_data_out_reg[31]_i_11_n_0\,
      I4 => sel0(1),
      I5 => \reg_data_out_reg[31]_i_12_n_0\,
      O => \reg_data_out_reg[31]_i_3_n_0\
    );
\reg_data_out_reg[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0C0C0CFCF"
    )
        port map (
      I0 => \reg_data_out_reg[31]_i_13_n_0\,
      I1 => \reg_data_out_reg[31]_i_14_n_0\,
      I2 => sel0(2),
      I3 => \reg_data_out_reg[31]_i_15_n_0\,
      I4 => \reg_data_out_reg[31]_i_16_n_0\,
      I5 => sel0(1),
      O => \reg_data_out_reg[31]_i_4_n_0\
    );
\reg_data_out_reg[31]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[31]_i_17_n_0\,
      I1 => \reg_data_out_reg[31]_i_18_n_0\,
      O => \reg_data_out_reg[31]_i_5_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[31]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[31]_i_19_n_0\,
      I1 => \reg_data_out_reg[31]_i_20_n_0\,
      O => \reg_data_out_reg[31]_i_6_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(1),
      O => \reg_data_out_reg[31]_i_7_n_0\
    );
\reg_data_out_reg[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[0]\,
      I1 => p_2_in,
      I2 => \slv_reg3_reg_n_0_[2]\,
      I3 => p_1_in,
      O => \reg_data_out_reg[31]_i_8_n_0\
    );
\reg_data_out_reg[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch15_down_reg_n_0_[31]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch15_up_reg_n_0_[31]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[31]_i_21_n_0\,
      O => \reg_data_out_reg[31]_i_9_n_0\
    );
\reg_data_out_reg[3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \reg_data_out_reg[3]_i_1_n_0\,
      G => \reg_data_out_reg[31]_i_2_n_0\,
      GE => '1',
      Q => reg_data_out(3)
    );
\reg_data_out_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[3]_i_2_n_0\,
      I1 => \reg_data_out_reg[3]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \reg_data_out_reg[3]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \reg_data_out_reg[3]_i_5_n_0\,
      O => \reg_data_out_reg[3]_i_1_n_0\
    );
\reg_data_out_reg[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch7_down_reg_n_0_[3]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch7_up_reg_n_0_[3]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[3]_i_22_n_0\,
      O => \reg_data_out_reg[3]_i_10_n_0\
    );
\reg_data_out_reg[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch5_down_reg_n_0_[3]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch5_up_reg_n_0_[3]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[3]_i_23_n_0\,
      O => \reg_data_out_reg[3]_i_11_n_0\
    );
\reg_data_out_reg[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch3_down_reg_n_0_[3]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch3_up_reg_n_0_[3]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[3]_i_24_n_0\,
      O => \reg_data_out_reg[3]_i_12_n_0\
    );
\reg_data_out_reg[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F7FFFF07F70000"
    )
        port map (
      I0 => \setpoint_ch1_up_reg_n_0_[3]\,
      I1 => p_2_in,
      I2 => \slv_reg3_reg_n_0_[0]\,
      I3 => \setpoint_ch1_down_reg_n_0_[3]\,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[3]_i_25_n_0\,
      O => \reg_data_out_reg[3]_i_13_n_0\
    );
\reg_data_out_reg[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch11(3),
      I1 => ch10(3),
      I2 => sel0(1),
      I3 => ch9(3),
      I4 => sel0(0),
      I5 => ch8(3),
      O => \reg_data_out_reg[3]_i_14_n_0\
    );
\reg_data_out_reg[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch15(3),
      I1 => ch14(3),
      I2 => sel0(1),
      I3 => ch13(3),
      I4 => sel0(0),
      I5 => ch12(3),
      O => \reg_data_out_reg[3]_i_15_n_0\
    );
\reg_data_out_reg[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch3(3),
      I1 => ch2(3),
      I2 => sel0(1),
      I3 => ch1(3),
      I4 => sel0(0),
      I5 => ch0(3),
      O => \reg_data_out_reg[3]_i_16_n_0\
    );
\reg_data_out_reg[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch7(3),
      I1 => ch6(3),
      I2 => sel0(1),
      I3 => ch5(3),
      I4 => sel0(0),
      I5 => ch4(3),
      O => \reg_data_out_reg[3]_i_17_n_0\
    );
\reg_data_out_reg[3]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch14_down_reg_n_0_[3]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch14_up_reg_n_0_[3]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[3]_i_18_n_0\
    );
\reg_data_out_reg[3]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch12_down_reg_n_0_[3]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch12_up_reg_n_0_[3]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[3]_i_19_n_0\
    );
\reg_data_out_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[3]_i_6_n_0\,
      I1 => \reg_data_out_reg[3]_i_7_n_0\,
      I2 => sel0(2),
      I3 => \reg_data_out_reg[3]_i_8_n_0\,
      I4 => sel0(1),
      I5 => \reg_data_out_reg[3]_i_9_n_0\,
      O => \reg_data_out_reg[3]_i_2_n_0\
    );
\reg_data_out_reg[3]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch10_down_reg_n_0_[3]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch10_up_reg_n_0_[3]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[3]_i_20_n_0\
    );
\reg_data_out_reg[3]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch8_down_reg_n_0_[3]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch8_up_reg_n_0_[3]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[3]_i_21_n_0\
    );
\reg_data_out_reg[3]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch6_down_reg_n_0_[3]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch6_up_reg_n_0_[3]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[3]_i_22_n_0\
    );
\reg_data_out_reg[3]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch4_down_reg_n_0_[3]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch4_up_reg_n_0_[3]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[3]_i_23_n_0\
    );
\reg_data_out_reg[3]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch2_down_reg_n_0_[3]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch2_up_reg_n_0_[3]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[3]_i_24_n_0\
    );
\reg_data_out_reg[3]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DDDDDDD0DDD"
    )
        port map (
      I0 => \errors_channel_reg_n_0_[3]\,
      I1 => \reg_data_out_reg[31]_i_8_n_0\,
      I2 => p_2_in,
      I3 => \setpoint_ch0_up_reg_n_0_[3]\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      I5 => \setpoint_ch0_down_reg_n_0_[3]\,
      O => \reg_data_out_reg[3]_i_25_n_0\
    );
\reg_data_out_reg[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0C0C0CFCF"
    )
        port map (
      I0 => \reg_data_out_reg[3]_i_10_n_0\,
      I1 => \reg_data_out_reg[3]_i_11_n_0\,
      I2 => sel0(2),
      I3 => \reg_data_out_reg[3]_i_12_n_0\,
      I4 => \reg_data_out_reg[3]_i_13_n_0\,
      I5 => sel0(1),
      O => \reg_data_out_reg[3]_i_3_n_0\
    );
\reg_data_out_reg[3]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[3]_i_14_n_0\,
      I1 => \reg_data_out_reg[3]_i_15_n_0\,
      O => \reg_data_out_reg[3]_i_4_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[3]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[3]_i_16_n_0\,
      I1 => \reg_data_out_reg[3]_i_17_n_0\,
      O => \reg_data_out_reg[3]_i_5_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch15_down_reg_n_0_[3]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch15_up_reg_n_0_[3]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[3]_i_18_n_0\,
      O => \reg_data_out_reg[3]_i_6_n_0\
    );
\reg_data_out_reg[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch13_down_reg_n_0_[3]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch13_up_reg_n_0_[3]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[3]_i_19_n_0\,
      O => \reg_data_out_reg[3]_i_7_n_0\
    );
\reg_data_out_reg[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch11_down_reg_n_0_[3]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch11_up_reg_n_0_[3]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[3]_i_20_n_0\,
      O => \reg_data_out_reg[3]_i_8_n_0\
    );
\reg_data_out_reg[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch9_down_reg_n_0_[3]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch9_up_reg_n_0_[3]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[3]_i_21_n_0\,
      O => \reg_data_out_reg[3]_i_9_n_0\
    );
\reg_data_out_reg[4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \reg_data_out_reg[4]_i_1_n_0\,
      G => \reg_data_out_reg[31]_i_2_n_0\,
      GE => '1',
      Q => reg_data_out(4)
    );
\reg_data_out_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[4]_i_2_n_0\,
      I1 => \reg_data_out_reg[4]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \reg_data_out_reg[4]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \reg_data_out_reg[4]_i_5_n_0\,
      O => \reg_data_out_reg[4]_i_1_n_0\
    );
\reg_data_out_reg[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F7FFFF07F70000"
    )
        port map (
      I0 => \setpoint_ch1_up_reg_n_0_[4]\,
      I1 => p_2_in,
      I2 => \slv_reg3_reg_n_0_[0]\,
      I3 => \setpoint_ch1_down_reg_n_0_[4]\,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[4]_i_21_n_0\,
      O => \reg_data_out_reg[4]_i_10_n_0\
    );
\reg_data_out_reg[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \setpoint_ch3_down_reg_n_0_[4]\,
      I1 => \setpoint_ch3_up_reg_n_0_[4]\,
      I2 => sel0(0),
      I3 => \setpoint_ch2_down_reg_n_0_[4]\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      I5 => \setpoint_ch2_up_reg_n_0_[4]\,
      O => \reg_data_out_reg[4]_i_11_n_0\
    );
\reg_data_out_reg[4]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[4]_i_22_n_0\,
      I1 => \reg_data_out_reg[4]_i_23_n_0\,
      O => \reg_data_out_reg[4]_i_12_n_0\,
      S => \axi_araddr_reg[3]_rep_n_0\
    );
\reg_data_out_reg[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch11(4),
      I1 => ch10(4),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch9(4),
      I4 => sel0(0),
      I5 => ch8(4),
      O => \reg_data_out_reg[4]_i_13_n_0\
    );
\reg_data_out_reg[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch15(4),
      I1 => ch14(4),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch13(4),
      I4 => sel0(0),
      I5 => ch12(4),
      O => \reg_data_out_reg[4]_i_14_n_0\
    );
\reg_data_out_reg[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch3(4),
      I1 => ch2(4),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch1(4),
      I4 => sel0(0),
      I5 => ch0(4),
      O => \reg_data_out_reg[4]_i_15_n_0\
    );
\reg_data_out_reg[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch7(4),
      I1 => ch6(4),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch5(4),
      I4 => sel0(0),
      I5 => ch4(4),
      O => \reg_data_out_reg[4]_i_16_n_0\
    );
\reg_data_out_reg[4]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch14_down_reg_n_0_[4]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch14_up_reg_n_0_[4]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[4]_i_17_n_0\
    );
\reg_data_out_reg[4]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch12_down_reg_n_0_[4]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch12_up_reg_n_0_[4]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[4]_i_18_n_0\
    );
\reg_data_out_reg[4]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch10_down_reg_n_0_[4]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch10_up_reg_n_0_[4]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[4]_i_19_n_0\
    );
\reg_data_out_reg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[4]_i_6_n_0\,
      I1 => \reg_data_out_reg[4]_i_7_n_0\,
      I2 => sel0(2),
      I3 => \reg_data_out_reg[4]_i_8_n_0\,
      I4 => \axi_araddr_reg[3]_rep_n_0\,
      I5 => \reg_data_out_reg[4]_i_9_n_0\,
      O => \reg_data_out_reg[4]_i_2_n_0\
    );
\reg_data_out_reg[4]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch8_down_reg_n_0_[4]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch8_up_reg_n_0_[4]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[4]_i_20_n_0\
    );
\reg_data_out_reg[4]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DDDDDDD0DDD"
    )
        port map (
      I0 => \errors_channel_reg_n_0_[4]\,
      I1 => \reg_data_out_reg[31]_i_8_n_0\,
      I2 => p_2_in,
      I3 => \setpoint_ch0_up_reg_n_0_[4]\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      I5 => \setpoint_ch0_down_reg_n_0_[4]\,
      O => \reg_data_out_reg[4]_i_21_n_0\
    );
\reg_data_out_reg[4]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch5_down_reg_n_0_[4]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch5_up_reg_n_0_[4]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[4]_i_24_n_0\,
      O => \reg_data_out_reg[4]_i_22_n_0\
    );
\reg_data_out_reg[4]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch7_down_reg_n_0_[4]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch7_up_reg_n_0_[4]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[4]_i_25_n_0\,
      O => \reg_data_out_reg[4]_i_23_n_0\
    );
\reg_data_out_reg[4]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch4_down_reg_n_0_[4]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch4_up_reg_n_0_[4]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[4]_i_24_n_0\
    );
\reg_data_out_reg[4]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch6_down_reg_n_0_[4]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch6_up_reg_n_0_[4]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[4]_i_25_n_0\
    );
\reg_data_out_reg[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00F011F111F1"
    )
        port map (
      I0 => \axi_araddr_reg[3]_rep_n_0\,
      I1 => \reg_data_out_reg[4]_i_10_n_0\,
      I2 => \reg_data_out_reg[28]_i_10_n_0\,
      I3 => \reg_data_out_reg[4]_i_11_n_0\,
      I4 => \reg_data_out_reg[4]_i_12_n_0\,
      I5 => sel0(2),
      O => \reg_data_out_reg[4]_i_3_n_0\
    );
\reg_data_out_reg[4]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[4]_i_13_n_0\,
      I1 => \reg_data_out_reg[4]_i_14_n_0\,
      O => \reg_data_out_reg[4]_i_4_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[4]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[4]_i_15_n_0\,
      I1 => \reg_data_out_reg[4]_i_16_n_0\,
      O => \reg_data_out_reg[4]_i_5_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch15_down_reg_n_0_[4]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch15_up_reg_n_0_[4]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[4]_i_17_n_0\,
      O => \reg_data_out_reg[4]_i_6_n_0\
    );
\reg_data_out_reg[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch13_down_reg_n_0_[4]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch13_up_reg_n_0_[4]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[4]_i_18_n_0\,
      O => \reg_data_out_reg[4]_i_7_n_0\
    );
\reg_data_out_reg[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch11_down_reg_n_0_[4]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch11_up_reg_n_0_[4]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[4]_i_19_n_0\,
      O => \reg_data_out_reg[4]_i_8_n_0\
    );
\reg_data_out_reg[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch9_down_reg_n_0_[4]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch9_up_reg_n_0_[4]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[4]_i_20_n_0\,
      O => \reg_data_out_reg[4]_i_9_n_0\
    );
\reg_data_out_reg[5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \reg_data_out_reg[5]_i_1_n_0\,
      G => \reg_data_out_reg[31]_i_2_n_0\,
      GE => '1',
      Q => reg_data_out(5)
    );
\reg_data_out_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[5]_i_2_n_0\,
      I1 => \reg_data_out_reg[5]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \reg_data_out_reg[5]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \reg_data_out_reg[5]_i_5_n_0\,
      O => \reg_data_out_reg[5]_i_1_n_0\
    );
\reg_data_out_reg[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch7_down_reg_n_0_[5]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch7_up_reg_n_0_[5]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[5]_i_22_n_0\,
      O => \reg_data_out_reg[5]_i_10_n_0\
    );
\reg_data_out_reg[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch5_down_reg_n_0_[5]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch5_up_reg_n_0_[5]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[5]_i_23_n_0\,
      O => \reg_data_out_reg[5]_i_11_n_0\
    );
\reg_data_out_reg[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch3_down_reg_n_0_[5]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch3_up_reg_n_0_[5]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[5]_i_24_n_0\,
      O => \reg_data_out_reg[5]_i_12_n_0\
    );
\reg_data_out_reg[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F7FFFF07F70000"
    )
        port map (
      I0 => \setpoint_ch1_up_reg_n_0_[5]\,
      I1 => p_2_in,
      I2 => \slv_reg3_reg_n_0_[0]\,
      I3 => \setpoint_ch1_down_reg_n_0_[5]\,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[5]_i_25_n_0\,
      O => \reg_data_out_reg[5]_i_13_n_0\
    );
\reg_data_out_reg[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch11(5),
      I1 => ch10(5),
      I2 => sel0(1),
      I3 => ch9(5),
      I4 => sel0(0),
      I5 => ch8(5),
      O => \reg_data_out_reg[5]_i_14_n_0\
    );
\reg_data_out_reg[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch15(5),
      I1 => ch14(5),
      I2 => sel0(1),
      I3 => ch13(5),
      I4 => sel0(0),
      I5 => ch12(5),
      O => \reg_data_out_reg[5]_i_15_n_0\
    );
\reg_data_out_reg[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch3(5),
      I1 => ch2(5),
      I2 => sel0(1),
      I3 => ch1(5),
      I4 => sel0(0),
      I5 => ch0(5),
      O => \reg_data_out_reg[5]_i_16_n_0\
    );
\reg_data_out_reg[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch7(5),
      I1 => ch6(5),
      I2 => sel0(1),
      I3 => ch5(5),
      I4 => sel0(0),
      I5 => ch4(5),
      O => \reg_data_out_reg[5]_i_17_n_0\
    );
\reg_data_out_reg[5]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch14_down_reg_n_0_[5]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch14_up_reg_n_0_[5]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[5]_i_18_n_0\
    );
\reg_data_out_reg[5]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch12_down_reg_n_0_[5]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch12_up_reg_n_0_[5]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[5]_i_19_n_0\
    );
\reg_data_out_reg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[5]_i_6_n_0\,
      I1 => \reg_data_out_reg[5]_i_7_n_0\,
      I2 => sel0(2),
      I3 => \reg_data_out_reg[5]_i_8_n_0\,
      I4 => sel0(1),
      I5 => \reg_data_out_reg[5]_i_9_n_0\,
      O => \reg_data_out_reg[5]_i_2_n_0\
    );
\reg_data_out_reg[5]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch10_down_reg_n_0_[5]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch10_up_reg_n_0_[5]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[5]_i_20_n_0\
    );
\reg_data_out_reg[5]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch8_down_reg_n_0_[5]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch8_up_reg_n_0_[5]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[5]_i_21_n_0\
    );
\reg_data_out_reg[5]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch6_down_reg_n_0_[5]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch6_up_reg_n_0_[5]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[5]_i_22_n_0\
    );
\reg_data_out_reg[5]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch4_down_reg_n_0_[5]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch4_up_reg_n_0_[5]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[5]_i_23_n_0\
    );
\reg_data_out_reg[5]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch2_down_reg_n_0_[5]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch2_up_reg_n_0_[5]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[5]_i_24_n_0\
    );
\reg_data_out_reg[5]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DDDDDDD0DDD"
    )
        port map (
      I0 => \errors_channel_reg_n_0_[5]\,
      I1 => \reg_data_out_reg[31]_i_8_n_0\,
      I2 => p_2_in,
      I3 => \setpoint_ch0_up_reg_n_0_[5]\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      I5 => \setpoint_ch0_down_reg_n_0_[5]\,
      O => \reg_data_out_reg[5]_i_25_n_0\
    );
\reg_data_out_reg[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0C0C0CFCF"
    )
        port map (
      I0 => \reg_data_out_reg[5]_i_10_n_0\,
      I1 => \reg_data_out_reg[5]_i_11_n_0\,
      I2 => sel0(2),
      I3 => \reg_data_out_reg[5]_i_12_n_0\,
      I4 => \reg_data_out_reg[5]_i_13_n_0\,
      I5 => sel0(1),
      O => \reg_data_out_reg[5]_i_3_n_0\
    );
\reg_data_out_reg[5]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[5]_i_14_n_0\,
      I1 => \reg_data_out_reg[5]_i_15_n_0\,
      O => \reg_data_out_reg[5]_i_4_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[5]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[5]_i_16_n_0\,
      I1 => \reg_data_out_reg[5]_i_17_n_0\,
      O => \reg_data_out_reg[5]_i_5_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch15_down_reg_n_0_[5]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch15_up_reg_n_0_[5]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[5]_i_18_n_0\,
      O => \reg_data_out_reg[5]_i_6_n_0\
    );
\reg_data_out_reg[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch13_down_reg_n_0_[5]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch13_up_reg_n_0_[5]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[5]_i_19_n_0\,
      O => \reg_data_out_reg[5]_i_7_n_0\
    );
\reg_data_out_reg[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch11_down_reg_n_0_[5]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch11_up_reg_n_0_[5]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[5]_i_20_n_0\,
      O => \reg_data_out_reg[5]_i_8_n_0\
    );
\reg_data_out_reg[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch9_down_reg_n_0_[5]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch9_up_reg_n_0_[5]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[5]_i_21_n_0\,
      O => \reg_data_out_reg[5]_i_9_n_0\
    );
\reg_data_out_reg[6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \reg_data_out_reg[6]_i_1_n_0\,
      G => \reg_data_out_reg[31]_i_2_n_0\,
      GE => '1',
      Q => reg_data_out(6)
    );
\reg_data_out_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[6]_i_2_n_0\,
      I1 => \reg_data_out_reg[6]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \reg_data_out_reg[6]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \reg_data_out_reg[6]_i_5_n_0\,
      O => \reg_data_out_reg[6]_i_1_n_0\
    );
\reg_data_out_reg[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch7_down_reg_n_0_[6]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch7_up_reg_n_0_[6]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[6]_i_22_n_0\,
      O => \reg_data_out_reg[6]_i_10_n_0\
    );
\reg_data_out_reg[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch5_down_reg_n_0_[6]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch5_up_reg_n_0_[6]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[6]_i_23_n_0\,
      O => \reg_data_out_reg[6]_i_11_n_0\
    );
\reg_data_out_reg[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch3_down_reg_n_0_[6]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch3_up_reg_n_0_[6]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[6]_i_24_n_0\,
      O => \reg_data_out_reg[6]_i_12_n_0\
    );
\reg_data_out_reg[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F7FFFF07F70000"
    )
        port map (
      I0 => \setpoint_ch1_up_reg_n_0_[6]\,
      I1 => p_2_in,
      I2 => \slv_reg3_reg_n_0_[0]\,
      I3 => \setpoint_ch1_down_reg_n_0_[6]\,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[6]_i_25_n_0\,
      O => \reg_data_out_reg[6]_i_13_n_0\
    );
\reg_data_out_reg[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch11(6),
      I1 => ch10(6),
      I2 => sel0(1),
      I3 => ch9(6),
      I4 => sel0(0),
      I5 => ch8(6),
      O => \reg_data_out_reg[6]_i_14_n_0\
    );
\reg_data_out_reg[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch15(6),
      I1 => ch14(6),
      I2 => sel0(1),
      I3 => ch13(6),
      I4 => sel0(0),
      I5 => ch12(6),
      O => \reg_data_out_reg[6]_i_15_n_0\
    );
\reg_data_out_reg[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch3(6),
      I1 => ch2(6),
      I2 => sel0(1),
      I3 => ch1(6),
      I4 => sel0(0),
      I5 => ch0(6),
      O => \reg_data_out_reg[6]_i_16_n_0\
    );
\reg_data_out_reg[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch7(6),
      I1 => ch6(6),
      I2 => sel0(1),
      I3 => ch5(6),
      I4 => sel0(0),
      I5 => ch4(6),
      O => \reg_data_out_reg[6]_i_17_n_0\
    );
\reg_data_out_reg[6]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch14_down_reg_n_0_[6]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch14_up_reg_n_0_[6]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[6]_i_18_n_0\
    );
\reg_data_out_reg[6]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch12_down_reg_n_0_[6]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch12_up_reg_n_0_[6]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[6]_i_19_n_0\
    );
\reg_data_out_reg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[6]_i_6_n_0\,
      I1 => \reg_data_out_reg[6]_i_7_n_0\,
      I2 => sel0(2),
      I3 => \reg_data_out_reg[6]_i_8_n_0\,
      I4 => sel0(1),
      I5 => \reg_data_out_reg[6]_i_9_n_0\,
      O => \reg_data_out_reg[6]_i_2_n_0\
    );
\reg_data_out_reg[6]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch10_down_reg_n_0_[6]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch10_up_reg_n_0_[6]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[6]_i_20_n_0\
    );
\reg_data_out_reg[6]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch8_down_reg_n_0_[6]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch8_up_reg_n_0_[6]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[6]_i_21_n_0\
    );
\reg_data_out_reg[6]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch6_down_reg_n_0_[6]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch6_up_reg_n_0_[6]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[6]_i_22_n_0\
    );
\reg_data_out_reg[6]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch4_down_reg_n_0_[6]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch4_up_reg_n_0_[6]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[6]_i_23_n_0\
    );
\reg_data_out_reg[6]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch2_down_reg_n_0_[6]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch2_up_reg_n_0_[6]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[6]_i_24_n_0\
    );
\reg_data_out_reg[6]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DDDDDDD0DDD"
    )
        port map (
      I0 => \errors_channel_reg_n_0_[6]\,
      I1 => \reg_data_out_reg[31]_i_8_n_0\,
      I2 => p_2_in,
      I3 => \setpoint_ch0_up_reg_n_0_[6]\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      I5 => \setpoint_ch0_down_reg_n_0_[6]\,
      O => \reg_data_out_reg[6]_i_25_n_0\
    );
\reg_data_out_reg[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0C0C0CFCF"
    )
        port map (
      I0 => \reg_data_out_reg[6]_i_10_n_0\,
      I1 => \reg_data_out_reg[6]_i_11_n_0\,
      I2 => sel0(2),
      I3 => \reg_data_out_reg[6]_i_12_n_0\,
      I4 => \reg_data_out_reg[6]_i_13_n_0\,
      I5 => sel0(1),
      O => \reg_data_out_reg[6]_i_3_n_0\
    );
\reg_data_out_reg[6]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[6]_i_14_n_0\,
      I1 => \reg_data_out_reg[6]_i_15_n_0\,
      O => \reg_data_out_reg[6]_i_4_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[6]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[6]_i_16_n_0\,
      I1 => \reg_data_out_reg[6]_i_17_n_0\,
      O => \reg_data_out_reg[6]_i_5_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch15_down_reg_n_0_[6]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch15_up_reg_n_0_[6]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[6]_i_18_n_0\,
      O => \reg_data_out_reg[6]_i_6_n_0\
    );
\reg_data_out_reg[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch13_down_reg_n_0_[6]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch13_up_reg_n_0_[6]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[6]_i_19_n_0\,
      O => \reg_data_out_reg[6]_i_7_n_0\
    );
\reg_data_out_reg[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch11_down_reg_n_0_[6]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch11_up_reg_n_0_[6]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[6]_i_20_n_0\,
      O => \reg_data_out_reg[6]_i_8_n_0\
    );
\reg_data_out_reg[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch9_down_reg_n_0_[6]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch9_up_reg_n_0_[6]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[6]_i_21_n_0\,
      O => \reg_data_out_reg[6]_i_9_n_0\
    );
\reg_data_out_reg[7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \reg_data_out_reg[7]_i_1_n_0\,
      G => \reg_data_out_reg[31]_i_2_n_0\,
      GE => '1',
      Q => reg_data_out(7)
    );
\reg_data_out_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[7]_i_2_n_0\,
      I1 => \reg_data_out_reg[7]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \reg_data_out_reg[7]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \reg_data_out_reg[7]_i_5_n_0\,
      O => \reg_data_out_reg[7]_i_1_n_0\
    );
\reg_data_out_reg[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \setpoint_ch3_down_reg_n_0_[7]\,
      I1 => \setpoint_ch3_up_reg_n_0_[7]\,
      I2 => sel0(0),
      I3 => \setpoint_ch2_down_reg_n_0_[7]\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      I5 => \setpoint_ch2_up_reg_n_0_[7]\,
      O => \reg_data_out_reg[7]_i_10_n_0\
    );
\reg_data_out_reg[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F7FFFF07F70000"
    )
        port map (
      I0 => \setpoint_ch1_up_reg_n_0_[7]\,
      I1 => p_2_in,
      I2 => \slv_reg3_reg_n_0_[0]\,
      I3 => \setpoint_ch1_down_reg_n_0_[7]\,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[7]_i_21_n_0\,
      O => \reg_data_out_reg[7]_i_11_n_0\
    );
\reg_data_out_reg[7]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[7]_i_22_n_0\,
      I1 => \reg_data_out_reg[7]_i_23_n_0\,
      O => \reg_data_out_reg[7]_i_12_n_0\,
      S => \axi_araddr_reg[3]_rep_n_0\
    );
\reg_data_out_reg[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch11(7),
      I1 => ch10(7),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch9(7),
      I4 => sel0(0),
      I5 => ch8(7),
      O => \reg_data_out_reg[7]_i_13_n_0\
    );
\reg_data_out_reg[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch15(7),
      I1 => ch14(7),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch13(7),
      I4 => sel0(0),
      I5 => ch12(7),
      O => \reg_data_out_reg[7]_i_14_n_0\
    );
\reg_data_out_reg[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch3(7),
      I1 => ch2(7),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch1(7),
      I4 => sel0(0),
      I5 => ch0(7),
      O => \reg_data_out_reg[7]_i_15_n_0\
    );
\reg_data_out_reg[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch7(7),
      I1 => ch6(7),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch5(7),
      I4 => sel0(0),
      I5 => ch4(7),
      O => \reg_data_out_reg[7]_i_16_n_0\
    );
\reg_data_out_reg[7]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch14_down_reg_n_0_[7]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch14_up_reg_n_0_[7]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[7]_i_17_n_0\
    );
\reg_data_out_reg[7]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch12_down_reg_n_0_[7]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch12_up_reg_n_0_[7]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[7]_i_18_n_0\
    );
\reg_data_out_reg[7]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch10_down_reg_n_0_[7]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch10_up_reg_n_0_[7]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[7]_i_19_n_0\
    );
\reg_data_out_reg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[7]_i_6_n_0\,
      I1 => \reg_data_out_reg[7]_i_7_n_0\,
      I2 => sel0(2),
      I3 => \reg_data_out_reg[7]_i_8_n_0\,
      I4 => \axi_araddr_reg[3]_rep_n_0\,
      I5 => \reg_data_out_reg[7]_i_9_n_0\,
      O => \reg_data_out_reg[7]_i_2_n_0\
    );
\reg_data_out_reg[7]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch8_down_reg_n_0_[7]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch8_up_reg_n_0_[7]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[7]_i_20_n_0\
    );
\reg_data_out_reg[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DDDDDDD0DDD"
    )
        port map (
      I0 => \errors_channel_reg_n_0_[7]\,
      I1 => \reg_data_out_reg[31]_i_8_n_0\,
      I2 => p_2_in,
      I3 => \setpoint_ch0_up_reg_n_0_[7]\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      I5 => \setpoint_ch0_down_reg_n_0_[7]\,
      O => \reg_data_out_reg[7]_i_21_n_0\
    );
\reg_data_out_reg[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch5_down_reg_n_0_[7]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch5_up_reg_n_0_[7]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[7]_i_24_n_0\,
      O => \reg_data_out_reg[7]_i_22_n_0\
    );
\reg_data_out_reg[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch7_down_reg_n_0_[7]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch7_up_reg_n_0_[7]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[7]_i_25_n_0\,
      O => \reg_data_out_reg[7]_i_23_n_0\
    );
\reg_data_out_reg[7]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch4_down_reg_n_0_[7]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch4_up_reg_n_0_[7]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[7]_i_24_n_0\
    );
\reg_data_out_reg[7]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch6_down_reg_n_0_[7]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch6_up_reg_n_0_[7]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[7]_i_25_n_0\
    );
\reg_data_out_reg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2222222F222F"
    )
        port map (
      I0 => \reg_data_out_reg[28]_i_10_n_0\,
      I1 => \reg_data_out_reg[7]_i_10_n_0\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \reg_data_out_reg[7]_i_11_n_0\,
      I4 => \reg_data_out_reg[7]_i_12_n_0\,
      I5 => sel0(2),
      O => \reg_data_out_reg[7]_i_3_n_0\
    );
\reg_data_out_reg[7]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[7]_i_13_n_0\,
      I1 => \reg_data_out_reg[7]_i_14_n_0\,
      O => \reg_data_out_reg[7]_i_4_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[7]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[7]_i_15_n_0\,
      I1 => \reg_data_out_reg[7]_i_16_n_0\,
      O => \reg_data_out_reg[7]_i_5_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch15_down_reg_n_0_[7]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch15_up_reg_n_0_[7]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[7]_i_17_n_0\,
      O => \reg_data_out_reg[7]_i_6_n_0\
    );
\reg_data_out_reg[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch13_down_reg_n_0_[7]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch13_up_reg_n_0_[7]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[7]_i_18_n_0\,
      O => \reg_data_out_reg[7]_i_7_n_0\
    );
\reg_data_out_reg[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch11_down_reg_n_0_[7]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch11_up_reg_n_0_[7]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[7]_i_19_n_0\,
      O => \reg_data_out_reg[7]_i_8_n_0\
    );
\reg_data_out_reg[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch9_down_reg_n_0_[7]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch9_up_reg_n_0_[7]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[7]_i_20_n_0\,
      O => \reg_data_out_reg[7]_i_9_n_0\
    );
\reg_data_out_reg[8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \reg_data_out_reg[8]_i_1_n_0\,
      G => \reg_data_out_reg[31]_i_2_n_0\,
      GE => '1',
      Q => reg_data_out(8)
    );
\reg_data_out_reg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C055F355"
    )
        port map (
      I0 => \reg_data_out_reg[8]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \reg_data_out_reg[8]_i_3_n_0\,
      I3 => sel0(4),
      I4 => \reg_data_out_reg[8]_i_4_n_0\,
      O => \reg_data_out_reg[8]_i_1_n_0\
    );
\reg_data_out_reg[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch13_down_reg_n_0_[8]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch13_up_reg_n_0_[8]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[8]_i_17_n_0\,
      O => \reg_data_out_reg[8]_i_10_n_0\
    );
\reg_data_out_reg[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch11_down_reg_n_0_[8]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch11_up_reg_n_0_[8]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[8]_i_18_n_0\,
      O => \reg_data_out_reg[8]_i_11_n_0\
    );
\reg_data_out_reg[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch9_down_reg_n_0_[8]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch9_up_reg_n_0_[8]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[8]_i_19_n_0\,
      O => \reg_data_out_reg[8]_i_12_n_0\
    );
\reg_data_out_reg[8]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[8]_i_20_n_0\,
      I1 => \reg_data_out_reg[8]_i_21_n_0\,
      O => \reg_data_out_reg[8]_i_13_n_0\,
      S => \axi_araddr_reg[3]_rep_n_0\
    );
\reg_data_out_reg[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F7FFFF07F70000"
    )
        port map (
      I0 => \setpoint_ch1_up_reg_n_0_[8]\,
      I1 => p_2_in,
      I2 => \slv_reg3_reg_n_0_[0]\,
      I3 => \setpoint_ch1_down_reg_n_0_[8]\,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[8]_i_22_n_0\,
      O => \reg_data_out_reg[8]_i_14_n_0\
    );
\reg_data_out_reg[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \setpoint_ch3_down_reg_n_0_[8]\,
      I1 => \setpoint_ch3_up_reg_n_0_[8]\,
      I2 => sel0(0),
      I3 => \setpoint_ch2_down_reg_n_0_[8]\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      I5 => \setpoint_ch2_up_reg_n_0_[8]\,
      O => \reg_data_out_reg[8]_i_15_n_0\
    );
\reg_data_out_reg[8]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch14_down_reg_n_0_[8]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch14_up_reg_n_0_[8]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[8]_i_16_n_0\
    );
\reg_data_out_reg[8]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch12_down_reg_n_0_[8]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch12_up_reg_n_0_[8]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[8]_i_17_n_0\
    );
\reg_data_out_reg[8]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch10_down_reg_n_0_[8]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch10_up_reg_n_0_[8]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[8]_i_18_n_0\
    );
\reg_data_out_reg[8]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch8_down_reg_n_0_[8]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch8_up_reg_n_0_[8]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[8]_i_19_n_0\
    );
\reg_data_out_reg[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \reg_data_out_reg[8]_i_5_n_0\,
      I1 => \reg_data_out_reg[8]_i_6_n_0\,
      I2 => sel0(3),
      I3 => \reg_data_out_reg[8]_i_7_n_0\,
      I4 => sel0(2),
      I5 => \reg_data_out_reg[8]_i_8_n_0\,
      O => \reg_data_out_reg[8]_i_2_n_0\
    );
\reg_data_out_reg[8]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch5_down_reg_n_0_[8]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch5_up_reg_n_0_[8]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[8]_i_23_n_0\,
      O => \reg_data_out_reg[8]_i_20_n_0\
    );
\reg_data_out_reg[8]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch7_down_reg_n_0_[8]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch7_up_reg_n_0_[8]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[8]_i_24_n_0\,
      O => \reg_data_out_reg[8]_i_21_n_0\
    );
\reg_data_out_reg[8]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DDDDDDD0DDD"
    )
        port map (
      I0 => \errors_channel_reg_n_0_[8]\,
      I1 => \reg_data_out_reg[31]_i_8_n_0\,
      I2 => p_2_in,
      I3 => \setpoint_ch0_up_reg_n_0_[8]\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      I5 => \setpoint_ch0_down_reg_n_0_[8]\,
      O => \reg_data_out_reg[8]_i_22_n_0\
    );
\reg_data_out_reg[8]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch4_down_reg_n_0_[8]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch4_up_reg_n_0_[8]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[8]_i_23_n_0\
    );
\reg_data_out_reg[8]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch6_down_reg_n_0_[8]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch6_up_reg_n_0_[8]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[8]_i_24_n_0\
    );
\reg_data_out_reg[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[8]_i_9_n_0\,
      I1 => \reg_data_out_reg[8]_i_10_n_0\,
      I2 => sel0(2),
      I3 => \reg_data_out_reg[8]_i_11_n_0\,
      I4 => \axi_araddr_reg[3]_rep_n_0\,
      I5 => \reg_data_out_reg[8]_i_12_n_0\,
      O => \reg_data_out_reg[8]_i_3_n_0\
    );
\reg_data_out_reg[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5C5F5C00005F5C"
    )
        port map (
      I0 => \reg_data_out_reg[8]_i_13_n_0\,
      I1 => \axi_araddr_reg[3]_rep_n_0\,
      I2 => sel0(2),
      I3 => \reg_data_out_reg[8]_i_14_n_0\,
      I4 => \reg_data_out_reg[28]_i_10_n_0\,
      I5 => \reg_data_out_reg[8]_i_15_n_0\,
      O => \reg_data_out_reg[8]_i_4_n_0\
    );
\reg_data_out_reg[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch15(8),
      I1 => ch14(8),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch13(8),
      I4 => sel0(0),
      I5 => ch12(8),
      O => \reg_data_out_reg[8]_i_5_n_0\
    );
\reg_data_out_reg[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch11(8),
      I1 => ch10(8),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch9(8),
      I4 => sel0(0),
      I5 => ch8(8),
      O => \reg_data_out_reg[8]_i_6_n_0\
    );
\reg_data_out_reg[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch7(8),
      I1 => ch6(8),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch5(8),
      I4 => sel0(0),
      I5 => ch4(8),
      O => \reg_data_out_reg[8]_i_7_n_0\
    );
\reg_data_out_reg[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch3(8),
      I1 => ch2(8),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch1(8),
      I4 => sel0(0),
      I5 => ch0(8),
      O => \reg_data_out_reg[8]_i_8_n_0\
    );
\reg_data_out_reg[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch15_down_reg_n_0_[8]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch15_up_reg_n_0_[8]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[8]_i_16_n_0\,
      O => \reg_data_out_reg[8]_i_9_n_0\
    );
\reg_data_out_reg[9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \reg_data_out_reg[9]_i_1_n_0\,
      G => \reg_data_out_reg[31]_i_2_n_0\,
      GE => '1',
      Q => reg_data_out(9)
    );
\reg_data_out_reg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[9]_i_2_n_0\,
      I1 => \reg_data_out_reg[9]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \reg_data_out_reg[9]_i_4_n_0\,
      I4 => sel0(3),
      I5 => \reg_data_out_reg[9]_i_5_n_0\,
      O => \reg_data_out_reg[9]_i_1_n_0\
    );
\reg_data_out_reg[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \setpoint_ch3_down_reg_n_0_[9]\,
      I1 => \setpoint_ch3_up_reg_n_0_[9]\,
      I2 => sel0(0),
      I3 => \setpoint_ch2_down_reg_n_0_[9]\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      I5 => \setpoint_ch2_up_reg_n_0_[9]\,
      O => \reg_data_out_reg[9]_i_10_n_0\
    );
\reg_data_out_reg[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F7FFFF07F70000"
    )
        port map (
      I0 => \setpoint_ch1_up_reg_n_0_[9]\,
      I1 => p_2_in,
      I2 => \slv_reg3_reg_n_0_[0]\,
      I3 => \setpoint_ch1_down_reg_n_0_[9]\,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[9]_i_21_n_0\,
      O => \reg_data_out_reg[9]_i_11_n_0\
    );
\reg_data_out_reg[9]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[9]_i_22_n_0\,
      I1 => \reg_data_out_reg[9]_i_23_n_0\,
      O => \reg_data_out_reg[9]_i_12_n_0\,
      S => \axi_araddr_reg[3]_rep_n_0\
    );
\reg_data_out_reg[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch11(9),
      I1 => ch10(9),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch9(9),
      I4 => sel0(0),
      I5 => ch8(9),
      O => \reg_data_out_reg[9]_i_13_n_0\
    );
\reg_data_out_reg[9]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch15(9),
      I1 => ch14(9),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch13(9),
      I4 => sel0(0),
      I5 => ch12(9),
      O => \reg_data_out_reg[9]_i_14_n_0\
    );
\reg_data_out_reg[9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch3(9),
      I1 => ch2(9),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch1(9),
      I4 => sel0(0),
      I5 => ch0(9),
      O => \reg_data_out_reg[9]_i_15_n_0\
    );
\reg_data_out_reg[9]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch7(9),
      I1 => ch6(9),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => ch5(9),
      I4 => sel0(0),
      I5 => ch4(9),
      O => \reg_data_out_reg[9]_i_16_n_0\
    );
\reg_data_out_reg[9]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch14_down_reg_n_0_[9]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch14_up_reg_n_0_[9]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[9]_i_17_n_0\
    );
\reg_data_out_reg[9]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch12_down_reg_n_0_[9]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch12_up_reg_n_0_[9]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[9]_i_18_n_0\
    );
\reg_data_out_reg[9]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch10_down_reg_n_0_[9]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch10_up_reg_n_0_[9]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[9]_i_19_n_0\
    );
\reg_data_out_reg[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_out_reg[9]_i_6_n_0\,
      I1 => \reg_data_out_reg[9]_i_7_n_0\,
      I2 => sel0(2),
      I3 => \reg_data_out_reg[9]_i_8_n_0\,
      I4 => \axi_araddr_reg[3]_rep_n_0\,
      I5 => \reg_data_out_reg[9]_i_9_n_0\,
      O => \reg_data_out_reg[9]_i_2_n_0\
    );
\reg_data_out_reg[9]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch8_down_reg_n_0_[9]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch8_up_reg_n_0_[9]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[9]_i_20_n_0\
    );
\reg_data_out_reg[9]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DDDDDDD0DDD"
    )
        port map (
      I0 => \errors_channel_reg_n_0_[9]\,
      I1 => \reg_data_out_reg[31]_i_8_n_0\,
      I2 => p_2_in,
      I3 => \setpoint_ch0_up_reg_n_0_[9]\,
      I4 => \slv_reg3_reg_n_0_[0]\,
      I5 => \setpoint_ch0_down_reg_n_0_[9]\,
      O => \reg_data_out_reg[9]_i_21_n_0\
    );
\reg_data_out_reg[9]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch5_down_reg_n_0_[9]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch5_up_reg_n_0_[9]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[9]_i_24_n_0\,
      O => \reg_data_out_reg[9]_i_22_n_0\
    );
\reg_data_out_reg[9]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch7_down_reg_n_0_[9]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch7_up_reg_n_0_[9]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[9]_i_25_n_0\,
      O => \reg_data_out_reg[9]_i_23_n_0\
    );
\reg_data_out_reg[9]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch4_down_reg_n_0_[9]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch4_up_reg_n_0_[9]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[9]_i_24_n_0\
    );
\reg_data_out_reg[9]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \setpoint_ch6_down_reg_n_0_[9]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch6_up_reg_n_0_[9]\,
      I3 => p_2_in,
      O => \reg_data_out_reg[9]_i_25_n_0\
    );
\reg_data_out_reg[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2222222F222F"
    )
        port map (
      I0 => \reg_data_out_reg[28]_i_10_n_0\,
      I1 => \reg_data_out_reg[9]_i_10_n_0\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \reg_data_out_reg[9]_i_11_n_0\,
      I4 => \reg_data_out_reg[9]_i_12_n_0\,
      I5 => sel0(2),
      O => \reg_data_out_reg[9]_i_3_n_0\
    );
\reg_data_out_reg[9]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[9]_i_13_n_0\,
      I1 => \reg_data_out_reg[9]_i_14_n_0\,
      O => \reg_data_out_reg[9]_i_4_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[9]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data_out_reg[9]_i_15_n_0\,
      I1 => \reg_data_out_reg[9]_i_16_n_0\,
      O => \reg_data_out_reg[9]_i_5_n_0\,
      S => sel0(2)
    );
\reg_data_out_reg[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch15_down_reg_n_0_[9]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch15_up_reg_n_0_[9]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[9]_i_17_n_0\,
      O => \reg_data_out_reg[9]_i_6_n_0\
    );
\reg_data_out_reg[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch13_down_reg_n_0_[9]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch13_up_reg_n_0_[9]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[9]_i_18_n_0\,
      O => \reg_data_out_reg[9]_i_7_n_0\
    );
\reg_data_out_reg[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch11_down_reg_n_0_[9]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch11_up_reg_n_0_[9]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[9]_i_19_n_0\,
      O => \reg_data_out_reg[9]_i_8_n_0\
    );
\reg_data_out_reg[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \setpoint_ch9_down_reg_n_0_[9]\,
      I1 => \slv_reg3_reg_n_0_[0]\,
      I2 => \setpoint_ch9_up_reg_n_0_[9]\,
      I3 => p_2_in,
      I4 => sel0(0),
      I5 => \reg_data_out_reg[9]_i_20_n_0\,
      O => \reg_data_out_reg[9]_i_9_n_0\
    );
sclk_sign_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0FF"
    )
        port map (
      I0 => \state_reg_n_0_[4]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \^state_reg[5]_0\,
      I3 => \^state_reg[7]_0\,
      O => \^state_reg[4]_1\
    );
sclk_sign_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFABEFFFFFFFF"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[4]\,
      I3 => sclk_sign_i_4_n_0,
      I4 => \^state_reg[5]_0\,
      I5 => \^state_reg[7]_0\,
      O => \state_reg[3]_0\
    );
sclk_sign_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[0]\,
      O => sclk_sign_i_4_n_0
    );
sclk_sign_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_sign,
      CE => '1',
      D => sclk_sign_reg_1,
      Q => \^sclk_sign_reg_0\,
      R => '0'
    );
\setpoint_ch0_down[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \setpoint_ch0_down[31]_i_2_n_0\,
      I1 => slv_reg1(0),
      I2 => slv_reg1(3),
      I3 => slv_reg1(4),
      I4 => slv_reg1(2),
      I5 => slv_reg1(1),
      O => setpoint_ch0_down
    );
\setpoint_ch0_down[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => slv_reg1(31),
      I1 => slv_reg1(30),
      I2 => slv_reg1(29),
      I3 => slv_reg1(28),
      I4 => \setpoint_ch0_down[31]_i_3_n_0\,
      I5 => \setpoint_ch0_down[31]_i_4_n_0\,
      O => \setpoint_ch0_down[31]_i_2_n_0\
    );
\setpoint_ch0_down[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => slv_reg0(0),
      I1 => slv_reg1(5),
      I2 => slv_reg1(6),
      I3 => slv_reg1(7),
      I4 => \setpoint_ch0_down[31]_i_5_n_0\,
      O => \setpoint_ch0_down[31]_i_3_n_0\
    );
\setpoint_ch0_down[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \setpoint_ch0_down[31]_i_6_n_0\,
      I1 => slv_reg1(23),
      I2 => slv_reg1(22),
      I3 => slv_reg1(21),
      I4 => slv_reg1(20),
      I5 => \setpoint_ch0_down[31]_i_7_n_0\,
      O => \setpoint_ch0_down[31]_i_4_n_0\
    );
\setpoint_ch0_down[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => slv_reg1(11),
      I1 => slv_reg1(10),
      I2 => slv_reg1(9),
      I3 => slv_reg1(8),
      O => \setpoint_ch0_down[31]_i_5_n_0\
    );
\setpoint_ch0_down[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => slv_reg1(27),
      I1 => slv_reg1(26),
      I2 => slv_reg1(25),
      I3 => slv_reg1(24),
      O => \setpoint_ch0_down[31]_i_6_n_0\
    );
\setpoint_ch0_down[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => slv_reg1(12),
      I1 => slv_reg1(13),
      I2 => slv_reg1(14),
      I3 => slv_reg1(15),
      I4 => \setpoint_ch0_down[31]_i_8_n_0\,
      O => \setpoint_ch0_down[31]_i_7_n_0\
    );
\setpoint_ch0_down[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => slv_reg1(19),
      I1 => slv_reg1(18),
      I2 => slv_reg1(17),
      I3 => slv_reg1(16),
      O => \setpoint_ch0_down[31]_i_8_n_0\
    );
\setpoint_ch0_down_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_down,
      D => slv_reg2(0),
      Q => \setpoint_ch0_down_reg_n_0_[0]\,
      R => '0'
    );
\setpoint_ch0_down_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_down,
      D => slv_reg2(10),
      Q => \setpoint_ch0_down_reg_n_0_[10]\,
      R => '0'
    );
\setpoint_ch0_down_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_down,
      D => slv_reg2(11),
      Q => \setpoint_ch0_down_reg_n_0_[11]\,
      R => '0'
    );
\setpoint_ch0_down_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_down,
      D => slv_reg2(12),
      Q => \setpoint_ch0_down_reg_n_0_[12]\,
      R => '0'
    );
\setpoint_ch0_down_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_down,
      D => slv_reg2(13),
      Q => \setpoint_ch0_down_reg_n_0_[13]\,
      R => '0'
    );
\setpoint_ch0_down_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_down,
      D => slv_reg2(14),
      Q => \setpoint_ch0_down_reg_n_0_[14]\,
      R => '0'
    );
\setpoint_ch0_down_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_down,
      D => slv_reg2(15),
      Q => \setpoint_ch0_down_reg_n_0_[15]\,
      R => '0'
    );
\setpoint_ch0_down_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_down,
      D => slv_reg2(16),
      Q => \setpoint_ch0_down_reg_n_0_[16]\,
      R => '0'
    );
\setpoint_ch0_down_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_down,
      D => slv_reg2(17),
      Q => \setpoint_ch0_down_reg_n_0_[17]\,
      R => '0'
    );
\setpoint_ch0_down_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_down,
      D => slv_reg2(18),
      Q => \setpoint_ch0_down_reg_n_0_[18]\,
      R => '0'
    );
\setpoint_ch0_down_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_down,
      D => slv_reg2(19),
      Q => \setpoint_ch0_down_reg_n_0_[19]\,
      R => '0'
    );
\setpoint_ch0_down_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_down,
      D => slv_reg2(1),
      Q => \setpoint_ch0_down_reg_n_0_[1]\,
      R => '0'
    );
\setpoint_ch0_down_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_down,
      D => slv_reg2(20),
      Q => \setpoint_ch0_down_reg_n_0_[20]\,
      R => '0'
    );
\setpoint_ch0_down_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_down,
      D => slv_reg2(21),
      Q => \setpoint_ch0_down_reg_n_0_[21]\,
      R => '0'
    );
\setpoint_ch0_down_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_down,
      D => slv_reg2(22),
      Q => \setpoint_ch0_down_reg_n_0_[22]\,
      R => '0'
    );
\setpoint_ch0_down_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_down,
      D => slv_reg2(23),
      Q => \setpoint_ch0_down_reg_n_0_[23]\,
      R => '0'
    );
\setpoint_ch0_down_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_down,
      D => slv_reg2(24),
      Q => \setpoint_ch0_down_reg_n_0_[24]\,
      R => '0'
    );
\setpoint_ch0_down_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_down,
      D => slv_reg2(25),
      Q => \setpoint_ch0_down_reg_n_0_[25]\,
      R => '0'
    );
\setpoint_ch0_down_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_down,
      D => slv_reg2(26),
      Q => \setpoint_ch0_down_reg_n_0_[26]\,
      R => '0'
    );
\setpoint_ch0_down_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_down,
      D => slv_reg2(27),
      Q => \setpoint_ch0_down_reg_n_0_[27]\,
      R => '0'
    );
\setpoint_ch0_down_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_down,
      D => slv_reg2(28),
      Q => \setpoint_ch0_down_reg_n_0_[28]\,
      R => '0'
    );
\setpoint_ch0_down_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_down,
      D => slv_reg2(29),
      Q => \setpoint_ch0_down_reg_n_0_[29]\,
      R => '0'
    );
\setpoint_ch0_down_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_down,
      D => slv_reg2(2),
      Q => \setpoint_ch0_down_reg_n_0_[2]\,
      R => '0'
    );
\setpoint_ch0_down_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_down,
      D => slv_reg2(30),
      Q => \setpoint_ch0_down_reg_n_0_[30]\,
      R => '0'
    );
\setpoint_ch0_down_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_down,
      D => slv_reg2(31),
      Q => \setpoint_ch0_down_reg_n_0_[31]\,
      R => '0'
    );
\setpoint_ch0_down_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_down,
      D => slv_reg2(3),
      Q => \setpoint_ch0_down_reg_n_0_[3]\,
      R => '0'
    );
\setpoint_ch0_down_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_down,
      D => slv_reg2(4),
      Q => \setpoint_ch0_down_reg_n_0_[4]\,
      R => '0'
    );
\setpoint_ch0_down_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_down,
      D => slv_reg2(5),
      Q => \setpoint_ch0_down_reg_n_0_[5]\,
      R => '0'
    );
\setpoint_ch0_down_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_down,
      D => slv_reg2(6),
      Q => \setpoint_ch0_down_reg_n_0_[6]\,
      R => '0'
    );
\setpoint_ch0_down_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_down,
      D => slv_reg2(7),
      Q => \setpoint_ch0_down_reg_n_0_[7]\,
      R => '0'
    );
\setpoint_ch0_down_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_down,
      D => slv_reg2(8),
      Q => \setpoint_ch0_down_reg_n_0_[8]\,
      R => '0'
    );
\setpoint_ch0_down_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_down,
      D => slv_reg2(9),
      Q => \setpoint_ch0_down_reg_n_0_[9]\,
      R => '0'
    );
\setpoint_ch0_up[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \setpoint_ch0_down[31]_i_2_n_0\,
      I1 => slv_reg1(0),
      I2 => slv_reg1(4),
      I3 => slv_reg1(3),
      I4 => slv_reg1(2),
      I5 => slv_reg1(1),
      O => setpoint_ch0_up
    );
\setpoint_ch0_up_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_up,
      D => slv_reg2(0),
      Q => \setpoint_ch0_up_reg_n_0_[0]\,
      R => '0'
    );
\setpoint_ch0_up_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_up,
      D => slv_reg2(10),
      Q => \setpoint_ch0_up_reg_n_0_[10]\,
      R => '0'
    );
\setpoint_ch0_up_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_up,
      D => slv_reg2(11),
      Q => \setpoint_ch0_up_reg_n_0_[11]\,
      R => '0'
    );
\setpoint_ch0_up_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_up,
      D => slv_reg2(12),
      Q => \setpoint_ch0_up_reg_n_0_[12]\,
      R => '0'
    );
\setpoint_ch0_up_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_up,
      D => slv_reg2(13),
      Q => \setpoint_ch0_up_reg_n_0_[13]\,
      R => '0'
    );
\setpoint_ch0_up_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_up,
      D => slv_reg2(14),
      Q => \setpoint_ch0_up_reg_n_0_[14]\,
      R => '0'
    );
\setpoint_ch0_up_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_up,
      D => slv_reg2(15),
      Q => \setpoint_ch0_up_reg_n_0_[15]\,
      R => '0'
    );
\setpoint_ch0_up_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_up,
      D => slv_reg2(16),
      Q => \setpoint_ch0_up_reg_n_0_[16]\,
      R => '0'
    );
\setpoint_ch0_up_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_up,
      D => slv_reg2(17),
      Q => \setpoint_ch0_up_reg_n_0_[17]\,
      R => '0'
    );
\setpoint_ch0_up_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_up,
      D => slv_reg2(18),
      Q => \setpoint_ch0_up_reg_n_0_[18]\,
      R => '0'
    );
\setpoint_ch0_up_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_up,
      D => slv_reg2(19),
      Q => \setpoint_ch0_up_reg_n_0_[19]\,
      R => '0'
    );
\setpoint_ch0_up_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_up,
      D => slv_reg2(1),
      Q => \setpoint_ch0_up_reg_n_0_[1]\,
      R => '0'
    );
\setpoint_ch0_up_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_up,
      D => slv_reg2(20),
      Q => \setpoint_ch0_up_reg_n_0_[20]\,
      R => '0'
    );
\setpoint_ch0_up_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_up,
      D => slv_reg2(21),
      Q => \setpoint_ch0_up_reg_n_0_[21]\,
      R => '0'
    );
\setpoint_ch0_up_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_up,
      D => slv_reg2(22),
      Q => \setpoint_ch0_up_reg_n_0_[22]\,
      R => '0'
    );
\setpoint_ch0_up_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_up,
      D => slv_reg2(23),
      Q => \setpoint_ch0_up_reg_n_0_[23]\,
      R => '0'
    );
\setpoint_ch0_up_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_up,
      D => slv_reg2(24),
      Q => \setpoint_ch0_up_reg_n_0_[24]\,
      R => '0'
    );
\setpoint_ch0_up_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_up,
      D => slv_reg2(25),
      Q => \setpoint_ch0_up_reg_n_0_[25]\,
      R => '0'
    );
\setpoint_ch0_up_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_up,
      D => slv_reg2(26),
      Q => \setpoint_ch0_up_reg_n_0_[26]\,
      R => '0'
    );
\setpoint_ch0_up_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_up,
      D => slv_reg2(27),
      Q => \setpoint_ch0_up_reg_n_0_[27]\,
      R => '0'
    );
\setpoint_ch0_up_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_up,
      D => slv_reg2(28),
      Q => \setpoint_ch0_up_reg_n_0_[28]\,
      R => '0'
    );
\setpoint_ch0_up_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_up,
      D => slv_reg2(29),
      Q => \setpoint_ch0_up_reg_n_0_[29]\,
      R => '0'
    );
\setpoint_ch0_up_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_up,
      D => slv_reg2(2),
      Q => \setpoint_ch0_up_reg_n_0_[2]\,
      R => '0'
    );
\setpoint_ch0_up_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_up,
      D => slv_reg2(30),
      Q => \setpoint_ch0_up_reg_n_0_[30]\,
      R => '0'
    );
\setpoint_ch0_up_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_up,
      D => slv_reg2(31),
      Q => \setpoint_ch0_up_reg_n_0_[31]\,
      R => '0'
    );
\setpoint_ch0_up_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_up,
      D => slv_reg2(3),
      Q => \setpoint_ch0_up_reg_n_0_[3]\,
      R => '0'
    );
\setpoint_ch0_up_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_up,
      D => slv_reg2(4),
      Q => \setpoint_ch0_up_reg_n_0_[4]\,
      R => '0'
    );
\setpoint_ch0_up_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_up,
      D => slv_reg2(5),
      Q => \setpoint_ch0_up_reg_n_0_[5]\,
      R => '0'
    );
\setpoint_ch0_up_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_up,
      D => slv_reg2(6),
      Q => \setpoint_ch0_up_reg_n_0_[6]\,
      R => '0'
    );
\setpoint_ch0_up_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_up,
      D => slv_reg2(7),
      Q => \setpoint_ch0_up_reg_n_0_[7]\,
      R => '0'
    );
\setpoint_ch0_up_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_up,
      D => slv_reg2(8),
      Q => \setpoint_ch0_up_reg_n_0_[8]\,
      R => '0'
    );
\setpoint_ch0_up_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch0_up,
      D => slv_reg2(9),
      Q => \setpoint_ch0_up_reg_n_0_[9]\,
      R => '0'
    );
\setpoint_ch10_down[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \setpoint_ch0_down[31]_i_2_n_0\,
      I1 => slv_reg1(0),
      I2 => slv_reg1(3),
      I3 => slv_reg1(4),
      I4 => slv_reg1(2),
      I5 => slv_reg1(1),
      O => setpoint_ch10_down
    );
\setpoint_ch10_down_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_down,
      D => slv_reg2(0),
      Q => \setpoint_ch10_down_reg_n_0_[0]\,
      R => '0'
    );
\setpoint_ch10_down_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_down,
      D => slv_reg2(10),
      Q => \setpoint_ch10_down_reg_n_0_[10]\,
      R => '0'
    );
\setpoint_ch10_down_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_down,
      D => slv_reg2(11),
      Q => \setpoint_ch10_down_reg_n_0_[11]\,
      R => '0'
    );
\setpoint_ch10_down_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_down,
      D => slv_reg2(12),
      Q => \setpoint_ch10_down_reg_n_0_[12]\,
      R => '0'
    );
\setpoint_ch10_down_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_down,
      D => slv_reg2(13),
      Q => \setpoint_ch10_down_reg_n_0_[13]\,
      R => '0'
    );
\setpoint_ch10_down_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_down,
      D => slv_reg2(14),
      Q => \setpoint_ch10_down_reg_n_0_[14]\,
      R => '0'
    );
\setpoint_ch10_down_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_down,
      D => slv_reg2(15),
      Q => \setpoint_ch10_down_reg_n_0_[15]\,
      R => '0'
    );
\setpoint_ch10_down_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_down,
      D => slv_reg2(16),
      Q => \setpoint_ch10_down_reg_n_0_[16]\,
      R => '0'
    );
\setpoint_ch10_down_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_down,
      D => slv_reg2(17),
      Q => \setpoint_ch10_down_reg_n_0_[17]\,
      R => '0'
    );
\setpoint_ch10_down_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_down,
      D => slv_reg2(18),
      Q => \setpoint_ch10_down_reg_n_0_[18]\,
      R => '0'
    );
\setpoint_ch10_down_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_down,
      D => slv_reg2(19),
      Q => \setpoint_ch10_down_reg_n_0_[19]\,
      R => '0'
    );
\setpoint_ch10_down_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_down,
      D => slv_reg2(1),
      Q => \setpoint_ch10_down_reg_n_0_[1]\,
      R => '0'
    );
\setpoint_ch10_down_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_down,
      D => slv_reg2(20),
      Q => \setpoint_ch10_down_reg_n_0_[20]\,
      R => '0'
    );
\setpoint_ch10_down_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_down,
      D => slv_reg2(21),
      Q => \setpoint_ch10_down_reg_n_0_[21]\,
      R => '0'
    );
\setpoint_ch10_down_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_down,
      D => slv_reg2(22),
      Q => \setpoint_ch10_down_reg_n_0_[22]\,
      R => '0'
    );
\setpoint_ch10_down_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_down,
      D => slv_reg2(23),
      Q => \setpoint_ch10_down_reg_n_0_[23]\,
      R => '0'
    );
\setpoint_ch10_down_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_down,
      D => slv_reg2(24),
      Q => \setpoint_ch10_down_reg_n_0_[24]\,
      R => '0'
    );
\setpoint_ch10_down_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_down,
      D => slv_reg2(25),
      Q => \setpoint_ch10_down_reg_n_0_[25]\,
      R => '0'
    );
\setpoint_ch10_down_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_down,
      D => slv_reg2(26),
      Q => \setpoint_ch10_down_reg_n_0_[26]\,
      R => '0'
    );
\setpoint_ch10_down_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_down,
      D => slv_reg2(27),
      Q => \setpoint_ch10_down_reg_n_0_[27]\,
      R => '0'
    );
\setpoint_ch10_down_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_down,
      D => slv_reg2(28),
      Q => \setpoint_ch10_down_reg_n_0_[28]\,
      R => '0'
    );
\setpoint_ch10_down_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_down,
      D => slv_reg2(29),
      Q => \setpoint_ch10_down_reg_n_0_[29]\,
      R => '0'
    );
\setpoint_ch10_down_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_down,
      D => slv_reg2(2),
      Q => \setpoint_ch10_down_reg_n_0_[2]\,
      R => '0'
    );
\setpoint_ch10_down_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_down,
      D => slv_reg2(30),
      Q => \setpoint_ch10_down_reg_n_0_[30]\,
      R => '0'
    );
\setpoint_ch10_down_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_down,
      D => slv_reg2(31),
      Q => \setpoint_ch10_down_reg_n_0_[31]\,
      R => '0'
    );
\setpoint_ch10_down_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_down,
      D => slv_reg2(3),
      Q => \setpoint_ch10_down_reg_n_0_[3]\,
      R => '0'
    );
\setpoint_ch10_down_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_down,
      D => slv_reg2(4),
      Q => \setpoint_ch10_down_reg_n_0_[4]\,
      R => '0'
    );
\setpoint_ch10_down_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_down,
      D => slv_reg2(5),
      Q => \setpoint_ch10_down_reg_n_0_[5]\,
      R => '0'
    );
\setpoint_ch10_down_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_down,
      D => slv_reg2(6),
      Q => \setpoint_ch10_down_reg_n_0_[6]\,
      R => '0'
    );
\setpoint_ch10_down_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_down,
      D => slv_reg2(7),
      Q => \setpoint_ch10_down_reg_n_0_[7]\,
      R => '0'
    );
\setpoint_ch10_down_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_down,
      D => slv_reg2(8),
      Q => \setpoint_ch10_down_reg_n_0_[8]\,
      R => '0'
    );
\setpoint_ch10_down_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_down,
      D => slv_reg2(9),
      Q => \setpoint_ch10_down_reg_n_0_[9]\,
      R => '0'
    );
\setpoint_ch10_up[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \setpoint_ch0_down[31]_i_2_n_0\,
      I1 => slv_reg1(0),
      I2 => slv_reg1(3),
      I3 => slv_reg1(4),
      I4 => slv_reg1(2),
      I5 => slv_reg1(1),
      O => setpoint_ch10_up
    );
\setpoint_ch10_up_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_up,
      D => slv_reg2(0),
      Q => \setpoint_ch10_up_reg_n_0_[0]\,
      R => '0'
    );
\setpoint_ch10_up_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_up,
      D => slv_reg2(10),
      Q => \setpoint_ch10_up_reg_n_0_[10]\,
      R => '0'
    );
\setpoint_ch10_up_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_up,
      D => slv_reg2(11),
      Q => \setpoint_ch10_up_reg_n_0_[11]\,
      R => '0'
    );
\setpoint_ch10_up_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_up,
      D => slv_reg2(12),
      Q => \setpoint_ch10_up_reg_n_0_[12]\,
      R => '0'
    );
\setpoint_ch10_up_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_up,
      D => slv_reg2(13),
      Q => \setpoint_ch10_up_reg_n_0_[13]\,
      R => '0'
    );
\setpoint_ch10_up_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_up,
      D => slv_reg2(14),
      Q => \setpoint_ch10_up_reg_n_0_[14]\,
      R => '0'
    );
\setpoint_ch10_up_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_up,
      D => slv_reg2(15),
      Q => \setpoint_ch10_up_reg_n_0_[15]\,
      R => '0'
    );
\setpoint_ch10_up_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_up,
      D => slv_reg2(16),
      Q => \setpoint_ch10_up_reg_n_0_[16]\,
      R => '0'
    );
\setpoint_ch10_up_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_up,
      D => slv_reg2(17),
      Q => \setpoint_ch10_up_reg_n_0_[17]\,
      R => '0'
    );
\setpoint_ch10_up_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_up,
      D => slv_reg2(18),
      Q => \setpoint_ch10_up_reg_n_0_[18]\,
      R => '0'
    );
\setpoint_ch10_up_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_up,
      D => slv_reg2(19),
      Q => \setpoint_ch10_up_reg_n_0_[19]\,
      R => '0'
    );
\setpoint_ch10_up_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_up,
      D => slv_reg2(1),
      Q => \setpoint_ch10_up_reg_n_0_[1]\,
      R => '0'
    );
\setpoint_ch10_up_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_up,
      D => slv_reg2(20),
      Q => \setpoint_ch10_up_reg_n_0_[20]\,
      R => '0'
    );
\setpoint_ch10_up_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_up,
      D => slv_reg2(21),
      Q => \setpoint_ch10_up_reg_n_0_[21]\,
      R => '0'
    );
\setpoint_ch10_up_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_up,
      D => slv_reg2(22),
      Q => \setpoint_ch10_up_reg_n_0_[22]\,
      R => '0'
    );
\setpoint_ch10_up_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_up,
      D => slv_reg2(23),
      Q => \setpoint_ch10_up_reg_n_0_[23]\,
      R => '0'
    );
\setpoint_ch10_up_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_up,
      D => slv_reg2(24),
      Q => \setpoint_ch10_up_reg_n_0_[24]\,
      R => '0'
    );
\setpoint_ch10_up_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_up,
      D => slv_reg2(25),
      Q => \setpoint_ch10_up_reg_n_0_[25]\,
      R => '0'
    );
\setpoint_ch10_up_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_up,
      D => slv_reg2(26),
      Q => \setpoint_ch10_up_reg_n_0_[26]\,
      R => '0'
    );
\setpoint_ch10_up_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_up,
      D => slv_reg2(27),
      Q => \setpoint_ch10_up_reg_n_0_[27]\,
      R => '0'
    );
\setpoint_ch10_up_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_up,
      D => slv_reg2(28),
      Q => \setpoint_ch10_up_reg_n_0_[28]\,
      R => '0'
    );
\setpoint_ch10_up_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_up,
      D => slv_reg2(29),
      Q => \setpoint_ch10_up_reg_n_0_[29]\,
      R => '0'
    );
\setpoint_ch10_up_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_up,
      D => slv_reg2(2),
      Q => \setpoint_ch10_up_reg_n_0_[2]\,
      R => '0'
    );
\setpoint_ch10_up_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_up,
      D => slv_reg2(30),
      Q => \setpoint_ch10_up_reg_n_0_[30]\,
      R => '0'
    );
\setpoint_ch10_up_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_up,
      D => slv_reg2(31),
      Q => \setpoint_ch10_up_reg_n_0_[31]\,
      R => '0'
    );
\setpoint_ch10_up_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_up,
      D => slv_reg2(3),
      Q => \setpoint_ch10_up_reg_n_0_[3]\,
      R => '0'
    );
\setpoint_ch10_up_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_up,
      D => slv_reg2(4),
      Q => \setpoint_ch10_up_reg_n_0_[4]\,
      R => '0'
    );
\setpoint_ch10_up_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_up,
      D => slv_reg2(5),
      Q => \setpoint_ch10_up_reg_n_0_[5]\,
      R => '0'
    );
\setpoint_ch10_up_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_up,
      D => slv_reg2(6),
      Q => \setpoint_ch10_up_reg_n_0_[6]\,
      R => '0'
    );
\setpoint_ch10_up_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_up,
      D => slv_reg2(7),
      Q => \setpoint_ch10_up_reg_n_0_[7]\,
      R => '0'
    );
\setpoint_ch10_up_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_up,
      D => slv_reg2(8),
      Q => \setpoint_ch10_up_reg_n_0_[8]\,
      R => '0'
    );
\setpoint_ch10_up_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch10_up,
      D => slv_reg2(9),
      Q => \setpoint_ch10_up_reg_n_0_[9]\,
      R => '0'
    );
\setpoint_ch11_down[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \setpoint_ch0_down[31]_i_2_n_0\,
      I1 => slv_reg1(0),
      I2 => slv_reg1(3),
      I3 => slv_reg1(4),
      I4 => slv_reg1(2),
      I5 => slv_reg1(1),
      O => setpoint_ch11_down
    );
\setpoint_ch11_down_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_down,
      D => slv_reg2(0),
      Q => \setpoint_ch11_down_reg_n_0_[0]\,
      R => '0'
    );
\setpoint_ch11_down_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_down,
      D => slv_reg2(10),
      Q => \setpoint_ch11_down_reg_n_0_[10]\,
      R => '0'
    );
\setpoint_ch11_down_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_down,
      D => slv_reg2(11),
      Q => \setpoint_ch11_down_reg_n_0_[11]\,
      R => '0'
    );
\setpoint_ch11_down_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_down,
      D => slv_reg2(12),
      Q => \setpoint_ch11_down_reg_n_0_[12]\,
      R => '0'
    );
\setpoint_ch11_down_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_down,
      D => slv_reg2(13),
      Q => \setpoint_ch11_down_reg_n_0_[13]\,
      R => '0'
    );
\setpoint_ch11_down_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_down,
      D => slv_reg2(14),
      Q => \setpoint_ch11_down_reg_n_0_[14]\,
      R => '0'
    );
\setpoint_ch11_down_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_down,
      D => slv_reg2(15),
      Q => \setpoint_ch11_down_reg_n_0_[15]\,
      R => '0'
    );
\setpoint_ch11_down_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_down,
      D => slv_reg2(16),
      Q => \setpoint_ch11_down_reg_n_0_[16]\,
      R => '0'
    );
\setpoint_ch11_down_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_down,
      D => slv_reg2(17),
      Q => \setpoint_ch11_down_reg_n_0_[17]\,
      R => '0'
    );
\setpoint_ch11_down_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_down,
      D => slv_reg2(18),
      Q => \setpoint_ch11_down_reg_n_0_[18]\,
      R => '0'
    );
\setpoint_ch11_down_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_down,
      D => slv_reg2(19),
      Q => \setpoint_ch11_down_reg_n_0_[19]\,
      R => '0'
    );
\setpoint_ch11_down_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_down,
      D => slv_reg2(1),
      Q => \setpoint_ch11_down_reg_n_0_[1]\,
      R => '0'
    );
\setpoint_ch11_down_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_down,
      D => slv_reg2(20),
      Q => \setpoint_ch11_down_reg_n_0_[20]\,
      R => '0'
    );
\setpoint_ch11_down_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_down,
      D => slv_reg2(21),
      Q => \setpoint_ch11_down_reg_n_0_[21]\,
      R => '0'
    );
\setpoint_ch11_down_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_down,
      D => slv_reg2(22),
      Q => \setpoint_ch11_down_reg_n_0_[22]\,
      R => '0'
    );
\setpoint_ch11_down_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_down,
      D => slv_reg2(23),
      Q => \setpoint_ch11_down_reg_n_0_[23]\,
      R => '0'
    );
\setpoint_ch11_down_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_down,
      D => slv_reg2(24),
      Q => \setpoint_ch11_down_reg_n_0_[24]\,
      R => '0'
    );
\setpoint_ch11_down_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_down,
      D => slv_reg2(25),
      Q => \setpoint_ch11_down_reg_n_0_[25]\,
      R => '0'
    );
\setpoint_ch11_down_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_down,
      D => slv_reg2(26),
      Q => \setpoint_ch11_down_reg_n_0_[26]\,
      R => '0'
    );
\setpoint_ch11_down_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_down,
      D => slv_reg2(27),
      Q => \setpoint_ch11_down_reg_n_0_[27]\,
      R => '0'
    );
\setpoint_ch11_down_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_down,
      D => slv_reg2(28),
      Q => \setpoint_ch11_down_reg_n_0_[28]\,
      R => '0'
    );
\setpoint_ch11_down_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_down,
      D => slv_reg2(29),
      Q => \setpoint_ch11_down_reg_n_0_[29]\,
      R => '0'
    );
\setpoint_ch11_down_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_down,
      D => slv_reg2(2),
      Q => \setpoint_ch11_down_reg_n_0_[2]\,
      R => '0'
    );
\setpoint_ch11_down_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_down,
      D => slv_reg2(30),
      Q => \setpoint_ch11_down_reg_n_0_[30]\,
      R => '0'
    );
\setpoint_ch11_down_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_down,
      D => slv_reg2(31),
      Q => \setpoint_ch11_down_reg_n_0_[31]\,
      R => '0'
    );
\setpoint_ch11_down_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_down,
      D => slv_reg2(3),
      Q => \setpoint_ch11_down_reg_n_0_[3]\,
      R => '0'
    );
\setpoint_ch11_down_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_down,
      D => slv_reg2(4),
      Q => \setpoint_ch11_down_reg_n_0_[4]\,
      R => '0'
    );
\setpoint_ch11_down_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_down,
      D => slv_reg2(5),
      Q => \setpoint_ch11_down_reg_n_0_[5]\,
      R => '0'
    );
\setpoint_ch11_down_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_down,
      D => slv_reg2(6),
      Q => \setpoint_ch11_down_reg_n_0_[6]\,
      R => '0'
    );
\setpoint_ch11_down_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_down,
      D => slv_reg2(7),
      Q => \setpoint_ch11_down_reg_n_0_[7]\,
      R => '0'
    );
\setpoint_ch11_down_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_down,
      D => slv_reg2(8),
      Q => \setpoint_ch11_down_reg_n_0_[8]\,
      R => '0'
    );
\setpoint_ch11_down_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_down,
      D => slv_reg2(9),
      Q => \setpoint_ch11_down_reg_n_0_[9]\,
      R => '0'
    );
\setpoint_ch11_up[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \setpoint_ch0_down[31]_i_2_n_0\,
      I1 => slv_reg1(0),
      I2 => slv_reg1(3),
      I3 => slv_reg1(4),
      I4 => slv_reg1(2),
      I5 => slv_reg1(1),
      O => setpoint_ch11_up
    );
\setpoint_ch11_up_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_up,
      D => slv_reg2(0),
      Q => \setpoint_ch11_up_reg_n_0_[0]\,
      R => '0'
    );
\setpoint_ch11_up_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_up,
      D => slv_reg2(10),
      Q => \setpoint_ch11_up_reg_n_0_[10]\,
      R => '0'
    );
\setpoint_ch11_up_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_up,
      D => slv_reg2(11),
      Q => \setpoint_ch11_up_reg_n_0_[11]\,
      R => '0'
    );
\setpoint_ch11_up_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_up,
      D => slv_reg2(12),
      Q => \setpoint_ch11_up_reg_n_0_[12]\,
      R => '0'
    );
\setpoint_ch11_up_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_up,
      D => slv_reg2(13),
      Q => \setpoint_ch11_up_reg_n_0_[13]\,
      R => '0'
    );
\setpoint_ch11_up_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_up,
      D => slv_reg2(14),
      Q => \setpoint_ch11_up_reg_n_0_[14]\,
      R => '0'
    );
\setpoint_ch11_up_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_up,
      D => slv_reg2(15),
      Q => \setpoint_ch11_up_reg_n_0_[15]\,
      R => '0'
    );
\setpoint_ch11_up_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_up,
      D => slv_reg2(16),
      Q => \setpoint_ch11_up_reg_n_0_[16]\,
      R => '0'
    );
\setpoint_ch11_up_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_up,
      D => slv_reg2(17),
      Q => \setpoint_ch11_up_reg_n_0_[17]\,
      R => '0'
    );
\setpoint_ch11_up_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_up,
      D => slv_reg2(18),
      Q => \setpoint_ch11_up_reg_n_0_[18]\,
      R => '0'
    );
\setpoint_ch11_up_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_up,
      D => slv_reg2(19),
      Q => \setpoint_ch11_up_reg_n_0_[19]\,
      R => '0'
    );
\setpoint_ch11_up_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_up,
      D => slv_reg2(1),
      Q => \setpoint_ch11_up_reg_n_0_[1]\,
      R => '0'
    );
\setpoint_ch11_up_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_up,
      D => slv_reg2(20),
      Q => \setpoint_ch11_up_reg_n_0_[20]\,
      R => '0'
    );
\setpoint_ch11_up_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_up,
      D => slv_reg2(21),
      Q => \setpoint_ch11_up_reg_n_0_[21]\,
      R => '0'
    );
\setpoint_ch11_up_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_up,
      D => slv_reg2(22),
      Q => \setpoint_ch11_up_reg_n_0_[22]\,
      R => '0'
    );
\setpoint_ch11_up_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_up,
      D => slv_reg2(23),
      Q => \setpoint_ch11_up_reg_n_0_[23]\,
      R => '0'
    );
\setpoint_ch11_up_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_up,
      D => slv_reg2(24),
      Q => \setpoint_ch11_up_reg_n_0_[24]\,
      R => '0'
    );
\setpoint_ch11_up_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_up,
      D => slv_reg2(25),
      Q => \setpoint_ch11_up_reg_n_0_[25]\,
      R => '0'
    );
\setpoint_ch11_up_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_up,
      D => slv_reg2(26),
      Q => \setpoint_ch11_up_reg_n_0_[26]\,
      R => '0'
    );
\setpoint_ch11_up_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_up,
      D => slv_reg2(27),
      Q => \setpoint_ch11_up_reg_n_0_[27]\,
      R => '0'
    );
\setpoint_ch11_up_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_up,
      D => slv_reg2(28),
      Q => \setpoint_ch11_up_reg_n_0_[28]\,
      R => '0'
    );
\setpoint_ch11_up_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_up,
      D => slv_reg2(29),
      Q => \setpoint_ch11_up_reg_n_0_[29]\,
      R => '0'
    );
\setpoint_ch11_up_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_up,
      D => slv_reg2(2),
      Q => \setpoint_ch11_up_reg_n_0_[2]\,
      R => '0'
    );
\setpoint_ch11_up_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_up,
      D => slv_reg2(30),
      Q => \setpoint_ch11_up_reg_n_0_[30]\,
      R => '0'
    );
\setpoint_ch11_up_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_up,
      D => slv_reg2(31),
      Q => \setpoint_ch11_up_reg_n_0_[31]\,
      R => '0'
    );
\setpoint_ch11_up_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_up,
      D => slv_reg2(3),
      Q => \setpoint_ch11_up_reg_n_0_[3]\,
      R => '0'
    );
\setpoint_ch11_up_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_up,
      D => slv_reg2(4),
      Q => \setpoint_ch11_up_reg_n_0_[4]\,
      R => '0'
    );
\setpoint_ch11_up_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_up,
      D => slv_reg2(5),
      Q => \setpoint_ch11_up_reg_n_0_[5]\,
      R => '0'
    );
\setpoint_ch11_up_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_up,
      D => slv_reg2(6),
      Q => \setpoint_ch11_up_reg_n_0_[6]\,
      R => '0'
    );
\setpoint_ch11_up_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_up,
      D => slv_reg2(7),
      Q => \setpoint_ch11_up_reg_n_0_[7]\,
      R => '0'
    );
\setpoint_ch11_up_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_up,
      D => slv_reg2(8),
      Q => \setpoint_ch11_up_reg_n_0_[8]\,
      R => '0'
    );
\setpoint_ch11_up_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch11_up,
      D => slv_reg2(9),
      Q => \setpoint_ch11_up_reg_n_0_[9]\,
      R => '0'
    );
\setpoint_ch12_down[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \setpoint_ch0_down[31]_i_2_n_0\,
      I1 => slv_reg1(0),
      I2 => slv_reg1(3),
      I3 => slv_reg1(4),
      I4 => slv_reg1(1),
      I5 => slv_reg1(2),
      O => setpoint_ch12_down
    );
\setpoint_ch12_down_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_down,
      D => slv_reg2(0),
      Q => \setpoint_ch12_down_reg_n_0_[0]\,
      R => '0'
    );
\setpoint_ch12_down_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_down,
      D => slv_reg2(10),
      Q => \setpoint_ch12_down_reg_n_0_[10]\,
      R => '0'
    );
\setpoint_ch12_down_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_down,
      D => slv_reg2(11),
      Q => \setpoint_ch12_down_reg_n_0_[11]\,
      R => '0'
    );
\setpoint_ch12_down_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_down,
      D => slv_reg2(12),
      Q => \setpoint_ch12_down_reg_n_0_[12]\,
      R => '0'
    );
\setpoint_ch12_down_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_down,
      D => slv_reg2(13),
      Q => \setpoint_ch12_down_reg_n_0_[13]\,
      R => '0'
    );
\setpoint_ch12_down_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_down,
      D => slv_reg2(14),
      Q => \setpoint_ch12_down_reg_n_0_[14]\,
      R => '0'
    );
\setpoint_ch12_down_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_down,
      D => slv_reg2(15),
      Q => \setpoint_ch12_down_reg_n_0_[15]\,
      R => '0'
    );
\setpoint_ch12_down_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_down,
      D => slv_reg2(16),
      Q => \setpoint_ch12_down_reg_n_0_[16]\,
      R => '0'
    );
\setpoint_ch12_down_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_down,
      D => slv_reg2(17),
      Q => \setpoint_ch12_down_reg_n_0_[17]\,
      R => '0'
    );
\setpoint_ch12_down_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_down,
      D => slv_reg2(18),
      Q => \setpoint_ch12_down_reg_n_0_[18]\,
      R => '0'
    );
\setpoint_ch12_down_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_down,
      D => slv_reg2(19),
      Q => \setpoint_ch12_down_reg_n_0_[19]\,
      R => '0'
    );
\setpoint_ch12_down_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_down,
      D => slv_reg2(1),
      Q => \setpoint_ch12_down_reg_n_0_[1]\,
      R => '0'
    );
\setpoint_ch12_down_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_down,
      D => slv_reg2(20),
      Q => \setpoint_ch12_down_reg_n_0_[20]\,
      R => '0'
    );
\setpoint_ch12_down_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_down,
      D => slv_reg2(21),
      Q => \setpoint_ch12_down_reg_n_0_[21]\,
      R => '0'
    );
\setpoint_ch12_down_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_down,
      D => slv_reg2(22),
      Q => \setpoint_ch12_down_reg_n_0_[22]\,
      R => '0'
    );
\setpoint_ch12_down_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_down,
      D => slv_reg2(23),
      Q => \setpoint_ch12_down_reg_n_0_[23]\,
      R => '0'
    );
\setpoint_ch12_down_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_down,
      D => slv_reg2(24),
      Q => \setpoint_ch12_down_reg_n_0_[24]\,
      R => '0'
    );
\setpoint_ch12_down_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_down,
      D => slv_reg2(25),
      Q => \setpoint_ch12_down_reg_n_0_[25]\,
      R => '0'
    );
\setpoint_ch12_down_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_down,
      D => slv_reg2(26),
      Q => \setpoint_ch12_down_reg_n_0_[26]\,
      R => '0'
    );
\setpoint_ch12_down_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_down,
      D => slv_reg2(27),
      Q => \setpoint_ch12_down_reg_n_0_[27]\,
      R => '0'
    );
\setpoint_ch12_down_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_down,
      D => slv_reg2(28),
      Q => \setpoint_ch12_down_reg_n_0_[28]\,
      R => '0'
    );
\setpoint_ch12_down_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_down,
      D => slv_reg2(29),
      Q => \setpoint_ch12_down_reg_n_0_[29]\,
      R => '0'
    );
\setpoint_ch12_down_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_down,
      D => slv_reg2(2),
      Q => \setpoint_ch12_down_reg_n_0_[2]\,
      R => '0'
    );
\setpoint_ch12_down_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_down,
      D => slv_reg2(30),
      Q => \setpoint_ch12_down_reg_n_0_[30]\,
      R => '0'
    );
\setpoint_ch12_down_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_down,
      D => slv_reg2(31),
      Q => \setpoint_ch12_down_reg_n_0_[31]\,
      R => '0'
    );
\setpoint_ch12_down_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_down,
      D => slv_reg2(3),
      Q => \setpoint_ch12_down_reg_n_0_[3]\,
      R => '0'
    );
\setpoint_ch12_down_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_down,
      D => slv_reg2(4),
      Q => \setpoint_ch12_down_reg_n_0_[4]\,
      R => '0'
    );
\setpoint_ch12_down_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_down,
      D => slv_reg2(5),
      Q => \setpoint_ch12_down_reg_n_0_[5]\,
      R => '0'
    );
\setpoint_ch12_down_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_down,
      D => slv_reg2(6),
      Q => \setpoint_ch12_down_reg_n_0_[6]\,
      R => '0'
    );
\setpoint_ch12_down_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_down,
      D => slv_reg2(7),
      Q => \setpoint_ch12_down_reg_n_0_[7]\,
      R => '0'
    );
\setpoint_ch12_down_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_down,
      D => slv_reg2(8),
      Q => \setpoint_ch12_down_reg_n_0_[8]\,
      R => '0'
    );
\setpoint_ch12_down_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_down,
      D => slv_reg2(9),
      Q => \setpoint_ch12_down_reg_n_0_[9]\,
      R => '0'
    );
\setpoint_ch12_up[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \setpoint_ch0_down[31]_i_2_n_0\,
      I1 => slv_reg1(0),
      I2 => slv_reg1(3),
      I3 => slv_reg1(4),
      I4 => slv_reg1(1),
      I5 => slv_reg1(2),
      O => setpoint_ch12_up
    );
\setpoint_ch12_up_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_up,
      D => slv_reg2(0),
      Q => \setpoint_ch12_up_reg_n_0_[0]\,
      R => '0'
    );
\setpoint_ch12_up_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_up,
      D => slv_reg2(10),
      Q => \setpoint_ch12_up_reg_n_0_[10]\,
      R => '0'
    );
\setpoint_ch12_up_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_up,
      D => slv_reg2(11),
      Q => \setpoint_ch12_up_reg_n_0_[11]\,
      R => '0'
    );
\setpoint_ch12_up_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_up,
      D => slv_reg2(12),
      Q => \setpoint_ch12_up_reg_n_0_[12]\,
      R => '0'
    );
\setpoint_ch12_up_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_up,
      D => slv_reg2(13),
      Q => \setpoint_ch12_up_reg_n_0_[13]\,
      R => '0'
    );
\setpoint_ch12_up_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_up,
      D => slv_reg2(14),
      Q => \setpoint_ch12_up_reg_n_0_[14]\,
      R => '0'
    );
\setpoint_ch12_up_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_up,
      D => slv_reg2(15),
      Q => \setpoint_ch12_up_reg_n_0_[15]\,
      R => '0'
    );
\setpoint_ch12_up_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_up,
      D => slv_reg2(16),
      Q => \setpoint_ch12_up_reg_n_0_[16]\,
      R => '0'
    );
\setpoint_ch12_up_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_up,
      D => slv_reg2(17),
      Q => \setpoint_ch12_up_reg_n_0_[17]\,
      R => '0'
    );
\setpoint_ch12_up_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_up,
      D => slv_reg2(18),
      Q => \setpoint_ch12_up_reg_n_0_[18]\,
      R => '0'
    );
\setpoint_ch12_up_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_up,
      D => slv_reg2(19),
      Q => \setpoint_ch12_up_reg_n_0_[19]\,
      R => '0'
    );
\setpoint_ch12_up_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_up,
      D => slv_reg2(1),
      Q => \setpoint_ch12_up_reg_n_0_[1]\,
      R => '0'
    );
\setpoint_ch12_up_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_up,
      D => slv_reg2(20),
      Q => \setpoint_ch12_up_reg_n_0_[20]\,
      R => '0'
    );
\setpoint_ch12_up_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_up,
      D => slv_reg2(21),
      Q => \setpoint_ch12_up_reg_n_0_[21]\,
      R => '0'
    );
\setpoint_ch12_up_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_up,
      D => slv_reg2(22),
      Q => \setpoint_ch12_up_reg_n_0_[22]\,
      R => '0'
    );
\setpoint_ch12_up_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_up,
      D => slv_reg2(23),
      Q => \setpoint_ch12_up_reg_n_0_[23]\,
      R => '0'
    );
\setpoint_ch12_up_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_up,
      D => slv_reg2(24),
      Q => \setpoint_ch12_up_reg_n_0_[24]\,
      R => '0'
    );
\setpoint_ch12_up_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_up,
      D => slv_reg2(25),
      Q => \setpoint_ch12_up_reg_n_0_[25]\,
      R => '0'
    );
\setpoint_ch12_up_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_up,
      D => slv_reg2(26),
      Q => \setpoint_ch12_up_reg_n_0_[26]\,
      R => '0'
    );
\setpoint_ch12_up_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_up,
      D => slv_reg2(27),
      Q => \setpoint_ch12_up_reg_n_0_[27]\,
      R => '0'
    );
\setpoint_ch12_up_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_up,
      D => slv_reg2(28),
      Q => \setpoint_ch12_up_reg_n_0_[28]\,
      R => '0'
    );
\setpoint_ch12_up_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_up,
      D => slv_reg2(29),
      Q => \setpoint_ch12_up_reg_n_0_[29]\,
      R => '0'
    );
\setpoint_ch12_up_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_up,
      D => slv_reg2(2),
      Q => \setpoint_ch12_up_reg_n_0_[2]\,
      R => '0'
    );
\setpoint_ch12_up_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_up,
      D => slv_reg2(30),
      Q => \setpoint_ch12_up_reg_n_0_[30]\,
      R => '0'
    );
\setpoint_ch12_up_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_up,
      D => slv_reg2(31),
      Q => \setpoint_ch12_up_reg_n_0_[31]\,
      R => '0'
    );
\setpoint_ch12_up_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_up,
      D => slv_reg2(3),
      Q => \setpoint_ch12_up_reg_n_0_[3]\,
      R => '0'
    );
\setpoint_ch12_up_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_up,
      D => slv_reg2(4),
      Q => \setpoint_ch12_up_reg_n_0_[4]\,
      R => '0'
    );
\setpoint_ch12_up_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_up,
      D => slv_reg2(5),
      Q => \setpoint_ch12_up_reg_n_0_[5]\,
      R => '0'
    );
\setpoint_ch12_up_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_up,
      D => slv_reg2(6),
      Q => \setpoint_ch12_up_reg_n_0_[6]\,
      R => '0'
    );
\setpoint_ch12_up_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_up,
      D => slv_reg2(7),
      Q => \setpoint_ch12_up_reg_n_0_[7]\,
      R => '0'
    );
\setpoint_ch12_up_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_up,
      D => slv_reg2(8),
      Q => \setpoint_ch12_up_reg_n_0_[8]\,
      R => '0'
    );
\setpoint_ch12_up_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch12_up,
      D => slv_reg2(9),
      Q => \setpoint_ch12_up_reg_n_0_[9]\,
      R => '0'
    );
\setpoint_ch13_down[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \setpoint_ch0_down[31]_i_2_n_0\,
      I1 => slv_reg1(0),
      I2 => slv_reg1(3),
      I3 => slv_reg1(4),
      I4 => slv_reg1(1),
      I5 => slv_reg1(2),
      O => setpoint_ch13_down
    );
\setpoint_ch13_down_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_down,
      D => slv_reg2(0),
      Q => \setpoint_ch13_down_reg_n_0_[0]\,
      R => '0'
    );
\setpoint_ch13_down_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_down,
      D => slv_reg2(10),
      Q => \setpoint_ch13_down_reg_n_0_[10]\,
      R => '0'
    );
\setpoint_ch13_down_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_down,
      D => slv_reg2(11),
      Q => \setpoint_ch13_down_reg_n_0_[11]\,
      R => '0'
    );
\setpoint_ch13_down_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_down,
      D => slv_reg2(12),
      Q => \setpoint_ch13_down_reg_n_0_[12]\,
      R => '0'
    );
\setpoint_ch13_down_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_down,
      D => slv_reg2(13),
      Q => \setpoint_ch13_down_reg_n_0_[13]\,
      R => '0'
    );
\setpoint_ch13_down_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_down,
      D => slv_reg2(14),
      Q => \setpoint_ch13_down_reg_n_0_[14]\,
      R => '0'
    );
\setpoint_ch13_down_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_down,
      D => slv_reg2(15),
      Q => \setpoint_ch13_down_reg_n_0_[15]\,
      R => '0'
    );
\setpoint_ch13_down_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_down,
      D => slv_reg2(16),
      Q => \setpoint_ch13_down_reg_n_0_[16]\,
      R => '0'
    );
\setpoint_ch13_down_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_down,
      D => slv_reg2(17),
      Q => \setpoint_ch13_down_reg_n_0_[17]\,
      R => '0'
    );
\setpoint_ch13_down_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_down,
      D => slv_reg2(18),
      Q => \setpoint_ch13_down_reg_n_0_[18]\,
      R => '0'
    );
\setpoint_ch13_down_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_down,
      D => slv_reg2(19),
      Q => \setpoint_ch13_down_reg_n_0_[19]\,
      R => '0'
    );
\setpoint_ch13_down_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_down,
      D => slv_reg2(1),
      Q => \setpoint_ch13_down_reg_n_0_[1]\,
      R => '0'
    );
\setpoint_ch13_down_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_down,
      D => slv_reg2(20),
      Q => \setpoint_ch13_down_reg_n_0_[20]\,
      R => '0'
    );
\setpoint_ch13_down_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_down,
      D => slv_reg2(21),
      Q => \setpoint_ch13_down_reg_n_0_[21]\,
      R => '0'
    );
\setpoint_ch13_down_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_down,
      D => slv_reg2(22),
      Q => \setpoint_ch13_down_reg_n_0_[22]\,
      R => '0'
    );
\setpoint_ch13_down_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_down,
      D => slv_reg2(23),
      Q => \setpoint_ch13_down_reg_n_0_[23]\,
      R => '0'
    );
\setpoint_ch13_down_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_down,
      D => slv_reg2(24),
      Q => \setpoint_ch13_down_reg_n_0_[24]\,
      R => '0'
    );
\setpoint_ch13_down_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_down,
      D => slv_reg2(25),
      Q => \setpoint_ch13_down_reg_n_0_[25]\,
      R => '0'
    );
\setpoint_ch13_down_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_down,
      D => slv_reg2(26),
      Q => \setpoint_ch13_down_reg_n_0_[26]\,
      R => '0'
    );
\setpoint_ch13_down_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_down,
      D => slv_reg2(27),
      Q => \setpoint_ch13_down_reg_n_0_[27]\,
      R => '0'
    );
\setpoint_ch13_down_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_down,
      D => slv_reg2(28),
      Q => \setpoint_ch13_down_reg_n_0_[28]\,
      R => '0'
    );
\setpoint_ch13_down_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_down,
      D => slv_reg2(29),
      Q => \setpoint_ch13_down_reg_n_0_[29]\,
      R => '0'
    );
\setpoint_ch13_down_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_down,
      D => slv_reg2(2),
      Q => \setpoint_ch13_down_reg_n_0_[2]\,
      R => '0'
    );
\setpoint_ch13_down_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_down,
      D => slv_reg2(30),
      Q => \setpoint_ch13_down_reg_n_0_[30]\,
      R => '0'
    );
\setpoint_ch13_down_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_down,
      D => slv_reg2(31),
      Q => \setpoint_ch13_down_reg_n_0_[31]\,
      R => '0'
    );
\setpoint_ch13_down_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_down,
      D => slv_reg2(3),
      Q => \setpoint_ch13_down_reg_n_0_[3]\,
      R => '0'
    );
\setpoint_ch13_down_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_down,
      D => slv_reg2(4),
      Q => \setpoint_ch13_down_reg_n_0_[4]\,
      R => '0'
    );
\setpoint_ch13_down_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_down,
      D => slv_reg2(5),
      Q => \setpoint_ch13_down_reg_n_0_[5]\,
      R => '0'
    );
\setpoint_ch13_down_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_down,
      D => slv_reg2(6),
      Q => \setpoint_ch13_down_reg_n_0_[6]\,
      R => '0'
    );
\setpoint_ch13_down_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_down,
      D => slv_reg2(7),
      Q => \setpoint_ch13_down_reg_n_0_[7]\,
      R => '0'
    );
\setpoint_ch13_down_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_down,
      D => slv_reg2(8),
      Q => \setpoint_ch13_down_reg_n_0_[8]\,
      R => '0'
    );
\setpoint_ch13_down_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_down,
      D => slv_reg2(9),
      Q => \setpoint_ch13_down_reg_n_0_[9]\,
      R => '0'
    );
\setpoint_ch13_up[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \setpoint_ch0_down[31]_i_2_n_0\,
      I1 => slv_reg1(0),
      I2 => slv_reg1(3),
      I3 => slv_reg1(4),
      I4 => slv_reg1(1),
      I5 => slv_reg1(2),
      O => setpoint_ch13_up
    );
\setpoint_ch13_up_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_up,
      D => slv_reg2(0),
      Q => \setpoint_ch13_up_reg_n_0_[0]\,
      R => '0'
    );
\setpoint_ch13_up_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_up,
      D => slv_reg2(10),
      Q => \setpoint_ch13_up_reg_n_0_[10]\,
      R => '0'
    );
\setpoint_ch13_up_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_up,
      D => slv_reg2(11),
      Q => \setpoint_ch13_up_reg_n_0_[11]\,
      R => '0'
    );
\setpoint_ch13_up_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_up,
      D => slv_reg2(12),
      Q => \setpoint_ch13_up_reg_n_0_[12]\,
      R => '0'
    );
\setpoint_ch13_up_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_up,
      D => slv_reg2(13),
      Q => \setpoint_ch13_up_reg_n_0_[13]\,
      R => '0'
    );
\setpoint_ch13_up_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_up,
      D => slv_reg2(14),
      Q => \setpoint_ch13_up_reg_n_0_[14]\,
      R => '0'
    );
\setpoint_ch13_up_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_up,
      D => slv_reg2(15),
      Q => \setpoint_ch13_up_reg_n_0_[15]\,
      R => '0'
    );
\setpoint_ch13_up_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_up,
      D => slv_reg2(16),
      Q => \setpoint_ch13_up_reg_n_0_[16]\,
      R => '0'
    );
\setpoint_ch13_up_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_up,
      D => slv_reg2(17),
      Q => \setpoint_ch13_up_reg_n_0_[17]\,
      R => '0'
    );
\setpoint_ch13_up_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_up,
      D => slv_reg2(18),
      Q => \setpoint_ch13_up_reg_n_0_[18]\,
      R => '0'
    );
\setpoint_ch13_up_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_up,
      D => slv_reg2(19),
      Q => \setpoint_ch13_up_reg_n_0_[19]\,
      R => '0'
    );
\setpoint_ch13_up_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_up,
      D => slv_reg2(1),
      Q => \setpoint_ch13_up_reg_n_0_[1]\,
      R => '0'
    );
\setpoint_ch13_up_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_up,
      D => slv_reg2(20),
      Q => \setpoint_ch13_up_reg_n_0_[20]\,
      R => '0'
    );
\setpoint_ch13_up_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_up,
      D => slv_reg2(21),
      Q => \setpoint_ch13_up_reg_n_0_[21]\,
      R => '0'
    );
\setpoint_ch13_up_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_up,
      D => slv_reg2(22),
      Q => \setpoint_ch13_up_reg_n_0_[22]\,
      R => '0'
    );
\setpoint_ch13_up_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_up,
      D => slv_reg2(23),
      Q => \setpoint_ch13_up_reg_n_0_[23]\,
      R => '0'
    );
\setpoint_ch13_up_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_up,
      D => slv_reg2(24),
      Q => \setpoint_ch13_up_reg_n_0_[24]\,
      R => '0'
    );
\setpoint_ch13_up_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_up,
      D => slv_reg2(25),
      Q => \setpoint_ch13_up_reg_n_0_[25]\,
      R => '0'
    );
\setpoint_ch13_up_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_up,
      D => slv_reg2(26),
      Q => \setpoint_ch13_up_reg_n_0_[26]\,
      R => '0'
    );
\setpoint_ch13_up_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_up,
      D => slv_reg2(27),
      Q => \setpoint_ch13_up_reg_n_0_[27]\,
      R => '0'
    );
\setpoint_ch13_up_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_up,
      D => slv_reg2(28),
      Q => \setpoint_ch13_up_reg_n_0_[28]\,
      R => '0'
    );
\setpoint_ch13_up_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_up,
      D => slv_reg2(29),
      Q => \setpoint_ch13_up_reg_n_0_[29]\,
      R => '0'
    );
\setpoint_ch13_up_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_up,
      D => slv_reg2(2),
      Q => \setpoint_ch13_up_reg_n_0_[2]\,
      R => '0'
    );
\setpoint_ch13_up_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_up,
      D => slv_reg2(30),
      Q => \setpoint_ch13_up_reg_n_0_[30]\,
      R => '0'
    );
\setpoint_ch13_up_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_up,
      D => slv_reg2(31),
      Q => \setpoint_ch13_up_reg_n_0_[31]\,
      R => '0'
    );
\setpoint_ch13_up_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_up,
      D => slv_reg2(3),
      Q => \setpoint_ch13_up_reg_n_0_[3]\,
      R => '0'
    );
\setpoint_ch13_up_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_up,
      D => slv_reg2(4),
      Q => \setpoint_ch13_up_reg_n_0_[4]\,
      R => '0'
    );
\setpoint_ch13_up_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_up,
      D => slv_reg2(5),
      Q => \setpoint_ch13_up_reg_n_0_[5]\,
      R => '0'
    );
\setpoint_ch13_up_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_up,
      D => slv_reg2(6),
      Q => \setpoint_ch13_up_reg_n_0_[6]\,
      R => '0'
    );
\setpoint_ch13_up_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_up,
      D => slv_reg2(7),
      Q => \setpoint_ch13_up_reg_n_0_[7]\,
      R => '0'
    );
\setpoint_ch13_up_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_up,
      D => slv_reg2(8),
      Q => \setpoint_ch13_up_reg_n_0_[8]\,
      R => '0'
    );
\setpoint_ch13_up_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch13_up,
      D => slv_reg2(9),
      Q => \setpoint_ch13_up_reg_n_0_[9]\,
      R => '0'
    );
\setpoint_ch14_down[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \setpoint_ch0_down[31]_i_2_n_0\,
      I1 => slv_reg1(0),
      I2 => slv_reg1(3),
      I3 => slv_reg1(4),
      I4 => slv_reg1(2),
      I5 => slv_reg1(1),
      O => setpoint_ch14_down
    );
\setpoint_ch14_down_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_down,
      D => slv_reg2(0),
      Q => \setpoint_ch14_down_reg_n_0_[0]\,
      R => '0'
    );
\setpoint_ch14_down_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_down,
      D => slv_reg2(10),
      Q => \setpoint_ch14_down_reg_n_0_[10]\,
      R => '0'
    );
\setpoint_ch14_down_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_down,
      D => slv_reg2(11),
      Q => \setpoint_ch14_down_reg_n_0_[11]\,
      R => '0'
    );
\setpoint_ch14_down_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_down,
      D => slv_reg2(12),
      Q => \setpoint_ch14_down_reg_n_0_[12]\,
      R => '0'
    );
\setpoint_ch14_down_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_down,
      D => slv_reg2(13),
      Q => \setpoint_ch14_down_reg_n_0_[13]\,
      R => '0'
    );
\setpoint_ch14_down_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_down,
      D => slv_reg2(14),
      Q => \setpoint_ch14_down_reg_n_0_[14]\,
      R => '0'
    );
\setpoint_ch14_down_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_down,
      D => slv_reg2(15),
      Q => \setpoint_ch14_down_reg_n_0_[15]\,
      R => '0'
    );
\setpoint_ch14_down_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_down,
      D => slv_reg2(16),
      Q => \setpoint_ch14_down_reg_n_0_[16]\,
      R => '0'
    );
\setpoint_ch14_down_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_down,
      D => slv_reg2(17),
      Q => \setpoint_ch14_down_reg_n_0_[17]\,
      R => '0'
    );
\setpoint_ch14_down_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_down,
      D => slv_reg2(18),
      Q => \setpoint_ch14_down_reg_n_0_[18]\,
      R => '0'
    );
\setpoint_ch14_down_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_down,
      D => slv_reg2(19),
      Q => \setpoint_ch14_down_reg_n_0_[19]\,
      R => '0'
    );
\setpoint_ch14_down_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_down,
      D => slv_reg2(1),
      Q => \setpoint_ch14_down_reg_n_0_[1]\,
      R => '0'
    );
\setpoint_ch14_down_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_down,
      D => slv_reg2(20),
      Q => \setpoint_ch14_down_reg_n_0_[20]\,
      R => '0'
    );
\setpoint_ch14_down_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_down,
      D => slv_reg2(21),
      Q => \setpoint_ch14_down_reg_n_0_[21]\,
      R => '0'
    );
\setpoint_ch14_down_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_down,
      D => slv_reg2(22),
      Q => \setpoint_ch14_down_reg_n_0_[22]\,
      R => '0'
    );
\setpoint_ch14_down_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_down,
      D => slv_reg2(23),
      Q => \setpoint_ch14_down_reg_n_0_[23]\,
      R => '0'
    );
\setpoint_ch14_down_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_down,
      D => slv_reg2(24),
      Q => \setpoint_ch14_down_reg_n_0_[24]\,
      R => '0'
    );
\setpoint_ch14_down_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_down,
      D => slv_reg2(25),
      Q => \setpoint_ch14_down_reg_n_0_[25]\,
      R => '0'
    );
\setpoint_ch14_down_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_down,
      D => slv_reg2(26),
      Q => \setpoint_ch14_down_reg_n_0_[26]\,
      R => '0'
    );
\setpoint_ch14_down_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_down,
      D => slv_reg2(27),
      Q => \setpoint_ch14_down_reg_n_0_[27]\,
      R => '0'
    );
\setpoint_ch14_down_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_down,
      D => slv_reg2(28),
      Q => \setpoint_ch14_down_reg_n_0_[28]\,
      R => '0'
    );
\setpoint_ch14_down_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_down,
      D => slv_reg2(29),
      Q => \setpoint_ch14_down_reg_n_0_[29]\,
      R => '0'
    );
\setpoint_ch14_down_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_down,
      D => slv_reg2(2),
      Q => \setpoint_ch14_down_reg_n_0_[2]\,
      R => '0'
    );
\setpoint_ch14_down_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_down,
      D => slv_reg2(30),
      Q => \setpoint_ch14_down_reg_n_0_[30]\,
      R => '0'
    );
\setpoint_ch14_down_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_down,
      D => slv_reg2(31),
      Q => \setpoint_ch14_down_reg_n_0_[31]\,
      R => '0'
    );
\setpoint_ch14_down_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_down,
      D => slv_reg2(3),
      Q => \setpoint_ch14_down_reg_n_0_[3]\,
      R => '0'
    );
\setpoint_ch14_down_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_down,
      D => slv_reg2(4),
      Q => \setpoint_ch14_down_reg_n_0_[4]\,
      R => '0'
    );
\setpoint_ch14_down_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_down,
      D => slv_reg2(5),
      Q => \setpoint_ch14_down_reg_n_0_[5]\,
      R => '0'
    );
\setpoint_ch14_down_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_down,
      D => slv_reg2(6),
      Q => \setpoint_ch14_down_reg_n_0_[6]\,
      R => '0'
    );
\setpoint_ch14_down_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_down,
      D => slv_reg2(7),
      Q => \setpoint_ch14_down_reg_n_0_[7]\,
      R => '0'
    );
\setpoint_ch14_down_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_down,
      D => slv_reg2(8),
      Q => \setpoint_ch14_down_reg_n_0_[8]\,
      R => '0'
    );
\setpoint_ch14_down_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_down,
      D => slv_reg2(9),
      Q => \setpoint_ch14_down_reg_n_0_[9]\,
      R => '0'
    );
\setpoint_ch14_up[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \setpoint_ch0_down[31]_i_2_n_0\,
      I1 => slv_reg1(0),
      I2 => slv_reg1(3),
      I3 => slv_reg1(4),
      I4 => slv_reg1(2),
      I5 => slv_reg1(1),
      O => setpoint_ch14_up
    );
\setpoint_ch14_up_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_up,
      D => slv_reg2(0),
      Q => \setpoint_ch14_up_reg_n_0_[0]\,
      R => '0'
    );
\setpoint_ch14_up_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_up,
      D => slv_reg2(10),
      Q => \setpoint_ch14_up_reg_n_0_[10]\,
      R => '0'
    );
\setpoint_ch14_up_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_up,
      D => slv_reg2(11),
      Q => \setpoint_ch14_up_reg_n_0_[11]\,
      R => '0'
    );
\setpoint_ch14_up_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_up,
      D => slv_reg2(12),
      Q => \setpoint_ch14_up_reg_n_0_[12]\,
      R => '0'
    );
\setpoint_ch14_up_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_up,
      D => slv_reg2(13),
      Q => \setpoint_ch14_up_reg_n_0_[13]\,
      R => '0'
    );
\setpoint_ch14_up_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_up,
      D => slv_reg2(14),
      Q => \setpoint_ch14_up_reg_n_0_[14]\,
      R => '0'
    );
\setpoint_ch14_up_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_up,
      D => slv_reg2(15),
      Q => \setpoint_ch14_up_reg_n_0_[15]\,
      R => '0'
    );
\setpoint_ch14_up_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_up,
      D => slv_reg2(16),
      Q => \setpoint_ch14_up_reg_n_0_[16]\,
      R => '0'
    );
\setpoint_ch14_up_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_up,
      D => slv_reg2(17),
      Q => \setpoint_ch14_up_reg_n_0_[17]\,
      R => '0'
    );
\setpoint_ch14_up_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_up,
      D => slv_reg2(18),
      Q => \setpoint_ch14_up_reg_n_0_[18]\,
      R => '0'
    );
\setpoint_ch14_up_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_up,
      D => slv_reg2(19),
      Q => \setpoint_ch14_up_reg_n_0_[19]\,
      R => '0'
    );
\setpoint_ch14_up_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_up,
      D => slv_reg2(1),
      Q => \setpoint_ch14_up_reg_n_0_[1]\,
      R => '0'
    );
\setpoint_ch14_up_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_up,
      D => slv_reg2(20),
      Q => \setpoint_ch14_up_reg_n_0_[20]\,
      R => '0'
    );
\setpoint_ch14_up_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_up,
      D => slv_reg2(21),
      Q => \setpoint_ch14_up_reg_n_0_[21]\,
      R => '0'
    );
\setpoint_ch14_up_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_up,
      D => slv_reg2(22),
      Q => \setpoint_ch14_up_reg_n_0_[22]\,
      R => '0'
    );
\setpoint_ch14_up_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_up,
      D => slv_reg2(23),
      Q => \setpoint_ch14_up_reg_n_0_[23]\,
      R => '0'
    );
\setpoint_ch14_up_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_up,
      D => slv_reg2(24),
      Q => \setpoint_ch14_up_reg_n_0_[24]\,
      R => '0'
    );
\setpoint_ch14_up_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_up,
      D => slv_reg2(25),
      Q => \setpoint_ch14_up_reg_n_0_[25]\,
      R => '0'
    );
\setpoint_ch14_up_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_up,
      D => slv_reg2(26),
      Q => \setpoint_ch14_up_reg_n_0_[26]\,
      R => '0'
    );
\setpoint_ch14_up_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_up,
      D => slv_reg2(27),
      Q => \setpoint_ch14_up_reg_n_0_[27]\,
      R => '0'
    );
\setpoint_ch14_up_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_up,
      D => slv_reg2(28),
      Q => \setpoint_ch14_up_reg_n_0_[28]\,
      R => '0'
    );
\setpoint_ch14_up_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_up,
      D => slv_reg2(29),
      Q => \setpoint_ch14_up_reg_n_0_[29]\,
      R => '0'
    );
\setpoint_ch14_up_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_up,
      D => slv_reg2(2),
      Q => \setpoint_ch14_up_reg_n_0_[2]\,
      R => '0'
    );
\setpoint_ch14_up_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_up,
      D => slv_reg2(30),
      Q => \setpoint_ch14_up_reg_n_0_[30]\,
      R => '0'
    );
\setpoint_ch14_up_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_up,
      D => slv_reg2(31),
      Q => \setpoint_ch14_up_reg_n_0_[31]\,
      R => '0'
    );
\setpoint_ch14_up_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_up,
      D => slv_reg2(3),
      Q => \setpoint_ch14_up_reg_n_0_[3]\,
      R => '0'
    );
\setpoint_ch14_up_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_up,
      D => slv_reg2(4),
      Q => \setpoint_ch14_up_reg_n_0_[4]\,
      R => '0'
    );
\setpoint_ch14_up_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_up,
      D => slv_reg2(5),
      Q => \setpoint_ch14_up_reg_n_0_[5]\,
      R => '0'
    );
\setpoint_ch14_up_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_up,
      D => slv_reg2(6),
      Q => \setpoint_ch14_up_reg_n_0_[6]\,
      R => '0'
    );
\setpoint_ch14_up_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_up,
      D => slv_reg2(7),
      Q => \setpoint_ch14_up_reg_n_0_[7]\,
      R => '0'
    );
\setpoint_ch14_up_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_up,
      D => slv_reg2(8),
      Q => \setpoint_ch14_up_reg_n_0_[8]\,
      R => '0'
    );
\setpoint_ch14_up_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch14_up,
      D => slv_reg2(9),
      Q => \setpoint_ch14_up_reg_n_0_[9]\,
      R => '0'
    );
\setpoint_ch15_down[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \setpoint_ch0_down[31]_i_2_n_0\,
      I1 => slv_reg1(0),
      I2 => slv_reg1(3),
      I3 => slv_reg1(4),
      I4 => slv_reg1(2),
      I5 => slv_reg1(1),
      O => setpoint_ch15_down
    );
\setpoint_ch15_down_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_down,
      D => slv_reg2(0),
      Q => \setpoint_ch15_down_reg_n_0_[0]\,
      R => '0'
    );
\setpoint_ch15_down_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_down,
      D => slv_reg2(10),
      Q => \setpoint_ch15_down_reg_n_0_[10]\,
      R => '0'
    );
\setpoint_ch15_down_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_down,
      D => slv_reg2(11),
      Q => \setpoint_ch15_down_reg_n_0_[11]\,
      R => '0'
    );
\setpoint_ch15_down_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_down,
      D => slv_reg2(12),
      Q => \setpoint_ch15_down_reg_n_0_[12]\,
      R => '0'
    );
\setpoint_ch15_down_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_down,
      D => slv_reg2(13),
      Q => \setpoint_ch15_down_reg_n_0_[13]\,
      R => '0'
    );
\setpoint_ch15_down_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_down,
      D => slv_reg2(14),
      Q => \setpoint_ch15_down_reg_n_0_[14]\,
      R => '0'
    );
\setpoint_ch15_down_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_down,
      D => slv_reg2(15),
      Q => \setpoint_ch15_down_reg_n_0_[15]\,
      R => '0'
    );
\setpoint_ch15_down_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_down,
      D => slv_reg2(16),
      Q => \setpoint_ch15_down_reg_n_0_[16]\,
      R => '0'
    );
\setpoint_ch15_down_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_down,
      D => slv_reg2(17),
      Q => \setpoint_ch15_down_reg_n_0_[17]\,
      R => '0'
    );
\setpoint_ch15_down_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_down,
      D => slv_reg2(18),
      Q => \setpoint_ch15_down_reg_n_0_[18]\,
      R => '0'
    );
\setpoint_ch15_down_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_down,
      D => slv_reg2(19),
      Q => \setpoint_ch15_down_reg_n_0_[19]\,
      R => '0'
    );
\setpoint_ch15_down_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_down,
      D => slv_reg2(1),
      Q => \setpoint_ch15_down_reg_n_0_[1]\,
      R => '0'
    );
\setpoint_ch15_down_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_down,
      D => slv_reg2(20),
      Q => \setpoint_ch15_down_reg_n_0_[20]\,
      R => '0'
    );
\setpoint_ch15_down_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_down,
      D => slv_reg2(21),
      Q => \setpoint_ch15_down_reg_n_0_[21]\,
      R => '0'
    );
\setpoint_ch15_down_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_down,
      D => slv_reg2(22),
      Q => \setpoint_ch15_down_reg_n_0_[22]\,
      R => '0'
    );
\setpoint_ch15_down_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_down,
      D => slv_reg2(23),
      Q => \setpoint_ch15_down_reg_n_0_[23]\,
      R => '0'
    );
\setpoint_ch15_down_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_down,
      D => slv_reg2(24),
      Q => \setpoint_ch15_down_reg_n_0_[24]\,
      R => '0'
    );
\setpoint_ch15_down_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_down,
      D => slv_reg2(25),
      Q => \setpoint_ch15_down_reg_n_0_[25]\,
      R => '0'
    );
\setpoint_ch15_down_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_down,
      D => slv_reg2(26),
      Q => \setpoint_ch15_down_reg_n_0_[26]\,
      R => '0'
    );
\setpoint_ch15_down_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_down,
      D => slv_reg2(27),
      Q => \setpoint_ch15_down_reg_n_0_[27]\,
      R => '0'
    );
\setpoint_ch15_down_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_down,
      D => slv_reg2(28),
      Q => \setpoint_ch15_down_reg_n_0_[28]\,
      R => '0'
    );
\setpoint_ch15_down_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_down,
      D => slv_reg2(29),
      Q => \setpoint_ch15_down_reg_n_0_[29]\,
      R => '0'
    );
\setpoint_ch15_down_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_down,
      D => slv_reg2(2),
      Q => \setpoint_ch15_down_reg_n_0_[2]\,
      R => '0'
    );
\setpoint_ch15_down_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_down,
      D => slv_reg2(30),
      Q => \setpoint_ch15_down_reg_n_0_[30]\,
      R => '0'
    );
\setpoint_ch15_down_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_down,
      D => slv_reg2(31),
      Q => \setpoint_ch15_down_reg_n_0_[31]\,
      R => '0'
    );
\setpoint_ch15_down_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_down,
      D => slv_reg2(3),
      Q => \setpoint_ch15_down_reg_n_0_[3]\,
      R => '0'
    );
\setpoint_ch15_down_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_down,
      D => slv_reg2(4),
      Q => \setpoint_ch15_down_reg_n_0_[4]\,
      R => '0'
    );
\setpoint_ch15_down_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_down,
      D => slv_reg2(5),
      Q => \setpoint_ch15_down_reg_n_0_[5]\,
      R => '0'
    );
\setpoint_ch15_down_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_down,
      D => slv_reg2(6),
      Q => \setpoint_ch15_down_reg_n_0_[6]\,
      R => '0'
    );
\setpoint_ch15_down_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_down,
      D => slv_reg2(7),
      Q => \setpoint_ch15_down_reg_n_0_[7]\,
      R => '0'
    );
\setpoint_ch15_down_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_down,
      D => slv_reg2(8),
      Q => \setpoint_ch15_down_reg_n_0_[8]\,
      R => '0'
    );
\setpoint_ch15_down_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_down,
      D => slv_reg2(9),
      Q => \setpoint_ch15_down_reg_n_0_[9]\,
      R => '0'
    );
\setpoint_ch15_up[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \setpoint_ch0_down[31]_i_2_n_0\,
      I1 => slv_reg1(0),
      I2 => slv_reg1(3),
      I3 => slv_reg1(4),
      I4 => slv_reg1(2),
      I5 => slv_reg1(1),
      O => setpoint_ch15_up
    );
\setpoint_ch15_up_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_up,
      D => slv_reg2(0),
      Q => \setpoint_ch15_up_reg_n_0_[0]\,
      R => '0'
    );
\setpoint_ch15_up_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_up,
      D => slv_reg2(10),
      Q => \setpoint_ch15_up_reg_n_0_[10]\,
      R => '0'
    );
\setpoint_ch15_up_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_up,
      D => slv_reg2(11),
      Q => \setpoint_ch15_up_reg_n_0_[11]\,
      R => '0'
    );
\setpoint_ch15_up_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_up,
      D => slv_reg2(12),
      Q => \setpoint_ch15_up_reg_n_0_[12]\,
      R => '0'
    );
\setpoint_ch15_up_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_up,
      D => slv_reg2(13),
      Q => \setpoint_ch15_up_reg_n_0_[13]\,
      R => '0'
    );
\setpoint_ch15_up_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_up,
      D => slv_reg2(14),
      Q => \setpoint_ch15_up_reg_n_0_[14]\,
      R => '0'
    );
\setpoint_ch15_up_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_up,
      D => slv_reg2(15),
      Q => \setpoint_ch15_up_reg_n_0_[15]\,
      R => '0'
    );
\setpoint_ch15_up_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_up,
      D => slv_reg2(16),
      Q => \setpoint_ch15_up_reg_n_0_[16]\,
      R => '0'
    );
\setpoint_ch15_up_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_up,
      D => slv_reg2(17),
      Q => \setpoint_ch15_up_reg_n_0_[17]\,
      R => '0'
    );
\setpoint_ch15_up_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_up,
      D => slv_reg2(18),
      Q => \setpoint_ch15_up_reg_n_0_[18]\,
      R => '0'
    );
\setpoint_ch15_up_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_up,
      D => slv_reg2(19),
      Q => \setpoint_ch15_up_reg_n_0_[19]\,
      R => '0'
    );
\setpoint_ch15_up_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_up,
      D => slv_reg2(1),
      Q => \setpoint_ch15_up_reg_n_0_[1]\,
      R => '0'
    );
\setpoint_ch15_up_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_up,
      D => slv_reg2(20),
      Q => \setpoint_ch15_up_reg_n_0_[20]\,
      R => '0'
    );
\setpoint_ch15_up_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_up,
      D => slv_reg2(21),
      Q => \setpoint_ch15_up_reg_n_0_[21]\,
      R => '0'
    );
\setpoint_ch15_up_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_up,
      D => slv_reg2(22),
      Q => \setpoint_ch15_up_reg_n_0_[22]\,
      R => '0'
    );
\setpoint_ch15_up_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_up,
      D => slv_reg2(23),
      Q => \setpoint_ch15_up_reg_n_0_[23]\,
      R => '0'
    );
\setpoint_ch15_up_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_up,
      D => slv_reg2(24),
      Q => \setpoint_ch15_up_reg_n_0_[24]\,
      R => '0'
    );
\setpoint_ch15_up_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_up,
      D => slv_reg2(25),
      Q => \setpoint_ch15_up_reg_n_0_[25]\,
      R => '0'
    );
\setpoint_ch15_up_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_up,
      D => slv_reg2(26),
      Q => \setpoint_ch15_up_reg_n_0_[26]\,
      R => '0'
    );
\setpoint_ch15_up_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_up,
      D => slv_reg2(27),
      Q => \setpoint_ch15_up_reg_n_0_[27]\,
      R => '0'
    );
\setpoint_ch15_up_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_up,
      D => slv_reg2(28),
      Q => \setpoint_ch15_up_reg_n_0_[28]\,
      R => '0'
    );
\setpoint_ch15_up_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_up,
      D => slv_reg2(29),
      Q => \setpoint_ch15_up_reg_n_0_[29]\,
      R => '0'
    );
\setpoint_ch15_up_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_up,
      D => slv_reg2(2),
      Q => \setpoint_ch15_up_reg_n_0_[2]\,
      R => '0'
    );
\setpoint_ch15_up_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_up,
      D => slv_reg2(30),
      Q => \setpoint_ch15_up_reg_n_0_[30]\,
      R => '0'
    );
\setpoint_ch15_up_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_up,
      D => slv_reg2(31),
      Q => \setpoint_ch15_up_reg_n_0_[31]\,
      R => '0'
    );
\setpoint_ch15_up_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_up,
      D => slv_reg2(3),
      Q => \setpoint_ch15_up_reg_n_0_[3]\,
      R => '0'
    );
\setpoint_ch15_up_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_up,
      D => slv_reg2(4),
      Q => \setpoint_ch15_up_reg_n_0_[4]\,
      R => '0'
    );
\setpoint_ch15_up_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_up,
      D => slv_reg2(5),
      Q => \setpoint_ch15_up_reg_n_0_[5]\,
      R => '0'
    );
\setpoint_ch15_up_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_up,
      D => slv_reg2(6),
      Q => \setpoint_ch15_up_reg_n_0_[6]\,
      R => '0'
    );
\setpoint_ch15_up_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_up,
      D => slv_reg2(7),
      Q => \setpoint_ch15_up_reg_n_0_[7]\,
      R => '0'
    );
\setpoint_ch15_up_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_up,
      D => slv_reg2(8),
      Q => \setpoint_ch15_up_reg_n_0_[8]\,
      R => '0'
    );
\setpoint_ch15_up_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch15_up,
      D => slv_reg2(9),
      Q => \setpoint_ch15_up_reg_n_0_[9]\,
      R => '0'
    );
\setpoint_ch1_down[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \setpoint_ch0_down[31]_i_2_n_0\,
      I1 => slv_reg1(0),
      I2 => slv_reg1(3),
      I3 => slv_reg1(4),
      I4 => slv_reg1(2),
      I5 => slv_reg1(1),
      O => setpoint_ch1_down
    );
\setpoint_ch1_down_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_down,
      D => slv_reg2(0),
      Q => \setpoint_ch1_down_reg_n_0_[0]\,
      R => '0'
    );
\setpoint_ch1_down_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_down,
      D => slv_reg2(10),
      Q => \setpoint_ch1_down_reg_n_0_[10]\,
      R => '0'
    );
\setpoint_ch1_down_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_down,
      D => slv_reg2(11),
      Q => \setpoint_ch1_down_reg_n_0_[11]\,
      R => '0'
    );
\setpoint_ch1_down_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_down,
      D => slv_reg2(12),
      Q => \setpoint_ch1_down_reg_n_0_[12]\,
      R => '0'
    );
\setpoint_ch1_down_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_down,
      D => slv_reg2(13),
      Q => \setpoint_ch1_down_reg_n_0_[13]\,
      R => '0'
    );
\setpoint_ch1_down_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_down,
      D => slv_reg2(14),
      Q => \setpoint_ch1_down_reg_n_0_[14]\,
      R => '0'
    );
\setpoint_ch1_down_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_down,
      D => slv_reg2(15),
      Q => \setpoint_ch1_down_reg_n_0_[15]\,
      R => '0'
    );
\setpoint_ch1_down_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_down,
      D => slv_reg2(16),
      Q => \setpoint_ch1_down_reg_n_0_[16]\,
      R => '0'
    );
\setpoint_ch1_down_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_down,
      D => slv_reg2(17),
      Q => \setpoint_ch1_down_reg_n_0_[17]\,
      R => '0'
    );
\setpoint_ch1_down_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_down,
      D => slv_reg2(18),
      Q => \setpoint_ch1_down_reg_n_0_[18]\,
      R => '0'
    );
\setpoint_ch1_down_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_down,
      D => slv_reg2(19),
      Q => \setpoint_ch1_down_reg_n_0_[19]\,
      R => '0'
    );
\setpoint_ch1_down_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_down,
      D => slv_reg2(1),
      Q => \setpoint_ch1_down_reg_n_0_[1]\,
      R => '0'
    );
\setpoint_ch1_down_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_down,
      D => slv_reg2(20),
      Q => \setpoint_ch1_down_reg_n_0_[20]\,
      R => '0'
    );
\setpoint_ch1_down_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_down,
      D => slv_reg2(21),
      Q => \setpoint_ch1_down_reg_n_0_[21]\,
      R => '0'
    );
\setpoint_ch1_down_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_down,
      D => slv_reg2(22),
      Q => \setpoint_ch1_down_reg_n_0_[22]\,
      R => '0'
    );
\setpoint_ch1_down_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_down,
      D => slv_reg2(23),
      Q => \setpoint_ch1_down_reg_n_0_[23]\,
      R => '0'
    );
\setpoint_ch1_down_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_down,
      D => slv_reg2(24),
      Q => \setpoint_ch1_down_reg_n_0_[24]\,
      R => '0'
    );
\setpoint_ch1_down_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_down,
      D => slv_reg2(25),
      Q => \setpoint_ch1_down_reg_n_0_[25]\,
      R => '0'
    );
\setpoint_ch1_down_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_down,
      D => slv_reg2(26),
      Q => \setpoint_ch1_down_reg_n_0_[26]\,
      R => '0'
    );
\setpoint_ch1_down_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_down,
      D => slv_reg2(27),
      Q => \setpoint_ch1_down_reg_n_0_[27]\,
      R => '0'
    );
\setpoint_ch1_down_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_down,
      D => slv_reg2(28),
      Q => \setpoint_ch1_down_reg_n_0_[28]\,
      R => '0'
    );
\setpoint_ch1_down_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_down,
      D => slv_reg2(29),
      Q => \setpoint_ch1_down_reg_n_0_[29]\,
      R => '0'
    );
\setpoint_ch1_down_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_down,
      D => slv_reg2(2),
      Q => \setpoint_ch1_down_reg_n_0_[2]\,
      R => '0'
    );
\setpoint_ch1_down_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_down,
      D => slv_reg2(30),
      Q => \setpoint_ch1_down_reg_n_0_[30]\,
      R => '0'
    );
\setpoint_ch1_down_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_down,
      D => slv_reg2(31),
      Q => \setpoint_ch1_down_reg_n_0_[31]\,
      R => '0'
    );
\setpoint_ch1_down_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_down,
      D => slv_reg2(3),
      Q => \setpoint_ch1_down_reg_n_0_[3]\,
      R => '0'
    );
\setpoint_ch1_down_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_down,
      D => slv_reg2(4),
      Q => \setpoint_ch1_down_reg_n_0_[4]\,
      R => '0'
    );
\setpoint_ch1_down_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_down,
      D => slv_reg2(5),
      Q => \setpoint_ch1_down_reg_n_0_[5]\,
      R => '0'
    );
\setpoint_ch1_down_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_down,
      D => slv_reg2(6),
      Q => \setpoint_ch1_down_reg_n_0_[6]\,
      R => '0'
    );
\setpoint_ch1_down_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_down,
      D => slv_reg2(7),
      Q => \setpoint_ch1_down_reg_n_0_[7]\,
      R => '0'
    );
\setpoint_ch1_down_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_down,
      D => slv_reg2(8),
      Q => \setpoint_ch1_down_reg_n_0_[8]\,
      R => '0'
    );
\setpoint_ch1_down_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_down,
      D => slv_reg2(9),
      Q => \setpoint_ch1_down_reg_n_0_[9]\,
      R => '0'
    );
\setpoint_ch1_up[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \setpoint_ch0_down[31]_i_2_n_0\,
      I1 => slv_reg1(0),
      I2 => slv_reg1(4),
      I3 => slv_reg1(3),
      I4 => slv_reg1(2),
      I5 => slv_reg1(1),
      O => setpoint_ch1_up
    );
\setpoint_ch1_up_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_up,
      D => slv_reg2(0),
      Q => \setpoint_ch1_up_reg_n_0_[0]\,
      R => '0'
    );
\setpoint_ch1_up_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_up,
      D => slv_reg2(10),
      Q => \setpoint_ch1_up_reg_n_0_[10]\,
      R => '0'
    );
\setpoint_ch1_up_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_up,
      D => slv_reg2(11),
      Q => \setpoint_ch1_up_reg_n_0_[11]\,
      R => '0'
    );
\setpoint_ch1_up_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_up,
      D => slv_reg2(12),
      Q => \setpoint_ch1_up_reg_n_0_[12]\,
      R => '0'
    );
\setpoint_ch1_up_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_up,
      D => slv_reg2(13),
      Q => \setpoint_ch1_up_reg_n_0_[13]\,
      R => '0'
    );
\setpoint_ch1_up_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_up,
      D => slv_reg2(14),
      Q => \setpoint_ch1_up_reg_n_0_[14]\,
      R => '0'
    );
\setpoint_ch1_up_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_up,
      D => slv_reg2(15),
      Q => \setpoint_ch1_up_reg_n_0_[15]\,
      R => '0'
    );
\setpoint_ch1_up_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_up,
      D => slv_reg2(16),
      Q => \setpoint_ch1_up_reg_n_0_[16]\,
      R => '0'
    );
\setpoint_ch1_up_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_up,
      D => slv_reg2(17),
      Q => \setpoint_ch1_up_reg_n_0_[17]\,
      R => '0'
    );
\setpoint_ch1_up_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_up,
      D => slv_reg2(18),
      Q => \setpoint_ch1_up_reg_n_0_[18]\,
      R => '0'
    );
\setpoint_ch1_up_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_up,
      D => slv_reg2(19),
      Q => \setpoint_ch1_up_reg_n_0_[19]\,
      R => '0'
    );
\setpoint_ch1_up_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_up,
      D => slv_reg2(1),
      Q => \setpoint_ch1_up_reg_n_0_[1]\,
      R => '0'
    );
\setpoint_ch1_up_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_up,
      D => slv_reg2(20),
      Q => \setpoint_ch1_up_reg_n_0_[20]\,
      R => '0'
    );
\setpoint_ch1_up_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_up,
      D => slv_reg2(21),
      Q => \setpoint_ch1_up_reg_n_0_[21]\,
      R => '0'
    );
\setpoint_ch1_up_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_up,
      D => slv_reg2(22),
      Q => \setpoint_ch1_up_reg_n_0_[22]\,
      R => '0'
    );
\setpoint_ch1_up_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_up,
      D => slv_reg2(23),
      Q => \setpoint_ch1_up_reg_n_0_[23]\,
      R => '0'
    );
\setpoint_ch1_up_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_up,
      D => slv_reg2(24),
      Q => \setpoint_ch1_up_reg_n_0_[24]\,
      R => '0'
    );
\setpoint_ch1_up_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_up,
      D => slv_reg2(25),
      Q => \setpoint_ch1_up_reg_n_0_[25]\,
      R => '0'
    );
\setpoint_ch1_up_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_up,
      D => slv_reg2(26),
      Q => \setpoint_ch1_up_reg_n_0_[26]\,
      R => '0'
    );
\setpoint_ch1_up_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_up,
      D => slv_reg2(27),
      Q => \setpoint_ch1_up_reg_n_0_[27]\,
      R => '0'
    );
\setpoint_ch1_up_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_up,
      D => slv_reg2(28),
      Q => \setpoint_ch1_up_reg_n_0_[28]\,
      R => '0'
    );
\setpoint_ch1_up_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_up,
      D => slv_reg2(29),
      Q => \setpoint_ch1_up_reg_n_0_[29]\,
      R => '0'
    );
\setpoint_ch1_up_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_up,
      D => slv_reg2(2),
      Q => \setpoint_ch1_up_reg_n_0_[2]\,
      R => '0'
    );
\setpoint_ch1_up_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_up,
      D => slv_reg2(30),
      Q => \setpoint_ch1_up_reg_n_0_[30]\,
      R => '0'
    );
\setpoint_ch1_up_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_up,
      D => slv_reg2(31),
      Q => \setpoint_ch1_up_reg_n_0_[31]\,
      R => '0'
    );
\setpoint_ch1_up_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_up,
      D => slv_reg2(3),
      Q => \setpoint_ch1_up_reg_n_0_[3]\,
      R => '0'
    );
\setpoint_ch1_up_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_up,
      D => slv_reg2(4),
      Q => \setpoint_ch1_up_reg_n_0_[4]\,
      R => '0'
    );
\setpoint_ch1_up_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_up,
      D => slv_reg2(5),
      Q => \setpoint_ch1_up_reg_n_0_[5]\,
      R => '0'
    );
\setpoint_ch1_up_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_up,
      D => slv_reg2(6),
      Q => \setpoint_ch1_up_reg_n_0_[6]\,
      R => '0'
    );
\setpoint_ch1_up_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_up,
      D => slv_reg2(7),
      Q => \setpoint_ch1_up_reg_n_0_[7]\,
      R => '0'
    );
\setpoint_ch1_up_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_up,
      D => slv_reg2(8),
      Q => \setpoint_ch1_up_reg_n_0_[8]\,
      R => '0'
    );
\setpoint_ch1_up_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch1_up,
      D => slv_reg2(9),
      Q => \setpoint_ch1_up_reg_n_0_[9]\,
      R => '0'
    );
\setpoint_ch2_down[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \setpoint_ch0_down[31]_i_2_n_0\,
      I1 => slv_reg1(0),
      I2 => slv_reg1(3),
      I3 => slv_reg1(4),
      I4 => slv_reg1(2),
      I5 => slv_reg1(1),
      O => setpoint_ch2_down
    );
\setpoint_ch2_down_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_down,
      D => slv_reg2(0),
      Q => \setpoint_ch2_down_reg_n_0_[0]\,
      R => '0'
    );
\setpoint_ch2_down_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_down,
      D => slv_reg2(10),
      Q => \setpoint_ch2_down_reg_n_0_[10]\,
      R => '0'
    );
\setpoint_ch2_down_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_down,
      D => slv_reg2(11),
      Q => \setpoint_ch2_down_reg_n_0_[11]\,
      R => '0'
    );
\setpoint_ch2_down_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_down,
      D => slv_reg2(12),
      Q => \setpoint_ch2_down_reg_n_0_[12]\,
      R => '0'
    );
\setpoint_ch2_down_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_down,
      D => slv_reg2(13),
      Q => \setpoint_ch2_down_reg_n_0_[13]\,
      R => '0'
    );
\setpoint_ch2_down_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_down,
      D => slv_reg2(14),
      Q => \setpoint_ch2_down_reg_n_0_[14]\,
      R => '0'
    );
\setpoint_ch2_down_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_down,
      D => slv_reg2(15),
      Q => \setpoint_ch2_down_reg_n_0_[15]\,
      R => '0'
    );
\setpoint_ch2_down_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_down,
      D => slv_reg2(16),
      Q => \setpoint_ch2_down_reg_n_0_[16]\,
      R => '0'
    );
\setpoint_ch2_down_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_down,
      D => slv_reg2(17),
      Q => \setpoint_ch2_down_reg_n_0_[17]\,
      R => '0'
    );
\setpoint_ch2_down_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_down,
      D => slv_reg2(18),
      Q => \setpoint_ch2_down_reg_n_0_[18]\,
      R => '0'
    );
\setpoint_ch2_down_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_down,
      D => slv_reg2(19),
      Q => \setpoint_ch2_down_reg_n_0_[19]\,
      R => '0'
    );
\setpoint_ch2_down_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_down,
      D => slv_reg2(1),
      Q => \setpoint_ch2_down_reg_n_0_[1]\,
      R => '0'
    );
\setpoint_ch2_down_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_down,
      D => slv_reg2(20),
      Q => \setpoint_ch2_down_reg_n_0_[20]\,
      R => '0'
    );
\setpoint_ch2_down_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_down,
      D => slv_reg2(21),
      Q => \setpoint_ch2_down_reg_n_0_[21]\,
      R => '0'
    );
\setpoint_ch2_down_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_down,
      D => slv_reg2(22),
      Q => \setpoint_ch2_down_reg_n_0_[22]\,
      R => '0'
    );
\setpoint_ch2_down_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_down,
      D => slv_reg2(23),
      Q => \setpoint_ch2_down_reg_n_0_[23]\,
      R => '0'
    );
\setpoint_ch2_down_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_down,
      D => slv_reg2(24),
      Q => \setpoint_ch2_down_reg_n_0_[24]\,
      R => '0'
    );
\setpoint_ch2_down_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_down,
      D => slv_reg2(25),
      Q => \setpoint_ch2_down_reg_n_0_[25]\,
      R => '0'
    );
\setpoint_ch2_down_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_down,
      D => slv_reg2(26),
      Q => \setpoint_ch2_down_reg_n_0_[26]\,
      R => '0'
    );
\setpoint_ch2_down_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_down,
      D => slv_reg2(27),
      Q => \setpoint_ch2_down_reg_n_0_[27]\,
      R => '0'
    );
\setpoint_ch2_down_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_down,
      D => slv_reg2(28),
      Q => \setpoint_ch2_down_reg_n_0_[28]\,
      R => '0'
    );
\setpoint_ch2_down_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_down,
      D => slv_reg2(29),
      Q => \setpoint_ch2_down_reg_n_0_[29]\,
      R => '0'
    );
\setpoint_ch2_down_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_down,
      D => slv_reg2(2),
      Q => \setpoint_ch2_down_reg_n_0_[2]\,
      R => '0'
    );
\setpoint_ch2_down_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_down,
      D => slv_reg2(30),
      Q => \setpoint_ch2_down_reg_n_0_[30]\,
      R => '0'
    );
\setpoint_ch2_down_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_down,
      D => slv_reg2(31),
      Q => \setpoint_ch2_down_reg_n_0_[31]\,
      R => '0'
    );
\setpoint_ch2_down_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_down,
      D => slv_reg2(3),
      Q => \setpoint_ch2_down_reg_n_0_[3]\,
      R => '0'
    );
\setpoint_ch2_down_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_down,
      D => slv_reg2(4),
      Q => \setpoint_ch2_down_reg_n_0_[4]\,
      R => '0'
    );
\setpoint_ch2_down_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_down,
      D => slv_reg2(5),
      Q => \setpoint_ch2_down_reg_n_0_[5]\,
      R => '0'
    );
\setpoint_ch2_down_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_down,
      D => slv_reg2(6),
      Q => \setpoint_ch2_down_reg_n_0_[6]\,
      R => '0'
    );
\setpoint_ch2_down_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_down,
      D => slv_reg2(7),
      Q => \setpoint_ch2_down_reg_n_0_[7]\,
      R => '0'
    );
\setpoint_ch2_down_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_down,
      D => slv_reg2(8),
      Q => \setpoint_ch2_down_reg_n_0_[8]\,
      R => '0'
    );
\setpoint_ch2_down_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_down,
      D => slv_reg2(9),
      Q => \setpoint_ch2_down_reg_n_0_[9]\,
      R => '0'
    );
\setpoint_ch2_up[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \setpoint_ch0_down[31]_i_2_n_0\,
      I1 => slv_reg1(0),
      I2 => slv_reg1(4),
      I3 => slv_reg1(3),
      I4 => slv_reg1(2),
      I5 => slv_reg1(1),
      O => setpoint_ch2_up
    );
\setpoint_ch2_up_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_up,
      D => slv_reg2(0),
      Q => \setpoint_ch2_up_reg_n_0_[0]\,
      R => '0'
    );
\setpoint_ch2_up_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_up,
      D => slv_reg2(10),
      Q => \setpoint_ch2_up_reg_n_0_[10]\,
      R => '0'
    );
\setpoint_ch2_up_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_up,
      D => slv_reg2(11),
      Q => \setpoint_ch2_up_reg_n_0_[11]\,
      R => '0'
    );
\setpoint_ch2_up_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_up,
      D => slv_reg2(12),
      Q => \setpoint_ch2_up_reg_n_0_[12]\,
      R => '0'
    );
\setpoint_ch2_up_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_up,
      D => slv_reg2(13),
      Q => \setpoint_ch2_up_reg_n_0_[13]\,
      R => '0'
    );
\setpoint_ch2_up_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_up,
      D => slv_reg2(14),
      Q => \setpoint_ch2_up_reg_n_0_[14]\,
      R => '0'
    );
\setpoint_ch2_up_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_up,
      D => slv_reg2(15),
      Q => \setpoint_ch2_up_reg_n_0_[15]\,
      R => '0'
    );
\setpoint_ch2_up_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_up,
      D => slv_reg2(16),
      Q => \setpoint_ch2_up_reg_n_0_[16]\,
      R => '0'
    );
\setpoint_ch2_up_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_up,
      D => slv_reg2(17),
      Q => \setpoint_ch2_up_reg_n_0_[17]\,
      R => '0'
    );
\setpoint_ch2_up_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_up,
      D => slv_reg2(18),
      Q => \setpoint_ch2_up_reg_n_0_[18]\,
      R => '0'
    );
\setpoint_ch2_up_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_up,
      D => slv_reg2(19),
      Q => \setpoint_ch2_up_reg_n_0_[19]\,
      R => '0'
    );
\setpoint_ch2_up_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_up,
      D => slv_reg2(1),
      Q => \setpoint_ch2_up_reg_n_0_[1]\,
      R => '0'
    );
\setpoint_ch2_up_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_up,
      D => slv_reg2(20),
      Q => \setpoint_ch2_up_reg_n_0_[20]\,
      R => '0'
    );
\setpoint_ch2_up_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_up,
      D => slv_reg2(21),
      Q => \setpoint_ch2_up_reg_n_0_[21]\,
      R => '0'
    );
\setpoint_ch2_up_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_up,
      D => slv_reg2(22),
      Q => \setpoint_ch2_up_reg_n_0_[22]\,
      R => '0'
    );
\setpoint_ch2_up_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_up,
      D => slv_reg2(23),
      Q => \setpoint_ch2_up_reg_n_0_[23]\,
      R => '0'
    );
\setpoint_ch2_up_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_up,
      D => slv_reg2(24),
      Q => \setpoint_ch2_up_reg_n_0_[24]\,
      R => '0'
    );
\setpoint_ch2_up_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_up,
      D => slv_reg2(25),
      Q => \setpoint_ch2_up_reg_n_0_[25]\,
      R => '0'
    );
\setpoint_ch2_up_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_up,
      D => slv_reg2(26),
      Q => \setpoint_ch2_up_reg_n_0_[26]\,
      R => '0'
    );
\setpoint_ch2_up_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_up,
      D => slv_reg2(27),
      Q => \setpoint_ch2_up_reg_n_0_[27]\,
      R => '0'
    );
\setpoint_ch2_up_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_up,
      D => slv_reg2(28),
      Q => \setpoint_ch2_up_reg_n_0_[28]\,
      R => '0'
    );
\setpoint_ch2_up_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_up,
      D => slv_reg2(29),
      Q => \setpoint_ch2_up_reg_n_0_[29]\,
      R => '0'
    );
\setpoint_ch2_up_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_up,
      D => slv_reg2(2),
      Q => \setpoint_ch2_up_reg_n_0_[2]\,
      R => '0'
    );
\setpoint_ch2_up_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_up,
      D => slv_reg2(30),
      Q => \setpoint_ch2_up_reg_n_0_[30]\,
      R => '0'
    );
\setpoint_ch2_up_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_up,
      D => slv_reg2(31),
      Q => \setpoint_ch2_up_reg_n_0_[31]\,
      R => '0'
    );
\setpoint_ch2_up_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_up,
      D => slv_reg2(3),
      Q => \setpoint_ch2_up_reg_n_0_[3]\,
      R => '0'
    );
\setpoint_ch2_up_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_up,
      D => slv_reg2(4),
      Q => \setpoint_ch2_up_reg_n_0_[4]\,
      R => '0'
    );
\setpoint_ch2_up_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_up,
      D => slv_reg2(5),
      Q => \setpoint_ch2_up_reg_n_0_[5]\,
      R => '0'
    );
\setpoint_ch2_up_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_up,
      D => slv_reg2(6),
      Q => \setpoint_ch2_up_reg_n_0_[6]\,
      R => '0'
    );
\setpoint_ch2_up_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_up,
      D => slv_reg2(7),
      Q => \setpoint_ch2_up_reg_n_0_[7]\,
      R => '0'
    );
\setpoint_ch2_up_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_up,
      D => slv_reg2(8),
      Q => \setpoint_ch2_up_reg_n_0_[8]\,
      R => '0'
    );
\setpoint_ch2_up_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch2_up,
      D => slv_reg2(9),
      Q => \setpoint_ch2_up_reg_n_0_[9]\,
      R => '0'
    );
\setpoint_ch3_down[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \setpoint_ch0_down[31]_i_2_n_0\,
      I1 => slv_reg1(0),
      I2 => slv_reg1(3),
      I3 => slv_reg1(4),
      I4 => slv_reg1(2),
      I5 => slv_reg1(1),
      O => setpoint_ch3_down
    );
\setpoint_ch3_down_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_down,
      D => slv_reg2(0),
      Q => \setpoint_ch3_down_reg_n_0_[0]\,
      R => '0'
    );
\setpoint_ch3_down_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_down,
      D => slv_reg2(10),
      Q => \setpoint_ch3_down_reg_n_0_[10]\,
      R => '0'
    );
\setpoint_ch3_down_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_down,
      D => slv_reg2(11),
      Q => \setpoint_ch3_down_reg_n_0_[11]\,
      R => '0'
    );
\setpoint_ch3_down_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_down,
      D => slv_reg2(12),
      Q => \setpoint_ch3_down_reg_n_0_[12]\,
      R => '0'
    );
\setpoint_ch3_down_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_down,
      D => slv_reg2(13),
      Q => \setpoint_ch3_down_reg_n_0_[13]\,
      R => '0'
    );
\setpoint_ch3_down_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_down,
      D => slv_reg2(14),
      Q => \setpoint_ch3_down_reg_n_0_[14]\,
      R => '0'
    );
\setpoint_ch3_down_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_down,
      D => slv_reg2(15),
      Q => \setpoint_ch3_down_reg_n_0_[15]\,
      R => '0'
    );
\setpoint_ch3_down_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_down,
      D => slv_reg2(16),
      Q => \setpoint_ch3_down_reg_n_0_[16]\,
      R => '0'
    );
\setpoint_ch3_down_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_down,
      D => slv_reg2(17),
      Q => \setpoint_ch3_down_reg_n_0_[17]\,
      R => '0'
    );
\setpoint_ch3_down_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_down,
      D => slv_reg2(18),
      Q => \setpoint_ch3_down_reg_n_0_[18]\,
      R => '0'
    );
\setpoint_ch3_down_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_down,
      D => slv_reg2(19),
      Q => \setpoint_ch3_down_reg_n_0_[19]\,
      R => '0'
    );
\setpoint_ch3_down_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_down,
      D => slv_reg2(1),
      Q => \setpoint_ch3_down_reg_n_0_[1]\,
      R => '0'
    );
\setpoint_ch3_down_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_down,
      D => slv_reg2(20),
      Q => \setpoint_ch3_down_reg_n_0_[20]\,
      R => '0'
    );
\setpoint_ch3_down_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_down,
      D => slv_reg2(21),
      Q => \setpoint_ch3_down_reg_n_0_[21]\,
      R => '0'
    );
\setpoint_ch3_down_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_down,
      D => slv_reg2(22),
      Q => \setpoint_ch3_down_reg_n_0_[22]\,
      R => '0'
    );
\setpoint_ch3_down_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_down,
      D => slv_reg2(23),
      Q => \setpoint_ch3_down_reg_n_0_[23]\,
      R => '0'
    );
\setpoint_ch3_down_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_down,
      D => slv_reg2(24),
      Q => \setpoint_ch3_down_reg_n_0_[24]\,
      R => '0'
    );
\setpoint_ch3_down_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_down,
      D => slv_reg2(25),
      Q => \setpoint_ch3_down_reg_n_0_[25]\,
      R => '0'
    );
\setpoint_ch3_down_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_down,
      D => slv_reg2(26),
      Q => \setpoint_ch3_down_reg_n_0_[26]\,
      R => '0'
    );
\setpoint_ch3_down_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_down,
      D => slv_reg2(27),
      Q => \setpoint_ch3_down_reg_n_0_[27]\,
      R => '0'
    );
\setpoint_ch3_down_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_down,
      D => slv_reg2(28),
      Q => \setpoint_ch3_down_reg_n_0_[28]\,
      R => '0'
    );
\setpoint_ch3_down_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_down,
      D => slv_reg2(29),
      Q => \setpoint_ch3_down_reg_n_0_[29]\,
      R => '0'
    );
\setpoint_ch3_down_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_down,
      D => slv_reg2(2),
      Q => \setpoint_ch3_down_reg_n_0_[2]\,
      R => '0'
    );
\setpoint_ch3_down_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_down,
      D => slv_reg2(30),
      Q => \setpoint_ch3_down_reg_n_0_[30]\,
      R => '0'
    );
\setpoint_ch3_down_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_down,
      D => slv_reg2(31),
      Q => \setpoint_ch3_down_reg_n_0_[31]\,
      R => '0'
    );
\setpoint_ch3_down_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_down,
      D => slv_reg2(3),
      Q => \setpoint_ch3_down_reg_n_0_[3]\,
      R => '0'
    );
\setpoint_ch3_down_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_down,
      D => slv_reg2(4),
      Q => \setpoint_ch3_down_reg_n_0_[4]\,
      R => '0'
    );
\setpoint_ch3_down_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_down,
      D => slv_reg2(5),
      Q => \setpoint_ch3_down_reg_n_0_[5]\,
      R => '0'
    );
\setpoint_ch3_down_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_down,
      D => slv_reg2(6),
      Q => \setpoint_ch3_down_reg_n_0_[6]\,
      R => '0'
    );
\setpoint_ch3_down_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_down,
      D => slv_reg2(7),
      Q => \setpoint_ch3_down_reg_n_0_[7]\,
      R => '0'
    );
\setpoint_ch3_down_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_down,
      D => slv_reg2(8),
      Q => \setpoint_ch3_down_reg_n_0_[8]\,
      R => '0'
    );
\setpoint_ch3_down_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_down,
      D => slv_reg2(9),
      Q => \setpoint_ch3_down_reg_n_0_[9]\,
      R => '0'
    );
\setpoint_ch3_up[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \setpoint_ch0_down[31]_i_2_n_0\,
      I1 => slv_reg1(0),
      I2 => slv_reg1(4),
      I3 => slv_reg1(3),
      I4 => slv_reg1(2),
      I5 => slv_reg1(1),
      O => setpoint_ch3_up
    );
\setpoint_ch3_up_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_up,
      D => slv_reg2(0),
      Q => \setpoint_ch3_up_reg_n_0_[0]\,
      R => '0'
    );
\setpoint_ch3_up_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_up,
      D => slv_reg2(10),
      Q => \setpoint_ch3_up_reg_n_0_[10]\,
      R => '0'
    );
\setpoint_ch3_up_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_up,
      D => slv_reg2(11),
      Q => \setpoint_ch3_up_reg_n_0_[11]\,
      R => '0'
    );
\setpoint_ch3_up_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_up,
      D => slv_reg2(12),
      Q => \setpoint_ch3_up_reg_n_0_[12]\,
      R => '0'
    );
\setpoint_ch3_up_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_up,
      D => slv_reg2(13),
      Q => \setpoint_ch3_up_reg_n_0_[13]\,
      R => '0'
    );
\setpoint_ch3_up_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_up,
      D => slv_reg2(14),
      Q => \setpoint_ch3_up_reg_n_0_[14]\,
      R => '0'
    );
\setpoint_ch3_up_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_up,
      D => slv_reg2(15),
      Q => \setpoint_ch3_up_reg_n_0_[15]\,
      R => '0'
    );
\setpoint_ch3_up_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_up,
      D => slv_reg2(16),
      Q => \setpoint_ch3_up_reg_n_0_[16]\,
      R => '0'
    );
\setpoint_ch3_up_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_up,
      D => slv_reg2(17),
      Q => \setpoint_ch3_up_reg_n_0_[17]\,
      R => '0'
    );
\setpoint_ch3_up_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_up,
      D => slv_reg2(18),
      Q => \setpoint_ch3_up_reg_n_0_[18]\,
      R => '0'
    );
\setpoint_ch3_up_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_up,
      D => slv_reg2(19),
      Q => \setpoint_ch3_up_reg_n_0_[19]\,
      R => '0'
    );
\setpoint_ch3_up_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_up,
      D => slv_reg2(1),
      Q => \setpoint_ch3_up_reg_n_0_[1]\,
      R => '0'
    );
\setpoint_ch3_up_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_up,
      D => slv_reg2(20),
      Q => \setpoint_ch3_up_reg_n_0_[20]\,
      R => '0'
    );
\setpoint_ch3_up_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_up,
      D => slv_reg2(21),
      Q => \setpoint_ch3_up_reg_n_0_[21]\,
      R => '0'
    );
\setpoint_ch3_up_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_up,
      D => slv_reg2(22),
      Q => \setpoint_ch3_up_reg_n_0_[22]\,
      R => '0'
    );
\setpoint_ch3_up_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_up,
      D => slv_reg2(23),
      Q => \setpoint_ch3_up_reg_n_0_[23]\,
      R => '0'
    );
\setpoint_ch3_up_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_up,
      D => slv_reg2(24),
      Q => \setpoint_ch3_up_reg_n_0_[24]\,
      R => '0'
    );
\setpoint_ch3_up_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_up,
      D => slv_reg2(25),
      Q => \setpoint_ch3_up_reg_n_0_[25]\,
      R => '0'
    );
\setpoint_ch3_up_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_up,
      D => slv_reg2(26),
      Q => \setpoint_ch3_up_reg_n_0_[26]\,
      R => '0'
    );
\setpoint_ch3_up_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_up,
      D => slv_reg2(27),
      Q => \setpoint_ch3_up_reg_n_0_[27]\,
      R => '0'
    );
\setpoint_ch3_up_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_up,
      D => slv_reg2(28),
      Q => \setpoint_ch3_up_reg_n_0_[28]\,
      R => '0'
    );
\setpoint_ch3_up_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_up,
      D => slv_reg2(29),
      Q => \setpoint_ch3_up_reg_n_0_[29]\,
      R => '0'
    );
\setpoint_ch3_up_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_up,
      D => slv_reg2(2),
      Q => \setpoint_ch3_up_reg_n_0_[2]\,
      R => '0'
    );
\setpoint_ch3_up_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_up,
      D => slv_reg2(30),
      Q => \setpoint_ch3_up_reg_n_0_[30]\,
      R => '0'
    );
\setpoint_ch3_up_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_up,
      D => slv_reg2(31),
      Q => \setpoint_ch3_up_reg_n_0_[31]\,
      R => '0'
    );
\setpoint_ch3_up_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_up,
      D => slv_reg2(3),
      Q => \setpoint_ch3_up_reg_n_0_[3]\,
      R => '0'
    );
\setpoint_ch3_up_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_up,
      D => slv_reg2(4),
      Q => \setpoint_ch3_up_reg_n_0_[4]\,
      R => '0'
    );
\setpoint_ch3_up_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_up,
      D => slv_reg2(5),
      Q => \setpoint_ch3_up_reg_n_0_[5]\,
      R => '0'
    );
\setpoint_ch3_up_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_up,
      D => slv_reg2(6),
      Q => \setpoint_ch3_up_reg_n_0_[6]\,
      R => '0'
    );
\setpoint_ch3_up_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_up,
      D => slv_reg2(7),
      Q => \setpoint_ch3_up_reg_n_0_[7]\,
      R => '0'
    );
\setpoint_ch3_up_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_up,
      D => slv_reg2(8),
      Q => \setpoint_ch3_up_reg_n_0_[8]\,
      R => '0'
    );
\setpoint_ch3_up_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch3_up,
      D => slv_reg2(9),
      Q => \setpoint_ch3_up_reg_n_0_[9]\,
      R => '0'
    );
\setpoint_ch4_down[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \setpoint_ch0_down[31]_i_2_n_0\,
      I1 => slv_reg1(0),
      I2 => slv_reg1(3),
      I3 => slv_reg1(4),
      I4 => slv_reg1(1),
      I5 => slv_reg1(2),
      O => setpoint_ch4_down
    );
\setpoint_ch4_down_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_down,
      D => slv_reg2(0),
      Q => \setpoint_ch4_down_reg_n_0_[0]\,
      R => '0'
    );
\setpoint_ch4_down_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_down,
      D => slv_reg2(10),
      Q => \setpoint_ch4_down_reg_n_0_[10]\,
      R => '0'
    );
\setpoint_ch4_down_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_down,
      D => slv_reg2(11),
      Q => \setpoint_ch4_down_reg_n_0_[11]\,
      R => '0'
    );
\setpoint_ch4_down_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_down,
      D => slv_reg2(12),
      Q => \setpoint_ch4_down_reg_n_0_[12]\,
      R => '0'
    );
\setpoint_ch4_down_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_down,
      D => slv_reg2(13),
      Q => \setpoint_ch4_down_reg_n_0_[13]\,
      R => '0'
    );
\setpoint_ch4_down_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_down,
      D => slv_reg2(14),
      Q => \setpoint_ch4_down_reg_n_0_[14]\,
      R => '0'
    );
\setpoint_ch4_down_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_down,
      D => slv_reg2(15),
      Q => \setpoint_ch4_down_reg_n_0_[15]\,
      R => '0'
    );
\setpoint_ch4_down_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_down,
      D => slv_reg2(16),
      Q => \setpoint_ch4_down_reg_n_0_[16]\,
      R => '0'
    );
\setpoint_ch4_down_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_down,
      D => slv_reg2(17),
      Q => \setpoint_ch4_down_reg_n_0_[17]\,
      R => '0'
    );
\setpoint_ch4_down_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_down,
      D => slv_reg2(18),
      Q => \setpoint_ch4_down_reg_n_0_[18]\,
      R => '0'
    );
\setpoint_ch4_down_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_down,
      D => slv_reg2(19),
      Q => \setpoint_ch4_down_reg_n_0_[19]\,
      R => '0'
    );
\setpoint_ch4_down_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_down,
      D => slv_reg2(1),
      Q => \setpoint_ch4_down_reg_n_0_[1]\,
      R => '0'
    );
\setpoint_ch4_down_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_down,
      D => slv_reg2(20),
      Q => \setpoint_ch4_down_reg_n_0_[20]\,
      R => '0'
    );
\setpoint_ch4_down_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_down,
      D => slv_reg2(21),
      Q => \setpoint_ch4_down_reg_n_0_[21]\,
      R => '0'
    );
\setpoint_ch4_down_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_down,
      D => slv_reg2(22),
      Q => \setpoint_ch4_down_reg_n_0_[22]\,
      R => '0'
    );
\setpoint_ch4_down_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_down,
      D => slv_reg2(23),
      Q => \setpoint_ch4_down_reg_n_0_[23]\,
      R => '0'
    );
\setpoint_ch4_down_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_down,
      D => slv_reg2(24),
      Q => \setpoint_ch4_down_reg_n_0_[24]\,
      R => '0'
    );
\setpoint_ch4_down_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_down,
      D => slv_reg2(25),
      Q => \setpoint_ch4_down_reg_n_0_[25]\,
      R => '0'
    );
\setpoint_ch4_down_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_down,
      D => slv_reg2(26),
      Q => \setpoint_ch4_down_reg_n_0_[26]\,
      R => '0'
    );
\setpoint_ch4_down_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_down,
      D => slv_reg2(27),
      Q => \setpoint_ch4_down_reg_n_0_[27]\,
      R => '0'
    );
\setpoint_ch4_down_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_down,
      D => slv_reg2(28),
      Q => \setpoint_ch4_down_reg_n_0_[28]\,
      R => '0'
    );
\setpoint_ch4_down_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_down,
      D => slv_reg2(29),
      Q => \setpoint_ch4_down_reg_n_0_[29]\,
      R => '0'
    );
\setpoint_ch4_down_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_down,
      D => slv_reg2(2),
      Q => \setpoint_ch4_down_reg_n_0_[2]\,
      R => '0'
    );
\setpoint_ch4_down_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_down,
      D => slv_reg2(30),
      Q => \setpoint_ch4_down_reg_n_0_[30]\,
      R => '0'
    );
\setpoint_ch4_down_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_down,
      D => slv_reg2(31),
      Q => \setpoint_ch4_down_reg_n_0_[31]\,
      R => '0'
    );
\setpoint_ch4_down_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_down,
      D => slv_reg2(3),
      Q => \setpoint_ch4_down_reg_n_0_[3]\,
      R => '0'
    );
\setpoint_ch4_down_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_down,
      D => slv_reg2(4),
      Q => \setpoint_ch4_down_reg_n_0_[4]\,
      R => '0'
    );
\setpoint_ch4_down_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_down,
      D => slv_reg2(5),
      Q => \setpoint_ch4_down_reg_n_0_[5]\,
      R => '0'
    );
\setpoint_ch4_down_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_down,
      D => slv_reg2(6),
      Q => \setpoint_ch4_down_reg_n_0_[6]\,
      R => '0'
    );
\setpoint_ch4_down_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_down,
      D => slv_reg2(7),
      Q => \setpoint_ch4_down_reg_n_0_[7]\,
      R => '0'
    );
\setpoint_ch4_down_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_down,
      D => slv_reg2(8),
      Q => \setpoint_ch4_down_reg_n_0_[8]\,
      R => '0'
    );
\setpoint_ch4_down_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_down,
      D => slv_reg2(9),
      Q => \setpoint_ch4_down_reg_n_0_[9]\,
      R => '0'
    );
\setpoint_ch4_up[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \setpoint_ch0_down[31]_i_2_n_0\,
      I1 => slv_reg1(0),
      I2 => slv_reg1(4),
      I3 => slv_reg1(3),
      I4 => slv_reg1(1),
      I5 => slv_reg1(2),
      O => setpoint_ch4_up
    );
\setpoint_ch4_up_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_up,
      D => slv_reg2(0),
      Q => \setpoint_ch4_up_reg_n_0_[0]\,
      R => '0'
    );
\setpoint_ch4_up_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_up,
      D => slv_reg2(10),
      Q => \setpoint_ch4_up_reg_n_0_[10]\,
      R => '0'
    );
\setpoint_ch4_up_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_up,
      D => slv_reg2(11),
      Q => \setpoint_ch4_up_reg_n_0_[11]\,
      R => '0'
    );
\setpoint_ch4_up_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_up,
      D => slv_reg2(12),
      Q => \setpoint_ch4_up_reg_n_0_[12]\,
      R => '0'
    );
\setpoint_ch4_up_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_up,
      D => slv_reg2(13),
      Q => \setpoint_ch4_up_reg_n_0_[13]\,
      R => '0'
    );
\setpoint_ch4_up_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_up,
      D => slv_reg2(14),
      Q => \setpoint_ch4_up_reg_n_0_[14]\,
      R => '0'
    );
\setpoint_ch4_up_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_up,
      D => slv_reg2(15),
      Q => \setpoint_ch4_up_reg_n_0_[15]\,
      R => '0'
    );
\setpoint_ch4_up_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_up,
      D => slv_reg2(16),
      Q => \setpoint_ch4_up_reg_n_0_[16]\,
      R => '0'
    );
\setpoint_ch4_up_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_up,
      D => slv_reg2(17),
      Q => \setpoint_ch4_up_reg_n_0_[17]\,
      R => '0'
    );
\setpoint_ch4_up_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_up,
      D => slv_reg2(18),
      Q => \setpoint_ch4_up_reg_n_0_[18]\,
      R => '0'
    );
\setpoint_ch4_up_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_up,
      D => slv_reg2(19),
      Q => \setpoint_ch4_up_reg_n_0_[19]\,
      R => '0'
    );
\setpoint_ch4_up_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_up,
      D => slv_reg2(1),
      Q => \setpoint_ch4_up_reg_n_0_[1]\,
      R => '0'
    );
\setpoint_ch4_up_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_up,
      D => slv_reg2(20),
      Q => \setpoint_ch4_up_reg_n_0_[20]\,
      R => '0'
    );
\setpoint_ch4_up_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_up,
      D => slv_reg2(21),
      Q => \setpoint_ch4_up_reg_n_0_[21]\,
      R => '0'
    );
\setpoint_ch4_up_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_up,
      D => slv_reg2(22),
      Q => \setpoint_ch4_up_reg_n_0_[22]\,
      R => '0'
    );
\setpoint_ch4_up_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_up,
      D => slv_reg2(23),
      Q => \setpoint_ch4_up_reg_n_0_[23]\,
      R => '0'
    );
\setpoint_ch4_up_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_up,
      D => slv_reg2(24),
      Q => \setpoint_ch4_up_reg_n_0_[24]\,
      R => '0'
    );
\setpoint_ch4_up_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_up,
      D => slv_reg2(25),
      Q => \setpoint_ch4_up_reg_n_0_[25]\,
      R => '0'
    );
\setpoint_ch4_up_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_up,
      D => slv_reg2(26),
      Q => \setpoint_ch4_up_reg_n_0_[26]\,
      R => '0'
    );
\setpoint_ch4_up_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_up,
      D => slv_reg2(27),
      Q => \setpoint_ch4_up_reg_n_0_[27]\,
      R => '0'
    );
\setpoint_ch4_up_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_up,
      D => slv_reg2(28),
      Q => \setpoint_ch4_up_reg_n_0_[28]\,
      R => '0'
    );
\setpoint_ch4_up_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_up,
      D => slv_reg2(29),
      Q => \setpoint_ch4_up_reg_n_0_[29]\,
      R => '0'
    );
\setpoint_ch4_up_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_up,
      D => slv_reg2(2),
      Q => \setpoint_ch4_up_reg_n_0_[2]\,
      R => '0'
    );
\setpoint_ch4_up_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_up,
      D => slv_reg2(30),
      Q => \setpoint_ch4_up_reg_n_0_[30]\,
      R => '0'
    );
\setpoint_ch4_up_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_up,
      D => slv_reg2(31),
      Q => \setpoint_ch4_up_reg_n_0_[31]\,
      R => '0'
    );
\setpoint_ch4_up_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_up,
      D => slv_reg2(3),
      Q => \setpoint_ch4_up_reg_n_0_[3]\,
      R => '0'
    );
\setpoint_ch4_up_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_up,
      D => slv_reg2(4),
      Q => \setpoint_ch4_up_reg_n_0_[4]\,
      R => '0'
    );
\setpoint_ch4_up_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_up,
      D => slv_reg2(5),
      Q => \setpoint_ch4_up_reg_n_0_[5]\,
      R => '0'
    );
\setpoint_ch4_up_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_up,
      D => slv_reg2(6),
      Q => \setpoint_ch4_up_reg_n_0_[6]\,
      R => '0'
    );
\setpoint_ch4_up_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_up,
      D => slv_reg2(7),
      Q => \setpoint_ch4_up_reg_n_0_[7]\,
      R => '0'
    );
\setpoint_ch4_up_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_up,
      D => slv_reg2(8),
      Q => \setpoint_ch4_up_reg_n_0_[8]\,
      R => '0'
    );
\setpoint_ch4_up_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch4_up,
      D => slv_reg2(9),
      Q => \setpoint_ch4_up_reg_n_0_[9]\,
      R => '0'
    );
\setpoint_ch5_down[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \setpoint_ch0_down[31]_i_2_n_0\,
      I1 => slv_reg1(0),
      I2 => slv_reg1(3),
      I3 => slv_reg1(4),
      I4 => slv_reg1(1),
      I5 => slv_reg1(2),
      O => setpoint_ch5_down
    );
\setpoint_ch5_down_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_down,
      D => slv_reg2(0),
      Q => \setpoint_ch5_down_reg_n_0_[0]\,
      R => '0'
    );
\setpoint_ch5_down_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_down,
      D => slv_reg2(10),
      Q => \setpoint_ch5_down_reg_n_0_[10]\,
      R => '0'
    );
\setpoint_ch5_down_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_down,
      D => slv_reg2(11),
      Q => \setpoint_ch5_down_reg_n_0_[11]\,
      R => '0'
    );
\setpoint_ch5_down_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_down,
      D => slv_reg2(12),
      Q => \setpoint_ch5_down_reg_n_0_[12]\,
      R => '0'
    );
\setpoint_ch5_down_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_down,
      D => slv_reg2(13),
      Q => \setpoint_ch5_down_reg_n_0_[13]\,
      R => '0'
    );
\setpoint_ch5_down_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_down,
      D => slv_reg2(14),
      Q => \setpoint_ch5_down_reg_n_0_[14]\,
      R => '0'
    );
\setpoint_ch5_down_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_down,
      D => slv_reg2(15),
      Q => \setpoint_ch5_down_reg_n_0_[15]\,
      R => '0'
    );
\setpoint_ch5_down_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_down,
      D => slv_reg2(16),
      Q => \setpoint_ch5_down_reg_n_0_[16]\,
      R => '0'
    );
\setpoint_ch5_down_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_down,
      D => slv_reg2(17),
      Q => \setpoint_ch5_down_reg_n_0_[17]\,
      R => '0'
    );
\setpoint_ch5_down_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_down,
      D => slv_reg2(18),
      Q => \setpoint_ch5_down_reg_n_0_[18]\,
      R => '0'
    );
\setpoint_ch5_down_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_down,
      D => slv_reg2(19),
      Q => \setpoint_ch5_down_reg_n_0_[19]\,
      R => '0'
    );
\setpoint_ch5_down_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_down,
      D => slv_reg2(1),
      Q => \setpoint_ch5_down_reg_n_0_[1]\,
      R => '0'
    );
\setpoint_ch5_down_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_down,
      D => slv_reg2(20),
      Q => \setpoint_ch5_down_reg_n_0_[20]\,
      R => '0'
    );
\setpoint_ch5_down_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_down,
      D => slv_reg2(21),
      Q => \setpoint_ch5_down_reg_n_0_[21]\,
      R => '0'
    );
\setpoint_ch5_down_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_down,
      D => slv_reg2(22),
      Q => \setpoint_ch5_down_reg_n_0_[22]\,
      R => '0'
    );
\setpoint_ch5_down_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_down,
      D => slv_reg2(23),
      Q => \setpoint_ch5_down_reg_n_0_[23]\,
      R => '0'
    );
\setpoint_ch5_down_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_down,
      D => slv_reg2(24),
      Q => \setpoint_ch5_down_reg_n_0_[24]\,
      R => '0'
    );
\setpoint_ch5_down_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_down,
      D => slv_reg2(25),
      Q => \setpoint_ch5_down_reg_n_0_[25]\,
      R => '0'
    );
\setpoint_ch5_down_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_down,
      D => slv_reg2(26),
      Q => \setpoint_ch5_down_reg_n_0_[26]\,
      R => '0'
    );
\setpoint_ch5_down_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_down,
      D => slv_reg2(27),
      Q => \setpoint_ch5_down_reg_n_0_[27]\,
      R => '0'
    );
\setpoint_ch5_down_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_down,
      D => slv_reg2(28),
      Q => \setpoint_ch5_down_reg_n_0_[28]\,
      R => '0'
    );
\setpoint_ch5_down_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_down,
      D => slv_reg2(29),
      Q => \setpoint_ch5_down_reg_n_0_[29]\,
      R => '0'
    );
\setpoint_ch5_down_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_down,
      D => slv_reg2(2),
      Q => \setpoint_ch5_down_reg_n_0_[2]\,
      R => '0'
    );
\setpoint_ch5_down_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_down,
      D => slv_reg2(30),
      Q => \setpoint_ch5_down_reg_n_0_[30]\,
      R => '0'
    );
\setpoint_ch5_down_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_down,
      D => slv_reg2(31),
      Q => \setpoint_ch5_down_reg_n_0_[31]\,
      R => '0'
    );
\setpoint_ch5_down_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_down,
      D => slv_reg2(3),
      Q => \setpoint_ch5_down_reg_n_0_[3]\,
      R => '0'
    );
\setpoint_ch5_down_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_down,
      D => slv_reg2(4),
      Q => \setpoint_ch5_down_reg_n_0_[4]\,
      R => '0'
    );
\setpoint_ch5_down_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_down,
      D => slv_reg2(5),
      Q => \setpoint_ch5_down_reg_n_0_[5]\,
      R => '0'
    );
\setpoint_ch5_down_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_down,
      D => slv_reg2(6),
      Q => \setpoint_ch5_down_reg_n_0_[6]\,
      R => '0'
    );
\setpoint_ch5_down_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_down,
      D => slv_reg2(7),
      Q => \setpoint_ch5_down_reg_n_0_[7]\,
      R => '0'
    );
\setpoint_ch5_down_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_down,
      D => slv_reg2(8),
      Q => \setpoint_ch5_down_reg_n_0_[8]\,
      R => '0'
    );
\setpoint_ch5_down_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_down,
      D => slv_reg2(9),
      Q => \setpoint_ch5_down_reg_n_0_[9]\,
      R => '0'
    );
\setpoint_ch5_up[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \setpoint_ch0_down[31]_i_2_n_0\,
      I1 => slv_reg1(0),
      I2 => slv_reg1(4),
      I3 => slv_reg1(3),
      I4 => slv_reg1(1),
      I5 => slv_reg1(2),
      O => setpoint_ch5_up
    );
\setpoint_ch5_up_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_up,
      D => slv_reg2(0),
      Q => \setpoint_ch5_up_reg_n_0_[0]\,
      R => '0'
    );
\setpoint_ch5_up_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_up,
      D => slv_reg2(10),
      Q => \setpoint_ch5_up_reg_n_0_[10]\,
      R => '0'
    );
\setpoint_ch5_up_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_up,
      D => slv_reg2(11),
      Q => \setpoint_ch5_up_reg_n_0_[11]\,
      R => '0'
    );
\setpoint_ch5_up_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_up,
      D => slv_reg2(12),
      Q => \setpoint_ch5_up_reg_n_0_[12]\,
      R => '0'
    );
\setpoint_ch5_up_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_up,
      D => slv_reg2(13),
      Q => \setpoint_ch5_up_reg_n_0_[13]\,
      R => '0'
    );
\setpoint_ch5_up_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_up,
      D => slv_reg2(14),
      Q => \setpoint_ch5_up_reg_n_0_[14]\,
      R => '0'
    );
\setpoint_ch5_up_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_up,
      D => slv_reg2(15),
      Q => \setpoint_ch5_up_reg_n_0_[15]\,
      R => '0'
    );
\setpoint_ch5_up_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_up,
      D => slv_reg2(16),
      Q => \setpoint_ch5_up_reg_n_0_[16]\,
      R => '0'
    );
\setpoint_ch5_up_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_up,
      D => slv_reg2(17),
      Q => \setpoint_ch5_up_reg_n_0_[17]\,
      R => '0'
    );
\setpoint_ch5_up_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_up,
      D => slv_reg2(18),
      Q => \setpoint_ch5_up_reg_n_0_[18]\,
      R => '0'
    );
\setpoint_ch5_up_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_up,
      D => slv_reg2(19),
      Q => \setpoint_ch5_up_reg_n_0_[19]\,
      R => '0'
    );
\setpoint_ch5_up_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_up,
      D => slv_reg2(1),
      Q => \setpoint_ch5_up_reg_n_0_[1]\,
      R => '0'
    );
\setpoint_ch5_up_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_up,
      D => slv_reg2(20),
      Q => \setpoint_ch5_up_reg_n_0_[20]\,
      R => '0'
    );
\setpoint_ch5_up_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_up,
      D => slv_reg2(21),
      Q => \setpoint_ch5_up_reg_n_0_[21]\,
      R => '0'
    );
\setpoint_ch5_up_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_up,
      D => slv_reg2(22),
      Q => \setpoint_ch5_up_reg_n_0_[22]\,
      R => '0'
    );
\setpoint_ch5_up_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_up,
      D => slv_reg2(23),
      Q => \setpoint_ch5_up_reg_n_0_[23]\,
      R => '0'
    );
\setpoint_ch5_up_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_up,
      D => slv_reg2(24),
      Q => \setpoint_ch5_up_reg_n_0_[24]\,
      R => '0'
    );
\setpoint_ch5_up_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_up,
      D => slv_reg2(25),
      Q => \setpoint_ch5_up_reg_n_0_[25]\,
      R => '0'
    );
\setpoint_ch5_up_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_up,
      D => slv_reg2(26),
      Q => \setpoint_ch5_up_reg_n_0_[26]\,
      R => '0'
    );
\setpoint_ch5_up_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_up,
      D => slv_reg2(27),
      Q => \setpoint_ch5_up_reg_n_0_[27]\,
      R => '0'
    );
\setpoint_ch5_up_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_up,
      D => slv_reg2(28),
      Q => \setpoint_ch5_up_reg_n_0_[28]\,
      R => '0'
    );
\setpoint_ch5_up_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_up,
      D => slv_reg2(29),
      Q => \setpoint_ch5_up_reg_n_0_[29]\,
      R => '0'
    );
\setpoint_ch5_up_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_up,
      D => slv_reg2(2),
      Q => \setpoint_ch5_up_reg_n_0_[2]\,
      R => '0'
    );
\setpoint_ch5_up_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_up,
      D => slv_reg2(30),
      Q => \setpoint_ch5_up_reg_n_0_[30]\,
      R => '0'
    );
\setpoint_ch5_up_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_up,
      D => slv_reg2(31),
      Q => \setpoint_ch5_up_reg_n_0_[31]\,
      R => '0'
    );
\setpoint_ch5_up_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_up,
      D => slv_reg2(3),
      Q => \setpoint_ch5_up_reg_n_0_[3]\,
      R => '0'
    );
\setpoint_ch5_up_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_up,
      D => slv_reg2(4),
      Q => \setpoint_ch5_up_reg_n_0_[4]\,
      R => '0'
    );
\setpoint_ch5_up_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_up,
      D => slv_reg2(5),
      Q => \setpoint_ch5_up_reg_n_0_[5]\,
      R => '0'
    );
\setpoint_ch5_up_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_up,
      D => slv_reg2(6),
      Q => \setpoint_ch5_up_reg_n_0_[6]\,
      R => '0'
    );
\setpoint_ch5_up_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_up,
      D => slv_reg2(7),
      Q => \setpoint_ch5_up_reg_n_0_[7]\,
      R => '0'
    );
\setpoint_ch5_up_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_up,
      D => slv_reg2(8),
      Q => \setpoint_ch5_up_reg_n_0_[8]\,
      R => '0'
    );
\setpoint_ch5_up_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch5_up,
      D => slv_reg2(9),
      Q => \setpoint_ch5_up_reg_n_0_[9]\,
      R => '0'
    );
\setpoint_ch6_down[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \setpoint_ch0_down[31]_i_2_n_0\,
      I1 => slv_reg1(0),
      I2 => slv_reg1(3),
      I3 => slv_reg1(4),
      I4 => slv_reg1(2),
      I5 => slv_reg1(1),
      O => setpoint_ch6_down
    );
\setpoint_ch6_down_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_down,
      D => slv_reg2(0),
      Q => \setpoint_ch6_down_reg_n_0_[0]\,
      R => '0'
    );
\setpoint_ch6_down_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_down,
      D => slv_reg2(10),
      Q => \setpoint_ch6_down_reg_n_0_[10]\,
      R => '0'
    );
\setpoint_ch6_down_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_down,
      D => slv_reg2(11),
      Q => \setpoint_ch6_down_reg_n_0_[11]\,
      R => '0'
    );
\setpoint_ch6_down_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_down,
      D => slv_reg2(12),
      Q => \setpoint_ch6_down_reg_n_0_[12]\,
      R => '0'
    );
\setpoint_ch6_down_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_down,
      D => slv_reg2(13),
      Q => \setpoint_ch6_down_reg_n_0_[13]\,
      R => '0'
    );
\setpoint_ch6_down_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_down,
      D => slv_reg2(14),
      Q => \setpoint_ch6_down_reg_n_0_[14]\,
      R => '0'
    );
\setpoint_ch6_down_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_down,
      D => slv_reg2(15),
      Q => \setpoint_ch6_down_reg_n_0_[15]\,
      R => '0'
    );
\setpoint_ch6_down_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_down,
      D => slv_reg2(16),
      Q => \setpoint_ch6_down_reg_n_0_[16]\,
      R => '0'
    );
\setpoint_ch6_down_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_down,
      D => slv_reg2(17),
      Q => \setpoint_ch6_down_reg_n_0_[17]\,
      R => '0'
    );
\setpoint_ch6_down_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_down,
      D => slv_reg2(18),
      Q => \setpoint_ch6_down_reg_n_0_[18]\,
      R => '0'
    );
\setpoint_ch6_down_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_down,
      D => slv_reg2(19),
      Q => \setpoint_ch6_down_reg_n_0_[19]\,
      R => '0'
    );
\setpoint_ch6_down_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_down,
      D => slv_reg2(1),
      Q => \setpoint_ch6_down_reg_n_0_[1]\,
      R => '0'
    );
\setpoint_ch6_down_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_down,
      D => slv_reg2(20),
      Q => \setpoint_ch6_down_reg_n_0_[20]\,
      R => '0'
    );
\setpoint_ch6_down_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_down,
      D => slv_reg2(21),
      Q => \setpoint_ch6_down_reg_n_0_[21]\,
      R => '0'
    );
\setpoint_ch6_down_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_down,
      D => slv_reg2(22),
      Q => \setpoint_ch6_down_reg_n_0_[22]\,
      R => '0'
    );
\setpoint_ch6_down_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_down,
      D => slv_reg2(23),
      Q => \setpoint_ch6_down_reg_n_0_[23]\,
      R => '0'
    );
\setpoint_ch6_down_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_down,
      D => slv_reg2(24),
      Q => \setpoint_ch6_down_reg_n_0_[24]\,
      R => '0'
    );
\setpoint_ch6_down_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_down,
      D => slv_reg2(25),
      Q => \setpoint_ch6_down_reg_n_0_[25]\,
      R => '0'
    );
\setpoint_ch6_down_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_down,
      D => slv_reg2(26),
      Q => \setpoint_ch6_down_reg_n_0_[26]\,
      R => '0'
    );
\setpoint_ch6_down_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_down,
      D => slv_reg2(27),
      Q => \setpoint_ch6_down_reg_n_0_[27]\,
      R => '0'
    );
\setpoint_ch6_down_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_down,
      D => slv_reg2(28),
      Q => \setpoint_ch6_down_reg_n_0_[28]\,
      R => '0'
    );
\setpoint_ch6_down_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_down,
      D => slv_reg2(29),
      Q => \setpoint_ch6_down_reg_n_0_[29]\,
      R => '0'
    );
\setpoint_ch6_down_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_down,
      D => slv_reg2(2),
      Q => \setpoint_ch6_down_reg_n_0_[2]\,
      R => '0'
    );
\setpoint_ch6_down_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_down,
      D => slv_reg2(30),
      Q => \setpoint_ch6_down_reg_n_0_[30]\,
      R => '0'
    );
\setpoint_ch6_down_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_down,
      D => slv_reg2(31),
      Q => \setpoint_ch6_down_reg_n_0_[31]\,
      R => '0'
    );
\setpoint_ch6_down_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_down,
      D => slv_reg2(3),
      Q => \setpoint_ch6_down_reg_n_0_[3]\,
      R => '0'
    );
\setpoint_ch6_down_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_down,
      D => slv_reg2(4),
      Q => \setpoint_ch6_down_reg_n_0_[4]\,
      R => '0'
    );
\setpoint_ch6_down_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_down,
      D => slv_reg2(5),
      Q => \setpoint_ch6_down_reg_n_0_[5]\,
      R => '0'
    );
\setpoint_ch6_down_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_down,
      D => slv_reg2(6),
      Q => \setpoint_ch6_down_reg_n_0_[6]\,
      R => '0'
    );
\setpoint_ch6_down_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_down,
      D => slv_reg2(7),
      Q => \setpoint_ch6_down_reg_n_0_[7]\,
      R => '0'
    );
\setpoint_ch6_down_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_down,
      D => slv_reg2(8),
      Q => \setpoint_ch6_down_reg_n_0_[8]\,
      R => '0'
    );
\setpoint_ch6_down_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_down,
      D => slv_reg2(9),
      Q => \setpoint_ch6_down_reg_n_0_[9]\,
      R => '0'
    );
\setpoint_ch6_up[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \setpoint_ch0_down[31]_i_2_n_0\,
      I1 => slv_reg1(0),
      I2 => slv_reg1(4),
      I3 => slv_reg1(3),
      I4 => slv_reg1(2),
      I5 => slv_reg1(1),
      O => setpoint_ch6_up
    );
\setpoint_ch6_up_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_up,
      D => slv_reg2(0),
      Q => \setpoint_ch6_up_reg_n_0_[0]\,
      R => '0'
    );
\setpoint_ch6_up_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_up,
      D => slv_reg2(10),
      Q => \setpoint_ch6_up_reg_n_0_[10]\,
      R => '0'
    );
\setpoint_ch6_up_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_up,
      D => slv_reg2(11),
      Q => \setpoint_ch6_up_reg_n_0_[11]\,
      R => '0'
    );
\setpoint_ch6_up_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_up,
      D => slv_reg2(12),
      Q => \setpoint_ch6_up_reg_n_0_[12]\,
      R => '0'
    );
\setpoint_ch6_up_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_up,
      D => slv_reg2(13),
      Q => \setpoint_ch6_up_reg_n_0_[13]\,
      R => '0'
    );
\setpoint_ch6_up_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_up,
      D => slv_reg2(14),
      Q => \setpoint_ch6_up_reg_n_0_[14]\,
      R => '0'
    );
\setpoint_ch6_up_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_up,
      D => slv_reg2(15),
      Q => \setpoint_ch6_up_reg_n_0_[15]\,
      R => '0'
    );
\setpoint_ch6_up_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_up,
      D => slv_reg2(16),
      Q => \setpoint_ch6_up_reg_n_0_[16]\,
      R => '0'
    );
\setpoint_ch6_up_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_up,
      D => slv_reg2(17),
      Q => \setpoint_ch6_up_reg_n_0_[17]\,
      R => '0'
    );
\setpoint_ch6_up_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_up,
      D => slv_reg2(18),
      Q => \setpoint_ch6_up_reg_n_0_[18]\,
      R => '0'
    );
\setpoint_ch6_up_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_up,
      D => slv_reg2(19),
      Q => \setpoint_ch6_up_reg_n_0_[19]\,
      R => '0'
    );
\setpoint_ch6_up_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_up,
      D => slv_reg2(1),
      Q => \setpoint_ch6_up_reg_n_0_[1]\,
      R => '0'
    );
\setpoint_ch6_up_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_up,
      D => slv_reg2(20),
      Q => \setpoint_ch6_up_reg_n_0_[20]\,
      R => '0'
    );
\setpoint_ch6_up_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_up,
      D => slv_reg2(21),
      Q => \setpoint_ch6_up_reg_n_0_[21]\,
      R => '0'
    );
\setpoint_ch6_up_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_up,
      D => slv_reg2(22),
      Q => \setpoint_ch6_up_reg_n_0_[22]\,
      R => '0'
    );
\setpoint_ch6_up_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_up,
      D => slv_reg2(23),
      Q => \setpoint_ch6_up_reg_n_0_[23]\,
      R => '0'
    );
\setpoint_ch6_up_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_up,
      D => slv_reg2(24),
      Q => \setpoint_ch6_up_reg_n_0_[24]\,
      R => '0'
    );
\setpoint_ch6_up_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_up,
      D => slv_reg2(25),
      Q => \setpoint_ch6_up_reg_n_0_[25]\,
      R => '0'
    );
\setpoint_ch6_up_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_up,
      D => slv_reg2(26),
      Q => \setpoint_ch6_up_reg_n_0_[26]\,
      R => '0'
    );
\setpoint_ch6_up_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_up,
      D => slv_reg2(27),
      Q => \setpoint_ch6_up_reg_n_0_[27]\,
      R => '0'
    );
\setpoint_ch6_up_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_up,
      D => slv_reg2(28),
      Q => \setpoint_ch6_up_reg_n_0_[28]\,
      R => '0'
    );
\setpoint_ch6_up_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_up,
      D => slv_reg2(29),
      Q => \setpoint_ch6_up_reg_n_0_[29]\,
      R => '0'
    );
\setpoint_ch6_up_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_up,
      D => slv_reg2(2),
      Q => \setpoint_ch6_up_reg_n_0_[2]\,
      R => '0'
    );
\setpoint_ch6_up_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_up,
      D => slv_reg2(30),
      Q => \setpoint_ch6_up_reg_n_0_[30]\,
      R => '0'
    );
\setpoint_ch6_up_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_up,
      D => slv_reg2(31),
      Q => \setpoint_ch6_up_reg_n_0_[31]\,
      R => '0'
    );
\setpoint_ch6_up_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_up,
      D => slv_reg2(3),
      Q => \setpoint_ch6_up_reg_n_0_[3]\,
      R => '0'
    );
\setpoint_ch6_up_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_up,
      D => slv_reg2(4),
      Q => \setpoint_ch6_up_reg_n_0_[4]\,
      R => '0'
    );
\setpoint_ch6_up_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_up,
      D => slv_reg2(5),
      Q => \setpoint_ch6_up_reg_n_0_[5]\,
      R => '0'
    );
\setpoint_ch6_up_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_up,
      D => slv_reg2(6),
      Q => \setpoint_ch6_up_reg_n_0_[6]\,
      R => '0'
    );
\setpoint_ch6_up_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_up,
      D => slv_reg2(7),
      Q => \setpoint_ch6_up_reg_n_0_[7]\,
      R => '0'
    );
\setpoint_ch6_up_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_up,
      D => slv_reg2(8),
      Q => \setpoint_ch6_up_reg_n_0_[8]\,
      R => '0'
    );
\setpoint_ch6_up_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch6_up,
      D => slv_reg2(9),
      Q => \setpoint_ch6_up_reg_n_0_[9]\,
      R => '0'
    );
\setpoint_ch7_down[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \setpoint_ch0_down[31]_i_2_n_0\,
      I1 => slv_reg1(0),
      I2 => slv_reg1(3),
      I3 => slv_reg1(4),
      I4 => slv_reg1(2),
      I5 => slv_reg1(1),
      O => setpoint_ch7_down
    );
\setpoint_ch7_down_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_down,
      D => slv_reg2(0),
      Q => \setpoint_ch7_down_reg_n_0_[0]\,
      R => '0'
    );
\setpoint_ch7_down_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_down,
      D => slv_reg2(10),
      Q => \setpoint_ch7_down_reg_n_0_[10]\,
      R => '0'
    );
\setpoint_ch7_down_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_down,
      D => slv_reg2(11),
      Q => \setpoint_ch7_down_reg_n_0_[11]\,
      R => '0'
    );
\setpoint_ch7_down_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_down,
      D => slv_reg2(12),
      Q => \setpoint_ch7_down_reg_n_0_[12]\,
      R => '0'
    );
\setpoint_ch7_down_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_down,
      D => slv_reg2(13),
      Q => \setpoint_ch7_down_reg_n_0_[13]\,
      R => '0'
    );
\setpoint_ch7_down_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_down,
      D => slv_reg2(14),
      Q => \setpoint_ch7_down_reg_n_0_[14]\,
      R => '0'
    );
\setpoint_ch7_down_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_down,
      D => slv_reg2(15),
      Q => \setpoint_ch7_down_reg_n_0_[15]\,
      R => '0'
    );
\setpoint_ch7_down_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_down,
      D => slv_reg2(16),
      Q => \setpoint_ch7_down_reg_n_0_[16]\,
      R => '0'
    );
\setpoint_ch7_down_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_down,
      D => slv_reg2(17),
      Q => \setpoint_ch7_down_reg_n_0_[17]\,
      R => '0'
    );
\setpoint_ch7_down_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_down,
      D => slv_reg2(18),
      Q => \setpoint_ch7_down_reg_n_0_[18]\,
      R => '0'
    );
\setpoint_ch7_down_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_down,
      D => slv_reg2(19),
      Q => \setpoint_ch7_down_reg_n_0_[19]\,
      R => '0'
    );
\setpoint_ch7_down_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_down,
      D => slv_reg2(1),
      Q => \setpoint_ch7_down_reg_n_0_[1]\,
      R => '0'
    );
\setpoint_ch7_down_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_down,
      D => slv_reg2(20),
      Q => \setpoint_ch7_down_reg_n_0_[20]\,
      R => '0'
    );
\setpoint_ch7_down_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_down,
      D => slv_reg2(21),
      Q => \setpoint_ch7_down_reg_n_0_[21]\,
      R => '0'
    );
\setpoint_ch7_down_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_down,
      D => slv_reg2(22),
      Q => \setpoint_ch7_down_reg_n_0_[22]\,
      R => '0'
    );
\setpoint_ch7_down_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_down,
      D => slv_reg2(23),
      Q => \setpoint_ch7_down_reg_n_0_[23]\,
      R => '0'
    );
\setpoint_ch7_down_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_down,
      D => slv_reg2(24),
      Q => \setpoint_ch7_down_reg_n_0_[24]\,
      R => '0'
    );
\setpoint_ch7_down_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_down,
      D => slv_reg2(25),
      Q => \setpoint_ch7_down_reg_n_0_[25]\,
      R => '0'
    );
\setpoint_ch7_down_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_down,
      D => slv_reg2(26),
      Q => \setpoint_ch7_down_reg_n_0_[26]\,
      R => '0'
    );
\setpoint_ch7_down_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_down,
      D => slv_reg2(27),
      Q => \setpoint_ch7_down_reg_n_0_[27]\,
      R => '0'
    );
\setpoint_ch7_down_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_down,
      D => slv_reg2(28),
      Q => \setpoint_ch7_down_reg_n_0_[28]\,
      R => '0'
    );
\setpoint_ch7_down_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_down,
      D => slv_reg2(29),
      Q => \setpoint_ch7_down_reg_n_0_[29]\,
      R => '0'
    );
\setpoint_ch7_down_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_down,
      D => slv_reg2(2),
      Q => \setpoint_ch7_down_reg_n_0_[2]\,
      R => '0'
    );
\setpoint_ch7_down_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_down,
      D => slv_reg2(30),
      Q => \setpoint_ch7_down_reg_n_0_[30]\,
      R => '0'
    );
\setpoint_ch7_down_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_down,
      D => slv_reg2(31),
      Q => \setpoint_ch7_down_reg_n_0_[31]\,
      R => '0'
    );
\setpoint_ch7_down_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_down,
      D => slv_reg2(3),
      Q => \setpoint_ch7_down_reg_n_0_[3]\,
      R => '0'
    );
\setpoint_ch7_down_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_down,
      D => slv_reg2(4),
      Q => \setpoint_ch7_down_reg_n_0_[4]\,
      R => '0'
    );
\setpoint_ch7_down_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_down,
      D => slv_reg2(5),
      Q => \setpoint_ch7_down_reg_n_0_[5]\,
      R => '0'
    );
\setpoint_ch7_down_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_down,
      D => slv_reg2(6),
      Q => \setpoint_ch7_down_reg_n_0_[6]\,
      R => '0'
    );
\setpoint_ch7_down_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_down,
      D => slv_reg2(7),
      Q => \setpoint_ch7_down_reg_n_0_[7]\,
      R => '0'
    );
\setpoint_ch7_down_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_down,
      D => slv_reg2(8),
      Q => \setpoint_ch7_down_reg_n_0_[8]\,
      R => '0'
    );
\setpoint_ch7_down_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_down,
      D => slv_reg2(9),
      Q => \setpoint_ch7_down_reg_n_0_[9]\,
      R => '0'
    );
\setpoint_ch7_up[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \setpoint_ch0_down[31]_i_2_n_0\,
      I1 => slv_reg1(0),
      I2 => slv_reg1(4),
      I3 => slv_reg1(3),
      I4 => slv_reg1(2),
      I5 => slv_reg1(1),
      O => setpoint_ch7_up
    );
\setpoint_ch7_up_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_up,
      D => slv_reg2(0),
      Q => \setpoint_ch7_up_reg_n_0_[0]\,
      R => '0'
    );
\setpoint_ch7_up_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_up,
      D => slv_reg2(10),
      Q => \setpoint_ch7_up_reg_n_0_[10]\,
      R => '0'
    );
\setpoint_ch7_up_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_up,
      D => slv_reg2(11),
      Q => \setpoint_ch7_up_reg_n_0_[11]\,
      R => '0'
    );
\setpoint_ch7_up_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_up,
      D => slv_reg2(12),
      Q => \setpoint_ch7_up_reg_n_0_[12]\,
      R => '0'
    );
\setpoint_ch7_up_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_up,
      D => slv_reg2(13),
      Q => \setpoint_ch7_up_reg_n_0_[13]\,
      R => '0'
    );
\setpoint_ch7_up_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_up,
      D => slv_reg2(14),
      Q => \setpoint_ch7_up_reg_n_0_[14]\,
      R => '0'
    );
\setpoint_ch7_up_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_up,
      D => slv_reg2(15),
      Q => \setpoint_ch7_up_reg_n_0_[15]\,
      R => '0'
    );
\setpoint_ch7_up_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_up,
      D => slv_reg2(16),
      Q => \setpoint_ch7_up_reg_n_0_[16]\,
      R => '0'
    );
\setpoint_ch7_up_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_up,
      D => slv_reg2(17),
      Q => \setpoint_ch7_up_reg_n_0_[17]\,
      R => '0'
    );
\setpoint_ch7_up_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_up,
      D => slv_reg2(18),
      Q => \setpoint_ch7_up_reg_n_0_[18]\,
      R => '0'
    );
\setpoint_ch7_up_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_up,
      D => slv_reg2(19),
      Q => \setpoint_ch7_up_reg_n_0_[19]\,
      R => '0'
    );
\setpoint_ch7_up_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_up,
      D => slv_reg2(1),
      Q => \setpoint_ch7_up_reg_n_0_[1]\,
      R => '0'
    );
\setpoint_ch7_up_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_up,
      D => slv_reg2(20),
      Q => \setpoint_ch7_up_reg_n_0_[20]\,
      R => '0'
    );
\setpoint_ch7_up_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_up,
      D => slv_reg2(21),
      Q => \setpoint_ch7_up_reg_n_0_[21]\,
      R => '0'
    );
\setpoint_ch7_up_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_up,
      D => slv_reg2(22),
      Q => \setpoint_ch7_up_reg_n_0_[22]\,
      R => '0'
    );
\setpoint_ch7_up_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_up,
      D => slv_reg2(23),
      Q => \setpoint_ch7_up_reg_n_0_[23]\,
      R => '0'
    );
\setpoint_ch7_up_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_up,
      D => slv_reg2(24),
      Q => \setpoint_ch7_up_reg_n_0_[24]\,
      R => '0'
    );
\setpoint_ch7_up_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_up,
      D => slv_reg2(25),
      Q => \setpoint_ch7_up_reg_n_0_[25]\,
      R => '0'
    );
\setpoint_ch7_up_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_up,
      D => slv_reg2(26),
      Q => \setpoint_ch7_up_reg_n_0_[26]\,
      R => '0'
    );
\setpoint_ch7_up_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_up,
      D => slv_reg2(27),
      Q => \setpoint_ch7_up_reg_n_0_[27]\,
      R => '0'
    );
\setpoint_ch7_up_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_up,
      D => slv_reg2(28),
      Q => \setpoint_ch7_up_reg_n_0_[28]\,
      R => '0'
    );
\setpoint_ch7_up_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_up,
      D => slv_reg2(29),
      Q => \setpoint_ch7_up_reg_n_0_[29]\,
      R => '0'
    );
\setpoint_ch7_up_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_up,
      D => slv_reg2(2),
      Q => \setpoint_ch7_up_reg_n_0_[2]\,
      R => '0'
    );
\setpoint_ch7_up_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_up,
      D => slv_reg2(30),
      Q => \setpoint_ch7_up_reg_n_0_[30]\,
      R => '0'
    );
\setpoint_ch7_up_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_up,
      D => slv_reg2(31),
      Q => \setpoint_ch7_up_reg_n_0_[31]\,
      R => '0'
    );
\setpoint_ch7_up_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_up,
      D => slv_reg2(3),
      Q => \setpoint_ch7_up_reg_n_0_[3]\,
      R => '0'
    );
\setpoint_ch7_up_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_up,
      D => slv_reg2(4),
      Q => \setpoint_ch7_up_reg_n_0_[4]\,
      R => '0'
    );
\setpoint_ch7_up_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_up,
      D => slv_reg2(5),
      Q => \setpoint_ch7_up_reg_n_0_[5]\,
      R => '0'
    );
\setpoint_ch7_up_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_up,
      D => slv_reg2(6),
      Q => \setpoint_ch7_up_reg_n_0_[6]\,
      R => '0'
    );
\setpoint_ch7_up_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_up,
      D => slv_reg2(7),
      Q => \setpoint_ch7_up_reg_n_0_[7]\,
      R => '0'
    );
\setpoint_ch7_up_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_up,
      D => slv_reg2(8),
      Q => \setpoint_ch7_up_reg_n_0_[8]\,
      R => '0'
    );
\setpoint_ch7_up_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch7_up,
      D => slv_reg2(9),
      Q => \setpoint_ch7_up_reg_n_0_[9]\,
      R => '0'
    );
\setpoint_ch8_down[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \setpoint_ch0_down[31]_i_2_n_0\,
      I1 => slv_reg1(0),
      I2 => slv_reg1(3),
      I3 => slv_reg1(4),
      I4 => slv_reg1(2),
      I5 => slv_reg1(1),
      O => setpoint_ch8_down
    );
\setpoint_ch8_down_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_down,
      D => slv_reg2(0),
      Q => \setpoint_ch8_down_reg_n_0_[0]\,
      R => '0'
    );
\setpoint_ch8_down_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_down,
      D => slv_reg2(10),
      Q => \setpoint_ch8_down_reg_n_0_[10]\,
      R => '0'
    );
\setpoint_ch8_down_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_down,
      D => slv_reg2(11),
      Q => \setpoint_ch8_down_reg_n_0_[11]\,
      R => '0'
    );
\setpoint_ch8_down_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_down,
      D => slv_reg2(12),
      Q => \setpoint_ch8_down_reg_n_0_[12]\,
      R => '0'
    );
\setpoint_ch8_down_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_down,
      D => slv_reg2(13),
      Q => \setpoint_ch8_down_reg_n_0_[13]\,
      R => '0'
    );
\setpoint_ch8_down_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_down,
      D => slv_reg2(14),
      Q => \setpoint_ch8_down_reg_n_0_[14]\,
      R => '0'
    );
\setpoint_ch8_down_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_down,
      D => slv_reg2(15),
      Q => \setpoint_ch8_down_reg_n_0_[15]\,
      R => '0'
    );
\setpoint_ch8_down_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_down,
      D => slv_reg2(16),
      Q => \setpoint_ch8_down_reg_n_0_[16]\,
      R => '0'
    );
\setpoint_ch8_down_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_down,
      D => slv_reg2(17),
      Q => \setpoint_ch8_down_reg_n_0_[17]\,
      R => '0'
    );
\setpoint_ch8_down_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_down,
      D => slv_reg2(18),
      Q => \setpoint_ch8_down_reg_n_0_[18]\,
      R => '0'
    );
\setpoint_ch8_down_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_down,
      D => slv_reg2(19),
      Q => \setpoint_ch8_down_reg_n_0_[19]\,
      R => '0'
    );
\setpoint_ch8_down_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_down,
      D => slv_reg2(1),
      Q => \setpoint_ch8_down_reg_n_0_[1]\,
      R => '0'
    );
\setpoint_ch8_down_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_down,
      D => slv_reg2(20),
      Q => \setpoint_ch8_down_reg_n_0_[20]\,
      R => '0'
    );
\setpoint_ch8_down_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_down,
      D => slv_reg2(21),
      Q => \setpoint_ch8_down_reg_n_0_[21]\,
      R => '0'
    );
\setpoint_ch8_down_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_down,
      D => slv_reg2(22),
      Q => \setpoint_ch8_down_reg_n_0_[22]\,
      R => '0'
    );
\setpoint_ch8_down_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_down,
      D => slv_reg2(23),
      Q => \setpoint_ch8_down_reg_n_0_[23]\,
      R => '0'
    );
\setpoint_ch8_down_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_down,
      D => slv_reg2(24),
      Q => \setpoint_ch8_down_reg_n_0_[24]\,
      R => '0'
    );
\setpoint_ch8_down_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_down,
      D => slv_reg2(25),
      Q => \setpoint_ch8_down_reg_n_0_[25]\,
      R => '0'
    );
\setpoint_ch8_down_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_down,
      D => slv_reg2(26),
      Q => \setpoint_ch8_down_reg_n_0_[26]\,
      R => '0'
    );
\setpoint_ch8_down_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_down,
      D => slv_reg2(27),
      Q => \setpoint_ch8_down_reg_n_0_[27]\,
      R => '0'
    );
\setpoint_ch8_down_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_down,
      D => slv_reg2(28),
      Q => \setpoint_ch8_down_reg_n_0_[28]\,
      R => '0'
    );
\setpoint_ch8_down_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_down,
      D => slv_reg2(29),
      Q => \setpoint_ch8_down_reg_n_0_[29]\,
      R => '0'
    );
\setpoint_ch8_down_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_down,
      D => slv_reg2(2),
      Q => \setpoint_ch8_down_reg_n_0_[2]\,
      R => '0'
    );
\setpoint_ch8_down_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_down,
      D => slv_reg2(30),
      Q => \setpoint_ch8_down_reg_n_0_[30]\,
      R => '0'
    );
\setpoint_ch8_down_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_down,
      D => slv_reg2(31),
      Q => \setpoint_ch8_down_reg_n_0_[31]\,
      R => '0'
    );
\setpoint_ch8_down_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_down,
      D => slv_reg2(3),
      Q => \setpoint_ch8_down_reg_n_0_[3]\,
      R => '0'
    );
\setpoint_ch8_down_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_down,
      D => slv_reg2(4),
      Q => \setpoint_ch8_down_reg_n_0_[4]\,
      R => '0'
    );
\setpoint_ch8_down_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_down,
      D => slv_reg2(5),
      Q => \setpoint_ch8_down_reg_n_0_[5]\,
      R => '0'
    );
\setpoint_ch8_down_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_down,
      D => slv_reg2(6),
      Q => \setpoint_ch8_down_reg_n_0_[6]\,
      R => '0'
    );
\setpoint_ch8_down_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_down,
      D => slv_reg2(7),
      Q => \setpoint_ch8_down_reg_n_0_[7]\,
      R => '0'
    );
\setpoint_ch8_down_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_down,
      D => slv_reg2(8),
      Q => \setpoint_ch8_down_reg_n_0_[8]\,
      R => '0'
    );
\setpoint_ch8_down_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_down,
      D => slv_reg2(9),
      Q => \setpoint_ch8_down_reg_n_0_[9]\,
      R => '0'
    );
\setpoint_ch8_up[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \setpoint_ch0_down[31]_i_2_n_0\,
      I1 => slv_reg1(0),
      I2 => slv_reg1(3),
      I3 => slv_reg1(4),
      I4 => slv_reg1(2),
      I5 => slv_reg1(1),
      O => setpoint_ch8_up
    );
\setpoint_ch8_up_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_up,
      D => slv_reg2(0),
      Q => \setpoint_ch8_up_reg_n_0_[0]\,
      R => '0'
    );
\setpoint_ch8_up_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_up,
      D => slv_reg2(10),
      Q => \setpoint_ch8_up_reg_n_0_[10]\,
      R => '0'
    );
\setpoint_ch8_up_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_up,
      D => slv_reg2(11),
      Q => \setpoint_ch8_up_reg_n_0_[11]\,
      R => '0'
    );
\setpoint_ch8_up_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_up,
      D => slv_reg2(12),
      Q => \setpoint_ch8_up_reg_n_0_[12]\,
      R => '0'
    );
\setpoint_ch8_up_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_up,
      D => slv_reg2(13),
      Q => \setpoint_ch8_up_reg_n_0_[13]\,
      R => '0'
    );
\setpoint_ch8_up_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_up,
      D => slv_reg2(14),
      Q => \setpoint_ch8_up_reg_n_0_[14]\,
      R => '0'
    );
\setpoint_ch8_up_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_up,
      D => slv_reg2(15),
      Q => \setpoint_ch8_up_reg_n_0_[15]\,
      R => '0'
    );
\setpoint_ch8_up_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_up,
      D => slv_reg2(16),
      Q => \setpoint_ch8_up_reg_n_0_[16]\,
      R => '0'
    );
\setpoint_ch8_up_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_up,
      D => slv_reg2(17),
      Q => \setpoint_ch8_up_reg_n_0_[17]\,
      R => '0'
    );
\setpoint_ch8_up_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_up,
      D => slv_reg2(18),
      Q => \setpoint_ch8_up_reg_n_0_[18]\,
      R => '0'
    );
\setpoint_ch8_up_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_up,
      D => slv_reg2(19),
      Q => \setpoint_ch8_up_reg_n_0_[19]\,
      R => '0'
    );
\setpoint_ch8_up_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_up,
      D => slv_reg2(1),
      Q => \setpoint_ch8_up_reg_n_0_[1]\,
      R => '0'
    );
\setpoint_ch8_up_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_up,
      D => slv_reg2(20),
      Q => \setpoint_ch8_up_reg_n_0_[20]\,
      R => '0'
    );
\setpoint_ch8_up_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_up,
      D => slv_reg2(21),
      Q => \setpoint_ch8_up_reg_n_0_[21]\,
      R => '0'
    );
\setpoint_ch8_up_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_up,
      D => slv_reg2(22),
      Q => \setpoint_ch8_up_reg_n_0_[22]\,
      R => '0'
    );
\setpoint_ch8_up_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_up,
      D => slv_reg2(23),
      Q => \setpoint_ch8_up_reg_n_0_[23]\,
      R => '0'
    );
\setpoint_ch8_up_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_up,
      D => slv_reg2(24),
      Q => \setpoint_ch8_up_reg_n_0_[24]\,
      R => '0'
    );
\setpoint_ch8_up_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_up,
      D => slv_reg2(25),
      Q => \setpoint_ch8_up_reg_n_0_[25]\,
      R => '0'
    );
\setpoint_ch8_up_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_up,
      D => slv_reg2(26),
      Q => \setpoint_ch8_up_reg_n_0_[26]\,
      R => '0'
    );
\setpoint_ch8_up_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_up,
      D => slv_reg2(27),
      Q => \setpoint_ch8_up_reg_n_0_[27]\,
      R => '0'
    );
\setpoint_ch8_up_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_up,
      D => slv_reg2(28),
      Q => \setpoint_ch8_up_reg_n_0_[28]\,
      R => '0'
    );
\setpoint_ch8_up_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_up,
      D => slv_reg2(29),
      Q => \setpoint_ch8_up_reg_n_0_[29]\,
      R => '0'
    );
\setpoint_ch8_up_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_up,
      D => slv_reg2(2),
      Q => \setpoint_ch8_up_reg_n_0_[2]\,
      R => '0'
    );
\setpoint_ch8_up_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_up,
      D => slv_reg2(30),
      Q => \setpoint_ch8_up_reg_n_0_[30]\,
      R => '0'
    );
\setpoint_ch8_up_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_up,
      D => slv_reg2(31),
      Q => \setpoint_ch8_up_reg_n_0_[31]\,
      R => '0'
    );
\setpoint_ch8_up_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_up,
      D => slv_reg2(3),
      Q => \setpoint_ch8_up_reg_n_0_[3]\,
      R => '0'
    );
\setpoint_ch8_up_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_up,
      D => slv_reg2(4),
      Q => \setpoint_ch8_up_reg_n_0_[4]\,
      R => '0'
    );
\setpoint_ch8_up_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_up,
      D => slv_reg2(5),
      Q => \setpoint_ch8_up_reg_n_0_[5]\,
      R => '0'
    );
\setpoint_ch8_up_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_up,
      D => slv_reg2(6),
      Q => \setpoint_ch8_up_reg_n_0_[6]\,
      R => '0'
    );
\setpoint_ch8_up_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_up,
      D => slv_reg2(7),
      Q => \setpoint_ch8_up_reg_n_0_[7]\,
      R => '0'
    );
\setpoint_ch8_up_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_up,
      D => slv_reg2(8),
      Q => \setpoint_ch8_up_reg_n_0_[8]\,
      R => '0'
    );
\setpoint_ch8_up_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch8_up,
      D => slv_reg2(9),
      Q => \setpoint_ch8_up_reg_n_0_[9]\,
      R => '0'
    );
\setpoint_ch9_down[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \setpoint_ch0_down[31]_i_2_n_0\,
      I1 => slv_reg1(0),
      I2 => slv_reg1(3),
      I3 => slv_reg1(4),
      I4 => slv_reg1(2),
      I5 => slv_reg1(1),
      O => setpoint_ch9_down
    );
\setpoint_ch9_down_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_down,
      D => slv_reg2(0),
      Q => \setpoint_ch9_down_reg_n_0_[0]\,
      R => '0'
    );
\setpoint_ch9_down_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_down,
      D => slv_reg2(10),
      Q => \setpoint_ch9_down_reg_n_0_[10]\,
      R => '0'
    );
\setpoint_ch9_down_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_down,
      D => slv_reg2(11),
      Q => \setpoint_ch9_down_reg_n_0_[11]\,
      R => '0'
    );
\setpoint_ch9_down_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_down,
      D => slv_reg2(12),
      Q => \setpoint_ch9_down_reg_n_0_[12]\,
      R => '0'
    );
\setpoint_ch9_down_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_down,
      D => slv_reg2(13),
      Q => \setpoint_ch9_down_reg_n_0_[13]\,
      R => '0'
    );
\setpoint_ch9_down_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_down,
      D => slv_reg2(14),
      Q => \setpoint_ch9_down_reg_n_0_[14]\,
      R => '0'
    );
\setpoint_ch9_down_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_down,
      D => slv_reg2(15),
      Q => \setpoint_ch9_down_reg_n_0_[15]\,
      R => '0'
    );
\setpoint_ch9_down_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_down,
      D => slv_reg2(16),
      Q => \setpoint_ch9_down_reg_n_0_[16]\,
      R => '0'
    );
\setpoint_ch9_down_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_down,
      D => slv_reg2(17),
      Q => \setpoint_ch9_down_reg_n_0_[17]\,
      R => '0'
    );
\setpoint_ch9_down_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_down,
      D => slv_reg2(18),
      Q => \setpoint_ch9_down_reg_n_0_[18]\,
      R => '0'
    );
\setpoint_ch9_down_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_down,
      D => slv_reg2(19),
      Q => \setpoint_ch9_down_reg_n_0_[19]\,
      R => '0'
    );
\setpoint_ch9_down_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_down,
      D => slv_reg2(1),
      Q => \setpoint_ch9_down_reg_n_0_[1]\,
      R => '0'
    );
\setpoint_ch9_down_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_down,
      D => slv_reg2(20),
      Q => \setpoint_ch9_down_reg_n_0_[20]\,
      R => '0'
    );
\setpoint_ch9_down_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_down,
      D => slv_reg2(21),
      Q => \setpoint_ch9_down_reg_n_0_[21]\,
      R => '0'
    );
\setpoint_ch9_down_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_down,
      D => slv_reg2(22),
      Q => \setpoint_ch9_down_reg_n_0_[22]\,
      R => '0'
    );
\setpoint_ch9_down_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_down,
      D => slv_reg2(23),
      Q => \setpoint_ch9_down_reg_n_0_[23]\,
      R => '0'
    );
\setpoint_ch9_down_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_down,
      D => slv_reg2(24),
      Q => \setpoint_ch9_down_reg_n_0_[24]\,
      R => '0'
    );
\setpoint_ch9_down_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_down,
      D => slv_reg2(25),
      Q => \setpoint_ch9_down_reg_n_0_[25]\,
      R => '0'
    );
\setpoint_ch9_down_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_down,
      D => slv_reg2(26),
      Q => \setpoint_ch9_down_reg_n_0_[26]\,
      R => '0'
    );
\setpoint_ch9_down_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_down,
      D => slv_reg2(27),
      Q => \setpoint_ch9_down_reg_n_0_[27]\,
      R => '0'
    );
\setpoint_ch9_down_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_down,
      D => slv_reg2(28),
      Q => \setpoint_ch9_down_reg_n_0_[28]\,
      R => '0'
    );
\setpoint_ch9_down_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_down,
      D => slv_reg2(29),
      Q => \setpoint_ch9_down_reg_n_0_[29]\,
      R => '0'
    );
\setpoint_ch9_down_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_down,
      D => slv_reg2(2),
      Q => \setpoint_ch9_down_reg_n_0_[2]\,
      R => '0'
    );
\setpoint_ch9_down_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_down,
      D => slv_reg2(30),
      Q => \setpoint_ch9_down_reg_n_0_[30]\,
      R => '0'
    );
\setpoint_ch9_down_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_down,
      D => slv_reg2(31),
      Q => \setpoint_ch9_down_reg_n_0_[31]\,
      R => '0'
    );
\setpoint_ch9_down_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_down,
      D => slv_reg2(3),
      Q => \setpoint_ch9_down_reg_n_0_[3]\,
      R => '0'
    );
\setpoint_ch9_down_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_down,
      D => slv_reg2(4),
      Q => \setpoint_ch9_down_reg_n_0_[4]\,
      R => '0'
    );
\setpoint_ch9_down_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_down,
      D => slv_reg2(5),
      Q => \setpoint_ch9_down_reg_n_0_[5]\,
      R => '0'
    );
\setpoint_ch9_down_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_down,
      D => slv_reg2(6),
      Q => \setpoint_ch9_down_reg_n_0_[6]\,
      R => '0'
    );
\setpoint_ch9_down_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_down,
      D => slv_reg2(7),
      Q => \setpoint_ch9_down_reg_n_0_[7]\,
      R => '0'
    );
\setpoint_ch9_down_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_down,
      D => slv_reg2(8),
      Q => \setpoint_ch9_down_reg_n_0_[8]\,
      R => '0'
    );
\setpoint_ch9_down_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_down,
      D => slv_reg2(9),
      Q => \setpoint_ch9_down_reg_n_0_[9]\,
      R => '0'
    );
\setpoint_ch9_up[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \setpoint_ch0_down[31]_i_2_n_0\,
      I1 => slv_reg1(0),
      I2 => slv_reg1(3),
      I3 => slv_reg1(4),
      I4 => slv_reg1(2),
      I5 => slv_reg1(1),
      O => setpoint_ch9_up
    );
\setpoint_ch9_up_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_up,
      D => slv_reg2(0),
      Q => \setpoint_ch9_up_reg_n_0_[0]\,
      R => '0'
    );
\setpoint_ch9_up_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_up,
      D => slv_reg2(10),
      Q => \setpoint_ch9_up_reg_n_0_[10]\,
      R => '0'
    );
\setpoint_ch9_up_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_up,
      D => slv_reg2(11),
      Q => \setpoint_ch9_up_reg_n_0_[11]\,
      R => '0'
    );
\setpoint_ch9_up_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_up,
      D => slv_reg2(12),
      Q => \setpoint_ch9_up_reg_n_0_[12]\,
      R => '0'
    );
\setpoint_ch9_up_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_up,
      D => slv_reg2(13),
      Q => \setpoint_ch9_up_reg_n_0_[13]\,
      R => '0'
    );
\setpoint_ch9_up_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_up,
      D => slv_reg2(14),
      Q => \setpoint_ch9_up_reg_n_0_[14]\,
      R => '0'
    );
\setpoint_ch9_up_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_up,
      D => slv_reg2(15),
      Q => \setpoint_ch9_up_reg_n_0_[15]\,
      R => '0'
    );
\setpoint_ch9_up_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_up,
      D => slv_reg2(16),
      Q => \setpoint_ch9_up_reg_n_0_[16]\,
      R => '0'
    );
\setpoint_ch9_up_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_up,
      D => slv_reg2(17),
      Q => \setpoint_ch9_up_reg_n_0_[17]\,
      R => '0'
    );
\setpoint_ch9_up_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_up,
      D => slv_reg2(18),
      Q => \setpoint_ch9_up_reg_n_0_[18]\,
      R => '0'
    );
\setpoint_ch9_up_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_up,
      D => slv_reg2(19),
      Q => \setpoint_ch9_up_reg_n_0_[19]\,
      R => '0'
    );
\setpoint_ch9_up_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_up,
      D => slv_reg2(1),
      Q => \setpoint_ch9_up_reg_n_0_[1]\,
      R => '0'
    );
\setpoint_ch9_up_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_up,
      D => slv_reg2(20),
      Q => \setpoint_ch9_up_reg_n_0_[20]\,
      R => '0'
    );
\setpoint_ch9_up_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_up,
      D => slv_reg2(21),
      Q => \setpoint_ch9_up_reg_n_0_[21]\,
      R => '0'
    );
\setpoint_ch9_up_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_up,
      D => slv_reg2(22),
      Q => \setpoint_ch9_up_reg_n_0_[22]\,
      R => '0'
    );
\setpoint_ch9_up_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_up,
      D => slv_reg2(23),
      Q => \setpoint_ch9_up_reg_n_0_[23]\,
      R => '0'
    );
\setpoint_ch9_up_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_up,
      D => slv_reg2(24),
      Q => \setpoint_ch9_up_reg_n_0_[24]\,
      R => '0'
    );
\setpoint_ch9_up_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_up,
      D => slv_reg2(25),
      Q => \setpoint_ch9_up_reg_n_0_[25]\,
      R => '0'
    );
\setpoint_ch9_up_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_up,
      D => slv_reg2(26),
      Q => \setpoint_ch9_up_reg_n_0_[26]\,
      R => '0'
    );
\setpoint_ch9_up_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_up,
      D => slv_reg2(27),
      Q => \setpoint_ch9_up_reg_n_0_[27]\,
      R => '0'
    );
\setpoint_ch9_up_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_up,
      D => slv_reg2(28),
      Q => \setpoint_ch9_up_reg_n_0_[28]\,
      R => '0'
    );
\setpoint_ch9_up_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_up,
      D => slv_reg2(29),
      Q => \setpoint_ch9_up_reg_n_0_[29]\,
      R => '0'
    );
\setpoint_ch9_up_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_up,
      D => slv_reg2(2),
      Q => \setpoint_ch9_up_reg_n_0_[2]\,
      R => '0'
    );
\setpoint_ch9_up_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_up,
      D => slv_reg2(30),
      Q => \setpoint_ch9_up_reg_n_0_[30]\,
      R => '0'
    );
\setpoint_ch9_up_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_up,
      D => slv_reg2(31),
      Q => \setpoint_ch9_up_reg_n_0_[31]\,
      R => '0'
    );
\setpoint_ch9_up_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_up,
      D => slv_reg2(3),
      Q => \setpoint_ch9_up_reg_n_0_[3]\,
      R => '0'
    );
\setpoint_ch9_up_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_up,
      D => slv_reg2(4),
      Q => \setpoint_ch9_up_reg_n_0_[4]\,
      R => '0'
    );
\setpoint_ch9_up_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_up,
      D => slv_reg2(5),
      Q => \setpoint_ch9_up_reg_n_0_[5]\,
      R => '0'
    );
\setpoint_ch9_up_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_up,
      D => slv_reg2(6),
      Q => \setpoint_ch9_up_reg_n_0_[6]\,
      R => '0'
    );
\setpoint_ch9_up_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_up,
      D => slv_reg2(7),
      Q => \setpoint_ch9_up_reg_n_0_[7]\,
      R => '0'
    );
\setpoint_ch9_up_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_up,
      D => slv_reg2(8),
      Q => \setpoint_ch9_up_reg_n_0_[8]\,
      R => '0'
    );
\setpoint_ch9_up_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => setpoint_ch9_up,
      D => slv_reg2(9),
      Q => \setpoint_ch9_up_reg_n_0_[9]\,
      R => '0'
    );
\slv_reg0[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s00_axi_wdata(0),
      I1 => \slv_reg0[0]_i_2_n_0\,
      I2 => p_0_in(0),
      I3 => slv_reg0(0),
      O => \slv_reg0[0]_i_1_n_0\
    );
\slv_reg0[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(4),
      I2 => \slv_reg1[31]_i_3_n_0\,
      I3 => p_0_in(3),
      I4 => p_0_in(1),
      I5 => s00_axi_wstrb(0),
      O => \slv_reg0[0]_i_2_n_0\
    );
\slv_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \slv_reg0[0]_i_1_n_0\,
      Q => slv_reg0(0),
      R => SS(0)
    );
\slv_reg1[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \slv_reg1[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(1),
      O => \slv_reg1[15]_i_1_n_0\
    );
\slv_reg1[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \slv_reg1[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(2),
      O => \slv_reg1[23]_i_1_n_0\
    );
\slv_reg1[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \slv_reg1[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(3),
      O => \slv_reg1[31]_i_1_n_0\
    );
\slv_reg1[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(4),
      I2 => \slv_reg1[31]_i_3_n_0\,
      I3 => p_0_in(3),
      I4 => p_0_in(1),
      I5 => p_0_in(0),
      O => \slv_reg1[31]_i_2_n_0\
    );
\slv_reg1[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^axi_awready_reg_0\,
      I1 => s00_axi_wvalid,
      I2 => s00_axi_awvalid,
      I3 => \^axi_wready_reg_0\,
      O => \slv_reg1[31]_i_3_n_0\
    );
\slv_reg1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => s00_axi_wstrb(0),
      I1 => p_0_in(1),
      I2 => \slv_reg1[7]_i_2_n_0\,
      I3 => p_0_in(2),
      I4 => p_0_in(0),
      O => \slv_reg1[7]_i_1_n_0\
    );
\slv_reg1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \^axi_awready_reg_0\,
      I2 => s00_axi_wvalid,
      I3 => s00_axi_awvalid,
      I4 => \^axi_wready_reg_0\,
      I5 => p_0_in(4),
      O => \slv_reg1[7]_i_2_n_0\
    );
\slv_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg1(0),
      R => SS(0)
    );
\slv_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg1(10),
      R => SS(0)
    );
\slv_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg1(11),
      R => SS(0)
    );
\slv_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg1(12),
      R => SS(0)
    );
\slv_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg1(13),
      R => SS(0)
    );
\slv_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg1(14),
      R => SS(0)
    );
\slv_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg1(15),
      R => SS(0)
    );
\slv_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg1(16),
      R => SS(0)
    );
\slv_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg1(17),
      R => SS(0)
    );
\slv_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg1(18),
      R => SS(0)
    );
\slv_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg1(19),
      R => SS(0)
    );
\slv_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg1(1),
      R => SS(0)
    );
\slv_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg1(20),
      R => SS(0)
    );
\slv_reg1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg1(21),
      R => SS(0)
    );
\slv_reg1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg1(22),
      R => SS(0)
    );
\slv_reg1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg1(23),
      R => SS(0)
    );
\slv_reg1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg1(24),
      R => SS(0)
    );
\slv_reg1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg1(25),
      R => SS(0)
    );
\slv_reg1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg1(26),
      R => SS(0)
    );
\slv_reg1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg1(27),
      R => SS(0)
    );
\slv_reg1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg1(28),
      R => SS(0)
    );
\slv_reg1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg1(29),
      R => SS(0)
    );
\slv_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg1(2),
      R => SS(0)
    );
\slv_reg1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg1(30),
      R => SS(0)
    );
\slv_reg1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg1(31),
      R => SS(0)
    );
\slv_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg1(3),
      R => SS(0)
    );
\slv_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg1(4),
      R => SS(0)
    );
\slv_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg1(5),
      R => SS(0)
    );
\slv_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg1(6),
      R => SS(0)
    );
\slv_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg1(7),
      R => SS(0)
    );
\slv_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg1(8),
      R => SS(0)
    );
\slv_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg1(9),
      R => SS(0)
    );
\slv_reg2[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \slv_reg2[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(1),
      O => \slv_reg2[15]_i_1_n_0\
    );
\slv_reg2[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \slv_reg2[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(2),
      O => \slv_reg2[23]_i_1_n_0\
    );
\slv_reg2[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \slv_reg2[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(3),
      O => \slv_reg2[31]_i_1_n_0\
    );
\slv_reg2[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(4),
      I2 => \slv_reg1[31]_i_3_n_0\,
      I3 => p_0_in(3),
      I4 => p_0_in(1),
      I5 => p_0_in(0),
      O => \slv_reg2[31]_i_2_n_0\
    );
\slv_reg2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => s00_axi_wstrb(0),
      I1 => p_0_in(1),
      I2 => \slv_reg1[7]_i_2_n_0\,
      I3 => p_0_in(2),
      I4 => p_0_in(0),
      O => \slv_reg2[7]_i_1_n_0\
    );
\slv_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg2(0),
      R => SS(0)
    );
\slv_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg2(10),
      R => SS(0)
    );
\slv_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg2(11),
      R => SS(0)
    );
\slv_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg2(12),
      R => SS(0)
    );
\slv_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg2(13),
      R => SS(0)
    );
\slv_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg2(14),
      R => SS(0)
    );
\slv_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg2(15),
      R => SS(0)
    );
\slv_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg2(16),
      R => SS(0)
    );
\slv_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg2(17),
      R => SS(0)
    );
\slv_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg2(18),
      R => SS(0)
    );
\slv_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg2(19),
      R => SS(0)
    );
\slv_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg2(1),
      R => SS(0)
    );
\slv_reg2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg2(20),
      R => SS(0)
    );
\slv_reg2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg2(21),
      R => SS(0)
    );
\slv_reg2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg2(22),
      R => SS(0)
    );
\slv_reg2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg2(23),
      R => SS(0)
    );
\slv_reg2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg2(24),
      R => SS(0)
    );
\slv_reg2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg2(25),
      R => SS(0)
    );
\slv_reg2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg2(26),
      R => SS(0)
    );
\slv_reg2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg2(27),
      R => SS(0)
    );
\slv_reg2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg2(28),
      R => SS(0)
    );
\slv_reg2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg2(29),
      R => SS(0)
    );
\slv_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg2(2),
      R => SS(0)
    );
\slv_reg2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg2(30),
      R => SS(0)
    );
\slv_reg2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg2(31),
      R => SS(0)
    );
\slv_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg2(3),
      R => SS(0)
    );
\slv_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg2(4),
      R => SS(0)
    );
\slv_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg2(5),
      R => SS(0)
    );
\slv_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg2(6),
      R => SS(0)
    );
\slv_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg2(7),
      R => SS(0)
    );
\slv_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg2(8),
      R => SS(0)
    );
\slv_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg2(9),
      R => SS(0)
    );
\slv_reg3[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => s00_axi_wstrb(0),
      I1 => p_0_in(1),
      I2 => \slv_reg1[7]_i_2_n_0\,
      I3 => p_0_in(2),
      I4 => p_0_in(0),
      O => \slv_reg3[4]_i_1_n_0\
    );
\slv_reg3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[4]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg3_reg_n_0_[0]\,
      R => SS(0)
    );
\slv_reg3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[4]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => p_2_in,
      R => SS(0)
    );
\slv_reg3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[4]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg3_reg_n_0_[2]\,
      R => SS(0)
    );
\slv_reg3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[4]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => p_1_in,
      R => SS(0)
    );
\slv_reg3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[4]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg3_reg_n_0_[4]\,
      R => SS(0)
    );
\slv_reg4[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => s00_axi_wdata(0),
      I1 => s00_axi_wstrb(0),
      I2 => \slv_reg4[0]_i_2_n_0\,
      I3 => p_0_in(2),
      I4 => p_0_in(0),
      I5 => slv_reg4(0),
      O => \slv_reg4[0]_i_1_n_0\
    );
\slv_reg4[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => p_0_in(4),
      I1 => \slv_reg1[31]_i_3_n_0\,
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      O => \slv_reg4[0]_i_2_n_0\
    );
\slv_reg4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \slv_reg4[0]_i_1_n_0\,
      Q => slv_reg4(0),
      R => SS(0)
    );
\state[0]__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state(0),
      I1 => \state[0]__0_i_2_n_0\,
      O => \state[0]__0_i_1_n_0\
    );
\state[0]__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \state[0]__0_i_3_n_0\,
      I1 => state(5),
      I2 => state(10),
      I3 => state(6),
      I4 => \state[0]__0_i_4_n_0\,
      I5 => \state[0]__0_i_5_n_0\,
      O => \state[0]__0_i_2_n_0\
    );
\state[0]__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => state(12),
      I1 => state(17),
      I2 => state(22),
      I3 => state(26),
      I4 => \state[0]__0_i_6_n_0\,
      O => \state[0]__0_i_3_n_0\
    );
\state[0]__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => state(23),
      I1 => state(30),
      I2 => state(11),
      I3 => state(13),
      I4 => \state[0]__0_i_7_n_0\,
      O => \state[0]__0_i_4_n_0\
    );
\state[0]__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => state(14),
      I1 => state(20),
      I2 => state(9),
      I3 => state(21),
      I4 => \state[0]__0_i_8_n_0\,
      O => \state[0]__0_i_5_n_0\
    );
\state[0]__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => state(29),
      I1 => state(27),
      I2 => state(25),
      I3 => state(7),
      O => \state[0]__0_i_6_n_0\
    );
\state[0]__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => state(18),
      I1 => state(15),
      I2 => state(28),
      I3 => state(16),
      O => \state[0]__0_i_7_n_0\
    );
\state[0]__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => state(31),
      I1 => state(8),
      I2 => state(24),
      I3 => state(19),
      O => \state[0]__0_i_8_n_0\
    );
\state[0]__0_rep_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state(0),
      I1 => \state[0]__0_i_2_n_0\,
      O => \state[0]__0_rep_i_1_n_0\
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000055770000557F"
    )
        port map (
      I0 => \^state_reg[5]_0\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[4]\,
      I4 => \state_reg_n_0_[0]\,
      I5 => \state_reg_n_0_[1]\,
      O => \state[0]_i_1_n_0\
    );
\state[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^state_reg[7]_0\,
      I1 => \state_reg[12]_i_2_n_6\,
      I2 => \state[31]_i_5_n_0\,
      O => \state[10]_i_1_n_0\
    );
\state[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^state_reg[7]_0\,
      I1 => \state_reg[12]_i_2_n_5\,
      I2 => \state[31]_i_5_n_0\,
      O => \state[11]_i_1_n_0\
    );
\state[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^state_reg[7]_0\,
      I1 => \state_reg[12]_i_2_n_4\,
      I2 => \state[31]_i_5_n_0\,
      O => \state[12]_i_1_n_0\
    );
\state[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^state_reg[7]_0\,
      I1 => \state_reg[16]_i_2_n_7\,
      I2 => \state[31]_i_5_n_0\,
      O => \state[13]_i_1_n_0\
    );
\state[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^state_reg[7]_0\,
      I1 => \state_reg[16]_i_2_n_6\,
      I2 => \state[31]_i_5_n_0\,
      O => \state[14]_i_1_n_0\
    );
\state[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^state_reg[7]_0\,
      I1 => \state_reg[16]_i_2_n_5\,
      I2 => \state[31]_i_5_n_0\,
      O => \state[15]_i_1_n_0\
    );
\state[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^state_reg[7]_0\,
      I1 => \state_reg[16]_i_2_n_4\,
      I2 => \state[31]_i_5_n_0\,
      O => \state[16]_i_1_n_0\
    );
\state[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^state_reg[7]_0\,
      I1 => \state_reg[20]_i_2_n_7\,
      I2 => \state[31]_i_5_n_0\,
      O => \state[17]_i_1_n_0\
    );
\state[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^state_reg[7]_0\,
      I1 => \state_reg[20]_i_2_n_6\,
      I2 => \state[31]_i_5_n_0\,
      O => \state[18]_i_1_n_0\
    );
\state[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^state_reg[7]_0\,
      I1 => \state_reg[20]_i_2_n_5\,
      I2 => \state[31]_i_5_n_0\,
      O => \state[19]_i_1_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAABFFFFAAAB"
    )
        port map (
      I0 => \state[1]_i_2_n_0\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \state_reg_n_0_[4]\,
      I3 => \state[1]_i_3_n_0\,
      I4 => \state_reg[3]_i_3_n_7\,
      I5 => \state[1]_i_4_n_0\,
      O => \state[1]_i_1_n_0\
    );
\state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100010000008"
    )
        port map (
      I0 => \^state_reg[5]_0\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[4]\,
      I4 => \state_reg_n_0_[0]\,
      I5 => \state_reg_n_0_[1]\,
      O => \state[1]_i_2_n_0\
    );
\state[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0099FFF9"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \^state_reg[5]_0\,
      I4 => \state_reg[3]_i_3_n_7\,
      O => \state[1]_i_3_n_0\
    );
\state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCF5CFC5CF"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \^state_reg[5]_0\,
      I2 => \state_reg_n_0_[4]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[0]\,
      I5 => \state_reg_n_0_[3]\,
      O => \state[1]_i_4_n_0\
    );
\state[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^state_reg[7]_0\,
      I1 => \state_reg[20]_i_2_n_4\,
      I2 => \state[31]_i_5_n_0\,
      O => \state[20]_i_1_n_0\
    );
\state[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^state_reg[7]_0\,
      I1 => \state_reg[24]_i_2_n_7\,
      I2 => \state[31]_i_5_n_0\,
      O => \state[21]_i_1_n_0\
    );
\state[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^state_reg[7]_0\,
      I1 => \state_reg[24]_i_2_n_6\,
      I2 => \state[31]_i_5_n_0\,
      O => \state[22]_i_1_n_0\
    );
\state[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^state_reg[7]_0\,
      I1 => \state_reg[24]_i_2_n_5\,
      I2 => \state[31]_i_5_n_0\,
      O => \state[23]_i_1_n_0\
    );
\state[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^state_reg[7]_0\,
      I1 => \state_reg[24]_i_2_n_4\,
      I2 => \state[31]_i_5_n_0\,
      O => \state[24]_i_1_n_0\
    );
\state[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^state_reg[7]_0\,
      I1 => \state_reg[28]_i_2_n_7\,
      I2 => \state[31]_i_5_n_0\,
      O => \state[25]_i_1_n_0\
    );
\state[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^state_reg[7]_0\,
      I1 => \state_reg[28]_i_2_n_6\,
      I2 => \state[31]_i_5_n_0\,
      O => \state[26]_i_1_n_0\
    );
\state[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^state_reg[7]_0\,
      I1 => \state_reg[28]_i_2_n_5\,
      I2 => \state[31]_i_5_n_0\,
      O => \state[27]_i_1_n_0\
    );
\state[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^state_reg[7]_0\,
      I1 => \state_reg[28]_i_2_n_4\,
      I2 => \state[31]_i_5_n_0\,
      O => \state[28]_i_1_n_0\
    );
\state[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^state_reg[7]_0\,
      I1 => \state_reg[31]_i_4_n_7\,
      I2 => \state[31]_i_5_n_0\,
      O => \state[29]_i_1_n_0\
    );
\state[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state[31]_i_1_n_0\,
      I1 => \^state_reg[7]_0\,
      O => \state[2]_i_1_n_0\
    );
\state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08FF0FFFFFFF0F"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state[2]_i_3_n_0\,
      I3 => \state[2]_i_4_n_0\,
      I4 => \^state_reg[4]_0\,
      I5 => \state[2]_i_5_n_0\,
      O => \state[2]_i_2_n_0\
    );
\state[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF40FF"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg[3]_i_3_n_6\,
      I4 => \^state_reg[5]_0\,
      O => \state[2]_i_3_n_0\
    );
\state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000006000"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[4]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \^state_reg[5]_0\,
      I5 => \state_reg_n_0_[3]\,
      O => \state[2]_i_4_n_0\
    );
\state[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"555554BF"
    )
        port map (
      I0 => \state_reg[3]_i_3_n_6\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \^state_reg[5]_0\,
      O => \state[2]_i_5_n_0\
    );
\state[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^state_reg[7]_0\,
      I1 => \state_reg[31]_i_4_n_6\,
      I2 => \state[31]_i_5_n_0\,
      O => \state[30]_i_1_n_0\
    );
\state[31]__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \state[0]__0_i_2_n_0\,
      I1 => state(1),
      I2 => state(3),
      I3 => state(0),
      I4 => state(2),
      O => \state[31]__0_i_1_n_0\
    );
\state[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0041"
    )
        port map (
      I0 => \^state_reg[5]_0\,
      I1 => \state[31]_i_3_n_0\,
      I2 => \state_reg_n_0_[4]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \^var_0_reg_0\,
      I5 => \^state_reg[4]_1\,
      O => \state[31]_i_1_n_0\
    );
\state[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^state_reg[7]_0\,
      I1 => \state_reg[31]_i_4_n_5\,
      I2 => \state[31]_i_5_n_0\,
      O => \state[31]_i_2_n_0\
    );
\state[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[1]\,
      O => \state[31]_i_3_n_0\
    );
\state[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8D8D8C9C9C9C9C9"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \^state_reg[5]_0\,
      I2 => \state_reg_n_0_[4]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[0]\,
      I5 => \state_reg_n_0_[2]\,
      O => \state[31]_i_5_n_0\
    );
\state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20002000AAAA2000"
    )
        port map (
      I0 => \^state_reg[7]_0\,
      I1 => \state[3]_i_2_n_0\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \state_reg[3]_i_3_n_5\,
      I5 => \state[31]_i_5_n_0\,
      O => \state[3]_i_1_n_0\
    );
\state[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \^state_reg[5]_0\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[4]\,
      O => \state[3]_i_2_n_0\
    );
\state[4]__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ch1[31]_i_1_n_0\,
      I1 => \state[31]__0_i_1_n_0\,
      I2 => state0(4),
      O => \state[4]__0_i_1_n_0\
    );
\state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5544FFFF44400000"
    )
        port map (
      I0 => \^state_reg[4]_1\,
      I1 => \state_reg[3]_i_3_n_4\,
      I2 => \state[4]_i_2_n_0\,
      I3 => \state[4]_i_3_n_0\,
      I4 => \state[31]_i_1_n_0\,
      I5 => \state_reg_n_0_[4]\,
      O => \state[4]_i_1_n_0\
    );
\state[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^state_reg[5]_0\,
      I1 => \state_reg_n_0_[3]\,
      O => \state[4]_i_2_n_0\
    );
\state[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[3]\,
      O => \state[4]_i_3_n_0\
    );
\state[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^state_reg[7]_0\,
      I1 => \state_reg[8]_i_2_n_7\,
      I2 => \state[31]_i_5_n_0\,
      O => \state[5]_i_1_n_0\
    );
\state[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^state_reg[7]_0\,
      I1 => \state_reg[8]_i_2_n_6\,
      I2 => \state[31]_i_5_n_0\,
      O => \state[6]_i_1_n_0\
    );
\state[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^state_reg[7]_0\,
      I1 => \state_reg[8]_i_2_n_5\,
      I2 => \state[31]_i_5_n_0\,
      O => \state[7]_i_1_n_0\
    );
\state[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^state_reg[7]_0\,
      I1 => \state_reg[8]_i_2_n_4\,
      I2 => \state[31]_i_5_n_0\,
      O => \state[8]_i_1_n_0\
    );
\state[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^state_reg[7]_0\,
      I1 => \state_reg[12]_i_2_n_7\,
      I2 => \state[31]_i_5_n_0\,
      O => \state[9]_i_1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sign,
      CE => \state[31]_i_1_n_0\,
      D => \state[0]_i_1_n_0\,
      Q => \state_reg_n_0_[0]\,
      R => \state[2]_i_1_n_0\
    );
\state_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => \state[0]__0_i_1_n_0\,
      Q => state(0),
      R => '0'
    );
\state_reg[0]__0_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => \state[0]__0_rep_i_1_n_0\,
      Q => \state_reg[0]__0_rep_n_0\,
      R => '0'
    );
\state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sign,
      CE => \state[31]_i_1_n_0\,
      D => \state[10]_i_1_n_0\,
      Q => \state_reg_n_0_[10]\,
      R => '0'
    );
\state_reg[10]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => state0(10),
      Q => state(10),
      R => \state[31]__0_i_1_n_0\
    );
\state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sign,
      CE => \state[31]_i_1_n_0\,
      D => \state[11]_i_1_n_0\,
      Q => \state_reg_n_0_[11]\,
      R => '0'
    );
\state_reg[11]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => state0(11),
      Q => state(11),
      R => \state[31]__0_i_1_n_0\
    );
\state_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sign,
      CE => \state[31]_i_1_n_0\,
      D => \state[12]_i_1_n_0\,
      Q => \state_reg_n_0_[12]\,
      R => '0'
    );
\state_reg[12]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => state0(12),
      Q => state(12),
      R => \state[31]__0_i_1_n_0\
    );
\state_reg[12]__0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[8]__0_i_1_n_0\,
      CO(3) => \state_reg[12]__0_i_1_n_0\,
      CO(2) => \state_reg[12]__0_i_1_n_1\,
      CO(1) => \state_reg[12]__0_i_1_n_2\,
      CO(0) => \state_reg[12]__0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => state0(12 downto 9),
      S(3 downto 0) => state(12 downto 9)
    );
\state_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[8]_i_2_n_0\,
      CO(3) => \state_reg[12]_i_2_n_0\,
      CO(2) => \state_reg[12]_i_2_n_1\,
      CO(1) => \state_reg[12]_i_2_n_2\,
      CO(0) => \state_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state_reg[12]_i_2_n_4\,
      O(2) => \state_reg[12]_i_2_n_5\,
      O(1) => \state_reg[12]_i_2_n_6\,
      O(0) => \state_reg[12]_i_2_n_7\,
      S(3) => \state_reg_n_0_[12]\,
      S(2) => \state_reg_n_0_[11]\,
      S(1) => \state_reg_n_0_[10]\,
      S(0) => \state_reg_n_0_[9]\
    );
\state_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sign,
      CE => \state[31]_i_1_n_0\,
      D => \state[13]_i_1_n_0\,
      Q => \state_reg_n_0_[13]\,
      R => '0'
    );
\state_reg[13]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => state0(13),
      Q => state(13),
      R => \state[31]__0_i_1_n_0\
    );
\state_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sign,
      CE => \state[31]_i_1_n_0\,
      D => \state[14]_i_1_n_0\,
      Q => \state_reg_n_0_[14]\,
      R => '0'
    );
\state_reg[14]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => state0(14),
      Q => state(14),
      R => \state[31]__0_i_1_n_0\
    );
\state_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sign,
      CE => \state[31]_i_1_n_0\,
      D => \state[15]_i_1_n_0\,
      Q => \state_reg_n_0_[15]\,
      R => '0'
    );
\state_reg[15]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => state0(15),
      Q => state(15),
      R => \state[31]__0_i_1_n_0\
    );
\state_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sign,
      CE => \state[31]_i_1_n_0\,
      D => \state[16]_i_1_n_0\,
      Q => \state_reg_n_0_[16]\,
      R => '0'
    );
\state_reg[16]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => state0(16),
      Q => state(16),
      R => \state[31]__0_i_1_n_0\
    );
\state_reg[16]__0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[12]__0_i_1_n_0\,
      CO(3) => \state_reg[16]__0_i_1_n_0\,
      CO(2) => \state_reg[16]__0_i_1_n_1\,
      CO(1) => \state_reg[16]__0_i_1_n_2\,
      CO(0) => \state_reg[16]__0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => state0(16 downto 13),
      S(3 downto 0) => state(16 downto 13)
    );
\state_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[12]_i_2_n_0\,
      CO(3) => \state_reg[16]_i_2_n_0\,
      CO(2) => \state_reg[16]_i_2_n_1\,
      CO(1) => \state_reg[16]_i_2_n_2\,
      CO(0) => \state_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state_reg[16]_i_2_n_4\,
      O(2) => \state_reg[16]_i_2_n_5\,
      O(1) => \state_reg[16]_i_2_n_6\,
      O(0) => \state_reg[16]_i_2_n_7\,
      S(3) => \state_reg_n_0_[16]\,
      S(2) => \state_reg_n_0_[15]\,
      S(1) => \state_reg_n_0_[14]\,
      S(0) => \state_reg_n_0_[13]\
    );
\state_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sign,
      CE => \state[31]_i_1_n_0\,
      D => \state[17]_i_1_n_0\,
      Q => \state_reg_n_0_[17]\,
      R => '0'
    );
\state_reg[17]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => state0(17),
      Q => state(17),
      R => \state[31]__0_i_1_n_0\
    );
\state_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sign,
      CE => \state[31]_i_1_n_0\,
      D => \state[18]_i_1_n_0\,
      Q => \state_reg_n_0_[18]\,
      R => '0'
    );
\state_reg[18]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => state0(18),
      Q => state(18),
      R => \state[31]__0_i_1_n_0\
    );
\state_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sign,
      CE => \state[31]_i_1_n_0\,
      D => \state[19]_i_1_n_0\,
      Q => \state_reg_n_0_[19]\,
      R => '0'
    );
\state_reg[19]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => state0(19),
      Q => state(19),
      R => \state[31]__0_i_1_n_0\
    );
\state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sign,
      CE => \state[31]_i_1_n_0\,
      D => \state[1]_i_1_n_0\,
      Q => \state_reg_n_0_[1]\,
      R => \state[2]_i_1_n_0\
    );
\state_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => state0(1),
      Q => state(1),
      R => \state[31]__0_i_1_n_0\
    );
\state_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sign,
      CE => \state[31]_i_1_n_0\,
      D => \state[20]_i_1_n_0\,
      Q => \state_reg_n_0_[20]\,
      R => '0'
    );
\state_reg[20]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => state0(20),
      Q => state(20),
      R => \state[31]__0_i_1_n_0\
    );
\state_reg[20]__0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[16]__0_i_1_n_0\,
      CO(3) => \state_reg[20]__0_i_1_n_0\,
      CO(2) => \state_reg[20]__0_i_1_n_1\,
      CO(1) => \state_reg[20]__0_i_1_n_2\,
      CO(0) => \state_reg[20]__0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => state0(20 downto 17),
      S(3 downto 0) => state(20 downto 17)
    );
\state_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[16]_i_2_n_0\,
      CO(3) => \state_reg[20]_i_2_n_0\,
      CO(2) => \state_reg[20]_i_2_n_1\,
      CO(1) => \state_reg[20]_i_2_n_2\,
      CO(0) => \state_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state_reg[20]_i_2_n_4\,
      O(2) => \state_reg[20]_i_2_n_5\,
      O(1) => \state_reg[20]_i_2_n_6\,
      O(0) => \state_reg[20]_i_2_n_7\,
      S(3) => \state_reg_n_0_[20]\,
      S(2) => \state_reg_n_0_[19]\,
      S(1) => \state_reg_n_0_[18]\,
      S(0) => \state_reg_n_0_[17]\
    );
\state_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sign,
      CE => \state[31]_i_1_n_0\,
      D => \state[21]_i_1_n_0\,
      Q => \state_reg_n_0_[21]\,
      R => '0'
    );
\state_reg[21]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => state0(21),
      Q => state(21),
      R => \state[31]__0_i_1_n_0\
    );
\state_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sign,
      CE => \state[31]_i_1_n_0\,
      D => \state[22]_i_1_n_0\,
      Q => \state_reg_n_0_[22]\,
      R => '0'
    );
\state_reg[22]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => state0(22),
      Q => state(22),
      R => \state[31]__0_i_1_n_0\
    );
\state_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sign,
      CE => \state[31]_i_1_n_0\,
      D => \state[23]_i_1_n_0\,
      Q => \state_reg_n_0_[23]\,
      R => '0'
    );
\state_reg[23]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => state0(23),
      Q => state(23),
      R => \state[31]__0_i_1_n_0\
    );
\state_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sign,
      CE => \state[31]_i_1_n_0\,
      D => \state[24]_i_1_n_0\,
      Q => \state_reg_n_0_[24]\,
      R => '0'
    );
\state_reg[24]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => state0(24),
      Q => state(24),
      R => \state[31]__0_i_1_n_0\
    );
\state_reg[24]__0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[20]__0_i_1_n_0\,
      CO(3) => \state_reg[24]__0_i_1_n_0\,
      CO(2) => \state_reg[24]__0_i_1_n_1\,
      CO(1) => \state_reg[24]__0_i_1_n_2\,
      CO(0) => \state_reg[24]__0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => state0(24 downto 21),
      S(3 downto 0) => state(24 downto 21)
    );
\state_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[20]_i_2_n_0\,
      CO(3) => \state_reg[24]_i_2_n_0\,
      CO(2) => \state_reg[24]_i_2_n_1\,
      CO(1) => \state_reg[24]_i_2_n_2\,
      CO(0) => \state_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state_reg[24]_i_2_n_4\,
      O(2) => \state_reg[24]_i_2_n_5\,
      O(1) => \state_reg[24]_i_2_n_6\,
      O(0) => \state_reg[24]_i_2_n_7\,
      S(3) => \state_reg_n_0_[24]\,
      S(2) => \state_reg_n_0_[23]\,
      S(1) => \state_reg_n_0_[22]\,
      S(0) => \state_reg_n_0_[21]\
    );
\state_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sign,
      CE => \state[31]_i_1_n_0\,
      D => \state[25]_i_1_n_0\,
      Q => \state_reg_n_0_[25]\,
      R => '0'
    );
\state_reg[25]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => state0(25),
      Q => state(25),
      R => \state[31]__0_i_1_n_0\
    );
\state_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sign,
      CE => \state[31]_i_1_n_0\,
      D => \state[26]_i_1_n_0\,
      Q => \state_reg_n_0_[26]\,
      R => '0'
    );
\state_reg[26]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => state0(26),
      Q => state(26),
      R => \state[31]__0_i_1_n_0\
    );
\state_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sign,
      CE => \state[31]_i_1_n_0\,
      D => \state[27]_i_1_n_0\,
      Q => \state_reg_n_0_[27]\,
      R => '0'
    );
\state_reg[27]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => state0(27),
      Q => state(27),
      R => \state[31]__0_i_1_n_0\
    );
\state_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sign,
      CE => \state[31]_i_1_n_0\,
      D => \state[28]_i_1_n_0\,
      Q => \state_reg_n_0_[28]\,
      R => '0'
    );
\state_reg[28]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => state0(28),
      Q => state(28),
      R => \state[31]__0_i_1_n_0\
    );
\state_reg[28]__0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[24]__0_i_1_n_0\,
      CO(3) => \state_reg[28]__0_i_1_n_0\,
      CO(2) => \state_reg[28]__0_i_1_n_1\,
      CO(1) => \state_reg[28]__0_i_1_n_2\,
      CO(0) => \state_reg[28]__0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => state0(28 downto 25),
      S(3 downto 0) => state(28 downto 25)
    );
\state_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[24]_i_2_n_0\,
      CO(3) => \state_reg[28]_i_2_n_0\,
      CO(2) => \state_reg[28]_i_2_n_1\,
      CO(1) => \state_reg[28]_i_2_n_2\,
      CO(0) => \state_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state_reg[28]_i_2_n_4\,
      O(2) => \state_reg[28]_i_2_n_5\,
      O(1) => \state_reg[28]_i_2_n_6\,
      O(0) => \state_reg[28]_i_2_n_7\,
      S(3) => \state_reg_n_0_[28]\,
      S(2) => \state_reg_n_0_[27]\,
      S(1) => \state_reg_n_0_[26]\,
      S(0) => \state_reg_n_0_[25]\
    );
\state_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sign,
      CE => \state[31]_i_1_n_0\,
      D => \state[29]_i_1_n_0\,
      Q => \state_reg_n_0_[29]\,
      R => '0'
    );
\state_reg[29]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => state0(29),
      Q => state(29),
      R => \state[31]__0_i_1_n_0\
    );
\state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sign,
      CE => \state[31]_i_1_n_0\,
      D => \state[2]_i_2_n_0\,
      Q => \state_reg_n_0_[2]\,
      R => \state[2]_i_1_n_0\
    );
\state_reg[2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => state0(2),
      Q => state(2),
      R => \state[31]__0_i_1_n_0\
    );
\state_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sign,
      CE => \state[31]_i_1_n_0\,
      D => \state[30]_i_1_n_0\,
      Q => \state_reg_n_0_[30]\,
      R => '0'
    );
\state_reg[30]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => state0(30),
      Q => state(30),
      R => \state[31]__0_i_1_n_0\
    );
\state_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sign,
      CE => \state[31]_i_1_n_0\,
      D => \state[31]_i_2_n_0\,
      Q => \state_reg_n_0_[31]\,
      R => '0'
    );
\state_reg[31]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => state0(31),
      Q => state(31),
      R => \state[31]__0_i_1_n_0\
    );
\state_reg[31]__0_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[28]__0_i_1_n_0\,
      CO(3 downto 2) => \NLW_state_reg[31]__0_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \state_reg[31]__0_i_2_n_2\,
      CO(0) => \state_reg[31]__0_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_state_reg[31]__0_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => state0(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => state(31 downto 29)
    );
\state_reg[31]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_state_reg[31]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \state_reg[31]_i_4_n_2\,
      CO(0) => \state_reg[31]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_state_reg[31]_i_4_O_UNCONNECTED\(3),
      O(2) => \state_reg[31]_i_4_n_5\,
      O(1) => \state_reg[31]_i_4_n_6\,
      O(0) => \state_reg[31]_i_4_n_7\,
      S(3) => '0',
      S(2) => \state_reg_n_0_[31]\,
      S(1) => \state_reg_n_0_[30]\,
      S(0) => \state_reg_n_0_[29]\
    );
\state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sign,
      CE => \state[31]_i_1_n_0\,
      D => \state[3]_i_1_n_0\,
      Q => \state_reg_n_0_[3]\,
      R => '0'
    );
\state_reg[3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => state0(3),
      Q => state(3),
      R => \state[31]__0_i_1_n_0\
    );
\state_reg[3]__0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \state_reg[3]__0_i_1_n_0\,
      CO(2) => \state_reg[3]__0_i_1_n_1\,
      CO(1) => \state_reg[3]__0_i_1_n_2\,
      CO(0) => \state_reg[3]__0_i_1_n_3\,
      CYINIT => state(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => state0(4 downto 1),
      S(3 downto 0) => state(4 downto 1)
    );
\state_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \state_reg[3]_i_3_n_0\,
      CO(2) => \state_reg[3]_i_3_n_1\,
      CO(1) => \state_reg[3]_i_3_n_2\,
      CO(0) => \state_reg[3]_i_3_n_3\,
      CYINIT => \state_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => \state_reg[3]_i_3_n_4\,
      O(2) => \state_reg[3]_i_3_n_5\,
      O(1) => \state_reg[3]_i_3_n_6\,
      O(0) => \state_reg[3]_i_3_n_7\,
      S(3) => \state_reg_n_0_[4]\,
      S(2) => \state_reg_n_0_[3]\,
      S(1) => \state_reg_n_0_[2]\,
      S(0) => \state_reg_n_0_[1]\
    );
\state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sign,
      CE => '1',
      D => \state[4]_i_1_n_0\,
      Q => \state_reg_n_0_[4]\,
      R => '0'
    );
\state_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => \state[4]__0_i_1_n_0\,
      Q => state(4),
      R => '0'
    );
\state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sign,
      CE => \state[31]_i_1_n_0\,
      D => \state[5]_i_1_n_0\,
      Q => \^state_reg[5]_0\,
      R => '0'
    );
\state_reg[5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => state0(5),
      Q => state(5),
      R => \state[31]__0_i_1_n_0\
    );
\state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sign,
      CE => \state[31]_i_1_n_0\,
      D => \state[6]_i_1_n_0\,
      Q => \state_reg_n_0_[6]\,
      R => '0'
    );
\state_reg[6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => state0(6),
      Q => state(6),
      R => \state[31]__0_i_1_n_0\
    );
\state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sign,
      CE => \state[31]_i_1_n_0\,
      D => \state[7]_i_1_n_0\,
      Q => \state_reg_n_0_[7]\,
      R => '0'
    );
\state_reg[7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => state0(7),
      Q => state(7),
      R => \state[31]__0_i_1_n_0\
    );
\state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sign,
      CE => \state[31]_i_1_n_0\,
      D => \state[8]_i_1_n_0\,
      Q => \state_reg_n_0_[8]\,
      R => '0'
    );
\state_reg[8]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => state0(8),
      Q => state(8),
      R => \state[31]__0_i_1_n_0\
    );
\state_reg[8]__0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[3]__0_i_1_n_0\,
      CO(3) => \state_reg[8]__0_i_1_n_0\,
      CO(2) => \state_reg[8]__0_i_1_n_1\,
      CO(1) => \state_reg[8]__0_i_1_n_2\,
      CO(0) => \state_reg[8]__0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => state0(8 downto 5),
      S(3 downto 0) => state(8 downto 5)
    );
\state_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[3]_i_3_n_0\,
      CO(3) => \state_reg[8]_i_2_n_0\,
      CO(2) => \state_reg[8]_i_2_n_1\,
      CO(1) => \state_reg[8]_i_2_n_2\,
      CO(0) => \state_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state_reg[8]_i_2_n_4\,
      O(2) => \state_reg[8]_i_2_n_5\,
      O(1) => \state_reg[8]_i_2_n_6\,
      O(0) => \state_reg[8]_i_2_n_7\,
      S(3) => \state_reg_n_0_[8]\,
      S(2) => \state_reg_n_0_[7]\,
      S(1) => \state_reg_n_0_[6]\,
      S(0) => \^state_reg[5]_0\
    );
\state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sign,
      CE => \state[31]_i_1_n_0\,
      D => \state[9]_i_1_n_0\,
      Q => \state_reg_n_0_[9]\,
      R => '0'
    );
\state_reg[9]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \^sclk_sign_reg_0\,
      CE => '1',
      D => state0(9),
      Q => state(9),
      R => \state[31]__0_i_1_n_0\
    );
var_0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sign,
      CE => '1',
      D => var_0_reg_1,
      Q => \^var_0_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_IP_AXI_ADC_v2_0 is
  port (
    sclk_sign_reg : out STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    a0 : out STD_LOGIC;
    not_cs : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    hwp_interrupt : out STD_LOGIC;
    data_in_a0 : in STD_LOGIC;
    data_in_b3 : in STD_LOGIC;
    data_in_b0 : in STD_LOGIC;
    data_in_a1 : in STD_LOGIC;
    data_in_b1 : in STD_LOGIC;
    data_in_a2 : in STD_LOGIC;
    data_in_b2 : in STD_LOGIC;
    data_in_a3 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_IP_AXI_ADC_v2_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_IP_AXI_ADC_v2_0 is
  signal IP_AXI_ADC_v2_0_S00_AXI_inst_n_11 : STD_LOGIC;
  signal IP_AXI_ADC_v2_0_S00_AXI_inst_n_12 : STD_LOGIC;
  signal IP_AXI_ADC_v2_0_S00_AXI_inst_n_13 : STD_LOGIC;
  signal IP_AXI_ADC_v2_0_S00_AXI_inst_n_14 : STD_LOGIC;
  signal IP_AXI_ADC_v2_0_S00_AXI_inst_n_15 : STD_LOGIC;
  signal IP_AXI_ADC_v2_0_S00_AXI_inst_n_3 : STD_LOGIC;
  signal IP_AXI_ADC_v2_0_S00_AXI_inst_n_48 : STD_LOGIC;
  signal IP_AXI_ADC_v2_0_S00_AXI_inst_n_49 : STD_LOGIC;
  signal IP_AXI_ADC_v2_0_S00_AXI_inst_n_50 : STD_LOGIC;
  signal IP_AXI_ADC_v2_0_S00_AXI_inst_n_51 : STD_LOGIC;
  signal IP_AXI_ADC_v2_0_S00_AXI_inst_n_52 : STD_LOGIC;
  signal IP_AXI_ADC_v2_0_S00_AXI_inst_n_53 : STD_LOGIC;
  signal IP_AXI_ADC_v2_0_S00_AXI_inst_n_54 : STD_LOGIC;
  signal IP_AXI_ADC_v2_0_S00_AXI_inst_n_55 : STD_LOGIC;
  signal IP_AXI_ADC_v2_0_S00_AXI_inst_n_56 : STD_LOGIC;
  signal IP_AXI_ADC_v2_0_S00_AXI_inst_n_57 : STD_LOGIC;
  signal IP_AXI_ADC_v2_0_S00_AXI_inst_n_8 : STD_LOGIC;
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal \^a0\ : STD_LOGIC;
  signal a0_sign_i_1_n_0 : STD_LOGIC;
  signal aw_en_i_1_n_0 : STD_LOGIC;
  signal axi_awready_i_1_n_0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal \^hwp_interrupt\ : STD_LOGIC;
  signal hwp_interrupt_i_1_n_0 : STD_LOGIC;
  signal \^not_cs\ : STD_LOGIC;
  signal not_cs_sign_i_1_n_0 : STD_LOGIC;
  signal \^s00_axi_bvalid\ : STD_LOGIC;
  signal \^s00_axi_rvalid\ : STD_LOGIC;
  signal sclk_sign_i_1_n_0 : STD_LOGIC;
  signal \^sclk_sign_reg\ : STD_LOGIC;
  signal var_0_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sclk_sign_i_1 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of var_0_i_1 : label is "soft_lutpair29";
begin
  S_AXI_ARREADY <= \^s_axi_arready\;
  S_AXI_AWREADY <= \^s_axi_awready\;
  S_AXI_WREADY <= \^s_axi_wready\;
  a0 <= \^a0\;
  hwp_interrupt <= \^hwp_interrupt\;
  not_cs <= \^not_cs\;
  s00_axi_bvalid <= \^s00_axi_bvalid\;
  s00_axi_rvalid <= \^s00_axi_rvalid\;
  sclk_sign_reg <= \^sclk_sign_reg\;
IP_AXI_ADC_v2_0_S00_AXI_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_IP_AXI_ADC_v2_0_S00_AXI
     port map (
      SS(0) => axi_awready_i_1_n_0,
      a0 => \^a0\,
      a0_sign_reg_0 => a0_sign_i_1_n_0,
      aw_en_reg_0 => IP_AXI_ADC_v2_0_S00_AXI_inst_n_8,
      aw_en_reg_1 => aw_en_i_1_n_0,
      axi_arready_reg_0 => \^s_axi_arready\,
      axi_awready_reg_0 => \^s_axi_awready\,
      axi_bvalid_reg_0 => axi_bvalid_i_1_n_0,
      axi_rvalid_reg_0 => axi_rvalid_i_1_n_0,
      axi_wready_reg_0 => \^s_axi_wready\,
      data_in_a0 => data_in_a0,
      data_in_a1 => data_in_a1,
      data_in_a2 => data_in_a2,
      data_in_a3 => data_in_a3,
      data_in_b0 => data_in_b0,
      data_in_b1 => data_in_b1,
      data_in_b2 => data_in_b2,
      data_in_b3 => data_in_b3,
      \errors_channel_reg[4]_i_2_0\ => IP_AXI_ADC_v2_0_S00_AXI_inst_n_55,
      hwp_interrupt => \^hwp_interrupt\,
      hwp_interrupt_reg_0 => hwp_interrupt_i_1_n_0,
      not_cs => \^not_cs\,
      not_cs_sign_reg_0 => not_cs_sign_i_1_n_0,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(4 downto 0) => s00_axi_araddr(4 downto 0),
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(4 downto 0) => s00_axi_awaddr(4 downto 0),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bvalid => \^s00_axi_bvalid\,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rvalid => \^s00_axi_rvalid\,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid,
      sclk_sign_reg_0 => \^sclk_sign_reg\,
      sclk_sign_reg_1 => sclk_sign_i_1_n_0,
      \slv_reg4_reg[0]_0\ => IP_AXI_ADC_v2_0_S00_AXI_inst_n_56,
      \slv_reg4_reg[0]_1\ => IP_AXI_ADC_v2_0_S00_AXI_inst_n_57,
      \state_reg[0]_0\ => IP_AXI_ADC_v2_0_S00_AXI_inst_n_53,
      \state_reg[1]_0\ => IP_AXI_ADC_v2_0_S00_AXI_inst_n_49,
      \state_reg[2]_0\ => IP_AXI_ADC_v2_0_S00_AXI_inst_n_14,
      \state_reg[2]_1\ => IP_AXI_ADC_v2_0_S00_AXI_inst_n_51,
      \state_reg[3]_0\ => IP_AXI_ADC_v2_0_S00_AXI_inst_n_50,
      \state_reg[3]_1\ => IP_AXI_ADC_v2_0_S00_AXI_inst_n_52,
      \state_reg[4]_0\ => IP_AXI_ADC_v2_0_S00_AXI_inst_n_11,
      \state_reg[4]_1\ => IP_AXI_ADC_v2_0_S00_AXI_inst_n_15,
      \state_reg[4]__0_0\ => IP_AXI_ADC_v2_0_S00_AXI_inst_n_48,
      \state_reg[4]__0_1\ => IP_AXI_ADC_v2_0_S00_AXI_inst_n_54,
      \state_reg[5]_0\ => IP_AXI_ADC_v2_0_S00_AXI_inst_n_12,
      \state_reg[7]_0\ => IP_AXI_ADC_v2_0_S00_AXI_inst_n_13,
      var_0_reg_0 => IP_AXI_ADC_v2_0_S00_AXI_inst_n_3,
      var_0_reg_1 => var_0_i_1_n_0
    );
a0_sign_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFBFBFBFAF8F8C8C"
    )
        port map (
      I0 => IP_AXI_ADC_v2_0_S00_AXI_inst_n_49,
      I1 => IP_AXI_ADC_v2_0_S00_AXI_inst_n_51,
      I2 => IP_AXI_ADC_v2_0_S00_AXI_inst_n_13,
      I3 => IP_AXI_ADC_v2_0_S00_AXI_inst_n_14,
      I4 => IP_AXI_ADC_v2_0_S00_AXI_inst_n_15,
      I5 => \^a0\,
      O => a0_sign_i_1_n_0
    );
aw_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F808F8F8F8"
    )
        port map (
      I0 => \^s00_axi_bvalid\,
      I1 => s00_axi_bready,
      I2 => IP_AXI_ADC_v2_0_S00_AXI_inst_n_8,
      I3 => s00_axi_wvalid,
      I4 => s00_axi_awvalid,
      I5 => \^s_axi_awready\,
      O => aw_en_i_1_n_0
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_aresetn,
      O => axi_awready_i_1_n_0
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555C0000000"
    )
        port map (
      I0 => s00_axi_bready,
      I1 => \^s_axi_wready\,
      I2 => s00_axi_awvalid,
      I3 => s00_axi_wvalid,
      I4 => \^s_axi_awready\,
      I5 => \^s00_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s_axi_arready\,
      I2 => \^s00_axi_rvalid\,
      I3 => s00_axi_rready,
      O => axi_rvalid_i_1_n_0
    );
hwp_interrupt_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAFBAAAAAA08"
    )
        port map (
      I0 => IP_AXI_ADC_v2_0_S00_AXI_inst_n_54,
      I1 => IP_AXI_ADC_v2_0_S00_AXI_inst_n_48,
      I2 => IP_AXI_ADC_v2_0_S00_AXI_inst_n_55,
      I3 => IP_AXI_ADC_v2_0_S00_AXI_inst_n_57,
      I4 => IP_AXI_ADC_v2_0_S00_AXI_inst_n_56,
      I5 => \^hwp_interrupt\,
      O => hwp_interrupt_i_1_n_0
    );
not_cs_sign_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBFBBBB33B3"
    )
        port map (
      I0 => IP_AXI_ADC_v2_0_S00_AXI_inst_n_52,
      I1 => IP_AXI_ADC_v2_0_S00_AXI_inst_n_13,
      I2 => IP_AXI_ADC_v2_0_S00_AXI_inst_n_12,
      I3 => IP_AXI_ADC_v2_0_S00_AXI_inst_n_11,
      I4 => IP_AXI_ADC_v2_0_S00_AXI_inst_n_53,
      I5 => \^not_cs\,
      O => not_cs_sign_i_1_n_0
    );
sclk_sign_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => IP_AXI_ADC_v2_0_S00_AXI_inst_n_3,
      I1 => IP_AXI_ADC_v2_0_S00_AXI_inst_n_15,
      I2 => IP_AXI_ADC_v2_0_S00_AXI_inst_n_50,
      I3 => \^sclk_sign_reg\,
      O => sclk_sign_i_1_n_0
    );
var_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"34"
    )
        port map (
      I0 => IP_AXI_ADC_v2_0_S00_AXI_inst_n_15,
      I1 => IP_AXI_ADC_v2_0_S00_AXI_inst_n_50,
      I2 => IP_AXI_ADC_v2_0_S00_AXI_inst_n_3,
      O => var_0_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    sclk : out STD_LOGIC;
    a0 : out STD_LOGIC;
    not_cs : out STD_LOGIC;
    hwp_interrupt : out STD_LOGIC;
    data_in_a0 : in STD_LOGIC;
    data_in_b0 : in STD_LOGIC;
    data_in_a1 : in STD_LOGIC;
    data_in_b1 : in STD_LOGIC;
    data_in_a2 : in STD_LOGIC;
    data_in_b2 : in STD_LOGIC;
    data_in_a3 : in STD_LOGIC;
    data_in_b3 : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_IP_AXI_ADC_1_0,IP_AXI_ADC_v2_0,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "IP_AXI_ADC_v2_0,Vivado 2019.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  attribute x_interface_info : string;
  attribute x_interface_info of hwp_interrupt : signal is "xilinx.com:signal:interrupt:1.0 hwp_interrupt INTERRUPT";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of hwp_interrupt : signal is "XIL_INTERFACENAME hwp_interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute x_interface_info of s00_axi_aclk : signal is "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK";
  attribute x_interface_parameter of s00_axi_aclk : signal is "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 50000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, INSERT_VIP 0";
  attribute x_interface_info of s00_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 S00_AXI_RST RST";
  attribute x_interface_parameter of s00_axi_aresetn : signal is "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of s00_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY";
  attribute x_interface_info of s00_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID";
  attribute x_interface_info of s00_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY";
  attribute x_interface_info of s00_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID";
  attribute x_interface_info of s00_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BREADY";
  attribute x_interface_info of s00_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BVALID";
  attribute x_interface_info of s00_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RREADY";
  attribute x_interface_info of s00_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RVALID";
  attribute x_interface_info of s00_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WREADY";
  attribute x_interface_info of s00_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WVALID";
  attribute x_interface_info of s00_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR";
  attribute x_interface_info of s00_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT";
  attribute x_interface_info of s00_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR";
  attribute x_interface_parameter of s00_axi_awaddr : signal is "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 32, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 7, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of s00_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT";
  attribute x_interface_info of s00_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BRESP";
  attribute x_interface_info of s00_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RDATA";
  attribute x_interface_info of s00_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RRESP";
  attribute x_interface_info of s00_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WDATA";
  attribute x_interface_info of s00_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB";
begin
  s00_axi_bresp(1) <= \<const0>\;
  s00_axi_bresp(0) <= \<const0>\;
  s00_axi_rresp(1) <= \<const0>\;
  s00_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_IP_AXI_ADC_v2_0
     port map (
      S_AXI_ARREADY => s00_axi_arready,
      S_AXI_AWREADY => s00_axi_awready,
      S_AXI_WREADY => s00_axi_wready,
      a0 => a0,
      data_in_a0 => data_in_a0,
      data_in_a1 => data_in_a1,
      data_in_a2 => data_in_a2,
      data_in_a3 => data_in_a3,
      data_in_b0 => data_in_b0,
      data_in_b1 => data_in_b1,
      data_in_b2 => data_in_b2,
      data_in_b3 => data_in_b3,
      hwp_interrupt => hwp_interrupt,
      not_cs => not_cs,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(4 downto 0) => s00_axi_araddr(6 downto 2),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(4 downto 0) => s00_axi_awaddr(6 downto 2),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid,
      sclk_sign_reg => sclk
    );
end STRUCTURE;
