$date
	Mon Jun  9 03:49:51 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module priority_tb $end
$var wire 3 ! out [2:0] $end
$var reg 8 " in [7:0] $end
$var integer 32 # i [31:0] $end
$scope module p_encoder $end
$var wire 8 $ in [7:0] $end
$var reg 3 % out [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
b1 $
b0 #
b1 "
b0 !
$end
#5
b1 !
b1 %
b10 "
b10 $
b1 #
#10
b10 !
b10 %
b100 "
b100 $
b10 #
#15
b11 !
b11 %
b1000 "
b1000 $
b11 #
#20
b100 !
b100 %
b10000 "
b10000 $
b100 #
#25
b101 !
b101 %
b100000 "
b100000 $
b101 #
#30
b110 !
b110 %
b1000000 "
b1000000 $
b110 #
#35
b111 !
b111 %
b10000000 "
b10000000 $
b111 #
#40
b0 !
b0 %
b0 "
b0 $
b1000 #
#45
b110 !
b110 %
b1010101 "
b1010101 $
#50
b101 !
b101 %
b100100 "
b100100 $
#55
b111 !
b111 %
b10000001 "
b10000001 $
#60
b11 !
b11 %
b1001 "
b1001 $
#65
b110 !
b110 %
b1100011 "
b1100011 $
#70
b11 !
b11 %
b1101 "
b1101 $
#80
