digraph "CFG for 'bias_add' function" {
	label="CFG for 'bias_add' function";

	Node0x4c61290 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%6:\l  %7 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %8 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %9 = getelementptr i8, i8 addrspace(4)* %8, i64 4\l  %10 = bitcast i8 addrspace(4)* %9 to i16 addrspace(4)*\l  %11 = load i16, i16 addrspace(4)* %10, align 4, !range !4, !invariant.load !5\l  %12 = zext i16 %11 to i32\l  %13 = mul i32 %7, %12\l  %14 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %15 = add i32 %13, %14\l  %16 = freeze i32 %15\l  %17 = freeze i32 %4\l  %18 = sdiv i32 %16, %17\l  %19 = mul i32 %18, %17\l  %20 = sub i32 %16, %19\l  %21 = icmp slt i32 %18, %3\l  %22 = icmp sgt i32 %4, -1\l  %23 = and i1 %22, %21\l  br i1 %23, label %24, label %36\l|{<s0>T|<s1>F}}"];
	Node0x4c61290:s0 -> Node0x4c635f0;
	Node0x4c61290:s1 -> Node0x4c63680;
	Node0x4c635f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%24:\l24:                                               \l  %25 = mul nsw i32 %18, %4\l  %26 = add nsw i32 %25, %20\l  %27 = sdiv i32 %20, %5\l  %28 = sext i32 %26 to i64\l  %29 = getelementptr inbounds double, double addrspace(1)* %0, i64 %28\l  %30 = load double, double addrspace(1)* %29, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %31 = sext i32 %27 to i64\l  %32 = getelementptr inbounds double, double addrspace(1)* %1, i64 %31\l  %33 = load double, double addrspace(1)* %32, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %34 = fadd contract double %30, %33\l  %35 = getelementptr inbounds double, double addrspace(1)* %2, i64 %28\l  store double %34, double addrspace(1)* %35, align 8, !tbaa !7\l  br label %36\l}"];
	Node0x4c635f0 -> Node0x4c63680;
	Node0x4c63680 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%36:\l36:                                               \l  ret void\l}"];
}
