Checking out Encounter license ...
SOC_Encounter_GXL 8.1 license checkout succeeded.
This Encounter release has been compiled with OA version 22.04-p032.
sourcing /usr/Cadence/SOC/etc/fe/rdaDSL.tcl
*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2008.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: First Encounter v08.10-p004_1 (32bit) 11/04/2008 14:34 (Linux 2.6)
@(#)CDS: NanoRoute v08.10-p008 NR081027-0018/USR58-UB (database version 2.30, 67.1.1) {superthreading v1.11}
@(#)CDS: CeltIC v08.10-p002_1 (32bit) 10/23/2008 22:04:14 (Linux 2.6.9-67.0.10.ELsmp)
@(#)CDS: CTE v08.10-p016_1 (32bit) Oct 26 2008 15:11:51 (Linux 2.6.9-67.0.10.ELsmp)
@(#)CDS: CPE v08.10-p009
--- Starting "First Encounter v08.10-p004_1" on Fri Oct 10 02:37:42 2025 (mem=62.2M) ---
--- Running on localhost.localdomain (x86_64 w/Linux 2.6.32-431.29.2.el6.x86_64) ---
This version was compiled on Tue Nov 4 14:34:21 PST 2008.
Set DBUPerIGU to 1000.
Set Default Mode Total Cap Scale Factor to 1.00
Set Detail Mode Total Cap Scale Factor to 1.00
Set Coupling Total Cap Scale Factor to 1.00
Set Total Res Scale Factor to 1.00
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD_INTERNAL> uiSetTool stretchWire
**ERROR: (SOCSYT-6788):	Design not in memory
<CMD_INTERNAL> setUIVar rda_Input ui_topcell SYS_TOP
<CMD_INTERNAL> setUIVar rda_Input ui_netlist /home/ahesham/Final_Project/dft/SYS_TOP_DFT_netlist.v
<CMD_INTERNAL> setUIVar rda_Input ui_timelib,min /home/ahesham/Final_Project/std_cells/libs/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.lib
<CMD_INTERNAL> setUIVar rda_Input ui_timelib,max /home/ahesham/Final_Project/std_cells/libs/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.lib
<CMD_INTERNAL> setUIVar rda_Input ui_timelib /home/ahesham/Final_Project/std_cells/libs/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.lib
<CMD_INTERNAL> setUIVar rda_Input ui_leffile {/home/ahesham/Final_Project/std_cells/lef/tsmc13fsg_7lm_tech.lef /home/ahesham/Final_Project/std_cells/lef/tsmc13_m_macros.lef /home/ahesham/Final_Project/pnr/import/SYS_TOP.lef}
<CMD_INTERNAL> setUIVar rda_Input ui_captbl_file /home/ahesham/Final_Project/std_cells/captables/tsmc13fsg.capTbl
<CMD_INTERNAL> setUIVar rda_Input ui_timingcon_file /home/ahesham/Final_Project/dft/SYS_TOP_F.sdc
<CMD_INTERNAL> setUIVar rda_Input ui_pwrnet VDD
<CMD_INTERNAL> setUIVar rda_Input ui_gndnet VSS
<CMD> commitConfig

Loading Lef file /home/ahesham/Final_Project/std_cells/lef/tsmc13fsg_7lm_tech.lef...

Loading Lef file /home/ahesham/Final_Project/std_cells/lef/tsmc13_m_macros.lef...
Set DBUPerIGU to M2 pitch 820.
Initializing default via types and wire widths ...

Loading Lef file /home/ahesham/Final_Project/pnr/import/SYS_TOP.lef...
**WARN: (SOCLF-246):	The 'UNITS' attribute should be set
in the first lef file (technology lef). There is an attempt to set it
in subsequent lef files which will be ignored.
**WARN: (SOCLF-46):	Class CORE macro 'SYS_TOP' has no SITE statement defined.
Class CORE macros require a SITE statement. The SITE FE_CORE_0 was
created and will be used for this macro, using height 180.6000 that
matches the macro SIZE height, and width 0.4100 that matches the
m2 routing pitch. Define the site explicitly in the LEF file, to
this message in the future.

Power Planner/ViaGen version 8.1.45 promoted on 09/01/2008.
viaInitial starts at Fri Oct 10 02:38:04 2025
viaInitial ends at Fri Oct 10 02:38:04 2025
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/home/ahesham/Final_Project/dft/SYS_TOP_DFT_netlist.v'
Inserting temporary buffers to remove assignment statements.
Non-leaf cell SYS_TOP will be treated as a leaf cell.

*** Memory Usage v0.144 (Current mem = 189.008M, initial mem = 62.238M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=189.0M) ***
Set top cell to SYS_TOP.
Reading max timing library '/home/ahesham/Final_Project/std_cells/libs/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.lib' ...
No function defined for cell 'HOLDX1M'. The cell will only be used for analysis.
 read 618 cells in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' 
Reading min timing library '/home/ahesham/Final_Project/std_cells/libs/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.lib' ...
No function defined for cell 'HOLDX1M'. The cell will only be used for analysis.
 read 618 cells in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' 
Reading max timing library '/home/ahesham/Final_Project/std_cells/libs/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.lib' ...
No function defined for cell 'HOLDX1M'. The cell will only be used for analysis.
 read 618 cells in library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c' 
Reading min timing library '/home/ahesham/Final_Project/std_cells/libs/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.lib' ...
No function defined for cell 'HOLDX1M'. The cell will only be used for analysis.
 read 618 cells in library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c' 
**WARN: (SOCSYC-2):	Timing is not defined for cell SYS_TOP.
*** End library_loading (cpu=0.10min, mem=90.9M, fe_cpu=0.16min, fe_mem=280.0M) ***
Starting recursive module instantiation check.
No recursion found.
*****NEW dbFlattenCell is used.
Flattening Cell SYS_TOP ...
*** Netlist is unique.
** info: there are 2533 modules.
** info: there are 1907 stdCell insts.

*** Memory Usage v0.144 (Current mem = 280.215M, initial mem = 62.238M) ***
CTE reading timing constraint file '/home/ahesham/Final_Project/dft/SYS_TOP_F.sdc' ...
**WARN: (TCLCMD-1013):	The SDC set_operating_conditions assertion is not supported. Please use the Encounter setOpCond command to specify library and operating condition information. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File /home/ahesham/Final_Project/dft/SYS_TOP_F.sdc, Line 9).

**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'ALU_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File /home/ahesham/Final_Project/dft/SYS_TOP_F.sdc, Line 48).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'TX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File /home/ahesham/Final_Project/dft/SYS_TOP_F.sdc, Line 51).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'RX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File /home/ahesham/Final_Project/dft/SYS_TOP_F.sdc, Line 54).

INFO (CTE): read_dc_script finished with  4 WARNING
WARNING (CTE-25): Line: 8 of File /home/ahesham/Final_Project/dft/SYS_TOP_F.sdc : Skipped unsupported command: set_units


*** Read timing constraints (cpu=0:00:00.1 mem=295.5M) ***
*info - Done with setDoAssign with 21 assigns removed and 0 assigns could not be removed.
Total number of combinational cells: 433
Total number of sequential cells: 174
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2M BUFX10M BUFX12M BUFX14M BUFX16M BUFX18M BUFX20M BUFX24M BUFX32M BUFX3M CLKBUFX1M BUFX4M BUFX5M BUFX6M BUFX8M CLKBUFX12M CLKBUFX16M CLKBUFX20M CLKBUFX24M CLKBUFX2M CLKBUFX3M CLKBUFX32M CLKBUFX40M CLKBUFX4M CLKBUFX6M CLKBUFX8M
Total number of usable buffers: 26
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1M CLKINVX12M CLKINVX16M CLKINVX20M CLKINVX24M CLKINVX2M CLKINVX3M CLKINVX32M CLKINVX40M CLKINVX4M CLKINVX6M CLKINVX8M INVX10M INVX12M INVX14M INVX16M INVX18M INVX2M INVX1M INVX20M INVX24M INVX32M INVX4M INVX3M INVX6M INVX5M INVX8M INVXLM
Total number of usable inverters: 28
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1M DLY1X4M DLY2X1M DLY2X4M DLY3X1M DLY3X4M DLY4X1M DLY4X4M
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R0
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
**WARN: (SOCDC-1159):	Invalid input transition time. The default 0.1ps input transition time will be used.
Set Input Pin Transition Delay as 0.1 ps.
Reading Capacitance Table File /home/ahesham/Final_Project/std_cells/captables/tsmc13fsg.capTbl ...
Cap Table was created using First Encounter 08.10-p004_1.
Process name: tsmc13fsg.
#WARNING (NRDB-21) The number of routing layer 7 in the database does not match with the value of 10 in the Extended Cap Table file.
<CMD> create_library_set -name min_library -timing "../std_cells/libs/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.lib"
<CMD> create_library_set -name max_library -timing "../std_cells/libs/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.lib"
<CMD> create_library_set -name typ_library -timing "../std_cells/libs/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.lib"
<CMD> create_constraint_mode -name F_mode -sdc_files {../dft/SYS_TOP_F.sdc}
<CMD> create_constraint_mode -name S_mode -sdc_files {../dft/SYS_TOP_S.sdc}
<CMD> create_constraint_mode -name C_mode -sdc_files {../dft/SYS_TOP_C.sdc}
<CMD> create_rc_corner -name RCcorner -cap_table "../std_cells/captables/tsmc13fsg.capTbl"
<CMD> create_delay_corner -name min_corner -library_set min_library -rc_corner RCcorner
<CMD> create_delay_corner -name max_corner -library_set max_library -rc_corner RCcorner
<CMD> create_analysis_view -name setup1_analysis_view -delay_corner max_corner -constraint_mode F_mode
<CMD> create_analysis_view -name hold1_analysis_view  -delay_corner min_corner -constraint_mode F_mode
<CMD> create_analysis_view -name setup2_analysis_view -delay_corner max_corner -constraint_mode S_mode
<CMD> create_analysis_view -name hold2_analysis_view  -delay_corner min_corner -constraint_mode S_mode
<CMD> create_analysis_view -name setup3_analysis_view -delay_corner max_corner -constraint_mode C_mode
<CMD> create_analysis_view -name hold3_analysis_view  -delay_corner min_corner -constraint_mode C_mode
<CMD> set_analysis_view -setup {setup1_analysis_view setup2_analysis_view setup3_analysis_view} -hold {hold1_analysis_view hold2_analysis_view hold3_analysis_view}
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File ../std_cells/captables/tsmc13fsg.capTbl ...
Cap Table was created using First Encounter 08.10-p004_1.
Process name: tsmc13fsg.
#WARNING (NRDB-21) The number of routing layer 7 in the database does not match with the value of 10 in the Extended Cap Table file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 Analysis View: setup1_analysis_view
    RC-Corner Name        : RCcorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../std_cells/captables/tsmc13fsg.capTbl'
    RC-Corner Default Res. Factor      : 1
    RC-Corner Detail Res. Factor       : 1
    RC-Corner Default Cap. Factor      : 1
    RC-Corner Detail Cap. Factor       : 1
    RC-Corner Cross Cap. Factor        : 1
 Analysis View: setup2_analysis_view
    RC-Corner Name        : RCcorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../std_cells/captables/tsmc13fsg.capTbl'
    RC-Corner Default Res. Factor      : 1
    RC-Corner Detail Res. Factor       : 1
    RC-Corner Default Cap. Factor      : 1
    RC-Corner Detail Cap. Factor       : 1
    RC-Corner Cross Cap. Factor        : 1
 Analysis View: setup3_analysis_view
    RC-Corner Name        : RCcorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../std_cells/captables/tsmc13fsg.capTbl'
    RC-Corner Default Res. Factor      : 1
    RC-Corner Detail Res. Factor       : 1
    RC-Corner Default Cap. Factor      : 1
    RC-Corner Detail Cap. Factor       : 1
    RC-Corner Cross Cap. Factor        : 1
 Analysis View: hold1_analysis_view
    RC-Corner Name        : RCcorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../std_cells/captables/tsmc13fsg.capTbl'
    RC-Corner Default Res. Factor      : 1
    RC-Corner Detail Res. Factor       : 1
    RC-Corner Default Cap. Factor      : 1
    RC-Corner Detail Cap. Factor       : 1
    RC-Corner Cross Cap. Factor        : 1
 Analysis View: hold2_analysis_view
    RC-Corner Name        : RCcorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../std_cells/captables/tsmc13fsg.capTbl'
    RC-Corner Default Res. Factor      : 1
    RC-Corner Detail Res. Factor       : 1
    RC-Corner Default Cap. Factor      : 1
    RC-Corner Detail Cap. Factor       : 1
    RC-Corner Cross Cap. Factor        : 1
 Analysis View: hold3_analysis_view
    RC-Corner Name        : RCcorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../std_cells/captables/tsmc13fsg.capTbl'
    RC-Corner Default Res. Factor      : 1
    RC-Corner Detail Res. Factor       : 1
    RC-Corner Default Cap. Factor      : 1
    RC-Corner Detail Cap. Factor       : 1
    RC-Corner Cross Cap. Factor        : 1
*Info: initialize multi-corner CTS.
CTE reading timing constraint file '../dft/SYS_TOP_F.sdc' ...
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../dft/SYS_TOP_F.sdc, Line 9).

**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'ALU_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../dft/SYS_TOP_F.sdc, Line 48).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'TX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../dft/SYS_TOP_F.sdc, Line 51).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'RX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../dft/SYS_TOP_F.sdc, Line 54).

INFO (CTE): read_dc_script finished with  4 WARNING
WARNING (CTE-25): Line: 8 of File ../dft/SYS_TOP_F.sdc : Skipped unsupported command: set_units


CTE reading timing constraint file '../dft/SYS_TOP_S.sdc' ...
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../dft/SYS_TOP_S.sdc, Line 9).

**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (EMS-27):	Message (SOCCTE-286) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (EMS-27):	Message (SOCCTE-289) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'ALU_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../dft/SYS_TOP_S.sdc, Line 48).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'TX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../dft/SYS_TOP_S.sdc, Line 51).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'RX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../dft/SYS_TOP_S.sdc, Line 54).

INFO (CTE): read_dc_script finished with  4 WARNING
WARNING (CTE-25): Line: 8 of File ../dft/SYS_TOP_S.sdc : Skipped unsupported command: set_units


CTE reading timing constraint file '../dft/SYS_TOP_C.sdc' ...
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../dft/SYS_TOP_C.sdc, Line 9).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'ALU_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../dft/SYS_TOP_C.sdc, Line 48).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'TX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../dft/SYS_TOP_C.sdc, Line 51).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'RX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../dft/SYS_TOP_C.sdc, Line 54).

INFO (CTE): read_dc_script finished with  4 WARNING
WARNING (CTE-25): Line: 8 of File ../dft/SYS_TOP_C.sdc : Skipped unsupported command: set_units


CTE reading timing constraint file '../dft/SYS_TOP_F.sdc' ...
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../dft/SYS_TOP_F.sdc, Line 9).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'ALU_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../dft/SYS_TOP_F.sdc, Line 48).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'TX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../dft/SYS_TOP_F.sdc, Line 51).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'RX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../dft/SYS_TOP_F.sdc, Line 54).

INFO (CTE): read_dc_script finished with  4 WARNING
WARNING (CTE-25): Line: 8 of File ../dft/SYS_TOP_F.sdc : Skipped unsupported command: set_units


CTE reading timing constraint file '../dft/SYS_TOP_S.sdc' ...
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../dft/SYS_TOP_S.sdc, Line 9).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'ALU_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../dft/SYS_TOP_S.sdc, Line 48).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'TX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../dft/SYS_TOP_S.sdc, Line 51).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'RX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../dft/SYS_TOP_S.sdc, Line 54).

INFO (CTE): read_dc_script finished with  4 WARNING
WARNING (CTE-25): Line: 8 of File ../dft/SYS_TOP_S.sdc : Skipped unsupported command: set_units


CTE reading timing constraint file '../dft/SYS_TOP_C.sdc' ...
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../dft/SYS_TOP_C.sdc, Line 9).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'ALU_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../dft/SYS_TOP_C.sdc, Line 48).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'TX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../dft/SYS_TOP_C.sdc, Line 51).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'RX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../dft/SYS_TOP_C.sdc, Line 54).

INFO (CTE): read_dc_script finished with  4 WARNING
WARNING (CTE-25): Line: 8 of File ../dft/SYS_TOP_C.sdc : Skipped unsupported command: set_units


Total number of combinational cells: 433
Total number of sequential cells: 174
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX10M BUFX12M BUFX14M BUFX16M BUFX18M BUFX20M BUFX24M BUFX2M BUFX32M BUFX3M BUFX4M BUFX5M BUFX6M BUFX8M CLKBUFX12M CLKBUFX16M CLKBUFX1M CLKBUFX20M CLKBUFX24M CLKBUFX2M CLKBUFX32M CLKBUFX3M CLKBUFX40M CLKBUFX4M CLKBUFX6M CLKBUFX8M
Total number of usable buffers: 26
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX12M CLKINVX16M CLKINVX1M CLKINVX20M CLKINVX24M CLKINVX2M CLKINVX32M CLKINVX3M CLKINVX40M CLKINVX4M CLKINVX6M CLKINVX8M INVX10M INVX12M INVX14M INVX16M INVX18M INVX1M INVX20M INVX24M INVX2M INVX32M INVX3M INVX4M INVX5M INVX6M INVX8M INVXLM
Total number of usable inverters: 28
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1M DLY1X4M DLY2X1M DLY2X4M DLY3X1M DLY3X4M DLY4X1M DLY4X4M
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> floorPlan -d 240.47 160.47 6.0 6.0 6.0 6.0
Adjusting Core to Left to: 6.1500. Core to Bottom to: 6.1500.
<CMD> addRing -spacing_bottom 0.5 -width_left 1 -width_bottom 1 -width_top 1 -spacing_top 0.5 -layer_bottom METAL5 -center 1 -stacked_via_top_layer METAL7 -width_right 1 -around core -jog_distance 0.205 -offset_bottom 0.205 -layer_top METAL5 -threshold 0.205 -offset_left 0.205 -spacing_right 0.5 -spacing_left 0.5 -offset_right 0.205 -offset_top 0.205 -layer_right METAL6 -nets {VSS VDD } -stacked_via_bottom_layer METAL1 -layer_left METAL6


The power planner created 8 wires.

<CMD> verifyConnectivity -type all -noAntenna -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Oct 10 02:40:19 2025

Design Name: SYS_TOP
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (240.4700, 160.4700)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net SO[3]: Found a geometry with bounding box (240.47,80.00) (240.67,80.20) outside design boundary.
Violations for such geometries will be reported.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Oct 10 02:40:19 2025
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> verifyGeometry -noMinArea
 *** Starting Verify Geometry (MEM: 304.9) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 8000
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.1  MEM: 1.0M)

<CMD> addStripe -block_ring_top_layer_limit METAL7 -max_same_layer_jog_length 0.8 -padcore_ring_bottom_layer_limit METAL5 -set_to_set_distance 40 -stacked_via_top_layer METAL7 -padcore_ring_top_layer_limit METAL7 -spacing 0.5 -merge_stripes_value 0.205 -layer METAL6 -block_ring_bottom_layer_limit METAL5 -width 1 -nets {VSS VDD } -stacked_via_bottom_layer METAL1
**WARN: (SOCPP-2008):	AddStripe option -remove_floating_stripe_over_block is ON so all fragmented stripes within a block will be removed.
  To turn OFF, setAddStripeOption -remove_floating_stripe_over_block 0.

Starting stripe generation ...
Stripe generation is complete.

The power planner created 12 wires.

<CMD> zoomBox 27.022 90.013 -14.695 133.816
<CMD> selectWire 7.6500 1.8250 8.6500 157.7450 6 VDD
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 6.1500 3.3250 7.1500 156.2450 6 VSS
<CMD> deleteSelectedFromFPlan
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD_INTERNAL> uiSetTool obstruct
<CMD_INTERNAL> uiSetTool select
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { 1 6 } -blockPinTarget { nearestRingStripe nearestTarget } -padPinPortConnect { allPort oneGeom } -checkAlignedSecondaryPin 1 -blockPin useLef -allowJogging 1 -crossoverViaBottomLayer 1 -allowLayerChange 1 -targetViaTopLayer 7 -crossoverViaTopLayer 7 -targetViaBottomLayer 1 -nets { VSS VDD }
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Fri Oct 10 02:42:03 2025 ***
Sroute/fcroute version 8.1.45 promoted on 09/01/2008.
SPECIAL ROUTE ran on directory: /home/ahesham/Final_Project/pnr
SPECIAL ROUTE ran on machine: localhost.localdomain (Linux 2.6.32-431.29.2.el6.x86_64 x86_64 2.30Ghz)

Begin option processing ...
(from .sroute_6995.conf) srouteConnectPowerBump set to false
(from .sroute_6995.conf) routeSelectNet set to "VSS VDD"
(from .sroute_6995.conf) routeSpecial set to true
(from .sroute_6995.conf) srouteCrossoverViaTopLayer set to 7
(from .sroute_6995.conf) srouteFollowCorePinEnd set to 3
(from .sroute_6995.conf) srouteFollowPadPin set to true
(from .sroute_6995.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_6995.conf) sroutePadPinAllPorts set to true
(from .sroute_6995.conf) sroutePreserveExistingRoutes set to true
(from .sroute_6995.conf) srouteTopLayerLimit set to 6
(from .sroute_6995.conf) srouteTopTargetLayerLimit set to 7
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 483.00 megs.

Reading LEF technology information...
Reading floorplan and netlist information...
**WARN: (SOCSR-2508):	Illegal pin orientation. "N" is assumed.
**WARN: (SOCSR-2508):	Illegal pin orientation. "N" is assumed.
**WARN: (SOCSR-2508):	Illegal pin orientation. "N" is assumed.
**WARN: (SOCSR-2508):	Illegal pin orientation. "N" is assumed.
**WARN: (SOCSR-2508):	Illegal pin orientation. "N" is assumed.
**WARN: (SOCSR-2508):	Illegal pin orientation. "N" is assumed.
**WARN: (SOCSR-2508):	Illegal pin orientation. "N" is assumed.
Finished reading floorplan and netlist information.
   **WARN: CORE MACRO SYS_TOP has no site specification
   A total of 1 warning.
Read in 15 layers, 7 routing layers, 1 overlap layer
Read in 633 macros, 94 used
Read in 93 components
  93 core components: 93 unplaced, 0 placed, 0 fixed
Read in 19 physical pins
  19 physical pins: 0 unplaced, 0 placed, 19 fixed
Read in 19 nets
Read in 2 special nets, 2 routed
Read in 19 terminals
2 nets selected.

Begin power routing ...
**WARN: (SOCSR-554):	Top target layer is beyond top routing layer. Set top target layer to 6.
**WARN: (SOCSR-1253):	Net VDD does not have standard cells to be routed. Please check net list.
**WARN: (SOCSR-1254):	Net VDD does not have block pins to be routed. Please check net list.
**WARN: (SOCSR-1255):	Net VDD does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (SOCSR-1256):	Net VDD does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net VDD does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (SOCSR-1253):	Net VSS does not have standard cells to be routed. Please check net list.
**WARN: (SOCSR-1254):	Net VSS does not have block pins to be routed. Please check net list.
**WARN: (SOCSR-1255):	Net VSS does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (SOCSR-1256):	Net VSS does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net VSS does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (SOCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS VDD
**WARN: (SOCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS VDD
CPU time for FollowPin 0 seconds
**WARN: (SOCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS VSS
**WARN: (SOCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS VSS
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 104
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 52
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 493.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 19 io pins ...
 Updating DB with 64 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Fri Oct 10 02:42:04 2025
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Fri Oct 10 02:42:04 2025

sroute post-processing starts at Fri Oct 10 02:42:04 2025
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Fri Oct 10 02:42:04 2025


sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 9.05 megs
sroute: Total Peak Memory used = 315.49 megs
<CMD> setDrawView fplan
<CMD_INTERNAL> uiSetTool obstruct
<CMD> zoomBox -8.438 163.800 253.078 136.945
<CMD> createObstruct -1.153 153.718 243.266 163.233
<CMD> zoomBox 254.904 -4.373 -20.953 23.265
<CMD> createObstruct -4.330 -8.511 244.867 5.447
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> saveDesign /home/ahesham/Final_Project/pnr/SYS_TOP.enc
Writing Netlist "/home/ahesham/Final_Project/pnr/SYS_TOP.enc.dat/SYS_TOP.v" ...
Saving configuration ...
Saving preference file /home/ahesham/Final_Project/pnr/SYS_TOP.enc.dat/enc.pref.tcl ...
Saving SI fix option to '/home/ahesham/Final_Project/pnr/SYS_TOP.enc.dat/siFix.option'...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=315.5M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=315.5M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...
<CMD> placeDesign -inPlaceOpt -prePlaceOpt
*** Starting placeDesign concurrent flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 40 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
*** Starting "NanoPlace(TM) placement v0.845 (mem=315.5M)" ...
*** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:02.1 mem=372.2M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:02.5 mem=387.3M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (SOCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
#std cell=1867 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=1975 #term=7992 #term/net=4.05, #fixedIo=0, #floatIo=0, #fixedPin=19, #floatPin=0
stdCell: 1867 single + 0 double + 0 multi
Total standard cell length = 8.9925 (mm), area = 0.0258 (mm^2)
Average module density = 0.773.
Density for the design = 0.773.
       = stdcell_area 21933 (25809 um^2) / alloc_area 28356 (33367 um^2).
Pin Density = 0.364.
            = total # of pins 7992 / total Instance area 21933.
Identified 5 spare or floating instances, with no clusters.
Iteration  1: Total net bbox = 5.835e+03 (4.45e+03 1.38e+03)
              Est.  stn bbox = 5.835e+03 (4.45e+03 1.38e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 392.5M
Iteration  2: Total net bbox = 5.835e+03 (4.45e+03 1.38e+03)
              Est.  stn bbox = 5.835e+03 (4.45e+03 1.38e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 392.5M
Iteration  3: Total net bbox = 6.915e+03 (4.85e+03 2.07e+03)
              Est.  stn bbox = 6.915e+03 (4.85e+03 2.07e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 392.5M
Iteration  4: Total net bbox = 2.282e+04 (1.39e+04 8.90e+03)
              Est.  stn bbox = 2.282e+04 (1.39e+04 8.90e+03)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 392.5M
Iteration  5: Total net bbox = 3.015e+04 (1.70e+04 1.31e+04)
              Est.  stn bbox = 3.015e+04 (1.70e+04 1.31e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 392.5M
Iteration  6: Total net bbox = 3.462e+04 (2.01e+04 1.45e+04)
              Est.  stn bbox = 3.462e+04 (2.01e+04 1.45e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 392.5M
Iteration  7: Total net bbox = 3.630e+04 (2.17e+04 1.46e+04)
              Est.  stn bbox = 4.682e+04 (2.79e+04 1.90e+04)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 391.9M
Iteration  8: Total net bbox = 3.630e+04 (2.17e+04 1.46e+04)
              Est.  stn bbox = 4.682e+04 (2.79e+04 1.90e+04)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 392.2M
Iteration  9: Total net bbox = 3.900e+04 (2.21e+04 1.69e+04)
              Est.  stn bbox = 3.900e+04 (2.21e+04 1.69e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 393.2M
Iteration 10: Total net bbox = 4.169e+04 (2.48e+04 1.69e+04)
              Est.  stn bbox = 5.254e+04 (3.11e+04 2.15e+04)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 393.2M
Iteration 11: Total net bbox = 4.482e+04 (2.78e+04 1.70e+04)
              Est.  stn bbox = 5.597e+04 (3.44e+04 2.15e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 393.2M
*** cost = 4.482e+04 (2.78e+04 1.70e+04) (cpu for global=0:00:02.1) real=0:00:02.0***
Core Placement runtime cpu: 0:00:01.7 real: 0:00:01.0
Starting refinePlace ...
Placement tweakage begins.
wire length = 4.539e+04 = 2.820e+04 H + 1.719e+04 V
wire length = 4.024e+04 = 2.321e+04 H + 1.703e+04 V
Placement tweakage ends.
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        25.01 um
  inst (ASYN_FIFO/link_Memory/U149) with max move: (177.53, 80.77) -> (202.54, 80.77)
  mean    (X+Y) =         4.68 um
Total instances flipped : 47
Total instances moved : 1318
*** cpu=0:00:00.0   mem=392.5M  mem(used)=0.0M***
Total net length = 4.028e+04 (2.322e+04 1.706e+04) (ext = 2.095e+03)
*** End of Placement (cpu=0:00:05.3, real=0:00:06.0, mem=392.5M) ***
default core: bins with density >  0.75 = 58.3 % ( 28 / 48 )
*** Free Virtual Timing Model ...(mem=392.5M)
Starting IO pin assignment...
**WARN: (SOCSP-9025):	No scan chain specified/traced.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType bcWc -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 392.5M **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=392.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
Number of multi-gpin terms=189, multi-gpins=378, moved blk term=0/212

Phase 1a route (0:00:00.0 392.5M):
Est net length = 5.137e+04um = 2.828e+04H + 2.309e+04V
Usage: (15.3%H 16.5%V) = (3.421e+04um 4.197e+04um) = (16606 14622)
Obstruct: 147 = 0 (0.0%H) + 147 (2.3%V)
Overflow: 27 = 0 (0.00% H) + 27 (0.44% V)
Number obstruct path=32 reroute=0

Phase 1b route (0:00:00.0 392.5M):
Usage: (15.3%H 16.6%V) = (3.419e+04um 4.204e+04um) = (16598 14647)
Overflow: 27 = 0 (0.00% H) + 27 (0.43% V)

Phase 1c route (0:00:00.0 392.5M):
Usage: (15.2%H 16.5%V) = (3.407e+04um 4.196e+04um) = (16539 14620)
Overflow: 22 = 0 (0.00% H) + 22 (0.35% V)

Phase 1d route (0:00:00.0 392.5M):
Usage: (15.2%H 16.5%V) = (3.407e+04um 4.196e+04um) = (16539 14621)
Overflow: 21 = 0 (0.00% H) + 21 (0.34% V)

Phase 1e route (0:00:00.0 392.5M):
Usage: (15.2%H 16.6%V) = (3.408e+04um 4.198e+04um) = (16542 14626)
Overflow: 12 = 0 (0.00% H) + 12 (0.19% V)

Phase 1f route (0:00:00.0 392.5M):
Usage: (15.3%H 16.6%V) = (3.411e+04um 4.199e+04um) = (16559 14629)
Overflow: 3 = 0 (0.00% H) + 3 (0.05% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	3	 0.05%
--------------------------------------
  0:	0	 0.00%	41	 0.66%
  1:	0	 0.00%	50	 0.81%
  2:	0	 0.00%	62	 1.00%
  3:	0	 0.00%	50	 0.81%
  4:	1	 0.02%	45	 0.73%
  5:	1	 0.02%	43	 0.70%
  6:	6	 0.09%	40	 0.65%
  7:	12	 0.19%	70	 1.13%
  8:	33	 0.52%	127	 2.06%
  9:	64	 1.01%	305	 4.94%
 10:	166	 2.62%	448	 7.25%
 11:	314	 4.96%	726	11.75%
 12:	474	 7.49%	1114	18.03%
 13:	756	11.95%	1151	18.63%
 14:	1154	18.25%	955	15.46%
 15:	1284	20.30%	889	14.39%
 16:	1097	17.34%	23	 0.37%
 17:	576	 9.11%	13	 0.21%
 18:	272	 4.30%	17	 0.28%
 20:	115	 1.82%	6	 0.10%



*** Memory Usage v0.144 (Current mem = 392.531M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.0 392.5M):


*** After '-updateRemainTrks' operation: 

Usage: (15.7%H 17.1%V) = (3.507e+04um 4.336e+04um) = (17022 15109)
Overflow: 20 = 0 (0.00% H) + 20 (0.32% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.02%
 -2:	0	 0.00%	5	 0.08%
 -1:	0	 0.00%	11	 0.18%
--------------------------------------
  0:	0	 0.00%	35	 0.57%
  1:	0	 0.00%	53	 0.86%
  2:	0	 0.00%	63	 1.02%
  3:	2	 0.03%	48	 0.78%
  4:	0	 0.00%	49	 0.79%
  5:	4	 0.06%	40	 0.65%
  6:	4	 0.06%	51	 0.83%
  7:	22	 0.35%	70	 1.13%
  8:	36	 0.57%	145	 2.35%
  9:	72	 1.14%	301	 4.87%
 10:	178	 2.81%	421	 6.81%
 11:	328	 5.19%	742	12.01%
 12:	494	 7.81%	1112	18.00%
 13:	772	12.21%	1140	18.45%
 14:	1149	18.17%	942	15.25%
 15:	1267	20.03%	890	14.41%
 16:	1054	16.66%	23	 0.37%
 17:	559	 8.84%	13	 0.21%
 18:	269	 4.25%	17	 0.28%
 20:	115	 1.82%	6	 0.10%



*** Completed Phase 1 route (0:00:00.1 392.5M) ***


Total length: 5.358e+04um, number of vias: 16348
M1(H) length: 4.525e-01um, number of vias: 7973
M2(V) length: 2.031e+04um, number of vias: 7196
M3(H) length: 2.526e+04um, number of vias: 948
M4(V) length: 5.160e+03um, number of vias: 219
M5(H) length: 2.774e+03um, number of vias: 12
M6(V) length: 8.200e+01um, number of vias: 0
M7(H) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 392.5M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=392.5M) ***
Peak Memory Usage was 392.5M 
*** Finished trialRoute (cpu=0:00:00.1 mem=392.5M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 392.531M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 392.5M)
Number of Loop : 0
Start delay calculation (mem=392.531M)...
Delay calculation completed.
(0:00:00.1 392.531M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 392.5M)
Number of Loop : 0
Start delay calculation (mem=392.531M)...
Delay calculation completed.
(0:00:00.0 392.531M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 392.5M)
Number of Loop : 0
Start delay calculation (mem=392.531M)...
Delay calculation completed.
(0:00:00.0 392.531M 0)
*** CDM Built up (cpu=0:00:00.3  mem= 392.5M) ***
*info: Start fixing DRV (Mem = 392.53M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (392.5M)
*info: 12 clock nets excluded
*info: 2 special nets excluded.
*info: 45 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=392.5M) ***
*info: There are 80 candidate Buffer cells
*info: There are 80 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.773487
Start fixing design rules ... (0:00:00.0 392.5M)
Done fixing design rule (0:00:00.6 392.5M)

Summary:
6 buffers added on 5 nets (with 27 drivers resized)

Density after buffering = 0.775850
*** Completed dpFixDRCViolation (0:00:00.6 392.5M)

*** Starting trialRoute (mem=392.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
Number of multi-gpin terms=194, multi-gpins=389, moved blk term=0/212

Phase 1a route (0:00:00.0 392.5M):
Est net length = 5.134e+04um = 2.826e+04H + 2.308e+04V
Usage: (15.3%H 16.6%V) = (3.421e+04um 4.198e+04um) = (16607 14627)
Obstruct: 147 = 0 (0.0%H) + 147 (2.3%V)
Overflow: 26 = 0 (0.00% H) + 26 (0.42% V)
Number obstruct path=36 reroute=0

Phase 1b route (0:00:00.0 392.5M):
Usage: (15.3%H 16.6%V) = (3.419e+04um 4.206e+04um) = (16596 14654)
Overflow: 26 = 0 (0.00% H) + 26 (0.41% V)

Phase 1c route (0:00:00.0 392.5M):
Usage: (15.2%H 16.6%V) = (3.408e+04um 4.197e+04um) = (16544 14625)
Overflow: 21 = 0 (0.00% H) + 21 (0.33% V)

Phase 1d route (0:00:00.0 392.5M):
Usage: (15.2%H 16.6%V) = (3.408e+04um 4.198e+04um) = (16544 14626)
Overflow: 20 = 0 (0.00% H) + 20 (0.32% V)

Phase 1e route (0:00:00.0 392.5M):
Usage: (15.2%H 16.6%V) = (3.408e+04um 4.199e+04um) = (16546 14630)
Overflow: 13 = 0 (0.00% H) + 13 (0.21% V)

Phase 1f route (0:00:00.0 392.5M):
Usage: (15.3%H 16.6%V) = (3.412e+04um 4.200e+04um) = (16564 14634)
Overflow: 3 = 0 (0.00% H) + 3 (0.05% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	3	 0.05%
--------------------------------------
  0:	0	 0.00%	40	 0.65%
  1:	0	 0.00%	51	 0.83%
  2:	0	 0.00%	62	 1.00%
  3:	0	 0.00%	52	 0.84%
  4:	1	 0.02%	43	 0.70%
  5:	1	 0.02%	43	 0.70%
  6:	6	 0.09%	41	 0.66%
  7:	12	 0.19%	68	 1.10%
  8:	32	 0.51%	129	 2.09%
  9:	62	 0.98%	304	 4.92%
 10:	171	 2.70%	455	 7.36%
 11:	308	 4.87%	720	11.65%
 12:	483	 7.64%	1102	17.84%
 13:	762	12.05%	1158	18.74%
 14:	1153	18.23%	966	15.64%
 15:	1266	20.02%	882	14.28%
 16:	1097	17.34%	24	 0.39%
 17:	585	 9.25%	12	 0.19%
 18:	271	 4.28%	17	 0.28%
 20:	115	 1.82%	6	 0.10%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 392.531M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 392.5M):


*** After '-updateRemainTrks' operation: 

Usage: (15.7%H 17.1%V) = (3.507e+04um 4.336e+04um) = (17020 15107)
Overflow: 21 = 0 (0.00% H) + 21 (0.34% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.02%
 -2:	0	 0.00%	5	 0.08%
 -1:	0	 0.00%	12	 0.19%
--------------------------------------
  0:	0	 0.00%	34	 0.55%
  1:	0	 0.00%	53	 0.86%
  2:	0	 0.00%	65	 1.05%
  3:	2	 0.03%	47	 0.76%
  4:	0	 0.00%	48	 0.78%
  5:	4	 0.06%	40	 0.65%
  6:	4	 0.06%	51	 0.83%
  7:	21	 0.33%	73	 1.18%
  8:	37	 0.58%	138	 2.23%
  9:	68	 1.08%	304	 4.92%
 10:	185	 2.92%	429	 6.94%
 11:	319	 5.04%	732	11.85%
 12:	505	 7.98%	1103	17.85%
 13:	777	12.28%	1146	18.55%
 14:	1147	18.13%	955	15.46%
 15:	1250	19.76%	883	14.29%
 16:	1054	16.66%	24	 0.39%
 17:	569	 9.00%	12	 0.19%
 18:	268	 4.24%	17	 0.28%
 20:	115	 1.82%	6	 0.10%



*** Completed Phase 1 route (0:00:00.1 392.5M) ***


Total length: 5.356e+04um, number of vias: 16356
M1(H) length: 4.525e-01um, number of vias: 7985
M2(V) length: 2.038e+04um, number of vias: 7214
M3(H) length: 2.529e+04um, number of vias: 929
M4(V) length: 5.087e+03um, number of vias: 216
M5(H) length: 2.713e+03um, number of vias: 12
M6(V) length: 8.200e+01um, number of vias: 0
M7(H) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 392.5M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=392.5M) ***
Peak Memory Usage was 392.5M 
*** Finished trialRoute (cpu=0:00:00.2 mem=392.5M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 392.531M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 392.5M)
Number of Loop : 0
Start delay calculation (mem=392.531M)...
Delay calculation completed.
(0:00:00.1 392.531M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 392.5M)
Number of Loop : 0
Start delay calculation (mem=392.531M)...
Delay calculation completed.
(0:00:00.0 392.531M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 392.5M)
Number of Loop : 0
Start delay calculation (mem=392.531M)...
Delay calculation completed.
(0:00:00.0 392.531M 0)
*** CDM Built up (cpu=0:00:00.3  mem= 392.5M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    14
*info:   Prev Max tran violations:   649
*info:
*info: Completed fixing DRV (CPU Time = 0:00:01, Mem = 392.53M).
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 392.5M **
*** Starting optFanout (392.5M)
*info: 12 clock nets excluded
*info: 2 special nets excluded.
*info: 45 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=392.5M) ***
Start fixing timing ... (0:00:00.0 392.5M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.1 392.5M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.775850
*** Completed optFanout (0:00:00.1 392.5M)

**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 392.5M **
*** Timing Is met
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 12 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 77.585% **

*** starting 1-st reclaim pass: 1489 instances 
*** starting 2-nd reclaim pass: 12 instances 


** Area Reclaim Summary: Buffer Deletion = 0 Declone = 2 Downsize = 3 **
** Density Change = 0.042% **
** Density after area reclaim = 77.543% **
*** Finished Area Reclaim (0:00:00.8) ***
density before resizing = 77.543%
* summary of transition time violation fixes:
*summary:      4 instances changed cell type
density after resizing = 77.571%
*** Starting trialRoute (mem=392.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
Number of multi-gpin terms=194, multi-gpins=389, moved blk term=0/212

Phase 1a route (0:00:00.0 392.5M):
Est net length = 5.134e+04um = 2.826e+04H + 2.308e+04V
Usage: (15.3%H 16.6%V) = (3.421e+04um 4.197e+04um) = (16609 14624)
Obstruct: 147 = 0 (0.0%H) + 147 (2.3%V)
Overflow: 26 = 0 (0.00% H) + 26 (0.42% V)
Number obstruct path=36 reroute=0

Phase 1b route (0:00:00.0 392.5M):
Usage: (15.3%H 16.6%V) = (3.419e+04um 4.205e+04um) = (16598 14651)
Overflow: 26 = 0 (0.00% H) + 26 (0.41% V)

Phase 1c route (0:00:00.0 392.5M):
Usage: (15.2%H 16.5%V) = (3.408e+04um 4.196e+04um) = (16546 14621)
Overflow: 21 = 0 (0.00% H) + 21 (0.33% V)

Phase 1d route (0:00:00.0 392.5M):
Usage: (15.2%H 16.5%V) = (3.408e+04um 4.197e+04um) = (16546 14622)
Overflow: 20 = 0 (0.00% H) + 20 (0.32% V)

Phase 1e route (0:00:00.0 392.5M):
Usage: (15.2%H 16.6%V) = (3.409e+04um 4.198e+04um) = (16548 14626)
Overflow: 13 = 0 (0.00% H) + 13 (0.21% V)

Phase 1f route (0:00:00.0 392.5M):
Usage: (15.3%H 16.6%V) = (3.412e+04um 4.199e+04um) = (16566 14630)
Overflow: 3 = 0 (0.00% H) + 3 (0.05% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	3	 0.05%
--------------------------------------
  0:	0	 0.00%	40	 0.65%
  1:	0	 0.00%	51	 0.83%
  2:	0	 0.00%	62	 1.00%
  3:	0	 0.00%	52	 0.84%
  4:	1	 0.02%	43	 0.70%
  5:	1	 0.02%	43	 0.70%
  6:	6	 0.09%	40	 0.65%
  7:	12	 0.19%	68	 1.10%
  8:	32	 0.51%	129	 2.09%
  9:	62	 0.98%	303	 4.90%
 10:	172	 2.72%	455	 7.36%
 11:	309	 4.89%	727	11.77%
 12:	480	 7.59%	1096	17.74%
 13:	767	12.13%	1158	18.74%
 14:	1148	18.15%	967	15.65%
 15:	1265	20.00%	882	14.28%
 16:	1098	17.36%	24	 0.39%
 17:	586	 9.26%	12	 0.19%
 18:	271	 4.28%	17	 0.28%
 20:	115	 1.82%	6	 0.10%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 392.531M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 392.5M):


*** After '-updateRemainTrks' operation: 

Usage: (15.7%H 17.1%V) = (3.507e+04um 4.334e+04um) = (17021 15102)
Overflow: 21 = 0 (0.00% H) + 21 (0.34% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.02%
 -2:	0	 0.00%	5	 0.08%
 -1:	0	 0.00%	12	 0.19%
--------------------------------------
  0:	0	 0.00%	34	 0.55%
  1:	0	 0.00%	53	 0.86%
  2:	0	 0.00%	65	 1.05%
  3:	2	 0.03%	47	 0.76%
  4:	0	 0.00%	48	 0.78%
  5:	4	 0.06%	40	 0.65%
  6:	4	 0.06%	50	 0.81%
  7:	21	 0.33%	74	 1.20%
  8:	37	 0.58%	137	 2.22%
  9:	68	 1.08%	301	 4.87%
 10:	186	 2.94%	432	 6.99%
 11:	320	 5.06%	738	11.95%
 12:	502	 7.94%	1096	17.74%
 13:	781	12.35%	1147	18.57%
 14:	1145	18.10%	956	15.47%
 15:	1246	19.70%	883	14.29%
 16:	1055	16.68%	24	 0.39%
 17:	571	 9.03%	12	 0.19%
 18:	268	 4.24%	17	 0.28%
 20:	115	 1.82%	6	 0.10%



*** Completed Phase 1 route (0:00:00.1 392.5M) ***


Total length: 5.355e+04um, number of vias: 16349
M1(H) length: 4.525e-01um, number of vias: 7981
M2(V) length: 2.038e+04um, number of vias: 7211
M3(H) length: 2.529e+04um, number of vias: 929
M4(V) length: 5.078e+03um, number of vias: 216
M5(H) length: 2.716e+03um, number of vias: 12
M6(V) length: 8.200e+01um, number of vias: 0
M7(H) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 392.5M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=392.5M) ***
Peak Memory Usage was 392.5M 
*** Finished trialRoute (cpu=0:00:00.1 mem=392.5M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 392.531M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 392.5M)
Number of Loop : 0
Start delay calculation (mem=392.531M)...
Delay calculation completed.
(0:00:00.1 392.531M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 392.5M)
Number of Loop : 0
Start delay calculation (mem=392.531M)...
Delay calculation completed.
(0:00:00.0 392.531M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 392.5M)
Number of Loop : 0
Start delay calculation (mem=392.531M)...
Delay calculation completed.
(0:00:00.0 392.531M 0)
*** CDM Built up (cpu=0:00:00.3  mem= 392.5M) ***
**optDesign ... cpu = 0:00:04, real = 0:00:03, mem = 392.5M **
*** Timing Is met
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (SOCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.1)
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 392.5M **
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v0.845 (mem=392.5M)" ...
*** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:01.9 mem=392.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:02.3 mem=392.5M) ***
Options: timingDriven ignoreSpare pinGuide gpeffort=medium 
#std cell=1871 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=1979 #term=8000 #term/net=4.04, #fixedIo=0, #floatIo=0, #fixedPin=19, #floatPin=0
stdCell: 1871 single + 0 double + 0 multi
Total standard cell length = 9.0184 (mm), area = 0.0259 (mm^2)
Average module density = 0.776.
Density for the design = 0.776.
       = stdcell_area 21996 (25883 um^2) / alloc_area 28356 (33367 um^2).
Pin Density = 0.364.
            = total # of pins 8000 / total Instance area 21996.
Identified 5 spare or floating instances, with no clusters.
Iteration 11: Total net bbox = 4.216e+04 (2.49e+04 1.72e+04)
              Est.  stn bbox = 5.311e+04 (3.12e+04 2.19e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 396.3M
Iteration 12: Total net bbox = 4.522e+04 (2.79e+04 1.73e+04)
              Est.  stn bbox = 5.643e+04 (3.45e+04 2.19e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 396.3M
*** cost = 4.522e+04 (2.79e+04 1.73e+04) (cpu for global=0:00:00.4) real=0:00:00.0***
Core Placement runtime cpu: 0:00:00.4 real: 0:00:00.0
Starting refinePlace ...
Placement tweakage begins.
wire length = 4.580e+04 = 2.831e+04 H + 1.749e+04 V
wire length = 4.069e+04 = 2.339e+04 H + 1.731e+04 V
Placement tweakage ends.
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        49.61 um
  inst (REGISTER_FILE/U366) with max move: (15.99, 57.81) -> (28.29, 95.12)
  mean    (X+Y) =         5.10 um
Total instances flipped : 28
Total instances moved : 1311
*** cpu=0:00:00.0   mem=395.1M  mem(used)=0.0M***
Total net length = 4.077e+04 (2.340e+04 1.738e+04) (ext = 1.870e+03)
*** End of Placement (cpu=0:00:03.5, real=0:00:03.0, mem=395.1M) ***
default core: bins with density >  0.75 = 62.5 % ( 30 / 48 )
*** Free Virtual Timing Model ...(mem=395.1M)
Starting IO pin assignment...
**WARN: (SOCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 0:13, real = 0: 0:13, mem = 395.1M **
<CMD> addTieHiLo -cell TIELOM -prefix LTIE
No constraint set for distance
No constraint set for fanout
Existing tie instances of cell TIELOM, if found would be deleted
Deleted 0 physical inst  (cell TIELOM / prefix -).
Deleted 0 logical insts of cell TIELOM with prefix LTIE
INFO: Total Number of Tie Cells (TIELOM) placed: 1
<CMD> addTieHiLo -cell TIEHIM -prefix HTIE
No constraint set for distance
No constraint set for fanout
Existing tie instances of cell TIEHIM, if found would be deleted
Deleted 0 physical inst  (cell TIEHIM / prefix -).
Deleted 0 logical insts of cell TIEHIM with prefix HTIE
INFO: Total Number of Tie Cells (TIEHIM) placed: 5
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (SOCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix SYS_TOP_preCTS -outDir timingReports
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
*** Starting trialRoute (mem=395.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
Number of multi-gpin terms=211, multi-gpins=423, moved blk term=0/235

Phase 1a route (0:00:00.0 395.1M):
Est net length = 5.181e+04um = 2.853e+04H + 2.328e+04V
Usage: (15.4%H 16.6%V) = (3.453e+04um 4.215e+04um) = (16761 14685)
Obstruct: 147 = 0 (0.0%H) + 147 (2.3%V)
Overflow: 30 = 0 (0.00% H) + 30 (0.49% V)
Number obstruct path=58 reroute=0

Phase 1b route (0:00:00.0 395.1M):
Usage: (15.5%H 16.7%V) = (3.456e+04um 4.224e+04um) = (16776 14718)
Overflow: 29 = 0 (0.00% H) + 29 (0.48% V)

Phase 1c route (0:00:00.0 395.1M):
Usage: (15.4%H 16.6%V) = (3.443e+04um 4.217e+04um) = (16714 14694)
Overflow: 21 = 0 (0.00% H) + 21 (0.34% V)

Phase 1d route (0:00:00.0 395.1M):
Usage: (15.4%H 16.6%V) = (3.443e+04um 4.217e+04um) = (16714 14694)
Overflow: 21 = 0 (0.00% H) + 21 (0.34% V)

Phase 1e route (0:00:00.0 395.1M):
Usage: (15.4%H 16.6%V) = (3.444e+04um 4.220e+04um) = (16720 14703)
Overflow: 9 = 0 (0.00% H) + 9 (0.15% V)

Phase 1f route (0:00:00.0 395.1M):
Usage: (15.4%H 16.6%V) = (3.445e+04um 4.221e+04um) = (16725 14706)
Overflow: 4 = 0 (0.00% H) + 4 (0.06% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	4	 0.06%
--------------------------------------
  0:	0	 0.00%	47	 0.76%
  1:	0	 0.00%	59	 0.96%
  2:	0	 0.00%	62	 1.00%
  3:	0	 0.00%	44	 0.71%
  4:	2	 0.03%	42	 0.68%
  5:	2	 0.03%	30	 0.49%
  6:	6	 0.09%	56	 0.91%
  7:	13	 0.21%	66	 1.07%
  8:	27	 0.43%	121	 1.96%
  9:	77	 1.22%	319	 5.16%
 10:	143	 2.26%	386	 6.25%
 11:	275	 4.35%	737	11.93%
 12:	524	 8.28%	1192	19.29%
 13:	788	12.46%	1141	18.47%
 14:	1164	18.40%	931	15.07%
 15:	1306	20.65%	884	14.31%
 16:	1075	17.00%	17	 0.28%
 17:	582	 9.20%	16	 0.26%
 18:	226	 3.57%	18	 0.29%
 20:	115	 1.82%	6	 0.10%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 395.148M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 395.1M):


*** After '-updateRemainTrks' operation: 

Usage: (15.8%H 17.2%V) = (3.537e+04um 4.365e+04um) = (17168 15208)
Overflow: 32 = 0 (0.00% H) + 32 (0.51% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	3	 0.05%
 -2:	0	 0.00%	6	 0.10%
 -1:	0	 0.00%	18	 0.29%
--------------------------------------
  0:	0	 0.00%	34	 0.55%
  1:	0	 0.00%	58	 0.94%
  2:	0	 0.00%	57	 0.92%
  3:	0	 0.00%	50	 0.81%
  4:	4	 0.06%	37	 0.60%
  5:	5	 0.08%	32	 0.52%
  6:	6	 0.09%	67	 1.08%
  7:	14	 0.22%	76	 1.23%
  8:	29	 0.46%	146	 2.36%
  9:	98	 1.55%	299	 4.84%
 10:	155	 2.45%	390	 6.31%
 11:	280	 4.43%	693	11.22%
 12:	540	 8.54%	1227	19.86%
 13:	804	12.71%	1119	18.11%
 14:	1153	18.23%	924	14.96%
 15:	1292	20.43%	886	14.34%
 16:	1052	16.63%	16	 0.26%
 17:	563	 8.90%	16	 0.26%
 18:	215	 3.40%	18	 0.29%
 20:	115	 1.82%	6	 0.10%



*** Completed Phase 1 route (0:00:00.1 395.1M) ***


Total length: 5.413e+04um, number of vias: 16417
M1(H) length: 4.525e-01um, number of vias: 8014
M2(V) length: 2.065e+04um, number of vias: 7246
M3(H) length: 2.569e+04um, number of vias: 932
M4(V) length: 4.959e+03um, number of vias: 213
M5(H) length: 2.653e+03um, number of vias: 12
M6(V) length: 1.706e+02um, number of vias: 0
M7(H) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 395.1M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=395.1M) ***
Peak Memory Usage was 395.1M 
*** Finished trialRoute (cpu=0:00:00.2 mem=395.1M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 395.148M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  2.268  |  2.268  | 15.604  | 78.464  | 214.750 | 19.099  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|  1023   |  1009   |   313   |    7    |    2    |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    1 (1)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 77.634%
Routing Overflow: 0.00% H and 0.51% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.84 sec
Total Real time: 0.0 sec
Total Memory Usage: 395.148438 Mbytes
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (SOCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -preCTS -hold -idealClock -pathReports -slackReports -numPaths 50 -prefix SYS_TOP_preCTS -outDir timingReports
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
*** Starting trialRoute (mem=395.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
Number of multi-gpin terms=211, multi-gpins=423, moved blk term=0/235

Phase 1a route (0:00:00.0 395.1M):
Est net length = 5.181e+04um = 2.853e+04H + 2.328e+04V
Usage: (15.4%H 16.6%V) = (3.453e+04um 4.215e+04um) = (16761 14685)
Obstruct: 147 = 0 (0.0%H) + 147 (2.3%V)
Overflow: 30 = 0 (0.00% H) + 30 (0.49% V)
Number obstruct path=58 reroute=0

Phase 1b route (0:00:00.0 395.1M):
Usage: (15.5%H 16.7%V) = (3.456e+04um 4.224e+04um) = (16776 14718)
Overflow: 29 = 0 (0.00% H) + 29 (0.48% V)

Phase 1c route (0:00:00.0 395.1M):
Usage: (15.4%H 16.6%V) = (3.443e+04um 4.217e+04um) = (16714 14694)
Overflow: 21 = 0 (0.00% H) + 21 (0.34% V)

Phase 1d route (0:00:00.0 395.1M):
Usage: (15.4%H 16.6%V) = (3.443e+04um 4.217e+04um) = (16714 14694)
Overflow: 21 = 0 (0.00% H) + 21 (0.34% V)

Phase 1e route (0:00:00.0 395.1M):
Usage: (15.4%H 16.6%V) = (3.444e+04um 4.220e+04um) = (16720 14703)
Overflow: 9 = 0 (0.00% H) + 9 (0.15% V)

Phase 1f route (0:00:00.0 395.1M):
Usage: (15.4%H 16.6%V) = (3.445e+04um 4.221e+04um) = (16725 14706)
Overflow: 4 = 0 (0.00% H) + 4 (0.06% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	4	 0.06%
--------------------------------------
  0:	0	 0.00%	47	 0.76%
  1:	0	 0.00%	59	 0.96%
  2:	0	 0.00%	62	 1.00%
  3:	0	 0.00%	44	 0.71%
  4:	2	 0.03%	42	 0.68%
  5:	2	 0.03%	30	 0.49%
  6:	6	 0.09%	56	 0.91%
  7:	13	 0.21%	66	 1.07%
  8:	27	 0.43%	121	 1.96%
  9:	77	 1.22%	319	 5.16%
 10:	143	 2.26%	386	 6.25%
 11:	275	 4.35%	737	11.93%
 12:	524	 8.28%	1192	19.29%
 13:	788	12.46%	1141	18.47%
 14:	1164	18.40%	931	15.07%
 15:	1306	20.65%	884	14.31%
 16:	1075	17.00%	17	 0.28%
 17:	582	 9.20%	16	 0.26%
 18:	226	 3.57%	18	 0.29%
 20:	115	 1.82%	6	 0.10%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 395.148M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 395.1M):


*** After '-updateRemainTrks' operation: 

Usage: (15.8%H 17.2%V) = (3.537e+04um 4.365e+04um) = (17168 15208)
Overflow: 32 = 0 (0.00% H) + 32 (0.51% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	3	 0.05%
 -2:	0	 0.00%	6	 0.10%
 -1:	0	 0.00%	18	 0.29%
--------------------------------------
  0:	0	 0.00%	34	 0.55%
  1:	0	 0.00%	58	 0.94%
  2:	0	 0.00%	57	 0.92%
  3:	0	 0.00%	50	 0.81%
  4:	4	 0.06%	37	 0.60%
  5:	5	 0.08%	32	 0.52%
  6:	6	 0.09%	67	 1.08%
  7:	14	 0.22%	76	 1.23%
  8:	29	 0.46%	146	 2.36%
  9:	98	 1.55%	299	 4.84%
 10:	155	 2.45%	390	 6.31%
 11:	280	 4.43%	693	11.22%
 12:	540	 8.54%	1227	19.86%
 13:	804	12.71%	1119	18.11%
 14:	1153	18.23%	924	14.96%
 15:	1292	20.43%	886	14.34%
 16:	1052	16.63%	16	 0.26%
 17:	563	 8.90%	16	 0.26%
 18:	215	 3.40%	18	 0.29%
 20:	115	 1.82%	6	 0.10%



*** Completed Phase 1 route (0:00:00.1 395.1M) ***


Total length: 5.413e+04um, number of vias: 16417
M1(H) length: 4.525e-01um, number of vias: 8014
M2(V) length: 2.065e+04um, number of vias: 7246
M3(H) length: 2.569e+04um, number of vias: 932
M4(V) length: 4.959e+03um, number of vias: 213
M5(H) length: 2.653e+03um, number of vias: 12
M6(V) length: 1.706e+02um, number of vias: 0
M7(H) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 395.1M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=395.1M) ***
Peak Memory Usage was 395.1M 
*** Finished trialRoute (cpu=0:00:00.2 mem=395.1M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 395.148M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.078  |  0.083  |  0.078  | 20.198  | 55.008  |  0.134  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|  1023   |  1009   |   313   |    7    |    2    |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 77.634%
Routing Overflow: 0.00% H and 0.51% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.89 sec
Total Real time: 1.0 sec
Total Memory Usage: 395.148438 Mbytes
<CMD> verifyConnectivity -type all -noAntenna -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Oct 10 02:44:15 2025

Design Name: SYS_TOP
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (240.4700, 160.4700)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net SI[3]: Found a geometry with bounding box (-0.10,120.10) (0.10,120.30) outside design boundary.
Violations for such geometries will be reported.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Oct 10 02:44:15 2025
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 0.000M)

<CMD> verifyConnectivity -type all -noAntenna -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Oct 10 02:44:31 2025

Design Name: SYS_TOP
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (240.4700, 160.4700)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net SI[3]: Found a geometry with bounding box (-0.10,120.10) (0.10,120.30) outside design boundary.
Violations for such geometries will be reported.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Oct 10 02:44:31 2025
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 0.000M)

<CMD> verifyGeometry -noMinArea
 *** Starting Verify Geometry (MEM: 395.1) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 8000
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
**WARN: (SOCVFG-103):	VERIFY GEOMETRY did not complete: Number of violations exceeds the Error Limit [1000]
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 1000
  Overlap     : 0
End Summary

  Verification Complete : 1000 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.7  MEM: 0.0M)

<CMD> clearDrc
<CMD> clockDesign -genSpecOnly Clock.ctstch
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> createClockTreeSpec -output Clock.ctstch

******* createClockTreeSpec begin *******
Options:  -output Clock.ctstch 
createClockTreeSpec extracts the buffer list automatically.
CTE Mode
*Info: Try to find ThroughPin for generated clock RX_CLK
*Info: Found ThroughPin: CLK_DIV_RX/div_clk_reg (CK->Q)
*Info: Try to find ThroughPin for generated clock TX_CLK
*Info: Found ThroughPin: CLK_DIV_TX/div_clk_reg (CK->Q)
*Info: Try to find ThroughPin for generated clock RX_CLK
*Info: Found ThroughPin: CLK_DIV_RX/div_clk_reg (CK->Q)
*Info: Try to find ThroughPin for generated clock TX_CLK
*Info: Found ThroughPin: CLK_DIV_TX/div_clk_reg (CK->Q)
*Info: Try to find ThroughPin for generated clock RX_CLK
*Info: Found ThroughPin: CLK_DIV_RX/div_clk_reg (CK->Q)
*Info: Try to find ThroughPin for generated clock TX_CLK
*Info: Found ThroughPin: CLK_DIV_TX/div_clk_reg (CK->Q)
*Info: Try to find ThroughPin for generated clock RX_CLK
*Info: Found ThroughPin: CLK_DIV_RX/div_clk_reg (CK->Q)
*Info: Try to find ThroughPin for generated clock TX_CLK
*Info: Found ThroughPin: CLK_DIV_TX/div_clk_reg (CK->Q)
*Info: Try to find ThroughPin for generated clock RX_CLK
*Info: Found ThroughPin: CLK_DIV_RX/div_clk_reg (CK->Q)
*Info: Try to find ThroughPin for generated clock TX_CLK
*Info: Found ThroughPin: CLK_DIV_TX/div_clk_reg (CK->Q)
*Info: Try to find ThroughPin for generated clock RX_CLK
*Info: Found ThroughPin: CLK_DIV_RX/div_clk_reg (CK->Q)
*Info: Try to find ThroughPin for generated clock TX_CLK
*Info: Found ThroughPin: CLK_DIV_TX/div_clk_reg (CK->Q)
Total 3 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=395.1M) ***
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View setup1_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View setup2_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View setup3_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View hold1_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View hold2_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View hold3_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View setup1_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View setup2_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View setup3_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View hold1_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View hold2_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View hold3_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

Active Analysis Views for CTS are,
#1 setup1_analysis_view
#2 setup2_analysis_view
#3 setup3_analysis_view
#4 hold1_analysis_view
#5 hold2_analysis_view
#6 hold3_analysis_view
Default Analysis Views is setup1_analysis_view


****** AutoClockRootPin ******
AutoClockRootPin 1: scan_clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF
AutoClockRootPin 2: UART_CLK
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF
AutoClockRootPin 3: REF_CLK
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=395.1M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree  -file Clock.ctstch  ...

changeClockStatus Option :  -all -fixedBuffers 
*** Changed status on (286) instances, and (0) nets in Clock REF_CLK.
*** Changed status on (99) instances, and (0) nets in Clock UART_CLK.
*** Changed status on (0) instances, and (0) nets in Clock scan_clk.
*** End changeClockStatus (cpu=0:00:00.0, real=0:00:00.0, mem=395.1M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree  -file Clock.ctstch  ...

deleteClockTree Option :  -all 
*** 0 Buffers found to be either having FIXED attribute or constraints on it. deleteClockTree may not delete them.*** 
*** Use changeClockStatus to change the FIXED status. ***
*** Removed (0) buffers and (0) inverters in Clock REF_CLK.
*** 0 Buffers found to be either having FIXED attribute or constraints on it. deleteClockTree may not delete them.*** 
*** Use changeClockStatus to change the FIXED status. ***
*** Removed (0) buffers and (0) inverters in Clock UART_CLK.
*** 0 Buffers found to be either having FIXED attribute or constraints on it. deleteClockTree may not delete them.*** 
*** Use changeClockStatus to change the FIXED status. ***
*** Removed (0) buffers and (0) inverters in Clock scan_clk.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 395.148M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=395.1M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree  -file Clock.ctstch  ...
*** Calculating scaling factor for max libraries using the default operating condition of each library.


ckSynthesis Option :  -report clock_report/clock.report -forceReconvergent -breakLoop 
***** Allocate Placement Memory Finished (MEM: 395.148M)

Start to trace clock trees ...
*** Begin Tracer (mem=395.1M) ***
Tracing Clock scan_clk ...
Tracing Clock UART_CLK ...
 ** Pin U1_mux2X1/U1/Y is a crossover pin between Clock scan_clk and UART_CLK
Tracing Clock REF_CLK ...
 ** Pin U0_mux2X1/U1/Y is a crossover pin between Clock scan_clk and REF_CLK
*** End Tracer (mem=395.2M) ***
***** Allocate Obstruction Memory  Finished (MEM: 395.148M)

****** Clock Tree (scan_clk) Structure
Max. Skew           : 200(ps)
Max. Sink Transition: 50(ps)
Max. Buf Transition : 50(ps)
Max. Delay          : 0(ps)
Min. Delay          : 0(ps)
Buffer              : (CLKINVX6M) (BUFX8M) (CLKINVX8M) (BUFX10M) (CLKINVX12M) (BUFX12M) (CLKBUFX12M) (BUFX14M) (CLKBUFX16M) (BUFX16M) (CLKINVX16M) (BUFX18M) (BUFX20M) (CLKINVX20M) (CLKBUFX20M) (CLKBUFX24M) (BUFX24M) (CLKINVX24M) (CLKBUFX32M) (BUFX32M) (CLKINVX32M) (CLKBUFX40M) (CLKINVX40M) 
Nr. Subtrees                    : 10
Nr. Sinks                       : 374
Nr.          Rising  Sync Pins  : 374
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (U3_mux2X1/U1/B)
Output_Pin: (U3_mux2X1/U1/Y)
Output_Net: (RX_CLK_M)   
**** CK_START: TopDown Tree Construction for RX_CLK_M (30-leaf) (maxFan=50) (mem=395.1M)

Find 0 route_obs, 2 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Trig. Edge Skew=9[444,453*] trVio=B80(151)S14(419)ps N30 B3 G1 A8(8.0) L[4,4] C3/1 score=61308 cpu=0:00:01.0 mem=395M 

**** CK_END: TopDown Tree Construction for RX_CLK_M (cpu=0:00:01.7, real=0:00:02.0, mem=395.1M)



**** CK_START: Update Database (mem=395.1M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=395.1M)
**** CK_START: Macro Models Generation (mem=395.1M)

*  sink: max rise/fall tran=[64,62], (bnd=50ps) 
*buffer: max rise/fall tran=[133,114], (bnd=50ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=395.1M)
SubTree No: 1

Input_Pin:  (U2_mux2X1/U1/B)
Output_Pin: (U2_mux2X1/U1/Y)
Output_Net: (TX_CLK_M)   
**** CK_START: TopDown Tree Construction for TX_CLK_M (42-leaf) (maxFan=50) (mem=395.1M)

Trig. Edge Skew=5[457,462*] trVio=B82(143)S30(1281)ps N42 B3 G1 A9(8.6) L[4,4] C3/1 score=64058 cpu=0:00:02.0 mem=395M 

**** CK_END: TopDown Tree Construction for TX_CLK_M (cpu=0:00:02.5, real=0:00:03.0, mem=395.1M)



**** CK_START: Update Database (mem=395.1M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=395.1M)
**** CK_START: Macro Models Generation (mem=395.1M)

*  sink: max rise/fall tran=[80,76], (bnd=50ps) 
*buffer: max rise/fall tran=[134,115], (bnd=50ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=395.1M)
SubTree No: 2

Input_Pin:  (U3_mux2X1/U1/A)
Output_Pin: (U3_mux2X1/U1/Y)
Output_Net: (RX_CLK_M)   
**** CK_START: Macro Models Generation (mem=395.1M)

*  sink: max rise/fall tran=[64,62], (bnd=50ps) 
*buffer: max rise/fall tran=[130,100], (bnd=50ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=395.1M)
SubTree No: 3

Input_Pin:  (CLK_DIV_RX/U16/A)
Output_Pin: (CLK_DIV_RX/U16/Y)
Output_Net: (RX_CLK)   
**** CK_START: TopDown Tree Construction for RX_CLK (1-leaf) (1 macro model) (maxFan=50) (mem=395.1M)

Trig. Edge Skew=9[584,593*] trVio=B32(32)ps N1 B0 G2 A0(0.0) L[1,1] score=67934 cpu=0:00:00.0 mem=395M 

**** CK_END: TopDown Tree Construction for RX_CLK (cpu=0:00:00.0, real=0:00:00.0, mem=395.1M)



**** CK_START: Update Database (mem=395.1M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=395.1M)
**** CK_START: Macro Models Generation (mem=395.1M)

*  sink: max rise/fall tran=[64,62], (bnd=50ps) 
*buffer: max rise/fall tran=[130,100], (bnd=50ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=395.1M)
SubTree No: 4

Input_Pin:  (U3_mux2X1/U1/A)
Output_Pin: (U3_mux2X1/U1/Y)
Output_Net: (RX_CLK_M)   
SubTree No: 5

Input_Pin:  (CLK_DIV_RX/U16/B)
Output_Pin: (CLK_DIV_RX/U16/Y)
Output_Net: (RX_CLK)   
**** CK_START: Macro Models Generation (mem=395.1M)

*  sink: max rise/fall tran=[64,62], (bnd=50ps) 
*buffer: max rise/fall tran=[130,100], (bnd=50ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=395.1M)
SubTree No: 6

Input_Pin:  (CLK_DIV_RX/div_clk_reg/CK)
Output_Pin: (CLK_DIV_RX/div_clk_reg/Q)
Output_Net: (CLK_DIV_RX/div_clk)   
*** Find 2 Excluded Nodes.
**** CK_START: TopDown Tree Construction for CLK_DIV_RX/div_clk (1-leaf) (1 macro model) (maxFan=50) (mem=395.1M)

Trig. Edge Skew=9[979,988*] trVio=B38(38)ps N1 B0 G2 A0(0.0) L[1,1] score=108004 cpu=0:00:00.0 mem=395M 

**** CK_END: TopDown Tree Construction for CLK_DIV_RX/div_clk (cpu=0:00:00.0, real=0:00:00.0, mem=395.1M)



**** CK_START: Update Database (mem=395.1M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=395.1M)
**** CK_START: Macro Models Generation (mem=395.1M)

*  sink: max rise/fall tran=[64,62], (bnd=50ps) 
*buffer: max rise/fall tran=[130,100], (bnd=50ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=395.1M)
SubTree No: 7

Input_Pin:  (U2_mux2X1/U1/A)
Output_Pin: (U2_mux2X1/U1/Y)
Output_Net: (TX_CLK_M)   
**** CK_START: Macro Models Generation (mem=395.1M)

*  sink: max rise/fall tran=[80,76], (bnd=50ps) 
*buffer: max rise/fall tran=[130,101], (bnd=50ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=395.1M)
SubTree No: 8

Input_Pin:  (CLK_DIV_TX/U15/A)
Output_Pin: (CLK_DIV_TX/U15/Y)
Output_Net: (TX_CLK)   
**** CK_START: TopDown Tree Construction for TX_CLK (1-leaf) (1 macro model) (maxFan=50) (mem=395.1M)

Trig. Edge Skew=5[586,591*] trVio=B22(22)ps N1 B0 G2 A0(0.0) L[1,1] score=66578 cpu=0:00:00.0 mem=395M 

**** CK_END: TopDown Tree Construction for TX_CLK (cpu=0:00:00.0, real=0:00:00.0, mem=395.1M)



**** CK_START: Update Database (mem=395.1M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=395.1M)
**** CK_START: Macro Models Generation (mem=395.1M)

*  sink: max rise/fall tran=[80,76], (bnd=50ps) 
*buffer: max rise/fall tran=[130,101], (bnd=50ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=395.1M)
SubTree No: 9

Input_Pin:  (U2_mux2X1/U1/A)
Output_Pin: (U2_mux2X1/U1/Y)
Output_Net: (TX_CLK_M)   
SubTree No: 10

Input_Pin:  (CLK_DIV_TX/U15/B)
Output_Pin: (CLK_DIV_TX/U15/Y)
Output_Net: (TX_CLK)   
**** CK_START: Macro Models Generation (mem=395.1M)

*  sink: max rise/fall tran=[80,76], (bnd=50ps) 
*buffer: max rise/fall tran=[130,101], (bnd=50ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=395.1M)
SubTree No: 11

Input_Pin:  (CLK_DIV_TX/div_clk_reg/CK)
Output_Pin: (CLK_DIV_TX/div_clk_reg/Q)
Output_Net: (CLK_DIV_TX/div_clk)   
*** Find 2 Excluded Nodes.
**** CK_START: TopDown Tree Construction for CLK_DIV_TX/div_clk (1-leaf) (1 macro model) (maxFan=50) (mem=395.1M)

Trig. Edge Skew=5[974,979*] trVio=B33(33)ps N1 B0 G2 A0(0.0) L[1,1] score=106448 cpu=0:00:00.0 mem=395M 

**** CK_END: TopDown Tree Construction for CLK_DIV_TX/div_clk (cpu=0:00:00.0, real=0:00:00.0, mem=395.1M)



**** CK_START: Update Database (mem=395.1M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=395.1M)
**** CK_START: Macro Models Generation (mem=395.1M)

*  sink: max rise/fall tran=[80,76], (bnd=50ps) 
*buffer: max rise/fall tran=[130,101], (bnd=50ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=395.1M)
SubTree No: 12

Input_Pin:  (U1_mux2X1/U1/B1)
Output_Pin: (U1_mux2X1/U1/Y)
Output_Net: (UART_CLK_M)   
**** CK_START: TopDown Tree Construction for UART_CLK_M (22-leaf) (4 macro model) (maxFan=50) (mem=395.1M)

0: ckNode L0_0_CLKINVX24M: loc not Legalized (158676 89794)=>(158260 81180) 4um
1: ckNode L0_0_CLKINVX24M: loc not Legalized (171808 95543)=>(173840 92660) 2um
2: ckNode L0_0_CLKINVX24M: loc not Legalized (35688 72571)=>(50020 69700) 8um
3: ckNode L0_0_CLKINVX24M: loc not Legalized (74213 72591)=>(76260 69700) 2um
4: ckNode L1_0_C1_CLKINVX24M: loc not Legalized (158676 89794)=>(158260 81180) 4um
5: ckNode L0_0_CLKINVX16M: loc not Legalized (158698 89806)=>(158260 81180) 4um
6: ckNode L1_0_C1_CLKINVX24M: loc not Legalized (171808 95543)=>(173840 92660) 2um
7: ckNode L0_0_CLKINVX16M: loc not Legalized (171830 95548)=>(173840 92660) 2um
8: ckNode L1_0_C1_CLKINVX24M: loc not Legalized (35688 72571)=>(50020 69700) 8um
Trig. Edge Skew=55[1294,1349*] trVio=B88(283)S1(19)ps N22 B13 G5 A43(42.8) L[3,12] C2/6 score=162491 cpu=0:00:01.0 mem=395M 

**** CK_END: TopDown Tree Construction for UART_CLK_M (cpu=0:00:01.5, real=0:00:01.0, mem=395.1M)



**** CK_START: Update Database (mem=395.1M)
13 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=395.1M)
**** CK_START: Macro Models Generation (mem=395.1M)

*  sink: max rise/fall tran=[80,76], (bnd=50ps) 
*buffer: max rise/fall tran=[141,129], (bnd=50ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=395.1M)
SubTree No: 13

Input_Pin:  (CLOCK_GATING/U0_TLATNCAX12M/CK)
Output_Pin: (CLOCK_GATING/U0_TLATNCAX12M/ECK)
Output_Net: (GATED_CLK)   
**** CK_START: TopDown Tree Construction for GATED_CLK (17-leaf) (maxFan=50) (mem=395.1M)

Trig. Edge Skew=2[366,368*] trVio=B50(86)ps N17 B3 G1 A7(7.2) L[4,4] C3/1 score=48357 cpu=0:00:01.0 mem=395M 

**** CK_END: TopDown Tree Construction for GATED_CLK (cpu=0:00:01.1, real=0:00:01.0, mem=395.1M)



**** CK_START: Update Database (mem=395.1M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=395.1M)
**** CK_START: Macro Models Generation (mem=395.1M)

*buffer: max rise/fall tran=[102,79], (bnd=50ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=395.1M)
SubTree No: 14

Input_Pin:  (U0_mux2X1/U1/B1)
Output_Pin: (U0_mux2X1/U1/Y)
Output_Net: (REF_CLK_M)   
**** CK_START: TopDown Tree Construction for REF_CLK_M (268-leaf) (1 macro model) (maxFan=50) (mem=395.1M)

Trig. Edge Skew=11[710,721*] trVio=B64(1096)S6(928)ps N268 B27 G2 A94(93.6) L[3,8] C1/3 score=93918 cpu=0:00:07.0 mem=395M 

**** CK_END: TopDown Tree Construction for REF_CLK_M (cpu=0:00:07.9, real=0:00:08.0, mem=395.1M)



**** CK_START: Update Database (mem=395.1M)
27 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=395.1M)
**** CK_START: Macro Models Generation (mem=395.1M)

*  sink: max rise/fall tran=[56,54], (bnd=50ps) 
*buffer: max rise/fall tran=[110,113], (bnd=50ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=395.1M)
SubTree No: 15

Input_Pin:  (NULL)
Output_Pin: (scan_clk)
Output_Net: (scan_clk)   
**** CK_START: TopDown Tree Construction for scan_clk (4-leaf) (4 macro model) (maxFan=50) (mem=395.1M)

Trig. Edge Skew=57[1351,1408*] trVio=B7(22)ps N4 B11 G5 A30(29.6) L[3,10] C1/5 score=158481 cpu=0:00:00.0 mem=395M 

**** CK_END: TopDown Tree Construction for scan_clk (cpu=0:00:00.1, real=0:00:00.0, mem=395.1M)



**** CK_START: Update Database (mem=395.1M)
11 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=395.1M)

****** Clock Tree (UART_CLK) Structure
Max. Skew           : 200(ps)
Max. Sink Transition: 50(ps)
Max. Buf Transition : 50(ps)
Max. Delay          : 0(ps)
Min. Delay          : 0(ps)
Buffer              : (CLKINVX6M) (BUFX8M) (CLKINVX8M) (BUFX10M) (CLKINVX12M) (BUFX12M) (CLKBUFX12M) (BUFX14M) (CLKBUFX16M) (BUFX16M) (CLKINVX16M) (BUFX18M) (BUFX20M) (CLKINVX20M) (CLKBUFX20M) (CLKBUFX24M) (BUFX24M) (CLKINVX24M) (CLKBUFX32M) (BUFX32M) (CLKINVX32M) (CLKBUFX40M) (CLKINVX40M) 
Nr. Subtrees                    : 8
Nr. Sinks                       : 90
Nr.          Rising  Sync Pins  : 98
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (U3_mux2X1/U1/A)
Output_Pin: (U3_mux2X1/U1/Y)
Output_Net: (RX_CLK_M)   
SubTree No: 1

Input_Pin:  (CLK_DIV_RX/U16/A)
Output_Pin: (CLK_DIV_RX/U16/Y)
Output_Net: (RX_CLK)   
SubTree No: 2

Input_Pin:  (U3_mux2X1/U1/A)
Output_Pin: (U3_mux2X1/U1/Y)
Output_Net: (RX_CLK_M)   
SubTree No: 3

Input_Pin:  (CLK_DIV_RX/U16/B)
Output_Pin: (CLK_DIV_RX/U16/Y)
Output_Net: (RX_CLK)   
SubTree No: 4

Input_Pin:  (CLK_DIV_RX/div_clk_reg/CK)
Output_Pin: (CLK_DIV_RX/div_clk_reg/Q)
Output_Net: (CLK_DIV_RX/div_clk)   
*** Find 2 Excluded Nodes.
SubTree No: 5

Input_Pin:  (U2_mux2X1/U1/A)
Output_Pin: (U2_mux2X1/U1/Y)
Output_Net: (TX_CLK_M)   
SubTree No: 6

Input_Pin:  (CLK_DIV_TX/U15/A)
Output_Pin: (CLK_DIV_TX/U15/Y)
Output_Net: (TX_CLK)   
SubTree No: 7

Input_Pin:  (U2_mux2X1/U1/A)
Output_Pin: (U2_mux2X1/U1/Y)
Output_Net: (TX_CLK_M)   
SubTree No: 8

Input_Pin:  (CLK_DIV_TX/U15/B)
Output_Pin: (CLK_DIV_TX/U15/Y)
Output_Net: (TX_CLK)   
SubTree No: 9

Input_Pin:  (CLK_DIV_TX/div_clk_reg/CK)
Output_Pin: (CLK_DIV_TX/div_clk_reg/Q)
Output_Net: (CLK_DIV_TX/div_clk)   
*** Find 2 Excluded Nodes.
SubTree No: 10

Input_Pin:  (U1_mux2X1/U1/A0)
Output_Pin: (U1_mux2X1/U1/Y)
Output_Net: (UART_CLK_M)   
**** CK_START: Macro Models Generation (mem=395.1M)

*  sink: max rise/fall tran=[80,76], (bnd=50ps) 
*buffer: max rise/fall tran=[138,125], (bnd=50ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=395.1M)
SubTree No: 11

Input_Pin:  (NULL)
Output_Pin: (UART_CLK)
Output_Net: (UART_CLK)   
**** CK_START: TopDown Tree Construction for UART_CLK (1-leaf) (1 macro model) (maxFan=50) (mem=395.1M)

Trig. Edge Skew=54[1323,1377*] N1 B2 G2 A5(5.4) L[3,3] C3/0 score=144048 cpu=0:00:00.0 mem=395M 

**** CK_END: TopDown Tree Construction for UART_CLK (cpu=0:00:00.0, real=0:00:00.0, mem=395.1M)



**** CK_START: Update Database (mem=395.1M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=395.1M)

****** Clock Tree (REF_CLK) Structure
Max. Skew           : 200(ps)
Max. Sink Transition: 50(ps)
Max. Buf Transition : 50(ps)
Max. Delay          : 0(ps)
Min. Delay          : 0(ps)
Buffer              : (CLKINVX6M) (BUFX8M) (CLKINVX8M) (BUFX10M) (CLKINVX12M) (BUFX12M) (CLKBUFX12M) (BUFX14M) (CLKBUFX16M) (BUFX16M) (CLKINVX16M) (BUFX18M) (BUFX20M) (CLKINVX20M) (CLKBUFX20M) (CLKBUFX24M) (BUFX24M) (CLKINVX24M) (CLKBUFX32M) (BUFX32M) (CLKINVX32M) (CLKBUFX40M) (CLKINVX40M) 
Nr. Subtrees                    : 3
Nr. Sinks                       : 284
Nr.          Rising  Sync Pins  : 285
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (CLOCK_GATING/U0_TLATNCAX12M/CK)
Output_Pin: (CLOCK_GATING/U0_TLATNCAX12M/ECK)
Output_Net: (GATED_CLK)   
SubTree No: 1

Input_Pin:  (U0_mux2X1/U1/A0)
Output_Pin: (U0_mux2X1/U1/Y)
Output_Net: (REF_CLK_M)   
**** CK_START: Macro Models Generation (mem=395.1M)

*  sink: max rise/fall tran=[56,54], (bnd=50ps) 
*buffer: max rise/fall tran=[110,113], (bnd=50ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=395.1M)
SubTree No: 2

Input_Pin:  (NULL)
Output_Pin: (REF_CLK)
Output_Net: (REF_CLK)   
**** CK_START: TopDown Tree Construction for REF_CLK (1-leaf) (1 macro model) (maxFan=50) (mem=395.1M)

Trig. Edge Skew=11[734,746*] N1 B2 G2 A5(5.4) L[3,3] C3/0 score=80281 cpu=0:00:00.0 mem=395M 

**** CK_END: TopDown Tree Construction for REF_CLK (cpu=0:00:00.0, real=0:00:00.0, mem=395.1M)



**** CK_START: Update Database (mem=395.1M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=395.1M)
***** Start Refine Placement.....
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        36.90 um
  inst (REF_CLK__L1_I0) with max move: (10.66, 52.07) -> (47.56, 52.07)
  mean    (X+Y) =         4.82 um
Total instances moved : 380
*** cpu=0:00:00.0   mem=395.1M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 395.148M)
Resetting all latency settings from fanout cone of port 'REF_CLK'
Resetting all latency settings from fanout cone of port 'UART_CLK'
Resetting all latency settings from fanout cone of port 'scan_clk'
Resetting all latency settings from fanout cone of pin 'CLOCK_GATING/U0_TLATNCAX12M/ECK'
Resetting all latency settings from fanout cone of pin 'CLK_DIV_RX/U16/Y'
Resetting all latency settings from fanout cone of pin 'CLK_DIV_TX/U15/Y'
Resetting all latency settings from fanout cone of pin 'CLK_DIV_RX/U16/Y'
Resetting all latency settings from fanout cone of pin 'CLK_DIV_TX/U15/Y'
Resetting all latency settings from fanout cone of pin 'CLK_DIV_RX/U16/Y'
Resetting all latency settings from fanout cone of pin 'CLK_DIV_TX/U15/Y'
Resetting all latency settings from fanout cone of pin 'CLK_DIV_RX/U16/Y'
Resetting all latency settings from fanout cone of pin 'CLK_DIV_TX/U15/Y'
Resetting all latency settings from fanout cone of pin 'CLOCK_GATING/U0_TLATNCAX12M/ECK'
***** Start Refine Placement.....
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=395.2M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 395.152M)
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: setup1_analysis_view
********** Clock scan_clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 14
Nr. of Sinks                   : 374
Nr. of Buffer                  : 60
Nr. of Level (including gates) : 15
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): DELAY_ONE_PERIOD/Signal_delayed_reg/CK 1435.5(ps)
Min trig. edge delay at sink(R): UART/UART_Rx/data_sampling_block/sampled_bit_reg/CK 1367.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1367.2~1435.5(ps)      0~0(ps)             
Fall Phase Delay               : 1348.5~1606.6(ps)      0~0(ps)             
Trig. Edge Skew                : 68.3(ps)               200(ps)             
Rise Skew                      : 68.3(ps)               
Fall Skew                      : 258.1(ps)              
Max. Rise Buffer Tran.         : 155.1(ps)              50(ps)              
Max. Fall Buffer Tran.         : 135.8(ps)              50(ps)              
Max. Rise Sink Tran.           : 80.5(ps)               50(ps)              
Max. Fall Sink Tran.           : 76.1(ps)               50(ps)              
Min. Rise Buffer Tran.         : 22.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 24(ps)                 0(ps)               
Min. Rise Sink Tran.           : 48.1(ps)               0(ps)               
Min. Fall Sink Tran.           : 46.5(ps)               0(ps)               

view setup1_analysis_view : skew = 68.3ps (required = 200ps)
view setup2_analysis_view : skew = 68.3ps (required = 200ps)
view setup3_analysis_view : skew = 68.3ps (required = 200ps)
view hold1_analysis_view : skew = 37.7ps (required = 200ps)
view hold2_analysis_view : skew = 37.7ps (required = 200ps)
view hold3_analysis_view : skew = 37.7ps (required = 200ps)



# Analysis View: setup1_analysis_view
********** Clock UART_CLK Pre-Route Timing Analysis **********
Nr. of Subtrees                : 10
Nr. of Sinks                   : 90
Nr. of Buffer                  : 21
Nr. of Level (including gates) : 14
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): DELAY_ONE_PERIOD/Signal_delayed_reg/CK 1413.9(ps)
Min trig. edge delay at sink(R): UART/UART_Rx/data_sampling_block/sampled_bit_reg/CK 1351.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1351.4~1413.9(ps)      0~0(ps)             
Fall Phase Delay               : 1441.2~1570.6(ps)      0~0(ps)             
Trig. Edge Skew                : 62.5(ps)               200(ps)             
Rise Skew                      : 62.5(ps)               
Fall Skew                      : 129.4(ps)              
Max. Rise Buffer Tran.         : 151.7(ps)              50(ps)              
Max. Fall Buffer Tran.         : 132.6(ps)              50(ps)              
Max. Rise Sink Tran.           : 80.5(ps)               50(ps)              
Max. Fall Sink Tran.           : 76.1(ps)               50(ps)              
Min. Rise Buffer Tran.         : 21.8(ps)               0(ps)               
Min. Fall Buffer Tran.         : 20.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 51.3(ps)               0(ps)               
Min. Fall Sink Tran.           : 46.5(ps)               0(ps)               

view setup1_analysis_view : skew = 62.5ps (required = 200ps)
view setup2_analysis_view : skew = 62.5ps (required = 200ps)
view setup3_analysis_view : skew = 62.5ps (required = 200ps)
view hold1_analysis_view : skew = 28.8ps (required = 200ps)
view hold2_analysis_view : skew = 28.8ps (required = 200ps)
view hold3_analysis_view : skew = 28.8ps (required = 200ps)



# Analysis View: setup1_analysis_view
********** Clock REF_CLK Pre-Route Timing Analysis **********
Nr. of Subtrees                : 3
Nr. of Sinks                   : 284
Nr. of Buffer                  : 32
Nr. of Level (including gates) : 10
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): REGISTER_FILE/Reg_File_reg[1][0]/CK 776.3(ps)
Min trig. edge delay at sink(R): ASYN_FIFO/link_Memory/RAM_reg[7][3]/CK 767.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 767.3~776.3(ps)        0~0(ps)             
Fall Phase Delay               : 846.2~855.5(ps)        0~0(ps)             
Trig. Edge Skew                : 9(ps)                  200(ps)             
Rise Skew                      : 9(ps)                  
Fall Skew                      : 9.3(ps)                
Max. Rise Buffer Tran.         : 106.1(ps)              50(ps)              
Max. Fall Buffer Tran.         : 109(ps)                50(ps)              
Max. Rise Sink Tran.           : 55.7(ps)               50(ps)              
Max. Fall Sink Tran.           : 53.6(ps)               50(ps)              
Min. Rise Buffer Tran.         : 18.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 17.7(ps)               0(ps)               
Min. Rise Sink Tran.           : 48.1(ps)               0(ps)               
Min. Fall Sink Tran.           : 48(ps)                 0(ps)               

view setup1_analysis_view : skew = 9ps (required = 200ps)
view setup2_analysis_view : skew = 9ps (required = 200ps)
view setup3_analysis_view : skew = 9ps (required = 200ps)
view hold1_analysis_view : skew = 22.8ps (required = 200ps)
view hold2_analysis_view : skew = 22.8ps (required = 200ps)
view hold3_analysis_view : skew = 22.8ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.1)


All-RC-Corners-Per-Net-In-Memory is turned OFF...

globalDetailRoute

#Start globalDetailRoute on Fri Oct 10 02:45:15 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 395.00 (Mb)
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#NanoRoute Version v08.10-p008 NR081027-0018/USR58-UB
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#Auto generating G-grids with size=15 tracks, using layer METAL2's pitch = 0.410.
#Using automatically generated G-grids.
#
#Data preparation is done.
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         391           0        1014    78.21%
#  Metal 2        V         587           0        1014     0.00%
#  Metal 3        H         391           0        1014     0.00%
#  Metal 4        V         587           0        1014     0.00%
#  Metal 5        H         391           0        1014     0.00%
#  Metal 6        V         587           0        1014     0.00%
#  Metal 7        H         195           0        1014     0.00%
#  --------------------------------------------------------------
#  Total                   3129       0.00%        7098    11.17%
#
#  76 nets (3.62%) with 1 preferred extra spacing.
#
#
#Routing guide is on
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 395.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 395.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 395.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 395.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded from the statistics)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total wire length = 5388 um.
#Total half perimeter of net bounding box = 4116 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 308 um.
#Total wire length on LAYER METAL3 = 3186 um.
#Total wire length on LAYER METAL4 = 1894 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 1172
#Up-Via Summary (total 1172):
#           
#-----------------------
#  Metal 1          458
#  Metal 2          435
#  Metal 3          279
#-----------------------
#                  1172 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 395.00 (Mb)
#Peak memory = 427.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 87.5% required routing.
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 395.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 395.00 (Mb)
#Complete Detail Routing.
#Total wire length = 5289 um.
#Total half perimeter of net bounding box = 4116 um.
#Total wire length on LAYER METAL1 = 2 um.
#Total wire length on LAYER METAL2 = 111 um.
#Total wire length on LAYER METAL3 = 2859 um.
#Total wire length on LAYER METAL4 = 2317 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 1669
#Up-Via Summary (total 1669):
#           
#-----------------------
#  Metal 1          543
#  Metal 2          528
#  Metal 3          598
#-----------------------
#                  1669 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 395.00 (Mb)
#Peak memory = 427.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 0.00 (Mb)
#Total memory = 395.00 (Mb)
#Peak memory = 427.00 (Mb)
#Number of warnings = 0
#Total number of warnings = 2
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Oct 10 02:45:17 2025
#
*** Look For Un-Routed Clock Tree Net ***
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: setup1_analysis_view
********** Clock scan_clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 14
Nr. of Sinks                   : 374
Nr. of Buffer                  : 60
Nr. of Level (including gates) : 15
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): DELAY_ONE_PERIOD/Signal_delayed_reg/CK 1499.3(ps)
Min trig. edge delay at sink(R): UART/UART_Rx/FSM_block/dat_samp_en_reg/CK 1371.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1371.3~1499.3(ps)      0~0(ps)             
Fall Phase Delay               : 1352~1639.7(ps)        0~0(ps)             
Trig. Edge Skew                : 128(ps)                200(ps)             
Rise Skew                      : 128(ps)                
Fall Skew                      : 287.7(ps)              
Max. Rise Buffer Tran.         : 153.7(ps)              50(ps)              
Max. Fall Buffer Tran.         : 135(ps)                50(ps)              
Max. Rise Sink Tran.           : 81.8(ps)               50(ps)              
Max. Fall Sink Tran.           : 77.3(ps)               50(ps)              
Min. Rise Buffer Tran.         : 22.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 24.1(ps)               0(ps)               
Min. Rise Sink Tran.           : 50(ps)                 0(ps)               
Min. Fall Sink Tran.           : 46.9(ps)               0(ps)               

view setup1_analysis_view : skew = 128ps (required = 200ps)
view setup2_analysis_view : skew = 128ps (required = 200ps)
view setup3_analysis_view : skew = 128ps (required = 200ps)
view hold1_analysis_view : skew = 43.7ps (required = 200ps)
view hold2_analysis_view : skew = 43.7ps (required = 200ps)
view hold3_analysis_view : skew = 43.7ps (required = 200ps)



# Analysis View: setup1_analysis_view
********** Clock UART_CLK Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 10
Nr. of Sinks                   : 90
Nr. of Buffer                  : 21
Nr. of Level (including gates) : 14
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): DELAY_ONE_PERIOD/Signal_delayed_reg/CK 1477.8(ps)
Min trig. edge delay at sink(R): UART/UART_Rx/FSM_block/dat_samp_en_reg/CK 1356.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1356.8~1477.8(ps)      0~0(ps)             
Fall Phase Delay               : 1444.6~1618.2(ps)      0~0(ps)             
Trig. Edge Skew                : 121(ps)                200(ps)             
Rise Skew                      : 121(ps)                
Fall Skew                      : 173.6(ps)              
Max. Rise Buffer Tran.         : 150.2(ps)              50(ps)              
Max. Fall Buffer Tran.         : 131.8(ps)              50(ps)              
Max. Rise Sink Tran.           : 81.8(ps)               50(ps)              
Max. Fall Sink Tran.           : 77.3(ps)               50(ps)              
Min. Rise Buffer Tran.         : 21.1(ps)               0(ps)               
Min. Fall Buffer Tran.         : 20.2(ps)               0(ps)               
Min. Rise Sink Tran.           : 51.7(ps)               0(ps)               
Min. Fall Sink Tran.           : 46.9(ps)               0(ps)               

view setup1_analysis_view : skew = 121ps (required = 200ps)
view setup2_analysis_view : skew = 121ps (required = 200ps)
view setup3_analysis_view : skew = 121ps (required = 200ps)
view hold1_analysis_view : skew = 34.8ps (required = 200ps)
view hold2_analysis_view : skew = 34.8ps (required = 200ps)
view hold3_analysis_view : skew = 34.8ps (required = 200ps)



# Analysis View: setup1_analysis_view
********** Clock REF_CLK Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 3
Nr. of Sinks                   : 284
Nr. of Buffer                  : 32
Nr. of Level (including gates) : 10
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[1]/CK 795.1(ps)
Min trig. edge delay at sink(R): ALU_UNIT/ALU_OUT_reg[6]/CK 776.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 776.9~795.1(ps)        0~0(ps)             
Fall Phase Delay               : 856.1~873.2(ps)        0~0(ps)             
Trig. Edge Skew                : 18.2(ps)               200(ps)             
Rise Skew                      : 18.2(ps)               
Fall Skew                      : 17.1(ps)               
Max. Rise Buffer Tran.         : 107.3(ps)              50(ps)              
Max. Fall Buffer Tran.         : 108.4(ps)              50(ps)              
Max. Rise Sink Tran.           : 56.6(ps)               50(ps)              
Max. Fall Sink Tran.           : 54.6(ps)               50(ps)              
Min. Rise Buffer Tran.         : 18.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 17.7(ps)               0(ps)               
Min. Rise Sink Tran.           : 50(ps)                 0(ps)               
Min. Fall Sink Tran.           : 48.5(ps)               0(ps)               

view setup1_analysis_view : skew = 18.2ps (required = 200ps)
view setup2_analysis_view : skew = 18.2ps (required = 200ps)
view setup3_analysis_view : skew = 18.2ps (required = 200ps)
view hold1_analysis_view : skew = 34ps (required = 200ps)
view hold2_analysis_view : skew = 34ps (required = 200ps)
view hold3_analysis_view : skew = 34ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.1)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
setting up for view 'setup1_analysis_view'...
setting up for view 'setup2_analysis_view'...
setting up for view 'setup3_analysis_view'...
setting up for view 'hold1_analysis_view'...
setting up for view 'hold2_analysis_view'...
setting up for view 'hold3_analysis_view'...
View 'setup2_analysis_view' in clock tree 'scan_clk' is redundant
View 'setup3_analysis_view' in clock tree 'scan_clk' is redundant
View 'hold2_analysis_view' in clock tree 'scan_clk' is redundant
View 'hold3_analysis_view' in clock tree 'scan_clk' is redundant
setting up for view 'setup1_analysis_view'...
setting up for view 'setup2_analysis_view'...
setting up for view 'setup3_analysis_view'...
setting up for view 'hold1_analysis_view'...
setting up for view 'hold2_analysis_view'...
setting up for view 'hold3_analysis_view'...
View 'setup2_analysis_view' in clock tree 'UART_CLK' is redundant
View 'setup3_analysis_view' in clock tree 'UART_CLK' is redundant
View 'hold2_analysis_view' in clock tree 'UART_CLK' is redundant
View 'hold3_analysis_view' in clock tree 'UART_CLK' is redundant
setting up for view 'setup1_analysis_view'...
setting up for view 'setup2_analysis_view'...
setting up for view 'setup3_analysis_view'...
setting up for view 'hold1_analysis_view'...
setting up for view 'hold2_analysis_view'...
setting up for view 'hold3_analysis_view'...
View 'setup2_analysis_view' in clock tree 'REF_CLK' is redundant
View 'setup3_analysis_view' in clock tree 'REF_CLK' is redundant
View 'hold2_analysis_view' in clock tree 'REF_CLK' is redundant
View 'hold3_analysis_view' in clock tree 'REF_CLK' is redundant
Selecting the worst MMMC view of clock tree 'scan_clk' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.0 mem=395.2M) ***
Selecting the worst MMMC view of clock tree 'UART_CLK' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.0 mem=395.2M) ***
Selecting the worst MMMC view of clock tree 'REF_CLK' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.0 mem=395.2M) ***

None of the clock tree buffers/gates are modified by the skew optimization.

Switching to the default view 'setup1_analysis_view' ...
The clock tree scan_clk has crossover cell(s).
The clock tree UART_CLK has crossover cell(s).
The clock tree REF_CLK has crossover cell(s).

*** None of the buffer chains at roots are modified by the fine-tune process.

All-RC-Corners-Per-Net-In-Memory is turned ON...
*** Look For Reconvergent Clock Component ***
The clock tree scan_clk has reconvergent cell(s).

# Analysis View: setup1_analysis_view
********** Clock scan_clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 14
Nr. of Sinks                   : 374
Nr. of Buffer                  : 60
Nr. of Level (including gates) : 15
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): DELAY_ONE_PERIOD/Signal_delayed_reg/CK 1499.3(ps)
Min trig. edge delay at sink(R): UART/UART_Rx/FSM_block/dat_samp_en_reg/CK 1371.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1371.3~1499.3(ps)      0~0(ps)             
Fall Phase Delay               : 1352~1639.7(ps)        0~0(ps)             
Trig. Edge Skew                : 128(ps)                200(ps)             
Rise Skew                      : 128(ps)                
Fall Skew                      : 287.7(ps)              
Max. Rise Buffer Tran.         : 153.7(ps)              50(ps)              
Max. Fall Buffer Tran.         : 135(ps)                50(ps)              
Max. Rise Sink Tran.           : 81.8(ps)               50(ps)              
Max. Fall Sink Tran.           : 77.3(ps)               50(ps)              
Min. Rise Buffer Tran.         : 22.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 24.1(ps)               0(ps)               
Min. Rise Sink Tran.           : 50(ps)                 0(ps)               
Min. Fall Sink Tran.           : 46.9(ps)               0(ps)               

view setup1_analysis_view : skew = 128ps (required = 200ps)
view setup2_analysis_view : skew = 128ps (required = 200ps)
view setup3_analysis_view : skew = 128ps (required = 200ps)
view hold1_analysis_view : skew = 43.7ps (required = 200ps)
view hold2_analysis_view : skew = 43.7ps (required = 200ps)
view hold3_analysis_view : skew = 43.7ps (required = 200ps)


Clock scan_clk has been routed. Routing guide will not be generated.
enter checking logic.
*** Look For Reconvergent Clock Component ***
The clock tree UART_CLK has reconvergent cell(s).

# Analysis View: setup1_analysis_view
********** Clock UART_CLK Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 10
Nr. of Sinks                   : 90
Nr. of Buffer                  : 21
Nr. of Level (including gates) : 14
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): DELAY_ONE_PERIOD/Signal_delayed_reg/CK 1477.8(ps)
Min trig. edge delay at sink(R): UART/UART_Rx/FSM_block/dat_samp_en_reg/CK 1356.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1356.8~1477.8(ps)      0~0(ps)             
Fall Phase Delay               : 1444.6~1618.2(ps)      0~0(ps)             
Trig. Edge Skew                : 121(ps)                200(ps)             
Rise Skew                      : 121(ps)                
Fall Skew                      : 173.6(ps)              
Max. Rise Buffer Tran.         : 150.2(ps)              50(ps)              
Max. Fall Buffer Tran.         : 131.8(ps)              50(ps)              
Max. Rise Sink Tran.           : 81.8(ps)               50(ps)              
Max. Fall Sink Tran.           : 77.3(ps)               50(ps)              
Min. Rise Buffer Tran.         : 21.1(ps)               0(ps)               
Min. Fall Buffer Tran.         : 20.2(ps)               0(ps)               
Min. Rise Sink Tran.           : 51.7(ps)               0(ps)               
Min. Fall Sink Tran.           : 46.9(ps)               0(ps)               

view setup1_analysis_view : skew = 121ps (required = 200ps)
view setup2_analysis_view : skew = 121ps (required = 200ps)
view setup3_analysis_view : skew = 121ps (required = 200ps)
view hold1_analysis_view : skew = 34.8ps (required = 200ps)
view hold2_analysis_view : skew = 34.8ps (required = 200ps)
view hold3_analysis_view : skew = 34.8ps (required = 200ps)


Clock UART_CLK has been routed. Routing guide will not be generated.
enter checking logic.
*** Look For Reconvergent Clock Component ***
The clock tree REF_CLK has no reconvergent cell.

# Analysis View: setup1_analysis_view
********** Clock REF_CLK Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 3
Nr. of Sinks                   : 284
Nr. of Buffer                  : 32
Nr. of Level (including gates) : 10
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[1]/CK 795.1(ps)
Min trig. edge delay at sink(R): ALU_UNIT/ALU_OUT_reg[6]/CK 776.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 776.9~795.1(ps)        0~0(ps)             
Fall Phase Delay               : 856.1~873.2(ps)        0~0(ps)             
Trig. Edge Skew                : 18.2(ps)               200(ps)             
Rise Skew                      : 18.2(ps)               
Fall Skew                      : 17.1(ps)               
Max. Rise Buffer Tran.         : 107.3(ps)              50(ps)              
Max. Fall Buffer Tran.         : 108.4(ps)              50(ps)              
Max. Rise Sink Tran.           : 56.6(ps)               50(ps)              
Max. Fall Sink Tran.           : 54.6(ps)               50(ps)              
Min. Rise Buffer Tran.         : 18.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 17.7(ps)               0(ps)               
Min. Rise Sink Tran.           : 50(ps)                 0(ps)               
Min. Fall Sink Tran.           : 48.5(ps)               0(ps)               

view setup1_analysis_view : skew = 18.2ps (required = 200ps)
view setup2_analysis_view : skew = 18.2ps (required = 200ps)
view setup3_analysis_view : skew = 18.2ps (required = 200ps)
view hold1_analysis_view : skew = 34ps (required = 200ps)
view hold2_analysis_view : skew = 34ps (required = 200ps)
view hold3_analysis_view : skew = 34ps (required = 200ps)


Clock REF_CLK has been routed. Routing guide will not be generated.
enter checking logic.
Generating Clock Analysis Report clock_report/clock.report ....
Generating Clock Routing Guide SYS_TOP.rguide ....
Clock Analysis (CPU Time 0:00:00.1)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
*** End ckSynthesis (cpu=0:00:17.8, real=0:00:18.0, mem=395.2M) ***
<clockDesign CMD> timeDesign -postCTS -outDir clock_report
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
*** Starting trialRoute (mem=395.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 76
There are 76 nets with 1 extra space.
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
There are 76 prerouted nets with extraSpace.
Number of multi-gpin terms=210, multi-gpins=421, moved blk term=0/221

Phase 1a route (0:00:00.0 395.2M):
Est net length = 4.991e+04um = 2.774e+04H + 2.217e+04V
Usage: (19.8%H 20.4%V) = (4.434e+04um 5.168e+04um) = (21520 18007)
Obstruct: 147 = 0 (0.0%H) + 147 (2.3%V)
Overflow: 45 = 0 (0.00% H) + 45 (0.73% V)
Number obstruct path=51 reroute=0

There are 76 prerouted nets with extraSpace.
Phase 1b route (0:00:00.0 395.2M):
Usage: (19.8%H 20.4%V) = (4.434e+04um 5.177e+04um) = (21519 18039)
Overflow: 49 = 0 (0.00% H) + 49 (0.79% V)

There are 76 prerouted nets with extraSpace.
Phase 1c route (0:00:00.0 395.2M):
Usage: (19.8%H 20.4%V) = (4.427e+04um 5.174e+04um) = (21484 18027)
Overflow: 41 = 0 (0.00% H) + 41 (0.66% V)

Phase 1d route (0:00:00.0 395.2M):
Usage: (19.8%H 20.4%V) = (4.427e+04um 5.174e+04um) = (21484 18027)
Overflow: 40 = 0 (0.00% H) + 40 (0.65% V)

Phase 1e route (0:00:00.0 395.2M):
Usage: (19.8%H 20.4%V) = (4.428e+04um 5.177e+04um) = (21492 18038)
Overflow: 20 = 0 (0.00% H) + 20 (0.32% V)

Phase 1f route (0:00:00.0 395.2M):
Usage: (19.8%H 20.4%V) = (4.429e+04um 5.177e+04um) = (21495 18039)
Overflow: 18 = 0 (0.00% H) + 18 (0.28% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.02%
 -3:	0	 0.00%	1	 0.02%
 -2:	0	 0.00%	2	 0.03%
 -1:	0	 0.00%	11	 0.18%
--------------------------------------
  0:	0	 0.00%	58	 0.94%
  1:	0	 0.00%	47	 0.76%
  2:	2	 0.03%	66	 1.07%
  3:	4	 0.06%	57	 0.92%
  4:	9	 0.14%	55	 0.89%
  5:	20	 0.32%	63	 1.02%
  6:	39	 0.62%	84	 1.36%
  7:	68	 1.08%	129	 2.09%
  8:	120	 1.90%	254	 4.11%
  9:	214	 3.38%	454	 7.35%
 10:	338	 5.34%	593	 9.60%
 11:	456	 7.21%	768	12.43%
 12:	643	10.17%	1017	16.46%
 13:	766	12.11%	878	14.21%
 14:	938	14.83%	729	11.80%
 15:	1024	16.19%	860	13.92%
 16:	867	13.71%	14	 0.23%
 17:	499	 7.89%	14	 0.23%
 18:	203	 3.21%	17	 0.28%
 20:	115	 1.82%	6	 0.10%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 395.152M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 395.2M):
There are 76 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (20.2%H 21.0%V) = (4.521e+04um 5.315e+04um) = (21939 18519)
Overflow: 48 = 0 (0.00% H) + 48 (0.77% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	1	 0.02%
 -3:	0	 0.00%	4	 0.06%
 -2:	0	 0.00%	6	 0.10%
 -1:	0	 0.00%	30	 0.49%
--------------------------------------
  0:	0	 0.00%	36	 0.58%
  1:	0	 0.00%	52	 0.84%
  2:	4	 0.06%	62	 1.00%
  3:	2	 0.03%	65	 1.05%
  4:	13	 0.21%	53	 0.86%
  5:	26	 0.41%	60	 0.97%
  6:	39	 0.62%	94	 1.52%
  7:	78	 1.23%	136	 2.20%
  8:	126	 1.99%	267	 4.32%
  9:	239	 3.78%	456	 7.38%
 10:	346	 5.47%	583	 9.44%
 11:	449	 7.10%	768	12.43%
 12:	639	10.10%	989	16.01%
 13:	770	12.17%	875	14.16%
 14:	926	14.64%	732	11.85%
 15:	1023	16.17%	857	13.87%
 16:	849	13.42%	15	 0.24%
 17:	488	 7.72%	14	 0.23%
 18:	193	 3.05%	17	 0.28%
 20:	115	 1.82%	6	 0.10%



*** Completed Phase 1 route (0:00:00.1 395.2M) ***


Total length: 5.824e+04um, number of vias: 17324
M1(H) length: 2.502e+00um, number of vias: 8161
M2(V) length: 2.046e+04um, number of vias: 7408
M3(H) length: 2.799e+04um, number of vias: 1532
M4(V) length: 7.289e+03um, number of vias: 217
M5(H) length: 2.460e+03um, number of vias: 6
M6(V) length: 4.059e+01um, number of vias: 0
M7(H) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 395.2M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=395.2M) ***
Peak Memory Usage was 395.2M 
*** Finished trialRoute (cpu=0:00:00.2 mem=395.2M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 395.152M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  2.290  |  2.290  | 15.823  | 77.069  | 214.740 | 18.710  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|  1023   |  1009   |   313   |    7    |    2    |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 81.215%
Routing Overflow: 0.00% H and 0.77% V
------------------------------------------------------------
Reported timing to dir clock_report
Total CPU time: 0.89 sec
Total Real time: 1.0 sec
Total Memory Usage: 395.152344 Mbytes
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (SOCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix SYS_TOP_postCTS -outDir timingReports
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
*** Starting trialRoute (mem=395.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 76
There are 76 nets with 1 extra space.
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
There are 76 prerouted nets with extraSpace.
Number of multi-gpin terms=210, multi-gpins=421, moved blk term=0/221

Phase 1a route (0:00:00.0 395.2M):
Est net length = 4.991e+04um = 2.774e+04H + 2.217e+04V
Usage: (19.8%H 20.4%V) = (4.434e+04um 5.168e+04um) = (21520 18007)
Obstruct: 147 = 0 (0.0%H) + 147 (2.3%V)
Overflow: 45 = 0 (0.00% H) + 45 (0.73% V)
Number obstruct path=51 reroute=0

There are 76 prerouted nets with extraSpace.
Phase 1b route (0:00:00.0 395.2M):
Usage: (19.8%H 20.4%V) = (4.434e+04um 5.177e+04um) = (21519 18039)
Overflow: 49 = 0 (0.00% H) + 49 (0.79% V)

There are 76 prerouted nets with extraSpace.
Phase 1c route (0:00:00.0 395.2M):
Usage: (19.8%H 20.4%V) = (4.427e+04um 5.174e+04um) = (21484 18027)
Overflow: 41 = 0 (0.00% H) + 41 (0.66% V)

Phase 1d route (0:00:00.0 395.2M):
Usage: (19.8%H 20.4%V) = (4.427e+04um 5.174e+04um) = (21484 18027)
Overflow: 40 = 0 (0.00% H) + 40 (0.65% V)

Phase 1e route (0:00:00.0 395.2M):
Usage: (19.8%H 20.4%V) = (4.428e+04um 5.177e+04um) = (21492 18038)
Overflow: 20 = 0 (0.00% H) + 20 (0.32% V)

Phase 1f route (0:00:00.0 395.2M):
Usage: (19.8%H 20.4%V) = (4.429e+04um 5.177e+04um) = (21495 18039)
Overflow: 18 = 0 (0.00% H) + 18 (0.28% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.02%
 -3:	0	 0.00%	1	 0.02%
 -2:	0	 0.00%	2	 0.03%
 -1:	0	 0.00%	11	 0.18%
--------------------------------------
  0:	0	 0.00%	58	 0.94%
  1:	0	 0.00%	47	 0.76%
  2:	2	 0.03%	66	 1.07%
  3:	4	 0.06%	57	 0.92%
  4:	9	 0.14%	55	 0.89%
  5:	20	 0.32%	63	 1.02%
  6:	39	 0.62%	84	 1.36%
  7:	68	 1.08%	129	 2.09%
  8:	120	 1.90%	254	 4.11%
  9:	214	 3.38%	454	 7.35%
 10:	338	 5.34%	593	 9.60%
 11:	456	 7.21%	768	12.43%
 12:	643	10.17%	1017	16.46%
 13:	766	12.11%	878	14.21%
 14:	938	14.83%	729	11.80%
 15:	1024	16.19%	860	13.92%
 16:	867	13.71%	14	 0.23%
 17:	499	 7.89%	14	 0.23%
 18:	203	 3.21%	17	 0.28%
 20:	115	 1.82%	6	 0.10%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 395.152M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 395.2M):
There are 76 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (20.2%H 21.0%V) = (4.521e+04um 5.315e+04um) = (21939 18519)
Overflow: 48 = 0 (0.00% H) + 48 (0.77% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	1	 0.02%
 -3:	0	 0.00%	4	 0.06%
 -2:	0	 0.00%	6	 0.10%
 -1:	0	 0.00%	30	 0.49%
--------------------------------------
  0:	0	 0.00%	36	 0.58%
  1:	0	 0.00%	52	 0.84%
  2:	4	 0.06%	62	 1.00%
  3:	2	 0.03%	65	 1.05%
  4:	13	 0.21%	53	 0.86%
  5:	26	 0.41%	60	 0.97%
  6:	39	 0.62%	94	 1.52%
  7:	78	 1.23%	136	 2.20%
  8:	126	 1.99%	267	 4.32%
  9:	239	 3.78%	456	 7.38%
 10:	346	 5.47%	583	 9.44%
 11:	449	 7.10%	768	12.43%
 12:	639	10.10%	989	16.01%
 13:	770	12.17%	875	14.16%
 14:	926	14.64%	732	11.85%
 15:	1023	16.17%	857	13.87%
 16:	849	13.42%	15	 0.24%
 17:	488	 7.72%	14	 0.23%
 18:	193	 3.05%	17	 0.28%
 20:	115	 1.82%	6	 0.10%



*** Completed Phase 1 route (0:00:00.1 395.2M) ***


Total length: 5.824e+04um, number of vias: 17324
M1(H) length: 2.502e+00um, number of vias: 8161
M2(V) length: 2.046e+04um, number of vias: 7408
M3(H) length: 2.799e+04um, number of vias: 1532
M4(V) length: 7.289e+03um, number of vias: 217
M5(H) length: 2.460e+03um, number of vias: 6
M6(V) length: 4.059e+01um, number of vias: 0
M7(H) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 395.2M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=395.2M) ***
Peak Memory Usage was 395.2M 
*** Finished trialRoute (cpu=0:00:00.2 mem=395.2M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 395.152M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.548  | -0.293  | -0.548  | 20.824  | 55.010  |  0.319  |
|           TNS (ns):| -20.112 | -0.585  | -19.527 |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   87    |    2    |   85    |    0    |    0    |    0    |
|          All Paths:|  1023   |  1009   |   313   |    7    |    2    |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 81.215%
Routing Overflow: 0.00% H and 0.77% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.94 sec
Total Real time: 1.0 sec
Total Memory Usage: 395.152344 Mbytes
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 6
<CMD> routeDesign -globalDetail -viaOpt -wireOpt
Begin checking placement ...
*info: Placed = 1492
*info: Unplaced = 0
Placement Density:81.21%(27079/33343)
Redoing specifyClockTree  -file Clock.ctstch  ...

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (76) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=395.2M) ***

globalDetailRoute

#Start globalDetailRoute on Fri Oct 10 02:47:07 2025
#
#Generating timing graph information, please wait...
#2056 total nets, 76 already routed, 76 will ignore in trialRoute
#TrialRoute congestion 0.015810 0.663645 -5
#Based on TrialRoute congestion, NR sets routeTdrEffort to 1
#Dump tif for version 2.1
#Write timing file took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 395.00 (Mb)
#Done generating timing graph information.
#Start reading timing information from file .timing_file.tif ...
#
#The worst setup slack read in is 2.271  
#
#No hold time constraints read in
#Read in timing information for 19 ports, 1942 instances from timing file .timing_file.tif.
#NanoRoute Version v08.10-p008 NR081027-0018/USR58-UB
#Merging special wires...
#Using S.M.A.R.T. routing technology.
#
#Start data preparation...
#
#Data preparation is done.
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         391           0        1014    78.21%
#  Metal 2        V         587           0        1014     0.00%
#  Metal 3        H         391           0        1014     0.00%
#  Metal 4        V         587           0        1014     0.00%
#  Metal 5        H         391           0        1014     0.00%
#  Metal 6        V         587           0        1014     0.00%
#  --------------------------------------------------------------
#  Total                   2934       0.00%        6084    13.03%
#
#  76 nets (3.62%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 395.00 (Mb)
#
#start global routing iteration 1...
#Worst slack with path group effect 2.270796
#Computing layers for timing driven layer assignment from range: 1 6
#For the given process, RC's between different routing layers does not vary significantly. Layer assignment may not improve timing and hence skipped.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 395.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 395.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 395.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 395.00 (Mb)
#
#start global routing iteration 5...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 395.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded from the statistics)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)           (5)   OverCon
#  ------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     27(2.66%)      9(0.89%)      3(0.30%)   (3.85%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     27(0.50%)      9(0.17%)      3(0.06%)   (0.72%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
#
#Complete Global Routing.
#Total wire length = 61040 um.
#Total half perimeter of net bounding box = 48207 um.
#Total wire length on LAYER METAL1 = 777 um.
#Total wire length on LAYER METAL2 = 19477 um.
#Total wire length on LAYER METAL3 = 25810 um.
#Total wire length on LAYER METAL4 = 10197 um.
#Total wire length on LAYER METAL5 = 4157 um.
#Total wire length on LAYER METAL6 = 621 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 12730
#Up-Via Summary (total 12730):
#           
#-----------------------
#  Metal 1         6238
#  Metal 2         4779
#  Metal 3         1397
#  Metal 4          281
#  Metal 5           35
#-----------------------
#                 12730 
#
#Max overcon = 5 tracks.
#Total overcon = 0.72%.
#Worst layer Gcell overcon rate = 3.85%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 395.00 (Mb)
#Peak memory = 427.00 (Mb)
#Worst slack with path group effect 2.270796
#Using S.M.A.R.T. routing technology.
#routeSiEffort set to high
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 7
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 395.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 395.00 (Mb)
#Complete Detail Routing.
#Total wire length = 59237 um.
#Total half perimeter of net bounding box = 48207 um.
#Total wire length on LAYER METAL1 = 1262 um.
#Total wire length on LAYER METAL2 = 16024 um.
#Total wire length on LAYER METAL3 = 22946 um.
#Total wire length on LAYER METAL4 = 11092 um.
#Total wire length on LAYER METAL5 = 7015 um.
#Total wire length on LAYER METAL6 = 897 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 20562
#Up-Via Summary (total 20562):
#           
#-----------------------
#  Metal 1         8231
#  Metal 2         8414
#  Metal 3         2818
#  Metal 4         1000
#  Metal 5           99
#-----------------------
#                 20562 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#
#start routing for process antenna violation fix ...
#Worst slack with path group effect 2.270796
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 406.00 (Mb)
#
#Total wire length = 59237 um.
#Total half perimeter of net bounding box = 48207 um.
#Total wire length on LAYER METAL1 = 1262 um.
#Total wire length on LAYER METAL2 = 16024 um.
#Total wire length on LAYER METAL3 = 22946 um.
#Total wire length on LAYER METAL4 = 11092 um.
#Total wire length on LAYER METAL5 = 7015 um.
#Total wire length on LAYER METAL6 = 897 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 20562
#Up-Via Summary (total 20562):
#           
#-----------------------
#  Metal 1         8231
#  Metal 2         8414
#  Metal 3         2818
#  Metal 4         1000
#  Metal 5           99
#-----------------------
#                 20562 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 11.00 (Mb)
#Total memory = 406.00 (Mb)
#Peak memory = 427.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 11.00 (Mb)
#Total memory = 406.00 (Mb)
#Peak memory = 427.00 (Mb)
#Number of warnings = 0
#Total number of warnings = 2
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Oct 10 02:47:11 2025
#

detailRoute

#Start detailRoute on Fri Oct 10 02:47:11 2025
#
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#Start reading timing information from file .timing_file.tif ...
#
#The worst setup slack read in is 2.271  
#
#No hold time constraints read in
#Read in timing information for 19 ports, 1942 instances from timing file .timing_file.tif.
#NanoRoute Version v08.10-p008 NR081027-0018/USR58-UB
#Merging special wires...
#Worst slack with path group effect 2.270796
#Using S.M.A.R.T. routing technology.
#routeSiEffort set to high
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 406.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 406.00 (Mb)
#Complete Detail Routing.
#Total wire length = 59237 um.
#Total half perimeter of net bounding box = 48207 um.
#Total wire length on LAYER METAL1 = 1262 um.
#Total wire length on LAYER METAL2 = 16024 um.
#Total wire length on LAYER METAL3 = 22946 um.
#Total wire length on LAYER METAL4 = 11092 um.
#Total wire length on LAYER METAL5 = 7015 um.
#Total wire length on LAYER METAL6 = 897 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 20562
#Up-Via Summary (total 20562):
#           
#-----------------------
#  Metal 1         8231
#  Metal 2         8414
#  Metal 3         2818
#  Metal 4         1000
#  Metal 5           99
#-----------------------
#                 20562 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#
#start routing for via minimization ...
#Total wire length = 59517 um.
#Total half perimeter of net bounding box = 48207 um.
#Total wire length on LAYER METAL1 = 1016 um.
#Total wire length on LAYER METAL2 = 23549 um.
#Total wire length on LAYER METAL3 = 22765 um.
#Total wire length on LAYER METAL4 = 7956 um.
#Total wire length on LAYER METAL5 = 3720 um.
#Total wire length on LAYER METAL6 = 512 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 15975
#Up-Via Summary (total 15975):
#           
#-----------------------
#  Metal 1         8049
#  Metal 2         6083
#  Metal 3         1523
#  Metal 4          281
#  Metal 5           39
#-----------------------
#                 15975 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#Complete routing via minimization.
#
#start routing for process antenna violation fix ...
#Worst slack with path group effect 2.270796
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 406.00 (Mb)
#
#Total wire length = 59517 um.
#Total half perimeter of net bounding box = 48207 um.
#Total wire length on LAYER METAL1 = 1016 um.
#Total wire length on LAYER METAL2 = 23549 um.
#Total wire length on LAYER METAL3 = 22765 um.
#Total wire length on LAYER METAL4 = 7956 um.
#Total wire length on LAYER METAL5 = 3720 um.
#Total wire length on LAYER METAL6 = 512 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 15975
#Up-Via Summary (total 15975):
#           
#-----------------------
#  Metal 1         8049
#  Metal 2         6083
#  Metal 3         1523
#  Metal 4          281
#  Metal 5           39
#-----------------------
#                 15975 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#
#
#detailRoute statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 0.00 (Mb)
#Total memory = 406.00 (Mb)
#Peak memory = 427.00 (Mb)
#Number of warnings = 0
#Total number of warnings = 4
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Fri Oct 10 02:47:15 2025
#

detailRoute

#Start detailRoute on Fri Oct 10 02:47:15 2025
#
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#Start reading timing information from file .timing_file.tif ...
#
#The worst setup slack read in is 2.271  
#
#No hold time constraints read in
#Read in timing information for 19 ports, 1942 instances from timing file .timing_file.tif.
#NanoRoute Version v08.10-p008 NR081027-0018/USR58-UB
#Merging special wires...
#Worst slack with path group effect 2.270796
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 406.00 (Mb)
#Total wire length = 59517 um.
#Total half perimeter of net bounding box = 48207 um.
#Total wire length on LAYER METAL1 = 1016 um.
#Total wire length on LAYER METAL2 = 23549 um.
#Total wire length on LAYER METAL3 = 22765 um.
#Total wire length on LAYER METAL4 = 7956 um.
#Total wire length on LAYER METAL5 = 3720 um.
#Total wire length on LAYER METAL6 = 512 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 15975
#Total number of multi-cut vias = 4979 ( 31.2%)
#Total number of single cut vias = 10996 ( 68.8%)
#Up-Via Summary (total 15975):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        6451 ( 80.1%)      1598 ( 19.9%)       8049
#  Metal 2        3617 ( 59.5%)      2466 ( 40.5%)       6083
#  Metal 3         900 ( 59.1%)       623 ( 40.9%)       1523
#  Metal 4          27 (  9.6%)       254 ( 90.4%)        281
#  Metal 5           1 (  2.6%)        38 ( 97.4%)         39
#-----------------------------------------------------------
#                10996 ( 68.8%)      4979 ( 31.2%)      15975 
#
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 406.00 (Mb)
#CELL_VIEW SYS_TOP,init has no DRC violation.
#Post Route via swapping is done.
#
#detailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 406.00 (Mb)
#Peak memory = 427.00 (Mb)
#Number of warnings = 0
#Total number of warnings = 5
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Fri Oct 10 02:47:17 2025
#

detailRoute

#Start detailRoute on Fri Oct 10 02:47:17 2025
#
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#Start reading timing information from file .timing_file.tif ...
#
#The worst setup slack read in is 2.271  
#
#No hold time constraints read in
#Read in timing information for 19 ports, 1942 instances from timing file .timing_file.tif.
#NanoRoute Version v08.10-p008 NR081027-0018/USR58-UB
#Merging special wires...
#Worst slack with path group effect 2.270796
#Using S.M.A.R.T. routing technology.
#routeSiEffort set to high
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 406.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 406.00 (Mb)
#Complete Detail Routing.
#Total wire length = 59517 um.
#Total half perimeter of net bounding box = 48207 um.
#Total wire length on LAYER METAL1 = 1016 um.
#Total wire length on LAYER METAL2 = 23549 um.
#Total wire length on LAYER METAL3 = 22765 um.
#Total wire length on LAYER METAL4 = 7956 um.
#Total wire length on LAYER METAL5 = 3720 um.
#Total wire length on LAYER METAL6 = 512 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 15975
#Total number of multi-cut vias = 4979 ( 31.2%)
#Total number of single cut vias = 10996 ( 68.8%)
#Up-Via Summary (total 15975):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        6451 ( 80.1%)      1598 ( 19.9%)       8049
#  Metal 2        3617 ( 59.5%)      2466 ( 40.5%)       6083
#  Metal 3         900 ( 59.1%)       623 ( 40.9%)       1523
#  Metal 4          27 (  9.6%)       254 ( 90.4%)        281
#  Metal 5           1 (  2.6%)        38 ( 97.4%)         39
#-----------------------------------------------------------
#                10996 ( 68.8%)      4979 ( 31.2%)      15975 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#
#start routing for process antenna violation fix ...
#Worst slack with path group effect 2.270796
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 406.00 (Mb)
#
#Total wire length = 59517 um.
#Total half perimeter of net bounding box = 48207 um.
#Total wire length on LAYER METAL1 = 1016 um.
#Total wire length on LAYER METAL2 = 23549 um.
#Total wire length on LAYER METAL3 = 22765 um.
#Total wire length on LAYER METAL4 = 7956 um.
#Total wire length on LAYER METAL5 = 3720 um.
#Total wire length on LAYER METAL6 = 512 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 15975
#Total number of multi-cut vias = 4979 ( 31.2%)
#Total number of single cut vias = 10996 ( 68.8%)
#Up-Via Summary (total 15975):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        6451 ( 80.1%)      1598 ( 19.9%)       8049
#  Metal 2        3617 ( 59.5%)      2466 ( 40.5%)       6083
#  Metal 3         900 ( 59.1%)       623 ( 40.9%)       1523
#  Metal 4          27 (  9.6%)       254 ( 90.4%)        281
#  Metal 5           1 (  2.6%)        38 ( 97.4%)         39
#-----------------------------------------------------------
#                10996 ( 68.8%)      4979 ( 31.2%)      15975 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#
#
#detailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 406.00 (Mb)
#Peak memory = 427.00 (Mb)
#Number of warnings = 0
#Total number of warnings = 6
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Fri Oct 10 02:47:17 2025
#
<CMD> verifyConnectivity -type all -noAntenna -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Oct 10 02:47:38 2025

Design Name: SYS_TOP
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (240.4700, 160.4700)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net SI[3]: Found a geometry with bounding box (-0.10,120.10) (0.10,120.30) outside design boundary.
Violations for such geometries will be reported.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Oct 10 02:47:38 2025
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 0.000M)

<CMD> verifyGeometry -noMinArea
 *** Starting Verify Geometry (MEM: 406.2) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 8000
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.9  MEM: 25.8M)

<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (SOCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix SYS_TOP_postRoute -outDir timingReports
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
Detail RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RCcorner
extractDetailRC Option : -outfile ./SYS_TOP_zADRE1_6995.rcdb.d  -extended
RC Mode: Detail [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 405.4M)
Creating parasitic data file './SYS_TOP_zADRE1_6995.rcdb.d/header.da' in memory efficient access mode for storing RC.
Write RCDB with uncompressed RC data. Compressed RCDB mode disabled.
Extracted 10.0077% (CPU Time= 0:00:00.0  MEM= 405.4M)
Extracted 20.0103% (CPU Time= 0:00:00.0  MEM= 405.4M)
Extracted 30.0077% (CPU Time= 0:00:00.0  MEM= 405.4M)
Extracted 40.0103% (CPU Time= 0:00:00.0  MEM= 405.4M)
Extracted 50.0077% (CPU Time= 0:00:00.0  MEM= 405.4M)
Extracted 60.0103% (CPU Time= 0:00:00.1  MEM= 405.4M)
Extracted 70.0077% (CPU Time= 0:00:00.1  MEM= 405.4M)
Extracted 80.0103% (CPU Time= 0:00:00.1  MEM= 405.4M)
Extracted 90.0077% (CPU Time= 0:00:00.1  MEM= 405.4M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 405.4M)
Nr. Extracted Resistors     : 35390
Nr. Extracted Ground Cap.   : 37427
Nr. Extracted Coupling Cap. : 0
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 405.406M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  2.317  |  2.317  | 15.941  | 77.163  | 214.821 | 18.707  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|  1023   |  1009   |   313   |    7    |    2    |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 81.215%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.91 sec
Total Real time: 1.0 sec
Total Memory Usage: 405.410156 Mbytes
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (SOCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix SYS_TOP_postRoute -outDir timingReports
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
Detail RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RCcorner
extractDetailRC Option : -outfile ./SYS_TOP_zADRE1_6995.rcdb.d -maxResLength 200  -extended
RC Mode: Detail [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 405.4M)
Closing parasitic data file './SYS_TOP_zADRE1_6995.rcdb.d'. 2056 times net's RC data read were performed.
Creating parasitic data file './SYS_TOP_zADRE1_6995.rcdb.d/header.da' in memory efficient access mode for storing RC.
Write RCDB with uncompressed RC data. Compressed RCDB mode disabled.
Extracted 10.0077% (CPU Time= 0:00:00.0  MEM= 405.4M)
Extracted 20.0103% (CPU Time= 0:00:00.0  MEM= 405.4M)
Extracted 30.0077% (CPU Time= 0:00:00.1  MEM= 405.4M)
Extracted 40.0103% (CPU Time= 0:00:00.1  MEM= 405.4M)
Extracted 50.0077% (CPU Time= 0:00:00.1  MEM= 405.4M)
Extracted 60.0103% (CPU Time= 0:00:00.1  MEM= 405.4M)
Extracted 70.0077% (CPU Time= 0:00:00.1  MEM= 405.4M)
Extracted 80.0103% (CPU Time= 0:00:00.1  MEM= 405.4M)
Extracted 90.0077% (CPU Time= 0:00:00.1  MEM= 405.4M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 405.4M)
Nr. Extracted Resistors     : 35390
Nr. Extracted Ground Cap.   : 37427
Nr. Extracted Coupling Cap. : 0
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 405.406M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.535  | -0.290  | -0.535  | 20.808  | 54.987  |  0.320  |
|           TNS (ns):| -20.078 | -0.577  | -19.501 |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   105   |    2    |   103   |    0    |    0    |    0    |
|          All Paths:|  1023   |  1009   |   313   |    7    |    2    |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 81.215%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.9 sec
Total Real time: 1.0 sec
Total Memory Usage: 405.410156 Mbytes
<CMD> optDesign -postRoute -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 405.4M **
Begin checking placement ...
*info: Placed = 1492
*info: Unplaced = 0
Placement Density:81.21%(27079/33343)
setExtractRCMode -reduce 0.0 -coupled false
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
All-RC-Corners-Per-Net-In-Memory is turned ON...
*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           DLY4X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX5M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX10M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX14M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX18M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX40M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX5M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX10M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX14M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX18M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX40M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX5M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX10M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX14M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX18M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX40M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX5M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX10M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX14M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX18M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX40M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
-holdSdfFile {}                         # string, default=""
Detail RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RCcorner
extractDetailRC Option : -outfile ./SYS_TOP_zADRE1_6995.rcdb.d -maxResLength 200  -extended
RC Mode: Detail [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 405.4M)
Closing parasitic data file './SYS_TOP_zADRE1_6995.rcdb.d'. 2056 times net's RC data read were performed.
Creating parasitic data file './SYS_TOP_zADRE1_6995.rcdb.d/header.da' in memory efficient access mode for storing RC.
Write RCDB with uncompressed RC data. Compressed RCDB mode disabled.
Extracted 10.0077% (CPU Time= 0:00:00.0  MEM= 405.4M)
Extracted 20.0103% (CPU Time= 0:00:00.0  MEM= 405.4M)
Extracted 30.0077% (CPU Time= 0:00:00.1  MEM= 405.4M)
Extracted 40.0103% (CPU Time= 0:00:00.1  MEM= 405.4M)
Extracted 50.0077% (CPU Time= 0:00:00.1  MEM= 405.4M)
Extracted 60.0103% (CPU Time= 0:00:00.1  MEM= 405.4M)
Extracted 70.0077% (CPU Time= 0:00:00.1  MEM= 405.4M)
Extracted 80.0103% (CPU Time= 0:00:00.1  MEM= 405.4M)
Extracted 90.0077% (CPU Time= 0:00:00.1  MEM= 405.4M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 405.4M)
Nr. Extracted Resistors     : 35390
Nr. Extracted Ground Cap.   : 37427
Nr. Extracted Coupling Cap. : 0
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 405.406M)
*** Started fixing hold violations - preprocessing (totcpu=0:01:55, mem=405.4M)
Setting analysis mode to hold ...
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 405.4M)
Number of Loop : 0
Start delay calculation (mem=405.406M)...
*** Calculating scaling factor for min libraries using the default operating condition of each library.
delayCal using detail RC...
Opening parasitic data file './SYS_TOP_zADRE1_6995.rcdb.d' for reading.
Read RCDB with uncompressed RC data. Compressed RCDB mode disabled.
Using Direct Access RCDB ...
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 405.4M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Delay calculation completed.
(0:00:00.2 405.410M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 405.4M)
Number of Loop : 0
Start delay calculation (mem=405.410M)...
delayCal using detail RC...
Delay calculation completed.
(0:00:00.0 405.410M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 405.4M)
Number of Loop : 0
Start delay calculation (mem=405.410M)...
delayCal using detail RC...
Delay calculation completed.
(0:00:00.0 405.410M 0)
*** CDM Built up (cpu=0:00:00.4  mem= 405.4M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : -0.535 ns 
 TNS         : -20.078 ns 
 Viol paths  : 105 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing (totcpu=0:01:56, mem=405.4M)
Setting analysis mode to setup ...
Info: 76 clock nets excluded from IPO operation.
Info: 5 nets with bad wire/parasitic excluded from IPO operation.
setClockDomains -fromType register -toType register 
**WARN: (SOCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.000 ns)
--------------------------------------------------- 
    WNS         reg2regWns    view
    2.317 ns      2.317 ns  setup1_analysis_view
   18.832 ns     18.832 ns  setup2_analysis_view
   15.941 ns     17.285 ns  setup3_analysis_view
--------------------------------------------------- 
 reg2reg Best WS  : 18.832 ns 
 reg2reg WS  : 2.317 ns 
 reg2reg Viol paths  : 0 
 Worst Slack : 2.317 ns 
 Viol paths  : 0 
--------------------------------------------------- 
*** Started fixing hold violations, collecting setup timing (totcpu=0:01:57, mem=405.4M)

------------------------------------------------------------
            Initial Summary                              
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  2.317  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  1023   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -0.535  |
|           TNS (ns):| -20.078 |
|    Violating Paths:|   105   |
|          All Paths:|  1023   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 81.215%
------------------------------------------------------------
Info: 76 clock nets excluded from IPO operation.
Info: 5 nets with bad wire/parasitic excluded from IPO operation.
*** Started fixing hold violations (CPU=0:00:01.3, totcpu=0:01:57, mem=405.4M)
Density before buffering = 0.812 (fixHold)
*info:
*Info: The following delay and buffer cells will be used for hold fixing
*Info:    cell  igArea   setupDelay f/r(inTran f/r, load)    holdDelay (inTran f/r, load)
*Info:                     nanoSecond  ( nanoSecond  PF )    nanoSecond (nanoSecond  PF )
*Info:   DLY4X1M    8.0   0.971/0.956 (0.200/0.200, 0.011)   0.391/0.396 (0.089/0.089, 0.011)
*Info:   DLY3X1M    8.0   0.778/0.734 (0.200/0.200, 0.011)   0.313/0.299 (0.089/0.089, 0.011)
*Info:   DLY2X1M    8.0   0.594/0.535 (0.200/0.200, 0.011)   0.239/0.215 (0.089/0.089, 0.011)
*Info:   DLY1X1M    8.0   0.420/0.369 (0.200/0.200, 0.011)   0.167/0.147 (0.089/0.089, 0.011)
*Info:   DLY4X4M    10.0   0.957/0.853 (0.200/0.200, 0.044)   0.423/0.381 (0.089/0.089, 0.044)
*Info:   DLY3X4M    10.0   0.768/0.648 (0.200/0.200, 0.044)   0.340/0.285 (0.089/0.089, 0.044)
*Info:   DLY2X4M    10.0   0.591/0.471 (0.200/0.200, 0.044)   0.261/0.203 (0.089/0.089, 0.044)
*Info:   DLY1X4M    10.0   0.425/0.330 (0.200/0.200, 0.044)   0.185/0.139 (0.089/0.089, 0.044)
*Info: 
*Info:   CLKBUFX1M    4.0   0.230/0.224 (0.200/0.200, 0.011)   0.096/0.092 (0.089/0.089, 0.011)
*Info:   BUFX2M    4.0   0.237/0.231 (0.200/0.200, 0.022)   0.102/0.098 (0.089/0.089, 0.022)
*Info:   CLKBUFX2M    4.0   0.274/0.241 (0.200/0.200, 0.022)   0.117/0.100 (0.089/0.089, 0.022)
*Info:   CLKBUFX3M    5.0   0.300/0.262 (0.200/0.200, 0.033)   0.131/0.109 (0.089/0.089, 0.033)
*Info:   BUFX3M    5.0   0.227/0.235 (0.200/0.200, 0.033)   0.100/0.101 (0.089/0.089, 0.033)
*Info:   BUFX4M    5.0   0.221/0.232 (0.200/0.200, 0.044)   0.097/0.100 (0.089/0.089, 0.044)
*Info:   CLKBUFX4M    5.0   0.308/0.266 (0.200/0.200, 0.044)   0.136/0.112 (0.089/0.089, 0.044)
*Info:   BUFX5M    6.0   0.223/0.238 (0.200/0.200, 0.055)   0.098/0.103 (0.089/0.089, 0.055)
*Info:   CLKBUFX6M    6.0   0.286/0.282 (0.200/0.200, 0.066)   0.126/0.121 (0.089/0.089, 0.066)
*Info:   BUFX6M    7.0   0.216/0.229 (0.200/0.200, 0.066)   0.096/0.098 (0.089/0.089, 0.066)
*Info:   BUFX8M    8.0   0.214/0.236 (0.200/0.200, 0.088)   0.095/0.103 (0.089/0.089, 0.088)
*Info:   CLKBUFX8M    8.0   0.288/0.277 (0.200/0.200, 0.088)   0.128/0.120 (0.089/0.089, 0.088)
*info:
*info: Hold fixing prefix "FE_PHC" starts with 0
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: hold1_analysis_view 
	WNS: 0.075 
	TNS: 0.000 
	VP: 0 
	WNS-Term: ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[3]/D 
View: hold2_analysis_view 
	WNS: 0.054 
	TNS: 0.000 
	VP: 0 
	WNS-Term: CLK_DIV_TX/odd_edge_tog_reg/SI 
View: hold3_analysis_view 
	WNS: 0.093 
	TNS: 0.000 
	VP: 0 
	WNS-Term: ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[2]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: setup1_analysis_view 
	WNS: 2.317 
	TNS: 0.000 
	VP: 0 
	WNS-Term:REGISTER_FILE/Reg_File_reg[1][5]/Q 
View: setup2_analysis_view 
	WNS: 18.832 
	TNS: 0.000 
	VP: 0 
	WNS-Term:ALU_UNIT/ALU_OUT_reg[15]/Q 
View: setup3_analysis_view 
	WNS: 13.994 
	TNS: 0.000 
	VP: 0 
	WNS-Term:scan_rst 
--------------------------------------------------- 
Density after buffering = 0.815 (fixHold)
*info:
*info: A total of 4 net(s) have been evaluated for adding cells
*info:            4 net(s): Added a total of 10 cells to fix/reduce hold violation
*info:
*info:
*info: Summary: 
*info:           10 cells of type 'DLY4X1M' used
*info:
*** Finished hold time fix (CPU=0:00:02.2, totcpu=0:01:58, mem=405.4M) ***
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=405.4M  mem(used)=0.0M***
Total net length = 4.788e+04 (2.695e+04 2.093e+04) (ext = 2.040e+03)
default core: bins with density >  0.75 = 16.7 % ( 8 / 48 )
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 405.4M **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Fri Oct 10 02:49:02 2025
#
Closing parasitic data file './SYS_TOP_zADRE1_6995.rcdb.d'. 2056 times net's RC data read were performed.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#NanoRoute Version v08.10-p008 NR081027-0018/USR58-UB
#Merging special wires...
#4 routed nets are extracted.
#    4 (0.19%) extracted nets are partially routed.
#2047 routed nets are imported.
#10 (0.47%) nets are without wires.
#50 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 2111.
#Number of eco nets is 4
#
#Start data preparation...
#
#Data preparation is done.
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         391           0        1014    78.50%
#  Metal 2        V         587           0        1014     0.00%
#  Metal 3        H         391           0        1014     0.00%
#  Metal 4        V         587           0        1014     0.00%
#  Metal 5        H         391           0        1014     0.00%
#  Metal 6        V         587           0        1014     0.00%
#  --------------------------------------------------------------
#  Total                   2934       0.00%        6084    13.08%
#
#  76 nets (3.60%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 405.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 405.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded from the statistics)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     11(1.08%)      4(0.39%)   (1.48%)
#   Metal 3      2(0.20%)      1(0.10%)   (0.30%)
#   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     13(0.24%)      5(0.09%)   (0.33%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#
#Complete Global Routing.
#Total wire length = 59974 um.
#Total half perimeter of net bounding box = 48671 um.
#Total wire length on LAYER METAL1 = 1016 um.
#Total wire length on LAYER METAL2 = 23520 um.
#Total wire length on LAYER METAL3 = 22925 um.
#Total wire length on LAYER METAL4 = 8251 um.
#Total wire length on LAYER METAL5 = 3751 um.
#Total wire length on LAYER METAL6 = 512 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 16050
#Total number of multi-cut vias = 4975 ( 31.0%)
#Total number of single cut vias = 11075 ( 69.0%)
#Up-Via Summary (total 16050):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        6471 ( 80.2%)      1598 ( 19.8%)       8069
#  Metal 2        3644 ( 59.7%)      2462 ( 40.3%)       6106
#  Metal 3         928 ( 59.8%)       623 ( 40.2%)       1551
#  Metal 4          31 ( 10.9%)       254 ( 89.1%)        285
#  Metal 5           1 (  2.6%)        38 ( 97.4%)         39
#-----------------------------------------------------------
#                11075 ( 69.0%)      4975 ( 31.0%)      16050 
#
#Max overcon = 2 tracks.
#Total overcon = 0.33%.
#Worst layer Gcell overcon rate = 1.48%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 405.00 (Mb)
#Peak memory = 437.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 8.3% of the total area was rechecked for DRC, and 16.7% required routing.
#6.3% of the total area is being checked for drcs
#    number of violations = 38
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 405.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 405.00 (Mb)
#Complete Detail Routing.
#Total wire length = 59953 um.
#Total half perimeter of net bounding box = 48671 um.
#Total wire length on LAYER METAL1 = 1016 um.
#Total wire length on LAYER METAL2 = 23167 um.
#Total wire length on LAYER METAL3 = 23154 um.
#Total wire length on LAYER METAL4 = 8323 um.
#Total wire length on LAYER METAL5 = 3781 um.
#Total wire length on LAYER METAL6 = 512 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 16350
#Total number of multi-cut vias = 4863 ( 29.7%)
#Total number of single cut vias = 11487 ( 70.3%)
#Up-Via Summary (total 16350):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        6548 ( 81.2%)      1521 ( 18.8%)       8069
#  Metal 2        3884 ( 61.6%)      2425 ( 38.4%)       6309
#  Metal 3        1005 ( 61.7%)       624 ( 38.3%)       1629
#  Metal 4          49 ( 16.1%)       255 ( 83.9%)        304
#  Metal 5           1 (  2.6%)        38 ( 97.4%)         39
#-----------------------------------------------------------
#                11487 ( 70.3%)      4863 ( 29.7%)      16350 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 405.00 (Mb)
#
#Total wire length = 59953 um.
#Total half perimeter of net bounding box = 48671 um.
#Total wire length on LAYER METAL1 = 1016 um.
#Total wire length on LAYER METAL2 = 23167 um.
#Total wire length on LAYER METAL3 = 23154 um.
#Total wire length on LAYER METAL4 = 8323 um.
#Total wire length on LAYER METAL5 = 3781 um.
#Total wire length on LAYER METAL6 = 512 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 16350
#Total number of multi-cut vias = 4863 ( 29.7%)
#Total number of single cut vias = 11487 ( 70.3%)
#Up-Via Summary (total 16350):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        6548 ( 81.2%)      1521 ( 18.8%)       8069
#  Metal 2        3884 ( 61.6%)      2425 ( 38.4%)       6309
#  Metal 3        1005 ( 61.7%)       624 ( 38.3%)       1629
#  Metal 4          49 ( 16.1%)       255 ( 83.9%)        304
#  Metal 5           1 (  2.6%)        38 ( 97.4%)         39
#-----------------------------------------------------------
#                11487 ( 70.3%)      4863 ( 29.7%)      16350 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 405.00 (Mb)
#Peak memory = 437.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 405.00 (Mb)
#Peak memory = 437.00 (Mb)
#Number of warnings = 0
#Total number of warnings = 6
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Oct 10 02:49:03 2025
#
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 405.4M **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
-drouteStartIteration 0                  # int, default=0, user setting
Detail RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RCcorner
extractDetailRC Option : -outfile ./SYS_TOP_zADRE1_6995.rcdb.d -maxResLength 200  -extended
RC Mode: Detail [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 405.4M)
Creating parasitic data file './SYS_TOP_zADRE1_6995.rcdb.d/header.da' in memory efficient access mode for storing RC.
Write RCDB with uncompressed RC data. Compressed RCDB mode disabled.
Extracted 10.0077% (CPU Time= 0:00:00.1  MEM= 405.4M)
Extracted 20.0103% (CPU Time= 0:00:00.1  MEM= 405.4M)
Extracted 30.0077% (CPU Time= 0:00:00.1  MEM= 405.4M)
Extracted 40.0103% (CPU Time= 0:00:00.1  MEM= 405.4M)
Extracted 50.0077% (CPU Time= 0:00:00.1  MEM= 405.4M)
Extracted 60.0103% (CPU Time= 0:00:00.1  MEM= 405.4M)
Extracted 70.0077% (CPU Time= 0:00:00.1  MEM= 405.4M)
Extracted 80.0103% (CPU Time= 0:00:00.1  MEM= 405.4M)
Extracted 90.0077% (CPU Time= 0:00:00.1  MEM= 405.4M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 405.4M)
Nr. Extracted Resistors     : 35765
Nr. Extracted Ground Cap.   : 37812
Nr. Extracted Coupling Cap. : 0
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 405.406M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 405.4M **
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  2.317  |  2.317  | 14.008  | 77.163  | 213.059 | 18.707  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|  1023   |  1009   |   313   |    7    |    2    |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.068  |  0.068  |  0.196  | 20.808  | 55.708  |  0.320  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|  1023   |  1009   |   313   |    7    |    2    |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 81.497%
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 405.4M **
*** Finished optDesign ***
<CMD> addFiller -cell {FILL1M FILL2M FILL4M FILL8M FILL16M FILL32M FILL64M} -prefix FILLER -markFixed
**WARN: (SOCSP-9057):	Fillers being added in a FIXED mode to the whole design. Some subsequent
operations, such as antenna fixing, may fail due to fillers being marked
as 'FIXED'. If this was not intended, use deleteFiller command to undo.
*INFO:   Added 3 filler insts (cell FILL64M / prefix FILLER).
*INFO:   Added 24 filler insts (cell FILL32M / prefix FILLER).
*INFO:   Added 37 filler insts (cell FILL16M / prefix FILLER).
*INFO:   Added 138 filler insts (cell FILL8M / prefix FILLER).
*INFO:   Added 283 filler insts (cell FILL4M / prefix FILLER).
*INFO:   Added 466 filler insts (cell FILL2M / prefix FILLER).
*INFO:   Added 523 filler insts (cell FILL1M / prefix FILLER).
*INFO: Total 1474 filler insts added - prefix FILLER (CPU: 0:00:00.0).
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 2 DRC violations (CPU: 0:00:00.2).
*INFO: Found no DRC violations to fix.
*INFO:   Added 0 filler inst  (cell FILL1M / prefix FILLER).
*INFO: Iteration 1-#1, Found 2 DRC violations (CPU: 0:00:00.2).
*INFO: End DRC Checks. (CPU: 0:00:00.4 MEM: 4.8M).
<CMD> verifyGeometry -noMinArea
 *** Starting Verify Geometry (MEM: 410.2) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 8000
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.9  MEM: 28.0M)

<CMD> verifyProcessAntenna -reportfile SYS_TOP.antenna.rpt -leffile SYS_TOP.antenna.lef -error 1000

******* START VERIFY ANTENNA ********
Report File: SYS_TOP.antenna.rpt
LEF Macro File: SYS_TOP.antenna.lef
Verification Complete: 0 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:00.1  MEM: 0.000M)

<CMD> verifyConnectivity -type all -noAntenna -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Oct 10 02:50:36 2025

Design Name: SYS_TOP
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (240.4700, 160.4700)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net SI[3]: Found a geometry with bounding box (-0.10,120.10) (0.10,120.30) outside design boundary.
Violations for such geometries will be reported.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Oct 10 02:50:36 2025
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 0.000M)

<CMD> checkFiller -highlight true
*INFO: Total number of gaps found: 0
<CMD> saveNetlist export/SYS_TOP.v
Writing Netlist "export/SYS_TOP.v" ...
<CMD> saveNetlist export/SYS_TOP_pg.v -includePowerGround
Writing Netlist "export/SYS_TOP_pg.v" ...
**WARN: (SOCVL-516):	No Power/Ground connections in top module (SYS_TOP).
Pwr name (VDD).
Gnd name (VSS).
1 Pwr names and 1 Gnd names.
Creating all pg connections for top cell (SYS_TOP).
<CMD> rcOut -spf export/SYS_TOP.spf
Cleaning up IPDB random ...
Closing parasitic data file './SYS_TOP_zADRE1_6995.rcdb.d'. 2066 times net's RC data read were performed.
Opening parasitic data file './SYS_TOP_zADRE1_6995.rcdb.d' for reading.
Read RCDB with uncompressed RC data. Compressed RCDB mode disabled.
RC Out has the following PVT Info:
   RC:RCcorner
Printing *|NET...
Detail RC Out Completed (CPU Time= 0:00:00.1  MEM= 409.6M)
Closing parasitic data file './SYS_TOP_zADRE1_6995.rcdb.d'. 2066 times net's RC data read were performed.
<CMD> delayCal -sdf export/SYS_TOP.sdf -version 3.0
delayCal Option :  -sdf export/SYS_TOP.sdf -version 3.0 
delayCal Mode   : 'setDelayCalMode -engine default -signOff false -ecsmType ecsmOnDemand'
Topological Sorting (CPU = 0:00:00.0, MEM = 409.6M)
Number of Loop : 0
Start delay calculation (mem=409.625M)...
*** Calculating scaling factor for max libraries using the default operating condition of each library.
delayCal using detail RC...
Opening parasitic data file './SYS_TOP_zADRE1_6995.rcdb.d' for reading.
Read RCDB with uncompressed RC data. Compressed RCDB mode disabled.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 409.6M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Handling High Fanin Net......
Handling 0 High Fanin Net (CPU = 0:00:00.0) 

Printing SDF File.....
Delay calculation completed.
(0:00:00.2 409.633M 0)


Delay Calculation Summary:
   Number of nets with pin count greater than 100  : 0
   Number of nets using excludenet file            : 0
   Number of nets using set_resistance             : 0
   Number of nets using default delay              : 0
   CPU Time (0:00:00.2)
<CMD> report_power -outfile report/power.rpt
Start force assigning power rail voltages for view setup1_analysis_view
Finished assigning power rail voltages

CPE found ground net: VSS
CPE found power net: VDD  voltage: 1.08V
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 409.6M)
Number of Loop : 0
Start delay calculation (mem=409.629M)...
delayCal using detail RC...
Delay calculation completed.
(0:00:00.1 409.629M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 409.6M)
Number of Loop : 0
Start delay calculation (mem=409.629M)...
delayCal using detail RC...
Delay calculation completed.
(0:00:00.0 409.629M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 409.6M)
Number of Loop : 0
Start delay calculation (mem=409.629M)...
delayCal using detail RC...
Delay calculation completed.
(0:00:00.0 409.629M 0)
*** CDM Built up (cpu=0:00:00.3  mem= 409.6M) ***
Start force assigning power rail voltages for view setup1_analysis_view
Finished assigning power rail voltages

CPE found ground net: VSS
CPE found power net: VDD  voltage: 1.08V
INFO (POWER-1606): Found clock 'REF_CLK' with frequency 50MHz from SDC file.

INFO (POWER-1606): Found clock 'ALU_CLK' with frequency 50MHz from SDC file.

INFO (POWER-1606): Found clock 'scan_clk' with frequency 10MHz from SDC file.

INFO (POWER-1606): Found clock 'UART_CLK' with frequency 3.6864MHz from SDC file.

INFO (POWER-1606): Found clock 'RX_CLK' with frequency 3.6864MHz from SDC file.

INFO (POWER-1606): Found clock 'TX_CLK' with frequency 115200Hz from SDC file.


Propagating signal activity...


Starting Levelizing
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT)
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 5%
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 10%
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 15%
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 20%
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 25%
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 30%
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 35%
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 40%
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 45%
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 50%
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 55%
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 60%
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 65%
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 70%
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 75%
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 80%
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 85%
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 90%
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 95%

Finished Levelizing
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT)

Starting Activity Propagation
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT)
INFO (POWER-1356):   No default input activity has been set.  Defaulting to 0.2.

2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 5%
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 10%
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 15%
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 20%
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 25%
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 30%
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 35%
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 40%
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 45%
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 50%
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 55%
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 60%
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 65%
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 70%
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 75%
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 80%
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 85%
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 90%

Finished Activity Propagation
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT)
WARNING (POWER-1500): 2 cell(s) in the design have timing library models but
do not have internal power data.  Internal power will not be calculated for these cells:

  TIEHIM
  TIELOM
WARNING (POWER-1501): 2 cell(s) in the design have timing library models but
do not have leakage power data.  Leakage power will not be calculated for these cells:

  TIEHIM
  TIELOM

Starting Calculating power
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT)

Calculating power dissipation...

 ... Calculating switching power
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 5%
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 10%
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 15%
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 20%
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 25%
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 30%
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 35%
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 40%
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 45%
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 50%
 ... Calculating internal and leakage power
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 55%
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 60%
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 65%
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 70%
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 75%
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 80%
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 85%
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 90%
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT): 95%

Finished Calculating power
2025-Oct-10 02:51:13 (2025-Oct-10 00:51:13 GMT)
WARNING (POWER-1216): The total clock network power in the report may be higher than the actual total clock network power in the design.
Instances that are part of multiple clock networks may be counted multiple times in this total.

report_power consumed time 00:00:01 : increased peak memory (579M) by 0
Output file is report/power.rpt.
<CMD> streamOut export/SYS_TOP.gds -mapFile ./import/gds2InLayer.map -libName DesignLib -stripes 1 -units 2000 -mode ALL
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for tile
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    136                             COMP
    1                             METAL1
    2                             METAL1
    3                             METAL1
    4                             METAL1
    7                             METAL1
    5                             METAL1
    6                             METAL1
    8                             METAL1
    9                             METAL1
    10                            METAL1
    15                             VIA12
    18                             VIA12
    16                             VIA12
    17                             VIA12
    19                             VIA12
    20                             VIA12
    21                            METAL2
    22                            METAL2
    23                            METAL2
    24                            METAL2
    27                            METAL2
    25                            METAL2
    26                            METAL2
    28                            METAL2
    29                            METAL2
    30                            METAL2
    35                             VIA23
    38                             VIA23
    36                             VIA23
    37                             VIA23
    39                             VIA23
    40                             VIA23
    41                            METAL3
    42                            METAL3
    43                            METAL3
    44                            METAL3
    47                            METAL3
    45                            METAL3
    46                            METAL3
    48                            METAL3
    49                            METAL3
    50                            METAL3
    55                             VIA34
    58                             VIA34
    56                             VIA34
    57                             VIA34
    59                             VIA34
    60                             VIA34
    61                            METAL4
    62                            METAL4
    63                            METAL4
    64                            METAL4
    67                            METAL4
    65                            METAL4
    66                            METAL4
    68                            METAL4
    69                            METAL4
    70                            METAL4
    75                             VIA45
    78                             VIA45
    76                             VIA45
    77                             VIA45
    79                             VIA45
    80                             VIA45
    81                            METAL5
    82                            METAL5
    83                            METAL5
    84                            METAL5
    87                            METAL5
    85                            METAL5
    86                            METAL5
    88                            METAL5
    89                            METAL5
    90                            METAL5
    95                             VIA56
    98                             VIA56
    96                             VIA56
    97                             VIA56
    99                             VIA56
    100                            VIA56
    101                           METAL6
    102                           METAL6
    103                           METAL6
    104                           METAL6
    107                           METAL6
    105                           METAL6
    106                           METAL6
    108                           METAL6
    109                           METAL6
    110                           METAL6
    115                            VIA67
    118                            VIA67
    116                            VIA67
    117                            VIA67
    119                            VIA67
    120                            VIA67
    121                           METAL7
    122                           METAL7
    123                           METAL7
    124                           METAL7
    127                           METAL7
    125                           METAL7
    126                           METAL7
    128                           METAL7
    129                           METAL7
    130                           METAL7
    11                            METAL1
    12                            METAL1
    13                            METAL1
    14                            METAL1
    31                            METAL2
    32                            METAL2
    33                            METAL2
    34                            METAL2
    51                            METAL3
    52                            METAL3
    53                            METAL3
    54                            METAL3
    71                            METAL4
    72                            METAL4
    73                            METAL4
    74                            METAL4
    91                            METAL5
    92                            METAL5
    93                            METAL5
    94                            METAL5
    111                           METAL6
    112                           METAL6
    113                           METAL6
    114                           METAL6
    131                           METAL7
    132                           METAL7
    133                           METAL7
    134                           METAL7


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                           3427

Ports/Pins                            19
    metal layer METAL2                12
    metal layer METAL3                 7

Nets                               19415
    metal layer METAL1               800
    metal layer METAL2             11557
    metal layer METAL3              5579
    metal layer METAL4              1199
    metal layer METAL5               254
    metal layer METAL6                26

    Via Instances                  16350

Special Nets                         174
    metal layer METAL1               156
    metal layer METAL5                 4
    metal layer METAL6                14

    Via Instances                   1848

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                2082
    metal layer METAL1               143
    metal layer METAL2              1485
    metal layer METAL3               415
    metal layer METAL4                36
    metal layer METAL5                 2
    metal layer METAL6                 1


Blockages                              0


Custom Text                            0


Custom Box                             0

######Streamout is finished!
<CMD> saveDesign /home/ahesham/Final_Project/pnr/SYS_TOP1.enc
Redoing specifyClockTree  -file Clock.ctstch  ...
Writing Netlist "/home/ahesham/Final_Project/pnr/SYS_TOP1.enc.dat/SYS_TOP.v" ...
Saving clock tree spec file '/home/ahesham/Final_Project/pnr/SYS_TOP1.enc.dat/SYS_TOP.ctstch' ...
Saving configuration ...
Saving preference file /home/ahesham/Final_Project/pnr/SYS_TOP1.enc.dat/enc.pref.tcl ...
Saving SI fix option to '/home/ahesham/Final_Project/pnr/SYS_TOP1.enc.dat/siFix.option'...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=409.6M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=409.6M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...
