
*** Running vivado
    with args -log PmodOLEDCtrl.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source PmodOLEDCtrl.tcl -notrace


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source PmodOLEDCtrl.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/thomas/ece527/mp2/PmodOLED_Source/mp2_partA.srcs/sources_1/ip/block_49/block_49.dcp' for cell 'Example/CHAR_LIB_COMP'
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/thomas/ece527/mp2/PmodOLED_Source/mp2_partA.srcs/constrs_1/new/timing.xdc]
WARNING: [Vivado 12-584] No ports matched 'CS'. [/home/thomas/ece527/mp2/PmodOLED_Source/mp2_partA.srcs/constrs_1/new/timing.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/thomas/ece527/mp2/PmodOLED_Source/mp2_partA.srcs/constrs_1/new/timing.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED_EX_DONE'. [/home/thomas/ece527/mp2/PmodOLED_Source/mp2_partA.srcs/constrs_1/new/timing.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/thomas/ece527/mp2/PmodOLED_Source/mp2_partA.srcs/constrs_1/new/timing.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED_IN_DONE'. [/home/thomas/ece527/mp2/PmodOLED_Source/mp2_partA.srcs/constrs_1/new/timing.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/thomas/ece527/mp2/PmodOLED_Source/mp2_partA.srcs/constrs_1/new/timing.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED_EX_DONE'. [/home/thomas/ece527/mp2/PmodOLED_Source/mp2_partA.srcs/constrs_1/new/timing.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/thomas/ece527/mp2/PmodOLED_Source/mp2_partA.srcs/constrs_1/new/timing.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED_IN_DONE'. [/home/thomas/ece527/mp2/PmodOLED_Source/mp2_partA.srcs/constrs_1/new/timing.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/thomas/ece527/mp2/PmodOLED_Source/mp2_partA.srcs/constrs_1/new/timing.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/thomas/ece527/mp2/PmodOLED_Source/mp2_partA.srcs/constrs_1/new/timing.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1362.020 ; gain = 274.074 ; free physical = 1416 ; free virtual = 4314
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1374.023 ; gain = 12.004 ; free physical = 1415 ; free virtual = 4313
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 279e563eb

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1843.516 ; gain = 0.000 ; free physical = 1038 ; free virtual = 3937
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 55 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2648ba6fe

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1843.516 ; gain = 0.000 ; free physical = 1038 ; free virtual = 3937
INFO: [Opt 31-389] Phase Constant propagation created 6 cells and removed 6 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1ff8e1f77

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1843.516 ; gain = 0.000 ; free physical = 1038 ; free virtual = 3936
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1ff8e1f77

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1843.516 ; gain = 0.000 ; free physical = 1038 ; free virtual = 3936
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1ff8e1f77

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1843.516 ; gain = 0.000 ; free physical = 1038 ; free virtual = 3936
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1843.516 ; gain = 0.000 ; free physical = 1038 ; free virtual = 3936
Ending Logic Optimization Task | Checksum: 1ff8e1f77

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1843.516 ; gain = 0.000 ; free physical = 1038 ; free virtual = 3936

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 2
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: 1e4cd6e2b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1954.559 ; gain = 0.000 ; free physical = 1027 ; free virtual = 3925
Ending Power Optimization Task | Checksum: 1e4cd6e2b

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.80 . Memory (MB): peak = 1954.559 ; gain = 111.043 ; free physical = 1032 ; free virtual = 3930
26 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1954.559 ; gain = 592.539 ; free physical = 1032 ; free virtual = 3930
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1954.559 ; gain = 0.000 ; free physical = 1030 ; free virtual = 3931
INFO: [Common 17-1381] The checkpoint '/home/thomas/ece527/mp2/PmodOLED_Source/mp2_partA.runs/impl_1/PmodOLEDCtrl_opt.dcp' has been generated.
Command: report_drc -file PmodOLEDCtrl_drc_opted.rpt
INFO: [Coretcl 2-168] The results of DRC are in file /home/thomas/ece527/mp2/PmodOLED_Source/mp2_partA.runs/impl_1/PmodOLEDCtrl_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1954.559 ; gain = 0.000 ; free physical = 1027 ; free virtual = 3925
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17215fc03

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1954.559 ; gain = 0.000 ; free physical = 1027 ; free virtual = 3925
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1954.559 ; gain = 0.000 ; free physical = 1027 ; free virtual = 3925

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9a2404a6

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.84 . Memory (MB): peak = 1954.559 ; gain = 0.000 ; free physical = 1023 ; free virtual = 3922

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e39ce5d4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1954.559 ; gain = 0.000 ; free physical = 1019 ; free virtual = 3918

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e39ce5d4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1954.559 ; gain = 0.000 ; free physical = 1019 ; free virtual = 3918
Phase 1 Placer Initialization | Checksum: e39ce5d4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1954.559 ; gain = 0.000 ; free physical = 1019 ; free virtual = 3918

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1490056c6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1954.559 ; gain = 0.000 ; free physical = 1015 ; free virtual = 3913

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1490056c6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1954.559 ; gain = 0.000 ; free physical = 1015 ; free virtual = 3913

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 9d018b9d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1954.559 ; gain = 0.000 ; free physical = 1014 ; free virtual = 3913

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: af38c64e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1954.559 ; gain = 0.000 ; free physical = 1014 ; free virtual = 3913

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: af38c64e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1954.559 ; gain = 0.000 ; free physical = 1014 ; free virtual = 3913

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 9c8fa4b0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1954.559 ; gain = 0.000 ; free physical = 1014 ; free virtual = 3913

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 6d3b89f4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1954.559 ; gain = 0.000 ; free physical = 1012 ; free virtual = 3910

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: e031abe7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1954.559 ; gain = 0.000 ; free physical = 1012 ; free virtual = 3910

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: e031abe7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1954.559 ; gain = 0.000 ; free physical = 1012 ; free virtual = 3910
Phase 3 Detail Placement | Checksum: e031abe7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1954.559 ; gain = 0.000 ; free physical = 1012 ; free virtual = 3910

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16aec8adc

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 1 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 16aec8adc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1954.559 ; gain = 0.000 ; free physical = 1010 ; free virtual = 3909
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.513. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1666d26b8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1954.559 ; gain = 0.000 ; free physical = 1010 ; free virtual = 3909
Phase 4.1 Post Commit Optimization | Checksum: 1666d26b8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1954.559 ; gain = 0.000 ; free physical = 1010 ; free virtual = 3909

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1666d26b8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1954.559 ; gain = 0.000 ; free physical = 1011 ; free virtual = 3910

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1666d26b8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1954.559 ; gain = 0.000 ; free physical = 1011 ; free virtual = 3910

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 192adbfd7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1954.559 ; gain = 0.000 ; free physical = 1011 ; free virtual = 3910
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 192adbfd7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1954.559 ; gain = 0.000 ; free physical = 1011 ; free virtual = 3910
Ending Placer Task | Checksum: 14004f330

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1954.559 ; gain = 0.000 ; free physical = 1018 ; free virtual = 3917
41 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1954.559 ; gain = 0.000 ; free physical = 1018 ; free virtual = 3917
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1954.559 ; gain = 0.000 ; free physical = 1013 ; free virtual = 3917
INFO: [Common 17-1381] The checkpoint '/home/thomas/ece527/mp2/PmodOLED_Source/mp2_partA.runs/impl_1/PmodOLEDCtrl_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1954.559 ; gain = 0.000 ; free physical = 1007 ; free virtual = 3907
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1954.559 ; gain = 0.000 ; free physical = 1016 ; free virtual = 3916
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1954.559 ; gain = 0.000 ; free physical = 1016 ; free virtual = 3916
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
Checksum: PlaceDB: aae648bc ConstDB: 0 ShapeSum: 951eaa74 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ee3ed07e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2003.227 ; gain = 48.668 ; free physical = 874 ; free virtual = 3774

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ee3ed07e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2003.227 ; gain = 48.668 ; free physical = 874 ; free virtual = 3774

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ee3ed07e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2003.227 ; gain = 48.668 ; free physical = 870 ; free virtual = 3770

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ee3ed07e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2003.227 ; gain = 48.668 ; free physical = 870 ; free virtual = 3770
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 21d0c879b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2004.227 ; gain = 49.668 ; free physical = 861 ; free virtual = 3760
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.630  | TNS=0.000  | WHS=-0.120 | THS=-9.478 |

Phase 2 Router Initialization | Checksum: 1dd2ff016

Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2004.227 ; gain = 49.668 ; free physical = 861 ; free virtual = 3760

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 15c2c5cea

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2004.227 ; gain = 49.668 ; free physical = 862 ; free virtual = 3762

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 814
 Number of Nodes with overlaps = 237
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.814  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14159ed07

Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2004.227 ; gain = 49.668 ; free physical = 863 ; free virtual = 3763
Phase 4 Rip-up And Reroute | Checksum: 14159ed07

Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2004.227 ; gain = 49.668 ; free physical = 863 ; free virtual = 3763

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1dc10258e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2004.227 ; gain = 49.668 ; free physical = 863 ; free virtual = 3763
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.929  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1dc10258e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2004.227 ; gain = 49.668 ; free physical = 863 ; free virtual = 3763

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1dc10258e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2004.227 ; gain = 49.668 ; free physical = 863 ; free virtual = 3763
Phase 5 Delay and Skew Optimization | Checksum: 1dc10258e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2004.227 ; gain = 49.668 ; free physical = 863 ; free virtual = 3763

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17740ed2d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2004.227 ; gain = 49.668 ; free physical = 863 ; free virtual = 3763
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.929  | TNS=0.000  | WHS=0.116  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17f440a20

Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2004.227 ; gain = 49.668 ; free physical = 863 ; free virtual = 3763
Phase 6 Post Hold Fix | Checksum: 17f440a20

Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2004.227 ; gain = 49.668 ; free physical = 863 ; free virtual = 3763

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.476131 %
  Global Horizontal Routing Utilization  = 0.681795 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1da248a07

Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2004.227 ; gain = 49.668 ; free physical = 863 ; free virtual = 3763

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1da248a07

Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2004.227 ; gain = 49.668 ; free physical = 863 ; free virtual = 3763

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1dcd8e13b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2004.227 ; gain = 49.668 ; free physical = 863 ; free virtual = 3763

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.929  | TNS=0.000  | WHS=0.116  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1dcd8e13b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2004.227 ; gain = 49.668 ; free physical = 864 ; free virtual = 3764
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2004.227 ; gain = 49.668 ; free physical = 871 ; free virtual = 3770

Routing Is Done.
52 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2049.277 ; gain = 94.719 ; free physical = 870 ; free virtual = 3770
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2049.277 ; gain = 0.000 ; free physical = 866 ; free virtual = 3771
INFO: [Common 17-1381] The checkpoint '/home/thomas/ece527/mp2/PmodOLED_Source/mp2_partA.runs/impl_1/PmodOLEDCtrl_routed.dcp' has been generated.
Command: report_drc -file PmodOLEDCtrl_drc_routed.rpt -pb PmodOLEDCtrl_drc_routed.pb -rpx PmodOLEDCtrl_drc_routed.rpx
INFO: [Coretcl 2-168] The results of DRC are in file /home/thomas/ece527/mp2/PmodOLED_Source/mp2_partA.runs/impl_1/PmodOLEDCtrl_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file PmodOLEDCtrl_methodology_drc_routed.rpt -rpx PmodOLEDCtrl_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/thomas/ece527/mp2/PmodOLED_Source/mp2_partA.runs/impl_1/PmodOLEDCtrl_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file PmodOLEDCtrl_power_routed.rpt -pb PmodOLEDCtrl_power_summary_routed.pb -rpx PmodOLEDCtrl_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
57 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
Command: write_bitstream -force PmodOLEDCtrl.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./PmodOLEDCtrl.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/thomas/ece527/mp2/PmodOLED_Source/mp2_partA.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Sep 24 01:58:18 2018. For additional details about this file, please refer to the WebTalk help file at /Desktop/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
65 Infos, 6 Warnings, 5 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2397.289 ; gain = 311.656 ; free physical = 830 ; free virtual = 3735
INFO: [Common 17-206] Exiting Vivado at Mon Sep 24 01:58:18 2018...
