{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731851093004 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731851093005 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 17 15:44:52 2024 " "Processing started: Sun Nov 17 15:44:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731851093005 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731851093005 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off WiMAX_Interleaver -c WiMAX_Interleaver " "Command: quartus_map --read_settings_files=on --write_settings_files=off WiMAX_Interleaver -c WiMAX_Interleaver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731851093005 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731851093381 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731851093381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fall2024/ecng 4104/project/phase1/rtl/ppbuffercontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file /study/fall2024/ecng 4104/project/phase1/rtl/ppbuffercontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PPBufferControl " "Found entity 1: PPBufferControl" {  } { { "../rtl/PPBufferControl.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/PPBufferControl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731851099717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731851099717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fall2024/ecng 4104/project/phase1/rtl/ppbuffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /study/fall2024/ecng 4104/project/phase1/rtl/ppbuffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PPBuffer " "Found entity 1: PPBuffer" {  } { { "../rtl/PPBuffer.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/PPBuffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731851099720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731851099720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fall2024/ecng 4104/project/phase1/rtl/interleaver_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /study/fall2024/ecng 4104/project/phase1/rtl/interleaver_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interleaver_top " "Found entity 1: interleaver_top" {  } { { "../rtl/interleaver_top.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731851099722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731851099722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fall2024/ecng 4104/project/phase1/rtl/interleaver.sv 1 1 " "Found 1 design units, including 1 entities, in source file /study/fall2024/ecng 4104/project/phase1/rtl/interleaver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interleaver " "Found entity 1: interleaver" {  } { { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731851099724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731851099724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fall2024/ecng 4104/project/phase1/ip/sdpr.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fall2024/ecng 4104/project/phase1/ip/sdpr.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDPR " "Found entity 1: SDPR" {  } { { "../ip/SDPR.v" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/ip/SDPR.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731851099726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731851099726 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_interleaved interleaver_top.sv(29) " "Verilog HDL Implicit Net warning at interleaver_top.sv(29): created implicit net for \"data_interleaved\"" {  } { { "../rtl/interleaver_top.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver_top.sv" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731851099727 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "interleaver_top " "Elaborating entity \"interleaver_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731851099848 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 interleaver_top.sv(52) " "Verilog HDL assignment warning at interleaver_top.sv(52): truncated value with size 32 to match size of target (9)" {  } { { "../rtl/interleaver_top.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver_top.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731851099857 "|interleaver_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interleaver interleaver:Interleaver_inst " "Elaborating entity \"interleaver\" for hierarchy \"interleaver:Interleaver_inst\"" {  } { { "../rtl/interleaver_top.sv" "Interleaver_inst" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver_top.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731851099894 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 interleaver.sv(35) " "Verilog HDL assignment warning at interleaver.sv(35): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731851099895 "|interleaver_top|interleaver:Interleaver_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 interleaver.sv(41) " "Verilog HDL assignment warning at interleaver.sv(41): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731851099895 "|interleaver_top|interleaver:Interleaver_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 interleaver.sv(42) " "Verilog HDL assignment warning at interleaver.sv(42): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/interleaver.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731851099895 "|interleaver_top|interleaver:Interleaver_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PPBuffer PPBuffer:PingPongBuffer_inst " "Elaborating entity \"PPBuffer\" for hierarchy \"PPBuffer:PingPongBuffer_inst\"" {  } { { "../rtl/interleaver_top.sv" "PingPongBuffer_inst" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver_top.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731851099902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PPBufferControl PPBuffer:PingPongBuffer_inst\|PPBufferControl:BufferControl " "Elaborating entity \"PPBufferControl\" for hierarchy \"PPBuffer:PingPongBuffer_inst\|PPBufferControl:BufferControl\"" {  } { { "../rtl/PPBuffer.sv" "BufferControl" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/PPBuffer.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731851099907 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PPBufferControl.sv(165) " "Verilog HDL assignment warning at PPBufferControl.sv(165): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/PPBufferControl.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/PPBufferControl.sv" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731851099908 "|interleaver_top|PPBuffer:PingPongBuffer_inst|PPBufferControl:BufferControl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 PPBufferControl.sv(176) " "Verilog HDL assignment warning at PPBufferControl.sv(176): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/PPBufferControl.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/PPBufferControl.sv" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731851099908 "|interleaver_top|PPBuffer:PingPongBuffer_inst|PPBufferControl:BufferControl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDPR PPBuffer:PingPongBuffer_inst\|SDPR:BankA " "Elaborating entity \"SDPR\" for hierarchy \"PPBuffer:PingPongBuffer_inst\|SDPR:BankA\"" {  } { { "../rtl/PPBuffer.sv" "BankA" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/PPBuffer.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731851099920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PPBuffer:PingPongBuffer_inst\|SDPR:BankA\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"PPBuffer:PingPongBuffer_inst\|SDPR:BankA\|altsyncram:altsyncram_component\"" {  } { { "../ip/SDPR.v" "altsyncram_component" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/ip/SDPR.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731851100082 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PPBuffer:PingPongBuffer_inst\|SDPR:BankA\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"PPBuffer:PingPongBuffer_inst\|SDPR:BankA\|altsyncram:altsyncram_component\"" {  } { { "../ip/SDPR.v" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/ip/SDPR.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731851100107 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PPBuffer:PingPongBuffer_inst\|SDPR:BankA\|altsyncram:altsyncram_component " "Instantiated megafunction \"PPBuffer:PingPongBuffer_inst\|SDPR:BankA\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731851100108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731851100108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731851100108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731851100108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731851100108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731851100108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731851100108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731851100108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731851100108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731851100108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731851100108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731851100108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731851100108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731851100108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731851100108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731851100108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731851100108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731851100108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731851100108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731851100108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731851100108 ""}  } { { "../ip/SDPR.v" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/ip/SDPR.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731851100108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3432.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3432.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3432 " "Found entity 1: altsyncram_3432" {  } { { "db/altsyncram_3432.tdf" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/syn/db/altsyncram_3432.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731851100184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731851100184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3432 PPBuffer:PingPongBuffer_inst\|SDPR:BankA\|altsyncram:altsyncram_component\|altsyncram_3432:auto_generated " "Elaborating entity \"altsyncram_3432\" for hierarchy \"PPBuffer:PingPongBuffer_inst\|SDPR:BankA\|altsyncram:altsyncram_component\|altsyncram_3432:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731851100184 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_out_index\[8\] " "Net \"data_out_index\[8\]\" is missing source, defaulting to GND" {  } { { "../rtl/interleaver_top.sv" "data_out_index\[8\]" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver_top.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731851100300 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1731851100300 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1731851100758 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1731851100835 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1731851100997 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731851101190 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731851101190 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ready_in " "No output dependent on input pin \"ready_in\"" {  } { { "../rtl/interleaver_top.sv" "" { Text "D:/Study/FALL2024/ECNG 4104/Project/Phase1/rtl/interleaver_top.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731851101279 "|interleaver_top|ready_in"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1731851101279 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "64 " "Implemented 64 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731851101280 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731851101280 ""} { "Info" "ICUT_CUT_TM_LCELLS" "54 " "Implemented 54 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1731851101280 ""} { "Info" "ICUT_CUT_TM_RAMS" "2 " "Implemented 2 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1731851101280 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731851101280 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731851101299 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 17 15:45:01 2024 " "Processing ended: Sun Nov 17 15:45:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731851101299 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731851101299 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731851101299 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731851101299 ""}
