{
  "module_name": "s626.h",
  "hash_id": "02585310baa944e9eaf9b4d28ce173ba2a073c1501d48eaa8bf7282c8e216513",
  "original_prompt": "Ingested from linux-6.6.14/drivers/comedi/drivers/s626.h",
  "human_readable_source": " \n \n\n#ifndef S626_H_INCLUDED\n#define S626_H_INCLUDED\n\n#define S626_DMABUF_SIZE\t4096\t \n\n#define S626_ADC_CHANNELS       16\n#define S626_DAC_CHANNELS       4\n#define S626_ENCODER_CHANNELS   6\n#define S626_DIO_CHANNELS       48\n#define S626_DIO_BANKS\t\t3\t \n#define S626_DIO_EXTCHANS\t40\t \n\n#define S626_NUM_TRIMDACS\t12\t \n\n \n#define S626_INTEL\t\t1\t \n#define S626_MOTOROLA\t\t2\t \n\n#define S626_PLATFORM\t\tS626_INTEL  \n\n#define S626_RANGE_5V\t\t0x10\t \n#define S626_RANGE_10V\t\t0x00\t \n\n#define S626_EOPL\t\t0x80\t \n#define S626_GSEL_BIPOLAR5V\t0x00F0\t \n#define S626_GSEL_BIPOLAR10V\t0x00A0\t \n\n \n#define S626_ERR_ILLEGAL_PARM\t0x00010000\t \n#define S626_ERR_I2C\t\t0x00020000\t \n#define S626_ERR_COUNTERSETUP\t0x00200000\t \n#define S626_ERR_DEBI_TIMEOUT\t0x00400000\t \n\n \n#define S626_ADC_DMABUF_DWORDS\t40\t \n#define S626_DAC_WDMABUF_DWORDS\t1\t \n\n \n\n \n#define S626_DAC_WDMABUF_OS\tS626_ADC_DMABUF_DWORDS\n\n \n#define S626_IRQ_GPIO3\t\t0x00000040\t \n#define S626_IRQ_RPS1\t\t0x10000000\n#define S626_ISR_AFOU\t\t0x00000800\n \n\n#define S626_IRQ_COINT1A\t0x0400\t \n#define S626_IRQ_COINT1B\t0x0800\t \n#define S626_IRQ_COINT2A\t0x1000\t \n#define S626_IRQ_COINT2B\t0x2000\t \n#define S626_IRQ_COINT3A\t0x4000\t \n#define S626_IRQ_COINT3B\t0x8000\t \n\n \n#define S626_RPS_CLRSIGNAL\t0x00000000\t \n#define S626_RPS_SETSIGNAL\t0x10000000\t \n#define S626_RPS_NOP\t\t0x00000000\t \n#define S626_RPS_PAUSE\t\t0x20000000\t \n#define S626_RPS_UPLOAD\t\t0x40000000\t \n#define S626_RPS_JUMP\t\t0x80000000\t \n#define S626_RPS_LDREG\t\t0x90000100\t \n#define S626_RPS_STREG\t\t0xA0000100\t \n#define S626_RPS_STOP\t\t0x50000000\t \n#define S626_RPS_IRQ\t\t0x60000000\t \n\n#define S626_RPS_LOGICAL_OR\t0x08000000\t \n#define S626_RPS_INVERT\t\t0x04000000\t \n#define S626_RPS_DEBI\t\t0x00000002\t \n\n#define S626_RPS_SIG0\t\t0x00200000\t \n#define S626_RPS_SIG1\t\t0x00400000\t \n#define S626_RPS_SIG2\t\t0x00800000\t \n#define S626_RPS_GPIO2\t\t0x00080000\t \n#define S626_RPS_GPIO3\t\t0x00100000\t \n\n#define S626_RPS_SIGADC\t\tS626_RPS_SIG0\t \n#define S626_RPS_SIGDAC\t\tS626_RPS_SIG1\t \n\n \n#define S626_RPSCLK_SCALAR\t8\t \n#define S626_RPSCLK_PER_US\t(33 / S626_RPSCLK_SCALAR)\n\t\t\t\t\t \n\n \n#define S626_SBA_RPS_A0\t\t0x27\t \n\n \n#define S626_GPIO_BASE\t\t0x10004000\t \n#define S626_GPIO1_LO\t\t0x00000000\t \n#define S626_GPIO1_HI\t\t0x00001000\t \n\n \n#define S626_PSR_DEBI_E\t\t0x00040000\t \n#define S626_PSR_DEBI_S\t\t0x00080000\t \n#define S626_PSR_A2_IN\t\t0x00008000\t \n#define S626_PSR_AFOU\t\t0x00000800\t \n#define S626_PSR_GPIO2\t\t0x00000020\t \n#define S626_PSR_EC0S\t\t0x00000001\t \n\n \n#define S626_SSR_AF2_OUT\t0x00000200\t \n\n \n#define S626_MC1_SOFT_RESET\t0x80000000\t \n#define S626_MC1_SHUTDOWN\t0x3FFF0000\t \n\n#define S626_MC1_ERPS1\t\t0x2000\t \n#define S626_MC1_ERPS0\t\t0x1000\t \n#define S626_MC1_DEBI\t\t0x0800\t \n#define S626_MC1_AUDIO\t\t0x0200\t \n#define S626_MC1_I2C\t\t0x0100\t \n#define S626_MC1_A2OUT\t\t0x0008\t \n#define S626_MC1_A2IN\t\t0x0004\t \n#define S626_MC1_A1IN\t\t0x0001\t \n\n \n#define S626_MC2_UPLD_DEBI\t0x0002\t \n#define S626_MC2_UPLD_IIC\t0x0001\t \n#define S626_MC2_RPSSIG2\t0x2000\t \n#define S626_MC2_RPSSIG1\t0x1000\t \n#define S626_MC2_RPSSIG0\t0x0800\t \n\n#define S626_MC2_ADC_RPS\tS626_MC2_RPSSIG0\t \n#define S626_MC2_DAC_RPS\tS626_MC2_RPSSIG1\t \n\n \n#define S626_P_PCI_BT_A\t\t0x004C\t \n#define S626_P_DEBICFG\t\t0x007C\t \n#define S626_P_DEBICMD\t\t0x0080\t \n#define S626_P_DEBIPAGE\t\t0x0084\t \n#define S626_P_DEBIAD\t\t0x0088\t \n#define S626_P_I2CCTRL\t\t0x008C\t \n#define S626_P_I2CSTAT\t\t0x0090\t \n#define S626_P_BASEA2_IN\t0x00AC\t \n#define S626_P_PROTA2_IN\t0x00B0\t \n#define S626_P_PAGEA2_IN\t0x00B4\t \n#define S626_P_BASEA2_OUT\t0x00B8\t \n#define S626_P_PROTA2_OUT\t0x00BC\t \n#define S626_P_PAGEA2_OUT\t0x00C0\t \n#define S626_P_RPSPAGE0\t\t0x00C4\t \n#define S626_P_RPSPAGE1\t\t0x00C8\t \n#define S626_P_RPS0_TOUT\t0x00D4\t \n#define S626_P_RPS1_TOUT\t0x00D8\t \n#define S626_P_IER\t\t0x00DC\t \n#define S626_P_GPIO\t\t0x00E0\t \n#define S626_P_EC1SSR\t\t0x00E4\t \n#define S626_P_ECT1R\t\t0x00EC\t \n#define S626_P_ACON1\t\t0x00F4\t \n#define S626_P_ACON2\t\t0x00F8\t \n#define S626_P_MC1\t\t0x00FC\t \n#define S626_P_MC2\t\t0x0100\t \n#define S626_P_RPSADDR0\t\t0x0104\t \n#define S626_P_RPSADDR1\t\t0x0108\t \n#define S626_P_ISR\t\t0x010C\t \n#define S626_P_PSR\t\t0x0110\t \n#define S626_P_SSR\t\t0x0114\t \n#define S626_P_EC1R\t\t0x0118\t \n#define S626_P_ADP4\t\t0x0138\t \n#define S626_P_FB_BUFFER1\t0x0144\t \n#define S626_P_FB_BUFFER2\t0x0148\t \n#define S626_P_TSL1\t\t0x0180\t \n#define S626_P_TSL2\t\t0x01C0\t \n\n \n \n#define S626_LP_DACPOL\t\t0x0082\t \n#define S626_LP_GSEL\t\t0x0084\t \n#define S626_LP_ISEL\t\t0x0086\t \n\n \n#define S626_LP_RDDIN(x)\t(0x0040 + (x) * 0x10)\t \n#define S626_LP_WRINTSEL(x)\t(0x0042 + (x) * 0x10)\t \n#define S626_LP_WREDGSEL(x)\t(0x0044 + (x) * 0x10)\t \n#define S626_LP_WRCAPSEL(x)\t(0x0046 + (x) * 0x10)\t \n#define S626_LP_RDCAPFLG(x)\t(0x0048 + (x) * 0x10)\t \n#define S626_LP_WRDOUT(x)\t(0x0048 + (x) * 0x10)\t \n#define S626_LP_RDINTSEL(x)\t(0x004a + (x) * 0x10)\t \n#define S626_LP_RDEDGSEL(x)\t(0x004c + (x) * 0x10)\t \n#define S626_LP_RDCAPSEL(x)\t(0x004e + (x) * 0x10)\t \n\n \n#define S626_LP_CRA(x)\t\t(0x0000 + (((x) % 3) * 0x4))\n#define S626_LP_CRB(x)\t\t(0x0002 + (((x) % 3) * 0x4))\n\n \n#define S626_LP_CNTR(x)\t\t(0x000c  + (((x) < 3) ? 0x0 : 0x4) + \\\n\t\t\t\t\t   (((x) % 3) * 0x8))\n\n \n#define S626_LP_MISC1\t\t0x0088\t \n#define S626_LP_WRMISC2\t\t0x0090\t \n#define S626_LP_RDMISC2\t\t0x0082\t \n\n \n#define S626_MISC1_WENABLE\t0x8000\t \n#define S626_MISC1_WDISABLE\t0x0000\t \n#define S626_MISC1_EDCAP\t0x1000\t \n#define S626_MISC1_NOEDCAP\t0x0000\t \n\n \n#define S626_RDMISC1_WDTIMEOUT\t0x4000\t \n\n \n#define S626_WRMISC2_WDCLEAR\t0x8000\t \n#define S626_WRMISC2_CHARGE_ENABLE 0x4000  \n\n \n#define S626_MISC2_BATT_ENABLE\t0x0008\t \n#define S626_MISC2_WDENABLE\t0x0004\t \n#define S626_MISC2_WDPERIOD_MASK 0x0003\t \n\n \n#define S626_A2_RUN\t\t0x40000000\t \n#define S626_A1_RUN\t\t0x20000000\t \n#define S626_A1_SWAP\t\t0x00200000\t \n#define S626_A2_SWAP\t\t0x00100000\t \n#define S626_WS_MODES\t\t0x00019999\t \n\n#if (S626_PLATFORM == S626_INTEL)\t \n#define S626_ACON1_BASE\t\t(S626_WS_MODES | S626_A1_RUN)\n#elif S626_PLATFORM == S626_MOTOROLA\n#define S626_ACON1_BASE\t\t\\\n\t(S626_WS_MODES | S626_A1_RUN | S626_A1_SWAP | S626_A2_SWAP)\n#endif\n\n#define S626_ACON1_ADCSTART\tS626_ACON1_BASE\t \n#define S626_ACON1_DACSTART\t(S626_ACON1_BASE | S626_A2_RUN)\n \n#define S626_ACON1_DACSTOP\tS626_ACON1_BASE\t \n\n \n#define S626_A1_CLKSRC_BCLK1\t0x00000000\t \n#define S626_A2_CLKSRC_X1\t0x00800000\t \n#define S626_A2_CLKSRC_X2\t0x00C00000\t \n#define S626_A2_CLKSRC_X4\t0x01400000\t \n#define S626_INVERT_BCLK2\t0x00100000\t \n#define S626_BCLK2_OE\t\t0x00040000\t \n#define S626_ACON2_XORMASK\t0x000C0000\t \n\n#define S626_ACON2_INIT\t\t(S626_ACON2_XORMASK ^ \\\n\t\t\t\t (S626_A1_CLKSRC_BCLK1 | S626_A2_CLKSRC_X2 | \\\n\t\t\t\t  S626_INVERT_BCLK2 | S626_BCLK2_OE))\n\n \n#define S626_WS1\t\t0x40000000\t \n#define S626_WS2\t\t0x20000000\n#define S626_WS3\t\t0x10000000\n#define S626_WS4\t\t0x08000000\n#define S626_RSD1\t\t0x01000000\t \n#define S626_SDW_A1\t\t0x00800000\t \n#define S626_SIB_A1\t\t0x00400000\t \n#define S626_SF_A1\t\t0x00200000\t \n\n \n#define S626_XFIFO_0\t\t0x00000000\t \n#define S626_XFIFO_1\t\t0x00000010\t \n#define S626_XFIFO_2\t\t0x00000020\t \n#define S626_XFIFO_3\t\t0x00000030\t \n#define S626_XFB0\t\t0x00000040\t \n#define S626_XFB1\t\t0x00000050\t \n#define S626_XFB2\t\t0x00000060\t \n#define S626_XFB3\t\t0x00000070\t \n#define S626_SIB_A2\t\t0x00000200\t \n#define S626_SF_A2\t\t0x00000100\t \n#define S626_LF_A2\t\t0x00000080\t \n#define S626_XSD2\t\t0x00000008\t \n#define S626_RSD3\t\t0x00001800\t \n#define S626_RSD2\t\t0x00001000\t \n#define S626_LOW_A2\t\t0x00000002\t \n#define S626_EOS\t\t0x00000001\t \n\n \n#define S626_I2C_CLKSEL\t\t0x0400\t\t \n#define S626_I2C_BITRATE\t68.75\t\t \n#define S626_I2C_WRTIME\t\t15.0\t\t \n\n \n\n \n#define S626_I2C_RETRIES\t(S626_I2C_WRTIME * S626_I2C_BITRATE / 9.0)\n#define S626_I2C_ERR\t\t0x0002\t \n#define S626_I2C_BUSY\t\t0x0001\t \n#define S626_I2C_ABORT\t\t0x0080\t \n#define S626_I2C_ATTRSTART\t0x3\t \n#define S626_I2C_ATTRCONT\t0x2\t \n#define S626_I2C_ATTRSTOP\t0x1\t \n#define S626_I2C_ATTRNOP\t0x0\t \n\n \n#define S626_I2C_B2(ATTR, VAL)\t(((ATTR) << 6) | ((VAL) << 24))\n#define S626_I2C_B1(ATTR, VAL)\t(((ATTR) << 4) | ((VAL) << 16))\n#define S626_I2C_B0(ATTR, VAL)\t(((ATTR) << 2) | ((VAL) <<  8))\n\n \n#define S626_DEBI_CMD_SIZE16\t(2 << 17)\t \n#define S626_DEBI_CMD_READ\t0x00010000\t \n#define S626_DEBI_CMD_WRITE\t0x00000000\t \n\n \n#define S626_DEBI_CMD_RDWORD\t(S626_DEBI_CMD_READ | S626_DEBI_CMD_SIZE16)\n\n \n#define S626_DEBI_CMD_WRWORD\t(S626_DEBI_CMD_WRITE | S626_DEBI_CMD_SIZE16)\n\n \n#define S626_DEBI_CFG_XIRQ_EN\t0x80000000\t \n#define S626_DEBI_CFG_XRESUME\t0x40000000\t \n\t\t\t\t\t\t \n#define S626_DEBI_CFG_TOQ\t0x03C00000\t \n#define S626_DEBI_CFG_FAST\t0x10000000\t \n\n \n#define S626_DEBI_CFG_TOUT_BIT\t22\t \n\n \n#define S626_DEBI_CFG_SWAP_NONE\t0x00000000\t \n#define S626_DEBI_CFG_SWAP_2\t0x00100000\t \n#define S626_DEBI_CFG_SWAP_4\t0x00200000\t \n#define S626_DEBI_CFG_SLAVE16\t0x00080000\t \n#define S626_DEBI_CFG_INC\t0x00040000\t \n#define S626_DEBI_CFG_INTEL\t0x00020000\t \n#define S626_DEBI_CFG_TIMEROFF\t0x00010000\t \n\n#if S626_PLATFORM == S626_INTEL\n\n#define S626_DEBI_TOUT\t\t7\t \n\n \n#define S626_DEBI_SWAP\t\tS626_DEBI_CFG_SWAP_NONE\n\n#elif S626_PLATFORM == S626_MOTOROLA\n\n#define S626_DEBI_TOUT\t\t15\t \n\n \n#define S626_DEBI_SWAP\t\tS626_DEBI_CFG_SWAP_2\n\n#endif\n\n \n#define S626_DEBI_PAGE_DISABLE\t0x00000000\t \n\n \n\n \n#define S626_LOADSRC_INDX\t0\t \n#define S626_LOADSRC_OVER\t1\t \n#define S626_LOADSRCB_OVERA\t2\t \n#define S626_LOADSRC_NONE\t3\t \n\n \n#define S626_INTSRC_NONE\t0\t \n#define S626_INTSRC_OVER\t1\t \n#define S626_INTSRC_INDX\t2\t \n#define S626_INTSRC_BOTH\t3\t \n\n \n#define S626_LATCHSRC_AB_READ\t0\t \n#define S626_LATCHSRC_A_INDXA\t1\t \n#define S626_LATCHSRC_B_INDXB\t2\t \n#define S626_LATCHSRC_B_OVERA\t3\t \n\n \n#define S626_INDXSRC_ENCODER\t0\t \n#define S626_INDXSRC_DIGIN\t1\t \n#define S626_INDXSRC_SOFT\t2\t \n#define S626_INDXSRC_DISABLED\t3\t \n\n \n#define S626_INDXPOL_POS\t0\t \n#define S626_INDXPOL_NEG\t1\t \n\n \n#define S626_ENCMODE_COUNTER\t0\t \n#define S626_ENCMODE_TIMER\t2\t \n#define S626_ENCMODE_EXTENDER\t3\t \n\n \n#define S626_CNTSRC_ENCODER\t0\t \n#define S626_CNTSRC_DIGIN\t1\t \n#define S626_CNTSRC_SYSCLK\t2\t \n#define S626_CNTSRC_SYSCLK_DOWN\t3\t \n\n \n#define S626_CLKPOL_POS\t\t0\t \n#define S626_CLKPOL_NEG\t\t1\t \n#define S626_CNTDIR_UP\t\t0\t \n#define S626_CNTDIR_DOWN\t1\t \n\n \n#define S626_CLKENAB_ALWAYS\t0\t \n#define S626_CLKENAB_INDEX\t1\t \n\n \n#define S626_CLKMULT_4X\t\t0\t \n#define S626_CLKMULT_2X\t\t1\t \n#define S626_CLKMULT_1X\t\t2\t \n#define S626_CLKMULT_SPECIAL\t3\t \n\n \n\n#define S626_NUM_COUNTERS\t6\t \n#define S626_NUM_INTSOURCES\t4\n#define S626_NUM_LATCHSOURCES\t4\n#define S626_NUM_CLKMULTS\t4\n#define S626_NUM_CLKSOURCES\t4\n#define S626_NUM_CLKPOLS\t2\n#define S626_NUM_INDEXPOLS\t2\n#define S626_NUM_INDEXSOURCES\t2\n#define S626_NUM_LOADTRIGS\t4\n\n \n#define S626_MAKE(x, w, p)\t(((x) & ((1 << (w)) - 1)) << (p))\n#define S626_UNMAKE(v, w, p)\t(((v) >> (p)) & ((1 << (w)) - 1))\n\n \n#define S626_CRABIT_INDXSRC_B\t14\t \n#define S626_CRABIT_CNTSRC_B\t12\t \n#define S626_CRABIT_INDXPOL_A\t11\t \n#define S626_CRABIT_LOADSRC_A\t 9\t \n#define S626_CRABIT_CLKMULT_A\t 7\t \n#define S626_CRABIT_INTSRC_A\t 5\t \n#define S626_CRABIT_CLKPOL_A\t 4\t \n#define S626_CRABIT_INDXSRC_A\t 2\t \n#define S626_CRABIT_CNTSRC_A\t 0\t \n\n \n#define S626_CRAWID_INDXSRC_B\t2\n#define S626_CRAWID_CNTSRC_B\t2\n#define S626_CRAWID_INDXPOL_A\t1\n#define S626_CRAWID_LOADSRC_A\t2\n#define S626_CRAWID_CLKMULT_A\t2\n#define S626_CRAWID_INTSRC_A\t2\n#define S626_CRAWID_CLKPOL_A\t1\n#define S626_CRAWID_INDXSRC_A\t2\n#define S626_CRAWID_CNTSRC_A\t2\n\n \n#define S626_CRAMSK_INDXSRC_B\tS626_SET_CRA_INDXSRC_B(~0)\n#define S626_CRAMSK_CNTSRC_B\tS626_SET_CRA_CNTSRC_B(~0)\n#define S626_CRAMSK_INDXPOL_A\tS626_SET_CRA_INDXPOL_A(~0)\n#define S626_CRAMSK_LOADSRC_A\tS626_SET_CRA_LOADSRC_A(~0)\n#define S626_CRAMSK_CLKMULT_A\tS626_SET_CRA_CLKMULT_A(~0)\n#define S626_CRAMSK_INTSRC_A\tS626_SET_CRA_INTSRC_A(~0)\n#define S626_CRAMSK_CLKPOL_A\tS626_SET_CRA_CLKPOL_A(~0)\n#define S626_CRAMSK_INDXSRC_A\tS626_SET_CRA_INDXSRC_A(~0)\n#define S626_CRAMSK_CNTSRC_A\tS626_SET_CRA_CNTSRC_A(~0)\n\n \n#define S626_SET_CRA_INDXSRC_B(x)\t\\\n\tS626_MAKE((x), S626_CRAWID_INDXSRC_B, S626_CRABIT_INDXSRC_B)\n#define S626_SET_CRA_CNTSRC_B(x)\t\\\n\tS626_MAKE((x), S626_CRAWID_CNTSRC_B, S626_CRABIT_CNTSRC_B)\n#define S626_SET_CRA_INDXPOL_A(x)\t\\\n\tS626_MAKE((x), S626_CRAWID_INDXPOL_A, S626_CRABIT_INDXPOL_A)\n#define S626_SET_CRA_LOADSRC_A(x)\t\\\n\tS626_MAKE((x), S626_CRAWID_LOADSRC_A, S626_CRABIT_LOADSRC_A)\n#define S626_SET_CRA_CLKMULT_A(x)\t\\\n\tS626_MAKE((x), S626_CRAWID_CLKMULT_A, S626_CRABIT_CLKMULT_A)\n#define S626_SET_CRA_INTSRC_A(x)\t\\\n\tS626_MAKE((x), S626_CRAWID_INTSRC_A, S626_CRABIT_INTSRC_A)\n#define S626_SET_CRA_CLKPOL_A(x)\t\\\n\tS626_MAKE((x), S626_CRAWID_CLKPOL_A, S626_CRABIT_CLKPOL_A)\n#define S626_SET_CRA_INDXSRC_A(x)\t\\\n\tS626_MAKE((x), S626_CRAWID_INDXSRC_A, S626_CRABIT_INDXSRC_A)\n#define S626_SET_CRA_CNTSRC_A(x)\t\\\n\tS626_MAKE((x), S626_CRAWID_CNTSRC_A, S626_CRABIT_CNTSRC_A)\n\n \n#define S626_GET_CRA_INDXSRC_B(v)\t\\\n\tS626_UNMAKE((v), S626_CRAWID_INDXSRC_B, S626_CRABIT_INDXSRC_B)\n#define S626_GET_CRA_CNTSRC_B(v)\t\\\n\tS626_UNMAKE((v), S626_CRAWID_CNTSRC_B, S626_CRABIT_CNTSRC_B)\n#define S626_GET_CRA_INDXPOL_A(v)\t\\\n\tS626_UNMAKE((v), S626_CRAWID_INDXPOL_A, S626_CRABIT_INDXPOL_A)\n#define S626_GET_CRA_LOADSRC_A(v)\t\\\n\tS626_UNMAKE((v), S626_CRAWID_LOADSRC_A, S626_CRABIT_LOADSRC_A)\n#define S626_GET_CRA_CLKMULT_A(v)\t\\\n\tS626_UNMAKE((v), S626_CRAWID_CLKMULT_A, S626_CRABIT_CLKMULT_A)\n#define S626_GET_CRA_INTSRC_A(v)\t\\\n\tS626_UNMAKE((v), S626_CRAWID_INTSRC_A, S626_CRABIT_INTSRC_A)\n#define S626_GET_CRA_CLKPOL_A(v)\t\\\n\tS626_UNMAKE((v), S626_CRAWID_CLKPOL_A, S626_CRABIT_CLKPOL_A)\n#define S626_GET_CRA_INDXSRC_A(v)\t\\\n\tS626_UNMAKE((v), S626_CRAWID_INDXSRC_A, S626_CRABIT_INDXSRC_A)\n#define S626_GET_CRA_CNTSRC_A(v)\t\\\n\tS626_UNMAKE((v), S626_CRAWID_CNTSRC_A, S626_CRABIT_CNTSRC_A)\n\n \n#define S626_CRBBIT_INTRESETCMD\t15\t \n#define S626_CRBBIT_CNTDIR_B\t15\t \n#define S626_CRBBIT_INTRESET_B\t14\t \n#define S626_CRBBIT_OVERDO_A\t14\t \n#define S626_CRBBIT_INTRESET_A\t13\t \n#define S626_CRBBIT_OVERDO_B\t13\t \n#define S626_CRBBIT_CLKENAB_A\t12\t \n#define S626_CRBBIT_INTSRC_B\t10\t \n#define S626_CRBBIT_LATCHSRC\t 8\t \n#define S626_CRBBIT_LOADSRC_B\t 6\t \n#define S626_CRBBIT_CLEAR_B\t 7\t \n#define S626_CRBBIT_CLKMULT_B\t 3\t \n#define S626_CRBBIT_CLKENAB_B\t 2\t \n#define S626_CRBBIT_INDXPOL_B\t 1\t \n#define S626_CRBBIT_CLKPOL_B\t 0\t \n\n \n#define S626_CRBWID_INTRESETCMD\t1\n#define S626_CRBWID_CNTDIR_B\t1\n#define S626_CRBWID_INTRESET_B\t1\n#define S626_CRBWID_OVERDO_A\t1\n#define S626_CRBWID_INTRESET_A\t1\n#define S626_CRBWID_OVERDO_B\t1\n#define S626_CRBWID_CLKENAB_A\t1\n#define S626_CRBWID_INTSRC_B\t2\n#define S626_CRBWID_LATCHSRC\t2\n#define S626_CRBWID_LOADSRC_B\t2\n#define S626_CRBWID_CLEAR_B\t1\n#define S626_CRBWID_CLKMULT_B\t2\n#define S626_CRBWID_CLKENAB_B\t1\n#define S626_CRBWID_INDXPOL_B\t1\n#define S626_CRBWID_CLKPOL_B\t1\n\n \n#define S626_CRBMSK_INTRESETCMD\tS626_SET_CRB_INTRESETCMD(~0)\t \n#define S626_CRBMSK_CNTDIR_B\tS626_CRBMSK_INTRESETCMD\t\t \n#define S626_CRBMSK_INTRESET_B\tS626_SET_CRB_INTRESET_B(~0)\t \n#define S626_CRBMSK_OVERDO_A\tS626_CRBMSK_INTRESET_B\t\t \n#define S626_CRBMSK_INTRESET_A\tS626_SET_CRB_INTRESET_A(~0)\t \n#define S626_CRBMSK_OVERDO_B\tS626_CRBMSK_INTRESET_A\t\t \n#define S626_CRBMSK_CLKENAB_A\tS626_SET_CRB_CLKENAB_A(~0)\n#define S626_CRBMSK_INTSRC_B\tS626_SET_CRB_INTSRC_B(~0)\n#define S626_CRBMSK_LATCHSRC\tS626_SET_CRB_LATCHSRC(~0)\n#define S626_CRBMSK_LOADSRC_B\tS626_SET_CRB_LOADSRC_B(~0)\n#define S626_CRBMSK_CLEAR_B\tS626_SET_CRB_CLEAR_B(~0)\n#define S626_CRBMSK_CLKMULT_B\tS626_SET_CRB_CLKMULT_B(~0)\n#define S626_CRBMSK_CLKENAB_B\tS626_SET_CRB_CLKENAB_B(~0)\n#define S626_CRBMSK_INDXPOL_B\tS626_SET_CRB_INDXPOL_B(~0)\n#define S626_CRBMSK_CLKPOL_B\tS626_SET_CRB_CLKPOL_B(~0)\n\n \n#define S626_CRBMSK_INTCTRL\t(S626_CRBMSK_INTRESETCMD | \\\n\t\t\t\t S626_CRBMSK_INTRESET_A | \\\n\t\t\t\t S626_CRBMSK_INTRESET_B)\n\n \n#define S626_SET_CRB_INTRESETCMD(x)\t\\\n\tS626_MAKE((x), S626_CRBWID_INTRESETCMD, S626_CRBBIT_INTRESETCMD)\n#define S626_SET_CRB_INTRESET_B(x)\t\\\n\tS626_MAKE((x), S626_CRBWID_INTRESET_B, S626_CRBBIT_INTRESET_B)\n#define S626_SET_CRB_INTRESET_A(x)\t\\\n\tS626_MAKE((x), S626_CRBWID_INTRESET_A, S626_CRBBIT_INTRESET_A)\n#define S626_SET_CRB_CLKENAB_A(x)\t\\\n\tS626_MAKE((x), S626_CRBWID_CLKENAB_A, S626_CRBBIT_CLKENAB_A)\n#define S626_SET_CRB_INTSRC_B(x)\t\\\n\tS626_MAKE((x), S626_CRBWID_INTSRC_B, S626_CRBBIT_INTSRC_B)\n#define S626_SET_CRB_LATCHSRC(x)\t\\\n\tS626_MAKE((x), S626_CRBWID_LATCHSRC, S626_CRBBIT_LATCHSRC)\n#define S626_SET_CRB_LOADSRC_B(x)\t\\\n\tS626_MAKE((x), S626_CRBWID_LOADSRC_B, S626_CRBBIT_LOADSRC_B)\n#define S626_SET_CRB_CLEAR_B(x)\t\\\n\tS626_MAKE((x), S626_CRBWID_CLEAR_B, S626_CRBBIT_CLEAR_B)\n#define S626_SET_CRB_CLKMULT_B(x)\t\\\n\tS626_MAKE((x), S626_CRBWID_CLKMULT_B, S626_CRBBIT_CLKMULT_B)\n#define S626_SET_CRB_CLKENAB_B(x)\t\\\n\tS626_MAKE((x), S626_CRBWID_CLKENAB_B, S626_CRBBIT_CLKENAB_B)\n#define S626_SET_CRB_INDXPOL_B(x)\t\\\n\tS626_MAKE((x), S626_CRBWID_INDXPOL_B, S626_CRBBIT_INDXPOL_B)\n#define S626_SET_CRB_CLKPOL_B(x)\t\\\n\tS626_MAKE((x), S626_CRBWID_CLKPOL_B, S626_CRBBIT_CLKPOL_B)\n\n \n#define S626_GET_CRB_CNTDIR_B(v)\t\\\n\tS626_UNMAKE((v), S626_CRBWID_CNTDIR_B, S626_CRBBIT_CNTDIR_B)\n#define S626_GET_CRB_OVERDO_A(v)\t\\\n\tS626_UNMAKE((v), S626_CRBWID_OVERDO_A, S626_CRBBIT_OVERDO_A)\n#define S626_GET_CRB_OVERDO_B(v)\t\\\n\tS626_UNMAKE((v), S626_CRBWID_OVERDO_B, S626_CRBBIT_OVERDO_B)\n#define S626_GET_CRB_CLKENAB_A(v)\t\\\n\tS626_UNMAKE((v), S626_CRBWID_CLKENAB_A, S626_CRBBIT_CLKENAB_A)\n#define S626_GET_CRB_INTSRC_B(v)\t\\\n\tS626_UNMAKE((v), S626_CRBWID_INTSRC_B, S626_CRBBIT_INTSRC_B)\n#define S626_GET_CRB_LATCHSRC(v)\t\\\n\tS626_UNMAKE((v), S626_CRBWID_LATCHSRC, S626_CRBBIT_LATCHSRC)\n#define S626_GET_CRB_LOADSRC_B(v)\t\\\n\tS626_UNMAKE((v), S626_CRBWID_LOADSRC_B, S626_CRBBIT_LOADSRC_B)\n#define S626_GET_CRB_CLEAR_B(v)\t\\\n\tS626_UNMAKE((v), S626_CRBWID_CLEAR_B, S626_CRBBIT_CLEAR_B)\n#define S626_GET_CRB_CLKMULT_B(v)\t\\\n\tS626_UNMAKE((v), S626_CRBWID_CLKMULT_B, S626_CRBBIT_CLKMULT_B)\n#define S626_GET_CRB_CLKENAB_B(v)\t\\\n\tS626_UNMAKE((v), S626_CRBWID_CLKENAB_B, S626_CRBBIT_CLKENAB_B)\n#define S626_GET_CRB_INDXPOL_B(v)\t\\\n\tS626_UNMAKE((v), S626_CRBWID_INDXPOL_B, S626_CRBBIT_INDXPOL_B)\n#define S626_GET_CRB_CLKPOL_B(v)\t\\\n\tS626_UNMAKE((v), S626_CRBWID_CLKPOL_B, S626_CRBBIT_CLKPOL_B)\n\n \n#define S626_STDBIT_INTSRC\t13\n#define S626_STDBIT_LATCHSRC\t11\n#define S626_STDBIT_LOADSRC\t 9\n#define S626_STDBIT_INDXSRC\t 7\n#define S626_STDBIT_INDXPOL\t 6\n#define S626_STDBIT_ENCMODE\t 4\n#define S626_STDBIT_CLKPOL\t 3\n#define S626_STDBIT_CLKMULT\t 1\n#define S626_STDBIT_CLKENAB\t 0\n\n \n#define S626_STDWID_INTSRC\t2\n#define S626_STDWID_LATCHSRC\t2\n#define S626_STDWID_LOADSRC\t2\n#define S626_STDWID_INDXSRC\t2\n#define S626_STDWID_INDXPOL\t1\n#define S626_STDWID_ENCMODE\t2\n#define S626_STDWID_CLKPOL\t1\n#define S626_STDWID_CLKMULT\t2\n#define S626_STDWID_CLKENAB\t1\n\n \n#define S626_STDMSK_INTSRC\tS626_SET_STD_INTSRC(~0)\n#define S626_STDMSK_LATCHSRC\tS626_SET_STD_LATCHSRC(~0)\n#define S626_STDMSK_LOADSRC\tS626_SET_STD_LOADSRC(~0)\n#define S626_STDMSK_INDXSRC\tS626_SET_STD_INDXSRC(~0)\n#define S626_STDMSK_INDXPOL\tS626_SET_STD_INDXPOL(~0)\n#define S626_STDMSK_ENCMODE\tS626_SET_STD_ENCMODE(~0)\n#define S626_STDMSK_CLKPOL\tS626_SET_STD_CLKPOL(~0)\n#define S626_STDMSK_CLKMULT\tS626_SET_STD_CLKMULT(~0)\n#define S626_STDMSK_CLKENAB\tS626_SET_STD_CLKENAB(~0)\n\n \n#define S626_SET_STD_INTSRC(x)\t\\\n\tS626_MAKE((x), S626_STDWID_INTSRC, S626_STDBIT_INTSRC)\n#define S626_SET_STD_LATCHSRC(x)\t\\\n\tS626_MAKE((x), S626_STDWID_LATCHSRC, S626_STDBIT_LATCHSRC)\n#define S626_SET_STD_LOADSRC(x)\t\\\n\tS626_MAKE((x), S626_STDWID_LOADSRC, S626_STDBIT_LOADSRC)\n#define S626_SET_STD_INDXSRC(x)\t\\\n\tS626_MAKE((x), S626_STDWID_INDXSRC, S626_STDBIT_INDXSRC)\n#define S626_SET_STD_INDXPOL(x)\t\\\n\tS626_MAKE((x), S626_STDWID_INDXPOL, S626_STDBIT_INDXPOL)\n#define S626_SET_STD_ENCMODE(x)\t\\\n\tS626_MAKE((x), S626_STDWID_ENCMODE, S626_STDBIT_ENCMODE)\n#define S626_SET_STD_CLKPOL(x)\t\\\n\tS626_MAKE((x), S626_STDWID_CLKPOL, S626_STDBIT_CLKPOL)\n#define S626_SET_STD_CLKMULT(x)\t\\\n\tS626_MAKE((x), S626_STDWID_CLKMULT, S626_STDBIT_CLKMULT)\n#define S626_SET_STD_CLKENAB(x)\t\\\n\tS626_MAKE((x), S626_STDWID_CLKENAB, S626_STDBIT_CLKENAB)\n\n \n#define S626_GET_STD_INTSRC(v)\t\\\n\tS626_UNMAKE((v), S626_STDWID_INTSRC, S626_STDBIT_INTSRC)\n#define S626_GET_STD_LATCHSRC(v)\t\\\n\tS626_UNMAKE((v), S626_STDWID_LATCHSRC, S626_STDBIT_LATCHSRC)\n#define S626_GET_STD_LOADSRC(v)\t\\\n\tS626_UNMAKE((v), S626_STDWID_LOADSRC, S626_STDBIT_LOADSRC)\n#define S626_GET_STD_INDXSRC(v)\t\\\n\tS626_UNMAKE((v), S626_STDWID_INDXSRC, S626_STDBIT_INDXSRC)\n#define S626_GET_STD_INDXPOL(v)\t\\\n\tS626_UNMAKE((v), S626_STDWID_INDXPOL, S626_STDBIT_INDXPOL)\n#define S626_GET_STD_ENCMODE(v)\t\\\n\tS626_UNMAKE((v), S626_STDWID_ENCMODE, S626_STDBIT_ENCMODE)\n#define S626_GET_STD_CLKPOL(v)\t\\\n\tS626_UNMAKE((v), S626_STDWID_CLKPOL, S626_STDBIT_CLKPOL)\n#define S626_GET_STD_CLKMULT(v)\t\\\n\tS626_UNMAKE((v), S626_STDWID_CLKMULT, S626_STDBIT_CLKMULT)\n#define S626_GET_STD_CLKENAB(v)\t\\\n\tS626_UNMAKE((v), S626_STDWID_CLKENAB, S626_STDBIT_CLKENAB)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}