// Seed: 2315539295
module module_0 (
    input uwire id_0,
    input wand  id_1
);
  wire id_3, id_4;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    input wor id_2,
    output wor id_3,
    input wire id_4,
    output tri0 id_5,
    output tri id_6,
    input wand id_7,
    output supply1 id_8,
    input wand id_9,
    output tri1 id_10,
    input tri id_11,
    input uwire id_12
    , id_16,
    input wand id_13,
    output uwire id_14
);
  id_17(
      id_4, id_0, id_10
  );
  and (id_5, id_17, id_2, id_1, id_4, id_13, id_9, id_0, id_12, id_7, id_16);
  module_0(
      id_0, id_11
  );
  wire id_18;
endmodule
