/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.09
Build    : 0.8.34
Hash     : ef60ebd
Date     : Sep 29 2023
Type     : Engineering
Log Time   : Tue Oct  3 07:43:08 2023 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 8

#Path 1
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : HRDATA[27].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
we.C[0] (dffre)                                                     0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                   0.154     1.044
$abc$10792$new_new_n188__.in[1] (.names)                            0.890     1.935
$abc$10792$new_new_n188__.out[0] (.names)                           0.197     2.132
$abc$10792$abc$3303$li27_li27.in[0] (.names)                        0.890     3.022
$abc$10792$abc$3303$li27_li27.out[0] (.names)                       0.173     3.195
HRDATA[27].D[0] (dffre)                                             0.890     4.085
data arrival time                                                             4.085

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[27].C[0] (dffre)                                             0.890     0.890
clock uncertainty                                                   0.000     0.890
cell setup time                                                    -0.032     0.859
data required time                                                            0.859
-----------------------------------------------------------------------------------
data required time                                                            0.859
data arrival time                                                            -4.085
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -3.226


#Path 2
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : HRDATA[14].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
we.C[0] (dffre)                                                     0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                   0.154     1.044
$abc$10792$new_new_n188__.in[1] (.names)                            0.890     1.935
$abc$10792$new_new_n188__.out[0] (.names)                           0.197     2.132
$abc$10792$abc$3303$li14_li14.in[0] (.names)                        0.890     3.022
$abc$10792$abc$3303$li14_li14.out[0] (.names)                       0.173     3.195
HRDATA[14].D[0] (dffre)                                             0.890     4.085
data arrival time                                                             4.085

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[14].C[0] (dffre)                                             0.890     0.890
clock uncertainty                                                   0.000     0.890
cell setup time                                                    -0.032     0.859
data required time                                                            0.859
-----------------------------------------------------------------------------------
data required time                                                            0.859
data arrival time                                                            -4.085
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -3.226


#Path 3
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : HRDATA[15].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
we.C[0] (dffre)                                                     0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                   0.154     1.044
$abc$10792$new_new_n188__.in[1] (.names)                            0.890     1.935
$abc$10792$new_new_n188__.out[0] (.names)                           0.197     2.132
$abc$10792$abc$3303$li15_li15.in[0] (.names)                        0.890     3.022
$abc$10792$abc$3303$li15_li15.out[0] (.names)                       0.173     3.195
HRDATA[15].D[0] (dffre)                                             0.890     4.085
data arrival time                                                             4.085

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[15].C[0] (dffre)                                             0.890     0.890
clock uncertainty                                                   0.000     0.890
cell setup time                                                    -0.032     0.859
data required time                                                            0.859
-----------------------------------------------------------------------------------
data required time                                                            0.859
data arrival time                                                            -4.085
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -3.226


#Path 4
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : HRDATA[6].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
we.C[0] (dffre)                                                     0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                   0.154     1.044
$abc$10792$new_new_n188__.in[1] (.names)                            0.890     1.935
$abc$10792$new_new_n188__.out[0] (.names)                           0.197     2.132
$abc$10792$abc$3303$li06_li06.in[0] (.names)                        0.890     3.022
$abc$10792$abc$3303$li06_li06.out[0] (.names)                       0.173     3.195
HRDATA[6].D[0] (dffre)                                              0.890     4.085
data arrival time                                                             4.085

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[6].C[0] (dffre)                                              0.890     0.890
clock uncertainty                                                   0.000     0.890
cell setup time                                                    -0.032     0.859
data required time                                                            0.859
-----------------------------------------------------------------------------------
data required time                                                            0.859
data arrival time                                                            -4.085
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -3.226


#Path 5
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : HRDATA[5].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
we.C[0] (dffre)                                                     0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                   0.154     1.044
$abc$10792$new_new_n188__.in[1] (.names)                            0.890     1.935
$abc$10792$new_new_n188__.out[0] (.names)                           0.197     2.132
$abc$10792$abc$3303$li05_li05.in[0] (.names)                        0.890     3.022
$abc$10792$abc$3303$li05_li05.out[0] (.names)                       0.173     3.195
HRDATA[5].D[0] (dffre)                                              0.890     4.085
data arrival time                                                             4.085

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[5].C[0] (dffre)                                              0.890     0.890
clock uncertainty                                                   0.000     0.890
cell setup time                                                    -0.032     0.859
data required time                                                            0.859
-----------------------------------------------------------------------------------
data required time                                                            0.859
data arrival time                                                            -4.085
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -3.226


#Path 6
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : HRDATA[4].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
we.C[0] (dffre)                                                     0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                   0.154     1.044
$abc$10792$new_new_n188__.in[1] (.names)                            0.890     1.935
$abc$10792$new_new_n188__.out[0] (.names)                           0.197     2.132
$abc$10792$abc$3303$li04_li04.in[0] (.names)                        0.890     3.022
$abc$10792$abc$3303$li04_li04.out[0] (.names)                       0.173     3.195
HRDATA[4].D[0] (dffre)                                              0.890     4.085
data arrival time                                                             4.085

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[4].C[0] (dffre)                                              0.890     0.890
clock uncertainty                                                   0.000     0.890
cell setup time                                                    -0.032     0.859
data required time                                                            0.859
-----------------------------------------------------------------------------------
data required time                                                            0.859
data arrival time                                                            -4.085
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -3.226


#Path 7
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : HRDATA[3].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
we.C[0] (dffre)                                                     0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                   0.154     1.044
$abc$10792$new_new_n188__.in[1] (.names)                            0.890     1.935
$abc$10792$new_new_n188__.out[0] (.names)                           0.197     2.132
$abc$10792$abc$3303$li03_li03.in[0] (.names)                        0.890     3.022
$abc$10792$abc$3303$li03_li03.out[0] (.names)                       0.173     3.195
HRDATA[3].D[0] (dffre)                                              0.890     4.085
data arrival time                                                             4.085

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[3].C[0] (dffre)                                              0.890     0.890
clock uncertainty                                                   0.000     0.890
cell setup time                                                    -0.032     0.859
data required time                                                            0.859
-----------------------------------------------------------------------------------
data required time                                                            0.859
data arrival time                                                            -4.085
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -3.226


#Path 8
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : HRDATA[2].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
we.C[0] (dffre)                                                     0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                   0.154     1.044
$abc$10792$new_new_n188__.in[1] (.names)                            0.890     1.935
$abc$10792$new_new_n188__.out[0] (.names)                           0.197     2.132
$abc$10792$abc$3303$li02_li02.in[0] (.names)                        0.890     3.022
$abc$10792$abc$3303$li02_li02.out[0] (.names)                       0.173     3.195
HRDATA[2].D[0] (dffre)                                              0.890     4.085
data arrival time                                                             4.085

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[2].C[0] (dffre)                                              0.890     0.890
clock uncertainty                                                   0.000     0.890
cell setup time                                                    -0.032     0.859
data required time                                                            0.859
-----------------------------------------------------------------------------------
data required time                                                            0.859
data arrival time                                                            -4.085
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -3.226


#Path 9
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : HRDATA[0].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
we.C[0] (dffre)                                                     0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                   0.154     1.044
$abc$10792$new_new_n188__.in[1] (.names)                            0.890     1.935
$abc$10792$new_new_n188__.out[0] (.names)                           0.197     2.132
$abc$10792$abc$3303$li00_li00.in[0] (.names)                        0.890     3.022
$abc$10792$abc$3303$li00_li00.out[0] (.names)                       0.173     3.195
HRDATA[0].D[0] (dffre)                                              0.890     4.085
data arrival time                                                             4.085

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[0].C[0] (dffre)                                              0.890     0.890
clock uncertainty                                                   0.000     0.890
cell setup time                                                    -0.032     0.859
data required time                                                            0.859
-----------------------------------------------------------------------------------
data required time                                                            0.859
data arrival time                                                            -4.085
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -3.226


#Path 10
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : HRDATA[22].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
we.C[0] (dffre)                                                     0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                   0.154     1.044
$abc$10792$new_new_n188__.in[1] (.names)                            0.890     1.935
$abc$10792$new_new_n188__.out[0] (.names)                           0.197     2.132
$abc$10792$abc$3303$li22_li22.in[0] (.names)                        0.890     3.022
$abc$10792$abc$3303$li22_li22.out[0] (.names)                       0.173     3.195
HRDATA[22].D[0] (dffre)                                             0.890     4.085
data arrival time                                                             4.085

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[22].C[0] (dffre)                                             0.890     0.890
clock uncertainty                                                   0.000     0.890
cell setup time                                                    -0.032     0.859
data required time                                                            0.859
-----------------------------------------------------------------------------------
data required time                                                            0.859
data arrival time                                                            -4.085
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -3.226


#Path 11
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : HRDATA[26].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
we.C[0] (dffre)                                                     0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                   0.154     1.044
$abc$10792$new_new_n188__.in[1] (.names)                            0.890     1.935
$abc$10792$new_new_n188__.out[0] (.names)                           0.197     2.132
$abc$10792$abc$3303$li26_li26.in[0] (.names)                        0.890     3.022
$abc$10792$abc$3303$li26_li26.out[0] (.names)                       0.173     3.195
HRDATA[26].D[0] (dffre)                                             0.890     4.085
data arrival time                                                             4.085

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[26].C[0] (dffre)                                             0.890     0.890
clock uncertainty                                                   0.000     0.890
cell setup time                                                    -0.032     0.859
data required time                                                            0.859
-----------------------------------------------------------------------------------
data required time                                                            0.859
data arrival time                                                            -4.085
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -3.226


#Path 12
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : HRDATA[25].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
we.C[0] (dffre)                                                     0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                   0.154     1.044
$abc$10792$new_new_n188__.in[1] (.names)                            0.890     1.935
$abc$10792$new_new_n188__.out[0] (.names)                           0.197     2.132
$abc$10792$abc$3303$li25_li25.in[0] (.names)                        0.890     3.022
$abc$10792$abc$3303$li25_li25.out[0] (.names)                       0.173     3.195
HRDATA[25].D[0] (dffre)                                             0.890     4.085
data arrival time                                                             4.085

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[25].C[0] (dffre)                                             0.890     0.890
clock uncertainty                                                   0.000     0.890
cell setup time                                                    -0.032     0.859
data required time                                                            0.859
-----------------------------------------------------------------------------------
data required time                                                            0.859
data arrival time                                                            -4.085
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -3.226


#Path 13
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : HRDATA[24].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
we.C[0] (dffre)                                                     0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                   0.154     1.044
$abc$10792$new_new_n188__.in[1] (.names)                            0.890     1.935
$abc$10792$new_new_n188__.out[0] (.names)                           0.197     2.132
$abc$10792$abc$3303$li24_li24.in[0] (.names)                        0.890     3.022
$abc$10792$abc$3303$li24_li24.out[0] (.names)                       0.173     3.195
HRDATA[24].D[0] (dffre)                                             0.890     4.085
data arrival time                                                             4.085

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[24].C[0] (dffre)                                             0.890     0.890
clock uncertainty                                                   0.000     0.890
cell setup time                                                    -0.032     0.859
data required time                                                            0.859
-----------------------------------------------------------------------------------
data required time                                                            0.859
data arrival time                                                            -4.085
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -3.226


#Path 14
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : HRDATA[1].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
we.C[0] (dffre)                                                     0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                   0.154     1.044
$abc$10792$new_new_n188__.in[1] (.names)                            0.890     1.935
$abc$10792$new_new_n188__.out[0] (.names)                           0.197     2.132
$abc$10792$abc$3303$li01_li01.in[0] (.names)                        0.890     3.022
$abc$10792$abc$3303$li01_li01.out[0] (.names)                       0.173     3.195
HRDATA[1].D[0] (dffre)                                              0.890     4.085
data arrival time                                                             4.085

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[1].C[0] (dffre)                                              0.890     0.890
clock uncertainty                                                   0.000     0.890
cell setup time                                                    -0.032     0.859
data required time                                                            0.859
-----------------------------------------------------------------------------------
data required time                                                            0.859
data arrival time                                                            -4.085
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -3.226


#Path 15
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : HRDATA[18].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
we.C[0] (dffre)                                                     0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                   0.154     1.044
$abc$10792$new_new_n188__.in[1] (.names)                            0.890     1.935
$abc$10792$new_new_n188__.out[0] (.names)                           0.197     2.132
$abc$10792$abc$3303$li18_li18.in[0] (.names)                        0.890     3.022
$abc$10792$abc$3303$li18_li18.out[0] (.names)                       0.173     3.195
HRDATA[18].D[0] (dffre)                                             0.890     4.085
data arrival time                                                             4.085

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[18].C[0] (dffre)                                             0.890     0.890
clock uncertainty                                                   0.000     0.890
cell setup time                                                    -0.032     0.859
data required time                                                            0.859
-----------------------------------------------------------------------------------
data required time                                                            0.859
data arrival time                                                            -4.085
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -3.226


#Path 16
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : HRDATA[19].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
we.C[0] (dffre)                                                     0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                   0.154     1.044
$abc$10792$new_new_n188__.in[1] (.names)                            0.890     1.935
$abc$10792$new_new_n188__.out[0] (.names)                           0.197     2.132
$abc$10792$abc$3303$li19_li19.in[0] (.names)                        0.890     3.022
$abc$10792$abc$3303$li19_li19.out[0] (.names)                       0.173     3.195
HRDATA[19].D[0] (dffre)                                             0.890     4.085
data arrival time                                                             4.085

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[19].C[0] (dffre)                                             0.890     0.890
clock uncertainty                                                   0.000     0.890
cell setup time                                                    -0.032     0.859
data required time                                                            0.859
-----------------------------------------------------------------------------------
data required time                                                            0.859
data arrival time                                                            -4.085
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -3.226


#Path 17
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : HRDATA[20].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
we.C[0] (dffre)                                                     0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                   0.154     1.044
$abc$10792$new_new_n188__.in[1] (.names)                            0.890     1.935
$abc$10792$new_new_n188__.out[0] (.names)                           0.197     2.132
$abc$10792$abc$3303$li20_li20.in[0] (.names)                        0.890     3.022
$abc$10792$abc$3303$li20_li20.out[0] (.names)                       0.173     3.195
HRDATA[20].D[0] (dffre)                                             0.890     4.085
data arrival time                                                             4.085

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[20].C[0] (dffre)                                             0.890     0.890
clock uncertainty                                                   0.000     0.890
cell setup time                                                    -0.032     0.859
data required time                                                            0.859
-----------------------------------------------------------------------------------
data required time                                                            0.859
data arrival time                                                            -4.085
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -3.226


#Path 18
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : HRDATA[12].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
we.C[0] (dffre)                                                     0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                   0.154     1.044
$abc$10792$new_new_n188__.in[1] (.names)                            0.890     1.935
$abc$10792$new_new_n188__.out[0] (.names)                           0.197     2.132
$abc$10792$abc$3303$li12_li12.in[0] (.names)                        0.890     3.022
$abc$10792$abc$3303$li12_li12.out[0] (.names)                       0.173     3.195
HRDATA[12].D[0] (dffre)                                             0.890     4.085
data arrival time                                                             4.085

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[12].C[0] (dffre)                                             0.890     0.890
clock uncertainty                                                   0.000     0.890
cell setup time                                                    -0.032     0.859
data required time                                                            0.859
-----------------------------------------------------------------------------------
data required time                                                            0.859
data arrival time                                                            -4.085
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -3.226


#Path 19
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : HRDATA[13].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
we.C[0] (dffre)                                                     0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                   0.154     1.044
$abc$10792$new_new_n188__.in[1] (.names)                            0.890     1.935
$abc$10792$new_new_n188__.out[0] (.names)                           0.197     2.132
$abc$10792$abc$3303$li13_li13.in[0] (.names)                        0.890     3.022
$abc$10792$abc$3303$li13_li13.out[0] (.names)                       0.173     3.195
HRDATA[13].D[0] (dffre)                                             0.890     4.085
data arrival time                                                             4.085

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[13].C[0] (dffre)                                             0.890     0.890
clock uncertainty                                                   0.000     0.890
cell setup time                                                    -0.032     0.859
data required time                                                            0.859
-----------------------------------------------------------------------------------
data required time                                                            0.859
data arrival time                                                            -4.085
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -3.226


#Path 20
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : HRDATA[23].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
we.C[0] (dffre)                                                     0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                   0.154     1.044
$abc$10792$new_new_n188__.in[1] (.names)                            0.890     1.935
$abc$10792$new_new_n188__.out[0] (.names)                           0.197     2.132
$abc$10792$abc$3303$li23_li23.in[0] (.names)                        0.890     3.022
$abc$10792$abc$3303$li23_li23.out[0] (.names)                       0.173     3.195
HRDATA[23].D[0] (dffre)                                             0.890     4.085
data arrival time                                                             4.085

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[23].C[0] (dffre)                                             0.890     0.890
clock uncertainty                                                   0.000     0.890
cell setup time                                                    -0.032     0.859
data required time                                                            0.859
-----------------------------------------------------------------------------------
data required time                                                            0.859
data arrival time                                                            -4.085
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -3.226


#Path 21
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : HRDATA[28].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
we.C[0] (dffre)                                                     0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                   0.154     1.044
$abc$10792$new_new_n188__.in[1] (.names)                            0.890     1.935
$abc$10792$new_new_n188__.out[0] (.names)                           0.197     2.132
$abc$10792$abc$3303$li28_li28.in[0] (.names)                        0.890     3.022
$abc$10792$abc$3303$li28_li28.out[0] (.names)                       0.173     3.195
HRDATA[28].D[0] (dffre)                                             0.890     4.085
data arrival time                                                             4.085

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[28].C[0] (dffre)                                             0.890     0.890
clock uncertainty                                                   0.000     0.890
cell setup time                                                    -0.032     0.859
data required time                                                            0.859
-----------------------------------------------------------------------------------
data required time                                                            0.859
data arrival time                                                            -4.085
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -3.226


#Path 22
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : HRDATA[16].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
we.C[0] (dffre)                                                     0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                   0.154     1.044
$abc$10792$new_new_n188__.in[1] (.names)                            0.890     1.935
$abc$10792$new_new_n188__.out[0] (.names)                           0.197     2.132
$abc$10792$abc$3303$li16_li16.in[0] (.names)                        0.890     3.022
$abc$10792$abc$3303$li16_li16.out[0] (.names)                       0.173     3.195
HRDATA[16].D[0] (dffre)                                             0.890     4.085
data arrival time                                                             4.085

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[16].C[0] (dffre)                                             0.890     0.890
clock uncertainty                                                   0.000     0.890
cell setup time                                                    -0.032     0.859
data required time                                                            0.859
-----------------------------------------------------------------------------------
data required time                                                            0.859
data arrival time                                                            -4.085
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -3.226


#Path 23
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : HRDATA[17].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
we.C[0] (dffre)                                                     0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                   0.154     1.044
$abc$10792$new_new_n188__.in[1] (.names)                            0.890     1.935
$abc$10792$new_new_n188__.out[0] (.names)                           0.197     2.132
$abc$10792$abc$3303$li17_li17.in[0] (.names)                        0.890     3.022
$abc$10792$abc$3303$li17_li17.out[0] (.names)                       0.173     3.195
HRDATA[17].D[0] (dffre)                                             0.890     4.085
data arrival time                                                             4.085

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[17].C[0] (dffre)                                             0.890     0.890
clock uncertainty                                                   0.000     0.890
cell setup time                                                    -0.032     0.859
data required time                                                            0.859
-----------------------------------------------------------------------------------
data required time                                                            0.859
data arrival time                                                            -4.085
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -3.226


#Path 24
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : HRDATA[21].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
we.C[0] (dffre)                                                     0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                   0.154     1.044
$abc$10792$new_new_n188__.in[1] (.names)                            0.890     1.935
$abc$10792$new_new_n188__.out[0] (.names)                           0.197     2.132
$abc$10792$abc$3303$li21_li21.in[0] (.names)                        0.890     3.022
$abc$10792$abc$3303$li21_li21.out[0] (.names)                       0.173     3.195
HRDATA[21].D[0] (dffre)                                             0.890     4.085
data arrival time                                                             4.085

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[21].C[0] (dffre)                                             0.890     0.890
clock uncertainty                                                   0.000     0.890
cell setup time                                                    -0.032     0.859
data required time                                                            0.859
-----------------------------------------------------------------------------------
data required time                                                            0.859
data arrival time                                                            -4.085
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -3.226


#Path 25
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : HRDATA[30].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
we.C[0] (dffre)                                                     0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                   0.154     1.044
$abc$10792$new_new_n188__.in[1] (.names)                            0.890     1.935
$abc$10792$new_new_n188__.out[0] (.names)                           0.197     2.132
$abc$10792$abc$3303$li30_li30.in[0] (.names)                        0.890     3.022
$abc$10792$abc$3303$li30_li30.out[0] (.names)                       0.173     3.195
HRDATA[30].D[0] (dffre)                                             0.890     4.085
data arrival time                                                             4.085

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[30].C[0] (dffre)                                             0.890     0.890
clock uncertainty                                                   0.000     0.890
cell setup time                                                    -0.032     0.859
data required time                                                            0.859
-----------------------------------------------------------------------------------
data required time                                                            0.859
data arrival time                                                            -4.085
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -3.226


#Path 26
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : HRDATA[29].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
we.C[0] (dffre)                                                     0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                   0.154     1.044
$abc$10792$new_new_n188__.in[1] (.names)                            0.890     1.935
$abc$10792$new_new_n188__.out[0] (.names)                           0.197     2.132
$abc$10792$abc$3303$li29_li29.in[0] (.names)                        0.890     3.022
$abc$10792$abc$3303$li29_li29.out[0] (.names)                       0.173     3.195
HRDATA[29].D[0] (dffre)                                             0.890     4.085
data arrival time                                                             4.085

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[29].C[0] (dffre)                                             0.890     0.890
clock uncertainty                                                   0.000     0.890
cell setup time                                                    -0.032     0.859
data required time                                                            0.859
-----------------------------------------------------------------------------------
data required time                                                            0.859
data arrival time                                                            -4.085
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -3.226


#Path 27
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : HRDATA[7].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
we.C[0] (dffre)                                                     0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                   0.154     1.044
$abc$10792$new_new_n188__.in[1] (.names)                            0.890     1.935
$abc$10792$new_new_n188__.out[0] (.names)                           0.197     2.132
$abc$10792$abc$3303$li07_li07.in[0] (.names)                        0.890     3.022
$abc$10792$abc$3303$li07_li07.out[0] (.names)                       0.173     3.195
HRDATA[7].D[0] (dffre)                                              0.890     4.085
data arrival time                                                             4.085

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[7].C[0] (dffre)                                              0.890     0.890
clock uncertainty                                                   0.000     0.890
cell setup time                                                    -0.032     0.859
data required time                                                            0.859
-----------------------------------------------------------------------------------
data required time                                                            0.859
data arrival time                                                            -4.085
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -3.226


#Path 28
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : HRDATA[8].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
we.C[0] (dffre)                                                     0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                   0.154     1.044
$abc$10792$new_new_n188__.in[1] (.names)                            0.890     1.935
$abc$10792$new_new_n188__.out[0] (.names)                           0.197     2.132
$abc$10792$abc$3303$li08_li08.in[0] (.names)                        0.890     3.022
$abc$10792$abc$3303$li08_li08.out[0] (.names)                       0.173     3.195
HRDATA[8].D[0] (dffre)                                              0.890     4.085
data arrival time                                                             4.085

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[8].C[0] (dffre)                                              0.890     0.890
clock uncertainty                                                   0.000     0.890
cell setup time                                                    -0.032     0.859
data required time                                                            0.859
-----------------------------------------------------------------------------------
data required time                                                            0.859
data arrival time                                                            -4.085
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -3.226


#Path 29
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : HRDATA[9].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
we.C[0] (dffre)                                                     0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                   0.154     1.044
$abc$10792$new_new_n188__.in[1] (.names)                            0.890     1.935
$abc$10792$new_new_n188__.out[0] (.names)                           0.197     2.132
$abc$10792$abc$3303$li09_li09.in[0] (.names)                        0.890     3.022
$abc$10792$abc$3303$li09_li09.out[0] (.names)                       0.173     3.195
HRDATA[9].D[0] (dffre)                                              0.890     4.085
data arrival time                                                             4.085

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[9].C[0] (dffre)                                              0.890     0.890
clock uncertainty                                                   0.000     0.890
cell setup time                                                    -0.032     0.859
data required time                                                            0.859
-----------------------------------------------------------------------------------
data required time                                                            0.859
data arrival time                                                            -4.085
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -3.226


#Path 30
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : HRDATA[10].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
we.C[0] (dffre)                                                     0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                   0.154     1.044
$abc$10792$new_new_n188__.in[1] (.names)                            0.890     1.935
$abc$10792$new_new_n188__.out[0] (.names)                           0.197     2.132
$abc$10792$abc$3303$li10_li10.in[0] (.names)                        0.890     3.022
$abc$10792$abc$3303$li10_li10.out[0] (.names)                       0.173     3.195
HRDATA[10].D[0] (dffre)                                             0.890     4.085
data arrival time                                                             4.085

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[10].C[0] (dffre)                                             0.890     0.890
clock uncertainty                                                   0.000     0.890
cell setup time                                                    -0.032     0.859
data required time                                                            0.859
-----------------------------------------------------------------------------------
data required time                                                            0.859
data arrival time                                                            -4.085
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -3.226


#Path 31
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : HRDATA[11].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
we.C[0] (dffre)                                                     0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                   0.154     1.044
$abc$10792$new_new_n188__.in[1] (.names)                            0.890     1.935
$abc$10792$new_new_n188__.out[0] (.names)                           0.197     2.132
$abc$10792$abc$3303$li11_li11.in[0] (.names)                        0.890     3.022
$abc$10792$abc$3303$li11_li11.out[0] (.names)                       0.173     3.195
HRDATA[11].D[0] (dffre)                                             0.890     4.085
data arrival time                                                             4.085

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[11].C[0] (dffre)                                             0.890     0.890
clock uncertainty                                                   0.000     0.890
cell setup time                                                    -0.032     0.859
data required time                                                            0.859
-----------------------------------------------------------------------------------
data required time                                                            0.859
data arrival time                                                            -4.085
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -3.226


#Path 32
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : HRDATA[31].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
we.C[0] (dffre)                                                     0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                   0.154     1.044
$abc$10792$new_new_n188__.in[1] (.names)                            0.890     1.935
$abc$10792$new_new_n188__.out[0] (.names)                           0.197     2.132
$abc$10792$abc$3303$li31_li31.in[0] (.names)                        0.890     3.022
$abc$10792$abc$3303$li31_li31.out[0] (.names)                       0.173     3.195
HRDATA[31].D[0] (dffre)                                             0.890     4.085
data arrival time                                                             4.085

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[31].C[0] (dffre)                                             0.890     0.890
clock uncertainty                                                   0.000     0.890
cell setup time                                                    -0.032     0.859
data required time                                                            0.859
-----------------------------------------------------------------------------------
data required time                                                            0.859
data arrival time                                                            -4.085
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -3.226


#Path 33
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][4].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[1][4].E[0] (dffre)                                                                                                                                                                                                                        0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][4].C[0] (dffre)                                                                                                                                                                                                                        0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 34
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][3].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[1][3].E[0] (dffre)                                                                                                                                                                                                                        0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][3].C[0] (dffre)                                                                                                                                                                                                                        0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 35
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][2].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[1][2].E[0] (dffre)                                                                                                                                                                                                                        0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][2].C[0] (dffre)                                                                                                                                                                                                                        0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 36
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][1].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[1][1].E[0] (dffre)                                                                                                                                                                                                                        0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][1].C[0] (dffre)                                                                                                                                                                                                                        0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 37
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][0].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[1][0].E[0] (dffre)                                                                                                                                                                                                                        0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][0].C[0] (dffre)                                                                                                                                                                                                                        0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 38
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][31].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[1][31].E[0] (dffre)                                                                                                                                                                                                                       0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][31].C[0] (dffre)                                                                                                                                                                                                                       0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 39
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][30].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[1][30].E[0] (dffre)                                                                                                                                                                                                                       0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][30].C[0] (dffre)                                                                                                                                                                                                                       0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 40
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][29].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[1][29].E[0] (dffre)                                                                                                                                                                                                                       0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][29].C[0] (dffre)                                                                                                                                                                                                                       0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 41
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][28].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[1][28].E[0] (dffre)                                                                                                                                                                                                                       0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][28].C[0] (dffre)                                                                                                                                                                                                                       0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 42
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][27].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[1][27].E[0] (dffre)                                                                                                                                                                                                                       0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][27].C[0] (dffre)                                                                                                                                                                                                                       0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 43
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][26].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[1][26].E[0] (dffre)                                                                                                                                                                                                                       0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][26].C[0] (dffre)                                                                                                                                                                                                                       0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 44
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][25].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[1][25].E[0] (dffre)                                                                                                                                                                                                                       0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][25].C[0] (dffre)                                                                                                                                                                                                                       0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 45
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][24].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[1][24].E[0] (dffre)                                                                                                                                                                                                                       0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][24].C[0] (dffre)                                                                                                                                                                                                                       0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 46
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][23].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[1][23].E[0] (dffre)                                                                                                                                                                                                                       0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][23].C[0] (dffre)                                                                                                                                                                                                                       0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 47
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][22].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[1][22].E[0] (dffre)                                                                                                                                                                                                                       0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][22].C[0] (dffre)                                                                                                                                                                                                                       0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 48
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][21].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[1][21].E[0] (dffre)                                                                                                                                                                                                                       0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][21].C[0] (dffre)                                                                                                                                                                                                                       0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 49
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][13].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[1][13].E[0] (dffre)                                                                                                                                                                                                                       0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][13].C[0] (dffre)                                                                                                                                                                                                                       0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 50
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][20].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[1][20].E[0] (dffre)                                                                                                                                                                                                                       0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][20].C[0] (dffre)                                                                                                                                                                                                                       0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 51
Startpoint: waddr[1].Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[2][7].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
waddr[1].C[0] (dffre)                                                                                                                                                                                                                                  0.890     0.890
waddr[1].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                0.154     1.044
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[2][7].E[0] (dffre)                                                                                                                                                                                                                        0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[2][7].C[0] (dffre)                                                                                                                                                                                                                        0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 52
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][19].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[1][19].E[0] (dffre)                                                                                                                                                                                                                       0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][19].C[0] (dffre)                                                                                                                                                                                                                       0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 53
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][18].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[1][18].E[0] (dffre)                                                                                                                                                                                                                       0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][18].C[0] (dffre)                                                                                                                                                                                                                       0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 54
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][17].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[1][17].E[0] (dffre)                                                                                                                                                                                                                       0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][17].C[0] (dffre)                                                                                                                                                                                                                       0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 55
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][16].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[1][16].E[0] (dffre)                                                                                                                                                                                                                       0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][16].C[0] (dffre)                                                                                                                                                                                                                       0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 56
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][15].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[1][15].E[0] (dffre)                                                                                                                                                                                                                       0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][15].C[0] (dffre)                                                                                                                                                                                                                       0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 57
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][14].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[1][14].E[0] (dffre)                                                                                                                                                                                                                       0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][14].C[0] (dffre)                                                                                                                                                                                                                       0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 58
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][5].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[1][5].E[0] (dffre)                                                                                                                                                                                                                        0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][5].C[0] (dffre)                                                                                                                                                                                                                        0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 59
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][12].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[1][12].E[0] (dffre)                                                                                                                                                                                                                       0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][12].C[0] (dffre)                                                                                                                                                                                                                       0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 60
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][11].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[1][11].E[0] (dffre)                                                                                                                                                                                                                       0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][11].C[0] (dffre)                                                                                                                                                                                                                       0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 61
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][10].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[1][10].E[0] (dffre)                                                                                                                                                                                                                       0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][10].C[0] (dffre)                                                                                                                                                                                                                       0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 62
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][9].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[1][9].E[0] (dffre)                                                                                                                                                                                                                        0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][9].C[0] (dffre)                                                                                                                                                                                                                        0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 63
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][8].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[1][8].E[0] (dffre)                                                                                                                                                                                                                        0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][8].C[0] (dffre)                                                                                                                                                                                                                        0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 64
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][7].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[1][7].E[0] (dffre)                                                                                                                                                                                                                        0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][7].C[0] (dffre)                                                                                                                                                                                                                        0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 65
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][6].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[1][6].E[0] (dffre)                                                                                                                                                                                                                        0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][6].C[0] (dffre)                                                                                                                                                                                                                        0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 66
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[0][15].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[0][15].E[0] (dffre)                                                                                                                                                                                                                       0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[0][15].C[0] (dffre)                                                                                                                                                                                                                       0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 67
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[0][0].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[0][0].E[0] (dffre)                                                                                                                                                                                                                        0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[0][0].C[0] (dffre)                                                                                                                                                                                                                        0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 68
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[0][1].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[0][1].E[0] (dffre)                                                                                                                                                                                                                        0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[0][1].C[0] (dffre)                                                                                                                                                                                                                        0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 69
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[0][2].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[0][2].E[0] (dffre)                                                                                                                                                                                                                        0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[0][2].C[0] (dffre)                                                                                                                                                                                                                        0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 70
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[0][3].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[0][3].E[0] (dffre)                                                                                                                                                                                                                        0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[0][3].C[0] (dffre)                                                                                                                                                                                                                        0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 71
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[0][4].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[0][4].E[0] (dffre)                                                                                                                                                                                                                        0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[0][4].C[0] (dffre)                                                                                                                                                                                                                        0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 72
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[0][5].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[0][5].E[0] (dffre)                                                                                                                                                                                                                        0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[0][5].C[0] (dffre)                                                                                                                                                                                                                        0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 73
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[0][6].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[0][6].E[0] (dffre)                                                                                                                                                                                                                        0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[0][6].C[0] (dffre)                                                                                                                                                                                                                        0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 74
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[0][7].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[0][7].E[0] (dffre)                                                                                                                                                                                                                        0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[0][7].C[0] (dffre)                                                                                                                                                                                                                        0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 75
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[0][8].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[0][8].E[0] (dffre)                                                                                                                                                                                                                        0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[0][8].C[0] (dffre)                                                                                                                                                                                                                        0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 76
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[0][9].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[0][9].E[0] (dffre)                                                                                                                                                                                                                        0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[0][9].C[0] (dffre)                                                                                                                                                                                                                        0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 77
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[0][10].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[0][10].E[0] (dffre)                                                                                                                                                                                                                       0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[0][10].C[0] (dffre)                                                                                                                                                                                                                       0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 78
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[0][11].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[0][11].E[0] (dffre)                                                                                                                                                                                                                       0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[0][11].C[0] (dffre)                                                                                                                                                                                                                       0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 79
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[0][12].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[0][12].E[0] (dffre)                                                                                                                                                                                                                       0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[0][12].C[0] (dffre)                                                                                                                                                                                                                       0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 80
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[0][13].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[0][13].E[0] (dffre)                                                                                                                                                                                                                       0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[0][13].C[0] (dffre)                                                                                                                                                                                                                       0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 81
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[0][14].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[0][14].E[0] (dffre)                                                                                                                                                                                                                       0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[0][14].C[0] (dffre)                                                                                                                                                                                                                       0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 82
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[0][31].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[0][31].E[0] (dffre)                                                                                                                                                                                                                       0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[0][31].C[0] (dffre)                                                                                                                                                                                                                       0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 83
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[0][16].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[0][16].E[0] (dffre)                                                                                                                                                                                                                       0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[0][16].C[0] (dffre)                                                                                                                                                                                                                       0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 84
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[0][17].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[0][17].E[0] (dffre)                                                                                                                                                                                                                       0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[0][17].C[0] (dffre)                                                                                                                                                                                                                       0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 85
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[0][18].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[0][18].E[0] (dffre)                                                                                                                                                                                                                       0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[0][18].C[0] (dffre)                                                                                                                                                                                                                       0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 86
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[0][19].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[0][19].E[0] (dffre)                                                                                                                                                                                                                       0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[0][19].C[0] (dffre)                                                                                                                                                                                                                       0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 87
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[0][20].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[0][20].E[0] (dffre)                                                                                                                                                                                                                       0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[0][20].C[0] (dffre)                                                                                                                                                                                                                       0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 88
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[0][21].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[0][21].E[0] (dffre)                                                                                                                                                                                                                       0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[0][21].C[0] (dffre)                                                                                                                                                                                                                       0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 89
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[0][22].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[0][22].E[0] (dffre)                                                                                                                                                                                                                       0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[0][22].C[0] (dffre)                                                                                                                                                                                                                       0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 90
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[0][23].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[0][23].E[0] (dffre)                                                                                                                                                                                                                       0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[0][23].C[0] (dffre)                                                                                                                                                                                                                       0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 91
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[0][24].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[0][24].E[0] (dffre)                                                                                                                                                                                                                       0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[0][24].C[0] (dffre)                                                                                                                                                                                                                       0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 92
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[0][25].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[0][25].E[0] (dffre)                                                                                                                                                                                                                       0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[0][25].C[0] (dffre)                                                                                                                                                                                                                       0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 93
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[0][26].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[0][26].E[0] (dffre)                                                                                                                                                                                                                       0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[0][26].C[0] (dffre)                                                                                                                                                                                                                       0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 94
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[0][27].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[0][27].E[0] (dffre)                                                                                                                                                                                                                       0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[0][27].C[0] (dffre)                                                                                                                                                                                                                       0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 95
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[0][28].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[0][28].E[0] (dffre)                                                                                                                                                                                                                       0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[0][28].C[0] (dffre)                                                                                                                                                                                                                       0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 96
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[0][29].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[0][29].E[0] (dffre)                                                                                                                                                                                                                       0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[0][29].C[0] (dffre)                                                                                                                                                                                                                       0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 97
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[0][30].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.890     0.890
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     1.044
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[0][30].E[0] (dffre)                                                                                                                                                                                                                       0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[0][30].C[0] (dffre)                                                                                                                                                                                                                       0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 98
Startpoint: waddr[1].Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[3][16].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
waddr[1].C[0] (dffre)                                                                                                                                                                                                                                  0.890     0.890
waddr[1].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                0.154     1.044
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[3][16].E[0] (dffre)                                                                                                                                                                                                                       0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[3][16].C[0] (dffre)                                                                                                                                                                                                                       0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 99
Startpoint: waddr[1].Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[3][1].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
waddr[1].C[0] (dffre)                                                                                                                                                                                                                                  0.890     0.890
waddr[1].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                0.154     1.044
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[3][1].E[0] (dffre)                                                                                                                                                                                                                        0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[3][1].C[0] (dffre)                                                                                                                                                                                                                        0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#Path 100
Startpoint: waddr[1].Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[3][2].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
waddr[1].C[0] (dffre)                                                                                                                                                                                                                                  0.890     0.890
waddr[1].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                0.154     1.044
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.890     1.935
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.218     2.153
U_mem.memory[3][2].E[0] (dffre)                                                                                                                                                                                                                        0.890     3.044
data arrival time                                                                                                                                                                                                                                                3.044

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[3][2].C[0] (dffre)                                                                                                                                                                                                                        0.890     0.890
clock uncertainty                                                                                                                                                                                                                                      0.000     0.890
cell setup time                                                                                                                                                                                                                                       -0.032     0.859
data required time                                                                                                                                                                                                                                               0.859
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.859
data arrival time                                                                                                                                                                                                                                               -3.044
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -2.185


#End of timing report
