{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 01 19:16:21 2020 " "Info: Processing started: Tue Dec 01 19:16:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Logic_move -c Logic_move " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Logic_move -c Logic_move" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Logic_move/Logic_move.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Logic_move/Logic_move.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic_move-logic_move_arc " "Info: Found design unit 1: logic_move-logic_move_arc" {  } { { "Logic_move/Logic_move.vhd" "" { Text "D:/文档/数电实验/Logic_move/Logic_move.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Logic_move " "Info: Found entity 1: Logic_move" {  } { { "Logic_move/Logic_move.vhd" "" { Text "D:/文档/数电实验/Logic_move/Logic_move.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Logic_move " "Info: Elaborating entity \"Logic_move\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_ALU Logic_move.vhd(17) " "Warning (10492): VHDL Process Statement warning at Logic_move.vhd(17): signal \"in_ALU\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Logic_move/Logic_move.vhd" "" { Text "D:/文档/数电实验/Logic_move/Logic_move.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_ALU Logic_move.vhd(18) " "Warning (10492): VHDL Process Statement warning at Logic_move.vhd(18): signal \"in_ALU\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Logic_move/Logic_move.vhd" "" { Text "D:/文档/数电实验/Logic_move/Logic_move.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_ALU Logic_move.vhd(20) " "Warning (10492): VHDL Process Statement warning at Logic_move.vhd(20): signal \"in_ALU\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Logic_move/Logic_move.vhd" "" { Text "D:/文档/数电实验/Logic_move/Logic_move.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_ALU Logic_move.vhd(21) " "Warning (10492): VHDL Process Statement warning at Logic_move.vhd(21): signal \"in_ALU\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Logic_move/Logic_move.vhd" "" { Text "D:/文档/数电实验/Logic_move/Logic_move.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_ALU Logic_move.vhd(23) " "Warning (10492): VHDL Process Statement warning at Logic_move.vhd(23): signal \"in_ALU\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Logic_move/Logic_move.vhd" "" { Text "D:/文档/数电实验/Logic_move/Logic_move.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cf Logic_move.vhd(13) " "Warning (10631): VHDL Process Statement warning at Logic_move.vhd(13): inferring latch(es) for signal or variable \"cf\", which holds its previous value in one or more paths through the process" {  } { { "Logic_move/Logic_move.vhd" "" { Text "D:/文档/数电实验/Logic_move/Logic_move.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cf Logic_move.vhd(13) " "Info (10041): Inferred latch for \"cf\" at Logic_move.vhd(13)" {  } { { "Logic_move/Logic_move.vhd" "" { Text "D:/文档/数电实验/Logic_move/Logic_move.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Info: Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Info: Implemented 9 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Info: Implemented 10 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "241 " "Info: Peak virtual memory: 241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 01 19:16:23 2020 " "Info: Processing ended: Tue Dec 01 19:16:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
