Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\Info_Proc_CW\Golden_Top\coursework.qsys --block-symbol-file --output-directory=E:\Info_Proc_CW\Golden_Top\coursework --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading Golden_Top/coursework.qsys
Progress: Reading input file
Progress: Adding accelerometer_spi_0 [altera_up_avalon_accelerometer_spi 18.0]
Progress: Parameterizing module accelerometer_spi_0
Progress: Adding button [altera_avalon_pio 18.1]
Progress: Parameterizing module button
Progress: Adding clk [clock_source 18.1]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding hex0 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex0
Progress: Adding hex1 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex1
Progress: Adding hex2 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex2
Progress: Adding hex3 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex3
Progress: Adding hex4 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex4
Progress: Adding hex5 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex5
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led [altera_avalon_pio 18.1]
Progress: Parameterizing module led
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory
Progress: Adding switch [altera_avalon_pio 18.1]
Progress: Parameterizing module switch
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: coursework.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: coursework.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: coursework.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\Info_Proc_CW\Golden_Top\coursework.qsys --synthesis=VERILOG --output-directory=E:\Info_Proc_CW\Golden_Top\coursework\synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading Golden_Top/coursework.qsys
Progress: Reading input file
Progress: Adding accelerometer_spi_0 [altera_up_avalon_accelerometer_spi 18.0]
Progress: Parameterizing module accelerometer_spi_0
Progress: Adding button [altera_avalon_pio 18.1]
Progress: Parameterizing module button
Progress: Adding clk [clock_source 18.1]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding hex0 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex0
Progress: Adding hex1 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex1
Progress: Adding hex2 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex2
Progress: Adding hex3 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex3
Progress: Adding hex4 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex4
Progress: Adding hex5 [altera_avalon_pio 18.1]
Progress: Parameterizing module hex5
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led [altera_avalon_pio 18.1]
Progress: Parameterizing module led
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory
Progress: Adding switch [altera_avalon_pio 18.1]
Progress: Parameterizing module switch
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: coursework.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: coursework.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: coursework.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: coursework: Generating coursework "coursework" for QUARTUS_SYNTH
Info: accelerometer_spi_0: Starting Generation of the Accelerometer Controller in SPI mode
Info: accelerometer_spi_0: "coursework" instantiated altera_up_avalon_accelerometer_spi "accelerometer_spi_0"
Info: button: Starting RTL generation for module 'coursework_button'
Info: button:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=coursework_button --dir=C:/Users/Lambert/AppData/Local/Temp/alt9781_1166489456155691538.dir/0003_button_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Lambert/AppData/Local/Temp/alt9781_1166489456155691538.dir/0003_button_gen//coursework_button_component_configuration.pl  --do_build_sim=0  ]
Info: button: Done RTL generation for module 'coursework_button'
Info: button: "coursework" instantiated altera_avalon_pio "button"
Info: cpu: "coursework" instantiated altera_nios2_gen2 "cpu"
Info: hex0: Starting RTL generation for module 'coursework_hex0'
Info: hex0:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=coursework_hex0 --dir=C:/Users/Lambert/AppData/Local/Temp/alt9781_1166489456155691538.dir/0004_hex0_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Lambert/AppData/Local/Temp/alt9781_1166489456155691538.dir/0004_hex0_gen//coursework_hex0_component_configuration.pl  --do_build_sim=0  ]
Info: hex0: Done RTL generation for module 'coursework_hex0'
Info: hex0: "coursework" instantiated altera_avalon_pio "hex0"
Info: jtag_uart: Starting RTL generation for module 'coursework_jtag_uart'
Info: jtag_uart:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=coursework_jtag_uart --dir=C:/Users/Lambert/AppData/Local/Temp/alt9781_1166489456155691538.dir/0005_jtag_uart_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Lambert/AppData/Local/Temp/alt9781_1166489456155691538.dir/0005_jtag_uart_gen//coursework_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'coursework_jtag_uart'
Info: jtag_uart: "coursework" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: led: Starting RTL generation for module 'coursework_led'
Info: led:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=coursework_led --dir=C:/Users/Lambert/AppData/Local/Temp/alt9781_1166489456155691538.dir/0006_led_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Lambert/AppData/Local/Temp/alt9781_1166489456155691538.dir/0006_led_gen//coursework_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'coursework_led'
Info: led: "coursework" instantiated altera_avalon_pio "led"
Info: onchip_memory: Starting RTL generation for module 'coursework_onchip_memory'
Info: onchip_memory:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=coursework_onchip_memory --dir=C:/Users/Lambert/AppData/Local/Temp/alt9781_1166489456155691538.dir/0007_onchip_memory_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Lambert/AppData/Local/Temp/alt9781_1166489456155691538.dir/0007_onchip_memory_gen//coursework_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'coursework_onchip_memory'
Info: onchip_memory: "coursework" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: switch: Starting RTL generation for module 'coursework_switch'
Info: switch:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=coursework_switch --dir=C:/Users/Lambert/AppData/Local/Temp/alt9781_1166489456155691538.dir/0008_switch_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Lambert/AppData/Local/Temp/alt9781_1166489456155691538.dir/0008_switch_gen//coursework_switch_component_configuration.pl  --do_build_sim=0  ]
Info: switch: Done RTL generation for module 'coursework_switch'
Info: switch: "coursework" instantiated altera_avalon_pio "switch"
Info: timer_0: Starting RTL generation for module 'coursework_timer_0'
Info: timer_0:   Generation command is [exec D:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I D:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=coursework_timer_0 --dir=C:/Users/Lambert/AppData/Local/Temp/alt9781_1166489456155691538.dir/0009_timer_0_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Lambert/AppData/Local/Temp/alt9781_1166489456155691538.dir/0009_timer_0_gen//coursework_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'coursework_timer_0'
Info: timer_0: "coursework" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "coursework" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "coursework" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "coursework" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'coursework_cpu_cpu'
Info: cpu:   Generation command is [exec D:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I D:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=coursework_cpu_cpu --dir=C:/Users/Lambert/AppData/Local/Temp/alt9781_1166489456155691538.dir/0012_cpu_gen/ --quartus_bindir=D:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Lambert/AppData/Local/Temp/alt9781_1166489456155691538.dir/0012_cpu_gen//coursework_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.02.28 13:25:07 (*) Starting Nios II generation
Info: cpu: # 2024.02.28 13:25:07 (*)   Checking for plaintext license.
Info: cpu: # 2024.02.28 13:25:08 (*)   Couldn't query license setup in Quartus directory D:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2024.02.28 13:25:08 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.02.28 13:25:08 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.02.28 13:25:08 (*)   Plaintext license not found.
Info: cpu: # 2024.02.28 13:25:08 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2024.02.28 13:25:08 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.02.28 13:25:08 (*)   Creating all objects for CPU
Info: cpu: # 2024.02.28 13:25:09 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.02.28 13:25:09 (*)   Creating plain-text RTL
Info: cpu: # 2024.02.28 13:25:09 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'coursework_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent"
Info: accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file E:/Info_Proc_CW/Golden_Top/coursework/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file E:/Info_Proc_CW/Golden_Top/coursework/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file E:/Info_Proc_CW/Golden_Top/coursework/synthesis/submodules/altera_merlin_arbitrator.sv
Info: accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter"
Info: Reusing file E:/Info_Proc_CW/Golden_Top/coursework/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file E:/Info_Proc_CW/Golden_Top/coursework/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: coursework: Done "coursework" with 37 modules, 62 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
