# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_reti_logiche.srcs/sources_1/imports/Desktop/project_reti_logiche.vhd" \
"../../../../project_reti_logiche.srcs/sim_2/new/tb_edge_cases.vhd" \

# Do not sort compile order
nosort
