# Digital_VLSI_RISC_Tapeout


This repository contains all the work I have done in the **Physical Design** workshop using **Openalne and Google skywater 130nm pdk** offered by **VSD VLSI** starting from December 19/2025 - December 28/2025.

This repository documents my **daywise progress** with tasks and assignments inside each day's directory.  



---

## DAYWISE SUMMARY

| Task | Description | 
|------|-------------|
| **DAY 1** |  [Tools Installation](Day_1/readme.md) | 
| **DAY 2** |  [Synthesis & GLS](Day_2/readme.md) |
| **DAY 3** |  [SoC Fundamentals and Modelling](Day_3/readme.md)
| **DAY 4** |  [Post Synthesis Simulation and STA Analysis](Day_4/readme.md)
| **DAY 5** |  [CMOS SPICE Simulation](Day_5/readme.md)


###  Key Learnings from Week 0
- Installed and verified **open-source EDA tools** successfully.  
- Learned about **basic environment setup** for RTL design and synthesis.  
- Prepared the system for upcoming **RTL â†’ GDSII flow experiments**.

###  Key Learnings from Week 1
- Verilog **RTL design** and simulation.  
- Using **Icarus Verilog and GTKWave** for simulation and waveform analysis.  
- Logic synthesis using **Yosys and the SKY130 open-source PDK**.
- Key digital design concepts: testbenches, timing libraries, D flip-flop coding styles, and **optimization techniques**.

### Key Learnings from Week 2
- Fundamental understanding of **SoC Designing** and Structure.
- RTL simulation of BabySoC using **gtkwave** and **iverilog**.
- Synthesis and Post synthesis simulation of the SoC using "**OpenLane**" toolchain.

### Key Learnings from Week 3
- **Post Synthesis Simulation** Of BabySoC and waveform analysis.
- Installed **OpenSTA** for timing analysis.
- **STA analysis** of the synthesised BabySoC design with help of **Tcl** scripts.

### Key Learnings from Week 4
- Introduction to **SPICE** and CMOS Structure.
- Low Node characterstics and CMOS **VTC** simulations.
- CMOS inverter **robustness** to power supply variations and Device Variations


##  Acknowledgment  

I am thankful to [**Kunal Ghosh**](https://github.com/kunalg123) and Team **[VLSI System Design (VSD)](https://vsdiat.vlsisystemdesign.com/)** for the opportunity to participate in the ongoing **RISC-V SoC Tapeout Program**.  

I also acknowledge the support of **RISC-V International**, **India Semiconductor Mission (ISM)**, **VLSI Society of India (VSI)**, and [**Efabless**](https://github.com/efabless) for making this initiative possible.  




---
