#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Oct 30 23:30:54 2022
# Process ID: 20864
# Current directory: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16072 D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\7_Segment_Display.xpr
# Log file: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/vivado.log
# Journal file: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 836.008 ; gain = 194.926
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Oct 30 23:32:22 2022] Launched impl_1...
Run output will be captured here: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.runs/impl_1/runme.log
update_module_reference Diagram_7_Segment_Display_Display_Initializer_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'Reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'Reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:module_ref:btn_debounce_toggle:1.0 - btn_0_debounce
Adding component instance block -- xilinx.com:module_ref:btn_debounce_toggle:1.0 - btn_1_debounce_toggle
Adding component instance block -- xilinx.com:module_ref:btn_debounce_toggle:1.0 - btn_2_debounce_toggle_2
Adding component instance block -- xilinx.com:module_ref:univ_bin_counter:1.0 - Univ_Counter
Adding component instance block -- xilinx.com:module_ref:Reset_Delay:1.0 - Reset_Delay_Startup
Adding component instance block -- xilinx.com:module_ref:OR_2:1.0 - Global_Reset_Or
Adding component instance block -- xilinx.com:module_ref:count_loader:1.0 - count_loader
Adding component instance block -- xilinx.com:module_ref:Not_1_in:1.0 - Not_1_in_0
Adding component instance block -- xilinx.com:module_ref:out_LTU:1.0 - out_LTU_to_display
Adding component instance block -- xilinx.com:module_ref:Not_1_in:1.0 - Not_1_in_1
Adding component instance block -- xilinx.com:module_ref:Low_Signal_GND:1.0 - Low_Signal_GND_0
Adding component instance block -- xilinx.com:module_ref:TTL_serial:1.0 - TTL_serial_0
Adding component instance block -- xilinx.com:module_ref:Display_Initializer:1.0 - Display_Initializer_0
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_2
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_3
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_4
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK0(clk) and /Reset_Delay_Startup/iCLK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Global_Reset_Or/o(undef) and /count_loader/a_reset(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Global_Reset_Or/o(undef) and /Display_Initializer_0/Reset(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Low_Signal_GND_0/GND_o(undef) and /Univ_Counter/reset(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Not_1_in_1/o(undef) and /TTL_serial_0/reset_n(rst)
Successfully read diagram <Diagram_7_Segment_Display> from BD file <D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/Diagram_7_Segment_Display.bd>
Upgrading 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/Diagram_7_Segment_Display.bd'
INFO: [IP_Flow 19-3420] Updated Diagram_7_Segment_Display_Display_Initializer_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /Global_Reset_Or/o(undef) and /Display_Initializer_0_upgraded_ipi/Reset(rst)
Wrote  : <D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\7_Segment_Display.srcs\sources_1\bd\Diagram_7_Segment_Display\Diagram_7_Segment_Display.bd> 
Wrote  : <D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ui/bd_28ae9062.ui> 
upgrade_ip: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1115.250 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 1115.250 ; gain = 0.000
regenerate_bd_layout
regenerate_bd_layout -routing
save_bd_design
Wrote  : <D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ui/bd_28ae9062.ui> 
reset_run synth_1
launch_runs impl_1 -jobs 12
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-927] Following properties on pin /btn_0_debounce/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /btn_1_debounce_toggle/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /btn_2_debounce_toggle_2/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /Univ_Counter/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /count_loader/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /TTL_serial_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /Display_Initializer_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
Wrote  : <D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\7_Segment_Display.srcs\sources_1\bd\Diagram_7_Segment_Display\Diagram_7_Segment_Display.bd> 
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/synth/Diagram_7_Segment_Display.v
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/sim/Diagram_7_Segment_Display.v
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/hdl/Diagram_7_Segment_Display_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btn_0_debounce .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btn_1_debounce_toggle .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btn_2_debounce_toggle_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Univ_Counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block out_LTU_to_display .
INFO: [BD 41-1029] Generation completed for the IP Integrator block count_loader .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Reset_Delay_Startup .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Global_Reset_Or .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TTL_serial_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Not_1_in_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Display_Initializer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Low_Signal_GND_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Not_1_in_1 .
Exporting to file d:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ip/Diagram_7_Segment_Display_system_ila_0_0/bd_0/hw_handoff/Diagram_7_Segment_Display_system_ila_0_0.hwh
Generated Block Design Tcl file d:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ip/Diagram_7_Segment_Display_system_ila_0_0/bd_0/hw_handoff/Diagram_7_Segment_Display_system_ila_0_0_bd.tcl
Generated Hardware Definition File d:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ip/Diagram_7_Segment_Display_system_ila_0_0/bd_0/synth/Diagram_7_Segment_Display_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
Exporting to file d:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ip/Diagram_7_Segment_Display_system_ila_2_0/bd_0/hw_handoff/Diagram_7_Segment_Display_system_ila_2_0.hwh
Generated Block Design Tcl file d:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ip/Diagram_7_Segment_Display_system_ila_2_0/bd_0/hw_handoff/Diagram_7_Segment_Display_system_ila_2_0_bd.tcl
Generated Hardware Definition File d:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ip/Diagram_7_Segment_Display_system_ila_2_0/bd_0/synth/Diagram_7_Segment_Display_system_ila_2_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_2 .
Exporting to file d:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ip/Diagram_7_Segment_Display_system_ila_3_0/bd_0/hw_handoff/Diagram_7_Segment_Display_system_ila_3_0.hwh
Generated Block Design Tcl file d:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ip/Diagram_7_Segment_Display_system_ila_3_0/bd_0/hw_handoff/Diagram_7_Segment_Display_system_ila_3_0_bd.tcl
Generated Hardware Definition File d:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ip/Diagram_7_Segment_Display_system_ila_3_0/bd_0/synth/Diagram_7_Segment_Display_system_ila_3_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_3 .
Exporting to file d:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ip/Diagram_7_Segment_Display_system_ila_4_0/bd_0/hw_handoff/Diagram_7_Segment_Display_system_ila_4_0.hwh
Generated Block Design Tcl file d:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ip/Diagram_7_Segment_Display_system_ila_4_0/bd_0/hw_handoff/Diagram_7_Segment_Display_system_ila_4_0_bd.tcl
Generated Hardware Definition File d:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ip/Diagram_7_Segment_Display_system_ila_4_0/bd_0/synth/Diagram_7_Segment_Display_system_ila_4_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_4 .
Exporting to file D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/hw_handoff/Diagram_7_Segment_Display.hwh
Generated Block Design Tcl file D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/hw_handoff/Diagram_7_Segment_Display_bd.tcl
Generated Hardware Definition File D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/synth/Diagram_7_Segment_Display.hwdef
[Sun Oct 30 23:37:38 2022] Launched Diagram_7_Segment_Display_Display_Initializer_0_0_synth_1, synth_1...
Run output will be captured here:
Diagram_7_Segment_Display_Display_Initializer_0_0_synth_1: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.runs/Diagram_7_Segment_Display_Display_Initializer_0_0_synth_1/runme.log
synth_1: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.runs/synth_1/runme.log
[Sun Oct 30 23:37:38 2022] Launched impl_1...
Run output will be captured here: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 1397.363 ; gain = 282.113
reset_run synth_1
reset_run Diagram_7_Segment_Display_Display_Initializer_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Oct 30 23:39:18 2022] Launched Diagram_7_Segment_Display_Display_Initializer_0_0_synth_1, synth_1...
Run output will be captured here:
Diagram_7_Segment_Display_Display_Initializer_0_0_synth_1: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.runs/Diagram_7_Segment_Display_Display_Initializer_0_0_synth_1/runme.log
synth_1: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.runs/synth_1/runme.log
[Sun Oct 30 23:39:18 2022] Launched impl_1...
Run output will be captured here: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.runs/impl_1/runme.log
update_module_reference Diagram_7_Segment_Display_Display_Initializer_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'Reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'Reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/Diagram_7_Segment_Display.bd'
INFO: [IP_Flow 19-3420] Updated Diagram_7_Segment_Display_Display_Initializer_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /Global_Reset_Or/o(undef) and /Display_Initializer_0_upgraded_ipi/Reset(rst)
Wrote  : <D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\7_Segment_Display.srcs\sources_1\bd\Diagram_7_Segment_Display\Diagram_7_Segment_Display.bd> 
Wrote  : <D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ui/bd_28ae9062.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:49 . Memory (MB): peak = 1417.586 ; gain = 4.191
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-927] Following properties on pin /btn_0_debounce/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /btn_1_debounce_toggle/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /btn_2_debounce_toggle_2/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /Univ_Counter/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /count_loader/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /TTL_serial_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /Display_Initializer_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Diagram_7_Segment_Display_processing_system7_0_0_FCLK_CLK0 
Wrote  : <D:\My_DevOps\Fall_2022\EE365\EE365_Labs\Lab5\7_Segment_Display.srcs\sources_1\bd\Diagram_7_Segment_Display\Diagram_7_Segment_Display.bd> 
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/synth/Diagram_7_Segment_Display.v
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/sim/Diagram_7_Segment_Display.v
VHDL Output written to : D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/hdl/Diagram_7_Segment_Display_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btn_0_debounce .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btn_1_debounce_toggle .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btn_2_debounce_toggle_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Univ_Counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block out_LTU_to_display .
INFO: [BD 41-1029] Generation completed for the IP Integrator block count_loader .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Reset_Delay_Startup .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Global_Reset_Or .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TTL_serial_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Not_1_in_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Display_Initializer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Low_Signal_GND_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Not_1_in_1 .
Exporting to file d:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ip/Diagram_7_Segment_Display_system_ila_0_0/bd_0/hw_handoff/Diagram_7_Segment_Display_system_ila_0_0.hwh
Generated Block Design Tcl file d:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ip/Diagram_7_Segment_Display_system_ila_0_0/bd_0/hw_handoff/Diagram_7_Segment_Display_system_ila_0_0_bd.tcl
Generated Hardware Definition File d:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ip/Diagram_7_Segment_Display_system_ila_0_0/bd_0/synth/Diagram_7_Segment_Display_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
Exporting to file d:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ip/Diagram_7_Segment_Display_system_ila_2_0/bd_0/hw_handoff/Diagram_7_Segment_Display_system_ila_2_0.hwh
Generated Block Design Tcl file d:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ip/Diagram_7_Segment_Display_system_ila_2_0/bd_0/hw_handoff/Diagram_7_Segment_Display_system_ila_2_0_bd.tcl
Generated Hardware Definition File d:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ip/Diagram_7_Segment_Display_system_ila_2_0/bd_0/synth/Diagram_7_Segment_Display_system_ila_2_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_2 .
Exporting to file d:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ip/Diagram_7_Segment_Display_system_ila_3_0/bd_0/hw_handoff/Diagram_7_Segment_Display_system_ila_3_0.hwh
Generated Block Design Tcl file d:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ip/Diagram_7_Segment_Display_system_ila_3_0/bd_0/hw_handoff/Diagram_7_Segment_Display_system_ila_3_0_bd.tcl
Generated Hardware Definition File d:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ip/Diagram_7_Segment_Display_system_ila_3_0/bd_0/synth/Diagram_7_Segment_Display_system_ila_3_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_3 .
Exporting to file d:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ip/Diagram_7_Segment_Display_system_ila_4_0/bd_0/hw_handoff/Diagram_7_Segment_Display_system_ila_4_0.hwh
Generated Block Design Tcl file d:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ip/Diagram_7_Segment_Display_system_ila_4_0/bd_0/hw_handoff/Diagram_7_Segment_Display_system_ila_4_0_bd.tcl
Generated Hardware Definition File d:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ip/Diagram_7_Segment_Display_system_ila_4_0/bd_0/synth/Diagram_7_Segment_Display_system_ila_4_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_4 .
Exporting to file D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/hw_handoff/Diagram_7_Segment_Display.hwh
Generated Block Design Tcl file D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/hw_handoff/Diagram_7_Segment_Display_bd.tcl
Generated Hardware Definition File D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/synth/Diagram_7_Segment_Display.hwdef
[Sun Oct 30 23:42:57 2022] Launched Diagram_7_Segment_Display_Display_Initializer_0_0_synth_1, synth_1...
Run output will be captured here:
Diagram_7_Segment_Display_Display_Initializer_0_0_synth_1: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.runs/Diagram_7_Segment_Display_Display_Initializer_0_0_synth_1/runme.log
synth_1: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.runs/synth_1/runme.log
[Sun Oct 30 23:42:57 2022] Launched impl_1...
Run output will be captured here: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:31 . Memory (MB): peak = 1609.418 ; gain = 191.832
open_run impl_1
INFO: [Device 21-403] Loading part xc7z010clg225-3
INFO: [Netlist 29-17] Analyzing 322 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.854 . Memory (MB): peak = 2916.098 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.855 . Memory (MB): peak = 2916.098 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2916.098 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 174 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 168 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 2916.098 ; gain = 128.402
open_report: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2916.098 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_bd_design {D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/Diagram_7_Segment_Display.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Oct 30 23:52:33 2022] Launched synth_1...
Run output will be captured here: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.runs/synth_1/runme.log
[Sun Oct 30 23:52:33 2022] Launched impl_1...
Run output will be captured here: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 322 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.878 . Memory (MB): peak = 3999.125 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.878 . Memory (MB): peak = 3999.125 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3999.125 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 174 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 168 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3999.125 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Oct 30 23:57:50 2022] Launched impl_1...
Run output will be captured here: D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 31 00:01:27 2022...
