

================================================================
== Vitis HLS Report for 'dataflow_in_loop489'
================================================================
* Date:           Tue Sep  5 22:42:53 2023

* Version:        2019.2.1 (Build 2729669 on Thu Dec 05 05:13:00 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.929 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       53|       53| 0.177 us | 0.177 us |   35|   35| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%jj_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %jj"   --->   Operation 7 'read' 'jj_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ii_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %ii"   --->   Operation 8 'read' 'ii_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%jj_c = alloca i64"   --->   Operation 9 'alloca' 'jj_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ii_c = alloca i64"   --->   Operation 10 'alloca' 'ii_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%block_A_loader_0_V_V = alloca i64" [gemm_systolic_array.cpp:102]   --->   Operation 11 'alloca' 'block_A_loader_0_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%block_A_loader_1_V_V = alloca i64" [gemm_systolic_array.cpp:102]   --->   Operation 12 'alloca' 'block_A_loader_1_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%block_A_loader_2_V_V = alloca i64" [gemm_systolic_array.cpp:102]   --->   Operation 13 'alloca' 'block_A_loader_2_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%block_A_loader_3_V_V = alloca i64" [gemm_systolic_array.cpp:102]   --->   Operation 14 'alloca' 'block_A_loader_3_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%block_B_loader_0_V_V = alloca i64" [gemm_systolic_array.cpp:103]   --->   Operation 15 'alloca' 'block_B_loader_0_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%block_B_loader_1_V_V = alloca i64" [gemm_systolic_array.cpp:103]   --->   Operation 16 'alloca' 'block_B_loader_1_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%block_B_loader_2_V_V = alloca i64" [gemm_systolic_array.cpp:103]   --->   Operation 17 'alloca' 'block_B_loader_2_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%block_B_loader_3_V_V = alloca i64" [gemm_systolic_array.cpp:103]   --->   Operation 18 'alloca' 'block_B_loader_3_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%block_C_drainer_0_V_V = alloca i64" [gemm_systolic_array.cpp:107]   --->   Operation 19 'alloca' 'block_C_drainer_0_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%block_C_drainer_1_V_V = alloca i64" [gemm_systolic_array.cpp:107]   --->   Operation 20 'alloca' 'block_C_drainer_1_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%block_C_drainer_2_V_V = alloca i64" [gemm_systolic_array.cpp:107]   --->   Operation 21 'alloca' 'block_C_drainer_2_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%block_C_drainer_3_V_V = alloca i64" [gemm_systolic_array.cpp:107]   --->   Operation 22 'alloca' 'block_C_drainer_3_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 23 [2/2] (1.21ns)   --->   "%call_ln0 = call void @init_block_AB_proc487, i24 %v66_V, i2 %ii_read, i24 %block_A_loader_0_V_V, i24 %block_A_loader_1_V_V, i24 %block_A_loader_2_V_V, i24 %block_A_loader_3_V_V, i24 %v67_V, i5 %jj_read, i24 %block_B_loader_0_V_V, i24 %block_B_loader_1_V_V, i24 %block_B_loader_2_V_V, i24 %block_B_loader_3_V_V, i2 %ii_c, i4 %jj_c"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln0 = call void @init_block_AB_proc487, i24 %v66_V, i2 %ii_read, i24 %block_A_loader_0_V_V, i24 %block_A_loader_1_V_V, i24 %block_A_loader_2_V_V, i24 %block_A_loader_3_V_V, i24 %v67_V, i5 %jj_read, i24 %block_B_loader_0_V_V, i24 %block_B_loader_1_V_V, i24 %block_B_loader_2_V_V, i24 %block_B_loader_3_V_V, i2 %ii_c, i4 %jj_c"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln127 = call void @systolic_array_k_12, i24 %block_A_loader_0_V_V, i24 %block_A_loader_1_V_V, i24 %block_A_loader_2_V_V, i24 %block_A_loader_3_V_V, i24 %block_B_loader_0_V_V, i24 %block_B_loader_1_V_V, i24 %block_B_loader_2_V_V, i24 %block_B_loader_3_V_V, i24 %block_C_drainer_0_V_V, i24 %block_C_drainer_1_V_V, i24 %block_C_drainer_2_V_V, i24 %block_C_drainer_3_V_V, void %call_ln0, void %call_ln0" [gemm_systolic_array.cpp:127]   --->   Operation 25 'call' 'call_ln127' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln127 = call void @systolic_array_k_12, i24 %block_A_loader_0_V_V, i24 %block_A_loader_1_V_V, i24 %block_A_loader_2_V_V, i24 %block_A_loader_3_V_V, i24 %block_B_loader_0_V_V, i24 %block_B_loader_1_V_V, i24 %block_B_loader_2_V_V, i24 %block_B_loader_3_V_V, i24 %block_C_drainer_0_V_V, i24 %block_C_drainer_1_V_V, i24 %block_C_drainer_2_V_V, i24 %block_C_drainer_3_V_V, void %call_ln0, void %call_ln0" [gemm_systolic_array.cpp:127]   --->   Operation 26 'call' 'call_ln127' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 27 [2/2] (0.00ns)   --->   "%call_ln0 = call void @store_block_C_proc488, i4 %jj_c, i2 %ii_c, i24 %v68_V, i24 %block_C_drainer_0_V_V, i24 %block_C_drainer_1_V_V, i24 %block_C_drainer_2_V_V, i24 %block_C_drainer_3_V_V, void %call_ln0, void %call_ln127, void %call_ln127"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln117 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32, i32, void @empty_20" [gemm_systolic_array.cpp:117]   --->   Operation 28 'specdataflowpipeline' 'specdataflowpipeline_ln117' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_0_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_LF_0_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i24 %block_A_loader_0_V_V, i24 %block_A_loader_0_V_V"   --->   Operation 30 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%empty_1193 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_LF_0_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i24 %block_A_loader_0_V_V, i24 %block_A_loader_0_V_V"   --->   Operation 31 'specchannel' 'empty_1193' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%empty_1194 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_LF_1_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i24 %block_A_loader_1_V_V, i24 %block_A_loader_1_V_V"   --->   Operation 33 'specchannel' 'empty_1194' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%empty_1195 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_LF_1_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i24 %block_A_loader_1_V_V, i24 %block_A_loader_1_V_V"   --->   Operation 34 'specchannel' 'empty_1195' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%empty_1196 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_LF_2_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i24 %block_A_loader_2_V_V, i24 %block_A_loader_2_V_V"   --->   Operation 36 'specchannel' 'empty_1196' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%empty_1197 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_LF_2_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i24 %block_A_loader_2_V_V, i24 %block_A_loader_2_V_V"   --->   Operation 37 'specchannel' 'empty_1197' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_3_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%empty_1198 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_LF_3_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i24 %block_A_loader_3_V_V, i24 %block_A_loader_3_V_V"   --->   Operation 39 'specchannel' 'empty_1198' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%empty_1199 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_LF_3_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i24 %block_A_loader_3_V_V, i24 %block_A_loader_3_V_V"   --->   Operation 40 'specchannel' 'empty_1199' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_0_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%empty_1200 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_LF_0_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i24 %block_B_loader_0_V_V, i24 %block_B_loader_0_V_V"   --->   Operation 42 'specchannel' 'empty_1200' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%empty_1201 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_LF_0_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i24 %block_B_loader_0_V_V, i24 %block_B_loader_0_V_V"   --->   Operation 43 'specchannel' 'empty_1201' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%empty_1202 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_LF_1_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i24 %block_B_loader_1_V_V, i24 %block_B_loader_1_V_V"   --->   Operation 45 'specchannel' 'empty_1202' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%empty_1203 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_LF_1_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i24 %block_B_loader_1_V_V, i24 %block_B_loader_1_V_V"   --->   Operation 46 'specchannel' 'empty_1203' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%empty_1204 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_LF_2_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i24 %block_B_loader_2_V_V, i24 %block_B_loader_2_V_V"   --->   Operation 48 'specchannel' 'empty_1204' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%empty_1205 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_LF_2_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i24 %block_B_loader_2_V_V, i24 %block_B_loader_2_V_V"   --->   Operation 49 'specchannel' 'empty_1205' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_3_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%empty_1206 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_LF_3_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i24 %block_B_loader_3_V_V, i24 %block_B_loader_3_V_V"   --->   Operation 51 'specchannel' 'empty_1206' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%empty_1207 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_LF_3_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i24 %block_B_loader_3_V_V, i24 %block_B_loader_3_V_V"   --->   Operation 52 'specchannel' 'empty_1207' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_0_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%empty_1208 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_LF_0_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i24 %block_C_drainer_0_V_V, i24 %block_C_drainer_0_V_V"   --->   Operation 54 'specchannel' 'empty_1208' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%empty_1209 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_LF_0_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i24 %block_C_drainer_0_V_V, i24 %block_C_drainer_0_V_V"   --->   Operation 55 'specchannel' 'empty_1209' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%empty_1210 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_LF_1_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i24 %block_C_drainer_1_V_V, i24 %block_C_drainer_1_V_V"   --->   Operation 57 'specchannel' 'empty_1210' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%empty_1211 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_LF_1_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i24 %block_C_drainer_1_V_V, i24 %block_C_drainer_1_V_V"   --->   Operation 58 'specchannel' 'empty_1211' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%empty_1212 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_LF_2_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i24 %block_C_drainer_2_V_V, i24 %block_C_drainer_2_V_V"   --->   Operation 60 'specchannel' 'empty_1212' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%empty_1213 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_LF_2_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i24 %block_C_drainer_2_V_V, i24 %block_C_drainer_2_V_V"   --->   Operation 61 'specchannel' 'empty_1213' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_3_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%empty_1214 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_LF_3_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i24 %block_C_drainer_3_V_V, i24 %block_C_drainer_3_V_V"   --->   Operation 63 'specchannel' 'empty_1214' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%empty_1215 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_LF_3_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i24 %block_C_drainer_3_V_V, i24 %block_C_drainer_3_V_V"   --->   Operation 64 'specchannel' 'empty_1215' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%empty_1216 = specchannel i32 @_ssdm_op_SpecChannel, void @ii_c_str, i32, void @p_str, void @p_str, i32, i32, i2 %ii_c, i2 %ii_c"   --->   Operation 65 'specchannel' 'empty_1216' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %ii_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%empty_1217 = specchannel i32 @_ssdm_op_SpecChannel, void @jj_c_str, i32, void @p_str, void @p_str, i32, i32, i4 %jj_c, i4 %jj_c"   --->   Operation 67 'specchannel' 'empty_1217' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %jj_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln0 = call void @store_block_C_proc488, i4 %jj_c, i2 %ii_c, i24 %v68_V, i24 %block_C_drainer_0_V_V, i24 %block_C_drainer_1_V_V, i24 %block_C_drainer_2_V_V, i24 %block_C_drainer_3_V_V, void %call_ln0, void %call_ln127, void %call_ln127"   --->   Operation 69 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 70 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.22ns
The critical path consists of the following:
	wire read on port 'jj' [6]  (0 ns)
	'call' operation ('call_ln0') to 'init_block_AB_proc487' [63]  (1.22 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
