{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653147723252 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653147723264 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 21 17:42:03 2022 " "Processing started: Sat May 21 17:42:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653147723264 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653147723264 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ConstrainedWallace -c ConstrainedWallace " "Command: quartus_map --read_settings_files=on --write_settings_files=off ConstrainedWallace -c ConstrainedWallace" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653147723265 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653147724234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constrainedwallace.vhd 0 0 " "Found 0 design units, including 0 entities, in source file constrainedwallace.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653147734853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cwcontrolpath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cwcontrolpath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cwControlPath-rtl " "Found design unit 1: cwControlPath-rtl" {  } { { "cwControlPath.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653147734861 ""} { "Info" "ISGN_ENTITY_NAME" "1 cwControlPath " "Found entity 1: cwControlPath" {  } { { "cwControlPath.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653147734861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653147734861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wcram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wcram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wcram-SYN " "Found design unit 1: wcram-SYN" {  } { { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653147734868 ""} { "Info" "ISGN_ENTITY_NAME" "1 wcRAM " "Found entity 1: wcRAM" {  } { { "wcRAM.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653147734868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653147734868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cwcontrolpath_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cwcontrolpath_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cwControlPath_tb-rtl " "Found design unit 1: cwControlPath_tb-rtl" {  } { { "cwControlPath_tb.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653147734876 ""} { "Info" "ISGN_ENTITY_NAME" "1 cwControlPath_tb " "Found entity 1: cwControlPath_tb" {  } { { "cwControlPath_tb.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653147734876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653147734876 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cwControlPath_tb " "Elaborating entity \"cwControlPath_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653147734922 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "validTest cwControlPath_tb.vhd(27) " "Verilog HDL or VHDL warning at cwControlPath_tb.vhd(27): object \"validTest\" assigned a value but never read" {  } { { "cwControlPath_tb.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath_tb.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653147734923 "|cwControlPath_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ramTest cwControlPath_tb.vhd(28) " "Verilog HDL or VHDL warning at cwControlPath_tb.vhd(28): object \"ramTest\" assigned a value but never read" {  } { { "cwControlPath_tb.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath_tb.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653147734923 "|cwControlPath_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aluTest cwControlPath_tb.vhd(29) " "Verilog HDL or VHDL warning at cwControlPath_tb.vhd(29): object \"aluTest\" assigned a value but never read" {  } { { "cwControlPath_tb.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath_tb.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653147734923 "|cwControlPath_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lfsrTest cwControlPath_tb.vhd(30) " "Verilog HDL or VHDL warning at cwControlPath_tb.vhd(30): object \"lfsrTest\" assigned a value but never read" {  } { { "cwControlPath_tb.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath_tb.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653147734923 "|cwControlPath_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "muxTest cwControlPath_tb.vhd(31) " "Verilog HDL or VHDL warning at cwControlPath_tb.vhd(31): object \"muxTest\" assigned a value but never read" {  } { { "cwControlPath_tb.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath_tb.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653147734923 "|cwControlPath_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "regTest cwControlPath_tb.vhd(32) " "Verilog HDL or VHDL warning at cwControlPath_tb.vhd(32): object \"regTest\" assigned a value but never read" {  } { { "cwControlPath_tb.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath_tb.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653147734923 "|cwControlPath_tb"}
{ "Error" "EVRFX_VHDL_WAIT_W_O_UNTIL" "cwControlPath_tb.vhd(41) " "VHDL Wait Statement error at cwControlPath_tb.vhd(41): Wait Statement must contain condition clause with UNTIL keyword" {  } { { "cwControlPath_tb.vhd" "" { Text "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath_tb.vhd" 41 0 0 } }  } 0 10533 "VHDL Wait Statement error at %1!s!: Wait Statement must contain condition clause with UNTIL keyword" 0 0 "Analysis & Synthesis" 0 -1 1653147734923 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653147734923 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653147735033 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 21 17:42:15 2022 " "Processing ended: Sat May 21 17:42:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653147735033 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653147735033 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653147735033 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653147735033 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653147735728 ""}
