snippet sdoc
\`timescale 1ns / 1ps

module $1(
  input logic clk, rst_n,
	$2);
$0
endmodule
endsnippet
