

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Mon Nov  7 15:26:09 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.37>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %y_4_V), !map !133"   --->   Operation 2 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %y_3_V), !map !139"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %y_2_V), !map !145"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %y_1_V), !map !151"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %y_0_V), !map !157"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %x_V), !map !163"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 8 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %x_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %y_0_V, i4* %y_1_V, i4* %y_2_V, i4* %y_3_V, i4* %y_4_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:32]   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:33]   --->   Operation 11 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_V_read = call i64 @_ssdm_op_Read.ap_vld.i64P(i64* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 12 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %x_V_read, i32 60, i32 63)" [firmware/myproject.cpp:50]   --->   Operation 13 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_1 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %x_V_read, i32 8, i32 11)" [firmware/myproject.cpp:50]   --->   Operation 14 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln1117 = sext i4 %tmp_1 to i8" [firmware/myproject.cpp:50]   --->   Operation 15 'sext' 'sext_ln1117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_Val2_6 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %x_V_read, i32 56, i32 59)" [firmware/myproject.cpp:50]   --->   Operation 16 'partselect' 'p_Val2_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i4 %tmp to i8" [firmware/myproject.cpp:50]   --->   Operation 17 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.78ns)   --->   "%r_V = mul i8 %sext_ln1116, %sext_ln1117" [firmware/myproject.cpp:50]   --->   Operation 18 'mul' 'r_V' <Predicate = true> <Delay = 0.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%rhs_V = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %r_V, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 19 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %tmp, i5 0)" [firmware/myproject.cpp:50]   --->   Operation 20 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i9 %rhs_V_1 to i10" [firmware/myproject.cpp:50]   --->   Operation 21 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.72ns)   --->   "%ret_V = sub i10 %sext_ln728, %rhs_V" [firmware/myproject.cpp:50]   --->   Operation 22 'sub' 'ret_V' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%rhs_V_2 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %tmp_1, i5 0)" [firmware/myproject.cpp:50]   --->   Operation 23 'bitconcatenate' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i9 %rhs_V_2 to i10" [firmware/myproject.cpp:50]   --->   Operation 24 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192 = sub i10 %ret_V, %sext_ln1192" [firmware/myproject.cpp:50]   --->   Operation 25 'sub' 'sub_ln1192' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 26 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%ret_V_1 = add i10 %sub_ln1192, -192" [firmware/myproject.cpp:50]   --->   Operation 26 'add' 'ret_V_1' <Predicate = true> <Delay = 0.79> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln = call i4 @_ssdm_op_PartSelect.i4.i10.i32.i32(i10 %ret_V_1, i32 6, i32 9)" [firmware/myproject.cpp:50]   --->   Operation 27 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i4P(i4* %y_0_V, i4 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 28 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i4 %p_Val2_6 to i8" [firmware/myproject.cpp:51]   --->   Operation 29 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.78ns)   --->   "%r_V_1 = mul i8 %sext_ln1116, %sext_ln1116_1" [firmware/myproject.cpp:51]   --->   Operation 30 'mul' 'r_V_1' <Predicate = true> <Delay = 0.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%rhs_V_9 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %r_V_1, i4 0)" [firmware/myproject.cpp:51]   --->   Operation 31 'bitconcatenate' 'rhs_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%rhs_V_4 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %p_Val2_6, i6 0)" [firmware/myproject.cpp:51]   --->   Operation 32 'bitconcatenate' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i10 %rhs_V_4 to i12" [firmware/myproject.cpp:51]   --->   Operation 33 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_1 = sub i12 %rhs_V_9, %sext_ln1192_1" [firmware/myproject.cpp:51]   --->   Operation 34 'sub' 'sub_ln1192_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 35 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%ret_V_2 = add i12 %sub_ln1192_1, -1024" [firmware/myproject.cpp:51]   --->   Operation 35 'add' 'ret_V_2' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %ret_V_2, i32 8, i32 11)" [firmware/myproject.cpp:51]   --->   Operation 36 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i4P(i4* %y_1_V, i4 %trunc_ln708_1)" [firmware/myproject.cpp:51]   --->   Operation 37 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_3 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %x_V_read, i32 12, i32 15)" [firmware/myproject.cpp:52]   --->   Operation 38 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i4 %tmp_3 to i8" [firmware/myproject.cpp:52]   --->   Operation 39 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_2 = sub i10 0, %rhs_V_4" [firmware/myproject.cpp:52]   --->   Operation 40 'sub' 'sub_ln1192_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i4 %tmp_3 to i6" [firmware/myproject.cpp:52]   --->   Operation 41 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.78ns)   --->   "%r_V_2 = mul i8 %sext_ln700, %sext_ln700" [firmware/myproject.cpp:52]   --->   Operation 42 'mul' 'r_V_2' <Predicate = true> <Delay = 0.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%rhs_V_5 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %r_V_2, i2 0)" [firmware/myproject.cpp:52]   --->   Operation 43 'bitconcatenate' 'rhs_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%sub_ln1192_3 = sub i10 %sub_ln1192_2, %rhs_V_5" [firmware/myproject.cpp:52]   --->   Operation 44 'sub' 'sub_ln1192_3' <Predicate = true> <Delay = 0.79> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_6 = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %x_V_read, i32 12, i32 14)" [firmware/myproject.cpp:52]   --->   Operation 45 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_6, i3 0)" [firmware/myproject.cpp:52]   --->   Operation 46 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.70ns)   --->   "%sub_ln1192_4 = sub i6 %shl_ln, %sext_ln1192_2" [firmware/myproject.cpp:52]   --->   Operation 47 'sub' 'sub_ln1192_4' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%shl_ln1192_1 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %sub_ln1192_4, i4 0)" [firmware/myproject.cpp:52]   --->   Operation 48 'bitconcatenate' 'shl_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192 = add i10 %shl_ln1192_1, %sub_ln1192_3" [firmware/myproject.cpp:52]   --->   Operation 49 'add' 'add_ln1192' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 50 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%ret_V_3 = add i10 %add_ln1192, -128" [firmware/myproject.cpp:52]   --->   Operation 50 'add' 'ret_V_3' <Predicate = true> <Delay = 0.79> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i4 @_ssdm_op_PartSelect.i4.i10.i32.i32(i10 %ret_V_3, i32 6, i32 9)" [firmware/myproject.cpp:52]   --->   Operation 51 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i4P(i4* %y_2_V, i4 %trunc_ln708_2)" [firmware/myproject.cpp:52]   --->   Operation 52 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.78ns)   --->   "%r_V_3 = mul i8 %sext_ln1116_1, %sext_ln1116_1" [firmware/myproject.cpp:53]   --->   Operation 53 'mul' 'r_V_3' <Predicate = true> <Delay = 0.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%rhs_V_6 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %r_V_3, i2 0)" [firmware/myproject.cpp:53]   --->   Operation 54 'bitconcatenate' 'rhs_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_4 = sub i10 0, %rhs_V_6" [firmware/myproject.cpp:53]   --->   Operation 55 'sub' 'ret_V_4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%rhs_V_7 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp, i4 0)" [firmware/myproject.cpp:53]   --->   Operation 56 'bitconcatenate' 'rhs_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i8 %rhs_V_7 to i10" [firmware/myproject.cpp:53]   --->   Operation 57 'sext' 'sext_ln728_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%ret_V_5 = sub i10 %ret_V_4, %sext_ln728_1" [firmware/myproject.cpp:53]   --->   Operation 58 'sub' 'ret_V_5' <Predicate = true> <Delay = 0.79> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%rhs_V_8 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_3, i4 0)" [firmware/myproject.cpp:53]   --->   Operation 59 'bitconcatenate' 'rhs_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i8 %rhs_V_8 to i10" [firmware/myproject.cpp:53]   --->   Operation 60 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_5 = sub i10 %ret_V_5, %sext_ln1192_3" [firmware/myproject.cpp:53]   --->   Operation 61 'sub' 'sub_ln1192_5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 62 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%ret_V_6 = add i10 %sub_ln1192_5, -128" [firmware/myproject.cpp:53]   --->   Operation 62 'add' 'ret_V_6' <Predicate = true> <Delay = 0.79> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i4 @_ssdm_op_PartSelect.i4.i10.i32.i32(i10 %ret_V_6, i32 6, i32 9)" [firmware/myproject.cpp:53]   --->   Operation 63 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i4P(i4* %y_3_V, i4 %trunc_ln708_3)" [firmware/myproject.cpp:53]   --->   Operation 64 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i4P(i4* %y_4_V, i4 -2)" [firmware/myproject.cpp:54]   --->   Operation 65 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 66 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap   ) [ 00]
specbitsmap_ln0    (specbitsmap   ) [ 00]
specbitsmap_ln0    (specbitsmap   ) [ 00]
specbitsmap_ln0    (specbitsmap   ) [ 00]
specbitsmap_ln0    (specbitsmap   ) [ 00]
specbitsmap_ln0    (specbitsmap   ) [ 00]
spectopmodule_ln0  (spectopmodule ) [ 00]
specinterface_ln0  (specinterface ) [ 00]
specinterface_ln32 (specinterface ) [ 00]
specpipeline_ln33  (specpipeline  ) [ 00]
x_V_read           (read          ) [ 00]
tmp                (partselect    ) [ 00]
tmp_1              (partselect    ) [ 00]
sext_ln1117        (sext          ) [ 00]
p_Val2_6           (partselect    ) [ 00]
sext_ln1116        (sext          ) [ 00]
r_V                (mul           ) [ 00]
rhs_V              (bitconcatenate) [ 00]
rhs_V_1            (bitconcatenate) [ 00]
sext_ln728         (sext          ) [ 00]
ret_V              (sub           ) [ 00]
rhs_V_2            (bitconcatenate) [ 00]
sext_ln1192        (sext          ) [ 00]
sub_ln1192         (sub           ) [ 00]
ret_V_1            (add           ) [ 00]
trunc_ln           (partselect    ) [ 00]
write_ln50         (write         ) [ 00]
sext_ln1116_1      (sext          ) [ 00]
r_V_1              (mul           ) [ 00]
rhs_V_9            (bitconcatenate) [ 00]
rhs_V_4            (bitconcatenate) [ 00]
sext_ln1192_1      (sext          ) [ 00]
sub_ln1192_1       (sub           ) [ 00]
ret_V_2            (add           ) [ 00]
trunc_ln708_1      (partselect    ) [ 00]
write_ln51         (write         ) [ 00]
tmp_3              (partselect    ) [ 00]
sext_ln700         (sext          ) [ 00]
sub_ln1192_2       (sub           ) [ 00]
sext_ln1192_2      (sext          ) [ 00]
r_V_2              (mul           ) [ 00]
rhs_V_5            (bitconcatenate) [ 00]
sub_ln1192_3       (sub           ) [ 00]
tmp_6              (partselect    ) [ 00]
shl_ln             (bitconcatenate) [ 00]
sub_ln1192_4       (sub           ) [ 00]
shl_ln1192_1       (bitconcatenate) [ 00]
add_ln1192         (add           ) [ 00]
ret_V_3            (add           ) [ 00]
trunc_ln708_2      (partselect    ) [ 00]
write_ln52         (write         ) [ 00]
r_V_3              (mul           ) [ 00]
rhs_V_6            (bitconcatenate) [ 00]
ret_V_4            (sub           ) [ 00]
rhs_V_7            (bitconcatenate) [ 00]
sext_ln728_1       (sext          ) [ 00]
ret_V_5            (sub           ) [ 00]
rhs_V_8            (bitconcatenate) [ 00]
sext_ln1192_3      (sext          ) [ 00]
sub_ln1192_5       (sub           ) [ 00]
ret_V_6            (add           ) [ 00]
trunc_ln708_3      (partselect    ) [ 00]
write_ln53         (write         ) [ 00]
write_ln54         (write         ) [ 00]
ret_ln56           (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i64P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i4P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="x_V_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="write_ln50_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="4" slack="0"/>
<pin id="109" dir="0" index="2" bw="4" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="write_ln51_write_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="0" slack="0"/>
<pin id="115" dir="0" index="1" bw="4" slack="0"/>
<pin id="116" dir="0" index="2" bw="4" slack="0"/>
<pin id="117" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="write_ln52_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="4" slack="0"/>
<pin id="123" dir="0" index="2" bw="4" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="write_ln53_write_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="0" slack="0"/>
<pin id="129" dir="0" index="1" bw="4" slack="0"/>
<pin id="130" dir="0" index="2" bw="4" slack="0"/>
<pin id="131" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="write_ln54_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="4" slack="0"/>
<pin id="137" dir="0" index="2" bw="2" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="0"/>
<pin id="145" dir="0" index="2" bw="7" slack="0"/>
<pin id="146" dir="0" index="3" bw="7" slack="0"/>
<pin id="147" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="4" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="0" index="2" bw="5" slack="0"/>
<pin id="156" dir="0" index="3" bw="5" slack="0"/>
<pin id="157" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="sext_ln1117_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="4" slack="0"/>
<pin id="164" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1117/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_Val2_6_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="4" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="0"/>
<pin id="169" dir="0" index="2" bw="7" slack="0"/>
<pin id="170" dir="0" index="3" bw="7" slack="0"/>
<pin id="171" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_6/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="sext_ln1116_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="4" slack="0"/>
<pin id="178" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="r_V_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="0"/>
<pin id="182" dir="0" index="1" bw="4" slack="0"/>
<pin id="183" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="rhs_V_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="10" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="0"/>
<pin id="189" dir="0" index="2" bw="1" slack="0"/>
<pin id="190" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="rhs_V_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="9" slack="0"/>
<pin id="196" dir="0" index="1" bw="4" slack="0"/>
<pin id="197" dir="0" index="2" bw="1" slack="0"/>
<pin id="198" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_1/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="sext_ln728_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="9" slack="0"/>
<pin id="204" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="ret_V_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="9" slack="0"/>
<pin id="208" dir="0" index="1" bw="10" slack="0"/>
<pin id="209" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="rhs_V_2_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="9" slack="0"/>
<pin id="214" dir="0" index="1" bw="4" slack="0"/>
<pin id="215" dir="0" index="2" bw="1" slack="0"/>
<pin id="216" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_2/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="sext_ln1192_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="9" slack="0"/>
<pin id="222" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="sub_ln1192_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="10" slack="0"/>
<pin id="226" dir="0" index="1" bw="9" slack="0"/>
<pin id="227" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="ret_V_1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="10" slack="0"/>
<pin id="232" dir="0" index="1" bw="9" slack="0"/>
<pin id="233" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="trunc_ln_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="0"/>
<pin id="238" dir="0" index="1" bw="10" slack="0"/>
<pin id="239" dir="0" index="2" bw="4" slack="0"/>
<pin id="240" dir="0" index="3" bw="5" slack="0"/>
<pin id="241" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="sext_ln1116_1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="4" slack="0"/>
<pin id="249" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_1/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="r_V_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="0"/>
<pin id="253" dir="0" index="1" bw="4" slack="0"/>
<pin id="254" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_1/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="rhs_V_9_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="12" slack="0"/>
<pin id="259" dir="0" index="1" bw="8" slack="0"/>
<pin id="260" dir="0" index="2" bw="1" slack="0"/>
<pin id="261" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_9/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="rhs_V_4_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="10" slack="0"/>
<pin id="267" dir="0" index="1" bw="4" slack="0"/>
<pin id="268" dir="0" index="2" bw="1" slack="0"/>
<pin id="269" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_4/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="sext_ln1192_1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="10" slack="0"/>
<pin id="275" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="sub_ln1192_1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="12" slack="0"/>
<pin id="279" dir="0" index="1" bw="10" slack="0"/>
<pin id="280" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_1/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="ret_V_2_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="12" slack="0"/>
<pin id="285" dir="0" index="1" bw="11" slack="0"/>
<pin id="286" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_2/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="trunc_ln708_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="4" slack="0"/>
<pin id="291" dir="0" index="1" bw="12" slack="0"/>
<pin id="292" dir="0" index="2" bw="5" slack="0"/>
<pin id="293" dir="0" index="3" bw="5" slack="0"/>
<pin id="294" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_3_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="4" slack="0"/>
<pin id="302" dir="0" index="1" bw="64" slack="0"/>
<pin id="303" dir="0" index="2" bw="5" slack="0"/>
<pin id="304" dir="0" index="3" bw="5" slack="0"/>
<pin id="305" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="sext_ln700_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="4" slack="0"/>
<pin id="312" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="sub_ln1192_2_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="10" slack="0"/>
<pin id="317" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_2/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="sext_ln1192_2_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="4" slack="0"/>
<pin id="322" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_2/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="r_V_2_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="4" slack="0"/>
<pin id="326" dir="0" index="1" bw="4" slack="0"/>
<pin id="327" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_2/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="rhs_V_5_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="10" slack="0"/>
<pin id="332" dir="0" index="1" bw="8" slack="0"/>
<pin id="333" dir="0" index="2" bw="1" slack="0"/>
<pin id="334" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_5/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="sub_ln1192_3_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="10" slack="0"/>
<pin id="340" dir="0" index="1" bw="10" slack="0"/>
<pin id="341" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_3/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_6_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="3" slack="0"/>
<pin id="346" dir="0" index="1" bw="64" slack="0"/>
<pin id="347" dir="0" index="2" bw="5" slack="0"/>
<pin id="348" dir="0" index="3" bw="5" slack="0"/>
<pin id="349" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="shl_ln_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="6" slack="0"/>
<pin id="356" dir="0" index="1" bw="3" slack="0"/>
<pin id="357" dir="0" index="2" bw="1" slack="0"/>
<pin id="358" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="sub_ln1192_4_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="6" slack="0"/>
<pin id="364" dir="0" index="1" bw="4" slack="0"/>
<pin id="365" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_4/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="shl_ln1192_1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="10" slack="0"/>
<pin id="370" dir="0" index="1" bw="6" slack="0"/>
<pin id="371" dir="0" index="2" bw="1" slack="0"/>
<pin id="372" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_1/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="add_ln1192_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="10" slack="0"/>
<pin id="378" dir="0" index="1" bw="10" slack="0"/>
<pin id="379" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="ret_V_3_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="10" slack="0"/>
<pin id="384" dir="0" index="1" bw="8" slack="0"/>
<pin id="385" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_3/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="trunc_ln708_2_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="4" slack="0"/>
<pin id="390" dir="0" index="1" bw="10" slack="0"/>
<pin id="391" dir="0" index="2" bw="4" slack="0"/>
<pin id="392" dir="0" index="3" bw="5" slack="0"/>
<pin id="393" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="r_V_3_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="4" slack="0"/>
<pin id="401" dir="0" index="1" bw="4" slack="0"/>
<pin id="402" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_3/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="rhs_V_6_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="10" slack="0"/>
<pin id="407" dir="0" index="1" bw="8" slack="0"/>
<pin id="408" dir="0" index="2" bw="1" slack="0"/>
<pin id="409" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_6/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="ret_V_4_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="10" slack="0"/>
<pin id="416" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_4/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="rhs_V_7_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="0"/>
<pin id="421" dir="0" index="1" bw="4" slack="0"/>
<pin id="422" dir="0" index="2" bw="1" slack="0"/>
<pin id="423" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_7/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="sext_ln728_1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="8" slack="0"/>
<pin id="429" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_1/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="ret_V_5_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="10" slack="0"/>
<pin id="433" dir="0" index="1" bw="8" slack="0"/>
<pin id="434" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_5/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="rhs_V_8_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="0"/>
<pin id="439" dir="0" index="1" bw="4" slack="0"/>
<pin id="440" dir="0" index="2" bw="1" slack="0"/>
<pin id="441" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_8/1 "/>
</bind>
</comp>

<comp id="445" class="1004" name="sext_ln1192_3_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="8" slack="0"/>
<pin id="447" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_3/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="sub_ln1192_5_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="10" slack="0"/>
<pin id="451" dir="0" index="1" bw="8" slack="0"/>
<pin id="452" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_5/1 "/>
</bind>
</comp>

<comp id="455" class="1004" name="ret_V_6_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="10" slack="0"/>
<pin id="457" dir="0" index="1" bw="8" slack="0"/>
<pin id="458" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_6/1 "/>
</bind>
</comp>

<comp id="461" class="1004" name="trunc_ln708_3_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="4" slack="0"/>
<pin id="463" dir="0" index="1" bw="10" slack="0"/>
<pin id="464" dir="0" index="2" bw="4" slack="0"/>
<pin id="465" dir="0" index="3" bw="5" slack="0"/>
<pin id="466" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="104"><net_src comp="32" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="64" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="64" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="64" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="6" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="64" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="64" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="10" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="98" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="148"><net_src comp="34" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="100" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="150"><net_src comp="36" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="151"><net_src comp="38" pin="0"/><net_sink comp="142" pin=3"/></net>

<net id="158"><net_src comp="34" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="100" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="160"><net_src comp="40" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="161"><net_src comp="42" pin="0"/><net_sink comp="152" pin=3"/></net>

<net id="165"><net_src comp="152" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="34" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="100" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="174"><net_src comp="44" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="175"><net_src comp="46" pin="0"/><net_sink comp="166" pin=3"/></net>

<net id="179"><net_src comp="142" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="162" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="48" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="180" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="50" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="199"><net_src comp="52" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="142" pin="4"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="54" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="205"><net_src comp="194" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="202" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="186" pin="3"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="52" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="152" pin="4"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="54" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="223"><net_src comp="212" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="206" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="220" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="224" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="56" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="58" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="230" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="244"><net_src comp="60" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="245"><net_src comp="62" pin="0"/><net_sink comp="236" pin=3"/></net>

<net id="246"><net_src comp="236" pin="4"/><net_sink comp="106" pin=2"/></net>

<net id="250"><net_src comp="166" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="176" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="247" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="262"><net_src comp="66" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="251" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="68" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="270"><net_src comp="70" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="166" pin="4"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="72" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="276"><net_src comp="265" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="257" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="273" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="277" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="74" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="295"><net_src comp="76" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="283" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="297"><net_src comp="40" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="298"><net_src comp="42" pin="0"/><net_sink comp="289" pin=3"/></net>

<net id="299"><net_src comp="289" pin="4"/><net_sink comp="113" pin=2"/></net>

<net id="306"><net_src comp="34" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="100" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="308"><net_src comp="78" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="309"><net_src comp="80" pin="0"/><net_sink comp="300" pin=3"/></net>

<net id="313"><net_src comp="300" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="318"><net_src comp="82" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="265" pin="3"/><net_sink comp="314" pin=1"/></net>

<net id="323"><net_src comp="300" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="328"><net_src comp="310" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="310" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="335"><net_src comp="48" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="324" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="50" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="342"><net_src comp="314" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="330" pin="3"/><net_sink comp="338" pin=1"/></net>

<net id="350"><net_src comp="84" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="100" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="352"><net_src comp="78" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="353"><net_src comp="86" pin="0"/><net_sink comp="344" pin=3"/></net>

<net id="359"><net_src comp="88" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="344" pin="4"/><net_sink comp="354" pin=1"/></net>

<net id="361"><net_src comp="90" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="366"><net_src comp="354" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="320" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="373"><net_src comp="92" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="362" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="68" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="380"><net_src comp="368" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="338" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="376" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="94" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="394"><net_src comp="58" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="382" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="396"><net_src comp="60" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="397"><net_src comp="62" pin="0"/><net_sink comp="388" pin=3"/></net>

<net id="398"><net_src comp="388" pin="4"/><net_sink comp="120" pin=2"/></net>

<net id="403"><net_src comp="247" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="247" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="410"><net_src comp="48" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="399" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="412"><net_src comp="50" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="417"><net_src comp="82" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="405" pin="3"/><net_sink comp="413" pin=1"/></net>

<net id="424"><net_src comp="96" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="142" pin="4"/><net_sink comp="419" pin=1"/></net>

<net id="426"><net_src comp="68" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="430"><net_src comp="419" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="435"><net_src comp="413" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="427" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="442"><net_src comp="96" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="300" pin="4"/><net_sink comp="437" pin=1"/></net>

<net id="444"><net_src comp="68" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="448"><net_src comp="437" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="453"><net_src comp="431" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="445" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="449" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="94" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="467"><net_src comp="58" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="455" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="469"><net_src comp="60" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="470"><net_src comp="62" pin="0"/><net_sink comp="461" pin=3"/></net>

<net id="471"><net_src comp="461" pin="4"/><net_sink comp="127" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_0_V | {1 }
	Port: y_1_V | {1 }
	Port: y_2_V | {1 }
	Port: y_3_V | {1 }
	Port: y_4_V | {1 }
 - Input state : 
	Port: myproject : x_V | {1 }
  - Chain level:
	State 1
		sext_ln1117 : 1
		sext_ln1116 : 1
		r_V : 2
		rhs_V : 3
		rhs_V_1 : 1
		sext_ln728 : 2
		ret_V : 4
		rhs_V_2 : 1
		sext_ln1192 : 2
		sub_ln1192 : 5
		ret_V_1 : 6
		trunc_ln : 7
		write_ln50 : 8
		sext_ln1116_1 : 1
		r_V_1 : 2
		rhs_V_9 : 3
		rhs_V_4 : 1
		sext_ln1192_1 : 2
		sub_ln1192_1 : 4
		ret_V_2 : 5
		trunc_ln708_1 : 6
		write_ln51 : 7
		sext_ln700 : 1
		sub_ln1192_2 : 2
		sext_ln1192_2 : 1
		r_V_2 : 2
		rhs_V_5 : 3
		sub_ln1192_3 : 4
		shl_ln : 1
		sub_ln1192_4 : 2
		shl_ln1192_1 : 3
		add_ln1192 : 5
		ret_V_3 : 6
		trunc_ln708_2 : 7
		write_ln52 : 8
		r_V_3 : 2
		rhs_V_6 : 3
		ret_V_4 : 4
		rhs_V_7 : 1
		sext_ln728_1 : 2
		ret_V_5 : 5
		rhs_V_8 : 1
		sext_ln1192_3 : 2
		sub_ln1192_5 : 6
		ret_V_6 : 7
		trunc_ln708_3 : 8
		write_ln53 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |       ret_V_fu_206      |    0    |    0    |    17   |
|          |    sub_ln1192_fu_224    |    0    |    0    |    22   |
|          |   sub_ln1192_1_fu_277   |    0    |    0    |    22   |
|          |   sub_ln1192_2_fu_314   |    0    |    0    |    22   |
|    sub   |   sub_ln1192_3_fu_338   |    0    |    0    |    22   |
|          |   sub_ln1192_4_fu_362   |    0    |    0    |    15   |
|          |      ret_V_4_fu_413     |    0    |    0    |    22   |
|          |      ret_V_5_fu_431     |    0    |    0    |    22   |
|          |   sub_ln1192_5_fu_449   |    0    |    0    |    22   |
|----------|-------------------------|---------|---------|---------|
|          |      ret_V_1_fu_230     |    0    |    0    |    22   |
|          |      ret_V_2_fu_283     |    0    |    0    |    22   |
|    add   |    add_ln1192_fu_376    |    0    |    0    |    22   |
|          |      ret_V_3_fu_382     |    0    |    0    |    22   |
|          |      ret_V_6_fu_455     |    0    |    0    |    22   |
|----------|-------------------------|---------|---------|---------|
|          |        r_V_fu_180       |    0    |    0    |    11   |
|    mul   |       r_V_1_fu_251      |    0    |    0    |    11   |
|          |       r_V_2_fu_324      |    0    |    0    |    11   |
|          |       r_V_3_fu_399      |    0    |    0    |    11   |
|----------|-------------------------|---------|---------|---------|
|   read   |   x_V_read_read_fu_100  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          | write_ln50_write_fu_106 |    0    |    0    |    0    |
|          | write_ln51_write_fu_113 |    0    |    0    |    0    |
|   write  | write_ln52_write_fu_120 |    0    |    0    |    0    |
|          | write_ln53_write_fu_127 |    0    |    0    |    0    |
|          | write_ln54_write_fu_134 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |        tmp_fu_142       |    0    |    0    |    0    |
|          |       tmp_1_fu_152      |    0    |    0    |    0    |
|          |     p_Val2_6_fu_166     |    0    |    0    |    0    |
|          |     trunc_ln_fu_236     |    0    |    0    |    0    |
|partselect|   trunc_ln708_1_fu_289  |    0    |    0    |    0    |
|          |       tmp_3_fu_300      |    0    |    0    |    0    |
|          |       tmp_6_fu_344      |    0    |    0    |    0    |
|          |   trunc_ln708_2_fu_388  |    0    |    0    |    0    |
|          |   trunc_ln708_3_fu_461  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    sext_ln1117_fu_162   |    0    |    0    |    0    |
|          |    sext_ln1116_fu_176   |    0    |    0    |    0    |
|          |    sext_ln728_fu_202    |    0    |    0    |    0    |
|          |    sext_ln1192_fu_220   |    0    |    0    |    0    |
|   sext   |   sext_ln1116_1_fu_247  |    0    |    0    |    0    |
|          |   sext_ln1192_1_fu_273  |    0    |    0    |    0    |
|          |    sext_ln700_fu_310    |    0    |    0    |    0    |
|          |   sext_ln1192_2_fu_320  |    0    |    0    |    0    |
|          |   sext_ln728_1_fu_427   |    0    |    0    |    0    |
|          |   sext_ln1192_3_fu_445  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       rhs_V_fu_186      |    0    |    0    |    0    |
|          |      rhs_V_1_fu_194     |    0    |    0    |    0    |
|          |      rhs_V_2_fu_212     |    0    |    0    |    0    |
|          |      rhs_V_9_fu_257     |    0    |    0    |    0    |
|          |      rhs_V_4_fu_265     |    0    |    0    |    0    |
|bitconcatenate|      rhs_V_5_fu_330     |    0    |    0    |    0    |
|          |      shl_ln_fu_354      |    0    |    0    |    0    |
|          |   shl_ln1192_1_fu_368   |    0    |    0    |    0    |
|          |      rhs_V_6_fu_405     |    0    |    0    |    0    |
|          |      rhs_V_7_fu_419     |    0    |    0    |    0    |
|          |      rhs_V_8_fu_437     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    0    |    0    |   340   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |    0   |   340  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |    0   |   340  |
+-----------+--------+--------+--------+
