// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module ExecutionUnit_1(	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7]
  input          clock,	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7]
  input          reset,	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7]
  output         io_iss_ready,	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:19:14]
  input          io_iss_valid,	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:19:14]
  input  [9:0]   io_iss_bits_eidx,	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:19:14]
  input  [127:0] io_iss_bits_rvs1_data,	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:19:14]
  input  [127:0] io_iss_bits_rvs2_data,	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:19:14]
  input  [127:0] io_iss_bits_rvd_data,	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:19:14]
  input  [63:0]  io_iss_bits_rvs1_elem,	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:19:14]
  input  [63:0]  io_iss_bits_rvs2_elem,	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:19:14]
  input  [1:0]   io_iss_bits_rvs1_eew,	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:19:14]
  input  [1:0]   io_iss_bits_rvs2_eew,	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:19:14]
  input  [1:0]   io_iss_bits_rvd_eew,	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:19:14]
  input  [1:0]   io_iss_bits_vd_eew,	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:19:14]
  input  [15:0]  io_iss_bits_wmask,	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:19:14]
  input  [7:0]   io_iss_bits_wvd_eg,	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:19:14]
  input  [2:0]   io_iss_bits_funct3,	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:19:14]
  input  [5:0]   io_iss_bits_funct6,	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:19:14]
  input  [4:0]   io_iss_bits_rs1,	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:19:14]
  input  [4:0]   io_iss_bits_rs2,	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:19:14]
  input          io_iss_bits_tail,	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:19:14]
  input          io_iss_bits_acc,	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:19:14]
  input  [2:0]   io_iss_bits_rm,	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:19:14]
  output         io_iter_hazards_0_valid,	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:19:14]
  output [7:0]   io_iter_hazards_0_bits_eg,	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:19:14]
  input          io_iter_write_ready,	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:19:14]
  output         io_iter_write_valid,	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:19:14]
  output [7:0]   io_iter_write_bits_eg,	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:19:14]
  output [127:0] io_iter_write_bits_data,	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:19:14]
  output [127:0] io_iter_write_bits_mask,	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:19:14]
  output         io_pipe_write_valid,	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:19:14]
  output [7:0]   io_pipe_write_bits_eg,	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:19:14]
  output [127:0] io_pipe_write_bits_data,	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:19:14]
  output [127:0] io_pipe_write_bits_mask,	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:19:14]
  output         io_acc_write_valid,	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:19:14]
  output [127:0] io_acc_write_bits_data,	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:19:14]
  output [127:0] io_acc_write_bits_mask,	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:19:14]
  output         io_pipe_hazards_0_valid,	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:19:14]
  output [1:0]   io_pipe_hazards_0_bits_latency,	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:19:14]
  output [7:0]   io_pipe_hazards_0_bits_eg,	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:19:14]
  output         io_pipe_hazards_1_valid,	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:19:14]
  output [1:0]   io_pipe_hazards_1_bits_latency,	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:19:14]
  output [7:0]   io_pipe_hazards_1_bits_eg,	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:19:14]
  output         io_pipe_hazards_2_valid,	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:19:14]
  output [1:0]   io_pipe_hazards_2_bits_latency,	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:19:14]
  output [7:0]   io_pipe_hazards_2_bits_eg,	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:19:14]
  output         io_pipe_hazards_3_valid,	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:19:14]
  output [1:0]   io_pipe_hazards_3_bits_latency,	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:19:14]
  output [7:0]   io_pipe_hazards_3_bits_eg,	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:19:14]
  output [2:0]   io_issue_pipe_latency,	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:19:14]
  output         io_set_fflags_valid,	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:19:14]
  output [4:0]   io_set_fflags_bits,	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:19:14]
  output         io_busy	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:19:14]
);

  wire         pipe_write_hazard;	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire         _iter_write_arb_io_in_0_ready;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:152:32]
  wire         _iter_write_arb_io_out_valid;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:152:32]
  wire         _fus_3_io_iss_ready;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:12:37]
  wire         _fus_3_io_write_valid;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:12:37]
  wire [7:0]   _fus_3_io_write_bits_eg;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:12:37]
  wire [127:0] _fus_3_io_write_bits_data;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:12:37]
  wire [127:0] _fus_3_io_write_bits_mask;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:12:37]
  wire         _fus_2_io_iss_ready;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:12:37]
  wire         _fus_2_io_set_fflags_valid;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:12:37]
  wire [4:0]   _fus_2_io_set_fflags_bits;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:12:37]
  wire         _fus_2_io_write_valid;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:12:37]
  wire [7:0]   _fus_2_io_write_bits_eg;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:12:37]
  wire [127:0] _fus_2_io_write_bits_data;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:12:37]
  wire [127:0] _fus_2_io_write_bits_mask;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:12:37]
  wire         _fus_1_io_iss_ready;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:12:37]
  wire         _fus_1_io_set_fflags_valid;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:12:37]
  wire [4:0]   _fus_1_io_set_fflags_bits;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:12:37]
  wire         _fus_1_io_write_valid;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:12:37]
  wire [7:0]   _fus_1_io_write_bits_eg;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:12:37]
  wire [127:0] _fus_1_io_write_bits_data;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:12:37]
  wire [127:0] _fus_1_io_write_bits_mask;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:12:37]
  wire         _fus_1_io_busy;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:12:37]
  wire         _fus_0_io_iss_ready;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:12:37]
  wire         _fus_0_io_set_fflags_valid;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:12:37]
  wire [4:0]   _fus_0_io_set_fflags_bits;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:12:37]
  wire         _fus_0_io_write_valid;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:12:37]
  wire [7:0]   _fus_0_io_write_bits_eg;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:12:37]
  wire [127:0] _fus_0_io_write_bits_data;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:12:37]
  wire [127:0] _fus_0_io_write_bits_mask;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:12:37]
  wire         _io_iss_ready_output = (_fus_0_io_iss_ready | _fus_1_io_iss_ready | _fus_2_io_iss_ready | _fus_3_io_iss_ready) & ~pipe_write_hazard;	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/saturn/src/main/scala/exu/ExecutionUnit.scala:12:37, :65:{31,34}]
  `ifndef SYNTHESIS	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:66:31]
    wire [2:0] _GEN = {1'h0, {1'h0, _fus_0_io_iss_ready} + {1'h0, _fus_1_io_iss_ready}} + {1'h0, {1'h0, _fus_2_io_iss_ready} + {1'h0, _fus_3_io_iss_ready}};	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/saturn/src/main/scala/exu/ExecutionUnit.scala:12:37, :19:14, :66:40, :84:32, :163:57]
    always @(posedge clock) begin	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:66:31]
      if (io_iss_valid & ~reset & (|(_GEN[2:1]))) begin	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:66:{31,40,50}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:66:31]
          $error("Assertion failed\n    at ExecutionUnit.scala:66 when (io.iss.valid) { assert(PopCount(readies) <= 1.U) }\n");	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:66:31]
        if (`STOP_COND_)	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:66:31]
          $fatal;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:66:31]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire [2:0]   pipe_iss_depth = {_fus_0_io_iss_ready, _fus_3_io_iss_ready, _fus_2_io_iss_ready};	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:12:37, src/main/scala/chisel3/util/Mux.scala:30:73]
  reg          pipe_valids_0;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:91:54]
  reg          pipe_valids_1;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:91:54]
  reg          pipe_valids_2;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:91:54]
  reg          pipe_valids_3;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:91:54]
  reg  [2:0]   pipe_sels_0;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:92:50]
  reg  [2:0]   pipe_sels_1;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:92:50]
  reg  [2:0]   pipe_sels_2;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:92:50]
  reg  [2:0]   pipe_sels_3;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:92:50]
  reg  [9:0]   pipe_bits_0_eidx;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
  reg  [127:0] pipe_bits_0_rvs1_data;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
  reg  [127:0] pipe_bits_0_rvs2_data;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
  reg  [127:0] pipe_bits_0_rvd_data;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
  reg  [1:0]   pipe_bits_0_rvs1_eew;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
  reg  [1:0]   pipe_bits_0_rvs2_eew;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
  reg  [1:0]   pipe_bits_0_rvd_eew;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
  reg  [1:0]   pipe_bits_0_vd_eew;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
  reg  [15:0]  pipe_bits_0_wmask;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
  reg  [7:0]   pipe_bits_0_wvd_eg;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
  reg  [2:0]   pipe_bits_0_funct3;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
  reg  [5:0]   pipe_bits_0_funct6;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
  reg  [4:0]   pipe_bits_0_rs1;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
  reg          pipe_bits_0_tail;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
  reg          pipe_bits_0_acc;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
  reg  [2:0]   pipe_bits_0_rm;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
  reg  [15:0]  pipe_bits_1_wmask;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
  reg  [7:0]   pipe_bits_1_wvd_eg;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
  reg          pipe_bits_1_tail;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
  reg          pipe_bits_1_acc;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
  reg  [15:0]  pipe_bits_2_wmask;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
  reg  [7:0]   pipe_bits_2_wvd_eg;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
  reg          pipe_bits_2_tail;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
  reg          pipe_bits_2_acc;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
  reg  [15:0]  pipe_bits_3_wmask;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
  reg  [7:0]   pipe_bits_3_wvd_eg;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
  reg          pipe_bits_3_tail;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
  reg          pipe_bits_3_acc;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
  reg  [1:0]   pipe_latencies_0;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:94:50]
  reg  [1:0]   pipe_latencies_1;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:94:50]
  reg  [1:0]   pipe_latencies_2;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:94:50]
  reg  [1:0]   pipe_latencies_3;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:94:50]
  assign pipe_write_hazard = pipe_valids_0 & {1'h0, pipe_latencies_0} == pipe_iss_depth | pipe_valids_1 & {1'h0, pipe_latencies_1} == pipe_iss_depth | pipe_valids_2 & {1'h0, pipe_latencies_2} == pipe_iss_depth | pipe_valids_3 & {1'h0, pipe_latencies_3} == pipe_iss_depth;	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/saturn/src/main/scala/exu/ExecutionUnit.scala:12:37, :19:14, :84:32, :91:54, :94:50, :99:{22,43}, :163:57, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire         _fus_0_io_pipe_0_bits_T_1 = pipe_valids_0 & pipe_sels_0[0];	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:91:54, :92:50, :123:51, src/main/scala/chisel3/util/Mux.scala:32:36]
  wire         _fus_0_io_pipe_3_bits_T_1 = pipe_valids_3 & pipe_sels_3[0];	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:91:54, :92:50, :122:62, :123:51]
  wire         _fus_2_io_pipe_0_bits_T_1 = pipe_valids_0 & pipe_sels_0[1];	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:91:54, :92:50, :123:51, src/main/scala/chisel3/util/Mux.scala:32:36]
  wire         _fus_3_io_pipe_0_bits_T_1 = pipe_valids_0 & pipe_sels_0[2];	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:91:54, :92:50, :123:51, src/main/scala/chisel3/util/Mux.scala:32:36]
  wire         _fus_3_io_pipe_1_bits_T_1 = pipe_valids_1 & pipe_sels_1[2];	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:91:54, :92:50, :122:62, :123:51]
  wire         _write_sel_T = pipe_latencies_0 == 2'h0;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:42:25, :94:50, :128:80]
  wire         write_sel_0 = pipe_valids_0 & _write_sel_T;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:91:54, :128:{75,80}]
  wire         _write_sel_T_1 = pipe_latencies_1 == 2'h0;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:42:25, :94:50, :128:80]
  wire         write_sel_1 = pipe_valids_1 & _write_sel_T_1;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:91:54, :128:{75,80}]
  wire         _write_sel_T_2 = pipe_latencies_2 == 2'h0;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:42:25, :94:50, :128:80]
  wire         write_sel_2 = pipe_valids_2 & _write_sel_T_2;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:91:54, :128:{75,80}]
  wire         _write_sel_T_3 = pipe_latencies_3 == 2'h0;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:42:25, :94:50, :128:80]
  wire         write_sel_3 = pipe_valids_3 & _write_sel_T_3;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:91:54, :128:{75,80}]
  wire [2:0]   fu_sel = (write_sel_0 ? pipe_sels_0 : 3'h0) | (write_sel_1 ? pipe_sels_1 : 3'h0) | (write_sel_2 ? pipe_sels_2 : 3'h0) | (write_sel_3 ? pipe_sels_3 : 3'h0);	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:42:25, :92:50, :128:75, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire         _pipe_write_T = write_sel_0 | write_sel_1;	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/saturn/src/main/scala/exu/ExecutionUnit.scala:128:75]
  wire         pipe_write = _pipe_write_T | write_sel_2 | write_sel_3;	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/saturn/src/main/scala/exu/ExecutionUnit.scala:128:75]
  wire         _GEN_0 = _pipe_write_T | write_sel_2 | write_sel_3;	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/saturn/src/main/scala/exu/ExecutionUnit.scala:128:75]
  wire         acc = write_sel_0 & pipe_bits_0_acc | write_sel_1 & pipe_bits_1_acc | write_sel_2 & pipe_bits_2_acc | write_sel_3 & pipe_bits_3_acc;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50, :128:75, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire         tail = write_sel_0 & pipe_bits_0_tail | write_sel_1 & pipe_bits_1_tail | write_sel_2 & pipe_bits_2_tail | write_sel_3 & pipe_bits_3_tail;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50, :128:75, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire         pipe_iss = _io_iss_ready_output & io_iss_valid & (_fus_0_io_iss_ready | _fus_2_io_iss_ready | _fus_3_io_iss_ready);	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/saturn/src/main/scala/exu/ExecutionUnit.scala:12:37, :65:31, :102:32]
  wire         _fire_T_1 = pipe_valids_0 & (|pipe_latencies_0);	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:91:54, :94:50, :112:{35,58}]
  wire         fire_1 = pipe_valids_1 & (|pipe_latencies_1);	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:91:54, :94:50, :112:{35,58}]
  wire         fire_2 = pipe_valids_2 & (|pipe_latencies_2);	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:91:54, :94:50, :112:{35,58}]
  always @(posedge clock) begin	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7]
    if (reset) begin	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7]
      pipe_valids_0 <= 1'h0;	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/saturn/src/main/scala/exu/ExecutionUnit.scala:12:37, :19:14, :84:32, :91:54, :163:57]
      pipe_valids_1 <= 1'h0;	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/saturn/src/main/scala/exu/ExecutionUnit.scala:12:37, :19:14, :84:32, :91:54, :163:57]
      pipe_valids_2 <= 1'h0;	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/saturn/src/main/scala/exu/ExecutionUnit.scala:12:37, :19:14, :84:32, :91:54, :163:57]
      pipe_valids_3 <= 1'h0;	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/saturn/src/main/scala/exu/ExecutionUnit.scala:12:37, :19:14, :84:32, :91:54, :163:57]
    end
    else begin	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7]
      pipe_valids_0 <= pipe_iss;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:91:54, :102:32]
      pipe_valids_1 <= _fire_T_1;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:91:54, :112:35]
      pipe_valids_2 <= fire_1;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:91:54, :112:35]
      pipe_valids_3 <= fire_2;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:91:54, :112:35]
    end
    if (pipe_iss) begin	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:102:32]
      pipe_sels_0 <= {_fus_3_io_iss_ready, _fus_2_io_iss_ready, _fus_0_io_iss_ready};	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:12:37, :92:50, :108:70]
      pipe_bits_0_eidx <= io_iss_bits_eidx;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
      pipe_bits_0_rvs1_data <= io_iss_bits_rvs1_data;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
      pipe_bits_0_rvs2_data <= io_iss_bits_rvs2_data;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
      pipe_bits_0_rvd_data <= io_iss_bits_rvd_data;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
      pipe_bits_0_rvs1_eew <= io_iss_bits_rvs1_eew;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
      pipe_bits_0_rvs2_eew <= io_iss_bits_rvs2_eew;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
      pipe_bits_0_rvd_eew <= io_iss_bits_rvd_eew;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
      pipe_bits_0_vd_eew <= io_iss_bits_vd_eew;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
      pipe_bits_0_wmask <= io_iss_bits_wmask;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
      pipe_bits_0_wvd_eg <= io_iss_bits_wvd_eg;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
      pipe_bits_0_funct3 <= io_iss_bits_funct3;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
      pipe_bits_0_funct6 <= io_iss_bits_funct6;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
      pipe_bits_0_rs1 <= io_iss_bits_rs1;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
      pipe_bits_0_tail <= io_iss_bits_tail;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
      pipe_bits_0_acc <= io_iss_bits_acc;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
      pipe_bits_0_rm <= io_iss_bits_rm;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
      pipe_latencies_0 <= {_fus_3_io_iss_ready, _fus_2_io_iss_ready} - 2'h1;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:12:37, :94:50, :107:47]
    end
    if (_fire_T_1) begin	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:112:35]
      pipe_sels_1 <= pipe_sels_0;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:92:50]
      pipe_bits_1_wmask <= pipe_bits_0_wmask;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
      pipe_bits_1_wvd_eg <= pipe_bits_0_wvd_eg;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
      pipe_bits_1_tail <= pipe_bits_0_tail;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
      pipe_bits_1_acc <= pipe_bits_0_acc;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
      pipe_latencies_1 <= pipe_latencies_0 - 2'h1;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:94:50, :116:50]
    end
    if (fire_1) begin	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:112:35]
      pipe_sels_2 <= pipe_sels_1;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:92:50]
      pipe_bits_2_wmask <= pipe_bits_1_wmask;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
      pipe_bits_2_wvd_eg <= pipe_bits_1_wvd_eg;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
      pipe_bits_2_tail <= pipe_bits_1_tail;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
      pipe_bits_2_acc <= pipe_bits_1_acc;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
      pipe_latencies_2 <= pipe_latencies_1 - 2'h1;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:94:50, :116:50]
    end
    if (fire_2) begin	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:112:35]
      pipe_sels_3 <= pipe_sels_2;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:92:50]
      pipe_bits_3_wmask <= pipe_bits_2_wmask;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
      pipe_bits_3_wvd_eg <= pipe_bits_2_wvd_eg;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
      pipe_bits_3_tail <= pipe_bits_2_tail;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
      pipe_bits_3_acc <= pipe_bits_2_acc;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50]
      pipe_latencies_3 <= pipe_latencies_2 - 2'h1;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:94:50, :116:50]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7]
      `FIRRTL_BEFORE_INITIAL	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:117];	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7]
    initial begin	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7]
        `INIT_RANDOM_PROLOG_	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7]
        for (logic [6:0] i = 7'h0; i < 7'h76; i += 7'h1) begin
          _RANDOM[i] = `RANDOM;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7]
        end	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7]
        pipe_valids_0 = _RANDOM[7'h0][0];	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :91:54]
        pipe_valids_1 = _RANDOM[7'h0][1];	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :91:54]
        pipe_valids_2 = _RANDOM[7'h0][2];	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :91:54]
        pipe_valids_3 = _RANDOM[7'h0][3];	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :91:54]
        pipe_sels_0 = _RANDOM[7'h0][6:4];	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :91:54, :92:50]
        pipe_sels_1 = _RANDOM[7'h0][9:7];	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :91:54, :92:50]
        pipe_sels_2 = _RANDOM[7'h0][12:10];	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :91:54, :92:50]
        pipe_sels_3 = _RANDOM[7'h0][15:13];	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :91:54, :92:50]
        pipe_bits_0_eidx = _RANDOM[7'h0][25:16];	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :91:54, :93:50]
        pipe_bits_0_rvs1_data = {_RANDOM[7'h1][31:5], _RANDOM[7'h2], _RANDOM[7'h3], _RANDOM[7'h4], _RANDOM[7'h5][4:0]};	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :93:50]
        pipe_bits_0_rvs2_data = {_RANDOM[7'h5][31:5], _RANDOM[7'h6], _RANDOM[7'h7], _RANDOM[7'h8], _RANDOM[7'h9][4:0]};	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :93:50]
        pipe_bits_0_rvd_data = {_RANDOM[7'h9][31:5], _RANDOM[7'hA], _RANDOM[7'hB], _RANDOM[7'hC], _RANDOM[7'hD][4:0]};	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :93:50]
        pipe_bits_0_rvs1_eew = _RANDOM[7'h17][6:5];	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :93:50]
        pipe_bits_0_rvs2_eew = _RANDOM[7'h17][8:7];	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :93:50]
        pipe_bits_0_rvd_eew = _RANDOM[7'h17][10:9];	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :93:50]
        pipe_bits_0_vd_eew = _RANDOM[7'h17][12:11];	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :93:50]
        pipe_bits_0_wmask = {_RANDOM[7'h17][31:29], _RANDOM[7'h18][12:0]};	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :93:50]
        pipe_bits_0_wvd_eg = _RANDOM[7'h1C][20:13];	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :93:50]
        pipe_bits_0_funct3 = _RANDOM[7'h1C][23:21];	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :93:50]
        pipe_bits_0_funct6 = _RANDOM[7'h1C][29:24];	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :93:50]
        pipe_bits_0_rs1 = {_RANDOM[7'h1C][31:30], _RANDOM[7'h1D][2:0]};	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :93:50]
        pipe_bits_0_tail = _RANDOM[7'h1D][15];	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :93:50]
        pipe_bits_0_acc = _RANDOM[7'h1D][21];	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :93:50]
        pipe_bits_0_rm = _RANDOM[7'h1D][24:22];	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :93:50]
        pipe_bits_1_wmask = _RANDOM[7'h35][21:6];	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :93:50]
        pipe_bits_1_wvd_eg = _RANDOM[7'h39][29:22];	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :93:50]
        pipe_bits_1_tail = _RANDOM[7'h3A][24];	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :93:50]
        pipe_bits_1_acc = _RANDOM[7'h3A][30];	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :93:50]
        pipe_bits_2_wmask = _RANDOM[7'h52][30:15];	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :93:50]
        pipe_bits_2_wvd_eg = {_RANDOM[7'h56][31], _RANDOM[7'h57][6:0]};	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :93:50]
        pipe_bits_2_tail = _RANDOM[7'h58][1];	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :93:50]
        pipe_bits_2_acc = _RANDOM[7'h58][7];	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :93:50]
        pipe_bits_3_wmask = {_RANDOM[7'h6F][31:24], _RANDOM[7'h70][7:0]};	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :93:50]
        pipe_bits_3_wvd_eg = _RANDOM[7'h74][15:8];	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :93:50]
        pipe_bits_3_tail = _RANDOM[7'h75][10];	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :93:50]
        pipe_bits_3_acc = _RANDOM[7'h75][16];	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :93:50]
        pipe_latencies_0 = _RANDOM[7'h75][21:20];	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :93:50, :94:50]
        pipe_latencies_1 = _RANDOM[7'h75][23:22];	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :93:50, :94:50]
        pipe_latencies_2 = _RANDOM[7'h75][25:24];	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :93:50, :94:50]
        pipe_latencies_3 = _RANDOM[7'h75][27:26];	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :93:50, :94:50]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7]
      `FIRRTL_AFTER_INITIAL	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  FPFMAPipe fus_0 (	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:12:37]
    .clock                    (clock),
    .reset                    (reset),
    .io_iss_op_funct3         (io_iss_bits_funct3),
    .io_iss_op_funct6         (io_iss_bits_funct6),
    .io_iss_ready             (_fus_0_io_iss_ready),
    .io_set_fflags_valid      (_fus_0_io_set_fflags_valid),
    .io_set_fflags_bits       (_fus_0_io_set_fflags_bits),
    .io_write_valid           (_fus_0_io_write_valid),
    .io_write_bits_eg         (_fus_0_io_write_bits_eg),
    .io_write_bits_data       (_fus_0_io_write_bits_data),
    .io_write_bits_mask       (_fus_0_io_write_bits_mask),
    .io_pipe_0_valid          (pipe_valids_0 & pipe_sels_0[0]),	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:91:54, :92:50, :122:47, src/main/scala/chisel3/util/Mux.scala:32:36]
    .io_pipe_0_bits_eidx      (_fus_0_io_pipe_0_bits_T_1 ? pipe_bits_0_eidx : 10'h0),	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50, :123:{35,51}, :124:37]
    .io_pipe_0_bits_rvs1_data (_fus_0_io_pipe_0_bits_T_1 ? pipe_bits_0_rvs1_data : 128'h0),	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50, :123:{35,51}, :124:37]
    .io_pipe_0_bits_rvs2_data (_fus_0_io_pipe_0_bits_T_1 ? pipe_bits_0_rvs2_data : 128'h0),	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50, :123:{35,51}, :124:37]
    .io_pipe_0_bits_rvd_data  (_fus_0_io_pipe_0_bits_T_1 ? pipe_bits_0_rvd_data : 128'h0),	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50, :123:{35,51}, :124:37]
    .io_pipe_0_bits_rvs1_eew  (_fus_0_io_pipe_0_bits_T_1 ? pipe_bits_0_rvs1_eew : 2'h0),	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:42:25, :93:50, :123:{35,51}]
    .io_pipe_0_bits_rvs2_eew  (_fus_0_io_pipe_0_bits_T_1 ? pipe_bits_0_rvs2_eew : 2'h0),	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:42:25, :93:50, :123:{35,51}]
    .io_pipe_0_bits_vd_eew    (_fus_0_io_pipe_0_bits_T_1 ? pipe_bits_0_vd_eew : 2'h0),	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:42:25, :93:50, :123:{35,51}]
    .io_pipe_0_bits_wmask     (_fus_0_io_pipe_0_bits_T_1 ? pipe_bits_0_wmask : 16'h0),	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50, :123:{35,51}, :124:37]
    .io_pipe_0_bits_funct3    (_fus_0_io_pipe_0_bits_T_1 ? pipe_bits_0_funct3 : 3'h0),	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:42:25, :93:50, :123:{35,51}]
    .io_pipe_0_bits_funct6    (_fus_0_io_pipe_0_bits_T_1 ? pipe_bits_0_funct6 : 6'h0),	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50, :123:{35,51}, :124:37]
    .io_pipe_0_bits_acc       (_fus_0_io_pipe_0_bits_T_1 & pipe_bits_0_acc),	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50, :123:{35,51}]
    .io_pipe_0_bits_rm        (_fus_0_io_pipe_0_bits_T_1 ? pipe_bits_0_rm : 3'h0),	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:42:25, :93:50, :123:{35,51}]
    .io_pipe_3_valid          (pipe_valids_3 & pipe_sels_3[0]),	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:91:54, :92:50, :122:{47,62}]
    .io_pipe_3_bits_wmask     (_fus_0_io_pipe_3_bits_T_1 ? pipe_bits_3_wmask : 16'h0),	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50, :123:{35,51}, :124:37]
    .io_pipe_3_bits_wvd_eg    (_fus_0_io_pipe_3_bits_T_1 ? pipe_bits_3_wvd_eg : 8'h0)	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50, :123:{35,51}, :124:37]
  );
  FPDivSqrt fus_1 (	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:12:37]
    .clock               (clock),
    .reset               (reset),
    .io_iss_valid        (io_iss_valid),
    .io_iss_op_rvs1_elem (io_iss_bits_rvs1_elem),
    .io_iss_op_rvs2_elem (io_iss_bits_rvs2_elem),
    .io_iss_op_rvs1_eew  (io_iss_bits_rvs1_eew),
    .io_iss_op_rvs2_eew  (io_iss_bits_rvs2_eew),
    .io_iss_op_rvd_eew   (io_iss_bits_rvd_eew),
    .io_iss_op_vd_eew    (io_iss_bits_vd_eew),
    .io_iss_op_wmask     (io_iss_bits_wmask),
    .io_iss_op_wvd_eg    (io_iss_bits_wvd_eg),
    .io_iss_op_funct3    (io_iss_bits_funct3),
    .io_iss_op_funct6    (io_iss_bits_funct6),
    .io_iss_op_rs1       (io_iss_bits_rs1),
    .io_iss_op_rs2       (io_iss_bits_rs2),
    .io_iss_op_rm        (io_iss_bits_rm),
    .io_iss_ready        (_fus_1_io_iss_ready),
    .io_set_fflags_valid (_fus_1_io_set_fflags_valid),
    .io_set_fflags_bits  (_fus_1_io_set_fflags_bits),
    .io_write_ready      (_iter_write_arb_io_in_0_ready),	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:152:32]
    .io_write_valid      (_fus_1_io_write_valid),
    .io_write_bits_eg    (_fus_1_io_write_bits_eg),
    .io_write_bits_data  (_fus_1_io_write_bits_data),
    .io_write_bits_mask  (_fus_1_io_write_bits_mask),
    .io_hazard_valid     (io_iter_hazards_0_valid),
    .io_hazard_bits_eg   (io_iter_hazards_0_bits_eg),
    .io_busy             (_fus_1_io_busy)
  );
  FPCompPipe fus_2 (	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:12:37]
    .io_iss_op_funct3         (io_iss_bits_funct3),
    .io_iss_op_funct6         (io_iss_bits_funct6),
    .io_iss_ready             (_fus_2_io_iss_ready),
    .io_set_fflags_valid      (_fus_2_io_set_fflags_valid),
    .io_set_fflags_bits       (_fus_2_io_set_fflags_bits),
    .io_write_valid           (_fus_2_io_write_valid),
    .io_write_bits_eg         (_fus_2_io_write_bits_eg),
    .io_write_bits_data       (_fus_2_io_write_bits_data),
    .io_write_bits_mask       (_fus_2_io_write_bits_mask),
    .io_pipe_0_valid          (pipe_valids_0 & pipe_sels_0[1]),	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:91:54, :92:50, :122:47, src/main/scala/chisel3/util/Mux.scala:32:36]
    .io_pipe_0_bits_eidx      (_fus_2_io_pipe_0_bits_T_1 ? pipe_bits_0_eidx : 10'h0),	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50, :123:{35,51}, :124:37]
    .io_pipe_0_bits_rvs1_data (_fus_2_io_pipe_0_bits_T_1 ? pipe_bits_0_rvs1_data : 128'h0),	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50, :123:{35,51}, :124:37]
    .io_pipe_0_bits_rvs2_data (_fus_2_io_pipe_0_bits_T_1 ? pipe_bits_0_rvs2_data : 128'h0),	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50, :123:{35,51}, :124:37]
    .io_pipe_0_bits_rvs1_eew  (_fus_2_io_pipe_0_bits_T_1 ? pipe_bits_0_rvs1_eew : 2'h0),	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:42:25, :93:50, :123:{35,51}]
    .io_pipe_0_bits_rvd_eew   (_fus_2_io_pipe_0_bits_T_1 ? pipe_bits_0_rvd_eew : 2'h0),	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:42:25, :93:50, :123:{35,51}]
    .io_pipe_0_bits_wmask     (_fus_2_io_pipe_0_bits_T_1 ? pipe_bits_0_wmask : 16'h0),	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50, :123:{35,51}, :124:37]
    .io_pipe_0_bits_wvd_eg    (_fus_2_io_pipe_0_bits_T_1 ? pipe_bits_0_wvd_eg : 8'h0),	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50, :123:{35,51}, :124:37]
    .io_pipe_0_bits_funct3    (_fus_2_io_pipe_0_bits_T_1 ? pipe_bits_0_funct3 : 3'h0),	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:42:25, :93:50, :123:{35,51}]
    .io_pipe_0_bits_funct6    (_fus_2_io_pipe_0_bits_T_1 ? pipe_bits_0_funct6 : 6'h0)	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50, :123:{35,51}, :124:37]
  );
  FPConvPipe fus_3 (	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:12:37]
    .clock                    (clock),
    .io_iss_op_funct3         (io_iss_bits_funct3),
    .io_iss_op_funct6         (io_iss_bits_funct6),
    .io_iss_ready             (_fus_3_io_iss_ready),
    .io_write_valid           (_fus_3_io_write_valid),
    .io_write_bits_eg         (_fus_3_io_write_bits_eg),
    .io_write_bits_data       (_fus_3_io_write_bits_data),
    .io_write_bits_mask       (_fus_3_io_write_bits_mask),
    .io_pipe_0_valid          (pipe_valids_0 & pipe_sels_0[2]),	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:91:54, :92:50, :122:47, src/main/scala/chisel3/util/Mux.scala:32:36]
    .io_pipe_0_bits_eidx      (_fus_3_io_pipe_0_bits_T_1 ? pipe_bits_0_eidx : 10'h0),	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50, :123:{35,51}, :124:37]
    .io_pipe_0_bits_rvs2_data (_fus_3_io_pipe_0_bits_T_1 ? pipe_bits_0_rvs2_data : 128'h0),	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50, :123:{35,51}, :124:37]
    .io_pipe_0_bits_rvs2_eew  (_fus_3_io_pipe_0_bits_T_1 ? pipe_bits_0_rvs2_eew : 2'h0),	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:42:25, :93:50, :123:{35,51}]
    .io_pipe_0_bits_vd_eew    (_fus_3_io_pipe_0_bits_T_1 ? pipe_bits_0_vd_eew : 2'h0),	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:42:25, :93:50, :123:{35,51}]
    .io_pipe_0_bits_rs1       (_fus_3_io_pipe_0_bits_T_1 ? pipe_bits_0_rs1 : 5'h0),	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:12:37, :19:14, :81:41, :84:32, :93:50, :123:{35,51}]
    .io_pipe_0_bits_rm        (_fus_3_io_pipe_0_bits_T_1 ? pipe_bits_0_rm : 3'h0),	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:42:25, :93:50, :123:{35,51}]
    .io_pipe_1_valid          (pipe_valids_1 & pipe_sels_1[2]),	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:91:54, :92:50, :122:{47,62}]
    .io_pipe_1_bits_wmask     (_fus_3_io_pipe_1_bits_T_1 ? pipe_bits_1_wmask : 16'h0),	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50, :123:{35,51}, :124:37]
    .io_pipe_1_bits_wvd_eg    (_fus_3_io_pipe_1_bits_T_1 ? pipe_bits_1_wvd_eg : 8'h0)	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:93:50, :123:{35,51}, :124:37]
  );
  Arbiter1_VectorWrite iter_write_arb (	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:152:32]
    .io_in_0_ready     (_iter_write_arb_io_in_0_ready),
    .io_in_0_valid     (_fus_1_io_write_valid),	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:12:37]
    .io_in_0_bits_eg   (_fus_1_io_write_bits_eg),	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:12:37]
    .io_in_0_bits_data (_fus_1_io_write_bits_data),	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:12:37]
    .io_in_0_bits_mask (_fus_1_io_write_bits_mask),	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:12:37]
    .io_out_ready      (~pipe_write & io_iter_write_ready),	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/saturn/src/main/scala/exu/ExecutionUnit.scala:154:{36,48}]
    .io_out_valid      (_iter_write_arb_io_out_valid),
    .io_out_bits_eg    (io_iter_write_bits_eg),
    .io_out_bits_data  (io_iter_write_bits_data),
    .io_out_bits_mask  (io_iter_write_bits_mask)
  );
  assign io_iss_ready = _io_iss_ready_output;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :65:31]
  assign io_iter_write_valid = _iter_write_arb_io_out_valid & ~pipe_write;	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :152:32, :154:36, :158:78]
  assign io_pipe_write_valid = _GEN_0 & (fu_sel[0] & _fus_0_io_write_valid | fu_sel[1] & _fus_2_io_write_valid | fu_sel[2] & _fus_3_io_write_valid) & (~acc | tail);	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :12:37, :72:23, :131:26, :134:{27,80,85}, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_pipe_write_bits_eg = (fu_sel[0] ? _fus_0_io_write_bits_eg : 8'h0) | (fu_sel[1] ? _fus_2_io_write_bits_eg : 8'h0) | (fu_sel[2] ? _fus_3_io_write_bits_eg : 8'h0);	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :12:37, :124:37, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_pipe_write_bits_data = (fu_sel[0] ? _fus_0_io_write_bits_data : 128'h0) | (fu_sel[1] ? _fus_2_io_write_bits_data : 128'h0) | (fu_sel[2] ? _fus_3_io_write_bits_data : 128'h0);	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :12:37, :124:37, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_pipe_write_bits_mask = (fu_sel[0] ? _fus_0_io_write_bits_mask : 128'h0) | (fu_sel[1] ? _fus_2_io_write_bits_mask : 128'h0) | (fu_sel[2] ? _fus_3_io_write_bits_mask : 128'h0);	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :12:37, :124:37, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_acc_write_valid = pipe_write & _GEN_0 & acc & ~tail;	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :131:26, :136:36, :162:24, :163:26, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_acc_write_bits_data = pipe_write ? (fu_sel[0] ? _fus_0_io_write_bits_data : 128'h0) | (fu_sel[1] ? _fus_2_io_write_bits_data : 128'h0) | (fu_sel[2] ? _fus_3_io_write_bits_data : 128'h0) : _fus_1_io_write_bits_data;	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :12:37, :124:37, :131:26, :162:24, :165:30, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_acc_write_bits_mask = pipe_write ? (fu_sel[0] ? _fus_0_io_write_bits_mask : 128'h0) | (fu_sel[1] ? _fus_2_io_write_bits_mask : 128'h0) | (fu_sel[2] ? _fus_3_io_write_bits_mask : 128'h0) : _fus_1_io_write_bits_mask;	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :12:37, :124:37, :131:26, :162:24, :166:30, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_pipe_hazards_0_valid = pipe_valids_0;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :91:54]
  assign io_pipe_hazards_0_bits_latency = pipe_latencies_0;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :94:50]
  assign io_pipe_hazards_0_bits_eg = _write_sel_T ? (pipe_sels_0[0] ? _fus_0_io_write_bits_eg : 8'h0) | (pipe_sels_0[1] ? _fus_2_io_write_bits_eg : 8'h0) | (pipe_sels_0[2] ? _fus_3_io_write_bits_eg : 8'h0) : pipe_bits_0_wvd_eg;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :12:37, :92:50, :93:50, :124:37, :128:80, :143:38, :144:40, :145:38, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_pipe_hazards_1_valid = pipe_valids_1;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :91:54]
  assign io_pipe_hazards_1_bits_latency = pipe_latencies_1;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :94:50]
  assign io_pipe_hazards_1_bits_eg = _write_sel_T_1 ? (pipe_sels_1[0] ? _fus_0_io_write_bits_eg : 8'h0) | (pipe_sels_1[1] ? _fus_2_io_write_bits_eg : 8'h0) | (pipe_sels_1[2] ? _fus_3_io_write_bits_eg : 8'h0) : pipe_bits_1_wvd_eg;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :12:37, :92:50, :93:50, :122:62, :124:37, :128:80, :143:38, :144:40, :145:38, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_pipe_hazards_2_valid = pipe_valids_2;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :91:54]
  assign io_pipe_hazards_2_bits_latency = pipe_latencies_2;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :94:50]
  assign io_pipe_hazards_2_bits_eg = _write_sel_T_2 ? (pipe_sels_2[0] ? _fus_0_io_write_bits_eg : 8'h0) | (pipe_sels_2[1] ? _fus_2_io_write_bits_eg : 8'h0) | (pipe_sels_2[2] ? _fus_3_io_write_bits_eg : 8'h0) : pipe_bits_2_wvd_eg;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :12:37, :92:50, :93:50, :122:62, :124:37, :128:80, :143:38, :144:40, :145:38, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_pipe_hazards_3_valid = pipe_valids_3;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :91:54]
  assign io_pipe_hazards_3_bits_latency = pipe_latencies_3;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :94:50]
  assign io_pipe_hazards_3_bits_eg = _write_sel_T_3 ? (pipe_sels_3[0] ? _fus_0_io_write_bits_eg : 8'h0) | (pipe_sels_3[1] ? _fus_2_io_write_bits_eg : 8'h0) | (pipe_sels_3[2] ? _fus_3_io_write_bits_eg : 8'h0) : pipe_bits_3_wvd_eg;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :12:37, :92:50, :93:50, :122:62, :124:37, :128:80, :143:38, :144:40, :145:38, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_issue_pipe_latency = {_fus_0_io_iss_ready, _fus_3_io_iss_ready, _fus_2_io_iss_ready};	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :12:37, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_set_fflags_valid = _fus_0_io_set_fflags_valid | _fus_1_io_set_fflags_valid | _fus_2_io_set_fflags_valid;	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :12:37]
  assign io_set_fflags_bits = (_fus_0_io_set_fflags_valid ? _fus_0_io_set_fflags_bits : 5'h0) | (_fus_1_io_set_fflags_valid ? _fus_1_io_set_fflags_bits : 5'h0) | (_fus_2_io_set_fflags_valid ? _fus_2_io_set_fflags_bits : 5'h0);	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :12:37, :19:14, :81:{41,101}, :84:32]
  assign io_busy = _fus_1_io_busy | pipe_valids_0 | pipe_valids_1 | pipe_valids_2 | pipe_valids_3;	// @[generators/saturn/src/main/scala/exu/ExecutionUnit.scala:11:7, :12:37, :91:54, :140:28, :168:{40,50}]
endmodule

