/*
 * Copyright (C) STMicroelectronics Ltd. 2008-2013
 *
 * All rights reserved.
 */

/*
 * This is derived from STMicroelectronics gnu toolchain example:
 *   sh-superh-elf/examples/bare/sh4reg/sti7141reg.h
 */


#ifndef __INCLUDE_STM_STX7141REG_H
#define __INCLUDE_STM_STX7141REG_H

#include <stm/regtype.h>

/*----------------------------------------------------------------------------*/

/*
 * Base addresses for control register banks.
 */

/* Generic SH4 control registers */
#ifndef SH4_TMU_REGS_BASE
#define SH4_TMU_REGS_BASE 0xffd80000
#endif

/* Common ST40 control registers */
#ifndef ST40_CPG_REGS_BASE
#define ST40_CPG_REGS_BASE 0xffc00000
#endif

#ifndef STX7141_COMMS_BASE
#define STX7141_COMMS_BASE 0xfd000000
#endif

/* STx7141 control registers */
#ifndef STX7141_SYSCONF_REGS_BASE
#define STX7141_SYSCONF_REGS_BASE 0xfe001000
#endif

#ifndef STX7141_CLOCKGENA_REGS_BASE
#define STX7141_CLOCKGENA_REGS_BASE 0xfe213000
#endif

#ifndef STX7141_CLOCKGENB_REGS_BASE
#define STX7141_CLOCKGENB_REGS_BASE 0xfe000000
#endif

/* System Architecture Volume 2: Bus Interfaces */
#ifndef STM_LMI0_REGS_BASE
#define STM_LMI0_REGS_BASE 0xfe901000
#endif
#ifndef STM_LMI1_REGS_BASE
#define STM_LMI1_REGS_BASE 0xfe902000
#endif
#ifndef STM_EMI_REGS_BASE
#define STM_EMI_REGS_BASE 0xfe700000
#endif

/* System Architecture Volume 4: I/O Devices */
#ifndef STM_PIO1_REGS_BASE
#define STM_PIO1_REGS_BASE (STX7141_COMMS_BASE + 0x00020000)
#endif
#ifndef STM_PIO2_REGS_BASE
#define STM_PIO2_REGS_BASE (STX7141_COMMS_BASE + 0x00021000)
#endif
#ifndef STM_PIO3_REGS_BASE
#define STM_PIO3_REGS_BASE (STX7141_COMMS_BASE + 0x00022000)
#endif
#ifndef STM_PIO4_REGS_BASE
#define STM_PIO4_REGS_BASE (STX7141_COMMS_BASE + 0x00023000)
#endif
#ifndef STM_PIO5_REGS_BASE
#define STM_PIO5_REGS_BASE (STX7141_COMMS_BASE + 0x00024000)
#endif
#ifndef STM_PIO6_REGS_BASE
#define STM_PIO6_REGS_BASE (STX7141_COMMS_BASE + 0x00025000)
#endif
#ifndef STM_PIO7_REGS_BASE
#define STM_PIO7_REGS_BASE (STX7141_COMMS_BASE + 0x00026000)
#endif

/* The STx7141 also has a bank of stand-alone bank of PIOs */
#ifndef STX7141_T1_PIO_REGS_BASE
#define STX7141_T1_PIO_REGS_BASE 0xfe010000
#endif

#ifndef STM_PIO8_REGS_BASE
#define STM_PIO8_REGS_BASE STX7141_T1_PIO_REGS_BASE
#endif
#ifndef STM_PIO9_REGS_BASE
#define STM_PIO9_REGS_BASE (STX7141_T1_PIO_REGS_BASE + 0x00001000)
#endif
#ifndef STM_PIO10_REGS_BASE
#define STM_PIO10_REGS_BASE (STX7141_T1_PIO_REGS_BASE + 0x00002000)
#endif
#ifndef STM_PIO11_REGS_BASE
#define STM_PIO11_REGS_BASE (STX7141_T1_PIO_REGS_BASE + 0x00003000)
#endif
#ifndef STM_PIO12_REGS_BASE
#define STM_PIO12_REGS_BASE (STX7141_T1_PIO_REGS_BASE + 0x00004000)
#endif
#ifndef STM_PIO13_REGS_BASE
#define STM_PIO13_REGS_BASE (STX7141_T1_PIO_REGS_BASE + 0x00005000)
#endif
#ifndef STM_PIO14_REGS_BASE
#define STM_PIO14_REGS_BASE (STX7141_T1_PIO_REGS_BASE + 0x00006000)
#endif
#ifndef STM_PIO15_REGS_BASE
#define STM_PIO15_REGS_BASE (STX7141_T1_PIO_REGS_BASE + 0x00007000)
#endif
#ifndef STM_PIO16_REGS_BASE
#define STM_PIO16_REGS_BASE (STX7141_T1_PIO_REGS_BASE + 0x00008000)
#endif

#define STM_PIO_BASE(x)					\
	(((x) < 8)						\
		? (STM_PIO1_REGS_BASE+(0x1000*((x)-1)))	\
		: (STM_PIO8_REGS_BASE+(0x1000*((x)-8))))


#ifndef STM_ASC0_REGS_BASE
#define STM_ASC0_REGS_BASE (STX7141_COMMS_BASE + 0x00030000)
#endif
#ifndef STM_ASC1_REGS_BASE
#define STM_ASC1_REGS_BASE (STX7141_COMMS_BASE + 0x00031000)
#endif
#ifndef STM_ASC2_REGS_BASE
#define STM_ASC2_REGS_BASE (STX7141_COMMS_BASE + 0x00032000)
#endif
#ifndef STM_SSC0_REGS_BASE
#define STM_SSC0_REGS_BASE (STX7141_COMMS_BASE + 0x00040000)
#endif
#ifndef STM_SSC1_REGS_BASE
#define STM_SSC1_REGS_BASE (STX7141_COMMS_BASE + 0x00041000)
#endif
#ifndef STM_SSC2_REGS_BASE
#define STM_SSC2_REGS_BASE (STX7141_COMMS_BASE + 0x00042000)
#endif
#ifndef STM_SSC3_REGS_BASE
#define STM_SSC3_REGS_BASE (STX7141_COMMS_BASE + 0x00043000)
#endif
#ifndef STM_SSC4_REGS_BASE
#define STM_SSC4_REGS_BASE (STX7141_COMMS_BASE + 0x00044000)
#endif
#ifndef STM_SSC5_REGS_BASE
#define STM_SSC5_REGS_BASE (STX7141_COMMS_BASE + 0x00045000)
#endif
#ifndef STM_SSC6_REGS_BASE
#define STM_SSC6_REGS_BASE (STX7141_COMMS_BASE + 0x00046000)
#endif

/*----------------------------------------------------------------------------*/

#include <stm/stxxxxxreg.h>

/*
 * STx7141 control registers
 */

/* Clock Generator control registers (STx7141 variant) */
#define STX7141_CLOCKGENA_PLL0_CFG		STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0x00)
#define STX7141_CLOCKGENA_PLL1_CFG		STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0x04)
#define STX7141_CLOCKGENA_POWER_CFG		STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0x10)
#define STX7141_CLOCKGENA_CLKOPSRC_SWITCH_CFG	STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0x14)
#define STX7141_CLOCKGENA_OSC_ENABLE_FB		STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0x18)
#define STX7141_CLOCKGENA_PLL0_ENABLE_FB	STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0x1c)
#define STX7141_CLOCKGENA_PLL1_ENABLE_FB	STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0x20)
#define STX7141_CLOCKGENA_CLKOPSRC_SWITCH_CFG2	STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0x24)
#define STX7141_CLOCKGENA_CLKOBS_MUX1_CFG	STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0x30)
#define STX7141_CLOCKGENA_CLKOBS_MASTER_MAXCOUNT STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0x34)
#define STX7141_CLOCKGENA_CLKOBS_CMD		STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0x38)
#define STX7141_CLOCKGENA_CLKOBS_STATUS		STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0x3c)
#define STX7141_CLOCKGENA_CLKOBS_SLAVE0_COUNT	STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0x40)
#define STX7141_CLOCKGENA_CLKOBS_OSCMUX_DEBUG	STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0x44)
#define STX7141_CLOCKGENA_CLKOBS_MUX2_CFG	STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0x48)
#define STX7141_CLOCKGENA_LOW_POWER_CTRL	STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0x4c)
#define STX7141_CLOCKGENA_OSC_DIV0_CFG		STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0x800)
#define STX7141_CLOCKGENA_OSC_DIV1_CFG		STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0x804)
#define STX7141_CLOCKGENA_OSC_DIV2_CFG		STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0x808)
#define STX7141_CLOCKGENA_OSC_DIV3_CFG		STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0x80c)
#define STX7141_CLOCKGENA_OSC_DIV4_CFG		STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0x810)
#define STX7141_CLOCKGENA_OSC_DIV5_CFG		STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0x814)
#define STX7141_CLOCKGENA_OSC_DIV6_CFG		STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0x818)
#define STX7141_CLOCKGENA_OSC_DIV7_CFG		STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0x81c)
#define STX7141_CLOCKGENA_OSC_DIV8_CFG		STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0x820)
#define STX7141_CLOCKGENA_OSC_DIV9_CFG		STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0x824)
#define STX7141_CLOCKGENA_OSC_DIV10_CFG		STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0x828)
#define STX7141_CLOCKGENA_OSC_DIV11_CFG		STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0x82c)
#define STX7141_CLOCKGENA_OSC_DIV12_CFG		STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0x830)
#define STX7141_CLOCKGENA_OSC_DIV13_CFG		STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0x834)
#define STX7141_CLOCKGENA_OSC_DIV14_CFG		STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0x838)
#define STX7141_CLOCKGENA_OSC_DIV15_CFG		STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0x83c)
#define STX7141_CLOCKGENA_OSC_DIV16_CFG		STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0x840)
#define STX7141_CLOCKGENA_OSC_DIV17_CFG		STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0x844)
#define STX7141_CLOCKGENA_PLL0HS_DIV0_CFG	STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0x900)
#define STX7141_CLOCKGENA_PLL0HS_DIV1_CFG	STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0x904)
#define STX7141_CLOCKGENA_PLL0HS_DIV2_CFG	STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0x908)
#define STX7141_CLOCKGENA_PLL0HS_DIV3_CFG	STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0x90c)
#define STX7141_CLOCKGENA_PLL0LS_DIV4_CFG	STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0xa10)
#define STX7141_CLOCKGENA_PLL0LS_DIV5_CFG	STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0xa14)
#define STX7141_CLOCKGENA_PLL0LS_DIV6_CFG	STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0xa18)
#define STX7141_CLOCKGENA_PLL0LS_DIV7_CFG	STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0xa1c)
#define STX7141_CLOCKGENA_PLL0LS_DIV8_CFG	STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0xa20)
#define STX7141_CLOCKGENA_PLL0LS_DIV9_CFG	STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0xa24)
#define STX7141_CLOCKGENA_PLL0LS_DIV10_CFG	STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0xa28)
#define STX7141_CLOCKGENA_PLL0LS_DIV11_CFG	STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0xa2c)
#define STX7141_CLOCKGENA_PLL0LS_DIV12_CFG	STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0xa30)
#define STX7141_CLOCKGENA_PLL0LS_DIV13_CFG	STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0xa34)
#define STX7141_CLOCKGENA_PLL0LS_DIV14_CFG	STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0xa38)
#define STX7141_CLOCKGENA_PLL0LS_DIV15_CFG	STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0xa3c)
#define STX7141_CLOCKGENA_PLL0LS_DIV16_CFG	STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0xa40)
#define STX7141_CLOCKGENA_PLL0LS_DIV17_CFG	STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0xa44)
#define STX7141_CLOCKGENA_PLL1_DIV0_CFG		STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0xb00)
#define STX7141_CLOCKGENA_PLL1_DIV1_CFG		STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0xb04)
#define STX7141_CLOCKGENA_PLL1_DIV2_CFG		STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0xb08)
#define STX7141_CLOCKGENA_PLL1_DIV3_CFG		STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0xb0c)
#define STX7141_CLOCKGENA_PLL1_DIV4_CFG		STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0xb10)
#define STX7141_CLOCKGENA_PLL1_DIV5_CFG		STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0xb14)
#define STX7141_CLOCKGENA_PLL1_DIV6_CFG		STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0xb18)
#define STX7141_CLOCKGENA_PLL1_DIV7_CFG		STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0xb1c)
#define STX7141_CLOCKGENA_PLL1_DIV8_CFG		STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0xb20)
#define STX7141_CLOCKGENA_PLL1_DIV9_CFG		STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0xb24)
#define STX7141_CLOCKGENA_PLL1_DIV10_CFG	STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0xb28)
#define STX7141_CLOCKGENA_PLL1_DIV11_CFG	STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0xb2c)
#define STX7141_CLOCKGENA_PLL1_DIV12_CFG	STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0xb30)
#define STX7141_CLOCKGENA_PLL1_DIV13_CFG	STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0xb34)
#define STX7141_CLOCKGENA_PLL1_DIV14_CFG	STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0xb38)
#define STX7141_CLOCKGENA_PLL1_DIV15_CFG	STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0xb3c)
#define STX7141_CLOCKGENA_PLL1_DIV16_CFG	STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0xb40)
#define STX7141_CLOCKGENA_PLL1_DIV17_CFG	STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0xb44)
#define STX7141_CLOCKGENA_PLL0_BIST_REFCOUNT	STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0xf00)
#define STX7141_CLOCKGENA_PLL0_BIST_CMPCOUNT	STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0xf04)
#define STX7141_CLOCKGENA_PLL0_BIST_CONFIG	STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0xf08)
#define STX7141_CLOCKGENA_PLL0_BIST_OUTCOUNT	STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0xf0c)
#define STX7141_CLOCKGENA_PLL1_BIST_REFCOUNT	STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0xf10)
#define STX7141_CLOCKGENA_PLL1_BIST_CMPCOUNT	STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0xf14)
#define STX7141_CLOCKGENA_PLL1_BIST_CONFIG	STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0xf18)
#define STX7141_CLOCKGENA_PLL1_BIST_OUTCOUNT	STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0xf1c)
#define STX7141_CLOCKGENA_JITTERBIST_PAT	STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0xf20)
#define STX7141_CLOCKGENA_JITTERBIST_CMD	STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0xf24)
#define STX7141_CLOCKGENA_JITTERBIST_CPT_PAT	STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0xf28)
#define STX7141_CLOCKGENA_JITTERBIST_CPT_NOT_PAT STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0xf2c)
#define STX7141_CLOCKGENA_JITTERBIST_BEAT_COUNT	STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0xf30)
#define STX7141_CLOCKGENA_JITTERBIST_BEAT_EDGE	STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0xf34)
#define STX7141_CLOCKGENA_BIST_BENDBAD		STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0xff8)
#define STX7141_CLOCKGENA_BIST_SELECT		STM_U32_REG(STX7141_CLOCKGENA_REGS_BASE + 0xffc)

/* System configuration registers (STx7141 variant) */
#define STX7141_SYSCONF_DEVICEID_0		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x0000)
#define STX7141_SYSCONF_DEVICEID_1		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x0004)
#define STX7141_SYSCONF_DEVICEID		STM_U64_REG(STX7141_SYSCONF_REGS_BASE + 0x0000)
#define STX7141_SYSCONF_SYS_STA00		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x0008)
#define STX7141_SYSCONF_SYS_STA01		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x000c)
#define STX7141_SYSCONF_SYS_STA02		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x0010)
#define STX7141_SYSCONF_SYS_STA03		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x0014)
#define STX7141_SYSCONF_SYS_STA04		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x0018)
#define STX7141_SYSCONF_SYS_STA05		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x001c)
#define STX7141_SYSCONF_SYS_STA06		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x0020)
#define STX7141_SYSCONF_SYS_STA07		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x0024)
#define STX7141_SYSCONF_SYS_STA08		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x0028)
#define STX7141_SYSCONF_SYS_STA09		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x002c)
#define STX7141_SYSCONF_SYS_STA10		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x0030)
#define STX7141_SYSCONF_SYS_STA11		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x0034)
#define STX7141_SYSCONF_SYS_STA12		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x0038)
#define STX7141_SYSCONF_SYS_STA13		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x003c)
#define STX7141_SYSCONF_SYS_STA14		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x0040)
#define STX7141_SYSCONF_SYS_STA15		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x0044)
#define STX7141_SYSCONF_SYS_CFG00		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x0100)
#define STX7141_SYSCONF_SYS_CFG01		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x0104)
#define STX7141_SYSCONF_SYS_CFG02		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x0108)
#define STX7141_SYSCONF_SYS_CFG03		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x010c)
#define STX7141_SYSCONF_SYS_CFG04		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x0110)
#define STX7141_SYSCONF_SYS_CFG05		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x0114)
#define STX7141_SYSCONF_SYS_CFG06		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x0118)
#define STX7141_SYSCONF_SYS_CFG07		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x011c)
#define STX7141_SYSCONF_SYS_CFG08		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x0120)
#define STX7141_SYSCONF_SYS_CFG09		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x0124)
#define STX7141_SYSCONF_SYS_CFG10		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x0128)
#define STX7141_SYSCONF_SYS_CFG11		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x012c)
#define STX7141_SYSCONF_SYS_CFG12		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x0130)
#define STX7141_SYSCONF_SYS_CFG13		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x0134)
#define STX7141_SYSCONF_SYS_CFG14		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x0138)
#define STX7141_SYSCONF_SYS_CFG15		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x013c)
#define STX7141_SYSCONF_SYS_CFG16		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x0140)
#define STX7141_SYSCONF_SYS_CFG17		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x0144)
#define STX7141_SYSCONF_SYS_CFG18		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x0148)
#define STX7141_SYSCONF_SYS_CFG19		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x014c)
#define STX7141_SYSCONF_SYS_CFG20		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x0150)
#define STX7141_SYSCONF_SYS_CFG21		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x0154)
#define STX7141_SYSCONF_SYS_CFG22		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x0158)
#define STX7141_SYSCONF_SYS_CFG23		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x015c)
#define STX7141_SYSCONF_SYS_CFG24		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x0160)
#define STX7141_SYSCONF_SYS_CFG25		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x0164)
#define STX7141_SYSCONF_SYS_CFG26		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x0168)
#define STX7141_SYSCONF_SYS_CFG27		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x016c)
#define STX7141_SYSCONF_SYS_CFG28		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x0170)
#define STX7141_SYSCONF_SYS_CFG29		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x0174)
#define STX7141_SYSCONF_SYS_CFG30		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x0178)
#define STX7141_SYSCONF_SYS_CFG31		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x017c)
#define STX7141_SYSCONF_SYS_CFG32		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x0180)
#define STX7141_SYSCONF_SYS_CFG33		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x0184)
#define STX7141_SYSCONF_SYS_CFG34		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x0188)
#define STX7141_SYSCONF_SYS_CFG35		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x018c)
#define STX7141_SYSCONF_SYS_CFG36		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x0190)
#define STX7141_SYSCONF_SYS_CFG37		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x0194)
#define STX7141_SYSCONF_SYS_CFG38		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x0198)
#define STX7141_SYSCONF_SYS_CFG39		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x019c)
#define STX7141_SYSCONF_SYS_CFG40		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x01a0)
#define STX7141_SYSCONF_SYS_CFG41		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x01a4)
#define STX7141_SYSCONF_SYS_CFG42		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x01a8)
#define STX7141_SYSCONF_SYS_CFG43		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x01ac)
#define STX7141_SYSCONF_SYS_CFG44		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x01b0)
#define STX7141_SYSCONF_SYS_CFG45		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x01b4)
#define STX7141_SYSCONF_SYS_CFG46		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x01b8)
#define STX7141_SYSCONF_SYS_CFG47		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x01bc)
#define STX7141_SYSCONF_SYS_CFG48		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x01c0)
#define STX7141_SYSCONF_SYS_CFG49		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x01c4)
#define STX7141_SYSCONF_SYS_CFG50		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x01c8)
#define STX7141_SYSCONF_SYS_CFG51		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x01cc)
#define STX7141_SYSCONF_SYS_CFG52		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x01d0)
#define STX7141_SYSCONF_SYS_CFG53		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x01d4)
#define STX7141_SYSCONF_SYS_CFG54		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x01d8)
#define STX7141_SYSCONF_SYS_CFG55		STM_U32_REG(STX7141_SYSCONF_REGS_BASE + 0x01dc)

/* Device ID values, masks & predicates */
#define STX7141_DEVID_7141_VAL		0x03C
#define STX7141_DEVID_ID_SHIFT		12
#define STX7141_DEVID_ID_MASK		0x3ff
#define STX7141_DEVID_CUT_SHIFT		28
#define STX7141_DEVID_CUT_MASK		0xf

#define STX7141_DEVICEID_7141(ID) ((((ID) >> STX7141_DEVID_ID_SHIFT) & STX7141_DEVID_ID_MASK) == STX7141_DEVID_7141_VAL)
#define STX7141_DEVICEID_CUT(ID)  ((((ID) >> STX7141_DEVID_CUT_SHIFT) & STX7141_DEVID_CUT_MASK) + 1)

#endif /* __INCLUDE_STM_STX7141REG_H */
