# Reading pref.tcl
# do leading_zero_counter_unit_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/HP/Desktop/pds/pds-2025/assignments/51/leading_zero_counter_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:24:19 on Nov 28,2025
# vcom -reportprogress 300 -93 -work work C:/Users/HP/Desktop/pds/pds-2025/assignments/51/leading_zero_counter_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity leading_zero_counter_unit
# -- Compiling architecture arch of leading_zero_counter_unit
# End time: 01:24:19 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/HP/Desktop/pds/pds-2025/assignments/51/lzc4_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:24:20 on Nov 28,2025
# vcom -reportprogress 300 -93 -work work C:/Users/HP/Desktop/pds/pds-2025/assignments/51/lzc4_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lzc4_unit
# -- Compiling architecture arch of lzc4_unit
# End time: 01:24:20 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/HP/Desktop/pds/pds-2025/assignments/51/leading_zero_counter_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:24:20 on Nov 28,2025
# vcom -reportprogress 300 -93 -work work C:/Users/HP/Desktop/pds/pds-2025/assignments/51/leading_zero_counter_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity leading_zero_counter_unit
# -- Compiling architecture arch of leading_zero_counter_unit
# End time: 01:24:20 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/HP/Desktop/pds/pds-2025/assignments/51/leading_zero_counter_unit_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:24:20 on Nov 28,2025
# vcom -reportprogress 300 -93 -work work C:/Users/HP/Desktop/pds/pds-2025/assignments/51/leading_zero_counter_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity leading_zero_counter_unit_tb
# -- Compiling architecture arch of leading_zero_counter_unit_tb
# -- Loading package NUMERIC_STD
# -- Loading entity leading_zero_counter_unit
# End time: 01:24:20 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"   leading_zero_counter_unit_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" leading_zero_counter_unit_tb 
# Start time: 01:24:20 on Nov 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.leading_zero_counter_unit_tb(arch)
# Loading work.leading_zero_counter_unit(arch)
# Loading work.lzc4_unit(arch)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: === SIMULATION COMPLETED ===
#    Time: 70 ns  Iteration: 0  Instance: /leading_zero_counter_unit_tb


