Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu May  9 18:29:12 2024
| Host         : EQI07359 running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing -nworst 1 -delay_type max -sort_by group -file reports_cva6_fpga_impl/cva6_fpga.timing.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.289ns  (logic 3.773ns (19.560%)  route 15.516ns (80.440%))
  Logic Levels:           24  (LUT2=2 LUT4=4 LUT5=2 LUT6=16)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.618ns = ( 18.382 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15872, routed)       1.707    -0.985    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X84Y78         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y78         FDCE (Prop_fdce_C_Q)         0.419    -0.566 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=10, routed)          0.614     0.047    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[1]
    SLICE_X83Y79         LUT2 (Prop_lut2_I0_O)        0.299     0.346 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_2/O
                         net (fo=163, routed)         0.660     1.006    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_2_n_13826
    SLICE_X83Y78         LUT4 (Prop_lut4_I0_O)        0.124     1.130 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.526     1.656    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_13826
    SLICE_X82Y78         LUT5 (Prop_lut5_I4_O)        0.124     1.780 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_8/O
                         net (fo=10, routed)          0.788     2.568    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][3]
    SLICE_X86Y79         LUT4 (Prop_lut4_I1_O)        0.124     2.692 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_13/O
                         net (fo=3, routed)           0.326     3.018    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_13_n_13826
    SLICE_X86Y78         LUT6 (Prop_lut6_I1_O)        0.124     3.142 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7/O
                         net (fo=2, routed)           0.974     4.116    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_n_13826
    SLICE_X85Y80         LUT6 (Prop_lut6_I1_O)        0.124     4.240 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[stepie]_i_6/O
                         net (fo=2, routed)           0.679     4.918    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mtval_q_reg[31]
    SLICE_X85Y80         LUT6 (Prop_lut6_I2_O)        0.124     5.042 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stval_q[31]_i_4/O
                         net (fo=74, routed)          0.462     5.505    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[valid]
    SLICE_X84Y81         LUT4 (Prop_lut4_I2_O)        0.124     5.629 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_5/O
                         net (fo=106, routed)         0.525     6.154    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X84Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.278 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_6/O
                         net (fo=2, routed)           0.909     7.186    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_6_n_13826
    SLICE_X67Y80         LUT6 (Prop_lut6_I1_O)        0.124     7.310 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_2/O
                         net (fo=147, routed)         0.422     7.732    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X65Y80         LUT5 (Prop_lut5_I4_O)        0.119     7.851 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_13/O
                         net (fo=34, routed)          0.801     8.652    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_1
    SLICE_X63Y76         LUT2 (Prop_lut2_I1_O)        0.332     8.984 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=2, routed)           0.418     9.402    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_14_n_13826
    SLICE_X65Y75         LUT6 (Prop_lut6_I2_O)        0.124     9.526 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_10/O
                         net (fo=14, routed)          0.555    10.080    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X63Y76         LUT6 (Prop_lut6_I4_O)        0.124    10.204 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_200/O
                         net (fo=2, routed)           0.667    10.871    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_200_n_13826
    SLICE_X64Y75         LUT6 (Prop_lut6_I3_O)        0.124    10.995 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_64/O
                         net (fo=1, routed)           0.280    11.275    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_64_n_13826
    SLICE_X64Y75         LUT6 (Prop_lut6_I2_O)        0.124    11.399 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_34/O
                         net (fo=5, routed)           0.540    11.939    i_ariane/i_cva6/id_stage_i/vaddr_to_be_flushed[0]_i_4[1]
    SLICE_X64Y73         LUT6 (Prop_lut6_I1_O)        0.124    12.063 r  i_ariane/i_cva6/id_stage_i/vaddr_to_be_flushed[31]_i_16/O
                         net (fo=33, routed)          0.593    12.656    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[0]_i_3_2
    SLICE_X58Y72         LUT4 (Prop_lut4_I2_O)        0.124    12.780 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9/O
                         net (fo=2, routed)           0.294    13.074    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_valid_sb_iro
    SLICE_X58Y72         LUT6 (Prop_lut6_I0_O)        0.124    13.198 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_7/O
                         net (fo=1, routed)           0.734    13.932    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_7_n_13826
    SLICE_X62Y73         LUT6 (Prop_lut6_I2_O)        0.124    14.056 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=21, routed)          0.849    14.905    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q_reg[sbe][valid]
    SLICE_X64Y79         LUT6 (Prop_lut6_I0_O)        0.124    15.029 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][rd][4]_i_24/O
                         net (fo=3, routed)           0.809    15.837    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][rd][4]_i_24_n_13826
    SLICE_X66Y79         LUT6 (Prop_lut6_I3_O)        0.124    15.961 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][rd][4]_i_9/O
                         net (fo=1, routed)           0.740    16.701    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][rd][4]_i_9_n_13826
    SLICE_X66Y77         LUT6 (Prop_lut6_I3_O)        0.124    16.825 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][rd][4]_i_3/O
                         net (fo=24, routed)          0.717    17.543    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][rd][4]_i_3_n_13826
    SLICE_X65Y78         LUT6 (Prop_lut6_I1_O)        0.124    17.667 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.638    18.304    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][rd][4]_i_1_n_13826
    SLICE_X65Y77         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15872, routed)       1.527    18.382    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X65Y77         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][rd][0]/C
                         clock pessimism              0.567    18.949    
                         clock uncertainty           -0.079    18.869    
    SLICE_X65Y77         FDCE (Setup_fdce_C_CE)      -0.205    18.664    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         18.664    
                         arrival time                         -18.304    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.934ns  (logic 4.015ns (67.665%)  route 1.919ns (32.335%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -7.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    7.128ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 f  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.868     7.128    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X110Y93        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDCE (Prop_fdce_C_Q)         0.459     7.587 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           1.919     9.506    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.556    13.063 r  tdo_OBUF_inst/O
                         net (fo=0)                   0.000    13.063    tdo
    J15                                                               r  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -13.063    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             15.403ns  (required time - arrival time)
  Source:                 i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        3.985ns  (logic 0.580ns (14.554%)  route 3.405ns (85.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 18.396 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15872, routed)       1.783    -0.909    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X103Y25        FDCE                                         r  i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDCE (Prop_fdce_C_Q)         0.456    -0.453 f  i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=3, routed)           1.081     0.628    i_dm_top/i_dm_csrs/ndmreset
    SLICE_X102Y31        LUT2 (Prop_lut2_I0_O)        0.124     0.752 f  i_dm_top/i_dm_csrs/synch_regs_q[3]_i_1/O
                         net (fo=4, routed)           2.324     3.076    i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_1
    SLICE_X63Y26         FDCE                                         f  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15872, routed)       1.541    18.396    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X63Y26         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                         clock pessimism              0.567    18.964    
                         clock uncertainty           -0.079    18.884    
    SLICE_X63Y26         FDCE (Recov_fdce_C_CLR)     -0.405    18.479    i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]
  -------------------------------------------------------------------
                         required time                         18.479    
                         arrival time                          -3.076    
  -------------------------------------------------------------------
                         slack                                 15.403    




