Fitter report for my1_top
Fri May 05 12:14:49 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. Output Pin Default Load For Reported TCO
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Other Routing Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Fitter Messages
 37. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Fri May 05 12:14:49 2017           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; my1_top                                         ;
; Top-level Entity Name              ; my1_top                                         ;
; Family                             ; Cyclone II                                      ;
; Device                             ; EP2C8Q208C8                                     ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 2,354 / 8,256 ( 29 % )                          ;
;     Total combinational functions  ; 2,120 / 8,256 ( 26 % )                          ;
;     Dedicated logic registers      ; 1,348 / 8,256 ( 16 % )                          ;
; Total registers                    ; 1416                                            ;
; Total pins                         ; 65 / 138 ( 47 % )                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 141,312 / 165,888 ( 85 % )                      ;
; Embedded Multiplier 9-bit elements ; 0 / 36 ( 0 % )                                  ;
; Total PLLs                         ; 1 / 2 ( 50 % )                                  ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                              ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                                     ; Setting                        ; Default Value                  ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                                     ; EP2C8Q208C8                    ;                                ;
; Minimum Core Junction Temperature                                          ; 0                              ;                                ;
; Maximum Core Junction Temperature                                          ; 85                             ;                                ;
; Fit Attempts to Skip                                                       ; 0                              ; 0.0                            ;
; Device I/O Standard                                                        ; 3.3-V LVTTL                    ;                                ;
; Use smart compilation                                                      ; Off                            ; Off                            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                             ; On                             ;
; Enable compact report table                                                ; Off                            ; Off                            ;
; Auto Merge PLLs                                                            ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                          ; Off                            ; Off                            ;
; Router Timing Optimization Level                                           ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                                ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                                   ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                                ; Off                            ; Off                            ;
; Optimize Hold Timing                                                       ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                               ; On                             ; On                             ;
; PowerPlay Power Optimization                                               ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                            ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                                   ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                             ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                                 ; Normal                         ; Normal                         ;
; Limit to One Fitting Attempt                                               ; Off                            ; Off                            ;
; Final Placement Optimizations                                              ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                              ; 1                              ; 1                              ;
; PCI I/O                                                                    ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                                      ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                                  ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                         ; Off                            ; Off                            ;
; Auto Packed Registers                                                      ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                          ; On                             ; On                             ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                               ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                                  ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                                     ; Off                            ; Off                            ;
; Fitter Effort                                                              ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                            ; Normal                         ; Normal                         ;
; Auto Global Clock                                                          ; On                             ; On                             ;
; Auto Global Register Control Signals                                       ; On                             ; On                             ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                            ; Off                            ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                        ; Action          ; Operation        ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                   ; Destination Port ; Destination Port Name ;
+---------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------+------------------+-----------------------+
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; pMemAdr[0]                                                                                         ; DATAIN           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; pMemAdr[1]                                                                                         ; DATAIN           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; pMemAdr[2]                                                                                         ; DATAIN           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; pMemAdr[3]                                                                                         ; DATAIN           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; pMemAdr[4]                                                                                         ; DATAIN           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; pMemAdr[5]                                                                                         ; DATAIN           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; pMemAdr[6]                                                                                         ; DATAIN           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; pMemAdr[7]                                                                                         ; DATAIN           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; pMemAdr[8]                                                                                         ; DATAIN           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; pMemAdr[9]                                                                                         ; DATAIN           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; pMemAdr[10]                                                                                        ; DATAIN           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; pMemAdr[11]                                                                                        ; DATAIN           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; pMemBa0                                                                                            ; DATAIN           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; pMemBa1                                                                                            ; DATAIN           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; pMemWe_n                                                                                           ; DATAIN           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]~_Duplicate_1   ; REGOUT           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]         ; Inverted        ; Register Packing ; Fast Output Register assignment        ;           ;                ;                                                                                                    ;                  ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; pMemCas_n                                                                                          ; DATAIN           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]~_Duplicate_1   ; REGOUT           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]         ; Inverted        ; Register Packing ; Fast Output Register assignment        ;           ;                ;                                                                                                    ;                  ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; pMemRas_n                                                                                          ; DATAIN           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]~_Duplicate_1   ; REGOUT           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]         ; Inverted        ; Register Packing ; Fast Output Register assignment        ;           ;                ;                                                                                                    ;                  ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; pMemCs_n                                                                                           ; DATAIN           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]         ; Inverted        ; Register Packing ; Fast Output Register assignment        ;           ;                ;                                                                                                    ;                  ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_data[0]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; pMemDat[0]                                                                                         ; DATAIN           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_data[0]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_data[0]~_Duplicate_1  ; REGOUT           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; pMemDat[1]                                                                                         ; DATAIN           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_data[1]~_Duplicate_1  ; REGOUT           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_data[2]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; pMemDat[2]                                                                                         ; DATAIN           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_data[2]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_data[2]~_Duplicate_1  ; REGOUT           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_data[3]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; pMemDat[3]                                                                                         ; DATAIN           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_data[3]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_data[3]~_Duplicate_1  ; REGOUT           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; pMemDat[4]                                                                                         ; DATAIN           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_data[4]~_Duplicate_1  ; REGOUT           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_data[5]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; pMemDat[5]                                                                                         ; DATAIN           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_data[5]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_data[5]~_Duplicate_1  ; REGOUT           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_data[6]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; pMemDat[6]                                                                                         ; DATAIN           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_data[6]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_data[6]~_Duplicate_1  ; REGOUT           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_data[7]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; pMemDat[7]                                                                                         ; DATAIN           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_data[7]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_data[7]~_Duplicate_1  ; REGOUT           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_data[8]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; pMemDat[8]                                                                                         ; DATAIN           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_data[8]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_data[8]~_Duplicate_1  ; REGOUT           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_data[9]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; pMemDat[9]                                                                                         ; DATAIN           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_data[9]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_data[9]~_Duplicate_1  ; REGOUT           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_data[10]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; pMemDat[10]                                                                                        ; DATAIN           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_data[10]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_data[10]~_Duplicate_1 ; REGOUT           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_data[11]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; pMemDat[11]                                                                                        ; DATAIN           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_data[11]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_data[11]~_Duplicate_1 ; REGOUT           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_data[12]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; pMemDat[12]                                                                                        ; DATAIN           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_data[12]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_data[12]~_Duplicate_1 ; REGOUT           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_data[13]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; pMemDat[13]                                                                                        ; DATAIN           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_data[13]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_data[13]~_Duplicate_1 ; REGOUT           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_data[14]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; pMemDat[14]                                                                                        ; DATAIN           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_data[14]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_data[14]~_Duplicate_1 ; REGOUT           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; pMemDat[15]                                                                                        ; DATAIN           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_data[15]~_Duplicate_1 ; REGOUT           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; pMemLdq                                                                                            ; DATAIN           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; pMemUdq                                                                                            ; DATAIN           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|oe               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; pMemDat[0]                                                                                         ; OE               ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|oe               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1         ; REGOUT           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; pMemDat[1]                                                                                         ; OE               ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2         ; REGOUT           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; pMemDat[2]                                                                                         ; OE               ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3         ; REGOUT           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; pMemDat[3]                                                                                         ; OE               ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4         ; REGOUT           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; pMemDat[4]                                                                                         ; OE               ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5         ; REGOUT           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; pMemDat[5]                                                                                         ; OE               ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6         ; REGOUT           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; pMemDat[6]                                                                                         ; OE               ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7         ; REGOUT           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; pMemDat[7]                                                                                         ; OE               ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8         ; REGOUT           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; pMemDat[8]                                                                                         ; OE               ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9         ; REGOUT           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; pMemDat[9]                                                                                         ; OE               ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10        ; REGOUT           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; pMemDat[10]                                                                                        ; OE               ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11        ; REGOUT           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; pMemDat[11]                                                                                        ; OE               ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12        ; REGOUT           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; pMemDat[12]                                                                                        ; OE               ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13        ; REGOUT           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; pMemDat[13]                                                                                        ; OE               ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14        ; REGOUT           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; pMemDat[14]                                                                                        ; OE               ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15        ; REGOUT           ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; pMemDat[15]                                                                                        ; OE               ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|za_data[0]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; pMemDat[0]                                                                                         ; COMBOUT          ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|za_data[1]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; pMemDat[1]                                                                                         ; COMBOUT          ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|za_data[2]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; pMemDat[2]                                                                                         ; COMBOUT          ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|za_data[3]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; pMemDat[3]                                                                                         ; COMBOUT          ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|za_data[4]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; pMemDat[4]                                                                                         ; COMBOUT          ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|za_data[5]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; pMemDat[5]                                                                                         ; COMBOUT          ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|za_data[6]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; pMemDat[6]                                                                                         ; COMBOUT          ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|za_data[7]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; pMemDat[7]                                                                                         ; COMBOUT          ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|za_data[8]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; pMemDat[8]                                                                                         ; COMBOUT          ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|za_data[9]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; pMemDat[9]                                                                                         ; COMBOUT          ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|za_data[10]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; pMemDat[10]                                                                                        ; COMBOUT          ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|za_data[11]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; pMemDat[11]                                                                                        ; COMBOUT          ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|za_data[12]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; pMemDat[12]                                                                                        ; COMBOUT          ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|za_data[13]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; pMemDat[13]                                                                                        ; COMBOUT          ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|za_data[14]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; pMemDat[14]                                                                                        ; COMBOUT          ;                       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|za_data[15]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; pMemDat[15]                                                                                        ; COMBOUT          ;                       ;
+---------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                           ;
+-----------------------------+----------------------------------+--------------+------------------+---------------+----------------------------+
; Name                        ; Ignored Entity                   ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source             ;
+-----------------------------+----------------------------------+--------------+------------------+---------------+----------------------------+
; Fast Input Register         ; embcpumem_new_sdram_controller_0 ;              ; za_data[0]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; embcpumem_new_sdram_controller_0 ;              ; za_data[10]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; embcpumem_new_sdram_controller_0 ;              ; za_data[11]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; embcpumem_new_sdram_controller_0 ;              ; za_data[12]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; embcpumem_new_sdram_controller_0 ;              ; za_data[13]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; embcpumem_new_sdram_controller_0 ;              ; za_data[14]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; embcpumem_new_sdram_controller_0 ;              ; za_data[15]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; embcpumem_new_sdram_controller_0 ;              ; za_data[1]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; embcpumem_new_sdram_controller_0 ;              ; za_data[2]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; embcpumem_new_sdram_controller_0 ;              ; za_data[3]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; embcpumem_new_sdram_controller_0 ;              ; za_data[4]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; embcpumem_new_sdram_controller_0 ;              ; za_data[5]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; embcpumem_new_sdram_controller_0 ;              ; za_data[6]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; embcpumem_new_sdram_controller_0 ;              ; za_data[7]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; embcpumem_new_sdram_controller_0 ;              ; za_data[8]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; embcpumem_new_sdram_controller_0 ;              ; za_data[9]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; embcpumem_new_sdram_controller_0 ;              ; m_data[0]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; embcpumem_new_sdram_controller_0 ;              ; m_data[10]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; embcpumem_new_sdram_controller_0 ;              ; m_data[11]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; embcpumem_new_sdram_controller_0 ;              ; m_data[12]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; embcpumem_new_sdram_controller_0 ;              ; m_data[13]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; embcpumem_new_sdram_controller_0 ;              ; m_data[14]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; embcpumem_new_sdram_controller_0 ;              ; m_data[15]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; embcpumem_new_sdram_controller_0 ;              ; m_data[1]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; embcpumem_new_sdram_controller_0 ;              ; m_data[2]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; embcpumem_new_sdram_controller_0 ;              ; m_data[3]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; embcpumem_new_sdram_controller_0 ;              ; m_data[4]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; embcpumem_new_sdram_controller_0 ;              ; m_data[5]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; embcpumem_new_sdram_controller_0 ;              ; m_data[6]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; embcpumem_new_sdram_controller_0 ;              ; m_data[7]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; embcpumem_new_sdram_controller_0 ;              ; m_data[8]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; embcpumem_new_sdram_controller_0 ;              ; m_data[9]        ; ON            ; Compiler or HDL Assignment ;
+-----------------------------+----------------------------------+--------------+------------------+---------------+----------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 3672 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 3672 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 3471    ; 0                 ; N/A                     ; Source File       ;
; sld_hub:auto_hub               ; 195     ; 0                 ; N/A                     ; Post-Synthesis    ;
; hard_block:auto_generated_inst ; 6       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/speccy/my1/my1_top.pin.


+---------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                             ;
+---------------------------------------------+-----------------------------+
; Resource                                    ; Usage                       ;
+---------------------------------------------+-----------------------------+
; Total logic elements                        ; 2,354 / 8,256 ( 29 % )      ;
;     -- Combinational with no register       ; 1006                        ;
;     -- Register only                        ; 234                         ;
;     -- Combinational with a register        ; 1114                        ;
;                                             ;                             ;
; Logic element usage by number of LUT inputs ;                             ;
;     -- 4 input functions                    ; 1051                        ;
;     -- 3 input functions                    ; 686                         ;
;     -- <=2 input functions                  ; 383                         ;
;     -- Register only                        ; 234                         ;
;                                             ;                             ;
; Logic elements by mode                      ;                             ;
;     -- normal mode                          ; 1938                        ;
;     -- arithmetic mode                      ; 182                         ;
;                                             ;                             ;
; Total registers*                            ; 1,416 / 8,646 ( 16 % )      ;
;     -- Dedicated logic registers            ; 1,348 / 8,256 ( 16 % )      ;
;     -- I/O registers                        ; 68 / 390 ( 17 % )           ;
;                                             ;                             ;
; Total LABs:  partially or completely used   ; 183 / 516 ( 35 % )          ;
; Virtual pins                                ; 0                           ;
; I/O pins                                    ; 65 / 138 ( 47 % )           ;
;     -- Clock pins                           ; 1 / 4 ( 25 % )              ;
;                                             ;                             ;
; Global signals                              ; 6                           ;
; M4Ks                                        ; 36 / 36 ( 100 % )           ;
; Total block memory bits                     ; 141,312 / 165,888 ( 85 % )  ;
; Total block memory implementation bits      ; 165,888 / 165,888 ( 100 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 36 ( 0 % )              ;
; PLLs                                        ; 1 / 2 ( 50 % )              ;
; Global clocks                               ; 6 / 8 ( 75 % )              ;
; JTAGs                                       ; 1 / 1 ( 100 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )               ;
; CRC blocks                                  ; 0 / 1 ( 0 % )               ;
; Average interconnect usage (total/H/V)      ; 11% / 11% / 11%             ;
; Peak interconnect usage (total/H/V)         ; 23% / 22% / 24%             ;
; Maximum fan-out                             ; 1223                        ;
; Highest non-global fan-out                  ; 75                          ;
; Total fan-out                               ; 12516                       ;
; Average fan-out                             ; 3.36                        ;
+---------------------------------------------+-----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                               ;
+---------------------------------------------+----------------------+---------------------+--------------------------------+
; Statistic                                   ; Top                  ; sld_hub:auto_hub    ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+---------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                 ; Low                            ;
;                                             ;                      ;                     ;                                ;
; Total logic elements                        ; 2221 / 8256 ( 27 % ) ; 133 / 8256 ( 2 % )  ; 0 / 8256 ( 0 % )               ;
;     -- Combinational with no register       ; 951                  ; 55                  ; 0                              ;
;     -- Register only                        ; 216                  ; 18                  ; 0                              ;
;     -- Combinational with a register        ; 1054                 ; 60                  ; 0                              ;
;                                             ;                      ;                     ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                     ;                                ;
;     -- 4 input functions                    ; 1001                 ; 50                  ; 0                              ;
;     -- 3 input functions                    ; 660                  ; 26                  ; 0                              ;
;     -- <=2 input functions                  ; 344                  ; 39                  ; 0                              ;
;     -- Register only                        ; 216                  ; 18                  ; 0                              ;
;                                             ;                      ;                     ;                                ;
; Logic elements by mode                      ;                      ;                     ;                                ;
;     -- normal mode                          ; 1831                 ; 107                 ; 0                              ;
;     -- arithmetic mode                      ; 174                  ; 8                   ; 0                              ;
;                                             ;                      ;                     ;                                ;
; Total registers                             ; 1338                 ; 78                  ; 0                              ;
;     -- Dedicated logic registers            ; 1270 / 8256 ( 15 % ) ; 78 / 8256 ( < 1 % ) ; 0 / 8256 ( 0 % )               ;
;     -- I/O registers                        ; 68                   ; 0                   ; 0                              ;
;                                             ;                      ;                     ;                                ;
; Total LABs:  partially or completely used   ; 169 / 516 ( 33 % )   ; 14 / 516 ( 3 % )    ; 0 / 516 ( 0 % )                ;
;                                             ;                      ;                     ;                                ;
; Virtual pins                                ; 0                    ; 0                   ; 0                              ;
; I/O pins                                    ; 65                   ; 0                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 36 ( 0 % )       ; 0 / 36 ( 0 % )      ; 0 / 36 ( 0 % )                 ;
; Total memory bits                           ; 141312               ; 0                   ; 0                              ;
; Total RAM block bits                        ; 165888               ; 0                   ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )       ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )       ; 1 / 2 ( 50 % )                 ;
; M4K                                         ; 36 / 36 ( 100 % )    ; 0 / 36 ( 0 % )      ; 0 / 36 ( 0 % )                 ;
; Clock control block                         ; 2 / 10 ( 20 % )      ; 2 / 10 ( 20 % )     ; 3 / 10 ( 30 % )                ;
;                                             ;                      ;                     ;                                ;
; Connections                                 ;                      ;                     ;                                ;
;     -- Input Connections                    ; 1456                 ; 116                 ; 1                              ;
;     -- Registered Input Connections         ; 1304                 ; 87                  ; 0                              ;
;     -- Output Connections                   ; 168                  ; 93                  ; 1312                           ;
;     -- Registered Output Connections        ; 4                    ; 92                  ; 0                              ;
;                                             ;                      ;                     ;                                ;
; Internal Connections                        ;                      ;                     ;                                ;
;     -- Total Connections                    ; 12037                ; 718                 ; 1316                           ;
;     -- Registered Connections               ; 5836                 ; 467                 ; 0                              ;
;                                             ;                      ;                     ;                                ;
; External Connections                        ;                      ;                     ;                                ;
;     -- Top                                  ; 102                  ; 209                 ; 1313                           ;
;     -- sld_hub:auto_hub                     ; 209                  ; 0                   ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 1313                 ; 0                   ; 0                              ;
;                                             ;                      ;                     ;                                ;
; Partition Interface                         ;                      ;                     ;                                ;
;     -- Input Ports                          ; 28                   ; 15                  ; 1                              ;
;     -- Output Ports                         ; 52                   ; 33                  ; 3                              ;
;     -- Bidir Ports                          ; 16                   ; 0                   ; 0                              ;
;                                             ;                      ;                     ;                                ;
; Registered Ports                            ;                      ;                     ;                                ;
;     -- Registered Input Ports               ; 0                    ; 4                   ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 22                  ; 0                              ;
;                                             ;                      ;                     ;                                ;
; Port Connectivity                           ;                      ;                     ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 3                   ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 1                   ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                   ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                   ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 1                   ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                   ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 2                   ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 22                  ; 0                              ;
+---------------------------------------------+----------------------+---------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                   ;
+--------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+--------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; CLK_20 ; 132   ; 3        ; 34           ; 10           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
+--------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                               ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; VIDEO_B[0]  ; 189   ; 2        ; 12           ; 19           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VIDEO_B[1]  ; 191   ; 2        ; 12           ; 19           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VIDEO_B[2]  ; 192   ; 2        ; 9            ; 19           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VIDEO_B[3]  ; 193   ; 2        ; 9            ; 19           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VIDEO_B[4]  ; 195   ; 2        ; 9            ; 19           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VIDEO_B[5]  ; 197   ; 2        ; 5            ; 19           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VIDEO_B[6]  ; 198   ; 2        ; 5            ; 19           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VIDEO_B[7]  ; 199   ; 2        ; 3            ; 19           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VIDEO_G[0]  ; 170   ; 2        ; 28           ; 19           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VIDEO_G[1]  ; 171   ; 2        ; 28           ; 19           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VIDEO_G[2]  ; 173   ; 2        ; 25           ; 19           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VIDEO_G[3]  ; 175   ; 2        ; 23           ; 19           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VIDEO_G[4]  ; 176   ; 2        ; 23           ; 19           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VIDEO_G[5]  ; 180   ; 2        ; 18           ; 19           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VIDEO_G[6]  ; 182   ; 2        ; 18           ; 19           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VIDEO_G[7]  ; 187   ; 2        ; 14           ; 19           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VIDEO_HSYNC ; 179   ; 2        ; 18           ; 19           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VIDEO_R[0]  ; 160   ; 2        ; 32           ; 19           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VIDEO_R[1]  ; 161   ; 2        ; 32           ; 19           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VIDEO_R[2]  ; 162   ; 2        ; 32           ; 19           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VIDEO_R[3]  ; 163   ; 2        ; 30           ; 19           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VIDEO_R[4]  ; 164   ; 2        ; 30           ; 19           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VIDEO_R[5]  ; 165   ; 2        ; 30           ; 19           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VIDEO_R[6]  ; 168   ; 2        ; 28           ; 19           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VIDEO_R[7]  ; 169   ; 2        ; 28           ; 19           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VIDEO_VSYNC ; 181   ; 2        ; 18           ; 19           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; pMemAdr[0]  ; 110   ; 3        ; 34           ; 3            ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; pMemAdr[10] ; 112   ; 3        ; 34           ; 3            ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; pMemAdr[11] ; 97    ; 4        ; 30           ; 0            ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; pMemAdr[1]  ; 108   ; 3        ; 34           ; 2            ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; pMemAdr[2]  ; 107   ; 3        ; 34           ; 2            ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; pMemAdr[3]  ; 106   ; 3        ; 34           ; 1            ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; pMemAdr[4]  ; 105   ; 3        ; 34           ; 1            ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; pMemAdr[5]  ; 104   ; 4        ; 32           ; 0            ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; pMemAdr[6]  ; 103   ; 4        ; 32           ; 0            ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; pMemAdr[7]  ; 102   ; 4        ; 32           ; 0            ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; pMemAdr[8]  ; 101   ; 4        ; 32           ; 0            ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; pMemAdr[9]  ; 99    ; 4        ; 30           ; 0            ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; pMemBa0     ; 114   ; 3        ; 34           ; 4            ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; pMemBa1     ; 113   ; 3        ; 34           ; 3            ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; pMemCas_n   ; 117   ; 3        ; 34           ; 5            ; 0           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; pMemCke     ; 95    ; 4        ; 30           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; pMemClk     ; 151   ; 3        ; 34           ; 17           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; pMemCs_n    ; 115   ; 3        ; 34           ; 4            ; 0           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; pMemLdq     ; 127   ; 3        ; 34           ; 9            ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; pMemRas_n   ; 116   ; 3        ; 34           ; 5            ; 1           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; pMemUdq     ; 152   ; 3        ; 34           ; 17           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; pMemWe_n    ; 118   ; 3        ; 34           ; 7            ; 1           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+------+--------------------------------------------------------------------------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source                                                                 ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+------+--------------------------------------------------------------------------------------+---------------------+
; pMemDat[0]  ; 141   ; 3        ; 34           ; 12           ; 1           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|always5~2 ; -                   ;
; pMemDat[10] ; 147   ; 3        ; 34           ; 15           ; 0           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|always5~2 ; -                   ;
; pMemDat[11] ; 146   ; 3        ; 34           ; 15           ; 1           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|always5~2 ; -                   ;
; pMemDat[12] ; 145   ; 3        ; 34           ; 14           ; 4           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|always5~2 ; -                   ;
; pMemDat[13] ; 144   ; 3        ; 34           ; 13           ; 0           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|always5~2 ; -                   ;
; pMemDat[14] ; 143   ; 3        ; 34           ; 13           ; 1           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|always5~2 ; -                   ;
; pMemDat[15] ; 142   ; 3        ; 34           ; 12           ; 0           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|always5~2 ; -                   ;
; pMemDat[1]  ; 139   ; 3        ; 34           ; 12           ; 2           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|always5~2 ; -                   ;
; pMemDat[2]  ; 138   ; 3        ; 34           ; 12           ; 3           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|always5~2 ; -                   ;
; pMemDat[3]  ; 137   ; 3        ; 34           ; 11           ; 0           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|always5~2 ; -                   ;
; pMemDat[4]  ; 135   ; 3        ; 34           ; 11           ; 1           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|always5~2 ; -                   ;
; pMemDat[5]  ; 134   ; 3        ; 34           ; 11           ; 2           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|always5~2 ; -                   ;
; pMemDat[6]  ; 133   ; 3        ; 34           ; 11           ; 3           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|always5~2 ; -                   ;
; pMemDat[7]  ; 128   ; 3        ; 34           ; 9            ; 0           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|always5~2 ; -                   ;
; pMemDat[8]  ; 150   ; 3        ; 34           ; 16           ; 0           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|always5~2 ; -                   ;
; pMemDat[9]  ; 149   ; 3        ; 34           ; 16           ; 1           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|always5~2 ; -                   ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+------+--------------------------------------------------------------------------------------+---------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 2 / 32 ( 6 % )   ; 3.3V          ; --           ;
; 2        ; 26 / 35 ( 74 % ) ; 3.3V          ; --           ;
; 3        ; 32 / 35 ( 91 % ) ; 3.3V          ; --           ;
; 4        ; 7 / 36 ( 19 % )  ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 2        ; 1          ; 1        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 3        ; 2          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 4        ; 3          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 5        ; 4          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 6        ; 5          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 7        ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 8        ; 6          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 9        ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 7          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 11       ; 8          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 12       ; 9          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 13       ; 10         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 14       ; 18         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 15       ; 19         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 16       ; 20         ; 1        ; altera_reserved_tdo                      ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 17       ; 21         ; 1        ; altera_reserved_tms                      ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 18       ; 22         ; 1        ; altera_reserved_tck                      ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 19       ; 23         ; 1        ; altera_reserved_tdi                      ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 20       ; 24         ; 1        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 25         ; 1        ; ^DCLK                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ; 26         ; 1        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 27         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 24       ; 28         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 26       ; 29         ; 1        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 27       ; 30         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 28       ; 31         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 29       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 30       ; 32         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 31       ; 33         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 32       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 33       ; 35         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 34       ; 36         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 35       ; 37         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 36       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ; 39         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 38       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 39       ; 43         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 40       ; 44         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 41       ; 45         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 42       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 43       ; 48         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 44       ; 49         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 45       ; 50         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 46       ; 51         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 47       ; 52         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 48       ; 53         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 49       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 50       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 51       ;            ;          ; VCCD_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 52       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 53       ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 54       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 55       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 56       ; 54         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 57       ; 55         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 58       ; 56         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 59       ; 57         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 60       ; 58         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 61       ; 59         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 62       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 63       ; 60         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 64       ; 61         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 65       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 66       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 67       ; 69         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 68       ; 70         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 69       ; 71         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 70       ; 74         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 71       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 72       ; 75         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 73       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 74       ; 76         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 75       ; 77         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 76       ; 78         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 77       ; 79         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 78       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 80       ; 82         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 81       ; 83         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 82       ; 84         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 83       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 84       ; 85         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 85       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 86       ; 86         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 87       ; 87         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 88       ; 88         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 89       ; 89         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 90       ; 90         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 91       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 92       ; 91         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 93       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 94       ; 92         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 95       ; 93         ; 4        ; pMemCke                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 96       ; 94         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 97       ; 95         ; 4        ; pMemAdr[11]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 98       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 99       ; 96         ; 4        ; pMemAdr[9]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 100      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 101      ; 97         ; 4        ; pMemAdr[8]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 102      ; 98         ; 4        ; pMemAdr[7]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 103      ; 99         ; 4        ; pMemAdr[6]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 104      ; 100        ; 4        ; pMemAdr[5]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 105      ; 101        ; 3        ; pMemAdr[4]                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 106      ; 102        ; 3        ; pMemAdr[3]                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 107      ; 105        ; 3        ; pMemAdr[2]                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 108      ; 106        ; 3        ; pMemAdr[1]                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 109      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 110      ; 107        ; 3        ; pMemAdr[0]                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 111      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 112      ; 108        ; 3        ; pMemAdr[10]                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 113      ; 109        ; 3        ; pMemBa1                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 114      ; 110        ; 3        ; pMemBa0                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 115      ; 112        ; 3        ; pMemCs_n                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 116      ; 113        ; 3        ; pMemRas_n                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 117      ; 114        ; 3        ; pMemCas_n                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 118      ; 117        ; 3        ; pMemWe_n                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 119      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 120      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 121      ; 121        ; 3        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 122      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 123      ; 122        ; 3        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 125      ; 123        ; 3        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 126      ; 124        ; 3        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 127      ; 125        ; 3        ; pMemLdq                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 128      ; 126        ; 3        ; pMemDat[7]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 129      ; 127        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 130      ; 128        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 131      ; 129        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 132      ; 130        ; 3        ; CLK_20                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 133      ; 131        ; 3        ; pMemDat[6]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 134      ; 132        ; 3        ; pMemDat[5]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 135      ; 133        ; 3        ; pMemDat[4]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 136      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 137      ; 134        ; 3        ; pMemDat[3]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 138      ; 135        ; 3        ; pMemDat[2]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 139      ; 136        ; 3        ; pMemDat[1]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 140      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 137        ; 3        ; pMemDat[0]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 142      ; 138        ; 3        ; pMemDat[15]                              ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 143      ; 141        ; 3        ; pMemDat[14]                              ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 144      ; 142        ; 3        ; pMemDat[13]                              ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 145      ; 143        ; 3        ; pMemDat[12]                              ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 146      ; 149        ; 3        ; pMemDat[11]                              ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 147      ; 150        ; 3        ; pMemDat[10]                              ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 148      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 149      ; 151        ; 3        ; pMemDat[9]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 150      ; 152        ; 3        ; pMemDat[8]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 151      ; 153        ; 3        ; pMemClk                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 152      ; 154        ; 3        ; pMemUdq                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 153      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 154      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 155      ;            ;          ; VCCD_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 156      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 157      ;            ;          ; VCCA_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 158      ;            ;          ; GNDA_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 159      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 160      ; 155        ; 2        ; VIDEO_R[0]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 161      ; 156        ; 2        ; VIDEO_R[1]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 162      ; 157        ; 2        ; VIDEO_R[2]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 163      ; 158        ; 2        ; VIDEO_R[3]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 164      ; 159        ; 2        ; VIDEO_R[4]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 165      ; 160        ; 2        ; VIDEO_R[5]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 166      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 167      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 168      ; 161        ; 2        ; VIDEO_R[6]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 169      ; 162        ; 2        ; VIDEO_R[7]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 170      ; 163        ; 2        ; VIDEO_G[0]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 171      ; 164        ; 2        ; VIDEO_G[1]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 172      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 173      ; 165        ; 2        ; VIDEO_G[2]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 174      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 175      ; 168        ; 2        ; VIDEO_G[3]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 176      ; 169        ; 2        ; VIDEO_G[4]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 177      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 178      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 179      ; 173        ; 2        ; VIDEO_HSYNC                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 180      ; 174        ; 2        ; VIDEO_G[5]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 181      ; 175        ; 2        ; VIDEO_VSYNC                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 182      ; 176        ; 2        ; VIDEO_G[6]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 183      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 184      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 185      ; 180        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 186      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 187      ; 181        ; 2        ; VIDEO_G[7]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 188      ; 182        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 189      ; 183        ; 2        ; VIDEO_B[0]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 190      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 191      ; 184        ; 2        ; VIDEO_B[1]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 192      ; 185        ; 2        ; VIDEO_B[2]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 193      ; 186        ; 2        ; VIDEO_B[3]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 194      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 195      ; 187        ; 2        ; VIDEO_B[4]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 196      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 197      ; 191        ; 2        ; VIDEO_B[5]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 198      ; 192        ; 2        ; VIDEO_B[6]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 199      ; 195        ; 2        ; VIDEO_B[7]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 200      ; 196        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 201      ; 197        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 202      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 203      ; 198        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 204      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 205      ; 199        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 206      ; 200        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 207      ; 201        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 208      ; 202        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------+
; PLL Summary                                                                          ;
+----------------------------------+---------------------------------------------------+
; Name                             ; vgaClock:vgaClockInst|altpll:altpll_component|pll ;
+----------------------------------+---------------------------------------------------+
; SDC pin name                     ; vgaClockInst|altpll_component|pll                 ;
; PLL mode                         ; Normal                                            ;
; Compensate clock                 ; clock0                                            ;
; Compensated input/output pins    ; --                                                ;
; Self reset on gated loss of lock ; Off                                               ;
; Gate lock counter                ; --                                                ;
; Input frequency 0                ; 20.0 MHz                                          ;
; Input frequency 1                ; --                                                ;
; Nominal PFD frequency            ; 20.0 MHz                                          ;
; Nominal VCO frequency            ; 580.0 MHz                                         ;
; VCO post scale K counter         ; --                                                ;
; VCO multiply                     ; --                                                ;
; VCO divide                       ; --                                                ;
; Freq min lock                    ; 17.24 MHz                                         ;
; Freq max lock                    ; 34.48 MHz                                         ;
; M VCO Tap                        ; 6                                                 ;
; M Initial                        ; 2                                                 ;
; M value                          ; 29                                                ;
; N value                          ; 1                                                 ;
; Preserve PLL counter order       ; Off                                               ;
; PLL location                     ; PLL_2                                             ;
; Inclk0 signal                    ; CLK_20                                            ;
; Inclk1 signal                    ; --                                                ;
; Inclk0 signal type               ; Dedicated Pin                                     ;
; Inclk1 signal type               ; --                                                ;
+----------------------------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                               ;
+-----------------------------------------------------+--------------+------+-----+------------------+-----------------+------------+---------+---------------+------------+---------+---------+------------------------------------------+
; Name                                                ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift     ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Initial ; VCO Tap ; SDC Pin Name                             ;
+-----------------------------------------------------+--------------+------+-----+------------------+-----------------+------------+---------+---------------+------------+---------+---------+------------------------------------------+
; vgaClock:vgaClockInst|altpll:altpll_component|_clk0 ; clock0       ; 29   ; 23  ; 25.22 MHz        ; 0 (0 ps)        ; 50/50      ; C0      ; 23            ; 12/11 Odd  ; 2       ; 6       ; vgaClockInst|altpll_component|pll|clk[0] ;
; vgaClock:vgaClockInst|altpll:altpll_component|_clk1 ; clock1       ; 29   ; 5   ; 116.0 MHz        ; 0 (0 ps)        ; 50/50      ; C1      ; 5             ; 3/2 Odd    ; 2       ; 6       ; vgaClockInst|altpll_component|pll|clk[1] ;
; vgaClock:vgaClockInst|altpll:altpll_component|_clk2 ; clock2       ; 29   ; 5   ; 116.0 MHz        ; -126 (-3017 ps) ; 50/50      ; C2      ; 5             ; 3/2 Odd    ; 1       ; 0       ; vgaClockInst|altpll_component|pll|clk[2] ;
+-----------------------------------------------------+--------------+------+-----+------------------+-----------------+------------+---------+---------------+------------+---------+---------+------------------------------------------+


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                                                            ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                  ; Library Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |my1_top                                                                                                                                                                              ; 2354 (0)    ; 1348 (0)                  ; 68 (68)       ; 141312      ; 36   ; 0            ; 0       ; 0         ; 65   ; 0            ; 1006 (0)     ; 234 (0)           ; 1114 (0)         ; |my1_top                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;    |embcpumem:niosinst|                                                                                                                                                               ; 2221 (0)    ; 1270 (0)                  ; 0 (0)         ; 141312      ; 36   ; 0            ; 0       ; 0         ; 0    ; 0            ; 951 (0)      ; 216 (0)           ; 1054 (0)         ; |my1_top|embcpumem:niosinst                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;       |altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|                                                                                ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |my1_top|embcpumem:niosinst|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                                                                           ; work         ;
;       |altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|                                                                         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |my1_top|embcpumem:niosinst|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                                                                    ; work         ;
;       |altera_reset_controller:rst_controller|                                                                                                                                        ; 9 (6)       ; 9 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (4)             ; 3 (2)            ; |my1_top|embcpumem:niosinst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |my1_top|embcpumem:niosinst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                        ; work         ;
;       |direct_vga:direct_vga_0|                                                                                                                                                       ; 301 (301)   ; 121 (121)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 180 (180)    ; 16 (16)           ; 105 (105)        ; |my1_top|embcpumem:niosinst|direct_vga:direct_vga_0                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |embcpumem_addr_router:addr_router|                                                                                                                                             ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |my1_top|embcpumem:niosinst|embcpumem_addr_router:addr_router                                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |embcpumem_addr_router_001:addr_router_001|                                                                                                                                     ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |my1_top|embcpumem:niosinst|embcpumem_addr_router_001:addr_router_001                                                                                                                                                                                                                                                                                                                                ; work         ;
;       |embcpumem_cmd_xbar_demux:cmd_xbar_demux|                                                                                                                                       ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |my1_top|embcpumem:niosinst|embcpumem_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |embcpumem_cmd_xbar_demux:rsp_xbar_demux_001|                                                                                                                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |my1_top|embcpumem:niosinst|embcpumem_cmd_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |embcpumem_cmd_xbar_demux:rsp_xbar_demux|                                                                                                                                       ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |my1_top|embcpumem:niosinst|embcpumem_cmd_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |embcpumem_cmd_xbar_demux_001:cmd_xbar_demux_001|                                                                                                                               ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |my1_top|embcpumem:niosinst|embcpumem_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                                                                                                                                                                          ; work         ;
;       |embcpumem_cmd_xbar_mux:cmd_xbar_mux_001|                                                                                                                                       ; 58 (55)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (44)      ; 1 (0)             ; 12 (9)           ; |my1_top|embcpumem:niosinst|embcpumem_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |altera_merlin_arbitrator:arb|                                                                                                                                               ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 3 (3)            ; |my1_top|embcpumem:niosinst|embcpumem_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                     ; work         ;
;       |embcpumem_cmd_xbar_mux:cmd_xbar_mux|                                                                                                                                           ; 55 (52)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (3)        ; 1 (0)             ; 50 (47)          ; |my1_top|embcpumem:niosinst|embcpumem_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                                                                                                                      ; work         ;
;          |altera_merlin_arbitrator:arb|                                                                                                                                               ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 3 (3)            ; |my1_top|embcpumem:niosinst|embcpumem_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                         ; work         ;
;       |embcpumem_direct_vga_0_s1_translator:direct_vga_0_s1_translator|                                                                                                               ; 6 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 3 (0)            ; |my1_top|embcpumem:niosinst|embcpumem_direct_vga_0_s1_translator:direct_vga_0_s1_translator                                                                                                                                                                                                                                                                                                          ; work         ;
;          |altera_merlin_slave_translator:direct_vga_0_s1_translator|                                                                                                                  ; 6 (6)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 3 (3)            ; |my1_top|embcpumem:niosinst|embcpumem_direct_vga_0_s1_translator:direct_vga_0_s1_translator|altera_merlin_slave_translator:direct_vga_0_s1_translator                                                                                                                                                                                                                                                ; work         ;
;       |embcpumem_new_sdram_controller_0:new_sdram_controller_0|                                                                                                                       ; 357 (246)   ; 211 (123)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 146 (141)    ; 44 (2)            ; 167 (81)         ; |my1_top|embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |embcpumem_new_sdram_controller_0_input_efifo_module:the_embcpumem_new_sdram_controller_0_input_efifo_module|                                                                ; 135 (135)   ; 88 (88)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 42 (42)           ; 88 (88)          ; |my1_top|embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|embcpumem_new_sdram_controller_0_input_efifo_module:the_embcpumem_new_sdram_controller_0_input_efifo_module                                                                                                                                                                                                      ; work         ;
;       |embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|                             ; 12 (0)      ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 4 (0)            ; |my1_top|embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                        ; work         ;
;          |altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|                                                                              ; 12 (6)      ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (5)        ; 0 (0)             ; 4 (1)            ; |my1_top|embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent                                                                                                                          ; work         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                                                           ; 6 (6)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 3 (3)            ; |my1_top|embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                            ; work         ;
;       |embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|       ; 186 (0)     ; 170 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 64 (0)            ; 107 (0)          ; |my1_top|embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                  ; work         ;
;          |altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                                                                       ; 186 (186)   ; 170 (170)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 64 (64)           ; 107 (107)        ; |my1_top|embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                             ; work         ;
;       |embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|           ; 59 (0)      ; 48 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 5 (0)             ; 44 (0)           ; |my1_top|embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                      ; work         ;
;          |altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                                                                         ; 59 (59)     ; 48 (48)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 5 (5)             ; 44 (44)          ; |my1_top|embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                   ; work         ;
;       |embcpumem_nios2_qsys_0:nios2_qsys_0|                                                                                                                                           ; 1054 (670)  ; 580 (311)                 ; 0 (0)         ; 10240       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 443 (328)    ; 57 (8)            ; 554 (335)        ; |my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0                                                                                                                                                                                                                                                                                                                                      ; work         ;
;          |embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|                                                                                                      ; 383 (83)    ; 268 (80)                  ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 115 (3)      ; 49 (4)            ; 219 (76)         ; |my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci                                                                                                                                                                                                                                                                ; work         ;
;             |embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|                                                                   ; 138 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (0)       ; 43 (0)            ; 53 (0)           ; |my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper                                                                                                                                                          ; work         ;
;                |embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk|                                                                  ; 49 (45)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 39 (37)           ; 10 (8)           ; |my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk                                                      ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                |embcpumem_nios2_qsys_0_jtag_debug_module_tck:the_embcpumem_nios2_qsys_0_jtag_debug_module_tck|                                                                        ; 87 (83)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (40)      ; 4 (2)             ; 43 (43)          ; |my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_tck:the_embcpumem_nios2_qsys_0_jtag_debug_module_tck                                                            ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_tck:the_embcpumem_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_tck:the_embcpumem_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;                |sld_virtual_jtag_basic:embcpumem_nios2_qsys_0_jtag_debug_module_phy|                                                                                                  ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:embcpumem_nios2_qsys_0_jtag_debug_module_phy                                                                                      ; work         ;
;             |embcpumem_nios2_qsys_0_nios2_avalon_reg:the_embcpumem_nios2_qsys_0_nios2_avalon_reg|                                                                                     ; 10 (10)     ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 3 (3)            ; |my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_avalon_reg:the_embcpumem_nios2_qsys_0_nios2_avalon_reg                                                                                                                                                                            ; work         ;
;             |embcpumem_nios2_qsys_0_nios2_oci_break:the_embcpumem_nios2_qsys_0_nios2_oci_break|                                                                                       ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_oci_break:the_embcpumem_nios2_qsys_0_nios2_oci_break                                                                                                                                                                              ; work         ;
;             |embcpumem_nios2_qsys_0_nios2_oci_debug:the_embcpumem_nios2_qsys_0_nios2_oci_debug|                                                                                       ; 10 (8)      ; 8 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 9 (8)            ; |my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_oci_debug:the_embcpumem_nios2_qsys_0_nios2_oci_debug                                                                                                                                                                              ; work         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_oci_debug:the_embcpumem_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                          ; work         ;
;             |embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem|                                                                                             ; 112 (112)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 63 (63)      ; 1 (1)             ; 48 (48)          ; |my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem                                                                                                                                                                                    ; work         ;
;                |embcpumem_nios2_qsys_0_ociram_sp_ram_module:embcpumem_nios2_qsys_0_ociram_sp_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem|embcpumem_nios2_qsys_0_ociram_sp_ram_module:embcpumem_nios2_qsys_0_ociram_sp_ram                                                                                                   ; work         ;
;                   |altsyncram:the_altsyncram|                                                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem|embcpumem_nios2_qsys_0_ociram_sp_ram_module:embcpumem_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work         ;
;                      |altsyncram_ff81:auto_generated|                                                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem|embcpumem_nios2_qsys_0_ociram_sp_ram_module:embcpumem_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ff81:auto_generated                                          ; work         ;
;          |embcpumem_nios2_qsys_0_register_bank_a_module:embcpumem_nios2_qsys_0_register_bank_a|                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_register_bank_a_module:embcpumem_nios2_qsys_0_register_bank_a                                                                                                                                                                                                                                                 ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_register_bank_a_module:embcpumem_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; work         ;
;                |altsyncram_b2h1:auto_generated|                                                                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_register_bank_a_module:embcpumem_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_b2h1:auto_generated                                                                                                                                                                                        ; work         ;
;          |embcpumem_nios2_qsys_0_register_bank_b_module:embcpumem_nios2_qsys_0_register_bank_b|                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_register_bank_b_module:embcpumem_nios2_qsys_0_register_bank_b                                                                                                                                                                                                                                                 ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_register_bank_b_module:embcpumem_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; work         ;
;                |altsyncram_c2h1:auto_generated|                                                                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_register_bank_b_module:embcpumem_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_c2h1:auto_generated                                                                                                                                                                                        ; work         ;
;          |embcpumem_nios2_qsys_0_test_bench:the_embcpumem_nios2_qsys_0_test_bench|                                                                                                    ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_test_bench:the_embcpumem_nios2_qsys_0_test_bench                                                                                                                                                                                                                                                              ; work         ;
;       |embcpumem_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator|                                                                                             ; 11 (0)      ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 4 (0)            ; |my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator                                                                                                                                                                                                                                                                                        ; work         ;
;          |altera_merlin_master_translator:nios2_qsys_0_data_master_translator|                                                                                                        ; 11 (11)     ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 4 (4)            ; |my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator|altera_merlin_master_translator:nios2_qsys_0_data_master_translator                                                                                                                                                                                                                    ; work         ;
;       |embcpumem_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator|                                                                               ; 4 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 1 (0)            ; |my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator                                                                                                                                                                                                                                                                          ; work         ;
;          |altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|                                                                                                 ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator                                                                                                                                                                                               ; work         ;
;       |embcpumem_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator|                                                                                 ; 33 (0)      ; 33 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (0)           ; |my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator                                                                                                                                                                                                                                                                            ; work         ;
;          |altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|                                                                                                   ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; |my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator                                                                                                                                                                                                   ; work         ;
;       |embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:direct_vga_0_s1_translator_avalon_universal_slave_0_agent|                                  ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:direct_vga_0_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                             ; work         ;
;          |altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|                                                                         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:direct_vga_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                          ; work         ;
;       |embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|                   ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                              ; work         ;
;          |altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|                                                                         ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                           ; work         ;
;       |embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|                              ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                         ; work         ;
;          |altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|                                                                         ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                      ; work         ;
;       |embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:direct_vga_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                ; 4 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; |my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:direct_vga_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                           ; work         ;
;          |altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|                                                                    ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:direct_vga_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                   ; work         ;
;       |embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo| ; 10 (0)      ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 6 (0)            ; |my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                            ; work         ;
;          |altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|                                                                    ; 10 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 6 (6)            ; |my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                    ; work         ;
;       |embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|            ; 9 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 6 (0)            ; |my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                       ; work         ;
;          |altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|                                                                    ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 6 (6)            ; |my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                               ; work         ;
;       |embcpumem_onchip_memory2_0:onchip_memory2_0|                                                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 131072      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |my1_top|embcpumem:niosinst|embcpumem_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                              ; work         ;
;          |altsyncram:the_altsyncram|                                                                                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 131072      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my1_top|embcpumem:niosinst|embcpumem_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                    ; work         ;
;             |altsyncram_35d1:auto_generated|                                                                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 131072      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my1_top|embcpumem:niosinst|embcpumem_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_35d1:auto_generated                                                                                                                                                                                                                                                                     ; work         ;
;       |embcpumem_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator|                                                                                                       ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |my1_top|embcpumem:niosinst|embcpumem_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                  ; work         ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |my1_top|embcpumem:niosinst|embcpumem_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                    ; work         ;
;       |embcpumem_rsp_xbar_mux:rsp_xbar_mux|                                                                                                                                           ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |my1_top|embcpumem:niosinst|embcpumem_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |embcpumem_rsp_xbar_mux_001:rsp_xbar_mux_001|                                                                                                                                   ; 46 (46)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 17 (17)          ; |my1_top|embcpumem:niosinst|embcpumem_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |embcpumem_width_adapter:width_adapter|                                                                                                                                         ; 87 (0)      ; 44 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 22 (0)            ; 61 (0)           ; |my1_top|embcpumem:niosinst|embcpumem_width_adapter:width_adapter                                                                                                                                                                                                                                                                                                                                    ; work         ;
;          |altera_merlin_width_adapter:width_adapter|                                                                                                                                  ; 87 (87)     ; 44 (44)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 22 (22)           ; 61 (61)          ; |my1_top|embcpumem:niosinst|embcpumem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter                                                                                                                                                                                                                                                                                          ; work         ;
;       |embcpumem_width_adapter_001:width_adapter_001|                                                                                                                                 ; 17 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 16 (0)           ; |my1_top|embcpumem:niosinst|embcpumem_width_adapter_001:width_adapter_001                                                                                                                                                                                                                                                                                                                            ; work         ;
;          |altera_merlin_width_adapter:width_adapter_001|                                                                                                                              ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; |my1_top|embcpumem:niosinst|embcpumem_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001                                                                                                                                                                                                                                                                              ; work         ;
;    |sld_hub:auto_hub|                                                                                                                                                                 ; 133 (1)     ; 78 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (1)       ; 18 (0)            ; 60 (0)           ; |my1_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                                                                                                  ; 132 (91)    ; 78 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (41)      ; 18 (18)           ; 60 (35)          ; |my1_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                                                                               ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                                                                                                    ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |my1_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                                       ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                                                                                                  ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |my1_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                                     ; work         ;
;    |vgaClock:vgaClockInst|                                                                                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my1_top|vgaClock:vgaClockInst                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |altpll:altpll_component|                                                                                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my1_top|vgaClock:vgaClockInst|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                               ; work         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                        ;
+-------------+----------+---------------+---------------+-----------------------+-----------+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO       ;
+-------------+----------+---------------+---------------+-----------------------+-----------+
; pMemDat[0]  ; Bidir    ; --            ; (0) 171 ps    ; (0) 0 ps              ; (0) 38 ps ;
; pMemDat[1]  ; Bidir    ; --            ; (0) 171 ps    ; (0) 0 ps              ; (0) 38 ps ;
; pMemDat[2]  ; Bidir    ; --            ; (0) 171 ps    ; (0) 0 ps              ; (0) 38 ps ;
; pMemDat[3]  ; Bidir    ; --            ; (0) 171 ps    ; (0) 0 ps              ; (0) 38 ps ;
; pMemDat[4]  ; Bidir    ; --            ; (0) 171 ps    ; (0) 0 ps              ; (0) 38 ps ;
; pMemDat[5]  ; Bidir    ; --            ; (0) 171 ps    ; (0) 0 ps              ; (0) 38 ps ;
; pMemDat[6]  ; Bidir    ; --            ; (0) 171 ps    ; (0) 0 ps              ; (0) 38 ps ;
; pMemDat[7]  ; Bidir    ; --            ; (0) 171 ps    ; (0) 0 ps              ; (0) 38 ps ;
; pMemDat[8]  ; Bidir    ; --            ; (0) 171 ps    ; (0) 0 ps              ; (0) 38 ps ;
; pMemDat[9]  ; Bidir    ; --            ; (0) 171 ps    ; (0) 0 ps              ; (0) 38 ps ;
; pMemDat[10] ; Bidir    ; --            ; (0) 171 ps    ; (0) 0 ps              ; (0) 38 ps ;
; pMemDat[11] ; Bidir    ; --            ; (0) 171 ps    ; (0) 0 ps              ; (0) 38 ps ;
; pMemDat[12] ; Bidir    ; --            ; (0) 171 ps    ; (0) 0 ps              ; (0) 38 ps ;
; pMemDat[13] ; Bidir    ; --            ; (0) 171 ps    ; (0) 0 ps              ; (0) 38 ps ;
; pMemDat[14] ; Bidir    ; --            ; (0) 171 ps    ; (0) 0 ps              ; (0) 38 ps ;
; pMemDat[15] ; Bidir    ; --            ; (0) 171 ps    ; (0) 0 ps              ; (0) 38 ps ;
; VIDEO_R[0]  ; Output   ; --            ; --            ; --                    ; --        ;
; VIDEO_R[1]  ; Output   ; --            ; --            ; --                    ; --        ;
; VIDEO_R[2]  ; Output   ; --            ; --            ; --                    ; --        ;
; VIDEO_R[3]  ; Output   ; --            ; --            ; --                    ; --        ;
; VIDEO_R[4]  ; Output   ; --            ; --            ; --                    ; --        ;
; VIDEO_R[5]  ; Output   ; --            ; --            ; --                    ; --        ;
; VIDEO_R[6]  ; Output   ; --            ; --            ; --                    ; --        ;
; VIDEO_R[7]  ; Output   ; --            ; --            ; --                    ; --        ;
; VIDEO_G[0]  ; Output   ; --            ; --            ; --                    ; --        ;
; VIDEO_G[1]  ; Output   ; --            ; --            ; --                    ; --        ;
; VIDEO_G[2]  ; Output   ; --            ; --            ; --                    ; --        ;
; VIDEO_G[3]  ; Output   ; --            ; --            ; --                    ; --        ;
; VIDEO_G[4]  ; Output   ; --            ; --            ; --                    ; --        ;
; VIDEO_G[5]  ; Output   ; --            ; --            ; --                    ; --        ;
; VIDEO_G[6]  ; Output   ; --            ; --            ; --                    ; --        ;
; VIDEO_G[7]  ; Output   ; --            ; --            ; --                    ; --        ;
; VIDEO_B[0]  ; Output   ; --            ; --            ; --                    ; --        ;
; VIDEO_B[1]  ; Output   ; --            ; --            ; --                    ; --        ;
; VIDEO_B[2]  ; Output   ; --            ; --            ; --                    ; --        ;
; VIDEO_B[3]  ; Output   ; --            ; --            ; --                    ; --        ;
; VIDEO_B[4]  ; Output   ; --            ; --            ; --                    ; --        ;
; VIDEO_B[5]  ; Output   ; --            ; --            ; --                    ; --        ;
; VIDEO_B[6]  ; Output   ; --            ; --            ; --                    ; --        ;
; VIDEO_B[7]  ; Output   ; --            ; --            ; --                    ; --        ;
; VIDEO_HSYNC ; Output   ; --            ; --            ; --                    ; --        ;
; VIDEO_VSYNC ; Output   ; --            ; --            ; --                    ; --        ;
; pMemClk     ; Output   ; --            ; --            ; --                    ; --        ;
; pMemCke     ; Output   ; --            ; --            ; --                    ; --        ;
; pMemCs_n    ; Output   ; --            ; --            ; --                    ; (0) 38 ps ;
; pMemRas_n   ; Output   ; --            ; --            ; --                    ; (0) 38 ps ;
; pMemCas_n   ; Output   ; --            ; --            ; --                    ; (0) 38 ps ;
; pMemWe_n    ; Output   ; --            ; --            ; --                    ; (0) 38 ps ;
; pMemUdq     ; Output   ; --            ; --            ; --                    ; (0) 38 ps ;
; pMemLdq     ; Output   ; --            ; --            ; --                    ; (0) 38 ps ;
; pMemBa1     ; Output   ; --            ; --            ; --                    ; (0) 38 ps ;
; pMemBa0     ; Output   ; --            ; --            ; --                    ; (0) 38 ps ;
; pMemAdr[0]  ; Output   ; --            ; --            ; --                    ; (0) 38 ps ;
; pMemAdr[1]  ; Output   ; --            ; --            ; --                    ; (0) 38 ps ;
; pMemAdr[2]  ; Output   ; --            ; --            ; --                    ; (0) 38 ps ;
; pMemAdr[3]  ; Output   ; --            ; --            ; --                    ; (0) 38 ps ;
; pMemAdr[4]  ; Output   ; --            ; --            ; --                    ; (0) 38 ps ;
; pMemAdr[5]  ; Output   ; --            ; --            ; --                    ; (0) 35 ps ;
; pMemAdr[6]  ; Output   ; --            ; --            ; --                    ; (0) 35 ps ;
; pMemAdr[7]  ; Output   ; --            ; --            ; --                    ; (0) 35 ps ;
; pMemAdr[8]  ; Output   ; --            ; --            ; --                    ; (0) 35 ps ;
; pMemAdr[9]  ; Output   ; --            ; --            ; --                    ; (0) 35 ps ;
; pMemAdr[10] ; Output   ; --            ; --            ; --                    ; (0) 38 ps ;
; pMemAdr[11] ; Output   ; --            ; --            ; --                    ; (0) 35 ps ;
; CLK_20      ; Input    ; --            ; --            ; --                    ; --        ;
+-------------+----------+---------------+---------------+-----------------------+-----------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; pMemDat[0]          ;                   ;         ;
; pMemDat[1]          ;                   ;         ;
; pMemDat[2]          ;                   ;         ;
; pMemDat[3]          ;                   ;         ;
; pMemDat[4]          ;                   ;         ;
; pMemDat[5]          ;                   ;         ;
; pMemDat[6]          ;                   ;         ;
; pMemDat[7]          ;                   ;         ;
; pMemDat[8]          ;                   ;         ;
; pMemDat[9]          ;                   ;         ;
; pMemDat[10]         ;                   ;         ;
; pMemDat[11]         ;                   ;         ;
; pMemDat[12]         ;                   ;         ;
; pMemDat[13]         ;                   ;         ;
; pMemDat[14]         ;                   ;         ;
; pMemDat[15]         ;                   ;         ;
; CLK_20              ;                   ;         ;
+---------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                            ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLK_20                                                                                                                                                                                                                                                                                                                                                          ; PIN_132            ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                    ; JTAG_X1_Y10_N0     ; 125     ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                    ; JTAG_X1_Y10_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                            ; LCFF_X24_Y10_N1    ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                            ; LCFF_X24_Y10_N1    ; 671     ; Async. clear               ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; embcpumem:niosinst|altera_reset_controller:rst_controller|r_sync_rst_dly                                                                                                                                                                                                                                                                                        ; LCFF_X24_Y10_N21   ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|direct_vga:direct_vga_0|Equal0~9                                                                                                                                                                                                                                                                                                             ; LCCOMB_X21_Y12_N26 ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|direct_vga:direct_vga_0|in_leds[0]~1                                                                                                                                                                                                                                                                                                         ; LCCOMB_X19_Y10_N0  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                   ; LCCOMB_X21_Y13_N30 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_cmd_xbar_mux:cmd_xbar_mux_001|update_grant~1                                                                                                                                                                                                                                                                                       ; LCCOMB_X21_Y13_N24 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                       ; LCCOMB_X19_Y14_N12 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_cmd_xbar_mux:cmd_xbar_mux|update_grant~1                                                                                                                                                                                                                                                                                           ; LCCOMB_X19_Y14_N8  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|Selector28~7                                                                                                                                                                                                                                                                         ; LCCOMB_X25_Y11_N20 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|Selector35~2                                                                                                                                                                                                                                                                         ; LCCOMB_X26_Y11_N18 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|WideOr16~0                                                                                                                                                                                                                                                                           ; LCCOMB_X28_Y11_N16 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|active_rnw~2                                                                                                                                                                                                                                                                         ; LCCOMB_X24_Y10_N6  ; 42      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|always5~2                                                                                                                                                                                                                                                                            ; LCCOMB_X29_Y11_N0  ; 18      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|embcpumem_new_sdram_controller_0_input_efifo_module:the_embcpumem_new_sdram_controller_0_input_efifo_module|entry_0[41]~0                                                                                                                                                            ; LCCOMB_X26_Y7_N16  ; 42      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|embcpumem_new_sdram_controller_0_input_efifo_module:the_embcpumem_new_sdram_controller_0_input_efifo_module|entry_1[41]~0                                                                                                                                                            ; LCCOMB_X26_Y7_N6   ; 42      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]~5                                                                                                                                                                                                                                                                          ; LCCOMB_X28_Y11_N14 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                                                                                                                                                                                                    ; LCFF_X28_Y11_N13   ; 33      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|rp_valid                                                                                     ; LCCOMB_X19_Y16_N6  ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0                                            ; LCCOMB_X19_Y16_N16 ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~208                                                         ; LCCOMB_X30_Y14_N12 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~209                                                         ; LCCOMB_X30_Y14_N22 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~210                                                         ; LCCOMB_X30_Y14_N16 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~211                                                         ; LCCOMB_X30_Y14_N10 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~212                                                         ; LCCOMB_X30_Y14_N28 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~213                                                         ; LCCOMB_X30_Y14_N30 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~214                                                         ; LCCOMB_X30_Y14_N24 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~215                                                         ; LCCOMB_X30_Y14_N26 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write                                                           ; LCCOMB_X30_Y14_N6  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                             ; LCCOMB_X19_Y16_N14 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0                                                             ; LCCOMB_X19_Y16_N0  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0                                                             ; LCCOMB_X19_Y16_N12 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0                                                             ; LCCOMB_X19_Y16_N22 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0                                                             ; LCCOMB_X19_Y16_N24 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0                                                             ; LCCOMB_X19_Y16_N18 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0                                                             ; LCCOMB_X19_Y16_N4  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                            ; LCFF_X18_Y15_N21   ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~4                                                         ; LCCOMB_X22_Y15_N2  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0                                                                ; LCCOMB_X19_Y16_N26 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|D_iw[4]                                                                                                                                                                                                                                                                                                  ; LCFF_X16_Y12_N1    ; 41      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_alu_result~14                                                                                                                                                                                                                                                                                          ; LCCOMB_X18_Y8_N24  ; 56      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_new_inst                                                                                                                                                                                                                                                                                               ; LCFF_X17_Y10_N21   ; 42      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                                                                                                                                                                  ; LCFF_X17_Y10_N29   ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|F_pc_sel_nxt.10~0                                                                                                                                                                                                                                                                                        ; LCCOMB_X15_Y7_N14  ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|F_valid~0                                                                                                                                                                                                                                                                                                ; LCCOMB_X17_Y10_N16 ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|R_ctrl_hi_imm16                                                                                                                                                                                                                                                                                          ; LCFF_X15_Y8_N25    ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|R_ctrl_shift_rot                                                                                                                                                                                                                                                                                         ; LCFF_X17_Y7_N31    ; 28      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|R_src1~19                                                                                                                                                                                                                                                                                                ; LCCOMB_X17_Y10_N4  ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|R_src2_hi~0                                                                                                                                                                                                                                                                                              ; LCCOMB_X14_Y8_N0   ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_rf_wren                                                                                                                                                                                                                                                                                                ; LCCOMB_X24_Y10_N18 ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_status_reg_pie_inst_nxt~0                                                                                                                                                                                                                                                                              ; LCCOMB_X18_Y5_N12  ; 22      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                                                                                                                                                                  ; LCFF_X17_Y10_N13   ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[2]~0                                                                                                                                                                                                                                                                                    ; LCCOMB_X19_Y11_N16 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                                                    ; LCCOMB_X18_Y9_N10  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|av_ld_rshift8~1                                                                                                                                                                                                                                                                                          ; LCCOMB_X19_Y11_N22 ; 32      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|address[8]                                                                                                                                                                                                                         ; LCFF_X15_Y10_N3    ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk|jxuir                    ; LCFF_X10_Y13_N9    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a     ; LCCOMB_X12_Y13_N26 ; 14      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0   ; LCCOMB_X10_Y13_N12 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b     ; LCCOMB_X10_Y13_N26 ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0 ; LCCOMB_X10_Y13_N24 ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe        ; LCFF_X10_Y13_N23   ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_tck:the_embcpumem_nios2_qsys_0_jtag_debug_module_tck|sr[34]~31                      ; LCCOMB_X10_Y10_N2  ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_tck:the_embcpumem_nios2_qsys_0_jtag_debug_module_tck|sr[36]~21                      ; LCCOMB_X10_Y12_N0  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_tck:the_embcpumem_nios2_qsys_0_jtag_debug_module_tck|sr[6]~13                       ; LCCOMB_X10_Y12_N24 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:embcpumem_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0                                      ; LCCOMB_X10_Y12_N12 ; 39      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:embcpumem_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0                                      ; LCCOMB_X10_Y11_N12 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_avalon_reg:the_embcpumem_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                ; LCCOMB_X12_Y14_N20 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem|MonDReg[0]~11                                                                                                                                          ; LCCOMB_X13_Y14_N26 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem|ociram_wr_en                                                                                                                                           ; LCCOMB_X12_Y14_N10 ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                                          ; LCCOMB_X18_Y14_N2  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                                                     ; LCCOMB_X18_Y13_N14 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_onchip_memory2_0:onchip_memory2_0|wren~0                                                                                                                                                                                                                                                                                           ; LCCOMB_X21_Y13_N12 ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[1]~0                                                                                                                                                                                                                                                ; LCCOMB_X24_Y9_N20  ; 40      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; embcpumem:niosinst|embcpumem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                                                                      ; LCFF_X22_Y15_N23   ; 75      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                                           ; LCFF_X8_Y11_N23    ; 12      ; Async. clear               ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                                                                                ; LCCOMB_X8_Y13_N28  ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                                                                                  ; LCCOMB_X8_Y13_N20  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                                                                                ; LCCOMB_X7_Y13_N12  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                                                                                                                                                                                                   ; LCCOMB_X9_Y13_N10  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                                                                                  ; LCCOMB_X9_Y13_N12  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                                                                                                                                                                                                   ; LCCOMB_X7_Y12_N8   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4                                                                                                                                                                                                                                                                                     ; LCCOMB_X8_Y12_N28  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~7                                                                                                                                                                                                                                                                               ; LCCOMB_X8_Y14_N0   ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~8                                                                                                                                                                                                                                                                               ; LCCOMB_X8_Y13_N0   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]~15                                                                                                                                                                                                                                                             ; LCCOMB_X8_Y13_N22  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~22                                                                                                                                                                                                                                                        ; LCCOMB_X9_Y11_N6   ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~23                                                                                                                                                                                                                                                        ; LCCOMB_X8_Y13_N8   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                ; LCFF_X7_Y10_N13    ; 12      ; Async. clear               ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                               ; LCFF_X7_Y11_N9     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                ; LCFF_X7_Y11_N1     ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                ; LCFF_X8_Y11_N5     ; 12      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                                                                                         ; LCCOMB_X7_Y11_N2   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                               ; LCFF_X7_Y14_N17    ; 22      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; vgaClock:vgaClockInst|altpll:altpll_component|_clk0                                                                                                                                                                                                                                                                                                             ; PLL_2              ; 88      ; Clock                      ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; vgaClock:vgaClockInst|altpll:altpll_component|_clk1                                                                                                                                                                                                                                                                                                             ; PLL_2              ; 1207    ; Clock                      ; yes    ; Global Clock         ; GCLK6            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------+-----------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                             ; Location        ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------+-----------------+---------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                     ; JTAG_X1_Y10_N0  ; 125     ; Global Clock         ; GCLK2            ; --                        ;
; embcpumem:niosinst|altera_reset_controller:rst_controller|r_sync_rst                             ; LCFF_X24_Y10_N1 ; 671     ; Global Clock         ; GCLK5            ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; LCFF_X8_Y11_N23 ; 12      ; Global Clock         ; GCLK0            ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; LCFF_X7_Y10_N13 ; 12      ; Global Clock         ; GCLK3            ; --                        ;
; vgaClock:vgaClockInst|altpll:altpll_component|_clk0                                              ; PLL_2           ; 88      ; Global Clock         ; GCLK7            ; --                        ;
; vgaClock:vgaClockInst|altpll:altpll_component|_clk1                                              ; PLL_2           ; 1207    ; Global Clock         ; GCLK6            ; --                        ;
+--------------------------------------------------------------------------------------------------+-----------------+---------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; embcpumem:niosinst|embcpumem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                                                                                                          ; 75      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0                                     ; 64      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_alu_result~14                                                                                                                                                                                                                                                                                                                              ; 56      ;
; embcpumem:niosinst|embcpumem_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[1]                                                                                                                                                                                                                                                                                                                           ; 54      ;
; embcpumem:niosinst|embcpumem_cmd_xbar_mux:cmd_xbar_mux|saved_grant[1]                                                                                                                                                                                                                                                                                                                               ; 51      ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1                                                                                     ; 49      ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0                                                                                     ; 49      ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[1]~0                                                                   ; 49      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem|jtag_ram_access                                                                                                                                                                            ; 46      ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|embcpumem_new_sdram_controller_0_input_efifo_module:the_embcpumem_new_sdram_controller_0_input_efifo_module|rd_address                                                                                                                                                                                                   ; 43      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_new_inst                                                                                                                                                                                                                                                                                                                                   ; 42      ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|embcpumem_new_sdram_controller_0_input_efifo_module:the_embcpumem_new_sdram_controller_0_input_efifo_module|entry_0[41]~0                                                                                                                                                                                                ; 42      ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|embcpumem_new_sdram_controller_0_input_efifo_module:the_embcpumem_new_sdram_controller_0_input_efifo_module|entry_1[41]~0                                                                                                                                                                                                ; 42      ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|active_rnw~2                                                                                                                                                                                                                                                                                                             ; 42      ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                                                                                                                                                                                                                        ; 42      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                         ; 41      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|D_iw[4]                                                                                                                                                                                                                                                                                                                                      ; 41      ;
; embcpumem:niosinst|embcpumem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[1]~0                                                                                                                                                                                                                                                                                    ; 40      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe                                            ; 39      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:embcpumem_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0                                                                          ; 39      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg[0]                                                                                                                                                                                 ; 38      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|address[8]                                                                                                                                                                                                                                                             ; 36      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|R_ctrl_ld                                                                                                                                                                                                                                                                                                                                    ; 35      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]                                                                                 ; 35      ;
; embcpumem:niosinst|direct_vga:direct_vga_0|Equal0~9                                                                                                                                                                                                                                                                                                                                                 ; 35      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|F_valid~0                                                                                                                                                                                                                                                                                                                                    ; 34      ;
; embcpumem:niosinst|embcpumem_cmd_xbar_demux:rsp_xbar_demux_001|src1_valid                                                                                                                                                                                                                                                                                                                           ; 34      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_avalon_reg:the_embcpumem_nios2_qsys_0_nios2_avalon_reg|Equal1~0                                                                                                                                                                           ; 33      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b                                         ; 33      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|R_logic_op[0]                                                                                                                                                                                                                                                                                                                                ; 33      ;
; embcpumem:niosinst|altera_reset_controller:rst_controller|r_sync_rst_dly                                                                                                                                                                                                                                                                                                                            ; 33      ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                                                                                                                                                                                                                                        ; 33      ;
; embcpumem:niosinst|embcpumem_cmd_xbar_mux:cmd_xbar_mux_001|src_data[49]                                                                                                                                                                                                                                                                                                                             ; 32      ;
; embcpumem:niosinst|embcpumem_cmd_xbar_mux:cmd_xbar_mux_001|src_data[48]                                                                                                                                                                                                                                                                                                                             ; 32      ;
; embcpumem:niosinst|embcpumem_cmd_xbar_mux:cmd_xbar_mux_001|src_data[47]                                                                                                                                                                                                                                                                                                                             ; 32      ;
; embcpumem:niosinst|embcpumem_cmd_xbar_mux:cmd_xbar_mux_001|src_data[46]                                                                                                                                                                                                                                                                                                                             ; 32      ;
; embcpumem:niosinst|embcpumem_cmd_xbar_mux:cmd_xbar_mux_001|src_data[45]                                                                                                                                                                                                                                                                                                                             ; 32      ;
; embcpumem:niosinst|embcpumem_cmd_xbar_mux:cmd_xbar_mux_001|src_data[44]                                                                                                                                                                                                                                                                                                                             ; 32      ;
; embcpumem:niosinst|embcpumem_cmd_xbar_mux:cmd_xbar_mux_001|src_data[43]                                                                                                                                                                                                                                                                                                                             ; 32      ;
; embcpumem:niosinst|embcpumem_cmd_xbar_mux:cmd_xbar_mux_001|src_data[42]                                                                                                                                                                                                                                                                                                                             ; 32      ;
; embcpumem:niosinst|embcpumem_cmd_xbar_mux:cmd_xbar_mux_001|src_data[41]                                                                                                                                                                                                                                                                                                                             ; 32      ;
; embcpumem:niosinst|embcpumem_cmd_xbar_mux:cmd_xbar_mux_001|src_data[40]                                                                                                                                                                                                                                                                                                                             ; 32      ;
; embcpumem:niosinst|embcpumem_cmd_xbar_mux:cmd_xbar_mux_001|src_data[39]                                                                                                                                                                                                                                                                                                                             ; 32      ;
; embcpumem:niosinst|embcpumem_cmd_xbar_mux:cmd_xbar_mux_001|src_data[38]                                                                                                                                                                                                                                                                                                                             ; 32      ;
; embcpumem:niosinst|embcpumem_onchip_memory2_0:onchip_memory2_0|wren~0                                                                                                                                                                                                                                                                                                                               ; 32      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|av_ld_rshift8~1                                                                                                                                                                                                                                                                                                                              ; 32      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|R_ctrl_shift_rot_right                                                                                                                                                                                                                                                                                                                       ; 32      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|R_src2_use_imm                                                                                                                                                                                                                                                                                                                               ; 32      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|R_src1~19                                                                                                                                                                                                                                                                                                                                    ; 32      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|D_iw[31]~0                                                                                                                                                                                                                                                                                                                                   ; 32      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem|MonDReg[0]~11                                                                                                                                                                              ; 32      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1                                                                                                                                                                             ; 32      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36]                                                      ; 32      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37]                                                      ; 32      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|R_logic_op[1]                                                                                                                                                                                                                                                                                                                                ; 32      ;
; embcpumem:niosinst|direct_vga:direct_vga_0|in_leds[0]~1                                                                                                                                                                                                                                                                                                                                             ; 32      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_avalon_reg:the_embcpumem_nios2_qsys_0_nios2_avalon_reg|oci_ienable[6]                                                                                                                                                                     ; 31      ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|rp_valid                                                                                                                         ; 30      ;
; embcpumem:niosinst|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                                                                                                                                  ; 30      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|av_ld_aligning_data                                                                                                                                                                                                                                                                                                                          ; 28      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|R_ctrl_shift_rot                                                                                                                                                                                                                                                                                                                             ; 28      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|R_ctrl_logic                                                                                                                                                                                                                                                                                                                                 ; 27      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_alu_sub                                                                                                                                                                                                                                                                                                                                    ; 27      ;
; embcpumem:niosinst|embcpumem_direct_vga_0_s1_translator:direct_vga_0_s1_translator|altera_merlin_slave_translator:direct_vga_0_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                              ; 27      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                                                                                                                                                                                                      ; 26      ;
; embcpumem:niosinst|direct_vga:direct_vga_0|Equal0~7                                                                                                                                                                                                                                                                                                                                                 ; 26      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                                                                         ; 25      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                    ; 24      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|av_fill_bit~1                                                                                                                                                                                                                                                                                                                                ; 24      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|D_iw[14]                                                                                                                                                                                                                                                                                                                                     ; 24      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                        ; 23      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|R_src1~18                                                                                                                                                                                                                                                                                                                                    ; 23      ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                                                                                                                                                                                                                          ; 23      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                   ; 22      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_status_reg_pie_inst_nxt~0                                                                                                                                                                                                                                                                                                                  ; 22      ;
; embcpumem:niosinst|embcpumem_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[0]                                                                                                                                                                                                                                                                                                                           ; 22      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|D_iw[2]                                                                                                                                                                                                                                                                                                                                      ; 22      ;
; embcpumem:niosinst|embcpumem_cmd_xbar_demux:rsp_xbar_demux_001|src0_valid                                                                                                                                                                                                                                                                                                                           ; 22      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                    ; 21      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|F_pc_sel_nxt.10~0                                                                                                                                                                                                                                                                                                                            ; 21      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|D_iw[15]                                                                                                                                                                                                                                                                                                                                     ; 21      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|D_iw[12]                                                                                                                                                                                                                                                                                                                                     ; 21      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|D_iw[3]                                                                                                                                                                                                                                                                                                                                      ; 21      ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_addr~2                                                                                                                                                                                                                                                                                                                 ; 21      ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                                                                                                                                                                                                                        ; 21      ;
; embcpumem:niosinst|direct_vga:direct_vga_0|hPos[6]                                                                                                                                                                                                                                                                                                                                                  ; 21      ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0                                                                                ; 20      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|D_iw[1]                                                                                                                                                                                                                                                                                                                                      ; 20      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|D_iw[21]                                                                                                                                                                                                                                                                                                                                     ; 19      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                                                                                                                                                                                                      ; 19      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|D_iw[16]                                                                                                                                                                                                                                                                                                                                     ; 19      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|D_iw[0]                                                                                                                                                                                                                                                                                                                                      ; 19      ;
; embcpumem:niosinst|embcpumem_cmd_xbar_demux:rsp_xbar_demux|src1_valid                                                                                                                                                                                                                                                                                                                               ; 19      ;
; embcpumem:niosinst|direct_vga:direct_vga_0|hPos[8]                                                                                                                                                                                                                                                                                                                                                  ; 19      ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|always5~2                                                                                                                                                                                                                                                                                                                ; 18      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_tck:the_embcpumem_nios2_qsys_0_jtag_debug_module_tck|sr[34]~31                                                          ; 18      ;
; embcpumem:niosinst|embcpumem_cmd_xbar_mux:cmd_xbar_mux|saved_grant[0]                                                                                                                                                                                                                                                                                                                               ; 18      ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                                                                                                                                                                                                                                        ; 18      ;
; embcpumem:niosinst|direct_vga:direct_vga_0|hPos[7]                                                                                                                                                                                                                                                                                                                                                  ; 18      ;
; embcpumem:niosinst|direct_vga:direct_vga_0|hPos[5]                                                                                                                                                                                                                                                                                                                                                  ; 18      ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2                                                                                     ; 17      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|R_ctrl_hi_imm16                                                                                                                                                                                                                                                                                                                              ; 17      ;
; embcpumem:niosinst|embcpumem_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|out_valid~0                                                                                                                                                                                                                                                                          ; 17      ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                ; 17      ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                                                                                                                                                                                                ; 17      ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~215                                                                                             ; 16      ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~214                                                                                             ; 16      ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~213                                                                                             ; 16      ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~212                                                                                             ; 16      ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~211                                                                                             ; 16      ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~210                                                                                             ; 16      ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~209                                                                                             ; 16      ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~208                                                                                             ; 16      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_tck:the_embcpumem_nios2_qsys_0_jtag_debug_module_tck|sr~29                                                              ; 16      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|R_src2_lo~0                                                                                                                                                                                                                                                                                                                                  ; 16      ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_data[2]~0                                                                                                                                                                                                                                                                                                              ; 16      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0                                       ; 16      ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                                                           ; 16      ;
; embcpumem:niosinst|embcpumem_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                  ; 16      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|R_src2_hi~0                                                                                                                                                                                                                                                                                                                                  ; 15      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|D_iw[5]                                                                                                                                                                                                                                                                                                                                      ; 15      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|D_iw[11]                                                                                                                                                                                                                                                                                                                                     ; 15      ;
; embcpumem:niosinst|embcpumem_cmd_xbar_demux:rsp_xbar_demux|src0_valid                                                                                                                                                                                                                                                                                                                               ; 15      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_test_bench:the_embcpumem_nios2_qsys_0_test_bench|d_write                                                                                                                                                                                                                                                              ; 15      ;
; embcpumem:niosinst|direct_vga:direct_vga_0|hPos[3]                                                                                                                                                                                                                                                                                                                                                  ; 15      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a                                         ; 14      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|D_iw[13]                                                                                                                                                                                                                                                                                                                                     ; 14      ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                               ; 14      ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                                                                                                                                                                                              ; 14      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                                                                                             ; 14      ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|embcpumem_new_sdram_controller_0_input_efifo_module:the_embcpumem_new_sdram_controller_0_input_efifo_module|entries[0]                                                                                                                                                                                                   ; 14      ;
; embcpumem:niosinst|direct_vga:direct_vga_0|hPos[4]                                                                                                                                                                                                                                                                                                                                                  ; 14      ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                                           ; 13      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|Equal2~5                                                                                                                                                                                                                                                                                                                                     ; 13      ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                ; 13      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]                                                                                            ; 13      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_tck:the_embcpumem_nios2_qsys_0_jtag_debug_module_tck|sr[6]~13                                                           ; 13      ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]~3                                                                                                                                                                                                                                                                                                              ; 13      ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|embcpumem_new_sdram_controller_0_input_efifo_module:the_embcpumem_new_sdram_controller_0_input_efifo_module|entries[1]                                                                                                                                                                                                   ; 13      ;
; embcpumem:niosinst|direct_vga:direct_vga_0|draw~41                                                                                                                                                                                                                                                                                                                                                  ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                    ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                                                           ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                   ; 12      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                                                                                                                                                        ; 12      ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]~5                                                                                                                                                                                                                                                                                                              ; 12      ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write                                                                                               ; 12      ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                           ; 12      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|d_read                                                                                                                                                                                                                                                                                                                                       ; 12      ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|Equal0~4                                                                                                                                                                                                                                                                                                                 ; 12      ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                                                                                                                                                                                              ; 12      ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|pending~9                                                                                                                                                                                                                                                                                                                ; 12      ;
; embcpumem:niosinst|direct_vga:direct_vga_0|video_g~34                                                                                                                                                                                                                                                                                                                                               ; 12      ;
; embcpumem:niosinst|direct_vga:direct_vga_0|hPos[2]                                                                                                                                                                                                                                                                                                                                                  ; 12      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_alu_result[29]~26                                                                                                                                                                                                                                                                                                                          ; 11      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                ; 11      ;
; embcpumem:niosinst|direct_vga:direct_vga_0|draw~37                                                                                                                                                                                                                                                                                                                                                  ; 11      ;
; embcpumem:niosinst|direct_vga:direct_vga_0|vPos[2]                                                                                                                                                                                                                                                                                                                                                  ; 11      ;
; embcpumem:niosinst|direct_vga:direct_vga_0|vPos[3]                                                                                                                                                                                                                                                                                                                                                  ; 11      ;
; embcpumem:niosinst|direct_vga:direct_vga_0|hPos[1]                                                                                                                                                                                                                                                                                                                                                  ; 11      ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]                                                                                           ; 10      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_alu_result[29]~25                                                                                                                                                                                                                                                                                                                          ; 10      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|R_ctrl_jmp_direct                                                                                                                                                                                                                                                                                                                            ; 10      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|R_ctrl_br_cmp                                                                                                                                                                                                                                                                                                                                ; 10      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem|waitrequest                                                                                                                                                                                ; 10      ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0                                                                                                    ; 10      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|Equal132~0                                                                                                                                                                                                                                                                                                                                   ; 10      ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                               ; 10      ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                                                                                                                                                                                                                              ; 10      ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                                                                                                                                                                                                                                        ; 10      ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|i_addr[11]                                                                                                                                                                                                                                                                                                               ; 10      ;
; embcpumem:niosinst|direct_vga:direct_vga_0|draw~59                                                                                                                                                                                                                                                                                                                                                  ; 10      ;
; embcpumem:niosinst|direct_vga:direct_vga_0|draw~58                                                                                                                                                                                                                                                                                                                                                  ; 10      ;
; embcpumem:niosinst|direct_vga:direct_vga_0|vPos[7]                                                                                                                                                                                                                                                                                                                                                  ; 10      ;
; embcpumem:niosinst|direct_vga:direct_vga_0|hPos[9]                                                                                                                                                                                                                                                                                                                                                  ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                      ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                                                                     ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                                                                                                                     ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                                                                                                     ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                                                                                                                     ; 9       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|D_iw[7]                                                                                                                                                                                                                                                                                                                                      ; 9       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                                                               ; 9       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|R_ctrl_rdctl_inst                                                                                                                                                                                                                                                                                                                            ; 9       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|cp_ready~0                                                                                                                       ; 9       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                           ; 9       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                                                                                                                                                                                                              ; 9       ;
; embcpumem:niosinst|embcpumem_addr_router_001:addr_router_001|src_channel[2]~0                                                                                                                                                                                                                                                                                                                       ; 9       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                                                                                                                                                                                                                                        ; 9       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|draw~66                                                                                                                                                                                                                                                                                                                                                  ; 9       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|vPos[1]                                                                                                                                                                                                                                                                                                                                                  ; 9       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|vPos[6]                                                                                                                                                                                                                                                                                                                                                  ; 9       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|vPos[5]                                                                                                                                                                                                                                                                                                                                                  ; 9       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|Equal4~1                                                                                                                                                                                                                                                                                                                                                 ; 9       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|draw~2                                                                                                                                                                                                                                                                                                                                                   ; 9       ;
; embcpumem:niosinst|embcpumem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                                                                                                                                                   ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                                                                                                     ; 8       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|za_data[15]                                                                                                                                                                                                                                                                                                              ; 8       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|za_data[14]                                                                                                                                                                                                                                                                                                              ; 8       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|za_data[13]                                                                                                                                                                                                                                                                                                              ; 8       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|za_data[12]                                                                                                                                                                                                                                                                                                              ; 8       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|za_data[11]                                                                                                                                                                                                                                                                                                              ; 8       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|za_data[10]                                                                                                                                                                                                                                                                                                              ; 8       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|za_data[9]                                                                                                                                                                                                                                                                                                               ; 8       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|za_data[8]                                                                                                                                                                                                                                                                                                               ; 8       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|za_data[7]                                                                                                                                                                                                                                                                                                               ; 8       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|za_data[6]                                                                                                                                                                                                                                                                                                               ; 8       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|za_data[5]                                                                                                                                                                                                                                                                                                               ; 8       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|za_data[4]                                                                                                                                                                                                                                                                                                               ; 8       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|za_data[3]                                                                                                                                                                                                                                                                                                               ; 8       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|za_data[2]                                                                                                                                                                                                                                                                                                               ; 8       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|za_data[1]                                                                                                                                                                                                                                                                                                               ; 8       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|za_data[0]                                                                                                                                                                                                                                                                                                               ; 8       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|f_select                                                                                                                                                                                                                                                                                                                 ; 8       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                                                               ; 8       ;
; embcpumem:niosinst|embcpumem_cmd_xbar_mux:cmd_xbar_mux_001|src_data[33]                                                                                                                                                                                                                                                                                                                             ; 8       ;
; embcpumem:niosinst|embcpumem_cmd_xbar_mux:cmd_xbar_mux_001|src_data[35]                                                                                                                                                                                                                                                                                                                             ; 8       ;
; embcpumem:niosinst|embcpumem_cmd_xbar_mux:cmd_xbar_mux_001|src_data[34]                                                                                                                                                                                                                                                                                                                             ; 8       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                               ; 8       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                               ; 8       ;
; embcpumem:niosinst|embcpumem_cmd_xbar_mux:cmd_xbar_mux_001|src_data[32]                                                                                                                                                                                                                                                                                                                             ; 8       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                                                                                        ; 8       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[2]~0                                                                                                                                                                                                                                                                                                                        ; 8       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                                                               ; 8       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|D_ctrl_retaddr~0                                                                                                                                                                                                                                                                                                                             ; 8       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|D_iw[6]                                                                                                                                                                                                                                                                                                                                      ; 8       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|D_iw[8]                                                                                                                                                                                                                                                                                                                                      ; 8       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|write                                                                                                                                                                                                                                                                  ; 8       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                               ; 8       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                                                               ; 8       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src1[0]                                                                                                                                                                                                                                                                                                                                    ; 8       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000                                                                                                                                                                                                                                                                                                        ; 8       ;
; embcpumem:niosinst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                ; 8       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                                                                                                                                                                                                                                        ; 8       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|vPos[4]                                                                                                                                                                                                                                                                                                                                                  ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                                                                   ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                                                                           ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                                                                           ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                                                                           ; 7       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|rf_source_data[78]~2                                                                                                             ; 7       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2                                                                                                   ; 7       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|R_ctrl_break                                                                                                                                                                                                                                                                                                                                 ; 7       ;
; embcpumem:niosinst|embcpumem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|out_endofpacket~0                                                                                                                                                                                                                                                                                ; 7       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                                                                                                                                                                                                                                       ; 7       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk|jdo[35]                                                      ; 7       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem|MonAReg[3]                                                                                                                                                                                 ; 7       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem|MonAReg[4]                                                                                                                                                                                 ; 7       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem|MonAReg[2]                                                                                                                                                                                 ; 7       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                                                                                                                                                                                               ; 7       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                                                                                              ; 7       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:embcpumem_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr                                                                            ; 7       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                                                                                                                                                                                                                        ; 7       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|draw~68                                                                                                                                                                                                                                                                                                                                                  ; 7       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|draw~55                                                                                                                                                                                                                                                                                                                                                  ; 7       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|vPos[0]                                                                                                                                                                                                                                                                                                                                                  ; 7       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|draw~28                                                                                                                                                                                                                                                                                                                                                  ; 7       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|hPos[0]                                                                                                                                                                                                                                                                                                                                                  ; 7       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|hPos[10]                                                                                                                                                                                                                                                                                                                                                 ; 7       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|hPos[11]                                                                                                                                                                                                                                                                                                                                                 ; 7       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_alu_result[2]                                                                                                                                                                                                                                                                                                                              ; 7       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_alu_result[11]                                                                                                                                                                                                                                                                                                                             ; 7       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_alu_result[12]                                                                                                                                                                                                                                                                                                                             ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                                                                                                                                                                  ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                                                                                               ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                                                                                               ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                                                                                               ; 6       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                                                           ; 6       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|R_ctrl_exception                                                                                                                                                                                                                                                                                                                             ; 6       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|D_ctrl_b_is_dst~1                                                                                                                                                                                                                                                                                                                            ; 6       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~4                                                                                             ; 6       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|R_valid                                                                                                                                                                                                                                                                                                                                      ; 6       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem|Equal0~0                                                                                                                                                                                   ; 6       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                                                                                                                                                                                                               ; 6       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|av_waitrequest~3                                                                                                                                                                                                           ; 6       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|uav_read~0                                                                                                                                                                                                                 ; 6       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                                                                                                                                                                                                                               ; 6       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|uav_write                                                                                                                                                                                                                  ; 6       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|pending~10                                                                                                                                                                                                                                                                                                               ; 6       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|embcpumem_new_sdram_controller_0_input_efifo_module:the_embcpumem_new_sdram_controller_0_input_efifo_module|Equal1~0                                                                                                                                                                                                     ; 6       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|draw~63                                                                                                                                                                                                                                                                                                                                                  ; 6       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|video_r~11                                                                                                                                                                                                                                                                                                                                               ; 6       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|vPos[8]                                                                                                                                                                                                                                                                                                                                                  ; 6       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|vPos[9]                                                                                                                                                                                                                                                                                                                                                  ; 6       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|draw~16                                                                                                                                                                                                                                                                                                                                                  ; 6       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|Equal0~4                                                                                                                                                                                                                                                                                                                                                 ; 6       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_alu_result[3]                                                                                                                                                                                                                                                                                                                              ; 6       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_alu_result[4]                                                                                                                                                                                                                                                                                                                              ; 6       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_alu_result[5]                                                                                                                                                                                                                                                                                                                              ; 6       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_alu_result[6]                                                                                                                                                                                                                                                                                                                              ; 6       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_alu_result[7]                                                                                                                                                                                                                                                                                                                              ; 6       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                                                                                                                                                                                                                                                                                              ; 6       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                                                                                                                                                                                                                                                                                              ; 6       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                                                                                                                                                                                                                                                                                             ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~23                                                                                                                                                                                                                                                                                            ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~22                                                                                                                                                                                                                                                                                            ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~8                                                                                                                                                                                                                                                                                                                   ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~7                                                                                                                                                                                                                                                                                                                   ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                                                                                                                    ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                                                                                               ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                                                                                           ; 5       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|video_r~68                                                                                                                                                                                                                                                                                                                                               ; 5       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0                                                                                                 ; 5       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0                                                                                                 ; 5       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0                                                                                                 ; 5       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0                                                                                                 ; 5       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0                                                                                                 ; 5       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk|jdo[17]                                                      ; 5       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]                                                                                           ; 5       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0                                                                                                 ; 5       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|D_dst_regnum[4]~1                                                                                                                                                                                                                                                                                                                            ; 5       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|Equal101~5                                                                                                                                                                                                                                                                                                                                   ; 5       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_avalon_reg:the_embcpumem_nios2_qsys_0_nios2_avalon_reg|Equal0~2                                                                                                                                                                           ; 5       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk|jdo[34]                                                      ; 5       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                                                                                                                                                                                               ; 5       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                ; 5       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid                                                                                  ; 5       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                 ; 5       ;
; embcpumem:niosinst|embcpumem_cmd_xbar_demux:cmd_xbar_demux|src1_valid~0                                                                                                                                                                                                                                                                                                                             ; 5       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                                                                                                                                                         ; 5       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_status_reg_pie                                                                                                                                                                                                                                                                                                                             ; 5       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|hbreak_req~0                                                                                                                                                                                                                                                                                                                                 ; 5       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_arith_result[1]~7                                                                                                                                                                                                                                                                                                                          ; 5       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_arith_result[0]~6                                                                                                                                                                                                                                                                                                                          ; 5       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                                                                                                                                                                                                                               ; 5       ;
; embcpumem:niosinst|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid                                                                                                                                                                                                                                                                          ; 5       ;
; embcpumem:niosinst|embcpumem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                                                                                                                         ; 5       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|embcpumem_new_sdram_controller_0_input_efifo_module:the_embcpumem_new_sdram_controller_0_input_efifo_module|always2~1                                                                                                                                                                                                    ; 5       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|m0_write                                                                                                                         ; 5       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|LessThan1~0                                                                                                                                                                                                                                                                                                              ; 5       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|Selector32~0                                                                                                                                                                                                                                                                                                             ; 5       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_count[2]                                                                                                                                                                                                                                                                                                               ; 5       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|d_writedata[0]                                                                                                                                                                                                                                                                                                                               ; 5       ;
; embcpumem:niosinst|embcpumem_direct_vga_0_s1_translator:direct_vga_0_s1_translator|altera_merlin_slave_translator:direct_vga_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                ; 5       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:direct_vga_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                               ; 5       ;
; embcpumem:niosinst|embcpumem_addr_router_001:addr_router_001|Equal1~3                                                                                                                                                                                                                                                                                                                               ; 5       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                                                                                                                                                                                                                                                                                    ; 5       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|video_r~30                                                                                                                                                                                                                                                                                                                                               ; 5       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|draw~25                                                                                                                                                                                                                                                                                                                                                  ; 5       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|draw~11                                                                                                                                                                                                                                                                                                                                                  ; 5       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_alu_result[16]                                                                                                                                                                                                                                                                                                                             ; 5       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_alu_result[13]                                                                                                                                                                                                                                                                                                                             ; 5       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_alu_result[14]                                                                                                                                                                                                                                                                                                                             ; 5       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_alu_result[15]                                                                                                                                                                                                                                                                                                                             ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]~15                                                                                                                                                                                                                                                                                                 ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                                                                                                                                                                                                                                       ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                                                                                                                      ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                                                                                                                      ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                                                                                                                    ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7                                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                       ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                                                                                                                                                                                                                                       ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0                                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                    ; 4       ;
; embcpumem:niosinst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~0                                                                                                                                                                                                                                                       ; 4       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0                                                                                              ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src1[25]                                                                                                                                                                                                                                                                                                                                   ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src1[26]                                                                                                                                                                                                                                                                                                                                   ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src1[27]                                                                                                                                                                                                                                                                                                                                   ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src1[28]                                                                                                                                                                                                                                                                                                                                   ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src1[29]                                                                                                                                                                                                                                                                                                                                   ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src1[30]                                                                                                                                                                                                                                                                                                                                   ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|R_ctrl_wrctl_inst                                                                                                                                                                                                                                                                                                                            ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                                                         ; 4       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                                                                                                                                                                                                                ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|D_ctrl_shift_logical~0                                                                                                                                                                                                                                                                                                                       ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|D_iw[17]                                                                                                                                                                                                                                                                                                                                     ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|D_iw[18]                                                                                                                                                                                                                                                                                                                                     ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|D_iw[19]                                                                                                                                                                                                                                                                                                                                     ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|D_iw[20]                                                                                                                                                                                                                                                                                                                                     ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|Equal2~4                                                                                                                                                                                                                                                                                                                                     ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|Equal2~0                                                                                                                                                                                                                                                                                                                                     ; 4       ;
; embcpumem:niosinst|embcpumem_cmd_xbar_mux:cmd_xbar_mux|update_grant~1                                                                                                                                                                                                                                                                                                                               ; 4       ;
; embcpumem:niosinst|embcpumem_cmd_xbar_mux:cmd_xbar_mux_001|update_grant~1                                                                                                                                                                                                                                                                                                                           ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1                                                                                                      ; 4       ;
; embcpumem:niosinst|embcpumem_cmd_xbar_demux_001:cmd_xbar_demux_001|src0_valid~0                                                                                                                                                                                                                                                                                                                     ; 4       ;
; embcpumem:niosinst|embcpumem_cmd_xbar_demux:cmd_xbar_demux|src0_valid~0                                                                                                                                                                                                                                                                                                                             ; 4       ;
; embcpumem:niosinst|embcpumem_cmd_xbar_demux_001:cmd_xbar_demux_001|src1_valid~0                                                                                                                                                                                                                                                                                                                     ; 4       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|Selector36~2                                                                                                                                                                                                                                                                                                             ; 4       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|Selector12~0                                                                                                                                                                                                                                                                                                             ; 4       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|i_count[3]                                                                                                                                                                                                                                                                                                               ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src2[0]                                                                                                                                                                                                                                                                                                                                    ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src1[1]                                                                                                                                                                                                                                                                                                                                    ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src2[1]                                                                                                                                                                                                                                                                                                                                    ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src2[2]                                                                                                                                                                                                                                                                                                                                    ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src2[3]                                                                                                                                                                                                                                                                                                                                    ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src2[4]                                                                                                                                                                                                                                                                                                                                    ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted~0                                                                                                                                                                                                           ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:embcpumem_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0                                                                          ; 4       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                                                                                                                                                                                                                              ; 4       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|WideOr0~1                                                                                                                        ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|d_byteenable[0]                                                                                                                                                                                                                                                                                                                              ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|d_byteenable[1]                                                                                                                                                                                                                                                                                                                              ; 4       ;
; embcpumem:niosinst|embcpumem_addr_router_001:addr_router_001|Equal0~1                                                                                                                                                                                                                                                                                                                               ; 4       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                                                                                                                                                                                                                              ; 4       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_count[1]~0                                                                                                                                                                                                                                                                                                             ; 4       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_count[3]                                                                                                                                                                                                                                                                                                               ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|d_writedata[8]                                                                                                                                                                                                                                                                                                                               ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|d_writedata[9]                                                                                                                                                                                                                                                                                                                               ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|d_writedata[10]                                                                                                                                                                                                                                                                                                                              ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|d_writedata[11]                                                                                                                                                                                                                                                                                                                              ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|d_writedata[12]                                                                                                                                                                                                                                                                                                                              ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|d_writedata[15]                                                                                                                                                                                                                                                                                                                              ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|d_writedata[16]                                                                                                                                                                                                                                                                                                                              ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|d_writedata[13]                                                                                                                                                                                                                                                                                                                              ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|d_writedata[14]                                                                                                                                                                                                                                                                                                                              ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|d_writedata[3]                                                                                                                                                                                                                                                                                                                               ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|d_writedata[1]                                                                                                                                                                                                                                                                                                                               ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|d_writedata[2]                                                                                                                                                                                                                                                                                                                               ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|d_writedata[4]                                                                                                                                                                                                                                                                                                                               ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|d_writedata[5]                                                                                                                                                                                                                                                                                                                               ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|d_writedata[6]                                                                                                                                                                                                                                                                                                                               ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|d_writedata[7]                                                                                                                                                                                                                                                                                                                               ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|d_writedata[17]                                                                                                                                                                                                                                                                                                                              ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|d_writedata[18]                                                                                                                                                                                                                                                                                                                              ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|d_writedata[19]                                                                                                                                                                                                                                                                                                                              ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|d_writedata[20]                                                                                                                                                                                                                                                                                                                              ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|d_writedata[21]                                                                                                                                                                                                                                                                                                                              ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|d_writedata[22]                                                                                                                                                                                                                                                                                                                              ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|d_writedata[23]                                                                                                                                                                                                                                                                                                                              ; 4       ;
; embcpumem:niosinst|embcpumem_direct_vga_0_s1_translator:direct_vga_0_s1_translator|altera_merlin_slave_translator:direct_vga_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:direct_vga_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0                                                                                                                       ; 4       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|Equal1~9                                                                                                                                                                                                                                                                                                                                                 ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_tck:the_embcpumem_nios2_qsys_0_jtag_debug_module_tck|Mux37~0                                                            ; 4       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|Selector26~4                                                                                                                                                                                                                                                                                                             ; 4       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|WideOr16~0                                                                                                                                                                                                                                                                                                               ; 4       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|embcpumem_new_sdram_controller_0_input_efifo_module:the_embcpumem_new_sdram_controller_0_input_efifo_module|rd_data[41]~1                                                                                                                                                                                                ; 4       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|video_r~31                                                                                                                                                                                                                                                                                                                                               ; 4       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|Equal1~6                                                                                                                                                                                                                                                                                                                                                 ; 4       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|LessThan2~0                                                                                                                                                                                                                                                                                                                                              ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_tck:the_embcpumem_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                             ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16                                                                                                                                                                       ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_register_bank_b_module:embcpumem_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_c2h1:auto_generated|q_b[1]                                                                                                                                                                                         ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_register_bank_b_module:embcpumem_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_c2h1:auto_generated|q_b[2]                                                                                                                                                                                         ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_register_bank_b_module:embcpumem_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_c2h1:auto_generated|q_b[3]                                                                                                                                                                                         ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_register_bank_b_module:embcpumem_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_c2h1:auto_generated|q_b[4]                                                                                                                                                                                         ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_register_bank_b_module:embcpumem_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_c2h1:auto_generated|q_b[5]                                                                                                                                                                                         ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_register_bank_b_module:embcpumem_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_c2h1:auto_generated|q_b[6]                                                                                                                                                                                         ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_register_bank_b_module:embcpumem_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_c2h1:auto_generated|q_b[7]                                                                                                                                                                                         ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_register_bank_b_module:embcpumem_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_c2h1:auto_generated|q_b[0]                                                                                                                                                                                         ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src1[2]                                                                                                                                                                                                                                                                                                                                    ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src1[3]                                                                                                                                                                                                                                                                                                                                    ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src1[4]                                                                                                                                                                                                                                                                                                                                    ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src1[5]                                                                                                                                                                                                                                                                                                                                    ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src1[6]                                                                                                                                                                                                                                                                                                                                    ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src1[7]                                                                                                                                                                                                                                                                                                                                    ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src1[8]                                                                                                                                                                                                                                                                                                                                    ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src1[9]                                                                                                                                                                                                                                                                                                                                    ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src1[10]                                                                                                                                                                                                                                                                                                                                   ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src1[11]                                                                                                                                                                                                                                                                                                                                   ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src1[12]                                                                                                                                                                                                                                                                                                                                   ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src1[13]                                                                                                                                                                                                                                                                                                                                   ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src1[14]                                                                                                                                                                                                                                                                                                                                   ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src1[15]                                                                                                                                                                                                                                                                                                                                   ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src1[16]                                                                                                                                                                                                                                                                                                                                   ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src1[17]                                                                                                                                                                                                                                                                                                                                   ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src1[18]                                                                                                                                                                                                                                                                                                                                   ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src1[19]                                                                                                                                                                                                                                                                                                                                   ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src1[20]                                                                                                                                                                                                                                                                                                                                   ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src1[21]                                                                                                                                                                                                                                                                                                                                   ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src1[22]                                                                                                                                                                                                                                                                                                                                   ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src1[23]                                                                                                                                                                                                                                                                                                                                   ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src1[24]                                                                                                                                                                                                                                                                                                                                   ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|d_writedata[31]                                                                                                                                                                                                                                                                                                                              ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|d_writedata[24]                                                                                                                                                                                                                                                                                                                              ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|d_writedata[25]                                                                                                                                                                                                                                                                                                                              ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|d_writedata[26]                                                                                                                                                                                                                                                                                                                              ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|d_writedata[27]                                                                                                                                                                                                                                                                                                                              ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|d_writedata[28]                                                                                                                                                                                                                                                                                                                              ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|d_writedata[29]                                                                                                                                                                                                                                                                                                                              ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_alu_result[17]                                                                                                                                                                                                                                                                                                                             ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_alu_result[18]                                                                                                                                                                                                                                                                                                                             ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_alu_result[19]                                                                                                                                                                                                                                                                                                                             ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_alu_result[20]                                                                                                                                                                                                                                                                                                                             ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_alu_result[21]                                                                                                                                                                                                                                                                                                                             ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_alu_result[22]                                                                                                                                                                                                                                                                                                                             ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_alu_result[23]                                                                                                                                                                                                                                                                                                                             ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|d_writedata[30]                                                                                                                                                                                                                                                                                                                              ; 4       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_tck:the_embcpumem_nios2_qsys_0_jtag_debug_module_tck|sr[0]                                                              ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8                                                                                                                                                                                                                                                                                                                     ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                  ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                                                                                                                             ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                        ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                        ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                                                                   ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                                                                               ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|D_ctrl_logic~9                                                                                                                                                                                                                                                                                                                               ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23]                                                      ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]                                                      ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_oci_debug:the_embcpumem_nios2_qsys_0_nios2_oci_debug|monitor_error                                                                                                                                                                        ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]                                                      ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]                                                      ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31]                                                      ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]                                                      ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]                                                      ; 3       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[15]                                                                                     ; 3       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[7]                                                                                      ; 3       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[8]                                                                                      ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src1[31]                                                                                                                                                                                                                                                                                                                                   ; 3       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[0]                                                                                      ; 3       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[9]                                                                                      ; 3       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[1]                                                                                      ; 3       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[10]                                                                                     ; 3       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[2]                                                                                      ; 3       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[11]                                                                                     ; 3       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[3]                                                                                      ; 3       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[12]                                                                                     ; 3       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[4]                                                                                      ; 3       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[13]                                                                                     ; 3       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[5]                                                                                      ; 3       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                                           ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[0]                                                                                                                                                                                                                                                                                                                             ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_bstatus_reg                                                                                                                                                                                                                                                                                                                                ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_estatus_reg                                                                                                                                                                                                                                                                                                                                ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk|jdo[20]                                                      ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21]                                                      ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_avalon_reg:the_embcpumem_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                               ; 3       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[14]                                                                                     ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|av_ld_rshift8~0                                                                                                                                                                                                                                                                                                                              ; 3       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[6]                                                                                      ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|D_ctrl_exception~1                                                                                                                                                                                                                                                                                                                           ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|Equal2~10                                                                                                                                                                                                                                                                                                                                    ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0                                                                                                                                                                                                                                                                                                                ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk|jdo[25]                                                      ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_avalon_reg:the_embcpumem_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0                                                                                                                                                               ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|address[0]                                                                                                                                                                                                                                                             ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|writedata[0]                                                                                                                                                                                                                                                           ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|debugaccess                                                                                                                                                                                                                                                            ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]                                                      ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]                                                      ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]                                                      ; 3       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                                                                                                                                                                                                                ; 3       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                                                                                                                                                                                                                ; 3       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|i_count~0                                                                                                                                                                                                                                                                                                                ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_cmp_result                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|R_ctrl_br_nxt~0                                                                                                                                                                                                                                                                                                                              ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|D_iw[9]                                                                                                                                                                                                                                                                                                                                      ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|D_iw[10]                                                                                                                                                                                                                                                                                                                                     ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|R_ctrl_force_src2_zero                                                                                                                                                                                                                                                                                                                       ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|R_ctrl_br                                                                                                                                                                                                                                                                                                                                    ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|F_pc[3]                                                                                                                                                                                                                                                                                                                                      ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|Equal2~3                                                                                                                                                                                                                                                                                                                                     ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|Equal2~2                                                                                                                                                                                                                                                                                                                                     ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|Equal101~0                                                                                                                                                                                                                                                                                                                                   ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|read                                                                                                                                                                                                                                                                   ; 3       ;
; embcpumem:niosinst|embcpumem_cmd_xbar_mux:cmd_xbar_mux|WideOr1                                                                                                                                                                                                                                                                                                                                      ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                                                                              ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                ; 3       ;
; embcpumem:niosinst|embcpumem_addr_router:addr_router|Equal1~4                                                                                                                                                                                                                                                                                                                                       ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|F_pc[9]                                                                                                                                                                                                                                                                                                                                      ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                                                                                         ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                           ; 3       ;
; embcpumem:niosinst|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0                                                                                                                                                                                                                                                         ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|D_iw[26]                                                                                                                                                                                                                                                                                                                                     ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|D_iw[25]                                                                                                                                                                                                                                                                                                                                     ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|D_iw[24]                                                                                                                                                                                                                                                                                                                                     ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|D_iw[23]                                                                                                                                                                                                                                                                                                                                     ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|D_iw[22]                                                                                                                                                                                                                                                                                                                                     ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_oci_debug:the_embcpumem_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                                        ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk|ir[0]                                                        ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe                                         ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk|ir[1]                                                        ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|d_byteenable[2]                                                                                                                                                                                                                                                                                                                              ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|d_byteenable[3]                                                                                                                                                                                                                                                                                                                              ; 3       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|Selector10~0                                                                                                                                                                                                                                                                                                             ; 3       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_count[1]~6                                                                                                                                                                                                                                                                                                             ; 3       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_count[1]~2                                                                                                                                                                                                                                                                                                             ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:direct_vga_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                               ; 3       ;
; embcpumem:niosinst|embcpumem_direct_vga_0_s1_translator:direct_vga_0_s1_translator|altera_merlin_slave_translator:direct_vga_0_s1_translator|read_latency_shift_reg~1                                                                                                                                                                                                                               ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src2[5]                                                                                                                                                                                                                                                                                                                                    ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src2[6]                                                                                                                                                                                                                                                                                                                                    ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src2[7]                                                                                                                                                                                                                                                                                                                                    ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src2[8]                                                                                                                                                                                                                                                                                                                                    ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src2[9]                                                                                                                                                                                                                                                                                                                                    ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src2[10]                                                                                                                                                                                                                                                                                                                                   ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src2[11]                                                                                                                                                                                                                                                                                                                                   ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src2[12]                                                                                                                                                                                                                                                                                                                                   ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src2[13]                                                                                                                                                                                                                                                                                                                                   ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src2[14]                                                                                                                                                                                                                                                                                                                                   ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src2[15]                                                                                                                                                                                                                                                                                                                                   ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|d_write_nxt                                                                                                                                                                                                                                                                                                                                  ; 3       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]                                                                                                ; 3       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|embcpumem_new_sdram_controller_0_input_efifo_module:the_embcpumem_new_sdram_controller_0_input_efifo_module|wr_address                                                                                                                                                                                                   ; 3       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|Selector28~0                                                                                                                                                                                                                                                                                                             ; 3       ;
; embcpumem:niosinst|embcpumem_addr_router_001:addr_router_001|Equal2~2                                                                                                                                                                                                                                                                                                                               ; 3       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|embcpumem_new_sdram_controller_0_input_efifo_module:the_embcpumem_new_sdram_controller_0_input_efifo_module|rd_data[40]~3                                                                                                                                                                                                ; 3       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|embcpumem_new_sdram_controller_0_input_efifo_module:the_embcpumem_new_sdram_controller_0_input_efifo_module|rd_data[27]~0                                                                                                                                                                                                ; 3       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|active_rnw                                                                                                                                                                                                                                                                                                               ; 3       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|WideOr8~0                                                                                                                                                                                                                                                                                                                ; 3       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                                                                                                                                                                                                                         ; 3       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                                                                                                                                                                                                                                                                              ; 3       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|video_r~44                                                                                                                                                                                                                                                                                                                                               ; 3       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|in_leds[15]                                                                                                                                                                                                                                                                                                                                              ; 3       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|in_leds[16]                                                                                                                                                                                                                                                                                                                                              ; 3       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|video_r~32                                                                                                                                                                                                                                                                                                                                               ; 3       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|in_leds[13]                                                                                                                                                                                                                                                                                                                                              ; 3       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|video_r~29                                                                                                                                                                                                                                                                                                                                               ; 3       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|in_leds[4]                                                                                                                                                                                                                                                                                                                                               ; 3       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|video_r~18                                                                                                                                                                                                                                                                                                                                               ; 3       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|video_r~17                                                                                                                                                                                                                                                                                                                                               ; 3       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|draw~61                                                                                                                                                                                                                                                                                                                                                  ; 3       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|draw~47                                                                                                                                                                                                                                                                                                                                                  ; 3       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|Equal1~7                                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|draw~45                                                                                                                                                                                                                                                                                                                                                  ; 3       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|draw~32                                                                                                                                                                                                                                                                                                                                                  ; 3       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|draw~31                                                                                                                                                                                                                                                                                                                                                  ; 3       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|draw~30                                                                                                                                                                                                                                                                                                                                                  ; 3       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|vPos[10]                                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|vPos[11]                                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|hPos[28]                                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|hPos[29]                                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|hPos[30]                                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|hPos[31]                                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|Equal0~6                                                                                                                                                                                                                                                                                                                                                 ; 3       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|draw~7                                                                                                                                                                                                                                                                                                                                                   ; 3       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|draw~5                                                                                                                                                                                                                                                                                                                                                   ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_tck:the_embcpumem_nios2_qsys_0_jtag_debug_module_tck|sr[15]                                                             ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_tck:the_embcpumem_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                              ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[31]                                                                                                                                                                                                                                                                                                                       ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[27]                                                                                                                                                                                                                                                                                                                       ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[28]                                                                                                                                                                                                                                                                                                                       ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[29]                                                                                                                                                                                                                                                                                                                       ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[0]                                                                                                                                                                                                                                                                                                                        ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[26]                                                                                                                                                                                                                                                                                                                       ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[30]                                                                                                                                                                                                                                                                                                                       ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src2[25]                                                                                                                                                                                                                                                                                                                                   ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src2[26]                                                                                                                                                                                                                                                                                                                                   ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src2[27]                                                                                                                                                                                                                                                                                                                                   ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src2[28]                                                                                                                                                                                                                                                                                                                                   ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src2[29]                                                                                                                                                                                                                                                                                                                                   ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src2[30]                                                                                                                                                                                                                                                                                                                                   ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_tck:the_embcpumem_nios2_qsys_0_jtag_debug_module_tck|sr[35]                                                             ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data[7]                                                                                                                                                                                                                                                                                                                          ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[1]                                                                                                                                                                                                                                                                                                                        ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[25]                                                                                                                                                                                                                                                                                                                       ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|F_pc[0]                                                                                                                                                                                                                                                                                                                                      ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|F_pc[1]                                                                                                                                                                                                                                                                                                                                      ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|F_pc[2]                                                                                                                                                                                                                                                                                                                                      ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|F_pc[4]                                                                                                                                                                                                                                                                                                                                      ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|F_pc[5]                                                                                                                                                                                                                                                                                                                                      ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|F_pc[6]                                                                                                                                                                                                                                                                                                                                      ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|F_pc[7]                                                                                                                                                                                                                                                                                                                                      ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|F_pc[8]                                                                                                                                                                                                                                                                                                                                      ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|F_pc[10]                                                                                                                                                                                                                                                                                                                                     ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|F_pc[11]                                                                                                                                                                                                                                                                                                                                     ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_oci_debug:the_embcpumem_nios2_qsys_0_nios2_oci_debug|jtag_break                                                                                                                                                                           ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[2]                                                                                                                                                                                                                                                                                                                        ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[3]                                                                                                                                                                                                                                                                                                                        ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[4]                                                                                                                                                                                                                                                                                                                        ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[5]                                                                                                                                                                                                                                                                                                                        ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[6]                                                                                                                                                                                                                                                                                                                        ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[7]                                                                                                                                                                                                                                                                                                                        ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[8]                                                                                                                                                                                                                                                                                                                        ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[9]                                                                                                                                                                                                                                                                                                                        ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[10]                                                                                                                                                                                                                                                                                                                       ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[11]                                                                                                                                                                                                                                                                                                                       ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[12]                                                                                                                                                                                                                                                                                                                       ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[16]                                                                                                                                                                                                                                                                                                                       ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[13]                                                                                                                                                                                                                                                                                                                       ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[14]                                                                                                                                                                                                                                                                                                                       ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[15]                                                                                                                                                                                                                                                                                                                       ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[17]                                                                                                                                                                                                                                                                                                                       ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[18]                                                                                                                                                                                                                                                                                                                       ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[19]                                                                                                                                                                                                                                                                                                                       ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[20]                                                                                                                                                                                                                                                                                                                       ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[21]                                                                                                                                                                                                                                                                                                                       ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[22]                                                                                                                                                                                                                                                                                                                       ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[23]                                                                                                                                                                                                                                                                                                                       ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[24]                                                                                                                                                                                                                                                                                                                       ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src2[16]                                                                                                                                                                                                                                                                                                                                   ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src2[17]                                                                                                                                                                                                                                                                                                                                   ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src2[18]                                                                                                                                                                                                                                                                                                                                   ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src2[19]                                                                                                                                                                                                                                                                                                                                   ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src2[20]                                                                                                                                                                                                                                                                                                                                   ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src2[21]                                                                                                                                                                                                                                                                                                                                   ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src2[22]                                                                                                                                                                                                                                                                                                                                   ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src2[23]                                                                                                                                                                                                                                                                                                                                   ; 3       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src2[24]                                                                                                                                                                                                                                                                                                                                   ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~7                                                                                                                                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9                                                                                                                                                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0                                                                                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3                                                                                                                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1                                                                                                                                                                                                                                                                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0                                                                                                                                                                                                                                                                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1                                                                                                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~2                                                                                                                                                                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~1                                                                                                                                                                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~0                                                                                                                                                                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                    ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|D_wr_dst_reg~3                                                                                                                                                                                                                                                                                                                               ; 2       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|Selector36~4                                                                                                                                                                                                                                                                                                             ; 2       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|m_next~19                                                                                                                                                                                                                                                                                                                ; 2       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|Selector26~6                                                                                                                                                                                                                                                                                                             ; 2       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~34                                                                                                    ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_tck:the_embcpumem_nios2_qsys_0_jtag_debug_module_tck|sr[10]                                                             ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_tck:the_embcpumem_nios2_qsys_0_jtag_debug_module_tck|sr[11]                                                             ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_tck:the_embcpumem_nios2_qsys_0_jtag_debug_module_tck|sr[12]                                                             ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_tck:the_embcpumem_nios2_qsys_0_jtag_debug_module_tck|sr[13]                                                             ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_tck:the_embcpumem_nios2_qsys_0_jtag_debug_module_tck|sr[14]                                                             ; 2       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~32                                                                                                    ; 2       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~31                                                                                                    ; 2       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~30                                                                                                    ; 2       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~29                                                                                                    ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_tck:the_embcpumem_nios2_qsys_0_jtag_debug_module_tck|sr[9]                                                              ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]                                                      ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11]                                                      ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12]                                                      ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13]                                                      ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15]                                                      ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14]                                                      ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_tck:the_embcpumem_nios2_qsys_0_jtag_debug_module_tck|sr[16]                                                             ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9]                                                       ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_tck:the_embcpumem_nios2_qsys_0_jtag_debug_module_tck|sr[24]                                                             ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk|jdo[8]                                                       ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_tck:the_embcpumem_nios2_qsys_0_jtag_debug_module_tck|sr[8]                                                              ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem|MonDReg[7]                                                                                                                                                                                 ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem|MonDReg[9]                                                                                                                                                                                 ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem|MonDReg[10]                                                                                                                                                                                ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem|MonDReg[15]                                                                                                                                                                                ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem|MonDReg[13]                                                                                                                                                                                ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16]                                                      ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]                                                      ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem|MonDReg[21]                                                                                                                                                                                ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_tck:the_embcpumem_nios2_qsys_0_jtag_debug_module_tck|sr[23]                                                             ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem|MonDReg[17]                                                                                                                                                                                ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem|MonDReg[23]                                                                                                                                                                                ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem|MonDReg[22]                                                                                                                                                                                ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem|MonDReg[6]                                                                                                                                                                                 ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem|cfgrom_readdata[24]~0                                                                                                                                                                      ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_oci_debug:the_embcpumem_nios2_qsys_0_nios2_oci_debug|resetlatch                                                                                                                                                                           ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem|MonDReg[31]                                                                                                                                                                                ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem|MonDReg[30]                                                                                                                                                                                ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem|MonDReg[28]                                                                                                                                                                                ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7]                                                       ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem|MonDReg[16]                                                                                                                                                                                ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_oci_debug:the_embcpumem_nios2_qsys_0_nios2_oci_debug|monitor_go                                                                                                                                                                           ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem|MonDReg[19]                                                                                                                                                                                ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem|MonDReg[20]                                                                                                                                                                                ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_tck:the_embcpumem_nios2_qsys_0_jtag_debug_module_tck|sr[22]                                                             ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_tck:the_embcpumem_nios2_qsys_0_jtag_debug_module_tck|sr[18]                                                             ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_tck:the_embcpumem_nios2_qsys_0_jtag_debug_module_tck|sr[19]                                                             ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_tck:the_embcpumem_nios2_qsys_0_jtag_debug_module_tck|sr[33]                                                             ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_tck:the_embcpumem_nios2_qsys_0_jtag_debug_module_tck|sr[32]                                                             ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_tck:the_embcpumem_nios2_qsys_0_jtag_debug_module_tck|sr[30]                                                             ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem|MonDReg[26]                                                                                                                                                                                ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem|MonDReg[27]                                                                                                                                                                                ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_tck:the_embcpumem_nios2_qsys_0_jtag_debug_module_tck|sr[29]                                                             ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem|MonDReg[25]                                                                                                                                                                                ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6]                                                       ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_tck:the_embcpumem_nios2_qsys_0_jtag_debug_module_tck|sr[6]                                                              ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_shift_rot_fill_bit~0                                                                                                                                                                                                                                                                                                                       ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_tck:the_embcpumem_nios2_qsys_0_jtag_debug_module_tck|sr[17]                                                             ; 2       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|Add0~1                                                                                              ; 2       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                                                                                                ; 2       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|za_valid                                                                                                                                                                                                                                                                                                                 ; 2       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|control[0]                                                                                                                                                                                                                                                                                                                                               ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_avalon_reg:the_embcpumem_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                                                    ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_tck:the_embcpumem_nios2_qsys_0_jtag_debug_module_tck|sr[20]                                                             ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_tck:the_embcpumem_nios2_qsys_0_jtag_debug_module_tck|sr[21]                                                             ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|writedata[3]                                                                                                                                                                                                                                                           ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_tck:the_embcpumem_nios2_qsys_0_jtag_debug_module_tck|sr[25]                                                             ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33]                                                      ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk|jdo[32]                                                      ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_tck:the_embcpumem_nios2_qsys_0_jtag_debug_module_tck|sr[27]                                                             ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_tck:the_embcpumem_nios2_qsys_0_jtag_debug_module_tck|sr[28]                                                             ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_tck:the_embcpumem_nios2_qsys_0_jtag_debug_module_tck|sr[34]                                                             ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_tck:the_embcpumem_nios2_qsys_0_jtag_debug_module_tck|sr[26]                                                             ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_tck:the_embcpumem_nios2_qsys_0_jtag_debug_module_tck|sr[36]~21                                                          ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|writedata[1]                                                                                                                                                                                                                                                           ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5]                                                       ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_tck:the_embcpumem_nios2_qsys_0_jtag_debug_module_tck|sr[5]                                                              ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[31]                                                                                                                                                                                       ; 2       ;
; embcpumem:niosinst|embcpumem_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                                                                                                                                         ; 2       ;
; embcpumem:niosinst|embcpumem_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                                                                                                                                          ; 2       ;
; embcpumem:niosinst|embcpumem_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                                                                                                                          ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_control_rd_data[0]~0                                                                                                                                                                                                                                                                                                                       ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_logic_result[0]~32                                                                                                                                                                                                                                                                                                                         ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_logic_result[31]~30                                                                                                                                                                                                                                                                                                                        ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_arith_src1[31]                                                                                                                                                                                                                                                                                                                             ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_arith_src2[31]                                                                                                                                                                                                                                                                                                                             ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_invert_arith_src_msb                                                                                                                                                                                                                                                                                                                       ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_src2[31]                                                                                                                                                                                                                                                                                                                                   ; 2       ;
; embcpumem:niosinst|embcpumem_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                                                                                                                                                          ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_logic_result[25]~29                                                                                                                                                                                                                                                                                                                        ; 2       ;
; embcpumem:niosinst|embcpumem_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                                                                                                                                                          ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_logic_result[1]~28                                                                                                                                                                                                                                                                                                                         ; 2       ;
; embcpumem:niosinst|embcpumem_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                                                                                                                                                          ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_logic_result[26]~27                                                                                                                                                                                                                                                                                                                        ; 2       ;
; embcpumem:niosinst|embcpumem_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                                                                                                                         ; 2       ;
; embcpumem:niosinst|embcpumem_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                                                                                                                                                          ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_logic_result[27]~26                                                                                                                                                                                                                                                                                                                        ; 2       ;
; embcpumem:niosinst|embcpumem_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                                                                                                                                         ; 2       ;
; embcpumem:niosinst|embcpumem_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                                                                                                                                                          ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_logic_result[28]~25                                                                                                                                                                                                                                                                                                                        ; 2       ;
; embcpumem:niosinst|embcpumem_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                                                                                                                                                         ; 2       ;
; embcpumem:niosinst|embcpumem_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                                                                                                                                                          ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_logic_result[29]~24                                                                                                                                                                                                                                                                                                                        ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[29]                                                                                                                                                                                       ; 2       ;
; embcpumem:niosinst|embcpumem_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                                                                                                                                         ; 2       ;
; embcpumem:niosinst|embcpumem_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                                                                                                                                                          ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[17]                                                                                                                                                                                       ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[18]                                                                                                                                                                                       ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[19]                                                                                                                                                                                       ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[20]                                                                                                                                                                                       ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[7]                                                                                                                                                                                        ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[8]                                                                                                                                                                                        ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[9]                                                                                                                                                                                        ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[10]                                                                                                                                                                                       ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[27]                                                                                                                                                                                       ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[21]                                                                                                                                                                                       ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|D_ctrl_retaddr~4                                                                                                                                                                                                                                                                                                                             ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|D_ctrl_exception~2                                                                                                                                                                                                                                                                                                                           ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|D_ctrl_break~0                                                                                                                                                                                                                                                                                                                               ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|D_ctrl_jmp_direct~0                                                                                                                                                                                                                                                                                                                          ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[28]                                                                                                                                                                                       ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[15]                                                                                                                                                                                       ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[16]                                                                                                                                                                                       ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[5]                                                                                                                                                                                        ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[12]                                                                                                                                                                                       ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[13]                                                                                                                                                                                       ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[11]                                                                                                                                                                                       ; 2       ;
; embcpumem:niosinst|embcpumem_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                                                           ; 2       ;
; embcpumem:niosinst|embcpumem_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                                                       ; 2       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                                                                               ; 2       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|Equal0~0                                                                                            ; 2       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~0                                                                                ; 2       ;
; embcpumem:niosinst|embcpumem_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|grant[0]~1                                                                                                                                                                                                                                                                                                      ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|F_pc_no_crst_nxt[22]~4                                                                                                                                                                                                                                                                                                                       ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|R_ctrl_uncond_cti_non_br                                                                                                                                                                                                                                                                                                                     ; 2       ;
; embcpumem:niosinst|embcpumem_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|grant[0]~1                                                                                                                                                                                                                                                                                                  ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[1]                                                                                                                                                                                        ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[2]                                                                                                                                                                                        ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[0]                                                                                                                                                                                        ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_logic_result[30]~23                                                                                                                                                                                                                                                                                                                        ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[30]                                                                                                                                                                                       ; 2       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|state                                                                                                                                                                                                                                                                                                                                                    ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_avalon_reg:the_embcpumem_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]                                                                                                                                                                     ; 2       ;
; embcpumem:niosinst|direct_vga:direct_vga_0|start_frame~2                                                                                                                                                                                                                                                                                                                                            ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|R_ctrl_crst                                                                                                                                                                                                                                                                                                                                  ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_oci_debug:the_embcpumem_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                          ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_oci_debug:the_embcpumem_nios2_qsys_0_nios2_oci_debug|break_on_reset                                                                                                                                                                       ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[14]                                                                                                                                                                                       ; 2       ;
; embcpumem:niosinst|embcpumem_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                                                                                                                                                         ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[26]                                                                                                                                                                                       ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[25]                                                                                                                                                                                       ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[24]                                                                                                                                                                                       ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[23]                                                                                                                                                                                       ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[22]                                                                                                                                                                                       ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[6]                                                                                                                                                                                        ; 2       ;
; embcpumem:niosinst|embcpumem_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                                                                                                                                                          ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|E_stall~4                                                                                                                                                                                                                                                                                                                                    ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|av_ld_aligning_data_nxt~2                                                                                                                                                                                                                                                                                                                    ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|av_ld_waiting_for_data_nxt~0                                                                                                                                                                                                                                                                                                                 ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|av_ld_aligning_data_nxt~0                                                                                                                                                                                                                                                                                                                    ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|D_dst_regnum[0]~6                                                                                                                                                                                                                                                                                                                            ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|D_dst_regnum[2]~5                                                                                                                                                                                                                                                                                                                            ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|D_dst_regnum[3]~4                                                                                                                                                                                                                                                                                                                            ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|D_dst_regnum[4]~3                                                                                                                                                                                                                                                                                                                            ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|D_dst_regnum[1]~2                                                                                                                                                                                                                                                                                                                            ; 2       ;
; embcpumem:niosinst|embcpumem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|out_data[15]~38                                                                                                                                                                                                                                                                                  ; 2       ;
; embcpumem:niosinst|embcpumem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|out_data[14]~37                                                                                                                                                                                                                                                                                  ; 2       ;
; embcpumem:niosinst|embcpumem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|out_data[13]~36                                                                                                                                                                                                                                                                                  ; 2       ;
; embcpumem:niosinst|embcpumem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|out_data[12]~35                                                                                                                                                                                                                                                                                  ; 2       ;
; embcpumem:niosinst|embcpumem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|out_data[11]~34                                                                                                                                                                                                                                                                                  ; 2       ;
; embcpumem:niosinst|embcpumem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|out_data[10]~33                                                                                                                                                                                                                                                                                  ; 2       ;
; embcpumem:niosinst|embcpumem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|out_data[9]~32                                                                                                                                                                                                                                                                                   ; 2       ;
; embcpumem:niosinst|embcpumem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|out_data[8]~31                                                                                                                                                                                                                                                                                   ; 2       ;
; embcpumem:niosinst|embcpumem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|out_data[7]~30                                                                                                                                                                                                                                                                                   ; 2       ;
; embcpumem:niosinst|embcpumem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|out_data[6]~29                                                                                                                                                                                                                                                                                   ; 2       ;
; embcpumem:niosinst|embcpumem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|out_data[5]~28                                                                                                                                                                                                                                                                                   ; 2       ;
; embcpumem:niosinst|embcpumem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|out_data[4]~27                                                                                                                                                                                                                                                                                   ; 2       ;
; embcpumem:niosinst|embcpumem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|out_data[3]~26                                                                                                                                                                                                                                                                                   ; 2       ;
; embcpumem:niosinst|embcpumem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|out_data[2]~25                                                                                                                                                                                                                                                                                   ; 2       ;
; embcpumem:niosinst|embcpumem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|out_data[1]~24                                                                                                                                                                                                                                                                                   ; 2       ;
; embcpumem:niosinst|embcpumem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|out_data[0]~23                                                                                                                                                                                                                                                                                   ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|Equal101~4                                                                                                                                                                                                                                                                                                                                   ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_oci_debug:the_embcpumem_nios2_qsys_0_nios2_oci_debug|always1~0                                                                                                                                                                            ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_avalon_reg:the_embcpumem_nios2_qsys_0_nios2_avalon_reg|Equal0~1                                                                                                                                                                           ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_avalon_reg:the_embcpumem_nios2_qsys_0_nios2_avalon_reg|Equal0~0                                                                                                                                                                           ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem|jtag_rd                                                                                                                                                                                    ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem|jtag_ram_rd                                                                                                                                                                                ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7                                                                                                                                                                           ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|address[7]                                                                                                                                                                                                                                                             ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem|MonAReg[9]                                                                                                                                                                                 ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6                                                                                                                                                                           ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|address[6]                                                                                                                                                                                                                                                             ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem|MonAReg[8]                                                                                                                                                                                 ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5                                                                                                                                                                           ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|address[5]                                                                                                                                                                                                                                                             ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem|MonAReg[7]                                                                                                                                                                                 ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4                                                                                                                                                                           ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|address[4]                                                                                                                                                                                                                                                             ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem|MonAReg[6]                                                                                                                                                                                 ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3                                                                                                                                                                           ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|address[3]                                                                                                                                                                                                                                                             ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem|MonAReg[5]                                                                                                                                                                                 ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2                                                                                                                                                                           ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|address[2]                                                                                                                                                                                                                                                             ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1                                                                                                                                                                           ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|address[1]                                                                                                                                                                                                                                                             ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0                                                                                                                                                                           ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem|ociram_wr_en                                                                                                                                                                               ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem|jtag_ram_wr                                                                                                                                                                                ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk|jxuir                                                        ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_tck:the_embcpumem_nios2_qsys_0_jtag_debug_module_tck|sr[36]                                                             ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_tck:the_embcpumem_nios2_qsys_0_jtag_debug_module_tck|sr[37]                                                             ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4]                                                       ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem|MonDReg[2]                                                                                                                                                                                 ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper|embcpumem_nios2_qsys_0_jtag_debug_module_tck:the_embcpumem_nios2_qsys_0_jtag_debug_module_tck|sr[4]                                                              ; 2       ;
; embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|Selector19~0                                                                                                                                                                                                                                                                                                             ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[31]~33                                                                                                                                                                                                                                                                                                                          ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[7]                                                                                                                                                                                                                                                                                                                          ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[15]~32                                                                                                                                                                                                                                                                                                                          ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[16]~31                                                                                                                                                                                                                                                                                                                          ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[17]~30                                                                                                                                                                                                                                                                                                                          ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[18]~29                                                                                                                                                                                                                                                                                                                          ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[19]~28                                                                                                                                                                                                                                                                                                                          ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[20]~27                                                                                                                                                                                                                                                                                                                          ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[21]~26                                                                                                                                                                                                                                                                                                                          ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[22]~25                                                                                                                                                                                                                                                                                                                          ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[7]~24                                                                                                                                                                                                                                                                                                                           ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[7]                                                                                                                                                                                                                                                                                                                          ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[23]~23                                                                                                                                                                                                                                                                                                                          ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[24]~22                                                                                                                                                                                                                                                                                                                          ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[0]                                                                                                                                                                                                                                                                                                                          ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[8]~21                                                                                                                                                                                                                                                                                                                           ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[0]~20                                                                                                                                                                                                                                                                                                                           ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[25]~17                                                                                                                                                                                                                                                                                                                          ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[1]                                                                                                                                                                                                                                                                                                                          ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[9]~16                                                                                                                                                                                                                                                                                                                           ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[1]~15                                                                                                                                                                                                                                                                                                                           ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[26]~14                                                                                                                                                                                                                                                                                                                          ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[2]                                                                                                                                                                                                                                                                                                                          ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[10]~13                                                                                                                                                                                                                                                                                                                          ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[2]~12                                                                                                                                                                                                                                                                                                                           ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[27]~11                                                                                                                                                                                                                                                                                                                          ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[3]                                                                                                                                                                                                                                                                                                                          ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[11]~10                                                                                                                                                                                                                                                                                                                          ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[3]~9                                                                                                                                                                                                                                                                                                                            ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[28]~8                                                                                                                                                                                                                                                                                                                           ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[4]                                                                                                                                                                                                                                                                                                                          ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[12]~7                                                                                                                                                                                                                                                                                                                           ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[4]~6                                                                                                                                                                                                                                                                                                                            ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[29]~5                                                                                                                                                                                                                                                                                                                           ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[5]                                                                                                                                                                                                                                                                                                                          ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[13]~4                                                                                                                                                                                                                                                                                                                           ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[5]~3                                                                                                                                                                                                                                                                                                                            ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|Equal101~2                                                                                                                                                                                                                                                                                                                                   ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|D_ctrl_alu_subtract~5                                                                                                                                                                                                                                                                                                                        ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|Equal2~7                                                                                                                                                                                                                                                                                                                                     ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|Equal2~6                                                                                                                                                                                                                                                                                                                                     ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|D_iw[27]                                                                                                                                                                                                                                                                                                                                     ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|R_ctrl_unsigned_lo_imm16                                                                                                                                                                                                                                                                                                                     ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|D_iw[28]                                                                                                                                                                                                                                                                                                                                     ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|D_ctrl_alu_force_xor~8                                                                                                                                                                                                                                                                                                                       ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|Equal2~1                                                                                                                                                                                                                                                                                                                                     ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                                               ; 2       ;
; embcpumem:niosinst|embcpumem_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|grant[1]~0                                                                                                                                                                                                                                                                                                      ; 2       ;
; embcpumem:niosinst|embcpumem_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                                                             ; 2       ;
; embcpumem:niosinst|embcpumem_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                                             ; 2       ;
; embcpumem:niosinst|embcpumem_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|grant[1]~0                                                                                                                                                                                                                                                                                                  ; 2       ;
; embcpumem:niosinst|embcpumem_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                                                         ; 2       ;
; embcpumem:niosinst|embcpumem_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                                         ; 2       ;
; embcpumem:niosinst|embcpumem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                                                                                                                                                                  ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2                                                                                      ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1                                                                                      ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0                                                                                      ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2                                                                                                 ; 2       ;
; embcpumem:niosinst|embcpumem_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg~0                                                                                                                                                                                                                   ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1                                                                                                                 ; 2       ;
; embcpumem:niosinst|embcpumem_cmd_xbar_mux:cmd_xbar_mux_001|WideOr1                                                                                                                                                                                                                                                                                                                                  ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|F_pc[21]                                                                                                                                                                                                                                                                                                                                     ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|F_pc[22]                                                                                                                                                                                                                                                                                                                                     ; 2       ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|F_pc[12]                                                                                                                                                                                                                                                                                                                                     ; 2       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; Name                                                                                                                                                                                                                                                                                                                                                          ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M4Ks ; MIF                                                ; Location                                                                                                                                                                                                                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem|embcpumem_nios2_qsys_0_ociram_sp_ram_module:embcpumem_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ff81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192   ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 2    ; embcpumem_nios2_qsys_0_ociram_default_contents.mif ; M4K_X11_Y12, M4K_X11_Y11                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; Don't care      ; Don't care      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_register_bank_a_module:embcpumem_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_b2h1:auto_generated|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; embcpumem_nios2_qsys_0_rf_ram_a.mif                ; M4K_X11_Y7                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; Don't care      ; Don't care      ;
; embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_register_bank_b_module:embcpumem_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_c2h1:auto_generated|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; embcpumem_nios2_qsys_0_rf_ram_b.mif                ; M4K_X11_Y8                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; Don't care      ; Don't care      ;
; embcpumem:niosinst|embcpumem_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_35d1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                            ; AUTO ; Single Port      ; Single Clock ; 4096         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 131072 ; 4096                        ; 32                          ; --                          ; --                          ; 131072              ; 32   ; embcpumem_onchip_memory2_0.hex                     ; M4K_X27_Y13, M4K_X11_Y15, M4K_X27_Y3, M4K_X27_Y15, M4K_X11_Y14, M4K_X11_Y10, M4K_X27_Y8, M4K_X11_Y17, M4K_X27_Y5, M4K_X27_Y11, M4K_X27_Y14, M4K_X27_Y7, M4K_X27_Y9, M4K_X27_Y1, M4K_X11_Y4, M4K_X11_Y13, M4K_X27_Y6, M4K_X11_Y16, M4K_X27_Y12, M4K_X27_Y18, M4K_X27_Y2, M4K_X27_Y10, M4K_X11_Y3, M4K_X11_Y2, M4K_X11_Y9, M4K_X27_Y4, M4K_X27_Y16, M4K_X11_Y1, M4K_X11_Y5, M4K_X27_Y17, M4K_X11_Y6, M4K_X11_Y18 ; Don't care           ; Don't care      ; Don't care      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------------+
; Other Routing Usage Summary                           ;
+-----------------------------+-------------------------+
; Other Routing Resource Type ; Usage                   ;
+-----------------------------+-------------------------+
; Block interconnects         ; 3,893 / 26,052 ( 15 % ) ;
; C16 interconnects           ; 20 / 1,156 ( 2 % )      ;
; C4 interconnects            ; 2,078 / 17,952 ( 12 % ) ;
; Direct links                ; 481 / 26,052 ( 2 % )    ;
; Global clocks               ; 6 / 8 ( 75 % )          ;
; Local interconnects         ; 1,146 / 8,256 ( 14 % )  ;
; R24 interconnects           ; 41 / 1,020 ( 4 % )      ;
; R4 interconnects            ; 2,586 / 22,440 ( 12 % ) ;
+-----------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.86) ; Number of LABs  (Total = 183) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 7                             ;
; 2                                           ; 6                             ;
; 3                                           ; 3                             ;
; 4                                           ; 2                             ;
; 5                                           ; 7                             ;
; 6                                           ; 2                             ;
; 7                                           ; 0                             ;
; 8                                           ; 0                             ;
; 9                                           ; 5                             ;
; 10                                          ; 9                             ;
; 11                                          ; 7                             ;
; 12                                          ; 6                             ;
; 13                                          ; 9                             ;
; 14                                          ; 14                            ;
; 15                                          ; 22                            ;
; 16                                          ; 84                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.22) ; Number of LABs  (Total = 183) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 106                           ;
; 1 Clock                            ; 158                           ;
; 1 Clock enable                     ; 65                            ;
; 1 Sync. clear                      ; 8                             ;
; 1 Sync. load                       ; 34                            ;
; 2 Clock enables                    ; 29                            ;
; 2 Clocks                           ; 7                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 19.70) ; Number of LABs  (Total = 183) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 2                             ;
; 2                                            ; 5                             ;
; 3                                            ; 1                             ;
; 4                                            ; 5                             ;
; 5                                            ; 1                             ;
; 6                                            ; 4                             ;
; 7                                            ; 0                             ;
; 8                                            ; 3                             ;
; 9                                            ; 1                             ;
; 10                                           ; 4                             ;
; 11                                           ; 3                             ;
; 12                                           ; 0                             ;
; 13                                           ; 0                             ;
; 14                                           ; 5                             ;
; 15                                           ; 5                             ;
; 16                                           ; 10                            ;
; 17                                           ; 7                             ;
; 18                                           ; 3                             ;
; 19                                           ; 13                            ;
; 20                                           ; 10                            ;
; 21                                           ; 13                            ;
; 22                                           ; 9                             ;
; 23                                           ; 11                            ;
; 24                                           ; 10                            ;
; 25                                           ; 13                            ;
; 26                                           ; 13                            ;
; 27                                           ; 12                            ;
; 28                                           ; 8                             ;
; 29                                           ; 3                             ;
; 30                                           ; 3                             ;
; 31                                           ; 1                             ;
; 32                                           ; 4                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 9.06) ; Number of LABs  (Total = 183) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 8                             ;
; 2                                               ; 9                             ;
; 3                                               ; 4                             ;
; 4                                               ; 8                             ;
; 5                                               ; 12                            ;
; 6                                               ; 12                            ;
; 7                                               ; 10                            ;
; 8                                               ; 21                            ;
; 9                                               ; 9                             ;
; 10                                              ; 21                            ;
; 11                                              ; 13                            ;
; 12                                              ; 13                            ;
; 13                                              ; 9                             ;
; 14                                              ; 8                             ;
; 15                                              ; 7                             ;
; 16                                              ; 16                            ;
; 17                                              ; 1                             ;
; 18                                              ; 0                             ;
; 19                                              ; 0                             ;
; 20                                              ; 0                             ;
; 21                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 16.85) ; Number of LABs  (Total = 183) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 2                             ;
; 2                                            ; 3                             ;
; 3                                            ; 5                             ;
; 4                                            ; 2                             ;
; 5                                            ; 5                             ;
; 6                                            ; 8                             ;
; 7                                            ; 4                             ;
; 8                                            ; 8                             ;
; 9                                            ; 1                             ;
; 10                                           ; 5                             ;
; 11                                           ; 1                             ;
; 12                                           ; 4                             ;
; 13                                           ; 8                             ;
; 14                                           ; 5                             ;
; 15                                           ; 9                             ;
; 16                                           ; 11                            ;
; 17                                           ; 9                             ;
; 18                                           ; 12                            ;
; 19                                           ; 11                            ;
; 20                                           ; 8                             ;
; 21                                           ; 10                            ;
; 22                                           ; 12                            ;
; 23                                           ; 8                             ;
; 24                                           ; 3                             ;
; 25                                           ; 3                             ;
; 26                                           ; 2                             ;
; 27                                           ; 2                             ;
; 28                                           ; 4                             ;
; 29                                           ; 4                             ;
; 30                                           ; 3                             ;
; 31                                           ; 4                             ;
; 32                                           ; 4                             ;
; 33                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; Unreserved               ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP2C8Q208C8 for design "my1_top"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "vgaClock:vgaClockInst|altpll:altpll_component|pll" as Cyclone II PLL type
    Info (15099): Implementing clock multiplication of 29, clock division of 23, and phase shift of 0 degrees (0 ps) for vgaClock:vgaClockInst|altpll:altpll_component|_clk0 port
    Info (15099): Implementing clock multiplication of 29, clock division of 5, and phase shift of 0 degrees (0 ps) for vgaClock:vgaClockInst|altpll:altpll_component|_clk1 port
    Info (15099): Implementing clock multiplication of 29, clock division of 5, and phase shift of -126 degrees (-3017 ps) for vgaClock:vgaClockInst|altpll:altpll_component|_clk2 port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP2C5Q208C8 is compatible
    Info (176445): Device EP2C5Q208I8 is compatible
    Info (176445): Device EP2C8Q208I8 is compatible
Info (169124): Fitter converted 2 user pins into dedicated programming pins
    Info (169125): Pin ~ASDO~ is reserved at location 1
    Info (169125): Pin ~nCSO~ is reserved at location 2
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'my1_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: CLK_20 was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: vgaClockInst|altpll_component|pll|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000
    Warning (332056): Node: vgaClockInst|altpll_component|pll|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000
    Warning (332056): Node: vgaClockInst|altpll_component|pll|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node vgaClock:vgaClockInst|altpll:altpll_component|_clk0 (placed in counter C0 of PLL_2)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7
Info (176353): Automatically promoted node vgaClock:vgaClockInst|altpll:altpll_component|_clk1 (placed in counter C1 of PLL_2)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6
Info (176353): Automatically promoted node vgaClock:vgaClockInst|altpll:altpll_component|_clk2 (placed in counter C2 of PLL_2)
    Info (176355): Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X34_Y18_N1
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node embcpumem:niosinst|altera_reset_controller:rst_controller|r_sync_rst 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|active_cs_n~0
        Info (176357): Destination node embcpumem:niosinst|altera_reset_controller:rst_controller|WideOr0~0
        Info (176357): Destination node embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|active_rnw~2
        Info (176357): Destination node embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_rf_wren
        Info (176357): Destination node embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]
        Info (176357): Destination node embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]
        Info (176357): Destination node embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]
        Info (176357): Destination node embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_oci_debug:the_embcpumem_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~0
Info (176353): Automatically promoted node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell
Info (176353): Automatically promoted node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0
        Info (176357): Destination node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1
        Info (176357): Destination node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (176235): Finished register packing
    Extra Info (176218): Packed 68 registers into blocks of type I/O
    Extra Info (176220): Created 34 register duplicates
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 10% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X11_Y0 to location X22_Y9
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.38 seconds.
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 64 output pins without output pin load capacitance assignment
    Info (306007): Pin "pMemDat[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pMemDat[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pMemDat[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pMemDat[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pMemDat[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pMemDat[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pMemDat[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pMemDat[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pMemDat[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pMemDat[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pMemDat[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pMemDat[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pMemDat[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pMemDat[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pMemDat[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pMemDat[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VIDEO_R[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VIDEO_R[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VIDEO_R[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VIDEO_R[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VIDEO_R[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VIDEO_R[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VIDEO_R[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VIDEO_R[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VIDEO_G[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VIDEO_G[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VIDEO_G[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VIDEO_G[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VIDEO_G[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VIDEO_G[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VIDEO_G[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VIDEO_G[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VIDEO_B[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VIDEO_B[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VIDEO_B[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VIDEO_B[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VIDEO_B[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VIDEO_B[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VIDEO_B[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VIDEO_B[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VIDEO_HSYNC" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VIDEO_VSYNC" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pMemClk" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pMemCke" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pMemCs_n" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pMemRas_n" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pMemCas_n" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pMemWe_n" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pMemUdq" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pMemLdq" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pMemBa1" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pMemBa0" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pMemAdr[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pMemAdr[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pMemAdr[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pMemAdr[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pMemAdr[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pMemAdr[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pMemAdr[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pMemAdr[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pMemAdr[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pMemAdr[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pMemAdr[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pMemAdr[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info (144001): Generated suppressed messages file D:/speccy/my1/my1_top.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 638 megabytes
    Info: Processing ended: Fri May 05 12:14:50 2017
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:12


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/speccy/my1/my1_top.fit.smsg.


