Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e88acb7d2b234aa0b7a6978052500f30 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot pipeline_TB_behav xil_defaultlib.pipeline_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xpm.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=3,ME...
Compiling module xpm.xpm_memory_sprom(MEMORY_SIZE=102...
Compiling architecture behavioral of entity xil_defaultlib.ROMController [romcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.fetchStage [fetchstage_default]
Compiling architecture behavioural of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.decodeStage [decodestage_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline [pipeline_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_tb
Built simulation snapshot pipeline_TB_behav
