module alu_boolean (
    input a[16],
    input b[16],
    input alufn[4],
    output out[16]
  ) {

  
  always {

    case(alufn) {
    
      b1000: out = a & b;    //AND
      b1110: out = a | b;    //OR
      b0110: out = a ^ b;    //XOR
      b1010: out = a;        // out = a
      b1100: out = b;        // out = b
      b0010: out = a & ~b;   // clr bits of a using b
      b0100: out = b & ~a;   // clr bits of b using a
      default:
        out = 16b0;
    }
   
  }
}