<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `/home/runner/.cargo/registry/src/index.crates.io-1949cf8c6b5b557f/rp2040-pac-0.6.0/src/sio.rs`."><title>sio.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../static.files/rustdoc-84e720fa.css"><meta name="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="rp2040_pac" data-themes="" data-resource-suffix="" data-rustdoc-version="1.89.0 (29483883e 2025-08-04)" data-channel="1.89.0" data-search-js="search-92309212.js" data-settings-js="settings-5514c975.js" ><script src="../../static.files/storage-4e99c027.js"></script><script defer src="../../static.files/src-script-813739b1.js"></script><script defer src="../../src-files.js"></script><script defer src="../../static.files/main-fd3af306.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-32bb7600.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">rp2040_pac/</div>sio.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-4"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="attr">#[doc = <span class="string">r"Register block"</span>]
<a href=#2 id=2 data-nosnippet>2</a>#[repr(C)]
<a href=#3 id=3 data-nosnippet>3</a></span><span class="kw">pub struct </span>RegisterBlock {
<a href=#4 id=4 data-nosnippet>4</a>    cpuid: CPUID,
<a href=#5 id=5 data-nosnippet>5</a>    gpio_in: GPIO_IN,
<a href=#6 id=6 data-nosnippet>6</a>    gpio_hi_in: GPIO_HI_IN,
<a href=#7 id=7 data-nosnippet>7</a>    _reserved3: [u8; <span class="number">0x04</span>],
<a href=#8 id=8 data-nosnippet>8</a>    gpio_out: GPIO_OUT,
<a href=#9 id=9 data-nosnippet>9</a>    gpio_out_set: GPIO_OUT_SET,
<a href=#10 id=10 data-nosnippet>10</a>    gpio_out_clr: GPIO_OUT_CLR,
<a href=#11 id=11 data-nosnippet>11</a>    gpio_out_xor: GPIO_OUT_XOR,
<a href=#12 id=12 data-nosnippet>12</a>    gpio_oe: GPIO_OE,
<a href=#13 id=13 data-nosnippet>13</a>    gpio_oe_set: GPIO_OE_SET,
<a href=#14 id=14 data-nosnippet>14</a>    gpio_oe_clr: GPIO_OE_CLR,
<a href=#15 id=15 data-nosnippet>15</a>    gpio_oe_xor: GPIO_OE_XOR,
<a href=#16 id=16 data-nosnippet>16</a>    gpio_hi_out: GPIO_HI_OUT,
<a href=#17 id=17 data-nosnippet>17</a>    gpio_hi_out_set: GPIO_HI_OUT_SET,
<a href=#18 id=18 data-nosnippet>18</a>    gpio_hi_out_clr: GPIO_HI_OUT_CLR,
<a href=#19 id=19 data-nosnippet>19</a>    gpio_hi_out_xor: GPIO_HI_OUT_XOR,
<a href=#20 id=20 data-nosnippet>20</a>    gpio_hi_oe: GPIO_HI_OE,
<a href=#21 id=21 data-nosnippet>21</a>    gpio_hi_oe_set: GPIO_HI_OE_SET,
<a href=#22 id=22 data-nosnippet>22</a>    gpio_hi_oe_clr: GPIO_HI_OE_CLR,
<a href=#23 id=23 data-nosnippet>23</a>    gpio_hi_oe_xor: GPIO_HI_OE_XOR,
<a href=#24 id=24 data-nosnippet>24</a>    fifo_st: FIFO_ST,
<a href=#25 id=25 data-nosnippet>25</a>    fifo_wr: FIFO_WR,
<a href=#26 id=26 data-nosnippet>26</a>    fifo_rd: FIFO_RD,
<a href=#27 id=27 data-nosnippet>27</a>    spinlock_st: SPINLOCK_ST,
<a href=#28 id=28 data-nosnippet>28</a>    div_udividend: DIV_UDIVIDEND,
<a href=#29 id=29 data-nosnippet>29</a>    div_udivisor: DIV_UDIVISOR,
<a href=#30 id=30 data-nosnippet>30</a>    div_sdividend: DIV_SDIVIDEND,
<a href=#31 id=31 data-nosnippet>31</a>    div_sdivisor: DIV_SDIVISOR,
<a href=#32 id=32 data-nosnippet>32</a>    div_quotient: DIV_QUOTIENT,
<a href=#33 id=33 data-nosnippet>33</a>    div_remainder: DIV_REMAINDER,
<a href=#34 id=34 data-nosnippet>34</a>    div_csr: DIV_CSR,
<a href=#35 id=35 data-nosnippet>35</a>    _reserved30: [u8; <span class="number">0x04</span>],
<a href=#36 id=36 data-nosnippet>36</a>    interp0_accum0: INTERP0_ACCUM0,
<a href=#37 id=37 data-nosnippet>37</a>    interp0_accum1: INTERP0_ACCUM1,
<a href=#38 id=38 data-nosnippet>38</a>    interp0_base0: INTERP0_BASE0,
<a href=#39 id=39 data-nosnippet>39</a>    interp0_base1: INTERP0_BASE1,
<a href=#40 id=40 data-nosnippet>40</a>    interp0_base2: INTERP0_BASE2,
<a href=#41 id=41 data-nosnippet>41</a>    interp0_pop_lane0: INTERP0_POP_LANE0,
<a href=#42 id=42 data-nosnippet>42</a>    interp0_pop_lane1: INTERP0_POP_LANE1,
<a href=#43 id=43 data-nosnippet>43</a>    interp0_pop_full: INTERP0_POP_FULL,
<a href=#44 id=44 data-nosnippet>44</a>    interp0_peek_lane0: INTERP0_PEEK_LANE0,
<a href=#45 id=45 data-nosnippet>45</a>    interp0_peek_lane1: INTERP0_PEEK_LANE1,
<a href=#46 id=46 data-nosnippet>46</a>    interp0_peek_full: INTERP0_PEEK_FULL,
<a href=#47 id=47 data-nosnippet>47</a>    interp0_ctrl_lane0: INTERP0_CTRL_LANE0,
<a href=#48 id=48 data-nosnippet>48</a>    interp0_ctrl_lane1: INTERP0_CTRL_LANE1,
<a href=#49 id=49 data-nosnippet>49</a>    interp0_accum0_add: INTERP0_ACCUM0_ADD,
<a href=#50 id=50 data-nosnippet>50</a>    interp0_accum1_add: INTERP0_ACCUM1_ADD,
<a href=#51 id=51 data-nosnippet>51</a>    interp0_base_1and0: INTERP0_BASE_1AND0,
<a href=#52 id=52 data-nosnippet>52</a>    interp1_accum0: INTERP1_ACCUM0,
<a href=#53 id=53 data-nosnippet>53</a>    interp1_accum1: INTERP1_ACCUM1,
<a href=#54 id=54 data-nosnippet>54</a>    interp1_base0: INTERP1_BASE0,
<a href=#55 id=55 data-nosnippet>55</a>    interp1_base1: INTERP1_BASE1,
<a href=#56 id=56 data-nosnippet>56</a>    interp1_base2: INTERP1_BASE2,
<a href=#57 id=57 data-nosnippet>57</a>    interp1_pop_lane0: INTERP1_POP_LANE0,
<a href=#58 id=58 data-nosnippet>58</a>    interp1_pop_lane1: INTERP1_POP_LANE1,
<a href=#59 id=59 data-nosnippet>59</a>    interp1_pop_full: INTERP1_POP_FULL,
<a href=#60 id=60 data-nosnippet>60</a>    interp1_peek_lane0: INTERP1_PEEK_LANE0,
<a href=#61 id=61 data-nosnippet>61</a>    interp1_peek_lane1: INTERP1_PEEK_LANE1,
<a href=#62 id=62 data-nosnippet>62</a>    interp1_peek_full: INTERP1_PEEK_FULL,
<a href=#63 id=63 data-nosnippet>63</a>    interp1_ctrl_lane0: INTERP1_CTRL_LANE0,
<a href=#64 id=64 data-nosnippet>64</a>    interp1_ctrl_lane1: INTERP1_CTRL_LANE1,
<a href=#65 id=65 data-nosnippet>65</a>    interp1_accum0_add: INTERP1_ACCUM0_ADD,
<a href=#66 id=66 data-nosnippet>66</a>    interp1_accum1_add: INTERP1_ACCUM1_ADD,
<a href=#67 id=67 data-nosnippet>67</a>    interp1_base_1and0: INTERP1_BASE_1AND0,
<a href=#68 id=68 data-nosnippet>68</a>    spinlock: [SPINLOCK; <span class="number">32</span>],
<a href=#69 id=69 data-nosnippet>69</a>}
<a href=#70 id=70 data-nosnippet>70</a><span class="kw">impl </span>RegisterBlock {
<a href=#71 id=71 data-nosnippet>71</a>    <span class="attr">#[doc = <span class="string">"0x00 - Processor core identifier  
<a href=#72 id=72 data-nosnippet>72</a> Value is 0 when read from processor core 0, and 1 when read from processor core 1."</span>]
<a href=#73 id=73 data-nosnippet>73</a>    #[inline(always)]
<a href=#74 id=74 data-nosnippet>74</a>    </span><span class="kw">pub const fn </span>cpuid(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>CPUID {
<a href=#75 id=75 data-nosnippet>75</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.cpuid
<a href=#76 id=76 data-nosnippet>76</a>    }
<a href=#77 id=77 data-nosnippet>77</a>    <span class="attr">#[doc = <span class="string">"0x04 - Input value for GPIO pins"</span>]
<a href=#78 id=78 data-nosnippet>78</a>    #[inline(always)]
<a href=#79 id=79 data-nosnippet>79</a>    </span><span class="kw">pub const fn </span>gpio_in(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>GPIO_IN {
<a href=#80 id=80 data-nosnippet>80</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.gpio_in
<a href=#81 id=81 data-nosnippet>81</a>    }
<a href=#82 id=82 data-nosnippet>82</a>    <span class="attr">#[doc = <span class="string">"0x08 - Input value for QSPI pins"</span>]
<a href=#83 id=83 data-nosnippet>83</a>    #[inline(always)]
<a href=#84 id=84 data-nosnippet>84</a>    </span><span class="kw">pub const fn </span>gpio_hi_in(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>GPIO_HI_IN {
<a href=#85 id=85 data-nosnippet>85</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.gpio_hi_in
<a href=#86 id=86 data-nosnippet>86</a>    }
<a href=#87 id=87 data-nosnippet>87</a>    <span class="attr">#[doc = <span class="string">"0x10 - GPIO output value"</span>]
<a href=#88 id=88 data-nosnippet>88</a>    #[inline(always)]
<a href=#89 id=89 data-nosnippet>89</a>    </span><span class="kw">pub const fn </span>gpio_out(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>GPIO_OUT {
<a href=#90 id=90 data-nosnippet>90</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.gpio_out
<a href=#91 id=91 data-nosnippet>91</a>    }
<a href=#92 id=92 data-nosnippet>92</a>    <span class="attr">#[doc = <span class="string">"0x14 - GPIO output value set"</span>]
<a href=#93 id=93 data-nosnippet>93</a>    #[inline(always)]
<a href=#94 id=94 data-nosnippet>94</a>    </span><span class="kw">pub const fn </span>gpio_out_set(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>GPIO_OUT_SET {
<a href=#95 id=95 data-nosnippet>95</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.gpio_out_set
<a href=#96 id=96 data-nosnippet>96</a>    }
<a href=#97 id=97 data-nosnippet>97</a>    <span class="attr">#[doc = <span class="string">"0x18 - GPIO output value clear"</span>]
<a href=#98 id=98 data-nosnippet>98</a>    #[inline(always)]
<a href=#99 id=99 data-nosnippet>99</a>    </span><span class="kw">pub const fn </span>gpio_out_clr(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>GPIO_OUT_CLR {
<a href=#100 id=100 data-nosnippet>100</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.gpio_out_clr
<a href=#101 id=101 data-nosnippet>101</a>    }
<a href=#102 id=102 data-nosnippet>102</a>    <span class="attr">#[doc = <span class="string">"0x1c - GPIO output value XOR"</span>]
<a href=#103 id=103 data-nosnippet>103</a>    #[inline(always)]
<a href=#104 id=104 data-nosnippet>104</a>    </span><span class="kw">pub const fn </span>gpio_out_xor(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>GPIO_OUT_XOR {
<a href=#105 id=105 data-nosnippet>105</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.gpio_out_xor
<a href=#106 id=106 data-nosnippet>106</a>    }
<a href=#107 id=107 data-nosnippet>107</a>    <span class="attr">#[doc = <span class="string">"0x20 - GPIO output enable"</span>]
<a href=#108 id=108 data-nosnippet>108</a>    #[inline(always)]
<a href=#109 id=109 data-nosnippet>109</a>    </span><span class="kw">pub const fn </span>gpio_oe(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>GPIO_OE {
<a href=#110 id=110 data-nosnippet>110</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.gpio_oe
<a href=#111 id=111 data-nosnippet>111</a>    }
<a href=#112 id=112 data-nosnippet>112</a>    <span class="attr">#[doc = <span class="string">"0x24 - GPIO output enable set"</span>]
<a href=#113 id=113 data-nosnippet>113</a>    #[inline(always)]
<a href=#114 id=114 data-nosnippet>114</a>    </span><span class="kw">pub const fn </span>gpio_oe_set(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>GPIO_OE_SET {
<a href=#115 id=115 data-nosnippet>115</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.gpio_oe_set
<a href=#116 id=116 data-nosnippet>116</a>    }
<a href=#117 id=117 data-nosnippet>117</a>    <span class="attr">#[doc = <span class="string">"0x28 - GPIO output enable clear"</span>]
<a href=#118 id=118 data-nosnippet>118</a>    #[inline(always)]
<a href=#119 id=119 data-nosnippet>119</a>    </span><span class="kw">pub const fn </span>gpio_oe_clr(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>GPIO_OE_CLR {
<a href=#120 id=120 data-nosnippet>120</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.gpio_oe_clr
<a href=#121 id=121 data-nosnippet>121</a>    }
<a href=#122 id=122 data-nosnippet>122</a>    <span class="attr">#[doc = <span class="string">"0x2c - GPIO output enable XOR"</span>]
<a href=#123 id=123 data-nosnippet>123</a>    #[inline(always)]
<a href=#124 id=124 data-nosnippet>124</a>    </span><span class="kw">pub const fn </span>gpio_oe_xor(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>GPIO_OE_XOR {
<a href=#125 id=125 data-nosnippet>125</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.gpio_oe_xor
<a href=#126 id=126 data-nosnippet>126</a>    }
<a href=#127 id=127 data-nosnippet>127</a>    <span class="attr">#[doc = <span class="string">"0x30 - QSPI output value"</span>]
<a href=#128 id=128 data-nosnippet>128</a>    #[inline(always)]
<a href=#129 id=129 data-nosnippet>129</a>    </span><span class="kw">pub const fn </span>gpio_hi_out(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>GPIO_HI_OUT {
<a href=#130 id=130 data-nosnippet>130</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.gpio_hi_out
<a href=#131 id=131 data-nosnippet>131</a>    }
<a href=#132 id=132 data-nosnippet>132</a>    <span class="attr">#[doc = <span class="string">"0x34 - QSPI output value set"</span>]
<a href=#133 id=133 data-nosnippet>133</a>    #[inline(always)]
<a href=#134 id=134 data-nosnippet>134</a>    </span><span class="kw">pub const fn </span>gpio_hi_out_set(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>GPIO_HI_OUT_SET {
<a href=#135 id=135 data-nosnippet>135</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.gpio_hi_out_set
<a href=#136 id=136 data-nosnippet>136</a>    }
<a href=#137 id=137 data-nosnippet>137</a>    <span class="attr">#[doc = <span class="string">"0x38 - QSPI output value clear"</span>]
<a href=#138 id=138 data-nosnippet>138</a>    #[inline(always)]
<a href=#139 id=139 data-nosnippet>139</a>    </span><span class="kw">pub const fn </span>gpio_hi_out_clr(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>GPIO_HI_OUT_CLR {
<a href=#140 id=140 data-nosnippet>140</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.gpio_hi_out_clr
<a href=#141 id=141 data-nosnippet>141</a>    }
<a href=#142 id=142 data-nosnippet>142</a>    <span class="attr">#[doc = <span class="string">"0x3c - QSPI output value XOR"</span>]
<a href=#143 id=143 data-nosnippet>143</a>    #[inline(always)]
<a href=#144 id=144 data-nosnippet>144</a>    </span><span class="kw">pub const fn </span>gpio_hi_out_xor(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>GPIO_HI_OUT_XOR {
<a href=#145 id=145 data-nosnippet>145</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.gpio_hi_out_xor
<a href=#146 id=146 data-nosnippet>146</a>    }
<a href=#147 id=147 data-nosnippet>147</a>    <span class="attr">#[doc = <span class="string">"0x40 - QSPI output enable"</span>]
<a href=#148 id=148 data-nosnippet>148</a>    #[inline(always)]
<a href=#149 id=149 data-nosnippet>149</a>    </span><span class="kw">pub const fn </span>gpio_hi_oe(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>GPIO_HI_OE {
<a href=#150 id=150 data-nosnippet>150</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.gpio_hi_oe
<a href=#151 id=151 data-nosnippet>151</a>    }
<a href=#152 id=152 data-nosnippet>152</a>    <span class="attr">#[doc = <span class="string">"0x44 - QSPI output enable set"</span>]
<a href=#153 id=153 data-nosnippet>153</a>    #[inline(always)]
<a href=#154 id=154 data-nosnippet>154</a>    </span><span class="kw">pub const fn </span>gpio_hi_oe_set(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>GPIO_HI_OE_SET {
<a href=#155 id=155 data-nosnippet>155</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.gpio_hi_oe_set
<a href=#156 id=156 data-nosnippet>156</a>    }
<a href=#157 id=157 data-nosnippet>157</a>    <span class="attr">#[doc = <span class="string">"0x48 - QSPI output enable clear"</span>]
<a href=#158 id=158 data-nosnippet>158</a>    #[inline(always)]
<a href=#159 id=159 data-nosnippet>159</a>    </span><span class="kw">pub const fn </span>gpio_hi_oe_clr(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>GPIO_HI_OE_CLR {
<a href=#160 id=160 data-nosnippet>160</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.gpio_hi_oe_clr
<a href=#161 id=161 data-nosnippet>161</a>    }
<a href=#162 id=162 data-nosnippet>162</a>    <span class="attr">#[doc = <span class="string">"0x4c - QSPI output enable XOR"</span>]
<a href=#163 id=163 data-nosnippet>163</a>    #[inline(always)]
<a href=#164 id=164 data-nosnippet>164</a>    </span><span class="kw">pub const fn </span>gpio_hi_oe_xor(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>GPIO_HI_OE_XOR {
<a href=#165 id=165 data-nosnippet>165</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.gpio_hi_oe_xor
<a href=#166 id=166 data-nosnippet>166</a>    }
<a href=#167 id=167 data-nosnippet>167</a>    <span class="attr">#[doc = <span class="string">"0x50 - Status register for inter-core FIFOs (mailboxes).  
<a href=#168 id=168 data-nosnippet>168</a> There is one FIFO in the core 0 -&gt; core 1 direction, and one core 1 -&gt; core 0. Both are 32 bits wide and 8 words deep.  
<a href=#169 id=169 data-nosnippet>169</a> Core 0 can see the read side of the 1-&gt;0 FIFO (RX), and the write side of 0-&gt;1 FIFO (TX).  
<a href=#170 id=170 data-nosnippet>170</a> Core 1 can see the read side of the 0-&gt;1 FIFO (RX), and the write side of 1-&gt;0 FIFO (TX).  
<a href=#171 id=171 data-nosnippet>171</a> The SIO IRQ for each core is the logical OR of the VLD, WOF and ROE fields of its FIFO_ST register."</span>]
<a href=#172 id=172 data-nosnippet>172</a>    #[inline(always)]
<a href=#173 id=173 data-nosnippet>173</a>    </span><span class="kw">pub const fn </span>fifo_st(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>FIFO_ST {
<a href=#174 id=174 data-nosnippet>174</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.fifo_st
<a href=#175 id=175 data-nosnippet>175</a>    }
<a href=#176 id=176 data-nosnippet>176</a>    <span class="attr">#[doc = <span class="string">"0x54 - Write access to this core's TX FIFO"</span>]
<a href=#177 id=177 data-nosnippet>177</a>    #[inline(always)]
<a href=#178 id=178 data-nosnippet>178</a>    </span><span class="kw">pub const fn </span>fifo_wr(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>FIFO_WR {
<a href=#179 id=179 data-nosnippet>179</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.fifo_wr
<a href=#180 id=180 data-nosnippet>180</a>    }
<a href=#181 id=181 data-nosnippet>181</a>    <span class="attr">#[doc = <span class="string">"0x58 - Read access to this core's RX FIFO"</span>]
<a href=#182 id=182 data-nosnippet>182</a>    #[inline(always)]
<a href=#183 id=183 data-nosnippet>183</a>    </span><span class="kw">pub const fn </span>fifo_rd(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>FIFO_RD {
<a href=#184 id=184 data-nosnippet>184</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.fifo_rd
<a href=#185 id=185 data-nosnippet>185</a>    }
<a href=#186 id=186 data-nosnippet>186</a>    <span class="attr">#[doc = <span class="string">"0x5c - Spinlock state  
<a href=#187 id=187 data-nosnippet>187</a> A bitmap containing the state of all 32 spinlocks (1=locked).  
<a href=#188 id=188 data-nosnippet>188</a> Mainly intended for debugging."</span>]
<a href=#189 id=189 data-nosnippet>189</a>    #[inline(always)]
<a href=#190 id=190 data-nosnippet>190</a>    </span><span class="kw">pub const fn </span>spinlock_st(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>SPINLOCK_ST {
<a href=#191 id=191 data-nosnippet>191</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.spinlock_st
<a href=#192 id=192 data-nosnippet>192</a>    }
<a href=#193 id=193 data-nosnippet>193</a>    <span class="attr">#[doc = <span class="string">"0x60 - Divider unsigned dividend  
<a href=#194 id=194 data-nosnippet>194</a> Write to the DIVIDEND operand of the divider, i.e. the p in `p / q`.  
<a href=#195 id=195 data-nosnippet>195</a> Any operand write starts a new calculation. The results appear in QUOTIENT, REMAINDER.  
<a href=#196 id=196 data-nosnippet>196</a> UDIVIDEND/SDIVIDEND are aliases of the same internal register. The U alias starts an  
<a href=#197 id=197 data-nosnippet>197</a> unsigned calculation, and the S alias starts a signed calculation."</span>]
<a href=#198 id=198 data-nosnippet>198</a>    #[inline(always)]
<a href=#199 id=199 data-nosnippet>199</a>    </span><span class="kw">pub const fn </span>div_udividend(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>DIV_UDIVIDEND {
<a href=#200 id=200 data-nosnippet>200</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.div_udividend
<a href=#201 id=201 data-nosnippet>201</a>    }
<a href=#202 id=202 data-nosnippet>202</a>    <span class="attr">#[doc = <span class="string">"0x64 - Divider unsigned divisor  
<a href=#203 id=203 data-nosnippet>203</a> Write to the DIVISOR operand of the divider, i.e. the q in `p / q`.  
<a href=#204 id=204 data-nosnippet>204</a> Any operand write starts a new calculation. The results appear in QUOTIENT, REMAINDER.  
<a href=#205 id=205 data-nosnippet>205</a> UDIVISOR/SDIVISOR are aliases of the same internal register. The U alias starts an  
<a href=#206 id=206 data-nosnippet>206</a> unsigned calculation, and the S alias starts a signed calculation."</span>]
<a href=#207 id=207 data-nosnippet>207</a>    #[inline(always)]
<a href=#208 id=208 data-nosnippet>208</a>    </span><span class="kw">pub const fn </span>div_udivisor(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>DIV_UDIVISOR {
<a href=#209 id=209 data-nosnippet>209</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.div_udivisor
<a href=#210 id=210 data-nosnippet>210</a>    }
<a href=#211 id=211 data-nosnippet>211</a>    <span class="attr">#[doc = <span class="string">"0x68 - Divider signed dividend  
<a href=#212 id=212 data-nosnippet>212</a> The same as UDIVIDEND, but starts a signed calculation, rather than unsigned."</span>]
<a href=#213 id=213 data-nosnippet>213</a>    #[inline(always)]
<a href=#214 id=214 data-nosnippet>214</a>    </span><span class="kw">pub const fn </span>div_sdividend(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>DIV_SDIVIDEND {
<a href=#215 id=215 data-nosnippet>215</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.div_sdividend
<a href=#216 id=216 data-nosnippet>216</a>    }
<a href=#217 id=217 data-nosnippet>217</a>    <span class="attr">#[doc = <span class="string">"0x6c - Divider signed divisor  
<a href=#218 id=218 data-nosnippet>218</a> The same as UDIVISOR, but starts a signed calculation, rather than unsigned."</span>]
<a href=#219 id=219 data-nosnippet>219</a>    #[inline(always)]
<a href=#220 id=220 data-nosnippet>220</a>    </span><span class="kw">pub const fn </span>div_sdivisor(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>DIV_SDIVISOR {
<a href=#221 id=221 data-nosnippet>221</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.div_sdivisor
<a href=#222 id=222 data-nosnippet>222</a>    }
<a href=#223 id=223 data-nosnippet>223</a>    <span class="attr">#[doc = <span class="string">"0x70 - Divider result quotient  
<a href=#224 id=224 data-nosnippet>224</a> The result of `DIVIDEND / DIVISOR` (division). Contents undefined while CSR_READY is low.  
<a href=#225 id=225 data-nosnippet>225</a> For signed calculations, QUOTIENT is negative when the signs of DIVIDEND and DIVISOR differ.  
<a href=#226 id=226 data-nosnippet>226</a> This register can be written to directly, for context save/restore purposes. This halts any  
<a href=#227 id=227 data-nosnippet>227</a> in-progress calculation and sets the CSR_READY and CSR_DIRTY flags.  
<a href=#228 id=228 data-nosnippet>228</a> Reading from QUOTIENT clears the CSR_DIRTY flag, so should read results in the order  
<a href=#229 id=229 data-nosnippet>229</a> REMAINDER, QUOTIENT if CSR_DIRTY is used."</span>]
<a href=#230 id=230 data-nosnippet>230</a>    #[inline(always)]
<a href=#231 id=231 data-nosnippet>231</a>    </span><span class="kw">pub const fn </span>div_quotient(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>DIV_QUOTIENT {
<a href=#232 id=232 data-nosnippet>232</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.div_quotient
<a href=#233 id=233 data-nosnippet>233</a>    }
<a href=#234 id=234 data-nosnippet>234</a>    <span class="attr">#[doc = <span class="string">"0x74 - Divider result remainder  
<a href=#235 id=235 data-nosnippet>235</a> The result of `DIVIDEND % DIVISOR` (modulo). Contents undefined while CSR_READY is low.  
<a href=#236 id=236 data-nosnippet>236</a> For signed calculations, REMAINDER is negative only when DIVIDEND is negative.  
<a href=#237 id=237 data-nosnippet>237</a> This register can be written to directly, for context save/restore purposes. This halts any  
<a href=#238 id=238 data-nosnippet>238</a> in-progress calculation and sets the CSR_READY and CSR_DIRTY flags."</span>]
<a href=#239 id=239 data-nosnippet>239</a>    #[inline(always)]
<a href=#240 id=240 data-nosnippet>240</a>    </span><span class="kw">pub const fn </span>div_remainder(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>DIV_REMAINDER {
<a href=#241 id=241 data-nosnippet>241</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.div_remainder
<a href=#242 id=242 data-nosnippet>242</a>    }
<a href=#243 id=243 data-nosnippet>243</a>    <span class="attr">#[doc = <span class="string">"0x78 - Control and status register for divider."</span>]
<a href=#244 id=244 data-nosnippet>244</a>    #[inline(always)]
<a href=#245 id=245 data-nosnippet>245</a>    </span><span class="kw">pub const fn </span>div_csr(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>DIV_CSR {
<a href=#246 id=246 data-nosnippet>246</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.div_csr
<a href=#247 id=247 data-nosnippet>247</a>    }
<a href=#248 id=248 data-nosnippet>248</a>    <span class="attr">#[doc = <span class="string">"0x80 - Read/write access to accumulator 0"</span>]
<a href=#249 id=249 data-nosnippet>249</a>    #[inline(always)]
<a href=#250 id=250 data-nosnippet>250</a>    </span><span class="kw">pub const fn </span>interp0_accum0(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>INTERP0_ACCUM0 {
<a href=#251 id=251 data-nosnippet>251</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.interp0_accum0
<a href=#252 id=252 data-nosnippet>252</a>    }
<a href=#253 id=253 data-nosnippet>253</a>    <span class="attr">#[doc = <span class="string">"0x84 - Read/write access to accumulator 1"</span>]
<a href=#254 id=254 data-nosnippet>254</a>    #[inline(always)]
<a href=#255 id=255 data-nosnippet>255</a>    </span><span class="kw">pub const fn </span>interp0_accum1(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>INTERP0_ACCUM1 {
<a href=#256 id=256 data-nosnippet>256</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.interp0_accum1
<a href=#257 id=257 data-nosnippet>257</a>    }
<a href=#258 id=258 data-nosnippet>258</a>    <span class="attr">#[doc = <span class="string">"0x88 - Read/write access to BASE0 register."</span>]
<a href=#259 id=259 data-nosnippet>259</a>    #[inline(always)]
<a href=#260 id=260 data-nosnippet>260</a>    </span><span class="kw">pub const fn </span>interp0_base0(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>INTERP0_BASE0 {
<a href=#261 id=261 data-nosnippet>261</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.interp0_base0
<a href=#262 id=262 data-nosnippet>262</a>    }
<a href=#263 id=263 data-nosnippet>263</a>    <span class="attr">#[doc = <span class="string">"0x8c - Read/write access to BASE1 register."</span>]
<a href=#264 id=264 data-nosnippet>264</a>    #[inline(always)]
<a href=#265 id=265 data-nosnippet>265</a>    </span><span class="kw">pub const fn </span>interp0_base1(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>INTERP0_BASE1 {
<a href=#266 id=266 data-nosnippet>266</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.interp0_base1
<a href=#267 id=267 data-nosnippet>267</a>    }
<a href=#268 id=268 data-nosnippet>268</a>    <span class="attr">#[doc = <span class="string">"0x90 - Read/write access to BASE2 register."</span>]
<a href=#269 id=269 data-nosnippet>269</a>    #[inline(always)]
<a href=#270 id=270 data-nosnippet>270</a>    </span><span class="kw">pub const fn </span>interp0_base2(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>INTERP0_BASE2 {
<a href=#271 id=271 data-nosnippet>271</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.interp0_base2
<a href=#272 id=272 data-nosnippet>272</a>    }
<a href=#273 id=273 data-nosnippet>273</a>    <span class="attr">#[doc = <span class="string">"0x94 - Read LANE0 result, and simultaneously write lane results to both accumulators (POP)."</span>]
<a href=#274 id=274 data-nosnippet>274</a>    #[inline(always)]
<a href=#275 id=275 data-nosnippet>275</a>    </span><span class="kw">pub const fn </span>interp0_pop_lane0(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>INTERP0_POP_LANE0 {
<a href=#276 id=276 data-nosnippet>276</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.interp0_pop_lane0
<a href=#277 id=277 data-nosnippet>277</a>    }
<a href=#278 id=278 data-nosnippet>278</a>    <span class="attr">#[doc = <span class="string">"0x98 - Read LANE1 result, and simultaneously write lane results to both accumulators (POP)."</span>]
<a href=#279 id=279 data-nosnippet>279</a>    #[inline(always)]
<a href=#280 id=280 data-nosnippet>280</a>    </span><span class="kw">pub const fn </span>interp0_pop_lane1(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>INTERP0_POP_LANE1 {
<a href=#281 id=281 data-nosnippet>281</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.interp0_pop_lane1
<a href=#282 id=282 data-nosnippet>282</a>    }
<a href=#283 id=283 data-nosnippet>283</a>    <span class="attr">#[doc = <span class="string">"0x9c - Read FULL result, and simultaneously write lane results to both accumulators (POP)."</span>]
<a href=#284 id=284 data-nosnippet>284</a>    #[inline(always)]
<a href=#285 id=285 data-nosnippet>285</a>    </span><span class="kw">pub const fn </span>interp0_pop_full(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>INTERP0_POP_FULL {
<a href=#286 id=286 data-nosnippet>286</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.interp0_pop_full
<a href=#287 id=287 data-nosnippet>287</a>    }
<a href=#288 id=288 data-nosnippet>288</a>    <span class="attr">#[doc = <span class="string">"0xa0 - Read LANE0 result, without altering any internal state (PEEK)."</span>]
<a href=#289 id=289 data-nosnippet>289</a>    #[inline(always)]
<a href=#290 id=290 data-nosnippet>290</a>    </span><span class="kw">pub const fn </span>interp0_peek_lane0(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>INTERP0_PEEK_LANE0 {
<a href=#291 id=291 data-nosnippet>291</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.interp0_peek_lane0
<a href=#292 id=292 data-nosnippet>292</a>    }
<a href=#293 id=293 data-nosnippet>293</a>    <span class="attr">#[doc = <span class="string">"0xa4 - Read LANE1 result, without altering any internal state (PEEK)."</span>]
<a href=#294 id=294 data-nosnippet>294</a>    #[inline(always)]
<a href=#295 id=295 data-nosnippet>295</a>    </span><span class="kw">pub const fn </span>interp0_peek_lane1(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>INTERP0_PEEK_LANE1 {
<a href=#296 id=296 data-nosnippet>296</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.interp0_peek_lane1
<a href=#297 id=297 data-nosnippet>297</a>    }
<a href=#298 id=298 data-nosnippet>298</a>    <span class="attr">#[doc = <span class="string">"0xa8 - Read FULL result, without altering any internal state (PEEK)."</span>]
<a href=#299 id=299 data-nosnippet>299</a>    #[inline(always)]
<a href=#300 id=300 data-nosnippet>300</a>    </span><span class="kw">pub const fn </span>interp0_peek_full(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>INTERP0_PEEK_FULL {
<a href=#301 id=301 data-nosnippet>301</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.interp0_peek_full
<a href=#302 id=302 data-nosnippet>302</a>    }
<a href=#303 id=303 data-nosnippet>303</a>    <span class="attr">#[doc = <span class="string">"0xac - Control register for lane 0"</span>]
<a href=#304 id=304 data-nosnippet>304</a>    #[inline(always)]
<a href=#305 id=305 data-nosnippet>305</a>    </span><span class="kw">pub const fn </span>interp0_ctrl_lane0(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>INTERP0_CTRL_LANE0 {
<a href=#306 id=306 data-nosnippet>306</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.interp0_ctrl_lane0
<a href=#307 id=307 data-nosnippet>307</a>    }
<a href=#308 id=308 data-nosnippet>308</a>    <span class="attr">#[doc = <span class="string">"0xb0 - Control register for lane 1"</span>]
<a href=#309 id=309 data-nosnippet>309</a>    #[inline(always)]
<a href=#310 id=310 data-nosnippet>310</a>    </span><span class="kw">pub const fn </span>interp0_ctrl_lane1(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>INTERP0_CTRL_LANE1 {
<a href=#311 id=311 data-nosnippet>311</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.interp0_ctrl_lane1
<a href=#312 id=312 data-nosnippet>312</a>    }
<a href=#313 id=313 data-nosnippet>313</a>    <span class="attr">#[doc = <span class="string">"0xb4 - Values written here are atomically added to ACCUM0  
<a href=#314 id=314 data-nosnippet>314</a> Reading yields lane 0's raw shift and mask value (BASE0 not added)."</span>]
<a href=#315 id=315 data-nosnippet>315</a>    #[inline(always)]
<a href=#316 id=316 data-nosnippet>316</a>    </span><span class="kw">pub const fn </span>interp0_accum0_add(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>INTERP0_ACCUM0_ADD {
<a href=#317 id=317 data-nosnippet>317</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.interp0_accum0_add
<a href=#318 id=318 data-nosnippet>318</a>    }
<a href=#319 id=319 data-nosnippet>319</a>    <span class="attr">#[doc = <span class="string">"0xb8 - Values written here are atomically added to ACCUM1  
<a href=#320 id=320 data-nosnippet>320</a> Reading yields lane 1's raw shift and mask value (BASE1 not added)."</span>]
<a href=#321 id=321 data-nosnippet>321</a>    #[inline(always)]
<a href=#322 id=322 data-nosnippet>322</a>    </span><span class="kw">pub const fn </span>interp0_accum1_add(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>INTERP0_ACCUM1_ADD {
<a href=#323 id=323 data-nosnippet>323</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.interp0_accum1_add
<a href=#324 id=324 data-nosnippet>324</a>    }
<a href=#325 id=325 data-nosnippet>325</a>    <span class="attr">#[doc = <span class="string">"0xbc - On write, the lower 16 bits go to BASE0, upper bits to BASE1 simultaneously.  
<a href=#326 id=326 data-nosnippet>326</a> Each half is sign-extended to 32 bits if that lane's SIGNED flag is set."</span>]
<a href=#327 id=327 data-nosnippet>327</a>    #[inline(always)]
<a href=#328 id=328 data-nosnippet>328</a>    </span><span class="kw">pub const fn </span>interp0_base_1and0(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>INTERP0_BASE_1AND0 {
<a href=#329 id=329 data-nosnippet>329</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.interp0_base_1and0
<a href=#330 id=330 data-nosnippet>330</a>    }
<a href=#331 id=331 data-nosnippet>331</a>    <span class="attr">#[doc = <span class="string">"0xc0 - Read/write access to accumulator 0"</span>]
<a href=#332 id=332 data-nosnippet>332</a>    #[inline(always)]
<a href=#333 id=333 data-nosnippet>333</a>    </span><span class="kw">pub const fn </span>interp1_accum0(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>INTERP1_ACCUM0 {
<a href=#334 id=334 data-nosnippet>334</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.interp1_accum0
<a href=#335 id=335 data-nosnippet>335</a>    }
<a href=#336 id=336 data-nosnippet>336</a>    <span class="attr">#[doc = <span class="string">"0xc4 - Read/write access to accumulator 1"</span>]
<a href=#337 id=337 data-nosnippet>337</a>    #[inline(always)]
<a href=#338 id=338 data-nosnippet>338</a>    </span><span class="kw">pub const fn </span>interp1_accum1(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>INTERP1_ACCUM1 {
<a href=#339 id=339 data-nosnippet>339</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.interp1_accum1
<a href=#340 id=340 data-nosnippet>340</a>    }
<a href=#341 id=341 data-nosnippet>341</a>    <span class="attr">#[doc = <span class="string">"0xc8 - Read/write access to BASE0 register."</span>]
<a href=#342 id=342 data-nosnippet>342</a>    #[inline(always)]
<a href=#343 id=343 data-nosnippet>343</a>    </span><span class="kw">pub const fn </span>interp1_base0(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>INTERP1_BASE0 {
<a href=#344 id=344 data-nosnippet>344</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.interp1_base0
<a href=#345 id=345 data-nosnippet>345</a>    }
<a href=#346 id=346 data-nosnippet>346</a>    <span class="attr">#[doc = <span class="string">"0xcc - Read/write access to BASE1 register."</span>]
<a href=#347 id=347 data-nosnippet>347</a>    #[inline(always)]
<a href=#348 id=348 data-nosnippet>348</a>    </span><span class="kw">pub const fn </span>interp1_base1(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>INTERP1_BASE1 {
<a href=#349 id=349 data-nosnippet>349</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.interp1_base1
<a href=#350 id=350 data-nosnippet>350</a>    }
<a href=#351 id=351 data-nosnippet>351</a>    <span class="attr">#[doc = <span class="string">"0xd0 - Read/write access to BASE2 register."</span>]
<a href=#352 id=352 data-nosnippet>352</a>    #[inline(always)]
<a href=#353 id=353 data-nosnippet>353</a>    </span><span class="kw">pub const fn </span>interp1_base2(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>INTERP1_BASE2 {
<a href=#354 id=354 data-nosnippet>354</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.interp1_base2
<a href=#355 id=355 data-nosnippet>355</a>    }
<a href=#356 id=356 data-nosnippet>356</a>    <span class="attr">#[doc = <span class="string">"0xd4 - Read LANE0 result, and simultaneously write lane results to both accumulators (POP)."</span>]
<a href=#357 id=357 data-nosnippet>357</a>    #[inline(always)]
<a href=#358 id=358 data-nosnippet>358</a>    </span><span class="kw">pub const fn </span>interp1_pop_lane0(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>INTERP1_POP_LANE0 {
<a href=#359 id=359 data-nosnippet>359</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.interp1_pop_lane0
<a href=#360 id=360 data-nosnippet>360</a>    }
<a href=#361 id=361 data-nosnippet>361</a>    <span class="attr">#[doc = <span class="string">"0xd8 - Read LANE1 result, and simultaneously write lane results to both accumulators (POP)."</span>]
<a href=#362 id=362 data-nosnippet>362</a>    #[inline(always)]
<a href=#363 id=363 data-nosnippet>363</a>    </span><span class="kw">pub const fn </span>interp1_pop_lane1(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>INTERP1_POP_LANE1 {
<a href=#364 id=364 data-nosnippet>364</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.interp1_pop_lane1
<a href=#365 id=365 data-nosnippet>365</a>    }
<a href=#366 id=366 data-nosnippet>366</a>    <span class="attr">#[doc = <span class="string">"0xdc - Read FULL result, and simultaneously write lane results to both accumulators (POP)."</span>]
<a href=#367 id=367 data-nosnippet>367</a>    #[inline(always)]
<a href=#368 id=368 data-nosnippet>368</a>    </span><span class="kw">pub const fn </span>interp1_pop_full(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>INTERP1_POP_FULL {
<a href=#369 id=369 data-nosnippet>369</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.interp1_pop_full
<a href=#370 id=370 data-nosnippet>370</a>    }
<a href=#371 id=371 data-nosnippet>371</a>    <span class="attr">#[doc = <span class="string">"0xe0 - Read LANE0 result, without altering any internal state (PEEK)."</span>]
<a href=#372 id=372 data-nosnippet>372</a>    #[inline(always)]
<a href=#373 id=373 data-nosnippet>373</a>    </span><span class="kw">pub const fn </span>interp1_peek_lane0(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>INTERP1_PEEK_LANE0 {
<a href=#374 id=374 data-nosnippet>374</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.interp1_peek_lane0
<a href=#375 id=375 data-nosnippet>375</a>    }
<a href=#376 id=376 data-nosnippet>376</a>    <span class="attr">#[doc = <span class="string">"0xe4 - Read LANE1 result, without altering any internal state (PEEK)."</span>]
<a href=#377 id=377 data-nosnippet>377</a>    #[inline(always)]
<a href=#378 id=378 data-nosnippet>378</a>    </span><span class="kw">pub const fn </span>interp1_peek_lane1(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>INTERP1_PEEK_LANE1 {
<a href=#379 id=379 data-nosnippet>379</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.interp1_peek_lane1
<a href=#380 id=380 data-nosnippet>380</a>    }
<a href=#381 id=381 data-nosnippet>381</a>    <span class="attr">#[doc = <span class="string">"0xe8 - Read FULL result, without altering any internal state (PEEK)."</span>]
<a href=#382 id=382 data-nosnippet>382</a>    #[inline(always)]
<a href=#383 id=383 data-nosnippet>383</a>    </span><span class="kw">pub const fn </span>interp1_peek_full(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>INTERP1_PEEK_FULL {
<a href=#384 id=384 data-nosnippet>384</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.interp1_peek_full
<a href=#385 id=385 data-nosnippet>385</a>    }
<a href=#386 id=386 data-nosnippet>386</a>    <span class="attr">#[doc = <span class="string">"0xec - Control register for lane 0"</span>]
<a href=#387 id=387 data-nosnippet>387</a>    #[inline(always)]
<a href=#388 id=388 data-nosnippet>388</a>    </span><span class="kw">pub const fn </span>interp1_ctrl_lane0(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>INTERP1_CTRL_LANE0 {
<a href=#389 id=389 data-nosnippet>389</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.interp1_ctrl_lane0
<a href=#390 id=390 data-nosnippet>390</a>    }
<a href=#391 id=391 data-nosnippet>391</a>    <span class="attr">#[doc = <span class="string">"0xf0 - Control register for lane 1"</span>]
<a href=#392 id=392 data-nosnippet>392</a>    #[inline(always)]
<a href=#393 id=393 data-nosnippet>393</a>    </span><span class="kw">pub const fn </span>interp1_ctrl_lane1(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>INTERP1_CTRL_LANE1 {
<a href=#394 id=394 data-nosnippet>394</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.interp1_ctrl_lane1
<a href=#395 id=395 data-nosnippet>395</a>    }
<a href=#396 id=396 data-nosnippet>396</a>    <span class="attr">#[doc = <span class="string">"0xf4 - Values written here are atomically added to ACCUM0  
<a href=#397 id=397 data-nosnippet>397</a> Reading yields lane 0's raw shift and mask value (BASE0 not added)."</span>]
<a href=#398 id=398 data-nosnippet>398</a>    #[inline(always)]
<a href=#399 id=399 data-nosnippet>399</a>    </span><span class="kw">pub const fn </span>interp1_accum0_add(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>INTERP1_ACCUM0_ADD {
<a href=#400 id=400 data-nosnippet>400</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.interp1_accum0_add
<a href=#401 id=401 data-nosnippet>401</a>    }
<a href=#402 id=402 data-nosnippet>402</a>    <span class="attr">#[doc = <span class="string">"0xf8 - Values written here are atomically added to ACCUM1  
<a href=#403 id=403 data-nosnippet>403</a> Reading yields lane 1's raw shift and mask value (BASE1 not added)."</span>]
<a href=#404 id=404 data-nosnippet>404</a>    #[inline(always)]
<a href=#405 id=405 data-nosnippet>405</a>    </span><span class="kw">pub const fn </span>interp1_accum1_add(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>INTERP1_ACCUM1_ADD {
<a href=#406 id=406 data-nosnippet>406</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.interp1_accum1_add
<a href=#407 id=407 data-nosnippet>407</a>    }
<a href=#408 id=408 data-nosnippet>408</a>    <span class="attr">#[doc = <span class="string">"0xfc - On write, the lower 16 bits go to BASE0, upper bits to BASE1 simultaneously.  
<a href=#409 id=409 data-nosnippet>409</a> Each half is sign-extended to 32 bits if that lane's SIGNED flag is set."</span>]
<a href=#410 id=410 data-nosnippet>410</a>    #[inline(always)]
<a href=#411 id=411 data-nosnippet>411</a>    </span><span class="kw">pub const fn </span>interp1_base_1and0(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>INTERP1_BASE_1AND0 {
<a href=#412 id=412 data-nosnippet>412</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.interp1_base_1and0
<a href=#413 id=413 data-nosnippet>413</a>    }
<a href=#414 id=414 data-nosnippet>414</a>    <span class="attr">#[doc = <span class="string">"0x100..0x180 - Reading from a spinlock address will:  
<a href=#415 id=415 data-nosnippet>415</a> - Return 0 if lock is already locked  
<a href=#416 id=416 data-nosnippet>416</a> - Otherwise return nonzero, and simultaneously claim the lock  
<a href=#417 id=417 data-nosnippet>417</a>
<a href=#418 id=418 data-nosnippet>418</a> Writing (any value) releases the lock.  
<a href=#419 id=419 data-nosnippet>419</a> If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins.  
<a href=#420 id=420 data-nosnippet>420</a> The value returned on success is 0x1 &amp;lt;&amp;lt; lock number."</span>]
<a href=#421 id=421 data-nosnippet>421</a>    #[inline(always)]
<a href=#422 id=422 data-nosnippet>422</a>    </span><span class="kw">pub const fn </span>spinlock(<span class="kw-2">&amp;</span><span class="self">self</span>, n: usize) -&gt; <span class="kw-2">&amp;</span>SPINLOCK {
<a href=#423 id=423 data-nosnippet>423</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.spinlock[n]
<a href=#424 id=424 data-nosnippet>424</a>    }
<a href=#425 id=425 data-nosnippet>425</a>    <span class="attr">#[doc = <span class="string">"Iterator for array of:"</span>]
<a href=#426 id=426 data-nosnippet>426</a>    #[doc = <span class="string">"0x100..0x180 - Reading from a spinlock address will:  
<a href=#427 id=427 data-nosnippet>427</a> - Return 0 if lock is already locked  
<a href=#428 id=428 data-nosnippet>428</a> - Otherwise return nonzero, and simultaneously claim the lock  
<a href=#429 id=429 data-nosnippet>429</a>
<a href=#430 id=430 data-nosnippet>430</a> Writing (any value) releases the lock.  
<a href=#431 id=431 data-nosnippet>431</a> If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins.  
<a href=#432 id=432 data-nosnippet>432</a> The value returned on success is 0x1 &amp;lt;&amp;lt; lock number."</span>]
<a href=#433 id=433 data-nosnippet>433</a>    #[inline(always)]
<a href=#434 id=434 data-nosnippet>434</a>    </span><span class="kw">pub fn </span>spinlock_iter(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw">impl </span>Iterator&lt;Item = <span class="kw-2">&amp;</span>SPINLOCK&gt; {
<a href=#435 id=435 data-nosnippet>435</a>        <span class="self">self</span>.spinlock.iter()
<a href=#436 id=436 data-nosnippet>436</a>    }
<a href=#437 id=437 data-nosnippet>437</a>}
<a href=#438 id=438 data-nosnippet>438</a><span class="attr">#[doc = <span class="string">"CPUID (r) register accessor: Processor core identifier  
<a href=#439 id=439 data-nosnippet>439</a> Value is 0 when read from processor core 0, and 1 when read from processor core 1.  
<a href=#440 id=440 data-nosnippet>440</a>
<a href=#441 id=441 data-nosnippet>441</a>You can [`read`](crate::generic::Reg::read) this register and get [`cpuid::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#442 id=442 data-nosnippet>442</a>
<a href=#443 id=443 data-nosnippet>443</a>For information about available fields see [`mod@cpuid`]
<a href=#444 id=444 data-nosnippet>444</a>module"</span>]
<a href=#445 id=445 data-nosnippet>445</a></span><span class="kw">pub type </span>CPUID = <span class="kw">crate</span>::Reg&lt;cpuid::CPUID_SPEC&gt;;
<a href=#446 id=446 data-nosnippet>446</a><span class="attr">#[doc = <span class="string">"Processor core identifier  
<a href=#447 id=447 data-nosnippet>447</a> Value is 0 when read from processor core 0, and 1 when read from processor core 1."</span>]
<a href=#448 id=448 data-nosnippet>448</a></span><span class="kw">pub mod </span>cpuid;
<a href=#449 id=449 data-nosnippet>449</a><span class="attr">#[doc = <span class="string">"GPIO_IN (r) register accessor: Input value for GPIO pins  
<a href=#450 id=450 data-nosnippet>450</a>
<a href=#451 id=451 data-nosnippet>451</a>You can [`read`](crate::generic::Reg::read) this register and get [`gpio_in::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#452 id=452 data-nosnippet>452</a>
<a href=#453 id=453 data-nosnippet>453</a>For information about available fields see [`mod@gpio_in`]
<a href=#454 id=454 data-nosnippet>454</a>module"</span>]
<a href=#455 id=455 data-nosnippet>455</a></span><span class="kw">pub type </span>GPIO_IN = <span class="kw">crate</span>::Reg&lt;gpio_in::GPIO_IN_SPEC&gt;;
<a href=#456 id=456 data-nosnippet>456</a><span class="attr">#[doc = <span class="string">"Input value for GPIO pins"</span>]
<a href=#457 id=457 data-nosnippet>457</a></span><span class="kw">pub mod </span>gpio_in;
<a href=#458 id=458 data-nosnippet>458</a><span class="attr">#[doc = <span class="string">"GPIO_HI_IN (r) register accessor: Input value for QSPI pins  
<a href=#459 id=459 data-nosnippet>459</a>
<a href=#460 id=460 data-nosnippet>460</a>You can [`read`](crate::generic::Reg::read) this register and get [`gpio_hi_in::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#461 id=461 data-nosnippet>461</a>
<a href=#462 id=462 data-nosnippet>462</a>For information about available fields see [`mod@gpio_hi_in`]
<a href=#463 id=463 data-nosnippet>463</a>module"</span>]
<a href=#464 id=464 data-nosnippet>464</a></span><span class="kw">pub type </span>GPIO_HI_IN = <span class="kw">crate</span>::Reg&lt;gpio_hi_in::GPIO_HI_IN_SPEC&gt;;
<a href=#465 id=465 data-nosnippet>465</a><span class="attr">#[doc = <span class="string">"Input value for QSPI pins"</span>]
<a href=#466 id=466 data-nosnippet>466</a></span><span class="kw">pub mod </span>gpio_hi_in;
<a href=#467 id=467 data-nosnippet>467</a><span class="attr">#[doc = <span class="string">"GPIO_OUT (rw) register accessor: GPIO output value  
<a href=#468 id=468 data-nosnippet>468</a>
<a href=#469 id=469 data-nosnippet>469</a>You can [`read`](crate::generic::Reg::read) this register and get [`gpio_out::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`gpio_out::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#470 id=470 data-nosnippet>470</a>
<a href=#471 id=471 data-nosnippet>471</a>For information about available fields see [`mod@gpio_out`]
<a href=#472 id=472 data-nosnippet>472</a>module"</span>]
<a href=#473 id=473 data-nosnippet>473</a></span><span class="kw">pub type </span>GPIO_OUT = <span class="kw">crate</span>::Reg&lt;gpio_out::GPIO_OUT_SPEC&gt;;
<a href=#474 id=474 data-nosnippet>474</a><span class="attr">#[doc = <span class="string">"GPIO output value"</span>]
<a href=#475 id=475 data-nosnippet>475</a></span><span class="kw">pub mod </span>gpio_out;
<a href=#476 id=476 data-nosnippet>476</a><span class="attr">#[doc = <span class="string">"GPIO_OUT_SET (w) register accessor: GPIO output value set  
<a href=#477 id=477 data-nosnippet>477</a>
<a href=#478 id=478 data-nosnippet>478</a>You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`gpio_out_set::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#479 id=479 data-nosnippet>479</a>
<a href=#480 id=480 data-nosnippet>480</a>For information about available fields see [`mod@gpio_out_set`]
<a href=#481 id=481 data-nosnippet>481</a>module"</span>]
<a href=#482 id=482 data-nosnippet>482</a></span><span class="kw">pub type </span>GPIO_OUT_SET = <span class="kw">crate</span>::Reg&lt;gpio_out_set::GPIO_OUT_SET_SPEC&gt;;
<a href=#483 id=483 data-nosnippet>483</a><span class="attr">#[doc = <span class="string">"GPIO output value set"</span>]
<a href=#484 id=484 data-nosnippet>484</a></span><span class="kw">pub mod </span>gpio_out_set;
<a href=#485 id=485 data-nosnippet>485</a><span class="attr">#[doc = <span class="string">"GPIO_OUT_CLR (w) register accessor: GPIO output value clear  
<a href=#486 id=486 data-nosnippet>486</a>
<a href=#487 id=487 data-nosnippet>487</a>You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`gpio_out_clr::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#488 id=488 data-nosnippet>488</a>
<a href=#489 id=489 data-nosnippet>489</a>For information about available fields see [`mod@gpio_out_clr`]
<a href=#490 id=490 data-nosnippet>490</a>module"</span>]
<a href=#491 id=491 data-nosnippet>491</a></span><span class="kw">pub type </span>GPIO_OUT_CLR = <span class="kw">crate</span>::Reg&lt;gpio_out_clr::GPIO_OUT_CLR_SPEC&gt;;
<a href=#492 id=492 data-nosnippet>492</a><span class="attr">#[doc = <span class="string">"GPIO output value clear"</span>]
<a href=#493 id=493 data-nosnippet>493</a></span><span class="kw">pub mod </span>gpio_out_clr;
<a href=#494 id=494 data-nosnippet>494</a><span class="attr">#[doc = <span class="string">"GPIO_OUT_XOR (w) register accessor: GPIO output value XOR  
<a href=#495 id=495 data-nosnippet>495</a>
<a href=#496 id=496 data-nosnippet>496</a>You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`gpio_out_xor::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#497 id=497 data-nosnippet>497</a>
<a href=#498 id=498 data-nosnippet>498</a>For information about available fields see [`mod@gpio_out_xor`]
<a href=#499 id=499 data-nosnippet>499</a>module"</span>]
<a href=#500 id=500 data-nosnippet>500</a></span><span class="kw">pub type </span>GPIO_OUT_XOR = <span class="kw">crate</span>::Reg&lt;gpio_out_xor::GPIO_OUT_XOR_SPEC&gt;;
<a href=#501 id=501 data-nosnippet>501</a><span class="attr">#[doc = <span class="string">"GPIO output value XOR"</span>]
<a href=#502 id=502 data-nosnippet>502</a></span><span class="kw">pub mod </span>gpio_out_xor;
<a href=#503 id=503 data-nosnippet>503</a><span class="attr">#[doc = <span class="string">"GPIO_OE (rw) register accessor: GPIO output enable  
<a href=#504 id=504 data-nosnippet>504</a>
<a href=#505 id=505 data-nosnippet>505</a>You can [`read`](crate::generic::Reg::read) this register and get [`gpio_oe::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`gpio_oe::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#506 id=506 data-nosnippet>506</a>
<a href=#507 id=507 data-nosnippet>507</a>For information about available fields see [`mod@gpio_oe`]
<a href=#508 id=508 data-nosnippet>508</a>module"</span>]
<a href=#509 id=509 data-nosnippet>509</a></span><span class="kw">pub type </span>GPIO_OE = <span class="kw">crate</span>::Reg&lt;gpio_oe::GPIO_OE_SPEC&gt;;
<a href=#510 id=510 data-nosnippet>510</a><span class="attr">#[doc = <span class="string">"GPIO output enable"</span>]
<a href=#511 id=511 data-nosnippet>511</a></span><span class="kw">pub mod </span>gpio_oe;
<a href=#512 id=512 data-nosnippet>512</a><span class="attr">#[doc = <span class="string">"GPIO_OE_SET (w) register accessor: GPIO output enable set  
<a href=#513 id=513 data-nosnippet>513</a>
<a href=#514 id=514 data-nosnippet>514</a>You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`gpio_oe_set::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#515 id=515 data-nosnippet>515</a>
<a href=#516 id=516 data-nosnippet>516</a>For information about available fields see [`mod@gpio_oe_set`]
<a href=#517 id=517 data-nosnippet>517</a>module"</span>]
<a href=#518 id=518 data-nosnippet>518</a></span><span class="kw">pub type </span>GPIO_OE_SET = <span class="kw">crate</span>::Reg&lt;gpio_oe_set::GPIO_OE_SET_SPEC&gt;;
<a href=#519 id=519 data-nosnippet>519</a><span class="attr">#[doc = <span class="string">"GPIO output enable set"</span>]
<a href=#520 id=520 data-nosnippet>520</a></span><span class="kw">pub mod </span>gpio_oe_set;
<a href=#521 id=521 data-nosnippet>521</a><span class="attr">#[doc = <span class="string">"GPIO_OE_CLR (w) register accessor: GPIO output enable clear  
<a href=#522 id=522 data-nosnippet>522</a>
<a href=#523 id=523 data-nosnippet>523</a>You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`gpio_oe_clr::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#524 id=524 data-nosnippet>524</a>
<a href=#525 id=525 data-nosnippet>525</a>For information about available fields see [`mod@gpio_oe_clr`]
<a href=#526 id=526 data-nosnippet>526</a>module"</span>]
<a href=#527 id=527 data-nosnippet>527</a></span><span class="kw">pub type </span>GPIO_OE_CLR = <span class="kw">crate</span>::Reg&lt;gpio_oe_clr::GPIO_OE_CLR_SPEC&gt;;
<a href=#528 id=528 data-nosnippet>528</a><span class="attr">#[doc = <span class="string">"GPIO output enable clear"</span>]
<a href=#529 id=529 data-nosnippet>529</a></span><span class="kw">pub mod </span>gpio_oe_clr;
<a href=#530 id=530 data-nosnippet>530</a><span class="attr">#[doc = <span class="string">"GPIO_OE_XOR (w) register accessor: GPIO output enable XOR  
<a href=#531 id=531 data-nosnippet>531</a>
<a href=#532 id=532 data-nosnippet>532</a>You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`gpio_oe_xor::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#533 id=533 data-nosnippet>533</a>
<a href=#534 id=534 data-nosnippet>534</a>For information about available fields see [`mod@gpio_oe_xor`]
<a href=#535 id=535 data-nosnippet>535</a>module"</span>]
<a href=#536 id=536 data-nosnippet>536</a></span><span class="kw">pub type </span>GPIO_OE_XOR = <span class="kw">crate</span>::Reg&lt;gpio_oe_xor::GPIO_OE_XOR_SPEC&gt;;
<a href=#537 id=537 data-nosnippet>537</a><span class="attr">#[doc = <span class="string">"GPIO output enable XOR"</span>]
<a href=#538 id=538 data-nosnippet>538</a></span><span class="kw">pub mod </span>gpio_oe_xor;
<a href=#539 id=539 data-nosnippet>539</a><span class="attr">#[doc = <span class="string">"GPIO_HI_OUT (rw) register accessor: QSPI output value  
<a href=#540 id=540 data-nosnippet>540</a>
<a href=#541 id=541 data-nosnippet>541</a>You can [`read`](crate::generic::Reg::read) this register and get [`gpio_hi_out::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`gpio_hi_out::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#542 id=542 data-nosnippet>542</a>
<a href=#543 id=543 data-nosnippet>543</a>For information about available fields see [`mod@gpio_hi_out`]
<a href=#544 id=544 data-nosnippet>544</a>module"</span>]
<a href=#545 id=545 data-nosnippet>545</a></span><span class="kw">pub type </span>GPIO_HI_OUT = <span class="kw">crate</span>::Reg&lt;gpio_hi_out::GPIO_HI_OUT_SPEC&gt;;
<a href=#546 id=546 data-nosnippet>546</a><span class="attr">#[doc = <span class="string">"QSPI output value"</span>]
<a href=#547 id=547 data-nosnippet>547</a></span><span class="kw">pub mod </span>gpio_hi_out;
<a href=#548 id=548 data-nosnippet>548</a><span class="attr">#[doc = <span class="string">"GPIO_HI_OUT_SET (w) register accessor: QSPI output value set  
<a href=#549 id=549 data-nosnippet>549</a>
<a href=#550 id=550 data-nosnippet>550</a>You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`gpio_hi_out_set::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#551 id=551 data-nosnippet>551</a>
<a href=#552 id=552 data-nosnippet>552</a>For information about available fields see [`mod@gpio_hi_out_set`]
<a href=#553 id=553 data-nosnippet>553</a>module"</span>]
<a href=#554 id=554 data-nosnippet>554</a></span><span class="kw">pub type </span>GPIO_HI_OUT_SET = <span class="kw">crate</span>::Reg&lt;gpio_hi_out_set::GPIO_HI_OUT_SET_SPEC&gt;;
<a href=#555 id=555 data-nosnippet>555</a><span class="attr">#[doc = <span class="string">"QSPI output value set"</span>]
<a href=#556 id=556 data-nosnippet>556</a></span><span class="kw">pub mod </span>gpio_hi_out_set;
<a href=#557 id=557 data-nosnippet>557</a><span class="attr">#[doc = <span class="string">"GPIO_HI_OUT_CLR (w) register accessor: QSPI output value clear  
<a href=#558 id=558 data-nosnippet>558</a>
<a href=#559 id=559 data-nosnippet>559</a>You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`gpio_hi_out_clr::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#560 id=560 data-nosnippet>560</a>
<a href=#561 id=561 data-nosnippet>561</a>For information about available fields see [`mod@gpio_hi_out_clr`]
<a href=#562 id=562 data-nosnippet>562</a>module"</span>]
<a href=#563 id=563 data-nosnippet>563</a></span><span class="kw">pub type </span>GPIO_HI_OUT_CLR = <span class="kw">crate</span>::Reg&lt;gpio_hi_out_clr::GPIO_HI_OUT_CLR_SPEC&gt;;
<a href=#564 id=564 data-nosnippet>564</a><span class="attr">#[doc = <span class="string">"QSPI output value clear"</span>]
<a href=#565 id=565 data-nosnippet>565</a></span><span class="kw">pub mod </span>gpio_hi_out_clr;
<a href=#566 id=566 data-nosnippet>566</a><span class="attr">#[doc = <span class="string">"GPIO_HI_OUT_XOR (w) register accessor: QSPI output value XOR  
<a href=#567 id=567 data-nosnippet>567</a>
<a href=#568 id=568 data-nosnippet>568</a>You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`gpio_hi_out_xor::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#569 id=569 data-nosnippet>569</a>
<a href=#570 id=570 data-nosnippet>570</a>For information about available fields see [`mod@gpio_hi_out_xor`]
<a href=#571 id=571 data-nosnippet>571</a>module"</span>]
<a href=#572 id=572 data-nosnippet>572</a></span><span class="kw">pub type </span>GPIO_HI_OUT_XOR = <span class="kw">crate</span>::Reg&lt;gpio_hi_out_xor::GPIO_HI_OUT_XOR_SPEC&gt;;
<a href=#573 id=573 data-nosnippet>573</a><span class="attr">#[doc = <span class="string">"QSPI output value XOR"</span>]
<a href=#574 id=574 data-nosnippet>574</a></span><span class="kw">pub mod </span>gpio_hi_out_xor;
<a href=#575 id=575 data-nosnippet>575</a><span class="attr">#[doc = <span class="string">"GPIO_HI_OE (rw) register accessor: QSPI output enable  
<a href=#576 id=576 data-nosnippet>576</a>
<a href=#577 id=577 data-nosnippet>577</a>You can [`read`](crate::generic::Reg::read) this register and get [`gpio_hi_oe::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`gpio_hi_oe::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#578 id=578 data-nosnippet>578</a>
<a href=#579 id=579 data-nosnippet>579</a>For information about available fields see [`mod@gpio_hi_oe`]
<a href=#580 id=580 data-nosnippet>580</a>module"</span>]
<a href=#581 id=581 data-nosnippet>581</a></span><span class="kw">pub type </span>GPIO_HI_OE = <span class="kw">crate</span>::Reg&lt;gpio_hi_oe::GPIO_HI_OE_SPEC&gt;;
<a href=#582 id=582 data-nosnippet>582</a><span class="attr">#[doc = <span class="string">"QSPI output enable"</span>]
<a href=#583 id=583 data-nosnippet>583</a></span><span class="kw">pub mod </span>gpio_hi_oe;
<a href=#584 id=584 data-nosnippet>584</a><span class="attr">#[doc = <span class="string">"GPIO_HI_OE_SET (w) register accessor: QSPI output enable set  
<a href=#585 id=585 data-nosnippet>585</a>
<a href=#586 id=586 data-nosnippet>586</a>You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`gpio_hi_oe_set::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#587 id=587 data-nosnippet>587</a>
<a href=#588 id=588 data-nosnippet>588</a>For information about available fields see [`mod@gpio_hi_oe_set`]
<a href=#589 id=589 data-nosnippet>589</a>module"</span>]
<a href=#590 id=590 data-nosnippet>590</a></span><span class="kw">pub type </span>GPIO_HI_OE_SET = <span class="kw">crate</span>::Reg&lt;gpio_hi_oe_set::GPIO_HI_OE_SET_SPEC&gt;;
<a href=#591 id=591 data-nosnippet>591</a><span class="attr">#[doc = <span class="string">"QSPI output enable set"</span>]
<a href=#592 id=592 data-nosnippet>592</a></span><span class="kw">pub mod </span>gpio_hi_oe_set;
<a href=#593 id=593 data-nosnippet>593</a><span class="attr">#[doc = <span class="string">"GPIO_HI_OE_CLR (w) register accessor: QSPI output enable clear  
<a href=#594 id=594 data-nosnippet>594</a>
<a href=#595 id=595 data-nosnippet>595</a>You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`gpio_hi_oe_clr::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#596 id=596 data-nosnippet>596</a>
<a href=#597 id=597 data-nosnippet>597</a>For information about available fields see [`mod@gpio_hi_oe_clr`]
<a href=#598 id=598 data-nosnippet>598</a>module"</span>]
<a href=#599 id=599 data-nosnippet>599</a></span><span class="kw">pub type </span>GPIO_HI_OE_CLR = <span class="kw">crate</span>::Reg&lt;gpio_hi_oe_clr::GPIO_HI_OE_CLR_SPEC&gt;;
<a href=#600 id=600 data-nosnippet>600</a><span class="attr">#[doc = <span class="string">"QSPI output enable clear"</span>]
<a href=#601 id=601 data-nosnippet>601</a></span><span class="kw">pub mod </span>gpio_hi_oe_clr;
<a href=#602 id=602 data-nosnippet>602</a><span class="attr">#[doc = <span class="string">"GPIO_HI_OE_XOR (w) register accessor: QSPI output enable XOR  
<a href=#603 id=603 data-nosnippet>603</a>
<a href=#604 id=604 data-nosnippet>604</a>You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`gpio_hi_oe_xor::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#605 id=605 data-nosnippet>605</a>
<a href=#606 id=606 data-nosnippet>606</a>For information about available fields see [`mod@gpio_hi_oe_xor`]
<a href=#607 id=607 data-nosnippet>607</a>module"</span>]
<a href=#608 id=608 data-nosnippet>608</a></span><span class="kw">pub type </span>GPIO_HI_OE_XOR = <span class="kw">crate</span>::Reg&lt;gpio_hi_oe_xor::GPIO_HI_OE_XOR_SPEC&gt;;
<a href=#609 id=609 data-nosnippet>609</a><span class="attr">#[doc = <span class="string">"QSPI output enable XOR"</span>]
<a href=#610 id=610 data-nosnippet>610</a></span><span class="kw">pub mod </span>gpio_hi_oe_xor;
<a href=#611 id=611 data-nosnippet>611</a><span class="attr">#[doc = <span class="string">"FIFO_ST (rw) register accessor: Status register for inter-core FIFOs (mailboxes).  
<a href=#612 id=612 data-nosnippet>612</a> There is one FIFO in the core 0 -&gt; core 1 direction, and one core 1 -&gt; core 0. Both are 32 bits wide and 8 words deep.  
<a href=#613 id=613 data-nosnippet>613</a> Core 0 can see the read side of the 1-&gt;0 FIFO (RX), and the write side of 0-&gt;1 FIFO (TX).  
<a href=#614 id=614 data-nosnippet>614</a> Core 1 can see the read side of the 0-&gt;1 FIFO (RX), and the write side of 1-&gt;0 FIFO (TX).  
<a href=#615 id=615 data-nosnippet>615</a> The SIO IRQ for each core is the logical OR of the VLD, WOF and ROE fields of its FIFO_ST register.  
<a href=#616 id=616 data-nosnippet>616</a>
<a href=#617 id=617 data-nosnippet>617</a>You can [`read`](crate::generic::Reg::read) this register and get [`fifo_st::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fifo_st::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#618 id=618 data-nosnippet>618</a>
<a href=#619 id=619 data-nosnippet>619</a>For information about available fields see [`mod@fifo_st`]
<a href=#620 id=620 data-nosnippet>620</a>module"</span>]
<a href=#621 id=621 data-nosnippet>621</a></span><span class="kw">pub type </span>FIFO_ST = <span class="kw">crate</span>::Reg&lt;fifo_st::FIFO_ST_SPEC&gt;;
<a href=#622 id=622 data-nosnippet>622</a><span class="attr">#[doc = <span class="string">"Status register for inter-core FIFOs (mailboxes).  
<a href=#623 id=623 data-nosnippet>623</a> There is one FIFO in the core 0 -&gt; core 1 direction, and one core 1 -&gt; core 0. Both are 32 bits wide and 8 words deep.  
<a href=#624 id=624 data-nosnippet>624</a> Core 0 can see the read side of the 1-&gt;0 FIFO (RX), and the write side of 0-&gt;1 FIFO (TX).  
<a href=#625 id=625 data-nosnippet>625</a> Core 1 can see the read side of the 0-&gt;1 FIFO (RX), and the write side of 1-&gt;0 FIFO (TX).  
<a href=#626 id=626 data-nosnippet>626</a> The SIO IRQ for each core is the logical OR of the VLD, WOF and ROE fields of its FIFO_ST register."</span>]
<a href=#627 id=627 data-nosnippet>627</a></span><span class="kw">pub mod </span>fifo_st;
<a href=#628 id=628 data-nosnippet>628</a><span class="attr">#[doc = <span class="string">"FIFO_WR (w) register accessor: Write access to this core's TX FIFO  
<a href=#629 id=629 data-nosnippet>629</a>
<a href=#630 id=630 data-nosnippet>630</a>You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fifo_wr::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#631 id=631 data-nosnippet>631</a>
<a href=#632 id=632 data-nosnippet>632</a>For information about available fields see [`mod@fifo_wr`]
<a href=#633 id=633 data-nosnippet>633</a>module"</span>]
<a href=#634 id=634 data-nosnippet>634</a></span><span class="kw">pub type </span>FIFO_WR = <span class="kw">crate</span>::Reg&lt;fifo_wr::FIFO_WR_SPEC&gt;;
<a href=#635 id=635 data-nosnippet>635</a><span class="attr">#[doc = <span class="string">"Write access to this core's TX FIFO"</span>]
<a href=#636 id=636 data-nosnippet>636</a></span><span class="kw">pub mod </span>fifo_wr;
<a href=#637 id=637 data-nosnippet>637</a><span class="attr">#[doc = <span class="string">"FIFO_RD (r) register accessor: Read access to this core's RX FIFO  
<a href=#638 id=638 data-nosnippet>638</a>
<a href=#639 id=639 data-nosnippet>639</a>You can [`read`](crate::generic::Reg::read) this register and get [`fifo_rd::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#640 id=640 data-nosnippet>640</a>
<a href=#641 id=641 data-nosnippet>641</a>For information about available fields see [`mod@fifo_rd`]
<a href=#642 id=642 data-nosnippet>642</a>module"</span>]
<a href=#643 id=643 data-nosnippet>643</a></span><span class="kw">pub type </span>FIFO_RD = <span class="kw">crate</span>::Reg&lt;fifo_rd::FIFO_RD_SPEC&gt;;
<a href=#644 id=644 data-nosnippet>644</a><span class="attr">#[doc = <span class="string">"Read access to this core's RX FIFO"</span>]
<a href=#645 id=645 data-nosnippet>645</a></span><span class="kw">pub mod </span>fifo_rd;
<a href=#646 id=646 data-nosnippet>646</a><span class="attr">#[doc = <span class="string">"SPINLOCK_ST (r) register accessor: Spinlock state  
<a href=#647 id=647 data-nosnippet>647</a> A bitmap containing the state of all 32 spinlocks (1=locked).  
<a href=#648 id=648 data-nosnippet>648</a> Mainly intended for debugging.  
<a href=#649 id=649 data-nosnippet>649</a>
<a href=#650 id=650 data-nosnippet>650</a>You can [`read`](crate::generic::Reg::read) this register and get [`spinlock_st::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#651 id=651 data-nosnippet>651</a>
<a href=#652 id=652 data-nosnippet>652</a>For information about available fields see [`mod@spinlock_st`]
<a href=#653 id=653 data-nosnippet>653</a>module"</span>]
<a href=#654 id=654 data-nosnippet>654</a></span><span class="kw">pub type </span>SPINLOCK_ST = <span class="kw">crate</span>::Reg&lt;spinlock_st::SPINLOCK_ST_SPEC&gt;;
<a href=#655 id=655 data-nosnippet>655</a><span class="attr">#[doc = <span class="string">"Spinlock state  
<a href=#656 id=656 data-nosnippet>656</a> A bitmap containing the state of all 32 spinlocks (1=locked).  
<a href=#657 id=657 data-nosnippet>657</a> Mainly intended for debugging."</span>]
<a href=#658 id=658 data-nosnippet>658</a></span><span class="kw">pub mod </span>spinlock_st;
<a href=#659 id=659 data-nosnippet>659</a><span class="attr">#[doc = <span class="string">"DIV_UDIVIDEND (rw) register accessor: Divider unsigned dividend  
<a href=#660 id=660 data-nosnippet>660</a> Write to the DIVIDEND operand of the divider, i.e. the p in `p / q`.  
<a href=#661 id=661 data-nosnippet>661</a> Any operand write starts a new calculation. The results appear in QUOTIENT, REMAINDER.  
<a href=#662 id=662 data-nosnippet>662</a> UDIVIDEND/SDIVIDEND are aliases of the same internal register. The U alias starts an  
<a href=#663 id=663 data-nosnippet>663</a> unsigned calculation, and the S alias starts a signed calculation.  
<a href=#664 id=664 data-nosnippet>664</a>
<a href=#665 id=665 data-nosnippet>665</a>You can [`read`](crate::generic::Reg::read) this register and get [`div_udividend::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`div_udividend::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#666 id=666 data-nosnippet>666</a>
<a href=#667 id=667 data-nosnippet>667</a>For information about available fields see [`mod@div_udividend`]
<a href=#668 id=668 data-nosnippet>668</a>module"</span>]
<a href=#669 id=669 data-nosnippet>669</a></span><span class="kw">pub type </span>DIV_UDIVIDEND = <span class="kw">crate</span>::Reg&lt;div_udividend::DIV_UDIVIDEND_SPEC&gt;;
<a href=#670 id=670 data-nosnippet>670</a><span class="attr">#[doc = <span class="string">"Divider unsigned dividend  
<a href=#671 id=671 data-nosnippet>671</a> Write to the DIVIDEND operand of the divider, i.e. the p in `p / q`.  
<a href=#672 id=672 data-nosnippet>672</a> Any operand write starts a new calculation. The results appear in QUOTIENT, REMAINDER.  
<a href=#673 id=673 data-nosnippet>673</a> UDIVIDEND/SDIVIDEND are aliases of the same internal register. The U alias starts an  
<a href=#674 id=674 data-nosnippet>674</a> unsigned calculation, and the S alias starts a signed calculation."</span>]
<a href=#675 id=675 data-nosnippet>675</a></span><span class="kw">pub mod </span>div_udividend;
<a href=#676 id=676 data-nosnippet>676</a><span class="attr">#[doc = <span class="string">"DIV_UDIVISOR (rw) register accessor: Divider unsigned divisor  
<a href=#677 id=677 data-nosnippet>677</a> Write to the DIVISOR operand of the divider, i.e. the q in `p / q`.  
<a href=#678 id=678 data-nosnippet>678</a> Any operand write starts a new calculation. The results appear in QUOTIENT, REMAINDER.  
<a href=#679 id=679 data-nosnippet>679</a> UDIVISOR/SDIVISOR are aliases of the same internal register. The U alias starts an  
<a href=#680 id=680 data-nosnippet>680</a> unsigned calculation, and the S alias starts a signed calculation.  
<a href=#681 id=681 data-nosnippet>681</a>
<a href=#682 id=682 data-nosnippet>682</a>You can [`read`](crate::generic::Reg::read) this register and get [`div_udivisor::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`div_udivisor::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#683 id=683 data-nosnippet>683</a>
<a href=#684 id=684 data-nosnippet>684</a>For information about available fields see [`mod@div_udivisor`]
<a href=#685 id=685 data-nosnippet>685</a>module"</span>]
<a href=#686 id=686 data-nosnippet>686</a></span><span class="kw">pub type </span>DIV_UDIVISOR = <span class="kw">crate</span>::Reg&lt;div_udivisor::DIV_UDIVISOR_SPEC&gt;;
<a href=#687 id=687 data-nosnippet>687</a><span class="attr">#[doc = <span class="string">"Divider unsigned divisor  
<a href=#688 id=688 data-nosnippet>688</a> Write to the DIVISOR operand of the divider, i.e. the q in `p / q`.  
<a href=#689 id=689 data-nosnippet>689</a> Any operand write starts a new calculation. The results appear in QUOTIENT, REMAINDER.  
<a href=#690 id=690 data-nosnippet>690</a> UDIVISOR/SDIVISOR are aliases of the same internal register. The U alias starts an  
<a href=#691 id=691 data-nosnippet>691</a> unsigned calculation, and the S alias starts a signed calculation."</span>]
<a href=#692 id=692 data-nosnippet>692</a></span><span class="kw">pub mod </span>div_udivisor;
<a href=#693 id=693 data-nosnippet>693</a><span class="attr">#[doc = <span class="string">"DIV_SDIVIDEND (rw) register accessor: Divider signed dividend  
<a href=#694 id=694 data-nosnippet>694</a> The same as UDIVIDEND, but starts a signed calculation, rather than unsigned.  
<a href=#695 id=695 data-nosnippet>695</a>
<a href=#696 id=696 data-nosnippet>696</a>You can [`read`](crate::generic::Reg::read) this register and get [`div_sdividend::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`div_sdividend::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#697 id=697 data-nosnippet>697</a>
<a href=#698 id=698 data-nosnippet>698</a>For information about available fields see [`mod@div_sdividend`]
<a href=#699 id=699 data-nosnippet>699</a>module"</span>]
<a href=#700 id=700 data-nosnippet>700</a></span><span class="kw">pub type </span>DIV_SDIVIDEND = <span class="kw">crate</span>::Reg&lt;div_sdividend::DIV_SDIVIDEND_SPEC&gt;;
<a href=#701 id=701 data-nosnippet>701</a><span class="attr">#[doc = <span class="string">"Divider signed dividend  
<a href=#702 id=702 data-nosnippet>702</a> The same as UDIVIDEND, but starts a signed calculation, rather than unsigned."</span>]
<a href=#703 id=703 data-nosnippet>703</a></span><span class="kw">pub mod </span>div_sdividend;
<a href=#704 id=704 data-nosnippet>704</a><span class="attr">#[doc = <span class="string">"DIV_SDIVISOR (rw) register accessor: Divider signed divisor  
<a href=#705 id=705 data-nosnippet>705</a> The same as UDIVISOR, but starts a signed calculation, rather than unsigned.  
<a href=#706 id=706 data-nosnippet>706</a>
<a href=#707 id=707 data-nosnippet>707</a>You can [`read`](crate::generic::Reg::read) this register and get [`div_sdivisor::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`div_sdivisor::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#708 id=708 data-nosnippet>708</a>
<a href=#709 id=709 data-nosnippet>709</a>For information about available fields see [`mod@div_sdivisor`]
<a href=#710 id=710 data-nosnippet>710</a>module"</span>]
<a href=#711 id=711 data-nosnippet>711</a></span><span class="kw">pub type </span>DIV_SDIVISOR = <span class="kw">crate</span>::Reg&lt;div_sdivisor::DIV_SDIVISOR_SPEC&gt;;
<a href=#712 id=712 data-nosnippet>712</a><span class="attr">#[doc = <span class="string">"Divider signed divisor  
<a href=#713 id=713 data-nosnippet>713</a> The same as UDIVISOR, but starts a signed calculation, rather than unsigned."</span>]
<a href=#714 id=714 data-nosnippet>714</a></span><span class="kw">pub mod </span>div_sdivisor;
<a href=#715 id=715 data-nosnippet>715</a><span class="attr">#[doc = <span class="string">"DIV_QUOTIENT (rw) register accessor: Divider result quotient  
<a href=#716 id=716 data-nosnippet>716</a> The result of `DIVIDEND / DIVISOR` (division). Contents undefined while CSR_READY is low.  
<a href=#717 id=717 data-nosnippet>717</a> For signed calculations, QUOTIENT is negative when the signs of DIVIDEND and DIVISOR differ.  
<a href=#718 id=718 data-nosnippet>718</a> This register can be written to directly, for context save/restore purposes. This halts any  
<a href=#719 id=719 data-nosnippet>719</a> in-progress calculation and sets the CSR_READY and CSR_DIRTY flags.  
<a href=#720 id=720 data-nosnippet>720</a> Reading from QUOTIENT clears the CSR_DIRTY flag, so should read results in the order  
<a href=#721 id=721 data-nosnippet>721</a> REMAINDER, QUOTIENT if CSR_DIRTY is used.  
<a href=#722 id=722 data-nosnippet>722</a>
<a href=#723 id=723 data-nosnippet>723</a>You can [`read`](crate::generic::Reg::read) this register and get [`div_quotient::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`div_quotient::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#724 id=724 data-nosnippet>724</a>
<a href=#725 id=725 data-nosnippet>725</a>For information about available fields see [`mod@div_quotient`]
<a href=#726 id=726 data-nosnippet>726</a>module"</span>]
<a href=#727 id=727 data-nosnippet>727</a></span><span class="kw">pub type </span>DIV_QUOTIENT = <span class="kw">crate</span>::Reg&lt;div_quotient::DIV_QUOTIENT_SPEC&gt;;
<a href=#728 id=728 data-nosnippet>728</a><span class="attr">#[doc = <span class="string">"Divider result quotient  
<a href=#729 id=729 data-nosnippet>729</a> The result of `DIVIDEND / DIVISOR` (division). Contents undefined while CSR_READY is low.  
<a href=#730 id=730 data-nosnippet>730</a> For signed calculations, QUOTIENT is negative when the signs of DIVIDEND and DIVISOR differ.  
<a href=#731 id=731 data-nosnippet>731</a> This register can be written to directly, for context save/restore purposes. This halts any  
<a href=#732 id=732 data-nosnippet>732</a> in-progress calculation and sets the CSR_READY and CSR_DIRTY flags.  
<a href=#733 id=733 data-nosnippet>733</a> Reading from QUOTIENT clears the CSR_DIRTY flag, so should read results in the order  
<a href=#734 id=734 data-nosnippet>734</a> REMAINDER, QUOTIENT if CSR_DIRTY is used."</span>]
<a href=#735 id=735 data-nosnippet>735</a></span><span class="kw">pub mod </span>div_quotient;
<a href=#736 id=736 data-nosnippet>736</a><span class="attr">#[doc = <span class="string">"DIV_REMAINDER (rw) register accessor: Divider result remainder  
<a href=#737 id=737 data-nosnippet>737</a> The result of `DIVIDEND % DIVISOR` (modulo). Contents undefined while CSR_READY is low.  
<a href=#738 id=738 data-nosnippet>738</a> For signed calculations, REMAINDER is negative only when DIVIDEND is negative.  
<a href=#739 id=739 data-nosnippet>739</a> This register can be written to directly, for context save/restore purposes. This halts any  
<a href=#740 id=740 data-nosnippet>740</a> in-progress calculation and sets the CSR_READY and CSR_DIRTY flags.  
<a href=#741 id=741 data-nosnippet>741</a>
<a href=#742 id=742 data-nosnippet>742</a>You can [`read`](crate::generic::Reg::read) this register and get [`div_remainder::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`div_remainder::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#743 id=743 data-nosnippet>743</a>
<a href=#744 id=744 data-nosnippet>744</a>For information about available fields see [`mod@div_remainder`]
<a href=#745 id=745 data-nosnippet>745</a>module"</span>]
<a href=#746 id=746 data-nosnippet>746</a></span><span class="kw">pub type </span>DIV_REMAINDER = <span class="kw">crate</span>::Reg&lt;div_remainder::DIV_REMAINDER_SPEC&gt;;
<a href=#747 id=747 data-nosnippet>747</a><span class="attr">#[doc = <span class="string">"Divider result remainder  
<a href=#748 id=748 data-nosnippet>748</a> The result of `DIVIDEND % DIVISOR` (modulo). Contents undefined while CSR_READY is low.  
<a href=#749 id=749 data-nosnippet>749</a> For signed calculations, REMAINDER is negative only when DIVIDEND is negative.  
<a href=#750 id=750 data-nosnippet>750</a> This register can be written to directly, for context save/restore purposes. This halts any  
<a href=#751 id=751 data-nosnippet>751</a> in-progress calculation and sets the CSR_READY and CSR_DIRTY flags."</span>]
<a href=#752 id=752 data-nosnippet>752</a></span><span class="kw">pub mod </span>div_remainder;
<a href=#753 id=753 data-nosnippet>753</a><span class="attr">#[doc = <span class="string">"DIV_CSR (r) register accessor: Control and status register for divider.  
<a href=#754 id=754 data-nosnippet>754</a>
<a href=#755 id=755 data-nosnippet>755</a>You can [`read`](crate::generic::Reg::read) this register and get [`div_csr::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#756 id=756 data-nosnippet>756</a>
<a href=#757 id=757 data-nosnippet>757</a>For information about available fields see [`mod@div_csr`]
<a href=#758 id=758 data-nosnippet>758</a>module"</span>]
<a href=#759 id=759 data-nosnippet>759</a></span><span class="kw">pub type </span>DIV_CSR = <span class="kw">crate</span>::Reg&lt;div_csr::DIV_CSR_SPEC&gt;;
<a href=#760 id=760 data-nosnippet>760</a><span class="attr">#[doc = <span class="string">"Control and status register for divider."</span>]
<a href=#761 id=761 data-nosnippet>761</a></span><span class="kw">pub mod </span>div_csr;
<a href=#762 id=762 data-nosnippet>762</a><span class="attr">#[doc = <span class="string">"INTERP0_ACCUM0 (rw) register accessor: Read/write access to accumulator 0  
<a href=#763 id=763 data-nosnippet>763</a>
<a href=#764 id=764 data-nosnippet>764</a>You can [`read`](crate::generic::Reg::read) this register and get [`interp0_accum0::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`interp0_accum0::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#765 id=765 data-nosnippet>765</a>
<a href=#766 id=766 data-nosnippet>766</a>For information about available fields see [`mod@interp0_accum0`]
<a href=#767 id=767 data-nosnippet>767</a>module"</span>]
<a href=#768 id=768 data-nosnippet>768</a></span><span class="kw">pub type </span>INTERP0_ACCUM0 = <span class="kw">crate</span>::Reg&lt;interp0_accum0::INTERP0_ACCUM0_SPEC&gt;;
<a href=#769 id=769 data-nosnippet>769</a><span class="attr">#[doc = <span class="string">"Read/write access to accumulator 0"</span>]
<a href=#770 id=770 data-nosnippet>770</a></span><span class="kw">pub mod </span>interp0_accum0;
<a href=#771 id=771 data-nosnippet>771</a><span class="attr">#[doc = <span class="string">"INTERP0_ACCUM1 (rw) register accessor: Read/write access to accumulator 1  
<a href=#772 id=772 data-nosnippet>772</a>
<a href=#773 id=773 data-nosnippet>773</a>You can [`read`](crate::generic::Reg::read) this register and get [`interp0_accum1::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`interp0_accum1::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#774 id=774 data-nosnippet>774</a>
<a href=#775 id=775 data-nosnippet>775</a>For information about available fields see [`mod@interp0_accum1`]
<a href=#776 id=776 data-nosnippet>776</a>module"</span>]
<a href=#777 id=777 data-nosnippet>777</a></span><span class="kw">pub type </span>INTERP0_ACCUM1 = <span class="kw">crate</span>::Reg&lt;interp0_accum1::INTERP0_ACCUM1_SPEC&gt;;
<a href=#778 id=778 data-nosnippet>778</a><span class="attr">#[doc = <span class="string">"Read/write access to accumulator 1"</span>]
<a href=#779 id=779 data-nosnippet>779</a></span><span class="kw">pub mod </span>interp0_accum1;
<a href=#780 id=780 data-nosnippet>780</a><span class="attr">#[doc = <span class="string">"INTERP0_BASE0 (rw) register accessor: Read/write access to BASE0 register.  
<a href=#781 id=781 data-nosnippet>781</a>
<a href=#782 id=782 data-nosnippet>782</a>You can [`read`](crate::generic::Reg::read) this register and get [`interp0_base0::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`interp0_base0::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#783 id=783 data-nosnippet>783</a>
<a href=#784 id=784 data-nosnippet>784</a>For information about available fields see [`mod@interp0_base0`]
<a href=#785 id=785 data-nosnippet>785</a>module"</span>]
<a href=#786 id=786 data-nosnippet>786</a></span><span class="kw">pub type </span>INTERP0_BASE0 = <span class="kw">crate</span>::Reg&lt;interp0_base0::INTERP0_BASE0_SPEC&gt;;
<a href=#787 id=787 data-nosnippet>787</a><span class="attr">#[doc = <span class="string">"Read/write access to BASE0 register."</span>]
<a href=#788 id=788 data-nosnippet>788</a></span><span class="kw">pub mod </span>interp0_base0;
<a href=#789 id=789 data-nosnippet>789</a><span class="attr">#[doc = <span class="string">"INTERP0_BASE1 (rw) register accessor: Read/write access to BASE1 register.  
<a href=#790 id=790 data-nosnippet>790</a>
<a href=#791 id=791 data-nosnippet>791</a>You can [`read`](crate::generic::Reg::read) this register and get [`interp0_base1::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`interp0_base1::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#792 id=792 data-nosnippet>792</a>
<a href=#793 id=793 data-nosnippet>793</a>For information about available fields see [`mod@interp0_base1`]
<a href=#794 id=794 data-nosnippet>794</a>module"</span>]
<a href=#795 id=795 data-nosnippet>795</a></span><span class="kw">pub type </span>INTERP0_BASE1 = <span class="kw">crate</span>::Reg&lt;interp0_base1::INTERP0_BASE1_SPEC&gt;;
<a href=#796 id=796 data-nosnippet>796</a><span class="attr">#[doc = <span class="string">"Read/write access to BASE1 register."</span>]
<a href=#797 id=797 data-nosnippet>797</a></span><span class="kw">pub mod </span>interp0_base1;
<a href=#798 id=798 data-nosnippet>798</a><span class="attr">#[doc = <span class="string">"INTERP0_BASE2 (rw) register accessor: Read/write access to BASE2 register.  
<a href=#799 id=799 data-nosnippet>799</a>
<a href=#800 id=800 data-nosnippet>800</a>You can [`read`](crate::generic::Reg::read) this register and get [`interp0_base2::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`interp0_base2::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#801 id=801 data-nosnippet>801</a>
<a href=#802 id=802 data-nosnippet>802</a>For information about available fields see [`mod@interp0_base2`]
<a href=#803 id=803 data-nosnippet>803</a>module"</span>]
<a href=#804 id=804 data-nosnippet>804</a></span><span class="kw">pub type </span>INTERP0_BASE2 = <span class="kw">crate</span>::Reg&lt;interp0_base2::INTERP0_BASE2_SPEC&gt;;
<a href=#805 id=805 data-nosnippet>805</a><span class="attr">#[doc = <span class="string">"Read/write access to BASE2 register."</span>]
<a href=#806 id=806 data-nosnippet>806</a></span><span class="kw">pub mod </span>interp0_base2;
<a href=#807 id=807 data-nosnippet>807</a><span class="attr">#[doc = <span class="string">"INTERP0_POP_LANE0 (r) register accessor: Read LANE0 result, and simultaneously write lane results to both accumulators (POP).  
<a href=#808 id=808 data-nosnippet>808</a>
<a href=#809 id=809 data-nosnippet>809</a>You can [`read`](crate::generic::Reg::read) this register and get [`interp0_pop_lane0::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#810 id=810 data-nosnippet>810</a>
<a href=#811 id=811 data-nosnippet>811</a>For information about available fields see [`mod@interp0_pop_lane0`]
<a href=#812 id=812 data-nosnippet>812</a>module"</span>]
<a href=#813 id=813 data-nosnippet>813</a></span><span class="kw">pub type </span>INTERP0_POP_LANE0 = <span class="kw">crate</span>::Reg&lt;interp0_pop_lane0::INTERP0_POP_LANE0_SPEC&gt;;
<a href=#814 id=814 data-nosnippet>814</a><span class="attr">#[doc = <span class="string">"Read LANE0 result, and simultaneously write lane results to both accumulators (POP)."</span>]
<a href=#815 id=815 data-nosnippet>815</a></span><span class="kw">pub mod </span>interp0_pop_lane0;
<a href=#816 id=816 data-nosnippet>816</a><span class="attr">#[doc = <span class="string">"INTERP0_POP_LANE1 (r) register accessor: Read LANE1 result, and simultaneously write lane results to both accumulators (POP).  
<a href=#817 id=817 data-nosnippet>817</a>
<a href=#818 id=818 data-nosnippet>818</a>You can [`read`](crate::generic::Reg::read) this register and get [`interp0_pop_lane1::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#819 id=819 data-nosnippet>819</a>
<a href=#820 id=820 data-nosnippet>820</a>For information about available fields see [`mod@interp0_pop_lane1`]
<a href=#821 id=821 data-nosnippet>821</a>module"</span>]
<a href=#822 id=822 data-nosnippet>822</a></span><span class="kw">pub type </span>INTERP0_POP_LANE1 = <span class="kw">crate</span>::Reg&lt;interp0_pop_lane1::INTERP0_POP_LANE1_SPEC&gt;;
<a href=#823 id=823 data-nosnippet>823</a><span class="attr">#[doc = <span class="string">"Read LANE1 result, and simultaneously write lane results to both accumulators (POP)."</span>]
<a href=#824 id=824 data-nosnippet>824</a></span><span class="kw">pub mod </span>interp0_pop_lane1;
<a href=#825 id=825 data-nosnippet>825</a><span class="attr">#[doc = <span class="string">"INTERP0_POP_FULL (r) register accessor: Read FULL result, and simultaneously write lane results to both accumulators (POP).  
<a href=#826 id=826 data-nosnippet>826</a>
<a href=#827 id=827 data-nosnippet>827</a>You can [`read`](crate::generic::Reg::read) this register and get [`interp0_pop_full::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#828 id=828 data-nosnippet>828</a>
<a href=#829 id=829 data-nosnippet>829</a>For information about available fields see [`mod@interp0_pop_full`]
<a href=#830 id=830 data-nosnippet>830</a>module"</span>]
<a href=#831 id=831 data-nosnippet>831</a></span><span class="kw">pub type </span>INTERP0_POP_FULL = <span class="kw">crate</span>::Reg&lt;interp0_pop_full::INTERP0_POP_FULL_SPEC&gt;;
<a href=#832 id=832 data-nosnippet>832</a><span class="attr">#[doc = <span class="string">"Read FULL result, and simultaneously write lane results to both accumulators (POP)."</span>]
<a href=#833 id=833 data-nosnippet>833</a></span><span class="kw">pub mod </span>interp0_pop_full;
<a href=#834 id=834 data-nosnippet>834</a><span class="attr">#[doc = <span class="string">"INTERP0_PEEK_LANE0 (r) register accessor: Read LANE0 result, without altering any internal state (PEEK).  
<a href=#835 id=835 data-nosnippet>835</a>
<a href=#836 id=836 data-nosnippet>836</a>You can [`read`](crate::generic::Reg::read) this register and get [`interp0_peek_lane0::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#837 id=837 data-nosnippet>837</a>
<a href=#838 id=838 data-nosnippet>838</a>For information about available fields see [`mod@interp0_peek_lane0`]
<a href=#839 id=839 data-nosnippet>839</a>module"</span>]
<a href=#840 id=840 data-nosnippet>840</a></span><span class="kw">pub type </span>INTERP0_PEEK_LANE0 = <span class="kw">crate</span>::Reg&lt;interp0_peek_lane0::INTERP0_PEEK_LANE0_SPEC&gt;;
<a href=#841 id=841 data-nosnippet>841</a><span class="attr">#[doc = <span class="string">"Read LANE0 result, without altering any internal state (PEEK)."</span>]
<a href=#842 id=842 data-nosnippet>842</a></span><span class="kw">pub mod </span>interp0_peek_lane0;
<a href=#843 id=843 data-nosnippet>843</a><span class="attr">#[doc = <span class="string">"INTERP0_PEEK_LANE1 (r) register accessor: Read LANE1 result, without altering any internal state (PEEK).  
<a href=#844 id=844 data-nosnippet>844</a>
<a href=#845 id=845 data-nosnippet>845</a>You can [`read`](crate::generic::Reg::read) this register and get [`interp0_peek_lane1::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#846 id=846 data-nosnippet>846</a>
<a href=#847 id=847 data-nosnippet>847</a>For information about available fields see [`mod@interp0_peek_lane1`]
<a href=#848 id=848 data-nosnippet>848</a>module"</span>]
<a href=#849 id=849 data-nosnippet>849</a></span><span class="kw">pub type </span>INTERP0_PEEK_LANE1 = <span class="kw">crate</span>::Reg&lt;interp0_peek_lane1::INTERP0_PEEK_LANE1_SPEC&gt;;
<a href=#850 id=850 data-nosnippet>850</a><span class="attr">#[doc = <span class="string">"Read LANE1 result, without altering any internal state (PEEK)."</span>]
<a href=#851 id=851 data-nosnippet>851</a></span><span class="kw">pub mod </span>interp0_peek_lane1;
<a href=#852 id=852 data-nosnippet>852</a><span class="attr">#[doc = <span class="string">"INTERP0_PEEK_FULL (r) register accessor: Read FULL result, without altering any internal state (PEEK).  
<a href=#853 id=853 data-nosnippet>853</a>
<a href=#854 id=854 data-nosnippet>854</a>You can [`read`](crate::generic::Reg::read) this register and get [`interp0_peek_full::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#855 id=855 data-nosnippet>855</a>
<a href=#856 id=856 data-nosnippet>856</a>For information about available fields see [`mod@interp0_peek_full`]
<a href=#857 id=857 data-nosnippet>857</a>module"</span>]
<a href=#858 id=858 data-nosnippet>858</a></span><span class="kw">pub type </span>INTERP0_PEEK_FULL = <span class="kw">crate</span>::Reg&lt;interp0_peek_full::INTERP0_PEEK_FULL_SPEC&gt;;
<a href=#859 id=859 data-nosnippet>859</a><span class="attr">#[doc = <span class="string">"Read FULL result, without altering any internal state (PEEK)."</span>]
<a href=#860 id=860 data-nosnippet>860</a></span><span class="kw">pub mod </span>interp0_peek_full;
<a href=#861 id=861 data-nosnippet>861</a><span class="attr">#[doc = <span class="string">"INTERP0_CTRL_LANE0 (rw) register accessor: Control register for lane 0  
<a href=#862 id=862 data-nosnippet>862</a>
<a href=#863 id=863 data-nosnippet>863</a>You can [`read`](crate::generic::Reg::read) this register and get [`interp0_ctrl_lane0::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`interp0_ctrl_lane0::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#864 id=864 data-nosnippet>864</a>
<a href=#865 id=865 data-nosnippet>865</a>For information about available fields see [`mod@interp0_ctrl_lane0`]
<a href=#866 id=866 data-nosnippet>866</a>module"</span>]
<a href=#867 id=867 data-nosnippet>867</a></span><span class="kw">pub type </span>INTERP0_CTRL_LANE0 = <span class="kw">crate</span>::Reg&lt;interp0_ctrl_lane0::INTERP0_CTRL_LANE0_SPEC&gt;;
<a href=#868 id=868 data-nosnippet>868</a><span class="attr">#[doc = <span class="string">"Control register for lane 0"</span>]
<a href=#869 id=869 data-nosnippet>869</a></span><span class="kw">pub mod </span>interp0_ctrl_lane0;
<a href=#870 id=870 data-nosnippet>870</a><span class="attr">#[doc = <span class="string">"INTERP0_CTRL_LANE1 (rw) register accessor: Control register for lane 1  
<a href=#871 id=871 data-nosnippet>871</a>
<a href=#872 id=872 data-nosnippet>872</a>You can [`read`](crate::generic::Reg::read) this register and get [`interp0_ctrl_lane1::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`interp0_ctrl_lane1::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#873 id=873 data-nosnippet>873</a>
<a href=#874 id=874 data-nosnippet>874</a>For information about available fields see [`mod@interp0_ctrl_lane1`]
<a href=#875 id=875 data-nosnippet>875</a>module"</span>]
<a href=#876 id=876 data-nosnippet>876</a></span><span class="kw">pub type </span>INTERP0_CTRL_LANE1 = <span class="kw">crate</span>::Reg&lt;interp0_ctrl_lane1::INTERP0_CTRL_LANE1_SPEC&gt;;
<a href=#877 id=877 data-nosnippet>877</a><span class="attr">#[doc = <span class="string">"Control register for lane 1"</span>]
<a href=#878 id=878 data-nosnippet>878</a></span><span class="kw">pub mod </span>interp0_ctrl_lane1;
<a href=#879 id=879 data-nosnippet>879</a><span class="attr">#[doc = <span class="string">"INTERP0_ACCUM0_ADD (rw) register accessor: Values written here are atomically added to ACCUM0  
<a href=#880 id=880 data-nosnippet>880</a> Reading yields lane 0's raw shift and mask value (BASE0 not added).  
<a href=#881 id=881 data-nosnippet>881</a>
<a href=#882 id=882 data-nosnippet>882</a>You can [`read`](crate::generic::Reg::read) this register and get [`interp0_accum0_add::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`interp0_accum0_add::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#883 id=883 data-nosnippet>883</a>
<a href=#884 id=884 data-nosnippet>884</a>For information about available fields see [`mod@interp0_accum0_add`]
<a href=#885 id=885 data-nosnippet>885</a>module"</span>]
<a href=#886 id=886 data-nosnippet>886</a></span><span class="kw">pub type </span>INTERP0_ACCUM0_ADD = <span class="kw">crate</span>::Reg&lt;interp0_accum0_add::INTERP0_ACCUM0_ADD_SPEC&gt;;
<a href=#887 id=887 data-nosnippet>887</a><span class="attr">#[doc = <span class="string">"Values written here are atomically added to ACCUM0  
<a href=#888 id=888 data-nosnippet>888</a> Reading yields lane 0's raw shift and mask value (BASE0 not added)."</span>]
<a href=#889 id=889 data-nosnippet>889</a></span><span class="kw">pub mod </span>interp0_accum0_add;
<a href=#890 id=890 data-nosnippet>890</a><span class="attr">#[doc = <span class="string">"INTERP0_ACCUM1_ADD (rw) register accessor: Values written here are atomically added to ACCUM1  
<a href=#891 id=891 data-nosnippet>891</a> Reading yields lane 1's raw shift and mask value (BASE1 not added).  
<a href=#892 id=892 data-nosnippet>892</a>
<a href=#893 id=893 data-nosnippet>893</a>You can [`read`](crate::generic::Reg::read) this register and get [`interp0_accum1_add::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`interp0_accum1_add::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#894 id=894 data-nosnippet>894</a>
<a href=#895 id=895 data-nosnippet>895</a>For information about available fields see [`mod@interp0_accum1_add`]
<a href=#896 id=896 data-nosnippet>896</a>module"</span>]
<a href=#897 id=897 data-nosnippet>897</a></span><span class="kw">pub type </span>INTERP0_ACCUM1_ADD = <span class="kw">crate</span>::Reg&lt;interp0_accum1_add::INTERP0_ACCUM1_ADD_SPEC&gt;;
<a href=#898 id=898 data-nosnippet>898</a><span class="attr">#[doc = <span class="string">"Values written here are atomically added to ACCUM1  
<a href=#899 id=899 data-nosnippet>899</a> Reading yields lane 1's raw shift and mask value (BASE1 not added)."</span>]
<a href=#900 id=900 data-nosnippet>900</a></span><span class="kw">pub mod </span>interp0_accum1_add;
<a href=#901 id=901 data-nosnippet>901</a><span class="attr">#[doc = <span class="string">"INTERP0_BASE_1AND0 (w) register accessor: On write, the lower 16 bits go to BASE0, upper bits to BASE1 simultaneously.  
<a href=#902 id=902 data-nosnippet>902</a> Each half is sign-extended to 32 bits if that lane's SIGNED flag is set.  
<a href=#903 id=903 data-nosnippet>903</a>
<a href=#904 id=904 data-nosnippet>904</a>You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`interp0_base_1and0::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#905 id=905 data-nosnippet>905</a>
<a href=#906 id=906 data-nosnippet>906</a>For information about available fields see [`mod@interp0_base_1and0`]
<a href=#907 id=907 data-nosnippet>907</a>module"</span>]
<a href=#908 id=908 data-nosnippet>908</a></span><span class="kw">pub type </span>INTERP0_BASE_1AND0 = <span class="kw">crate</span>::Reg&lt;interp0_base_1and0::INTERP0_BASE_1AND0_SPEC&gt;;
<a href=#909 id=909 data-nosnippet>909</a><span class="attr">#[doc = <span class="string">"On write, the lower 16 bits go to BASE0, upper bits to BASE1 simultaneously.  
<a href=#910 id=910 data-nosnippet>910</a> Each half is sign-extended to 32 bits if that lane's SIGNED flag is set."</span>]
<a href=#911 id=911 data-nosnippet>911</a></span><span class="kw">pub mod </span>interp0_base_1and0;
<a href=#912 id=912 data-nosnippet>912</a><span class="attr">#[doc = <span class="string">"INTERP1_ACCUM0 (rw) register accessor: Read/write access to accumulator 0  
<a href=#913 id=913 data-nosnippet>913</a>
<a href=#914 id=914 data-nosnippet>914</a>You can [`read`](crate::generic::Reg::read) this register and get [`interp1_accum0::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`interp1_accum0::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#915 id=915 data-nosnippet>915</a>
<a href=#916 id=916 data-nosnippet>916</a>For information about available fields see [`mod@interp1_accum0`]
<a href=#917 id=917 data-nosnippet>917</a>module"</span>]
<a href=#918 id=918 data-nosnippet>918</a></span><span class="kw">pub type </span>INTERP1_ACCUM0 = <span class="kw">crate</span>::Reg&lt;interp1_accum0::INTERP1_ACCUM0_SPEC&gt;;
<a href=#919 id=919 data-nosnippet>919</a><span class="attr">#[doc = <span class="string">"Read/write access to accumulator 0"</span>]
<a href=#920 id=920 data-nosnippet>920</a></span><span class="kw">pub mod </span>interp1_accum0;
<a href=#921 id=921 data-nosnippet>921</a><span class="attr">#[doc = <span class="string">"INTERP1_ACCUM1 (rw) register accessor: Read/write access to accumulator 1  
<a href=#922 id=922 data-nosnippet>922</a>
<a href=#923 id=923 data-nosnippet>923</a>You can [`read`](crate::generic::Reg::read) this register and get [`interp1_accum1::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`interp1_accum1::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#924 id=924 data-nosnippet>924</a>
<a href=#925 id=925 data-nosnippet>925</a>For information about available fields see [`mod@interp1_accum1`]
<a href=#926 id=926 data-nosnippet>926</a>module"</span>]
<a href=#927 id=927 data-nosnippet>927</a></span><span class="kw">pub type </span>INTERP1_ACCUM1 = <span class="kw">crate</span>::Reg&lt;interp1_accum1::INTERP1_ACCUM1_SPEC&gt;;
<a href=#928 id=928 data-nosnippet>928</a><span class="attr">#[doc = <span class="string">"Read/write access to accumulator 1"</span>]
<a href=#929 id=929 data-nosnippet>929</a></span><span class="kw">pub mod </span>interp1_accum1;
<a href=#930 id=930 data-nosnippet>930</a><span class="attr">#[doc = <span class="string">"INTERP1_BASE0 (rw) register accessor: Read/write access to BASE0 register.  
<a href=#931 id=931 data-nosnippet>931</a>
<a href=#932 id=932 data-nosnippet>932</a>You can [`read`](crate::generic::Reg::read) this register and get [`interp1_base0::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`interp1_base0::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#933 id=933 data-nosnippet>933</a>
<a href=#934 id=934 data-nosnippet>934</a>For information about available fields see [`mod@interp1_base0`]
<a href=#935 id=935 data-nosnippet>935</a>module"</span>]
<a href=#936 id=936 data-nosnippet>936</a></span><span class="kw">pub type </span>INTERP1_BASE0 = <span class="kw">crate</span>::Reg&lt;interp1_base0::INTERP1_BASE0_SPEC&gt;;
<a href=#937 id=937 data-nosnippet>937</a><span class="attr">#[doc = <span class="string">"Read/write access to BASE0 register."</span>]
<a href=#938 id=938 data-nosnippet>938</a></span><span class="kw">pub mod </span>interp1_base0;
<a href=#939 id=939 data-nosnippet>939</a><span class="attr">#[doc = <span class="string">"INTERP1_BASE1 (rw) register accessor: Read/write access to BASE1 register.  
<a href=#940 id=940 data-nosnippet>940</a>
<a href=#941 id=941 data-nosnippet>941</a>You can [`read`](crate::generic::Reg::read) this register and get [`interp1_base1::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`interp1_base1::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#942 id=942 data-nosnippet>942</a>
<a href=#943 id=943 data-nosnippet>943</a>For information about available fields see [`mod@interp1_base1`]
<a href=#944 id=944 data-nosnippet>944</a>module"</span>]
<a href=#945 id=945 data-nosnippet>945</a></span><span class="kw">pub type </span>INTERP1_BASE1 = <span class="kw">crate</span>::Reg&lt;interp1_base1::INTERP1_BASE1_SPEC&gt;;
<a href=#946 id=946 data-nosnippet>946</a><span class="attr">#[doc = <span class="string">"Read/write access to BASE1 register."</span>]
<a href=#947 id=947 data-nosnippet>947</a></span><span class="kw">pub mod </span>interp1_base1;
<a href=#948 id=948 data-nosnippet>948</a><span class="attr">#[doc = <span class="string">"INTERP1_BASE2 (rw) register accessor: Read/write access to BASE2 register.  
<a href=#949 id=949 data-nosnippet>949</a>
<a href=#950 id=950 data-nosnippet>950</a>You can [`read`](crate::generic::Reg::read) this register and get [`interp1_base2::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`interp1_base2::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#951 id=951 data-nosnippet>951</a>
<a href=#952 id=952 data-nosnippet>952</a>For information about available fields see [`mod@interp1_base2`]
<a href=#953 id=953 data-nosnippet>953</a>module"</span>]
<a href=#954 id=954 data-nosnippet>954</a></span><span class="kw">pub type </span>INTERP1_BASE2 = <span class="kw">crate</span>::Reg&lt;interp1_base2::INTERP1_BASE2_SPEC&gt;;
<a href=#955 id=955 data-nosnippet>955</a><span class="attr">#[doc = <span class="string">"Read/write access to BASE2 register."</span>]
<a href=#956 id=956 data-nosnippet>956</a></span><span class="kw">pub mod </span>interp1_base2;
<a href=#957 id=957 data-nosnippet>957</a><span class="attr">#[doc = <span class="string">"INTERP1_POP_LANE0 (r) register accessor: Read LANE0 result, and simultaneously write lane results to both accumulators (POP).  
<a href=#958 id=958 data-nosnippet>958</a>
<a href=#959 id=959 data-nosnippet>959</a>You can [`read`](crate::generic::Reg::read) this register and get [`interp1_pop_lane0::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#960 id=960 data-nosnippet>960</a>
<a href=#961 id=961 data-nosnippet>961</a>For information about available fields see [`mod@interp1_pop_lane0`]
<a href=#962 id=962 data-nosnippet>962</a>module"</span>]
<a href=#963 id=963 data-nosnippet>963</a></span><span class="kw">pub type </span>INTERP1_POP_LANE0 = <span class="kw">crate</span>::Reg&lt;interp1_pop_lane0::INTERP1_POP_LANE0_SPEC&gt;;
<a href=#964 id=964 data-nosnippet>964</a><span class="attr">#[doc = <span class="string">"Read LANE0 result, and simultaneously write lane results to both accumulators (POP)."</span>]
<a href=#965 id=965 data-nosnippet>965</a></span><span class="kw">pub mod </span>interp1_pop_lane0;
<a href=#966 id=966 data-nosnippet>966</a><span class="attr">#[doc = <span class="string">"INTERP1_POP_LANE1 (r) register accessor: Read LANE1 result, and simultaneously write lane results to both accumulators (POP).  
<a href=#967 id=967 data-nosnippet>967</a>
<a href=#968 id=968 data-nosnippet>968</a>You can [`read`](crate::generic::Reg::read) this register and get [`interp1_pop_lane1::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#969 id=969 data-nosnippet>969</a>
<a href=#970 id=970 data-nosnippet>970</a>For information about available fields see [`mod@interp1_pop_lane1`]
<a href=#971 id=971 data-nosnippet>971</a>module"</span>]
<a href=#972 id=972 data-nosnippet>972</a></span><span class="kw">pub type </span>INTERP1_POP_LANE1 = <span class="kw">crate</span>::Reg&lt;interp1_pop_lane1::INTERP1_POP_LANE1_SPEC&gt;;
<a href=#973 id=973 data-nosnippet>973</a><span class="attr">#[doc = <span class="string">"Read LANE1 result, and simultaneously write lane results to both accumulators (POP)."</span>]
<a href=#974 id=974 data-nosnippet>974</a></span><span class="kw">pub mod </span>interp1_pop_lane1;
<a href=#975 id=975 data-nosnippet>975</a><span class="attr">#[doc = <span class="string">"INTERP1_POP_FULL (r) register accessor: Read FULL result, and simultaneously write lane results to both accumulators (POP).  
<a href=#976 id=976 data-nosnippet>976</a>
<a href=#977 id=977 data-nosnippet>977</a>You can [`read`](crate::generic::Reg::read) this register and get [`interp1_pop_full::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#978 id=978 data-nosnippet>978</a>
<a href=#979 id=979 data-nosnippet>979</a>For information about available fields see [`mod@interp1_pop_full`]
<a href=#980 id=980 data-nosnippet>980</a>module"</span>]
<a href=#981 id=981 data-nosnippet>981</a></span><span class="kw">pub type </span>INTERP1_POP_FULL = <span class="kw">crate</span>::Reg&lt;interp1_pop_full::INTERP1_POP_FULL_SPEC&gt;;
<a href=#982 id=982 data-nosnippet>982</a><span class="attr">#[doc = <span class="string">"Read FULL result, and simultaneously write lane results to both accumulators (POP)."</span>]
<a href=#983 id=983 data-nosnippet>983</a></span><span class="kw">pub mod </span>interp1_pop_full;
<a href=#984 id=984 data-nosnippet>984</a><span class="attr">#[doc = <span class="string">"INTERP1_PEEK_LANE0 (r) register accessor: Read LANE0 result, without altering any internal state (PEEK).  
<a href=#985 id=985 data-nosnippet>985</a>
<a href=#986 id=986 data-nosnippet>986</a>You can [`read`](crate::generic::Reg::read) this register and get [`interp1_peek_lane0::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#987 id=987 data-nosnippet>987</a>
<a href=#988 id=988 data-nosnippet>988</a>For information about available fields see [`mod@interp1_peek_lane0`]
<a href=#989 id=989 data-nosnippet>989</a>module"</span>]
<a href=#990 id=990 data-nosnippet>990</a></span><span class="kw">pub type </span>INTERP1_PEEK_LANE0 = <span class="kw">crate</span>::Reg&lt;interp1_peek_lane0::INTERP1_PEEK_LANE0_SPEC&gt;;
<a href=#991 id=991 data-nosnippet>991</a><span class="attr">#[doc = <span class="string">"Read LANE0 result, without altering any internal state (PEEK)."</span>]
<a href=#992 id=992 data-nosnippet>992</a></span><span class="kw">pub mod </span>interp1_peek_lane0;
<a href=#993 id=993 data-nosnippet>993</a><span class="attr">#[doc = <span class="string">"INTERP1_PEEK_LANE1 (r) register accessor: Read LANE1 result, without altering any internal state (PEEK).  
<a href=#994 id=994 data-nosnippet>994</a>
<a href=#995 id=995 data-nosnippet>995</a>You can [`read`](crate::generic::Reg::read) this register and get [`interp1_peek_lane1::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#996 id=996 data-nosnippet>996</a>
<a href=#997 id=997 data-nosnippet>997</a>For information about available fields see [`mod@interp1_peek_lane1`]
<a href=#998 id=998 data-nosnippet>998</a>module"</span>]
<a href=#999 id=999 data-nosnippet>999</a></span><span class="kw">pub type </span>INTERP1_PEEK_LANE1 = <span class="kw">crate</span>::Reg&lt;interp1_peek_lane1::INTERP1_PEEK_LANE1_SPEC&gt;;
<a href=#1000 id=1000 data-nosnippet>1000</a><span class="attr">#[doc = <span class="string">"Read LANE1 result, without altering any internal state (PEEK)."</span>]
<a href=#1001 id=1001 data-nosnippet>1001</a></span><span class="kw">pub mod </span>interp1_peek_lane1;
<a href=#1002 id=1002 data-nosnippet>1002</a><span class="attr">#[doc = <span class="string">"INTERP1_PEEK_FULL (r) register accessor: Read FULL result, without altering any internal state (PEEK).  
<a href=#1003 id=1003 data-nosnippet>1003</a>
<a href=#1004 id=1004 data-nosnippet>1004</a>You can [`read`](crate::generic::Reg::read) this register and get [`interp1_peek_full::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#1005 id=1005 data-nosnippet>1005</a>
<a href=#1006 id=1006 data-nosnippet>1006</a>For information about available fields see [`mod@interp1_peek_full`]
<a href=#1007 id=1007 data-nosnippet>1007</a>module"</span>]
<a href=#1008 id=1008 data-nosnippet>1008</a></span><span class="kw">pub type </span>INTERP1_PEEK_FULL = <span class="kw">crate</span>::Reg&lt;interp1_peek_full::INTERP1_PEEK_FULL_SPEC&gt;;
<a href=#1009 id=1009 data-nosnippet>1009</a><span class="attr">#[doc = <span class="string">"Read FULL result, without altering any internal state (PEEK)."</span>]
<a href=#1010 id=1010 data-nosnippet>1010</a></span><span class="kw">pub mod </span>interp1_peek_full;
<a href=#1011 id=1011 data-nosnippet>1011</a><span class="attr">#[doc = <span class="string">"INTERP1_CTRL_LANE0 (rw) register accessor: Control register for lane 0  
<a href=#1012 id=1012 data-nosnippet>1012</a>
<a href=#1013 id=1013 data-nosnippet>1013</a>You can [`read`](crate::generic::Reg::read) this register and get [`interp1_ctrl_lane0::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`interp1_ctrl_lane0::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#1014 id=1014 data-nosnippet>1014</a>
<a href=#1015 id=1015 data-nosnippet>1015</a>For information about available fields see [`mod@interp1_ctrl_lane0`]
<a href=#1016 id=1016 data-nosnippet>1016</a>module"</span>]
<a href=#1017 id=1017 data-nosnippet>1017</a></span><span class="kw">pub type </span>INTERP1_CTRL_LANE0 = <span class="kw">crate</span>::Reg&lt;interp1_ctrl_lane0::INTERP1_CTRL_LANE0_SPEC&gt;;
<a href=#1018 id=1018 data-nosnippet>1018</a><span class="attr">#[doc = <span class="string">"Control register for lane 0"</span>]
<a href=#1019 id=1019 data-nosnippet>1019</a></span><span class="kw">pub mod </span>interp1_ctrl_lane0;
<a href=#1020 id=1020 data-nosnippet>1020</a><span class="attr">#[doc = <span class="string">"INTERP1_CTRL_LANE1 (rw) register accessor: Control register for lane 1  
<a href=#1021 id=1021 data-nosnippet>1021</a>
<a href=#1022 id=1022 data-nosnippet>1022</a>You can [`read`](crate::generic::Reg::read) this register and get [`interp1_ctrl_lane1::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`interp1_ctrl_lane1::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#1023 id=1023 data-nosnippet>1023</a>
<a href=#1024 id=1024 data-nosnippet>1024</a>For information about available fields see [`mod@interp1_ctrl_lane1`]
<a href=#1025 id=1025 data-nosnippet>1025</a>module"</span>]
<a href=#1026 id=1026 data-nosnippet>1026</a></span><span class="kw">pub type </span>INTERP1_CTRL_LANE1 = <span class="kw">crate</span>::Reg&lt;interp1_ctrl_lane1::INTERP1_CTRL_LANE1_SPEC&gt;;
<a href=#1027 id=1027 data-nosnippet>1027</a><span class="attr">#[doc = <span class="string">"Control register for lane 1"</span>]
<a href=#1028 id=1028 data-nosnippet>1028</a></span><span class="kw">pub mod </span>interp1_ctrl_lane1;
<a href=#1029 id=1029 data-nosnippet>1029</a><span class="attr">#[doc = <span class="string">"INTERP1_ACCUM0_ADD (rw) register accessor: Values written here are atomically added to ACCUM0  
<a href=#1030 id=1030 data-nosnippet>1030</a> Reading yields lane 0's raw shift and mask value (BASE0 not added).  
<a href=#1031 id=1031 data-nosnippet>1031</a>
<a href=#1032 id=1032 data-nosnippet>1032</a>You can [`read`](crate::generic::Reg::read) this register and get [`interp1_accum0_add::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`interp1_accum0_add::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#1033 id=1033 data-nosnippet>1033</a>
<a href=#1034 id=1034 data-nosnippet>1034</a>For information about available fields see [`mod@interp1_accum0_add`]
<a href=#1035 id=1035 data-nosnippet>1035</a>module"</span>]
<a href=#1036 id=1036 data-nosnippet>1036</a></span><span class="kw">pub type </span>INTERP1_ACCUM0_ADD = <span class="kw">crate</span>::Reg&lt;interp1_accum0_add::INTERP1_ACCUM0_ADD_SPEC&gt;;
<a href=#1037 id=1037 data-nosnippet>1037</a><span class="attr">#[doc = <span class="string">"Values written here are atomically added to ACCUM0  
<a href=#1038 id=1038 data-nosnippet>1038</a> Reading yields lane 0's raw shift and mask value (BASE0 not added)."</span>]
<a href=#1039 id=1039 data-nosnippet>1039</a></span><span class="kw">pub mod </span>interp1_accum0_add;
<a href=#1040 id=1040 data-nosnippet>1040</a><span class="attr">#[doc = <span class="string">"INTERP1_ACCUM1_ADD (rw) register accessor: Values written here are atomically added to ACCUM1  
<a href=#1041 id=1041 data-nosnippet>1041</a> Reading yields lane 1's raw shift and mask value (BASE1 not added).  
<a href=#1042 id=1042 data-nosnippet>1042</a>
<a href=#1043 id=1043 data-nosnippet>1043</a>You can [`read`](crate::generic::Reg::read) this register and get [`interp1_accum1_add::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`interp1_accum1_add::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#1044 id=1044 data-nosnippet>1044</a>
<a href=#1045 id=1045 data-nosnippet>1045</a>For information about available fields see [`mod@interp1_accum1_add`]
<a href=#1046 id=1046 data-nosnippet>1046</a>module"</span>]
<a href=#1047 id=1047 data-nosnippet>1047</a></span><span class="kw">pub type </span>INTERP1_ACCUM1_ADD = <span class="kw">crate</span>::Reg&lt;interp1_accum1_add::INTERP1_ACCUM1_ADD_SPEC&gt;;
<a href=#1048 id=1048 data-nosnippet>1048</a><span class="attr">#[doc = <span class="string">"Values written here are atomically added to ACCUM1  
<a href=#1049 id=1049 data-nosnippet>1049</a> Reading yields lane 1's raw shift and mask value (BASE1 not added)."</span>]
<a href=#1050 id=1050 data-nosnippet>1050</a></span><span class="kw">pub mod </span>interp1_accum1_add;
<a href=#1051 id=1051 data-nosnippet>1051</a><span class="attr">#[doc = <span class="string">"INTERP1_BASE_1AND0 (w) register accessor: On write, the lower 16 bits go to BASE0, upper bits to BASE1 simultaneously.  
<a href=#1052 id=1052 data-nosnippet>1052</a> Each half is sign-extended to 32 bits if that lane's SIGNED flag is set.  
<a href=#1053 id=1053 data-nosnippet>1053</a>
<a href=#1054 id=1054 data-nosnippet>1054</a>You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`interp1_base_1and0::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#1055 id=1055 data-nosnippet>1055</a>
<a href=#1056 id=1056 data-nosnippet>1056</a>For information about available fields see [`mod@interp1_base_1and0`]
<a href=#1057 id=1057 data-nosnippet>1057</a>module"</span>]
<a href=#1058 id=1058 data-nosnippet>1058</a></span><span class="kw">pub type </span>INTERP1_BASE_1AND0 = <span class="kw">crate</span>::Reg&lt;interp1_base_1and0::INTERP1_BASE_1AND0_SPEC&gt;;
<a href=#1059 id=1059 data-nosnippet>1059</a><span class="attr">#[doc = <span class="string">"On write, the lower 16 bits go to BASE0, upper bits to BASE1 simultaneously.  
<a href=#1060 id=1060 data-nosnippet>1060</a> Each half is sign-extended to 32 bits if that lane's SIGNED flag is set."</span>]
<a href=#1061 id=1061 data-nosnippet>1061</a></span><span class="kw">pub mod </span>interp1_base_1and0;
<a href=#1062 id=1062 data-nosnippet>1062</a><span class="attr">#[doc = <span class="string">"SPINLOCK (rw) register accessor: Reading from a spinlock address will:  
<a href=#1063 id=1063 data-nosnippet>1063</a> - Return 0 if lock is already locked  
<a href=#1064 id=1064 data-nosnippet>1064</a> - Otherwise return nonzero, and simultaneously claim the lock  
<a href=#1065 id=1065 data-nosnippet>1065</a>
<a href=#1066 id=1066 data-nosnippet>1066</a> Writing (any value) releases the lock.  
<a href=#1067 id=1067 data-nosnippet>1067</a> If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins.  
<a href=#1068 id=1068 data-nosnippet>1068</a> The value returned on success is 0x1 &amp;lt;&amp;lt; lock number.  
<a href=#1069 id=1069 data-nosnippet>1069</a>
<a href=#1070 id=1070 data-nosnippet>1070</a>You can [`read`](crate::generic::Reg::read) this register and get [`spinlock::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`spinlock::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#1071 id=1071 data-nosnippet>1071</a>
<a href=#1072 id=1072 data-nosnippet>1072</a>For information about available fields see [`mod@spinlock`]
<a href=#1073 id=1073 data-nosnippet>1073</a>module"</span>]
<a href=#1074 id=1074 data-nosnippet>1074</a></span><span class="kw">pub type </span>SPINLOCK = <span class="kw">crate</span>::Reg&lt;spinlock::SPINLOCK_SPEC&gt;;
<a href=#1075 id=1075 data-nosnippet>1075</a><span class="attr">#[doc = <span class="string">"Reading from a spinlock address will:  
<a href=#1076 id=1076 data-nosnippet>1076</a> - Return 0 if lock is already locked  
<a href=#1077 id=1077 data-nosnippet>1077</a> - Otherwise return nonzero, and simultaneously claim the lock  
<a href=#1078 id=1078 data-nosnippet>1078</a>
<a href=#1079 id=1079 data-nosnippet>1079</a> Writing (any value) releases the lock.  
<a href=#1080 id=1080 data-nosnippet>1080</a> If core 0 and core 1 attempt to claim the same lock simultaneously, core 0 wins.  
<a href=#1081 id=1081 data-nosnippet>1081</a> The value returned on success is 0x1 &amp;lt;&amp;lt; lock number."</span>]
<a href=#1082 id=1082 data-nosnippet>1082</a></span><span class="kw">pub mod </span>spinlock;</code></pre></div></section></main></body></html>