INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 14:22:58 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.291ns  (required time - arrival time)
  Source:                 buffer20/outs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.020ns period=6.040ns})
  Destination:            buffer32/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.020ns period=6.040ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.040ns  (clk rise@6.040ns - clk rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 1.401ns (23.050%)  route 4.677ns (76.950%))
  Logic Levels:           17  (CARRY4=3 LUT3=1 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.523 - 6.040 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2272, unset)         0.508     0.508    buffer20/clk
                         FDRE                                         r  buffer20/outs_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer20/outs_reg[3]/Q
                         net (fo=3, unplaced)         0.406     1.140    buffer21/control/dataReg_reg[31][3]
                         LUT3 (Prop_lut3_I0_O)        0.119     1.259 r  buffer21/control/Memory[2][0]_i_42/O
                         net (fo=1, unplaced)         0.377     1.636    cmpi3/buffer21_outs[3]
                         LUT6 (Prop_lut6_I1_O)        0.043     1.679 r  cmpi3/Memory[2][0]_i_22/O
                         net (fo=1, unplaced)         0.000     1.679    cmpi3/Memory[2][0]_i_22_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.925 r  cmpi3/Memory_reg[2][0]_i_8/CO[3]
                         net (fo=1, unplaced)         0.007     1.932    cmpi3/Memory_reg[2][0]_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.982 r  cmpi3/Memory_reg[2][0]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     1.982    cmpi3/Memory_reg[2][0]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.122     2.104 f  cmpi3/Memory_reg[2][0]_i_2/CO[2]
                         net (fo=8, unplaced)         0.282     2.386    buffer97/fifo/result[0]
                         LUT5 (Prop_lut5_I3_O)        0.122     2.508 r  buffer97/fifo/Head[1]_i_6__0/O
                         net (fo=5, unplaced)         0.272     2.780    buffer63/fifo/transmitValue_reg_0
                         LUT5 (Prop_lut5_I4_O)        0.043     2.823 f  buffer63/fifo/Head[1]_i_2__1/O
                         net (fo=13, unplaced)        0.294     3.117    fork28/control/generateBlocks[1].regblock/buffer97_outs_ready
                         LUT6 (Prop_lut6_I2_O)        0.043     3.160 r  fork28/control/generateBlocks[1].regblock/i___1_i_5/O
                         net (fo=1, unplaced)         0.377     3.537    fork28/control/generateBlocks[1].regblock/i___1_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     3.580 f  fork28/control/generateBlocks[1].regblock/i___1_i_2/O
                         net (fo=8, unplaced)         0.260     3.840    buffer46/control/outs_reg[31]_0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.883 f  buffer46/control/outputValid_i_2__3/O
                         net (fo=10, unplaced)        0.287     4.170    fork26/control/generateBlocks[0].regblock/addi12_result_ready
                         LUT5 (Prop_lut5_I1_O)        0.043     4.213 r  fork26/control/generateBlocks[0].regblock/i___0_i_4/O
                         net (fo=4, unplaced)         0.268     4.481    fork26/control/generateBlocks[1].regblock/outs_reg[30][0]
                         LUT5 (Prop_lut5_I2_O)        0.043     4.524 f  fork26/control/generateBlocks[1].regblock/i___0_i_2/O
                         net (fo=6, unplaced)         0.276     4.800    fork23/control/generateBlocks[2].regblock/addi10_result_ready
                         LUT6 (Prop_lut6_I3_O)        0.043     4.843 f  fork23/control/generateBlocks[2].regblock/transmitValue_i_2__29/O
                         net (fo=6, unplaced)         0.276     5.119    fork19/control/generateBlocks[0].regblock/addi7_result_ready
                         LUT6 (Prop_lut6_I3_O)        0.043     5.162 f  fork19/control/generateBlocks[0].regblock/transmitValue_i_3__19/O
                         net (fo=8, unplaced)         0.282     5.444    fork15/control/generateBlocks[8].regblock/transmitValue_reg_1
                         LUT6 (Prop_lut6_I2_O)        0.043     5.487 r  fork15/control/generateBlocks[8].regblock/transmitValue_i_2__18/O
                         net (fo=2, unplaced)         0.388     5.875    fork15/control/generateBlocks[8].regblock/transmitValue_i_2__18_n_0
                         LUT5 (Prop_lut5_I1_O)        0.043     5.918 f  fork15/control/generateBlocks[8].regblock/fullReg_i_2__21/O
                         net (fo=24, unplaced)        0.308     6.226    buffer31/control/dataReg_reg[0]
                         LUT6 (Prop_lut6_I3_O)        0.043     6.269 r  buffer31/control/dataReg[31]_i_1__2/O
                         net (fo=32, unplaced)        0.317     6.586    buffer32/E[0]
                         FDRE                                         r  buffer32/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.040     6.040 r  
                                                      0.000     6.040 r  clk (IN)
                         net (fo=2272, unset)         0.483     6.523    buffer32/clk
                         FDRE                                         r  buffer32/dataReg_reg[0]/C
                         clock pessimism              0.000     6.523    
                         clock uncertainty           -0.035     6.487    
                         FDRE (Setup_fdre_C_CE)      -0.192     6.295    buffer32/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.295    
                         arrival time                          -6.586    
  -------------------------------------------------------------------
                         slack                                 -0.291    




