---
authors:
  - TFC
tags:
  - HDLBits
  - Verilog
---
# Mux9to1v
- 来源：[Mux9to1v - HDLBits](https://hdlbits.01xz.net/wiki/Mux9to1v)

### Problem Statement
Create a 16-bit wide, 9-to-1 multiplexer. sel=0 chooses a, sel=1 chooses b, etc. For the unused cases (sel=9 to 15), set all output bits to '1'.

??? tip
	With this many options, a case statement may be useful.

### Official Solution

```Verilog

```

### My Solution

```Verilog

```