{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603065124805 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603065124806 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 18 20:52:03 2020 " "Processing started: Sun Oct 18 20:52:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603065124806 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1603065124806 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta projeto1 -c projeto1 " "Command: quartus_sta projeto1 -c projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1603065124806 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1603065125126 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1603065126812 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1603065126812 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603065126888 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603065126888 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "44 " "The Timing Analyzer is analyzing 44 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1603065127607 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projeto1.sdc " "Synopsys Design Constraints File file not found: 'projeto1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1603065127701 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1603065127704 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1603065127708 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick " "create_clock -period 1.000 -name divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1603065127708 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\] processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\] " "create_clock -period 1.000 -name processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\] processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1603065127708 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603065127708 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~10  from: dataf  to: combout " "Cell: processador\|fetch\|ROM\|memROM~10  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603065127712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~13  from: dataf  to: combout " "Cell: processador\|fetch\|ROM\|memROM~13  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603065127712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~14  from: dataf  to: combout " "Cell: processador\|fetch\|ROM\|memROM~14  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603065127712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~1  from: datac  to: combout " "Cell: processador\|fetch\|ROM\|memROM~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603065127712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~2  from: datad  to: combout " "Cell: processador\|fetch\|ROM\|memROM~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603065127712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~30  from: datad  to: combout " "Cell: processador\|fetch\|ROM\|memROM~30  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603065127712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~31  from: datac  to: combout " "Cell: processador\|fetch\|ROM\|memROM~31  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603065127712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~3  from: datac  to: combout " "Cell: processador\|fetch\|ROM\|memROM~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603065127712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~4  from: datad  to: combout " "Cell: processador\|fetch\|ROM\|memROM~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603065127712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~6  from: dataf  to: combout " "Cell: processador\|fetch\|ROM\|memROM~6  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603065127712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~8  from: dataf  to: combout " "Cell: processador\|fetch\|ROM\|memROM~8  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603065127712 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1603065127712 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1603065127714 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603065127716 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1603065127722 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1603065127759 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1603065127912 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1603065127912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.683 " "Worst-case setup slack is -10.683" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065127935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065127935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.683            -424.983 processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\]  " "  -10.683            -424.983 processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065127935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.661            -729.213 CLOCK_50  " "  -10.661            -729.213 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065127935 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603065127935 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.420 " "Worst-case hold slack is -2.420" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065127957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065127957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.420             -25.188 CLOCK_50  " "   -2.420             -25.188 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065127957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.515             -14.092 processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\]  " "   -1.515             -14.092 processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065127957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603065127957 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.400 " "Worst-case recovery slack is -6.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065128046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065128046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.400              -6.400 divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick  " "   -6.400              -6.400 divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065128046 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603065128046 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.305 " "Worst-case removal slack is 1.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065128065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065128065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.305               0.000 divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick  " "    1.305               0.000 divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065128065 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603065128065 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.550 " "Worst-case minimum pulse width slack is -1.550" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065128085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065128085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.550            -427.679 processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\]  " "   -1.550            -427.679 processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065128085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -75.496 CLOCK_50  " "   -0.538             -75.496 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065128085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.800 divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick  " "   -0.538              -0.800 divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065128085 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603065128085 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1603065128155 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1603065128244 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1603065130432 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~10  from: dataf  to: combout " "Cell: processador\|fetch\|ROM\|memROM~10  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603065130611 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~13  from: dataf  to: combout " "Cell: processador\|fetch\|ROM\|memROM~13  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603065130611 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~14  from: dataf  to: combout " "Cell: processador\|fetch\|ROM\|memROM~14  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603065130611 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~1  from: datac  to: combout " "Cell: processador\|fetch\|ROM\|memROM~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603065130611 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~2  from: datad  to: combout " "Cell: processador\|fetch\|ROM\|memROM~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603065130611 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~30  from: datad  to: combout " "Cell: processador\|fetch\|ROM\|memROM~30  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603065130611 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~31  from: datac  to: combout " "Cell: processador\|fetch\|ROM\|memROM~31  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603065130611 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~3  from: datac  to: combout " "Cell: processador\|fetch\|ROM\|memROM~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603065130611 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~4  from: datad  to: combout " "Cell: processador\|fetch\|ROM\|memROM~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603065130611 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~6  from: dataf  to: combout " "Cell: processador\|fetch\|ROM\|memROM~6  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603065130611 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~8  from: dataf  to: combout " "Cell: processador\|fetch\|ROM\|memROM~8  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603065130611 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1603065130611 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603065130617 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1603065130656 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1603065130656 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.766 " "Worst-case setup slack is -10.766" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065130665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065130665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.766            -728.082 CLOCK_50  " "  -10.766            -728.082 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065130665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.725            -429.800 processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\]  " "  -10.725            -429.800 processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065130665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603065130665 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.439 " "Worst-case hold slack is -2.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065130683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065130683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.439             -27.047 CLOCK_50  " "   -2.439             -27.047 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065130683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627             -15.577 processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\]  " "   -1.627             -15.577 processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065130683 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603065130683 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.529 " "Worst-case recovery slack is -6.529" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065130692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065130692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.529              -6.529 divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick  " "   -6.529              -6.529 divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065130692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603065130692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.305 " "Worst-case removal slack is 1.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065130707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065130707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.305               0.000 divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick  " "    1.305               0.000 divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065130707 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603065130707 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.592 " "Worst-case minimum pulse width slack is -1.592" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065130723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065130723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.592            -455.447 processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\]  " "   -1.592            -455.447 processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065130723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -76.327 CLOCK_50  " "   -0.538             -76.327 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065130723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.793 divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick  " "   -0.538              -0.793 divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065130723 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603065130723 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1603065130759 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1603065131019 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1603065132851 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~10  from: dataf  to: combout " "Cell: processador\|fetch\|ROM\|memROM~10  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603065133004 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~13  from: dataf  to: combout " "Cell: processador\|fetch\|ROM\|memROM~13  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603065133004 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~14  from: dataf  to: combout " "Cell: processador\|fetch\|ROM\|memROM~14  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603065133004 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~1  from: datac  to: combout " "Cell: processador\|fetch\|ROM\|memROM~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603065133004 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~2  from: datad  to: combout " "Cell: processador\|fetch\|ROM\|memROM~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603065133004 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~30  from: datad  to: combout " "Cell: processador\|fetch\|ROM\|memROM~30  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603065133004 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~31  from: datac  to: combout " "Cell: processador\|fetch\|ROM\|memROM~31  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603065133004 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~3  from: datac  to: combout " "Cell: processador\|fetch\|ROM\|memROM~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603065133004 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~4  from: datad  to: combout " "Cell: processador\|fetch\|ROM\|memROM~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603065133004 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~6  from: dataf  to: combout " "Cell: processador\|fetch\|ROM\|memROM~6  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603065133004 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~8  from: dataf  to: combout " "Cell: processador\|fetch\|ROM\|memROM~8  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603065133004 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1603065133004 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603065133005 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1603065133017 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1603065133017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.445 " "Worst-case setup slack is -5.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065133056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065133056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.445            -214.506 processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\]  " "   -5.445            -214.506 processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065133056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.030            -343.094 CLOCK_50  " "   -5.030            -343.094 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065133056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603065133056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.389 " "Worst-case hold slack is -1.389" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065133075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065133075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.389             -22.553 CLOCK_50  " "   -1.389             -22.553 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065133075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.846              -8.666 processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\]  " "   -0.846              -8.666 processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065133075 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603065133075 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.845 " "Worst-case recovery slack is -2.845" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065133134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065133134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.845              -2.845 divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick  " "   -2.845              -2.845 divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065133134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603065133134 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.486 " "Worst-case removal slack is 0.486" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065133154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065133154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.486               0.000 divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick  " "    0.486               0.000 divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065133154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603065133154 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.567 " "Worst-case minimum pulse width slack is -0.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065133190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065133190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.567             -97.730 processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\]  " "   -0.567             -97.730 processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065133190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.189              -8.784 CLOCK_50  " "   -0.189              -8.784 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065133190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.088               0.000 divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick  " "    0.088               0.000 divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065133190 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603065133190 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1603065133348 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~10  from: dataf  to: combout " "Cell: processador\|fetch\|ROM\|memROM~10  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603065133662 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~13  from: dataf  to: combout " "Cell: processador\|fetch\|ROM\|memROM~13  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603065133662 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~14  from: dataf  to: combout " "Cell: processador\|fetch\|ROM\|memROM~14  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603065133662 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~1  from: datac  to: combout " "Cell: processador\|fetch\|ROM\|memROM~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603065133662 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~2  from: datad  to: combout " "Cell: processador\|fetch\|ROM\|memROM~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603065133662 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~30  from: datad  to: combout " "Cell: processador\|fetch\|ROM\|memROM~30  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603065133662 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~31  from: datac  to: combout " "Cell: processador\|fetch\|ROM\|memROM~31  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603065133662 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~3  from: datac  to: combout " "Cell: processador\|fetch\|ROM\|memROM~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603065133662 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~4  from: datad  to: combout " "Cell: processador\|fetch\|ROM\|memROM~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603065133662 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~6  from: dataf  to: combout " "Cell: processador\|fetch\|ROM\|memROM~6  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603065133662 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|fetch\|ROM\|memROM~8  from: dataf  to: combout " "Cell: processador\|fetch\|ROM\|memROM~8  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603065133662 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1603065133662 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603065133663 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1603065133668 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1603065133668 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.980 " "Worst-case setup slack is -4.980" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065133686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065133686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.980            -197.396 processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\]  " "   -4.980            -197.396 processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065133686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.485            -304.189 CLOCK_50  " "   -4.485            -304.189 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065133686 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603065133686 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.366 " "Worst-case hold slack is -1.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065133706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065133706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.366             -26.799 CLOCK_50  " "   -1.366             -26.799 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065133706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.775              -7.489 processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\]  " "   -0.775              -7.489 processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065133706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603065133706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.689 " "Worst-case recovery slack is -2.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065133715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065133715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.689              -2.689 divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick  " "   -2.689              -2.689 divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065133715 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603065133715 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.434 " "Worst-case removal slack is 0.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065133724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065133724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434               0.000 divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick  " "    0.434               0.000 divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065133724 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603065133724 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.477 " "Worst-case minimum pulse width slack is -0.477" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065133735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065133735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.477             -75.719 processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\]  " "   -0.477             -75.719 processador:processador\|fetch:fetch\|registradorGenerico:registerPC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065133735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.211              -9.005 CLOCK_50  " "   -0.211              -9.005 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065133735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.105               0.000 divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick  " "    0.105               0.000 divisorGenerico_e_Interface:baseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603065133735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603065133735 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1603065137309 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1603065137315 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5059 " "Peak virtual memory: 5059 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603065137541 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 18 20:52:17 2020 " "Processing ended: Sun Oct 18 20:52:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603065137541 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603065137541 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603065137541 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1603065137541 ""}
