###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       247670   # Number of WRITE/WRITEP commands
num_reads_done                 =      1537525   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1224434   # Number of read row buffer hits
num_read_cmds                  =      1537517   # Number of READ/READP commands
num_writes_done                =       247698   # Number of read requests issued
num_write_row_hits             =       179234   # Number of write row buffer hits
num_act_cmds                   =       385214   # Number of ACT commands
num_pre_cmds                   =       385183   # Number of PRE commands
num_ondemand_pres              =       359372   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9565782   # Cyles of rank active rank.0
rank_active_cycles.1           =      9377903   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       434218   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       622097   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1705438   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        30338   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7788   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6924   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4645   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4571   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2300   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1452   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1251   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          998   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19552   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           23   # Write cmd latency (cycles)
write_latency[20-39]           =          135   # Write cmd latency (cycles)
write_latency[40-59]           =          133   # Write cmd latency (cycles)
write_latency[60-79]           =          333   # Write cmd latency (cycles)
write_latency[80-99]           =          402   # Write cmd latency (cycles)
write_latency[100-119]         =          623   # Write cmd latency (cycles)
write_latency[120-139]         =          809   # Write cmd latency (cycles)
write_latency[140-159]         =         1097   # Write cmd latency (cycles)
write_latency[160-179]         =         1388   # Write cmd latency (cycles)
write_latency[180-199]         =         1847   # Write cmd latency (cycles)
write_latency[200-]            =       240880   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           10   # Read request latency (cycles)
read_latency[20-39]            =       315129   # Read request latency (cycles)
read_latency[40-59]            =       135897   # Read request latency (cycles)
read_latency[60-79]            =       136982   # Read request latency (cycles)
read_latency[80-99]            =        89126   # Read request latency (cycles)
read_latency[100-119]          =        74695   # Read request latency (cycles)
read_latency[120-139]          =        65714   # Read request latency (cycles)
read_latency[140-159]          =        54248   # Read request latency (cycles)
read_latency[160-179]          =        47318   # Read request latency (cycles)
read_latency[180-199]          =        42210   # Read request latency (cycles)
read_latency[200-]             =       576196   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.23637e+09   # Write energy
read_energy                    =  6.19927e+09   # Read energy
act_energy                     =  1.05395e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.08425e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.98607e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.96905e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.85181e+09   # Active standby energy rank.1
average_read_latency           =      269.223   # Average read request latency (cycles)
average_interarrival           =      5.60142   # Average request interarrival latency (cycles)
total_energy                   =  2.15221e+10   # Total energy (pJ)
average_power                  =      2152.21   # Average power (mW)
average_bandwidth              =      15.2339   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       244382   # Number of WRITE/WRITEP commands
num_reads_done                 =      1573261   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1259501   # Number of read row buffer hits
num_read_cmds                  =      1573258   # Number of READ/READP commands
num_writes_done                =       244424   # Number of read requests issued
num_write_row_hits             =       178323   # Number of write row buffer hits
num_act_cmds                   =       383392   # Number of ACT commands
num_pre_cmds                   =       383366   # Number of PRE commands
num_ondemand_pres              =       357981   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9504501   # Cyles of rank active rank.0
rank_active_cycles.1           =      9452158   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       495499   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       547842   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1738964   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        30154   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7665   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6824   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4500   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4601   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2129   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1451   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1221   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          926   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19326   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           14   # Write cmd latency (cycles)
write_latency[20-39]           =           86   # Write cmd latency (cycles)
write_latency[40-59]           =          126   # Write cmd latency (cycles)
write_latency[60-79]           =          197   # Write cmd latency (cycles)
write_latency[80-99]           =          340   # Write cmd latency (cycles)
write_latency[100-119]         =          473   # Write cmd latency (cycles)
write_latency[120-139]         =          728   # Write cmd latency (cycles)
write_latency[140-159]         =         1010   # Write cmd latency (cycles)
write_latency[160-179]         =         1252   # Write cmd latency (cycles)
write_latency[180-199]         =         1618   # Write cmd latency (cycles)
write_latency[200-]            =       238538   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            7   # Read request latency (cycles)
read_latency[20-39]            =       317367   # Read request latency (cycles)
read_latency[40-59]            =       136987   # Read request latency (cycles)
read_latency[60-79]            =       133438   # Read request latency (cycles)
read_latency[80-99]            =        88619   # Read request latency (cycles)
read_latency[100-119]          =        73545   # Read request latency (cycles)
read_latency[120-139]          =        64685   # Read request latency (cycles)
read_latency[140-159]          =        53965   # Read request latency (cycles)
read_latency[160-179]          =        47639   # Read request latency (cycles)
read_latency[180-199]          =        42778   # Read request latency (cycles)
read_latency[200-]             =       614231   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.21995e+09   # Write energy
read_energy                    =  6.34338e+09   # Read energy
act_energy                     =  1.04896e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   2.3784e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.62964e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.93081e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.89815e+09   # Active standby energy rank.1
average_read_latency           =       290.97   # Average read request latency (cycles)
average_interarrival           =      5.50126   # Average request interarrival latency (cycles)
total_energy                   =  2.16467e+10   # Total energy (pJ)
average_power                  =      2164.67   # Average power (mW)
average_bandwidth              =      15.5109   # Average bandwidth
