# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 17
attribute \dynports 1
attribute \src "dut.sv:4.1-72.10"
attribute \top 1
module \asym_ram_sdp_read_wider
  parameter \WIDTHA 4
  parameter \SIZEA 1024
  parameter \ADDRWIDTHA 10
  parameter \WIDTHB 16
  parameter \SIZEB 256
  parameter \ADDRWIDTHB 8
  parameter \maxSIZE 1024
  parameter \maxWIDTH 16
  parameter \minWIDTH 4
  parameter \RATIO 4
  parameter \log2RATIO 64'0000000000000000000000000000000000000000000000000000000000000010
  wire width 10 $memwr$\RAM$addr
  wire width 10 $memwr$\RAM$addr$1
  wire width 4 $memwr$\RAM$data
  wire width 4 $memwr$\RAM$data$2
  wire $memwr$\RAM$en
  wire $memwr$\RAM$en$3
  wire width 10 $procmux$10_Y
  wire $procmux$11_CMP
  wire $procmux$12_Y
  wire $procmux$13_CMP
  wire $procmux$14_Y
  wire $procmux$15_CMP
  wire width 4 $procmux$4_Y
  wire $procmux$5_CMP
  wire width 4 $procmux$6_Y
  wire $procmux$7_CMP
  wire width 10 $procmux$8_Y
  wire $procmux$9_CMP
  attribute \src "dut.sv:4.62-4.67"
  wire width 10 input 6 \addrA
  attribute \src "dut.sv:4.69-4.74"
  wire width 8 input 7 \addrB
  attribute \src "dut.sv:4.33-4.37"
  wire input 1 \clkA
  attribute \src "dut.sv:4.39-4.43"
  wire input 2 \clkB
  attribute \src "dut.sv:4.76-4.79"
  wire width 4 input 8 \diA
  attribute \src "dut.sv:4.81-4.84"
  wire width 16 output 9 \doB
  attribute \src "dut.sv:4.45-4.49"
  wire input 3 \enaA
  attribute \src "dut.sv:4.56-4.60"
  wire input 5 \enaB
  attribute \reg 1
  attribute \src "dut.sv:50.19-50.24"
  wire width 16 \readB
  attribute \src "dut.sv:4.51-4.54"
  wire input 4 \weA
  attribute \src "dut.sv:49.21-49.24"
  memory width 4 size 1024 \RAM
  cell $memwr_v2 $auto$proc_memwr.cc:45:proc_memwr$16
    parameter \ABITS 10
    parameter \CLK_ENABLE 1'1
    parameter \CLK_POLARITY 1'1
    parameter \MEMID "\\RAM"
    parameter \PORTID 0
    parameter \PRIORITY_MASK 0'x
    parameter \WIDTH 4
    connect \ADDR $memwr$\RAM$addr$1
    connect \CLK \clkA
    connect \DATA $memwr$\RAM$data$2
    connect \EN { $memwr$\RAM$en$3 $memwr$\RAM$en$3 $memwr$\RAM$en$3 $memwr$\RAM$en$3 }
  end
  attribute \src "dut.sv:54.3-57.6"
  cell $mux $procmux$10
    parameter \WIDTH 10
    connect \A 10'x
    connect \B $procmux$8_Y
    connect \S $procmux$11_CMP
    connect \Y $procmux$10_Y
  end
  attribute \src "dut.sv:55.4-56.23"
  cell $mux $procmux$12
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$13_CMP
    connect \Y $procmux$12_Y
  end
  attribute \src "dut.sv:54.3-57.6"
  cell $mux $procmux$14
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$12_Y
    connect \S $procmux$15_CMP
    connect \Y $procmux$14_Y
  end
  attribute \src "dut.sv:55.4-56.23"
  cell $mux $procmux$4
    parameter \WIDTH 4
    connect \A 4'x
    connect \B \diA
    connect \S $procmux$5_CMP
    connect \Y $procmux$4_Y
  end
  attribute \src "dut.sv:54.3-57.6"
  cell $mux $procmux$6
    parameter \WIDTH 4
    connect \A 4'x
    connect \B $procmux$4_Y
    connect \S $procmux$7_CMP
    connect \Y $procmux$6_Y
  end
  attribute \src "dut.sv:55.4-56.23"
  cell $mux $procmux$8
    parameter \WIDTH 10
    connect \A 10'x
    connect \B \addrA
    connect \S $procmux$9_CMP
    connect \Y $procmux$8_Y
  end
  connect \doB \readB
  connect $memwr$\RAM$en 1'0
  connect $procmux$5_CMP \weA
  connect $procmux$7_CMP \enaA
  connect $memwr$\RAM$data$2 $procmux$6_Y
  connect $procmux$9_CMP \weA
  connect $procmux$11_CMP \enaA
  connect $memwr$\RAM$addr$1 $procmux$10_Y
  connect $procmux$13_CMP \weA
  connect $procmux$15_CMP \enaA
  connect $memwr$\RAM$en$3 $procmux$14_Y
end
