--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 978 paths analyzed, 204 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.794ns.
--------------------------------------------------------------------------------
Slack:                  16.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               autoTester/M_count_q_1 (FF)
  Destination:          autoTester/M_state_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.745ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.329 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: autoTester/M_count_q_1 to autoTester/M_state_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.BQ       Tcko                  0.525   autoTester/M_count_q[3]
                                                       autoTester/M_count_q_1
    SLICE_X9Y32.D1       net (fanout=2)        0.747   autoTester/M_count_q[1]
    SLICE_X9Y32.D        Tilo                  0.259   autoTester/M_count_q[24]_GND_9_o_equal_1_o[24]
                                                       autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>1
    SLICE_X7Y35.B1       net (fanout=1)        1.035   autoTester/M_count_q[24]_GND_9_o_equal_1_o[24]
    SLICE_X7Y35.B        Tilo                  0.259   M_state_q_3
                                                       autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>5
    SLICE_X7Y35.D2       net (fanout=4)        0.547   autoTester/M_count_q[24]_GND_9_o_equal_1_o
    SLICE_X7Y35.CLK      Tas                   0.373   M_state_q_3
                                                       autoTester/Mmux_M_state_q[3]_M_state_q[3]_wide_mux_29_OUT10
                                                       autoTester/M_state_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.745ns (1.416ns logic, 2.329ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  16.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               autoTester/M_count_q_3 (FF)
  Destination:          autoTester/M_state_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.735ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.329 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: autoTester/M_count_q_3 to autoTester/M_state_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.DQ       Tcko                  0.525   autoTester/M_count_q[3]
                                                       autoTester/M_count_q_3
    SLICE_X9Y32.D2       net (fanout=2)        0.737   autoTester/M_count_q[3]
    SLICE_X9Y32.D        Tilo                  0.259   autoTester/M_count_q[24]_GND_9_o_equal_1_o[24]
                                                       autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>1
    SLICE_X7Y35.B1       net (fanout=1)        1.035   autoTester/M_count_q[24]_GND_9_o_equal_1_o[24]
    SLICE_X7Y35.B        Tilo                  0.259   M_state_q_3
                                                       autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>5
    SLICE_X7Y35.D2       net (fanout=4)        0.547   autoTester/M_count_q[24]_GND_9_o_equal_1_o
    SLICE_X7Y35.CLK      Tas                   0.373   M_state_q_3
                                                       autoTester/Mmux_M_state_q[3]_M_state_q[3]_wide_mux_29_OUT10
                                                       autoTester/M_state_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.735ns (1.416ns logic, 2.319ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  16.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               autoTester/M_count_q_1 (FF)
  Destination:          autoTester/M_state_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.631ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.327 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: autoTester/M_count_q_1 to autoTester/M_state_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.BQ       Tcko                  0.525   autoTester/M_count_q[3]
                                                       autoTester/M_count_q_1
    SLICE_X9Y32.D1       net (fanout=2)        0.747   autoTester/M_count_q[1]
    SLICE_X9Y32.D        Tilo                  0.259   autoTester/M_count_q[24]_GND_9_o_equal_1_o[24]
                                                       autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>1
    SLICE_X7Y35.B1       net (fanout=1)        1.035   autoTester/M_count_q[24]_GND_9_o_equal_1_o[24]
    SLICE_X7Y35.B        Tilo                  0.259   M_state_q_3
                                                       autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>5
    SLICE_X7Y36.A5       net (fanout=4)        0.433   autoTester/M_count_q[24]_GND_9_o_equal_1_o
    SLICE_X7Y36.CLK      Tas                   0.373   M_state_q_0
                                                       autoTester/M_state_q_0_rstpot
                                                       autoTester/M_state_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.631ns (1.416ns logic, 2.215ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  16.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               autoTester/M_count_q_3 (FF)
  Destination:          autoTester/M_state_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.621ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.327 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: autoTester/M_count_q_3 to autoTester/M_state_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.DQ       Tcko                  0.525   autoTester/M_count_q[3]
                                                       autoTester/M_count_q_3
    SLICE_X9Y32.D2       net (fanout=2)        0.737   autoTester/M_count_q[3]
    SLICE_X9Y32.D        Tilo                  0.259   autoTester/M_count_q[24]_GND_9_o_equal_1_o[24]
                                                       autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>1
    SLICE_X7Y35.B1       net (fanout=1)        1.035   autoTester/M_count_q[24]_GND_9_o_equal_1_o[24]
    SLICE_X7Y35.B        Tilo                  0.259   M_state_q_3
                                                       autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>5
    SLICE_X7Y36.A5       net (fanout=4)        0.433   autoTester/M_count_q[24]_GND_9_o_equal_1_o
    SLICE_X7Y36.CLK      Tas                   0.373   M_state_q_0
                                                       autoTester/M_state_q_0_rstpot
                                                       autoTester/M_state_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.621ns (1.416ns logic, 2.205ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  16.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               autoTester/M_count_q_4 (FF)
  Destination:          autoTester/M_state_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.583ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.329 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: autoTester/M_count_q_4 to autoTester/M_state_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y33.AQ       Tcko                  0.525   autoTester/M_count_q[7]
                                                       autoTester/M_count_q_4
    SLICE_X9Y32.D3       net (fanout=2)        0.585   autoTester/M_count_q[4]
    SLICE_X9Y32.D        Tilo                  0.259   autoTester/M_count_q[24]_GND_9_o_equal_1_o[24]
                                                       autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>1
    SLICE_X7Y35.B1       net (fanout=1)        1.035   autoTester/M_count_q[24]_GND_9_o_equal_1_o[24]
    SLICE_X7Y35.B        Tilo                  0.259   M_state_q_3
                                                       autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>5
    SLICE_X7Y35.D2       net (fanout=4)        0.547   autoTester/M_count_q[24]_GND_9_o_equal_1_o
    SLICE_X7Y35.CLK      Tas                   0.373   M_state_q_3
                                                       autoTester/Mmux_M_state_q[3]_M_state_q[3]_wide_mux_29_OUT10
                                                       autoTester/M_state_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.583ns (1.416ns logic, 2.167ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  16.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               autoTester/M_count_q_0 (FF)
  Destination:          autoTester/M_state_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.555ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.329 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: autoTester/M_count_q_0 to autoTester/M_state_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.AQ       Tcko                  0.525   autoTester/M_count_q[3]
                                                       autoTester/M_count_q_0
    SLICE_X9Y32.D6       net (fanout=2)        0.557   autoTester/M_count_q[0]
    SLICE_X9Y32.D        Tilo                  0.259   autoTester/M_count_q[24]_GND_9_o_equal_1_o[24]
                                                       autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>1
    SLICE_X7Y35.B1       net (fanout=1)        1.035   autoTester/M_count_q[24]_GND_9_o_equal_1_o[24]
    SLICE_X7Y35.B        Tilo                  0.259   M_state_q_3
                                                       autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>5
    SLICE_X7Y35.D2       net (fanout=4)        0.547   autoTester/M_count_q[24]_GND_9_o_equal_1_o
    SLICE_X7Y35.CLK      Tas                   0.373   M_state_q_3
                                                       autoTester/Mmux_M_state_q[3]_M_state_q[3]_wide_mux_29_OUT10
                                                       autoTester/M_state_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.555ns (1.416ns logic, 2.139ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack:                  16.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               autoTester/M_count_q_9 (FF)
  Destination:          autoTester/M_state_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.545ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.329 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: autoTester/M_count_q_9 to autoTester/M_state_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.BQ       Tcko                  0.525   autoTester/M_count_q[11]
                                                       autoTester/M_count_q_9
    SLICE_X9Y34.D1       net (fanout=2)        0.747   autoTester/M_count_q[9]
    SLICE_X9Y34.D        Tilo                  0.259   autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>1
                                                       autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>2
    SLICE_X7Y35.B4       net (fanout=1)        0.835   autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>1
    SLICE_X7Y35.B        Tilo                  0.259   M_state_q_3
                                                       autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>5
    SLICE_X7Y35.D2       net (fanout=4)        0.547   autoTester/M_count_q[24]_GND_9_o_equal_1_o
    SLICE_X7Y35.CLK      Tas                   0.373   M_state_q_3
                                                       autoTester/Mmux_M_state_q[3]_M_state_q[3]_wide_mux_29_OUT10
                                                       autoTester/M_state_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.545ns (1.416ns logic, 2.129ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack:                  16.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               autoTester/M_count_q_1 (FF)
  Destination:          autoTester/M_state_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.537ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.329 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: autoTester/M_count_q_1 to autoTester/M_state_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.BQ       Tcko                  0.525   autoTester/M_count_q[3]
                                                       autoTester/M_count_q_1
    SLICE_X9Y32.D1       net (fanout=2)        0.747   autoTester/M_count_q[1]
    SLICE_X9Y32.D        Tilo                  0.259   autoTester/M_count_q[24]_GND_9_o_equal_1_o[24]
                                                       autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>1
    SLICE_X7Y35.B1       net (fanout=1)        1.035   autoTester/M_count_q[24]_GND_9_o_equal_1_o[24]
    SLICE_X7Y35.B        Tilo                  0.259   M_state_q_3
                                                       autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>5
    SLICE_X7Y35.C4       net (fanout=4)        0.339   autoTester/M_count_q[24]_GND_9_o_equal_1_o
    SLICE_X7Y35.CLK      Tas                   0.373   M_state_q_3
                                                       autoTester/Mmux_M_state_q[3]_M_state_q[3]_wide_mux_29_OUT8
                                                       autoTester/M_state_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.537ns (1.416ns logic, 2.121ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  16.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               autoTester/M_count_q_11 (FF)
  Destination:          autoTester/M_state_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.535ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.329 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: autoTester/M_count_q_11 to autoTester/M_state_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.DQ       Tcko                  0.525   autoTester/M_count_q[11]
                                                       autoTester/M_count_q_11
    SLICE_X9Y34.D2       net (fanout=2)        0.737   autoTester/M_count_q[11]
    SLICE_X9Y34.D        Tilo                  0.259   autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>1
                                                       autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>2
    SLICE_X7Y35.B4       net (fanout=1)        0.835   autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>1
    SLICE_X7Y35.B        Tilo                  0.259   M_state_q_3
                                                       autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>5
    SLICE_X7Y35.D2       net (fanout=4)        0.547   autoTester/M_count_q[24]_GND_9_o_equal_1_o
    SLICE_X7Y35.CLK      Tas                   0.373   M_state_q_3
                                                       autoTester/Mmux_M_state_q[3]_M_state_q[3]_wide_mux_29_OUT10
                                                       autoTester/M_state_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.535ns (1.416ns logic, 2.119ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack:                  16.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               autoTester/M_count_q_12 (FF)
  Destination:          autoTester/M_state_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.535ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.329 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: autoTester/M_count_q_12 to autoTester/M_state_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y35.AQ       Tcko                  0.525   autoTester/M_count_q[15]
                                                       autoTester/M_count_q_12
    SLICE_X9Y35.A2       net (fanout=2)        0.751   autoTester/M_count_q[12]
    SLICE_X9Y35.A        Tilo                  0.259   autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>2
                                                       autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>3
    SLICE_X7Y35.B3       net (fanout=1)        0.821   autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>2
    SLICE_X7Y35.B        Tilo                  0.259   M_state_q_3
                                                       autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>5
    SLICE_X7Y35.D2       net (fanout=4)        0.547   autoTester/M_count_q[24]_GND_9_o_equal_1_o
    SLICE_X7Y35.CLK      Tas                   0.373   M_state_q_3
                                                       autoTester/Mmux_M_state_q[3]_M_state_q[3]_wide_mux_29_OUT10
                                                       autoTester/M_state_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.535ns (1.416ns logic, 2.119ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack:                  16.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               autoTester/M_count_q_3 (FF)
  Destination:          autoTester/M_state_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.527ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.329 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: autoTester/M_count_q_3 to autoTester/M_state_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.DQ       Tcko                  0.525   autoTester/M_count_q[3]
                                                       autoTester/M_count_q_3
    SLICE_X9Y32.D2       net (fanout=2)        0.737   autoTester/M_count_q[3]
    SLICE_X9Y32.D        Tilo                  0.259   autoTester/M_count_q[24]_GND_9_o_equal_1_o[24]
                                                       autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>1
    SLICE_X7Y35.B1       net (fanout=1)        1.035   autoTester/M_count_q[24]_GND_9_o_equal_1_o[24]
    SLICE_X7Y35.B        Tilo                  0.259   M_state_q_3
                                                       autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>5
    SLICE_X7Y35.C4       net (fanout=4)        0.339   autoTester/M_count_q[24]_GND_9_o_equal_1_o
    SLICE_X7Y35.CLK      Tas                   0.373   M_state_q_3
                                                       autoTester/Mmux_M_state_q[3]_M_state_q[3]_wide_mux_29_OUT8
                                                       autoTester/M_state_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.527ns (1.416ns logic, 2.111ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack:                  16.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               autoTester/M_count_q_17 (FF)
  Destination:          autoTester/M_state_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.517ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.329 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: autoTester/M_count_q_17 to autoTester/M_state_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y36.BQ       Tcko                  0.525   autoTester/M_count_q[19]
                                                       autoTester/M_count_q_17
    SLICE_X9Y35.A1       net (fanout=2)        0.733   autoTester/M_count_q[17]
    SLICE_X9Y35.A        Tilo                  0.259   autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>2
                                                       autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>3
    SLICE_X7Y35.B3       net (fanout=1)        0.821   autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>2
    SLICE_X7Y35.B        Tilo                  0.259   M_state_q_3
                                                       autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>5
    SLICE_X7Y35.D2       net (fanout=4)        0.547   autoTester/M_count_q[24]_GND_9_o_equal_1_o
    SLICE_X7Y35.CLK      Tas                   0.373   M_state_q_3
                                                       autoTester/Mmux_M_state_q[3]_M_state_q[3]_wide_mux_29_OUT10
                                                       autoTester/M_state_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.517ns (1.416ns logic, 2.101ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack:                  16.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               autoTester/M_count_q_5 (FF)
  Destination:          autoTester/M_state_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.482ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.329 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: autoTester/M_count_q_5 to autoTester/M_state_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y33.BQ       Tcko                  0.525   autoTester/M_count_q[7]
                                                       autoTester/M_count_q_5
    SLICE_X9Y32.D4       net (fanout=2)        0.484   autoTester/M_count_q[5]
    SLICE_X9Y32.D        Tilo                  0.259   autoTester/M_count_q[24]_GND_9_o_equal_1_o[24]
                                                       autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>1
    SLICE_X7Y35.B1       net (fanout=1)        1.035   autoTester/M_count_q[24]_GND_9_o_equal_1_o[24]
    SLICE_X7Y35.B        Tilo                  0.259   M_state_q_3
                                                       autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>5
    SLICE_X7Y35.D2       net (fanout=4)        0.547   autoTester/M_count_q[24]_GND_9_o_equal_1_o
    SLICE_X7Y35.CLK      Tas                   0.373   M_state_q_3
                                                       autoTester/Mmux_M_state_q[3]_M_state_q[3]_wide_mux_29_OUT10
                                                       autoTester/M_state_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.482ns (1.416ns logic, 2.066ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack:                  16.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               autoTester/M_count_q_4 (FF)
  Destination:          autoTester/M_state_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.469ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.327 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: autoTester/M_count_q_4 to autoTester/M_state_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y33.AQ       Tcko                  0.525   autoTester/M_count_q[7]
                                                       autoTester/M_count_q_4
    SLICE_X9Y32.D3       net (fanout=2)        0.585   autoTester/M_count_q[4]
    SLICE_X9Y32.D        Tilo                  0.259   autoTester/M_count_q[24]_GND_9_o_equal_1_o[24]
                                                       autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>1
    SLICE_X7Y35.B1       net (fanout=1)        1.035   autoTester/M_count_q[24]_GND_9_o_equal_1_o[24]
    SLICE_X7Y35.B        Tilo                  0.259   M_state_q_3
                                                       autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>5
    SLICE_X7Y36.A5       net (fanout=4)        0.433   autoTester/M_count_q[24]_GND_9_o_equal_1_o
    SLICE_X7Y36.CLK      Tas                   0.373   M_state_q_0
                                                       autoTester/M_state_q_0_rstpot
                                                       autoTester/M_state_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.469ns (1.416ns logic, 2.053ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack:                  16.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               multi_led/ctr/M_ctr_q_1 (FF)
  Destination:          multi_led/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.458ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.323 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: multi_led/ctr/M_ctr_q_1 to multi_led/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y47.CQ       Tcko                  0.430   multi_led/ctr/M_ctr_q[2]
                                                       multi_led/ctr/M_ctr_q_1
    SLICE_X8Y44.B4       net (fanout=2)        0.717   multi_led/ctr/M_ctr_q[1]
    SLICE_X8Y44.COUT     Topcyb                0.483   multi_led/ctr/Mcount_M_ctr_q_cy[3]
                                                       multi_led/ctr/M_ctr_q[1]_rt
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X8Y45.CIN      net (fanout=1)        0.003   multi_led/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X8Y45.COUT     Tbyp                  0.093   multi_led/ctr/Mcount_M_ctr_q_cy[7]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X8Y46.CIN      net (fanout=1)        0.003   multi_led/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X8Y46.COUT     Tbyp                  0.093   multi_led/ctr/Mcount_M_ctr_q_cy[11]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X8Y47.CIN      net (fanout=1)        0.003   multi_led/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X8Y47.COUT     Tbyp                  0.093   multi_led/ctr/Mcount_M_ctr_q_cy[15]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X8Y48.CIN      net (fanout=1)        0.003   multi_led/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X8Y48.BMUX     Tcinb                 0.310   multi_led/ctr/Result[17]
                                                       multi_led/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X10Y46.B3      net (fanout=1)        0.878   multi_led/ctr/Result[17]
    SLICE_X10Y46.CLK     Tas                   0.349   multi_led/ctr/M_ctr_q[15]
                                                       multi_led/ctr/M_ctr_q_17_rstpot
                                                       multi_led/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.458ns (1.851ns logic, 1.607ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack:                  16.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               autoTester/M_count_q_1 (FF)
  Destination:          autoTester/M_state_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.447ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.329 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: autoTester/M_count_q_1 to autoTester/M_state_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.BQ       Tcko                  0.525   autoTester/M_count_q[3]
                                                       autoTester/M_count_q_1
    SLICE_X9Y32.D1       net (fanout=2)        0.747   autoTester/M_count_q[1]
    SLICE_X9Y32.D        Tilo                  0.259   autoTester/M_count_q[24]_GND_9_o_equal_1_o[24]
                                                       autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>1
    SLICE_X7Y35.B1       net (fanout=1)        1.035   autoTester/M_count_q[24]_GND_9_o_equal_1_o[24]
    SLICE_X7Y35.B        Tilo                  0.259   M_state_q_3
                                                       autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>5
    SLICE_X7Y35.A5       net (fanout=4)        0.249   autoTester/M_count_q[24]_GND_9_o_equal_1_o
    SLICE_X7Y35.CLK      Tas                   0.373   M_state_q_3
                                                       autoTester/Mmux_M_state_q[3]_M_state_q[3]_wide_mux_29_OUT62
                                                       autoTester/M_state_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.447ns (1.416ns logic, 2.031ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  16.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               autoTester/M_count_q_0 (FF)
  Destination:          autoTester/M_state_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.441ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.327 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: autoTester/M_count_q_0 to autoTester/M_state_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.AQ       Tcko                  0.525   autoTester/M_count_q[3]
                                                       autoTester/M_count_q_0
    SLICE_X9Y32.D6       net (fanout=2)        0.557   autoTester/M_count_q[0]
    SLICE_X9Y32.D        Tilo                  0.259   autoTester/M_count_q[24]_GND_9_o_equal_1_o[24]
                                                       autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>1
    SLICE_X7Y35.B1       net (fanout=1)        1.035   autoTester/M_count_q[24]_GND_9_o_equal_1_o[24]
    SLICE_X7Y35.B        Tilo                  0.259   M_state_q_3
                                                       autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>5
    SLICE_X7Y36.A5       net (fanout=4)        0.433   autoTester/M_count_q[24]_GND_9_o_equal_1_o
    SLICE_X7Y36.CLK      Tas                   0.373   M_state_q_0
                                                       autoTester/M_state_q_0_rstpot
                                                       autoTester/M_state_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.441ns (1.416ns logic, 2.025ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack:                  16.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               autoTester/M_count_q_3 (FF)
  Destination:          autoTester/M_state_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.437ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.329 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: autoTester/M_count_q_3 to autoTester/M_state_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.DQ       Tcko                  0.525   autoTester/M_count_q[3]
                                                       autoTester/M_count_q_3
    SLICE_X9Y32.D2       net (fanout=2)        0.737   autoTester/M_count_q[3]
    SLICE_X9Y32.D        Tilo                  0.259   autoTester/M_count_q[24]_GND_9_o_equal_1_o[24]
                                                       autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>1
    SLICE_X7Y35.B1       net (fanout=1)        1.035   autoTester/M_count_q[24]_GND_9_o_equal_1_o[24]
    SLICE_X7Y35.B        Tilo                  0.259   M_state_q_3
                                                       autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>5
    SLICE_X7Y35.A5       net (fanout=4)        0.249   autoTester/M_count_q[24]_GND_9_o_equal_1_o
    SLICE_X7Y35.CLK      Tas                   0.373   M_state_q_3
                                                       autoTester/Mmux_M_state_q[3]_M_state_q[3]_wide_mux_29_OUT62
                                                       autoTester/M_state_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.437ns (1.416ns logic, 2.021ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack:                  16.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               autoTester/M_count_q_9 (FF)
  Destination:          autoTester/M_state_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.431ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.327 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: autoTester/M_count_q_9 to autoTester/M_state_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.BQ       Tcko                  0.525   autoTester/M_count_q[11]
                                                       autoTester/M_count_q_9
    SLICE_X9Y34.D1       net (fanout=2)        0.747   autoTester/M_count_q[9]
    SLICE_X9Y34.D        Tilo                  0.259   autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>1
                                                       autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>2
    SLICE_X7Y35.B4       net (fanout=1)        0.835   autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>1
    SLICE_X7Y35.B        Tilo                  0.259   M_state_q_3
                                                       autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>5
    SLICE_X7Y36.A5       net (fanout=4)        0.433   autoTester/M_count_q[24]_GND_9_o_equal_1_o
    SLICE_X7Y36.CLK      Tas                   0.373   M_state_q_0
                                                       autoTester/M_state_q_0_rstpot
                                                       autoTester/M_state_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.431ns (1.416ns logic, 2.015ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack:                  16.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               autoTester/M_count_q_11 (FF)
  Destination:          autoTester/M_state_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.421ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.327 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: autoTester/M_count_q_11 to autoTester/M_state_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.DQ       Tcko                  0.525   autoTester/M_count_q[11]
                                                       autoTester/M_count_q_11
    SLICE_X9Y34.D2       net (fanout=2)        0.737   autoTester/M_count_q[11]
    SLICE_X9Y34.D        Tilo                  0.259   autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>1
                                                       autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>2
    SLICE_X7Y35.B4       net (fanout=1)        0.835   autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>1
    SLICE_X7Y35.B        Tilo                  0.259   M_state_q_3
                                                       autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>5
    SLICE_X7Y36.A5       net (fanout=4)        0.433   autoTester/M_count_q[24]_GND_9_o_equal_1_o
    SLICE_X7Y36.CLK      Tas                   0.373   M_state_q_0
                                                       autoTester/M_state_q_0_rstpot
                                                       autoTester/M_state_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.421ns (1.416ns logic, 2.005ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  16.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               autoTester/M_count_q_12 (FF)
  Destination:          autoTester/M_state_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.421ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.327 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: autoTester/M_count_q_12 to autoTester/M_state_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y35.AQ       Tcko                  0.525   autoTester/M_count_q[15]
                                                       autoTester/M_count_q_12
    SLICE_X9Y35.A2       net (fanout=2)        0.751   autoTester/M_count_q[12]
    SLICE_X9Y35.A        Tilo                  0.259   autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>2
                                                       autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>3
    SLICE_X7Y35.B3       net (fanout=1)        0.821   autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>2
    SLICE_X7Y35.B        Tilo                  0.259   M_state_q_3
                                                       autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>5
    SLICE_X7Y36.A5       net (fanout=4)        0.433   autoTester/M_count_q[24]_GND_9_o_equal_1_o
    SLICE_X7Y36.CLK      Tas                   0.373   M_state_q_0
                                                       autoTester/M_state_q_0_rstpot
                                                       autoTester/M_state_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.421ns (1.416ns logic, 2.005ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  16.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               autoTester/M_count_q_17 (FF)
  Destination:          autoTester/M_state_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.403ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.327 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: autoTester/M_count_q_17 to autoTester/M_state_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y36.BQ       Tcko                  0.525   autoTester/M_count_q[19]
                                                       autoTester/M_count_q_17
    SLICE_X9Y35.A1       net (fanout=2)        0.733   autoTester/M_count_q[17]
    SLICE_X9Y35.A        Tilo                  0.259   autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>2
                                                       autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>3
    SLICE_X7Y35.B3       net (fanout=1)        0.821   autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>2
    SLICE_X7Y35.B        Tilo                  0.259   M_state_q_3
                                                       autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>5
    SLICE_X7Y36.A5       net (fanout=4)        0.433   autoTester/M_count_q[24]_GND_9_o_equal_1_o
    SLICE_X7Y36.CLK      Tas                   0.373   M_state_q_0
                                                       autoTester/M_state_q_0_rstpot
                                                       autoTester/M_state_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.403ns (1.416ns logic, 1.987ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack:                  16.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               multi_led/ctr/M_ctr_q_0 (FF)
  Destination:          multi_led/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.387ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.323 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: multi_led/ctr/M_ctr_q_0 to multi_led/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y47.AQ       Tcko                  0.430   multi_led/ctr/M_ctr_q[2]
                                                       multi_led/ctr/M_ctr_q_0
    SLICE_X8Y44.A5       net (fanout=2)        0.655   multi_led/ctr/M_ctr_q[0]
    SLICE_X8Y44.COUT     Topcya                0.474   multi_led/ctr/Mcount_M_ctr_q_cy[3]
                                                       multi_led/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X8Y45.CIN      net (fanout=1)        0.003   multi_led/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X8Y45.COUT     Tbyp                  0.093   multi_led/ctr/Mcount_M_ctr_q_cy[7]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X8Y46.CIN      net (fanout=1)        0.003   multi_led/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X8Y46.COUT     Tbyp                  0.093   multi_led/ctr/Mcount_M_ctr_q_cy[11]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X8Y47.CIN      net (fanout=1)        0.003   multi_led/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X8Y47.COUT     Tbyp                  0.093   multi_led/ctr/Mcount_M_ctr_q_cy[15]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X8Y48.CIN      net (fanout=1)        0.003   multi_led/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X8Y48.BMUX     Tcinb                 0.310   multi_led/ctr/Result[17]
                                                       multi_led/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X10Y46.B3      net (fanout=1)        0.878   multi_led/ctr/Result[17]
    SLICE_X10Y46.CLK     Tas                   0.349   multi_led/ctr/M_ctr_q[15]
                                                       multi_led/ctr/M_ctr_q_17_rstpot
                                                       multi_led/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.387ns (1.842ns logic, 1.545ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Slack:                  16.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               multi_led/ctr/M_ctr_q_2 (FF)
  Destination:          multi_led/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.372ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.323 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: multi_led/ctr/M_ctr_q_2 to multi_led/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y47.DQ       Tcko                  0.430   multi_led/ctr/M_ctr_q[2]
                                                       multi_led/ctr/M_ctr_q_2
    SLICE_X8Y44.C3       net (fanout=2)        0.786   multi_led/ctr/M_ctr_q[2]
    SLICE_X8Y44.COUT     Topcyc                0.328   multi_led/ctr/Mcount_M_ctr_q_cy[3]
                                                       multi_led/ctr/M_ctr_q[2]_rt
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X8Y45.CIN      net (fanout=1)        0.003   multi_led/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X8Y45.COUT     Tbyp                  0.093   multi_led/ctr/Mcount_M_ctr_q_cy[7]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X8Y46.CIN      net (fanout=1)        0.003   multi_led/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X8Y46.COUT     Tbyp                  0.093   multi_led/ctr/Mcount_M_ctr_q_cy[11]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X8Y47.CIN      net (fanout=1)        0.003   multi_led/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X8Y47.COUT     Tbyp                  0.093   multi_led/ctr/Mcount_M_ctr_q_cy[15]
                                                       multi_led/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X8Y48.CIN      net (fanout=1)        0.003   multi_led/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X8Y48.BMUX     Tcinb                 0.310   multi_led/ctr/Result[17]
                                                       multi_led/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X10Y46.B3      net (fanout=1)        0.878   multi_led/ctr/Result[17]
    SLICE_X10Y46.CLK     Tas                   0.349   multi_led/ctr/M_ctr_q[15]
                                                       multi_led/ctr/M_ctr_q_17_rstpot
                                                       multi_led/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.372ns (1.696ns logic, 1.676ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack:                  16.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               autoTester/M_count_q_4 (FF)
  Destination:          autoTester/M_state_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.375ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.329 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: autoTester/M_count_q_4 to autoTester/M_state_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y33.AQ       Tcko                  0.525   autoTester/M_count_q[7]
                                                       autoTester/M_count_q_4
    SLICE_X9Y32.D3       net (fanout=2)        0.585   autoTester/M_count_q[4]
    SLICE_X9Y32.D        Tilo                  0.259   autoTester/M_count_q[24]_GND_9_o_equal_1_o[24]
                                                       autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>1
    SLICE_X7Y35.B1       net (fanout=1)        1.035   autoTester/M_count_q[24]_GND_9_o_equal_1_o[24]
    SLICE_X7Y35.B        Tilo                  0.259   M_state_q_3
                                                       autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>5
    SLICE_X7Y35.C4       net (fanout=4)        0.339   autoTester/M_count_q[24]_GND_9_o_equal_1_o
    SLICE_X7Y35.CLK      Tas                   0.373   M_state_q_3
                                                       autoTester/Mmux_M_state_q[3]_M_state_q[3]_wide_mux_29_OUT8
                                                       autoTester/M_state_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.375ns (1.416ns logic, 1.959ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack:                  16.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               autoTester/M_count_q_5 (FF)
  Destination:          autoTester/M_state_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.368ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.327 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: autoTester/M_count_q_5 to autoTester/M_state_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y33.BQ       Tcko                  0.525   autoTester/M_count_q[7]
                                                       autoTester/M_count_q_5
    SLICE_X9Y32.D4       net (fanout=2)        0.484   autoTester/M_count_q[5]
    SLICE_X9Y32.D        Tilo                  0.259   autoTester/M_count_q[24]_GND_9_o_equal_1_o[24]
                                                       autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>1
    SLICE_X7Y35.B1       net (fanout=1)        1.035   autoTester/M_count_q[24]_GND_9_o_equal_1_o[24]
    SLICE_X7Y35.B        Tilo                  0.259   M_state_q_3
                                                       autoTester/M_count_q[24]_GND_9_o_equal_1_o<24>5
    SLICE_X7Y36.A5       net (fanout=4)        0.433   autoTester/M_count_q[24]_GND_9_o_equal_1_o
    SLICE_X7Y36.CLK      Tas                   0.373   M_state_q_0
                                                       autoTester/M_state_q_0_rstpot
                                                       autoTester/M_state_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.368ns (1.416ns logic, 1.952ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack:                  16.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               multi_led/ctr/M_ctr_q_1 (FF)
  Destination:          multi_led/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.364ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.323 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: multi_led/ctr/M_ctr_q_1 to multi_led/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y47.CQ       Tcko                  0.430   multi_led/ctr/M_ctr_q[2]
                                                       multi_led/ctr/M_ctr_q_1
    SLICE_X9Y44.D1       net (fanout=2)        0.939   multi_led/ctr/M_ctr_q[1]
    SLICE_X9Y44.D        Tilo                  0.259   multi_led/ctr/Mcount_M_ctr_q_val3
                                                       multi_led/ctr/Mcount_M_ctr_q_val3
    SLICE_X10Y46.B2      net (fanout=18)       1.387   multi_led/ctr/Mcount_M_ctr_q_val3
    SLICE_X10Y46.CLK     Tas                   0.349   multi_led/ctr/M_ctr_q[15]
                                                       multi_led/ctr/M_ctr_q_17_rstpot
                                                       multi_led/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.364ns (1.038ns logic, 2.326ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  16.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               multi_led/ctr/M_ctr_q_2 (FF)
  Destination:          multi_led/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.361ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.323 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: multi_led/ctr/M_ctr_q_2 to multi_led/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y47.DQ       Tcko                  0.430   multi_led/ctr/M_ctr_q[2]
                                                       multi_led/ctr/M_ctr_q_2
    SLICE_X9Y44.D2       net (fanout=2)        0.936   multi_led/ctr/M_ctr_q[2]
    SLICE_X9Y44.D        Tilo                  0.259   multi_led/ctr/Mcount_M_ctr_q_val3
                                                       multi_led/ctr/Mcount_M_ctr_q_val3
    SLICE_X10Y46.B2      net (fanout=18)       1.387   multi_led/ctr/Mcount_M_ctr_q_val3
    SLICE_X10Y46.CLK     Tas                   0.349   multi_led/ctr/M_ctr_q[15]
                                                       multi_led/ctr/M_ctr_q_17_rstpot
                                                       multi_led/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.361ns (1.038ns logic, 2.323ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  16.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               multi_led/ctr/M_ctr_q_1 (FF)
  Destination:          multi_led/ctr/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.359ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.323 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: multi_led/ctr/M_ctr_q_1 to multi_led/ctr/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y47.CQ       Tcko                  0.430   multi_led/ctr/M_ctr_q[2]
                                                       multi_led/ctr/M_ctr_q_1
    SLICE_X9Y44.D1       net (fanout=2)        0.939   multi_led/ctr/M_ctr_q[1]
    SLICE_X9Y44.D        Tilo                  0.259   multi_led/ctr/Mcount_M_ctr_q_val3
                                                       multi_led/ctr/Mcount_M_ctr_q_val3
    SLICE_X10Y46.C1      net (fanout=18)       1.382   multi_led/ctr/Mcount_M_ctr_q_val3
    SLICE_X10Y46.CLK     Tas                   0.349   multi_led/ctr/M_ctr_q[15]
                                                       multi_led/ctr/M_ctr_q_15_rstpot
                                                       multi_led/ctr/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.359ns (1.038ns logic, 2.321ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  16.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               multi_led/ctr/M_ctr_q_2 (FF)
  Destination:          multi_led/ctr/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.356ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.323 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: multi_led/ctr/M_ctr_q_2 to multi_led/ctr/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y47.DQ       Tcko                  0.430   multi_led/ctr/M_ctr_q[2]
                                                       multi_led/ctr/M_ctr_q_2
    SLICE_X9Y44.D2       net (fanout=2)        0.936   multi_led/ctr/M_ctr_q[2]
    SLICE_X9Y44.D        Tilo                  0.259   multi_led/ctr/Mcount_M_ctr_q_val3
                                                       multi_led/ctr/Mcount_M_ctr_q_val3
    SLICE_X10Y46.C1      net (fanout=18)       1.382   multi_led/ctr/Mcount_M_ctr_q_val3
    SLICE_X10Y46.CLK     Tas                   0.349   multi_led/ctr/M_ctr_q[15]
                                                       multi_led/ctr/M_ctr_q_15_rstpot
                                                       multi_led/ctr/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.356ns (1.038ns logic, 2.318ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: autoTester/M_count_q[3]/CLK
  Logical resource: autoTester/M_count_q_0/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: autoTester/M_count_q[3]/CLK
  Logical resource: autoTester/M_count_q_1/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: autoTester/M_count_q[3]/CLK
  Logical resource: autoTester/M_count_q_2/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: autoTester/M_count_q[3]/CLK
  Logical resource: autoTester/M_count_q_3/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: autoTester/M_count_q[7]/CLK
  Logical resource: autoTester/M_count_q_4/CK
  Location pin: SLICE_X8Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: autoTester/M_count_q[7]/CLK
  Logical resource: autoTester/M_count_q_5/CK
  Location pin: SLICE_X8Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: autoTester/M_count_q[7]/CLK
  Logical resource: autoTester/M_count_q_6/CK
  Location pin: SLICE_X8Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: autoTester/M_count_q[7]/CLK
  Logical resource: autoTester/M_count_q_7/CK
  Location pin: SLICE_X8Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: autoTester/M_count_q[11]/CLK
  Logical resource: autoTester/M_count_q_8/CK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: autoTester/M_count_q[11]/CLK
  Logical resource: autoTester/M_count_q_9/CK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: autoTester/M_count_q[11]/CLK
  Logical resource: autoTester/M_count_q_10/CK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: autoTester/M_count_q[11]/CLK
  Logical resource: autoTester/M_count_q_11/CK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: autoTester/M_count_q[15]/CLK
  Logical resource: autoTester/M_count_q_12/CK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: autoTester/M_count_q[15]/CLK
  Logical resource: autoTester/M_count_q_13/CK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: autoTester/M_count_q[15]/CLK
  Logical resource: autoTester/M_count_q_14/CK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: autoTester/M_count_q[15]/CLK
  Logical resource: autoTester/M_count_q_15/CK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: autoTester/M_count_q[19]/CLK
  Logical resource: autoTester/M_count_q_16/CK
  Location pin: SLICE_X8Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: autoTester/M_count_q[19]/CLK
  Logical resource: autoTester/M_count_q_17/CK
  Location pin: SLICE_X8Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: autoTester/M_count_q[19]/CLK
  Logical resource: autoTester/M_count_q_18/CK
  Location pin: SLICE_X8Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: autoTester/M_count_q[19]/CLK
  Logical resource: autoTester/M_count_q_19/CK
  Location pin: SLICE_X8Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: autoTester/M_count_q[23]/CLK
  Logical resource: autoTester/M_count_q_20/CK
  Location pin: SLICE_X8Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: autoTester/M_count_q[23]/CLK
  Logical resource: autoTester/M_count_q_21/CK
  Location pin: SLICE_X8Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: autoTester/M_count_q[23]/CLK
  Logical resource: autoTester/M_count_q_22/CK
  Location pin: SLICE_X8Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: autoTester/M_count_q[23]/CLK
  Logical resource: autoTester/M_count_q_23/CK
  Location pin: SLICE_X8Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: autoTester/M_count_q[24]/CLK
  Logical resource: autoTester/M_count_q_24/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X6Y35.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X6Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X6Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X6Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.794|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 978 paths, 0 nets, and 257 connections

Design statistics:
   Minimum period:   3.794ns{1}   (Maximum frequency: 263.574MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Oct 10 00:16:00 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 217 MB



