# About

An a synchronous fifo help pass data from one clock domain to another clock domain safely without any corruption or loss of data.  

The main code and the test-bench files are located in the "hdl" folder.  

The testing is done is such a way that it generates an input and output file which cn then be compared to see it there are any issues.

Used Altera Quartus-II software for simulation and debugging.