{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712338069823 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712338069823 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr  5 14:27:49 2024 " "Processing started: Fri Apr  5 14:27:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712338069823 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712338069823 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Counter_4bits -c Counter_4bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off Counter_4bits -c Counter_4bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712338069823 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712338070086 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712338070086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter_4bits-synth " "Found design unit 1: Counter_4bits-synth" {  } { { "Counter_4bits.vhd" "" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/Counter_4bits.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712338075643 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter_4bits " "Found entity 1: Counter_4bits" {  } { { "Counter_4bits.vhd" "" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/Counter_4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712338075643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712338075643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador-synth " "Found design unit 1: decodificador-synth" {  } { { "decodificador.vhd" "" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/decodificador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712338075644 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.vhd" "" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/decodificador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712338075644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712338075644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop_d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlop_D-synth " "Found design unit 1: FlipFlop_D-synth" {  } { { "FlipFlop_D.vhd" "" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/FlipFlop_D.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712338075646 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlop_D " "Found entity 1: FlipFlop_D" {  } { { "FlipFlop_D.vhd" "" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/FlipFlop_D.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712338075646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712338075646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-synth " "Found design unit 1: FullAdder-synth" {  } { { "FullAdder.vhd" "" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/FullAdder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712338075647 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.vhd" "" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/FullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712338075647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712338075647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_4bits-synth " "Found design unit 1: Register_4bits-synth" {  } { { "Register_4bits.vhd" "" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/Register_4bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712338075648 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_4bits " "Found entity 1: Register_4bits" {  } { { "Register_4bits.vhd" "" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/Register_4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712338075648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712338075648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripplecarryadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ripplecarryadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RippleCarryAdder-synth " "Found design unit 1: RippleCarryAdder-synth" {  } { { "RippleCarryAdder.vhd" "" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/RippleCarryAdder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712338075649 ""} { "Info" "ISGN_ENTITY_NAME" "1 RippleCarryAdder " "Found entity 1: RippleCarryAdder" {  } { { "RippleCarryAdder.vhd" "" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/RippleCarryAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712338075649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712338075649 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1712338075670 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1712338075670 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1712338075670 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Counter_4bits " "Elaborating entity \"Counter_4bits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712338075672 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "count_value Counter_4bits.vhd(12) " "VHDL Signal Declaration warning at Counter_4bits.vhd(12): used implicit default value for signal \"count_value\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Counter_4bits.vhd" "" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/Counter_4bits.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1712338075673 "|Counter_4bits"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "incremented_value Counter_4bits.vhd(34) " "Verilog HDL or VHDL warning at Counter_4bits.vhd(34): object \"incremented_value\" assigned a value but never read" {  } { { "Counter_4bits.vhd" "" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/Counter_4bits.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712338075673 "|Counter_4bits"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decoded_value Counter_4bits.vhd(35) " "Verilog HDL or VHDL warning at Counter_4bits.vhd(35): object \"decoded_value\" assigned a value but never read" {  } { { "Counter_4bits.vhd" "" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/Counter_4bits.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712338075673 "|Counter_4bits"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_4bits Register_4bits:REG " "Elaborating entity \"Register_4bits\" for hierarchy \"Register_4bits:REG\"" {  } { { "Counter_4bits.vhd" "REG" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/Counter_4bits.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712338075673 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "Q_temp\[6..4\] Register_4bits.vhd(17) " "Using initial value X (don't care) for net \"Q_temp\[6..4\]\" at Register_4bits.vhd(17)" {  } { { "Register_4bits.vhd" "" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/Register_4bits.vhd" 17 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712338075674 "|Counter_4bits|Register_4bits:REG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlop_D Register_4bits:REG\|FlipFlop_D:FF0 " "Elaborating entity \"FlipFlop_D\" for hierarchy \"Register_4bits:REG\|FlipFlop_D:FF0\"" {  } { { "Register_4bits.vhd" "FF0" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/Register_4bits.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712338075674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RippleCarryAdder RippleCarryAdder:ADD " "Elaborating entity \"RippleCarryAdder\" for hierarchy \"RippleCarryAdder:ADD\"" {  } { { "Counter_4bits.vhd" "ADD" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/Counter_4bits.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712338075675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder RippleCarryAdder:ADD\|FullAdder:FA0 " "Elaborating entity \"FullAdder\" for hierarchy \"RippleCarryAdder:ADD\|FullAdder:FA0\"" {  } { { "RippleCarryAdder.vhd" "FA0" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/RippleCarryAdder.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712338075676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador decodificador:DEC " "Elaborating entity \"decodificador\" for hierarchy \"decodificador:DEC\"" {  } { { "Counter_4bits.vhd" "DEC" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/Counter_4bits.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712338075677 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1712338075837 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1712338075837 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1712338075837 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "COUNT_OUT\[0\] GND " "Pin \"COUNT_OUT\[0\]\" is stuck at GND" {  } { { "Counter_4bits.vhd" "" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/Counter_4bits.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712338075888 "|Counter_4bits|COUNT_OUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "COUNT_OUT\[1\] GND " "Pin \"COUNT_OUT\[1\]\" is stuck at GND" {  } { { "Counter_4bits.vhd" "" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/Counter_4bits.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712338075888 "|Counter_4bits|COUNT_OUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "COUNT_OUT\[2\] GND " "Pin \"COUNT_OUT\[2\]\" is stuck at GND" {  } { { "Counter_4bits.vhd" "" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/Counter_4bits.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712338075888 "|Counter_4bits|COUNT_OUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "COUNT_OUT\[3\] GND " "Pin \"COUNT_OUT\[3\]\" is stuck at GND" {  } { { "Counter_4bits.vhd" "" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/Counter_4bits.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712338075888 "|Counter_4bits|COUNT_OUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "COUNT_OUT\[4\] GND " "Pin \"COUNT_OUT\[4\]\" is stuck at GND" {  } { { "Counter_4bits.vhd" "" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/Counter_4bits.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712338075888 "|Counter_4bits|COUNT_OUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "COUNT_OUT\[5\] GND " "Pin \"COUNT_OUT\[5\]\" is stuck at GND" {  } { { "Counter_4bits.vhd" "" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/Counter_4bits.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712338075888 "|Counter_4bits|COUNT_OUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "COUNT_OUT\[6\] GND " "Pin \"COUNT_OUT\[6\]\" is stuck at GND" {  } { { "Counter_4bits.vhd" "" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/Counter_4bits.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712338075888 "|Counter_4bits|COUNT_OUT[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1712338075888 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712338075968 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712338075968 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "Counter_4bits.vhd" "" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/Counter_4bits.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712338075986 "|Counter_4bits|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET " "No output dependent on input pin \"RESET\"" {  } { { "Counter_4bits.vhd" "" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/Counter_4bits.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712338075986 "|Counter_4bits|RESET"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1712338075986 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712338075986 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712338075986 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712338075986 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712338076001 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr  5 14:27:56 2024 " "Processing ended: Fri Apr  5 14:27:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712338076001 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712338076001 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712338076001 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712338076001 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1712338076978 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712338076979 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr  5 14:27:56 2024 " "Processing started: Fri Apr  5 14:27:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712338076979 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1712338076979 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Counter_4bits -c Counter_4bits " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Counter_4bits -c Counter_4bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1712338076979 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1712338077058 ""}
{ "Info" "0" "" "Project  = Counter_4bits" {  } {  } 0 0 "Project  = Counter_4bits" 0 0 "Fitter" 0 0 1712338077059 ""}
{ "Info" "0" "" "Revision = Counter_4bits" {  } {  } 0 0 "Revision = Counter_4bits" 0 0 "Fitter" 0 0 1712338077059 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1712338077103 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1712338077103 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Counter_4bits 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"Counter_4bits\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1712338077108 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1712338077128 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1712338077128 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1712338077248 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1712338077253 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712338077338 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712338077338 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712338077338 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712338077338 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712338077338 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712338077338 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712338077338 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712338077338 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712338077338 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712338077338 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712338077338 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712338077338 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712338077338 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1712338077338 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712338077340 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712338077340 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712338077340 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712338077340 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712338077340 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712338077340 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712338077340 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712338077340 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1712338077340 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1712338077340 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1712338077340 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1712338077340 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1712338077340 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1712338077340 ""}
{ "Error" "EFIOMGR_IO_BANK_INPUT_EXLUSIVE_ALL" "7 " "I/O bank 7 contains input or bidirectional pins with I/O standards that make it impossible to choose a legal VCCIO value for the bank" { { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "2 1.0V " "Can't select VCCIO 1.0V for I/O bank due to 2 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "RESET 2.5 V " "Input or bidirectional pin RESET uses I/O standard 2.5 V" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { RESET } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESET" } } } } { "Counter_4bits.vhd" "" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/Counter_4bits.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1712338077521 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "CLK 3.3 V Schmitt Trigger " "Input or bidirectional pin CLK uses I/O standard 3.3 V Schmitt Trigger" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { CLK } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "Counter_4bits.vhd" "" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/Counter_4bits.vhd" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1712338077521 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1712338077521 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "2 1.2V " "Can't select VCCIO 1.2V for I/O bank due to 2 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "RESET 2.5 V " "Input or bidirectional pin RESET uses I/O standard 2.5 V" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { RESET } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESET" } } } } { "Counter_4bits.vhd" "" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/Counter_4bits.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1712338077521 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "CLK 3.3 V Schmitt Trigger " "Input or bidirectional pin CLK uses I/O standard 3.3 V Schmitt Trigger" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { CLK } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "Counter_4bits.vhd" "" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/Counter_4bits.vhd" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1712338077521 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1712338077521 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "2 1.35V " "Can't select VCCIO 1.35V for I/O bank due to 2 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "RESET 2.5 V " "Input or bidirectional pin RESET uses I/O standard 2.5 V" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { RESET } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESET" } } } } { "Counter_4bits.vhd" "" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/Counter_4bits.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1712338077521 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "CLK 3.3 V Schmitt Trigger " "Input or bidirectional pin CLK uses I/O standard 3.3 V Schmitt Trigger" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { CLK } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "Counter_4bits.vhd" "" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/Counter_4bits.vhd" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1712338077521 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1712338077521 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "2 1.5V " "Can't select VCCIO 1.5V for I/O bank due to 2 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "RESET 2.5 V " "Input or bidirectional pin RESET uses I/O standard 2.5 V" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { RESET } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESET" } } } } { "Counter_4bits.vhd" "" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/Counter_4bits.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1712338077521 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "CLK 3.3 V Schmitt Trigger " "Input or bidirectional pin CLK uses I/O standard 3.3 V Schmitt Trigger" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { CLK } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "Counter_4bits.vhd" "" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/Counter_4bits.vhd" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1712338077521 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1712338077521 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "2 1.8V " "Can't select VCCIO 1.8V for I/O bank due to 2 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "RESET 2.5 V " "Input or bidirectional pin RESET uses I/O standard 2.5 V" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { RESET } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESET" } } } } { "Counter_4bits.vhd" "" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/Counter_4bits.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1712338077521 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "CLK 3.3 V Schmitt Trigger " "Input or bidirectional pin CLK uses I/O standard 3.3 V Schmitt Trigger" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { CLK } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "Counter_4bits.vhd" "" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/Counter_4bits.vhd" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1712338077521 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1712338077521 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "1 2.5V " "Can't select VCCIO 2.5V for I/O bank due to 1 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "CLK 3.3 V Schmitt Trigger " "Input or bidirectional pin CLK uses I/O standard 3.3 V Schmitt Trigger" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { CLK } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "Counter_4bits.vhd" "" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/Counter_4bits.vhd" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1712338077521 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1712338077521 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "2 3.0V " "Can't select VCCIO 3.0V for I/O bank due to 2 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "RESET 2.5 V " "Input or bidirectional pin RESET uses I/O standard 2.5 V" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { RESET } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESET" } } } } { "Counter_4bits.vhd" "" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/Counter_4bits.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1712338077521 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "CLK 3.3 V Schmitt Trigger " "Input or bidirectional pin CLK uses I/O standard 3.3 V Schmitt Trigger" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { CLK } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "Counter_4bits.vhd" "" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/Counter_4bits.vhd" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1712338077521 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1712338077521 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "1 3.3V " "Can't select VCCIO 3.3V for I/O bank due to 1 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "RESET 2.5 V " "Input or bidirectional pin RESET uses I/O standard 2.5 V" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { RESET } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESET" } } } } { "Counter_4bits.vhd" "" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/Counter_4bits.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1712338077521 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1712338077521 ""}  } {  } 0 169032 "I/O bank %1!s! contains input or bidirectional pins with I/O standards that make it impossible to choose a legal VCCIO value for the bank" 0 0 "Fitter" 0 -1 1712338077521 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "COUNT_OUT\[0\] 7 2.5 V 3.3 V Schmitt Trigger " "Pin COUNT_OUT\[0\] is incompatible with I/O bank 7.  Pin uses I/O standard 2.5 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 3.3 V Schmitt Trigger." {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { COUNT_OUT[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "COUNT_OUT\[0\]" } } } } { "Counter_4bits.vhd" "" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/Counter_4bits.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1712338077522 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "COUNT_OUT\[1\] 7 2.5 V 3.3 V Schmitt Trigger " "Pin COUNT_OUT\[1\] is incompatible with I/O bank 7.  Pin uses I/O standard 2.5 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 3.3 V Schmitt Trigger." {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { COUNT_OUT[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "COUNT_OUT\[1\]" } } } } { "Counter_4bits.vhd" "" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/Counter_4bits.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1712338077522 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "COUNT_OUT\[2\] 7 2.5 V 3.3 V Schmitt Trigger " "Pin COUNT_OUT\[2\] is incompatible with I/O bank 7.  Pin uses I/O standard 2.5 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 3.3 V Schmitt Trigger." {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { COUNT_OUT[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "COUNT_OUT\[2\]" } } } } { "Counter_4bits.vhd" "" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/Counter_4bits.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1712338077522 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "COUNT_OUT\[3\] 7 2.5 V 3.3 V Schmitt Trigger " "Pin COUNT_OUT\[3\] is incompatible with I/O bank 7.  Pin uses I/O standard 2.5 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 3.3 V Schmitt Trigger." {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { COUNT_OUT[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "COUNT_OUT\[3\]" } } } } { "Counter_4bits.vhd" "" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/Counter_4bits.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1712338077522 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "COUNT_OUT\[4\] 7 2.5 V 3.3 V Schmitt Trigger " "Pin COUNT_OUT\[4\] is incompatible with I/O bank 7.  Pin uses I/O standard 2.5 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 3.3 V Schmitt Trigger." {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { COUNT_OUT[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "COUNT_OUT\[4\]" } } } } { "Counter_4bits.vhd" "" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/Counter_4bits.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1712338077522 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "COUNT_OUT\[5\] 7 2.5 V 3.3 V Schmitt Trigger " "Pin COUNT_OUT\[5\] is incompatible with I/O bank 7.  Pin uses I/O standard 2.5 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 3.3 V Schmitt Trigger." {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { COUNT_OUT[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "COUNT_OUT\[5\]" } } } } { "Counter_4bits.vhd" "" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/Counter_4bits.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1712338077522 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE_WITH_IOSTD" "COUNT_OUT\[6\] 7 2.5 V 3.3 V Schmitt Trigger " "Pin COUNT_OUT\[6\] is incompatible with I/O bank 7.  Pin uses I/O standard 2.5 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard 3.3 V Schmitt Trigger." {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { COUNT_OUT[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "COUNT_OUT\[6\]" } } } } { "Counter_4bits.vhd" "" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/Counter_4bits.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169027 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or other pins that use I/O standard %4!s!." 0 0 "Fitter" 0 -1 1712338077522 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712338077522 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1712338077532 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 MAX 10 " "1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK 3.3 V Schmitt Trigger A7 " "Pin CLK uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { CLK } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "Counter_4bits.vhd" "" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/Counter_4bits.vhd" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712338077533 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1712338077533 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "7 " "Following 7 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "COUNT_OUT\[0\] GND " "Pin COUNT_OUT\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { COUNT_OUT[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "COUNT_OUT\[0\]" } } } } { "Counter_4bits.vhd" "" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/Counter_4bits.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1712338077533 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "COUNT_OUT\[1\] GND " "Pin COUNT_OUT\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { COUNT_OUT[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "COUNT_OUT\[1\]" } } } } { "Counter_4bits.vhd" "" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/Counter_4bits.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1712338077533 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "COUNT_OUT\[2\] GND " "Pin COUNT_OUT\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { COUNT_OUT[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "COUNT_OUT\[2\]" } } } } { "Counter_4bits.vhd" "" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/Counter_4bits.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1712338077533 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "COUNT_OUT\[3\] GND " "Pin COUNT_OUT\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { COUNT_OUT[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "COUNT_OUT\[3\]" } } } } { "Counter_4bits.vhd" "" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/Counter_4bits.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1712338077533 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "COUNT_OUT\[4\] GND " "Pin COUNT_OUT\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { COUNT_OUT[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "COUNT_OUT\[4\]" } } } } { "Counter_4bits.vhd" "" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/Counter_4bits.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1712338077533 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "COUNT_OUT\[5\] GND " "Pin COUNT_OUT\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { COUNT_OUT[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "COUNT_OUT\[5\]" } } } } { "Counter_4bits.vhd" "" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/Counter_4bits.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1712338077533 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "COUNT_OUT\[6\] GND " "Pin COUNT_OUT\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { COUNT_OUT[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "COUNT_OUT\[6\]" } } } } { "Counter_4bits.vhd" "" { Text "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/Counter_4bits.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/OneDrive/Área de Trabalho/Raissa/trabalho2/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1712338077533 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1712338077533 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 9 s 5 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 9 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4978 " "Peak virtual memory: 4978 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712338077591 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr  5 14:27:57 2024 " "Processing ended: Fri Apr  5 14:27:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712338077591 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712338077591 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712338077591 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1712338077591 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 27 s " "Quartus Prime Full Compilation was unsuccessful. 11 errors, 27 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1712338078208 ""}
