# //  Questa Sim-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vlib work
vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/add_sub_N.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:37 on Dec 02,2021
# vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/add_sub_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity add_sub_N
# -- Compiling architecture structural of add_sub_N
# End time: 15:23:37 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/ALU.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:37 on Dec 02,2021
# vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU
# -- Compiling architecture structural of ALU
# End time: 15:23:37 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/ALU_Control.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:37 on Dec 02,2021
# vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/ALU_Control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU_Control
# -- Compiling architecture dataflow of ALU_Control
# End time: 15:23:37 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/and2t1_N.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:37 on Dec 02,2021
# vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/and2t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and2t1_N
# -- Compiling architecture structural of and2t1_N
# End time: 15:23:37 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/andg2.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:37 on Dec 02,2021
# vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/andg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# End time: 15:23:37 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/barrel_shifter.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:37 on Dec 02,2021
# vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/barrel_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity barrel_shifter
# -- Compiling architecture struct of barrel_shifter
# End time: 15:23:37 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/control_unit.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:37 on Dec 02,2021
# vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture dataflow of control_unit
# End time: 15:23:37 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/decoder5t32.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:37 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/decoder5t32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder5t32
# -- Compiling architecture dataflow of decoder5t32
# End time: 15:23:37 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/dffg.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:37 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/dffg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# End time: 15:23:37 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/eq_32.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:37 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/eq_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity eq_32
# -- Compiling architecture structural of eq_32
# End time: 15:23:37 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/Fetch.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:37 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/Fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Fetch
# -- Compiling architecture structural of Fetch
# End time: 15:23:37 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/flush.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:37 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/flush.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flush
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/flush.vhd(24): Index constraint cannot be applied to non-array type ieee.std_logic_1164.STD_LOGIC.
# ** Note: /home/bwg/CPRE381/cpre381-project2/src_hw/flush.vhd(25): VHDL Compiler exiting
# End time: 15:23:37 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/forward_control.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:37 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/forward_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity forward_control
# -- Compiling architecture structural of forward_control
# End time: 15:23:38 on Dec 02,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/full_add.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:38 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/full_add.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_add
# -- Compiling architecture structural of full_add
# End time: 15:23:38 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/full_add_N.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:38 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/full_add_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_add_N
# -- Compiling architecture structural of full_add_N
# End time: 15:23:38 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/gp_register_32.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:38 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/gp_register_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity gp_register_32
# -- Compiling architecture structural of gp_register_32
# End time: 15:23:38 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/hazard_control.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:38 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/hazard_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hazard_control
# -- Compiling architecture structural of hazard_control
# End time: 15:23:38 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/invg.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:38 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/invg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# End time: 15:23:38 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/invg_N.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:38 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/invg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity invg_N
# -- Compiling architecture structural of invg_N
# End time: 15:23:38 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/mem.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:38 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# End time: 15:23:38 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/MIPS_Processor.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:38 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# End time: 15:23:38 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/mux2t1.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:38 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/mux2t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1
# -- Compiling architecture structural of mux2t1
# End time: 15:23:38 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/mux2t1_N.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:38 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/mux2t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 15:23:38 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/mux4t1.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:38 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/mux4t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux4t1
# -- Compiling architecture dataflow of mux4t1
# End time: 15:23:38 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/mux4t1_N.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:38 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/mux4t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux4t1_N
# -- Compiling architecture dataflow of mux4t1_N
# End time: 15:23:38 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/mux8t1_N.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:38 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/mux8t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux8t1
# -- Compiling architecture dataflow of mux8t1
# End time: 15:23:38 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/mux32t1_N.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:38 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/mux32t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux32t1_N
# -- Compiling architecture dataflow of mux32t1_N
# End time: 15:23:39 on Dec 02,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/nor32t1.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:39 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/nor32t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nor32t1
# -- Compiling architecture dataflow of nor32t1
# End time: 15:23:39 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/or2t1_N.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:39 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/or2t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or2t1_N
# -- Compiling architecture structural of or2t1_N
# End time: 15:23:39 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/org2.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:39 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/org2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# End time: 15:23:39 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/pc_register_32.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:39 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/pc_register_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pc_register_32
# -- Compiling architecture structural of pc_register_32
# End time: 15:23:39 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/regEX_MEM.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:39 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/regEX_MEM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity regEX_MEM
# -- Compiling architecture structural of regEX_MEM
# End time: 15:23:39 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/RegFile32x32b.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:39 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/RegFile32x32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RegFile32x32b
# -- Compiling architecture structural of RegFile32x32b
# End time: 15:23:39 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/regID_EX.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:39 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/regID_EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity regID_EX
# -- Compiling architecture structural of regID_EX
# End time: 15:23:39 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/regIF_ID.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:39 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/regIF_ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity regIF_ID
# -- Compiling architecture structural of regIF_ID
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/regIF_ID.vhd(72): near ")": syntax error
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/regIF_ID.vhd(73): Statement cannot be labeled.
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/regIF_ID.vhd(73): near ")": syntax error
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/regIF_ID.vhd(74): Statement cannot be labeled.
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/regIF_ID.vhd(74): near ")": syntax error
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/regIF_ID.vhd(75): Statement cannot be labeled.
# ** Note: /home/bwg/CPRE381/cpre381-project2/src_hw/regIF_ID.vhd(79): VHDL Compiler exiting
# End time: 15:23:39 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/register_N.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:39 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/register_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_N
# -- Compiling architecture structural of register_N
# End time: 15:23:39 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/regMEM_WB.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:39 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/regMEM_WB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity regMEM_WB
# -- Compiling architecture structural of regMEM_WB
# End time: 15:23:39 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/repl.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:39 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/repl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity repl
# -- Compiling architecture dataflow of repl
# End time: 15:23:39 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/sign_extend.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:39 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/sign_extend.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sign_extend
# -- Compiling architecture structural of sign_extend
# End time: 15:23:39 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/slt_N.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:39 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/slt_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity slt_N
# -- Compiling architecture dataflow of slt_N
# End time: 15:23:39 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/sp_register_32.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:39 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/sp_register_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sp_register_32
# -- Compiling architecture structural of sp_register_32
# End time: 15:23:39 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/tb.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:39 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# ** Warning: /home/bwg/CPRE381/cpre381-project2/src_hw/tb.vhd(22): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Compiling entity tb
# -- Compiling architecture mixed of tb
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/tb.vhd(100): near "<": (vcom-1576) expecting CHARACTER or STRING or IDENTIFIER or <<.
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/tb.vhd(101): near "<": (vcom-1576) expecting CHARACTER or STRING or IDENTIFIER or <<.
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/tb.vhd(102): near "<": (vcom-1576) expecting CHARACTER or STRING or IDENTIFIER or <<.
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/tb.vhd(104): near "<": (vcom-1576) expecting CHARACTER or STRING or IDENTIFIER or <<.
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/tb.vhd(105): near "<": (vcom-1576) expecting CHARACTER or STRING or IDENTIFIER or <<.
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/tb.vhd(106): near "<": (vcom-1576) expecting CHARACTER or STRING or IDENTIFIER or <<.
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/tb.vhd(108): near "<": (vcom-1576) expecting CHARACTER or STRING or IDENTIFIER or <<.
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/tb.vhd(109): near "<": (vcom-1576) expecting CHARACTER or STRING or IDENTIFIER or <<.
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/tb.vhd(116): (vcom-1136) Unknown identifier "regWr".
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/tb.vhd(121): (vcom-1136) Unknown identifier "regWrAddr".
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/tb.vhd(123): (vcom-1136) Unknown identifier "regWrData".
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/tb.vhd(126): (vcom-1136) Unknown identifier "memWr".
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/tb.vhd(131): (vcom-1136) Unknown identifier "memAddr".
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/tb.vhd(133): (vcom-1136) Unknown identifier "memData".
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/tb.vhd(136): (vcom-1136) Unknown identifier "ovfl".
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/tb.vhd(136): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/tb.vhd(143): (vcom-1136) Unknown identifier "halt".
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/tb.vhd(143): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Note: /home/bwg/CPRE381/cpre381-project2/src_hw/tb.vhd(152): VHDL Compiler exiting
# End time: 15:23:40 on Dec 02,2021, Elapsed time: 0:00:01
# Errors: 18, Warnings: 1
vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/add_sub_N.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:45 on Dec 02,2021
# vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/add_sub_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity add_sub_N
# -- Compiling architecture structural of add_sub_N
# End time: 15:23:45 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/ALU.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:45 on Dec 02,2021
# vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU
# -- Compiling architecture structural of ALU
# End time: 15:23:45 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/ALU_Control.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:45 on Dec 02,2021
# vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/ALU_Control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU_Control
# -- Compiling architecture dataflow of ALU_Control
# End time: 15:23:45 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/and2t1_N.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:45 on Dec 02,2021
# vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/and2t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and2t1_N
# -- Compiling architecture structural of and2t1_N
# End time: 15:23:45 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/andg2.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:45 on Dec 02,2021
# vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/andg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# End time: 15:23:45 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/barrel_shifter.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:45 on Dec 02,2021
# vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/barrel_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity barrel_shifter
# -- Compiling architecture struct of barrel_shifter
# End time: 15:23:46 on Dec 02,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/control_unit.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:46 on Dec 02,2021
# vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture dataflow of control_unit
# End time: 15:23:46 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/decoder5t32.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:46 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/decoder5t32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder5t32
# -- Compiling architecture dataflow of decoder5t32
# End time: 15:23:46 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/dffg.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:46 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/dffg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# End time: 15:23:46 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/eq_32.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:46 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/eq_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity eq_32
# -- Compiling architecture structural of eq_32
# End time: 15:23:46 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/Fetch.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:46 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/Fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Fetch
# -- Compiling architecture structural of Fetch
# End time: 15:23:46 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/flush.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:46 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/flush.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flush
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/flush.vhd(24): Index constraint cannot be applied to non-array type ieee.std_logic_1164.STD_LOGIC.
# ** Note: /home/bwg/CPRE381/cpre381-project2/src_hw/flush.vhd(25): VHDL Compiler exiting
# End time: 15:23:46 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/forward_control.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:46 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/forward_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity forward_control
# -- Compiling architecture structural of forward_control
# End time: 15:23:46 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/full_add.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:46 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/full_add.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_add
# -- Compiling architecture structural of full_add
# End time: 15:23:46 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/full_add_N.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:46 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/full_add_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_add_N
# -- Compiling architecture structural of full_add_N
# End time: 15:23:46 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/gp_register_32.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:46 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/gp_register_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity gp_register_32
# -- Compiling architecture structural of gp_register_32
# End time: 15:23:46 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/hazard_control.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:46 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/hazard_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hazard_control
# -- Compiling architecture structural of hazard_control
# End time: 15:23:46 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/invg.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:46 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/invg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# End time: 15:23:46 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/invg_N.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:46 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/invg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity invg_N
# -- Compiling architecture structural of invg_N
# End time: 15:23:46 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/mem.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:46 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# End time: 15:23:46 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/MIPS_Processor.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:47 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# End time: 15:23:47 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/mux2t1.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:47 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/mux2t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1
# -- Compiling architecture structural of mux2t1
# End time: 15:23:47 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/mux2t1_N.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:47 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/mux2t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 15:23:47 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/mux4t1.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:47 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/mux4t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux4t1
# -- Compiling architecture dataflow of mux4t1
# End time: 15:23:47 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/mux4t1_N.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:47 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/mux4t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux4t1_N
# -- Compiling architecture dataflow of mux4t1_N
# End time: 15:23:47 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/mux8t1_N.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:47 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/mux8t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux8t1
# -- Compiling architecture dataflow of mux8t1
# End time: 15:23:47 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/mux32t1_N.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:47 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/mux32t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux32t1_N
# -- Compiling architecture dataflow of mux32t1_N
# End time: 15:23:47 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/nor32t1.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:47 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/nor32t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nor32t1
# -- Compiling architecture dataflow of nor32t1
# End time: 15:23:47 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/or2t1_N.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:47 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/or2t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or2t1_N
# -- Compiling architecture structural of or2t1_N
# End time: 15:23:47 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/org2.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:47 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/org2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# End time: 15:23:47 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/pc_register_32.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:47 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/pc_register_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pc_register_32
# -- Compiling architecture structural of pc_register_32
# End time: 15:23:47 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/regEX_MEM.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:47 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/regEX_MEM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity regEX_MEM
# -- Compiling architecture structural of regEX_MEM
# End time: 15:23:47 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/RegFile32x32b.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:47 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/RegFile32x32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RegFile32x32b
# -- Compiling architecture structural of RegFile32x32b
# End time: 15:23:47 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/regID_EX.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:47 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/regID_EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity regID_EX
# -- Compiling architecture structural of regID_EX
# End time: 15:23:48 on Dec 02,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/regIF_ID.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:48 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/regIF_ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity regIF_ID
# -- Compiling architecture structural of regIF_ID
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/regIF_ID.vhd(72): near ")": syntax error
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/regIF_ID.vhd(73): Statement cannot be labeled.
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/regIF_ID.vhd(73): near ")": syntax error
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/regIF_ID.vhd(74): Statement cannot be labeled.
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/regIF_ID.vhd(74): near ")": syntax error
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/regIF_ID.vhd(75): Statement cannot be labeled.
# ** Note: /home/bwg/CPRE381/cpre381-project2/src_hw/regIF_ID.vhd(79): VHDL Compiler exiting
# End time: 15:23:48 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/register_N.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:48 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/register_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_N
# -- Compiling architecture structural of register_N
# End time: 15:23:48 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/regMEM_WB.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:48 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/regMEM_WB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity regMEM_WB
# -- Compiling architecture structural of regMEM_WB
# End time: 15:23:48 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/repl.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:48 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/repl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity repl
# -- Compiling architecture dataflow of repl
# End time: 15:23:48 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/sign_extend.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:48 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/sign_extend.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sign_extend
# -- Compiling architecture structural of sign_extend
# End time: 15:23:48 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/slt_N.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:48 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/slt_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity slt_N
# -- Compiling architecture dataflow of slt_N
# End time: 15:23:48 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/sp_register_32.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:48 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/sp_register_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sp_register_32
# -- Compiling architecture structural of sp_register_32
# End time: 15:23:48 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/tb.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:48 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# ** Warning: /home/bwg/CPRE381/cpre381-project2/src_hw/tb.vhd(22): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Compiling entity tb
# -- Compiling architecture mixed of tb
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/tb.vhd(100): near "<": (vcom-1576) expecting CHARACTER or STRING or IDENTIFIER or <<.
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/tb.vhd(101): near "<": (vcom-1576) expecting CHARACTER or STRING or IDENTIFIER or <<.
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/tb.vhd(102): near "<": (vcom-1576) expecting CHARACTER or STRING or IDENTIFIER or <<.
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/tb.vhd(104): near "<": (vcom-1576) expecting CHARACTER or STRING or IDENTIFIER or <<.
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/tb.vhd(105): near "<": (vcom-1576) expecting CHARACTER or STRING or IDENTIFIER or <<.
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/tb.vhd(106): near "<": (vcom-1576) expecting CHARACTER or STRING or IDENTIFIER or <<.
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/tb.vhd(108): near "<": (vcom-1576) expecting CHARACTER or STRING or IDENTIFIER or <<.
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/tb.vhd(109): near "<": (vcom-1576) expecting CHARACTER or STRING or IDENTIFIER or <<.
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/tb.vhd(116): (vcom-1136) Unknown identifier "regWr".
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/tb.vhd(121): (vcom-1136) Unknown identifier "regWrAddr".
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/tb.vhd(123): (vcom-1136) Unknown identifier "regWrData".
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/tb.vhd(126): (vcom-1136) Unknown identifier "memWr".
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/tb.vhd(131): (vcom-1136) Unknown identifier "memAddr".
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/tb.vhd(133): (vcom-1136) Unknown identifier "memData".
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/tb.vhd(136): (vcom-1136) Unknown identifier "ovfl".
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/tb.vhd(136): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/tb.vhd(143): (vcom-1136) Unknown identifier "halt".
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/tb.vhd(143): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Note: /home/bwg/CPRE381/cpre381-project2/src_hw/tb.vhd(152): VHDL Compiler exiting
# End time: 15:23:48 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 18, Warnings: 1
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/xorg2.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:48 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 15:23:48 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/xor2t1_N.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:48 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/xor2t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor2t1_N
# -- Compiling architecture structural of xor2t1_N
# End time: 15:23:48 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/tb_pipeline_update.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:23:48 on Dec 02,2021
# vcom -reportprogress 30 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/tb_pipeline_update.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_pipeline_update
# -- Compiling architecture behavior of tb_pipeline_update
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/tb_pipeline_update.vhd(124): near "end": (vcom-1576) expecting BEGIN.
# ** Note: /home/bwg/CPRE381/cpre381-project2/src_hw/tb_pipeline_update.vhd(124): VHDL Compiler exiting
# End time: 15:23:48 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/flush.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:24:19 on Dec 02,2021
# vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/flush.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flush
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/flush.vhd(24): Index constraint cannot be applied to non-array type ieee.std_logic_1164.STD_LOGIC.
# ** Note: /home/bwg/CPRE381/cpre381-project2/src_hw/flush.vhd(25): VHDL Compiler exiting
# End time: 15:24:19 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/flush.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:24:34 on Dec 02,2021
# vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/flush.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flush
# -- Compiling architecture structural of flush
# End time: 15:24:34 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/flush_1.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:47:21 on Dec 02,2021
# vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/flush_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flush_1
# -- Compiling architecture structural of flush_1
# End time: 15:47:21 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/flush_32.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:47:21 on Dec 02,2021
# vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/flush_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flush_32
# -- Compiling architecture structural of flush_32
# End time: 15:47:21 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/flush_1.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:47:32 on Dec 02,2021
# vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/flush_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flush_1
# -- Compiling architecture structural of flush_1
# End time: 15:47:32 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/flush_32.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:47:32 on Dec 02,2021
# vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/flush_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flush_32
# -- Compiling architecture structural of flush_32
# End time: 15:47:32 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/flush_1.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:47:39 on Dec 02,2021
# vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/flush_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flush_1
# -- Compiling architecture structural of flush_1
# End time: 15:47:39 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/flush_32.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:47:39 on Dec 02,2021
# vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/flush_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flush_32
# -- Compiling architecture structural of flush_32
# End time: 15:47:39 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/regIF_ID.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:47:49 on Dec 02,2021
# vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/regIF_ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity regIF_ID
# -- Compiling architecture structural of regIF_ID
# ** Error (suppressible): /home/bwg/CPRE381/cpre381-project2/src_hw/regIF_ID.vhd(81): (vcom-1141) Identifier "ang2" does not identify a component declaration.
# ** Note: /home/bwg/CPRE381/cpre381-project2/src_hw/regIF_ID.vhd(86): VHDL Compiler exiting
# End time: 15:47:49 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/regIF_ID.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:48:04 on Dec 02,2021
# vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/regIF_ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity regIF_ID
# -- Compiling architecture structural of regIF_ID
# End time: 15:48:04 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/flush_N.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:53:56 on Dec 02,2021
# vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/flush_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flush_N
# -- Compiling architecture structural of flush_32
# -- Loading entity flush_32
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/flush_N.vhd(42): (vcom-1136) Unknown identifier "N".
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/flush_N.vhd(42): Type error in range expression.
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/flush_N.vhd(47): (vcom-1136) Unknown identifier "N".
# ** Note: /home/bwg/CPRE381/cpre381-project2/src_hw/flush_N.vhd(49): VHDL Compiler exiting
# End time: 15:53:56 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/flush_N.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:54:36 on Dec 02,2021
# vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/flush_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flush_N
# -- Compiling architecture structural of flush_32
# -- Loading entity flush_32
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/flush_N.vhd(42): (vcom-1136) Unknown identifier "N".
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/flush_N.vhd(42): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/flush_N.vhd(42): Type error in range expression.
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/flush_N.vhd(47): (vcom-1136) Unknown identifier "N".
# ** Note: /home/bwg/CPRE381/cpre381-project2/src_hw/flush_N.vhd(49): VHDL Compiler exiting
# End time: 15:54:36 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/flush_N.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:55:32 on Dec 02,2021
# vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/flush_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flush_N
# -- Compiling architecture structural of flush_32
# -- Loading entity flush_32
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/flush_N.vhd(42): (vcom-1136) Unknown identifier "N".
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/flush_N.vhd(42): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/flush_N.vhd(42): Type error in range expression.
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/flush_N.vhd(47): (vcom-1136) Unknown identifier "N".
# ** Note: /home/bwg/CPRE381/cpre381-project2/src_hw/flush_N.vhd(49): VHDL Compiler exiting
# End time: 15:55:32 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/flush_N.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:57:09 on Dec 02,2021
# vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/flush_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flush_N
# -- Compiling architecture structural of flush_32
# -- Loading entity flush_32
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/flush_N.vhd(42): (vcom-1136) Unknown identifier "N".
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/flush_N.vhd(42): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/flush_N.vhd(42): Type error in range expression.
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/flush_N.vhd(47): (vcom-1136) Unknown identifier "N".
# ** Note: /home/bwg/CPRE381/cpre381-project2/src_hw/flush_N.vhd(49): VHDL Compiler exiting
# End time: 15:57:09 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/flush_N.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:58:51 on Dec 02,2021
# vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/flush_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flush_N
# -- Compiling architecture structural of flush_32
# -- Loading entity flush_32
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/flush_N.vhd(42): (vcom-1136) Unknown identifier "N".
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/flush_N.vhd(42): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/flush_N.vhd(42): Type error in range expression.
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/flush_N.vhd(47): (vcom-1136) Unknown identifier "N".
# ** Note: /home/bwg/CPRE381/cpre381-project2/src_hw/flush_N.vhd(49): VHDL Compiler exiting
# End time: 15:58:51 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/flush_N.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:59:10 on Dec 02,2021
# vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/flush_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flush_N
# -- Compiling architecture structural of flush_32
# -- Loading entity flush_32
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/flush_N.vhd(42): (vcom-1136) Unknown identifier "N".
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/flush_N.vhd(42): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/flush_N.vhd(42): Type error in range expression.
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/flush_N.vhd(47): (vcom-1136) Unknown identifier "N".
# ** Note: /home/bwg/CPRE381/cpre381-project2/src_hw/flush_N.vhd(49): VHDL Compiler exiting
# End time: 15:59:10 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/flush_N.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:59:56 on Dec 02,2021
# vcom -reportprogress 300 -work work /home/bwg/CPRE381/cpre381-project2/src_hw/flush_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flush_N
# -- Compiling architecture structural of flush_32
# -- Loading entity flush_32
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/flush_N.vhd(42): (vcom-1136) Unknown identifier "N".
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/flush_N.vhd(42): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/flush_N.vhd(42): Type error in range expression.
# ** Error: /home/bwg/CPRE381/cpre381-project2/src_hw/flush_N.vhd(47): (vcom-1136) Unknown identifier "N".
# ** Note: /home/bwg/CPRE381/cpre381-project2/src_hw/flush_N.vhd(49): VHDL Compiler exiting
# End time: 15:59:56 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
