{
  "module_name": "cx2072x.h",
  "hash_id": "0364fc2d04fd50d3ae6edcfee96f479b697c7d77aa6d449d323bbaef018efa20",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/cx2072x.h",
  "human_readable_source": " \n \n\n#ifndef __CX2072X_H__\n#define __CX2072X_H__\n\n#define CX2072X_MCLK_PLL\t\t1\n#define CX2072X_MCLK_EXTERNAL_PLL\t1\n#define CX2072X_MCLK_INTERNAL_OSC\t2\n\n \n#define CX2072X_RATES_DSP\tSNDRV_PCM_RATE_48000\n\n#define CX2072X_REG_MAX\t\t\t\t\t0x8a3c\n\n#define CX2072X_VENDOR_ID\t\t\t\t0x0200\n#define CX2072X_REVISION_ID\t\t\t\t0x0208\n#define CX2072X_CURRENT_BCLK_FREQUENCY\t\t\t0x00dc\n#define CX2072X_AFG_POWER_STATE\t\t\t\t0x0414\n#define CX2072X_UM_RESPONSE\t\t\t\t0x0420\n#define CX2072X_GPIO_DATA\t\t\t\t0x0454\n#define CX2072X_GPIO_ENABLE\t\t\t\t0x0458\n#define CX2072X_GPIO_DIRECTION\t\t\t\t0x045c\n#define CX2072X_GPIO_WAKE\t\t\t\t0x0460\n#define CX2072X_GPIO_UM_ENABLE\t\t\t\t0x0464\n#define CX2072X_GPIO_STICKY_MASK\t\t\t0x0468\n#define CX2072X_AFG_FUNCTION_RESET\t\t\t0x07fc\n#define CX2072X_DAC1_CONVERTER_FORMAT\t\t\t0x43c8\n#define CX2072X_DAC1_AMP_GAIN_RIGHT\t\t\t0x41c0\n#define CX2072X_DAC1_AMP_GAIN_LEFT\t\t\t0x41e0\n#define CX2072X_DAC1_POWER_STATE\t\t\t0x4014\n#define CX2072X_DAC1_CONVERTER_STREAM_CHANNEL\t\t0x4018\n#define CX2072X_DAC1_EAPD_ENABLE\t\t\t0x4030\n#define CX2072X_DAC2_CONVERTER_FORMAT\t\t\t0x47c8\n#define CX2072X_DAC2_AMP_GAIN_RIGHT\t\t\t0x45c0\n#define CX2072X_DAC2_AMP_GAIN_LEFT\t\t\t0x45e0\n#define CX2072X_DAC2_POWER_STATE\t\t\t0x4414\n#define CX2072X_DAC2_CONVERTER_STREAM_CHANNEL\t\t0x4418\n#define CX2072X_ADC1_CONVERTER_FORMAT\t\t\t0x4fc8\n#define CX2072X_ADC1_AMP_GAIN_RIGHT_0\t\t\t0x4d80\n#define CX2072X_ADC1_AMP_GAIN_LEFT_0\t\t\t0x4da0\n#define CX2072X_ADC1_AMP_GAIN_RIGHT_1\t\t\t0x4d84\n#define CX2072X_ADC1_AMP_GAIN_LEFT_1\t\t\t0x4da4\n#define CX2072X_ADC1_AMP_GAIN_RIGHT_2\t\t\t0x4d88\n#define CX2072X_ADC1_AMP_GAIN_LEFT_2\t\t\t0x4da8\n#define CX2072X_ADC1_AMP_GAIN_RIGHT_3\t\t\t0x4d8c\n#define CX2072X_ADC1_AMP_GAIN_LEFT_3\t\t\t0x4dac\n#define CX2072X_ADC1_AMP_GAIN_RIGHT_4\t\t\t0x4d90\n#define CX2072X_ADC1_AMP_GAIN_LEFT_4\t\t\t0x4db0\n#define CX2072X_ADC1_AMP_GAIN_RIGHT_5\t\t\t0x4d94\n#define CX2072X_ADC1_AMP_GAIN_LEFT_5\t\t\t0x4db4\n#define CX2072X_ADC1_AMP_GAIN_RIGHT_6\t\t\t0x4d98\n#define CX2072X_ADC1_AMP_GAIN_LEFT_6\t\t\t0x4db8\n#define CX2072X_ADC1_CONNECTION_SELECT_CONTROL\t\t0x4c04\n#define CX2072X_ADC1_POWER_STATE\t\t\t0x4c14\n#define CX2072X_ADC1_CONVERTER_STREAM_CHANNEL\t\t0x4c18\n#define CX2072X_ADC2_CONVERTER_FORMAT\t\t\t0x53c8\n#define CX2072X_ADC2_AMP_GAIN_RIGHT_0\t\t\t0x5180\n#define CX2072X_ADC2_AMP_GAIN_LEFT_0\t\t\t0x51a0\n#define CX2072X_ADC2_AMP_GAIN_RIGHT_1\t\t\t0x5184\n#define CX2072X_ADC2_AMP_GAIN_LEFT_1\t\t\t0x51a4\n#define CX2072X_ADC2_AMP_GAIN_RIGHT_2\t\t\t0x5188\n#define CX2072X_ADC2_AMP_GAIN_LEFT_2\t\t\t0x51a8\n#define CX2072X_ADC2_CONNECTION_SELECT_CONTROL\t\t0x5004\n#define CX2072X_ADC2_POWER_STATE\t\t\t0x5014\n#define CX2072X_ADC2_CONVERTER_STREAM_CHANNEL\t\t0x5018\n#define CX2072X_PORTA_CONNECTION_SELECT_CTRL\t\t0x5804\n#define CX2072X_PORTA_POWER_STATE\t\t\t0x5814\n#define CX2072X_PORTA_PIN_CTRL\t\t\t\t0x581c\n#define CX2072X_PORTA_UNSOLICITED_RESPONSE\t\t0x5820\n#define CX2072X_PORTA_PIN_SENSE\t\t\t\t0x5824\n#define CX2072X_PORTA_EAPD_BTL\t\t\t\t0x5830\n#define CX2072X_PORTB_POWER_STATE\t\t\t0x6014\n#define CX2072X_PORTB_PIN_CTRL\t\t\t\t0x601c\n#define CX2072X_PORTB_UNSOLICITED_RESPONSE\t\t0x6020\n#define CX2072X_PORTB_PIN_SENSE\t\t\t\t0x6024\n#define CX2072X_PORTB_EAPD_BTL\t\t\t\t0x6030\n#define CX2072X_PORTB_GAIN_RIGHT\t\t\t0x6180\n#define CX2072X_PORTB_GAIN_LEFT\t\t\t\t0x61a0\n#define CX2072X_PORTC_POWER_STATE\t\t\t0x6814\n#define CX2072X_PORTC_PIN_CTRL\t\t\t\t0x681c\n#define CX2072X_PORTC_GAIN_RIGHT\t\t\t0x6980\n#define CX2072X_PORTC_GAIN_LEFT\t\t\t\t0x69a0\n#define CX2072X_PORTD_POWER_STATE\t\t\t0x6414\n#define CX2072X_PORTD_PIN_CTRL\t\t\t\t0x641c\n#define CX2072X_PORTD_UNSOLICITED_RESPONSE\t\t0x6420\n#define CX2072X_PORTD_PIN_SENSE\t\t\t\t0x6424\n#define CX2072X_PORTD_GAIN_RIGHT\t\t\t0x6580\n#define CX2072X_PORTD_GAIN_LEFT\t\t\t\t0x65a0\n#define CX2072X_PORTE_CONNECTION_SELECT_CTRL\t\t0x7404\n#define CX2072X_PORTE_POWER_STATE\t\t\t0x7414\n#define CX2072X_PORTE_PIN_CTRL\t\t\t\t0x741c\n#define CX2072X_PORTE_UNSOLICITED_RESPONSE\t\t0x7420\n#define CX2072X_PORTE_PIN_SENSE\t\t\t\t0x7424\n#define CX2072X_PORTE_EAPD_BTL\t\t\t\t0x7430\n#define CX2072X_PORTE_GAIN_RIGHT\t\t\t0x7580\n#define CX2072X_PORTE_GAIN_LEFT\t\t\t\t0x75a0\n#define CX2072X_PORTF_POWER_STATE\t\t\t0x7814\n#define CX2072X_PORTF_PIN_CTRL\t\t\t\t0x781c\n#define CX2072X_PORTF_UNSOLICITED_RESPONSE\t\t0x7820\n#define CX2072X_PORTF_PIN_SENSE\t\t\t\t0x7824\n#define CX2072X_PORTF_GAIN_RIGHT\t\t\t0x7980\n#define CX2072X_PORTF_GAIN_LEFT\t\t\t\t0x79a0\n#define CX2072X_PORTG_POWER_STATE\t\t\t0x5c14\n#define CX2072X_PORTG_PIN_CTRL\t\t\t\t0x5c1c\n#define CX2072X_PORTG_CONNECTION_SELECT_CTRL\t\t0x5c04\n#define CX2072X_PORTG_EAPD_BTL\t\t\t\t0x5c30\n#define CX2072X_PORTM_POWER_STATE\t\t\t0x8814\n#define CX2072X_PORTM_PIN_CTRL\t\t\t\t0x881c\n#define CX2072X_PORTM_CONNECTION_SELECT_CTRL\t\t0x8804\n#define CX2072X_PORTM_EAPD_BTL\t\t\t\t0x8830\n#define CX2072X_MIXER_POWER_STATE\t\t\t0x5414\n#define CX2072X_MIXER_GAIN_RIGHT_0\t\t\t0x5580\n#define CX2072X_MIXER_GAIN_LEFT_0\t\t\t0x55a0\n#define CX2072X_MIXER_GAIN_RIGHT_1\t\t\t0x5584\n#define CX2072X_MIXER_GAIN_LEFT_1\t\t\t0x55a4\n#define CX2072X_EQ_ENABLE_BYPASS\t\t\t0x6d00\n#define CX2072X_EQ_B0_COEFF\t\t\t\t0x6d02\n#define CX2072X_EQ_B1_COEFF\t\t\t\t0x6d04\n#define CX2072X_EQ_B2_COEFF\t\t\t\t0x6d06\n#define CX2072X_EQ_A1_COEFF\t\t\t\t0x6d08\n#define CX2072X_EQ_A2_COEFF\t\t\t\t0x6d0a\n#define CX2072X_EQ_G_COEFF\t\t\t\t0x6d0c\n#define CX2072X_EQ_BAND\t\t\t\t\t0x6d0d\n#define CX2072X_SPKR_DRC_ENABLE_STEP\t\t\t0x6d10\n#define CX2072X_SPKR_DRC_CONTROL\t\t\t0x6d14\n#define CX2072X_SPKR_DRC_TEST\t\t\t\t0x6d18\n#define CX2072X_DIGITAL_BIOS_TEST0\t\t\t0x6d80\n#define CX2072X_DIGITAL_BIOS_TEST2\t\t\t0x6d84\n#define CX2072X_I2SPCM_CONTROL1\t\t\t\t0x6e00\n#define CX2072X_I2SPCM_CONTROL2\t\t\t\t0x6e04\n#define CX2072X_I2SPCM_CONTROL3\t\t\t\t0x6e08\n#define CX2072X_I2SPCM_CONTROL4\t\t\t\t0x6e0c\n#define CX2072X_I2SPCM_CONTROL5\t\t\t\t0x6e10\n#define CX2072X_I2SPCM_CONTROL6\t\t\t\t0x6e18\n#define CX2072X_UM_INTERRUPT_CRTL_E\t\t\t0x6e14\n#define CX2072X_CODEC_TEST2\t\t\t\t0x7108\n#define CX2072X_CODEC_TEST9\t\t\t\t0x7124\n#define CX2072X_CODEC_TESTXX\t\t\t\t0x7290\n#define CX2072X_CODEC_TEST20\t\t\t\t0x7310\n#define CX2072X_CODEC_TEST24\t\t\t\t0x731c\n#define CX2072X_CODEC_TEST26\t\t\t\t0x7328\n#define CX2072X_ANALOG_TEST3\t\t\t\t0x718c\n#define CX2072X_ANALOG_TEST4\t\t\t\t0x7190\n#define CX2072X_ANALOG_TEST5\t\t\t\t0x7194\n#define CX2072X_ANALOG_TEST6\t\t\t\t0x7198\n#define CX2072X_ANALOG_TEST7\t\t\t\t0x719c\n#define CX2072X_ANALOG_TEST8\t\t\t\t0x71a0\n#define CX2072X_ANALOG_TEST9\t\t\t\t0x71a4\n#define CX2072X_ANALOG_TEST10\t\t\t\t0x71a8\n#define CX2072X_ANALOG_TEST11\t\t\t\t0x71ac\n#define CX2072X_ANALOG_TEST12\t\t\t\t0x71b0\n#define CX2072X_ANALOG_TEST13\t\t\t\t0x71b4\n#define CX2072X_DIGITAL_TEST0\t\t\t\t0x7200\n#define CX2072X_DIGITAL_TEST1\t\t\t\t0x7204\n#define CX2072X_DIGITAL_TEST11\t\t\t\t0x722c\n#define CX2072X_DIGITAL_TEST12\t\t\t\t0x7230\n#define CX2072X_DIGITAL_TEST15\t\t\t\t0x723c\n#define CX2072X_DIGITAL_TEST16\t\t\t\t0x7080\n#define CX2072X_DIGITAL_TEST17\t\t\t\t0x7084\n#define CX2072X_DIGITAL_TEST18\t\t\t\t0x7088\n#define CX2072X_DIGITAL_TEST19\t\t\t\t0x708c\n#define CX2072X_DIGITAL_TEST20\t\t\t\t0x7090\n\n \n#define CX2072X_MAX_EQ_BAND\t\t7\n#define CX2072X_MAX_EQ_COEFF\t\t11\n#define CX2072X_MAX_DRC_REGS\t\t9\n#define CX2072X_MIC_EQ_COEFF\t\t10\n#define CX2072X_PLBK_EQ_BAND_NUM\t7\n#define CX2072X_PLBK_EQ_COEF_LEN\t11\n#define CX2072X_PLBK_DRC_PARM_LEN\t9\n#define CX2072X_CLASSD_AMP_LEN\t\t6\n\n \n#define CX2072X_DAI_HIFI\t1\n#define CX2072X_DAI_DSP\t\t2\n#define CX2072X_DAI_DSP_PWM\t3  \n\nenum cx2072x_reg_sample_size {\n\tCX2072X_SAMPLE_SIZE_8_BITS = 0,\n\tCX2072X_SAMPLE_SIZE_16_BITS = 1,\n\tCX2072X_SAMPLE_SIZE_24_BITS = 2,\n\tCX2072X_SAMPLE_SIZE_RESERVED = 3,\n};\n\nunion cx2072x_reg_i2spcm_ctrl_reg1 {\n\tstruct {\n\t\tu32 rx_data_one_line:1;\n\t\tu32 rx_ws_pol:1;\n\t\tu32 rx_ws_wid:7;\n\t\tu32 rx_frm_len:5;\n\t\tu32 rx_sa_size:2;\n\t\tu32 tx_data_one_line:1;\n\t\tu32 tx_ws_pol:1;\n\t\tu32 tx_ws_wid:7;\n\t\tu32 tx_frm_len:5;\n\t\tu32 tx_sa_size:2;\n\t} r;\n\tu32 ulval;\n};\n\nunion cx2072x_reg_i2spcm_ctrl_reg2 {\n\tstruct {\n\t\tu32 tx_en_ch1:1;\n\t\tu32 tx_en_ch2:1;\n\t\tu32 tx_en_ch3:1;\n\t\tu32 tx_en_ch4:1;\n\t\tu32 tx_en_ch5:1;\n\t\tu32 tx_en_ch6:1;\n\t\tu32 tx_slot_1:5;\n\t\tu32 tx_slot_2:5;\n\t\tu32 tx_slot_3:5;\n\t\tu32 tx_slot_4:5;\n\t\tu32 res:1;\n\t\tu32 tx_data_neg_bclk:1;\n\t\tu32 tx_master:1;\n\t\tu32 tx_tri_n:1;\n\t\tu32 tx_endian_sel:1;\n\t\tu32 tx_dstart_dly:1;\n\t} r;\n\tu32 ulval;\n};\n\nunion cx2072x_reg_i2spcm_ctrl_reg3 {\n\tstruct {\n\t\tu32 rx_en_ch1:1;\n\t\tu32 rx_en_ch2:1;\n\t\tu32 rx_en_ch3:1;\n\t\tu32 rx_en_ch4:1;\n\t\tu32 rx_en_ch5:1;\n\t\tu32 rx_en_ch6:1;\n\t\tu32 rx_slot_1:5;\n\t\tu32 rx_slot_2:5;\n\t\tu32 rx_slot_3:5;\n\t\tu32 rx_slot_4:5;\n\t\tu32 res:1;\n\t\tu32 rx_data_neg_bclk:1;\n\t\tu32 rx_master:1;\n\t\tu32 rx_tri_n:1;\n\t\tu32 rx_endian_sel:1;\n\t\tu32 rx_dstart_dly:1;\n\t} r;\n\tu32 ulval;\n};\n\nunion cx2072x_reg_i2spcm_ctrl_reg4 {\n\tstruct {\n\t\tu32 rx_mute:1;\n\t\tu32 tx_mute:1;\n\t\tu32 reserved:1;\n\t\tu32 dac_34_independent:1;\n\t\tu32 dac_bclk_lrck_share:1;\n\t\tu32 bclk_lrck_share_en:1;\n\t\tu32 reserved2:2;\n\t\tu32 rx_last_dac_ch_en:1;\n\t\tu32 rx_last_dac_ch:3;\n\t\tu32 tx_last_adc_ch_en:1;\n\t\tu32 tx_last_adc_ch:3;\n\t\tu32 rx_slot_5:5;\n\t\tu32 rx_slot_6:5;\n\t\tu32 reserved3:6;\n\t} r;\n\tu32 ulval;\n};\n\nunion cx2072x_reg_i2spcm_ctrl_reg5 {\n\tstruct {\n\t\tu32 tx_slot_5:5;\n\t\tu32 reserved:3;\n\t\tu32 tx_slot_6:5;\n\t\tu32 reserved2:3;\n\t\tu32 reserved3:8;\n\t\tu32 i2s_pcm_clk_div:7;\n\t\tu32 i2s_pcm_clk_div_chan_en:1;\n\t} r;\n\tu32 ulval;\n};\n\nunion cx2072x_reg_i2spcm_ctrl_reg6 {\n\tstruct {\n\t\tu32 reserved:5;\n\t\tu32 rx_pause_cycles:3;\n\t\tu32 rx_pause_start_pos:8;\n\t\tu32 reserved2:5;\n\t\tu32 tx_pause_cycles:3;\n\t\tu32 tx_pause_start_pos:8;\n\t} r;\n\tu32 ulval;\n};\n\nunion cx2072x_reg_digital_bios_test2 {\n\tstruct {\n\t\tu32 pull_down_eapd:2;\n\t\tu32 input_en_eapd_pad:1;\n\t\tu32 push_pull_mode:1;\n\t\tu32 eapd_pad_output_driver:2;\n\t\tu32 pll_source:1;\n\t\tu32 i2s_bclk_en:1;\n\t\tu32 i2s_bclk_invert:1;\n\t\tu32 pll_ref_clock:1;\n\t\tu32 class_d_shield_clk:1;\n\t\tu32 audio_pll_bypass_mode:1;\n\t\tu32 reserved:4;\n\t} r;\n\tu32 ulval;\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}