
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118419                       # Number of seconds simulated
sim_ticks                                118418902311                       # Number of ticks simulated
final_tick                               688250195445                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 284277                       # Simulator instruction rate (inst/s)
host_op_rate                                   363492                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7157768                       # Simulator tick rate (ticks/s)
host_mem_usage                               16943372                       # Number of bytes of host memory used
host_seconds                                 16544.11                       # Real time elapsed on the host
sim_insts                                  4703106388                       # Number of instructions simulated
sim_ops                                    6013659213                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1749760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2996736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       786688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2432                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       664064                       # Number of bytes read from this memory
system.physmem.bytes_read::total              6204928                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2432                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7680                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1737344                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1737344                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13670                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        23412                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         6146                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           19                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         5188                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 48476                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13573                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13573                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15133                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     14776019                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14052                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     25306230                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        15133                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      6643264                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        20537                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      5607753                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                52398121                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15133                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14052                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        15133                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        20537                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              64855                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          14671171                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               14671171                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          14671171                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15133                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     14776019                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14052                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     25306230                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        15133                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      6643264                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        20537                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      5607753                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               67069293                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               283978184                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21119245                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18756646                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1830334                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11120309                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10817147                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1340132                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52750                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    227937493                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119591527                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21119245                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12157279                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24176110                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5595639                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2496944                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13951112                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1823809                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    258366412                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.521341                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.770566                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       234190302     90.64%     90.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1096392      0.42%     91.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2039013      0.79%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1766200      0.68%     92.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3578279      1.38%     93.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4335430      1.68%     95.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1043999      0.40%     96.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          564588      0.22%     96.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9752209      3.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    258366412                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074369                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.421129                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       226246844                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4205011                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24138662                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        24884                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3751010                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2060559                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4832                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     134619139                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1320                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3751010                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       226518802                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2106394                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1275283                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23881541                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       833380                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     134505068                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         87319                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       516982                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    177551030                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    608139222                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    608139222                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    146711191                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        30839831                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18451                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9231                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2581361                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23441894                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4141461                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        73573                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       928178                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         134002362                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18451                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        127247061                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        80080                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20301396                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     42644341                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    258366412                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.492506                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.175525                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    203906844     78.92%     78.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22837719      8.84%     87.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11703159      4.53%     92.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6744953      2.61%     94.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7501200      2.90%     97.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3755632      1.45%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1499904      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       350227      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66774      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    258366412                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         233526     47.81%     47.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     47.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     47.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     47.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     47.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     47.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     47.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     47.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     47.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     47.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     47.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     47.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     47.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     47.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     47.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     47.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     47.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     47.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     47.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     47.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     47.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     47.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     47.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     47.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     47.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     47.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     47.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     47.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        180096     36.87%     84.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        74872     15.33%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     99871345     78.49%     78.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1005673      0.79%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9220      0.01%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22240730     17.48%     96.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4120093      3.24%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     127247061                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.448087                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             488494                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003839                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    513429108                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    154322506                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    124290346                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     127735555                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       224135                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3916085                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          238                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          297                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       112553                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3751010                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1506215                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        65432                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    134020814                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         6001                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23441894                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4141461                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9231                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         37332                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          519                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          297                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       824014                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1102671                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1926685                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    126128477                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21966449                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1118584                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26086481                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19494553                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4120032                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.444148                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             124325178                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            124290346                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         71081546                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        164004657                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.437676                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.433412                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112649212                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     21374546                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1834739                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    254615402                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.442429                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.292147                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    212398463     83.42%     83.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15996039      6.28%     89.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12511329      4.91%     94.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2471476      0.97%     95.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3114474      1.22%     96.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1055687      0.41%     97.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4527848      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1008020      0.40%     99.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1532066      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    254615402                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112649212                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23554717                       # Number of memory references committed
system.switch_cpus0.commit.loads             19525809                       # Number of loads committed
system.switch_cpus0.commit.membars               9220                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17774062                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         97983637                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1421934                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1532066                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           387107094                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          271798605                       # The number of ROB writes
system.switch_cpus0.timesIdled                6040353                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               25611772                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112649212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.839782                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.839782                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.352140                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.352140                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       584080397                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      162093522                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142434143                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18440                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               283978178                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25482401                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20638381                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2333490                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10068116                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9596518                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2860069                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       105558                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    215309265                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             141698405                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25482401                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12456587                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             31032519                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7178926                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5670586                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13472775                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2331564                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    256804790                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.678041                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.050318                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       225772271     87.92%     87.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2891085      1.13%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2266774      0.88%     89.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5342407      2.08%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1151497      0.45%     92.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1789261      0.70%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1374351      0.54%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          863269      0.34%     94.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15353875      5.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    256804790                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089734                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.498976                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       212909171                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      8141667                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         30906112                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       104172                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4743667                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4398498                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        49417                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     173776544                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        91175                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4743667                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       213498703                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2005299                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4472829                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30385525                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1698759                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     173608167                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        36184                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        322609                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       625485                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       237571                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    244204825                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    810131711                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    810131711                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    198107884                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46096941                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        43880                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        24681                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5508312                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16876309                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8392233                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       154508                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1869144                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         172365662                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        43856                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        161832258                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       168159                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     28932674                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     60299757                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5484                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    256804790                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.630176                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.301537                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    187046081     72.84%     72.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     29887765     11.64%     84.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     14498456      5.65%     90.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9694632      3.78%     93.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8965978      3.49%     97.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3011780      1.17%     98.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3109418      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       441075      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       149605      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    256804790                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         464069     59.05%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        161125     20.50%     79.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       160749     20.45%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    135920461     83.99%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2451723      1.51%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        19187      0.01%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15118214      9.34%     94.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8322673      5.14%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     161832258                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.569876                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             785943                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004857                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    581423408                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    201342756                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    157677620                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     162618201                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       406676                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3839762                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1163                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          564                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       239555                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4743667                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1260364                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       112658                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    172409518                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        11970                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16876309                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8392233                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        24670                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         95184                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          564                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1266218                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1325011                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2591229                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    158881426                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14595267                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2950832                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22916395                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22520693                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8321128                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.559485                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             157678465                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            157677620                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93371766                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        257811401                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.555246                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.362171                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    116056063                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    142525996                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     29885660                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        38372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2337372                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    252061123                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.565442                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.370225                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    192219100     76.26%     76.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     28163597     11.17%     87.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12294946      4.88%     92.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      6984380      2.77%     95.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5059688      2.01%     97.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1983998      0.79%     97.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1537544      0.61%     98.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1107599      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2710271      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    252061123                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    116056063                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     142525996                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21189225                       # Number of memory references committed
system.switch_cpus1.commit.loads             13036547                       # Number of loads committed
system.switch_cpus1.commit.membars              19186                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          20478011                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        128420898                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2901306                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2710271                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           421762508                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          349567161                       # The number of ROB writes
system.switch_cpus1.timesIdled                3483197                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               27173388                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          116056063                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            142525996                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    116056063                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.446905                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.446905                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.408680                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.408680                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       715623368                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      219569286                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      160481089                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         38372                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               283978184                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        25575766                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20733328                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2351761                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10410138                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9689395                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2776675                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect       111299                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    221583847                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             142588758                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           25575766                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12466070                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             31385963                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        7167557                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4322406                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         13689035                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2349632                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    262077633                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.668263                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.028704                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       230691670     88.02%     88.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2186743      0.83%     88.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3969546      1.51%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3675931      1.40%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2336901      0.89%     92.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1920918      0.73%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1099795      0.42%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1136823      0.43%     94.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        15059306      5.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    262077633                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.090062                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.502112                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       219321456                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6605177                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         31311134                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        54662                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4785198                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4441572                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          219                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     175021098                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1260                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4785198                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       219882558                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1445130                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3867847                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         30770134                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1326760                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     174874743                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        223024                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       570068                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    248044293                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    814597950                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    814597950                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    204274012                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        43770272                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        40224                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        20112                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4886722                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     16492816                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8545437                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        98803                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1901886                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         173734841                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        40224                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        164108473                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       138717                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     26143001                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     54927798                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    262077633                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.626183                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.299188                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    191306337     73.00%     73.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     29953586     11.43%     84.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     16121831      6.15%     90.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8166237      3.12%     93.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9738280      3.72%     97.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3148045      1.20%     98.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2953660      1.13%     99.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       520047      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       169610      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    262077633                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         494505     59.65%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        170462     20.56%     80.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       163985     19.78%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    138002198     84.09%     84.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2354400      1.43%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        20112      0.01%     85.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15213741      9.27%     94.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8518022      5.19%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     164108473                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.577891                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             828952                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005051                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    591262248                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    199918315                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    160564949                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     164937425                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       320356                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3176432                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          249                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       109769                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4785198                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         977854                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       136094                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    173775065                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         9932                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     16492816                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8545437                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        20112                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        118011                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          249                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1255611                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1308580                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2564191                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    161745758                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14677221                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2362715                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            23195054                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        22835835                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8517833                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.569571                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             160564987                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            160564949                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         92649230                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        258073731                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.565413                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.359003                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    118969069                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    146485568                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     27289840                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        40224                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2381710                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    257292435                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.569335                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.369039                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    195602684     76.02%     76.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     28399840     11.04%     87.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     14727882      5.72%     92.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4734812      1.84%     94.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      6503133      2.53%     97.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2183050      0.85%     98.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1257490      0.49%     98.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1115546      0.43%     98.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2767998      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    257292435                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    118969069                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     146485568                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              21752049                       # Number of memory references committed
system.switch_cpus2.commit.loads             13316381                       # Number of loads committed
system.switch_cpus2.commit.membars              20112                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          21143813                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        131972041                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      3021305                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2767998                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           428299845                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          352336060                       # The number of ROB writes
system.switch_cpus2.timesIdled                3427230                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               21900551                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          118969069                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            146485568                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    118969069                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.386992                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.386992                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.418937                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.418937                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       727489896                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      224691628                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      161531046                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         40224                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               283978184                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        25284185                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     20748180                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2366653                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     10680974                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         9966584                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2525274                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect       111220                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    226939505                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             138748372                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           25284185                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     12491858                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             29923625                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6544650                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       7575857                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         13724116                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      2356093                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    268596303                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.633656                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.993966                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       238672678     88.86%     88.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2226776      0.83%     89.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4048952      1.51%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2381442      0.89%     92.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1959630      0.73%     92.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1742077      0.65%     93.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          964154      0.36%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2410015      0.90%     94.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        14190579      5.28%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    268596303                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.089036                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.488588                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       225072616                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      9457499                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         29834363                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        74929                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4156892                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4152037                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          427                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     170121806                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2380                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4156892                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       225405562                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         786137                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      7650088                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         29556824                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1040795                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     170067755                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        114432                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       602785                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    239579986                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    789274751                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    789274751                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    203738209                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        35841777                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        40500                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        20281                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          3012368                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     15790224                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      8526446                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        88835                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1996966                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         168782068                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        40501                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        161037811                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        76400                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     19810130                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     40812551                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           61                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    268596303                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.599553                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.286667                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    201507072     75.02%     75.02% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     26671049      9.93%     84.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     14053943      5.23%     90.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      9825456      3.66%     93.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      9818412      3.66%     97.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3524690      1.31%     98.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2682259      1.00%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       315520      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       197902      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    268596303                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          59490     13.77%     13.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             9      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     13.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        192898     44.66%     58.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       179565     41.57%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    135856548     84.36%     84.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2208705      1.37%     85.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        20219      0.01%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14448944      8.97%     94.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8503395      5.28%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     161037811                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.567078                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             431962                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002682                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    591180287                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    188633184                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    158303944                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     161469773                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       330479                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2535589                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          492                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       103486                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           59                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4156892                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         547323                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        64333                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    168822569                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        18576                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     15790224                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      8526446                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        20281                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         53254                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          492                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1367947                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1230840                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2598787                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    159209223                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     14339074                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1828588                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            22842377                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        22556879                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8503303                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.560639                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             158304088                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            158303944                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         92638849                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        252151492                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.557451                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.367394                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    118486021                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    146047766                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22775159                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        40440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2386510                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    264439411                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.552292                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.403953                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    204832111     77.46%     77.46% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     29064099     10.99%     88.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     11155490      4.22%     92.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5877322      2.22%     94.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4984011      1.88%     96.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2372713      0.90%     97.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1118882      0.42%     98.10% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1750444      0.66%     98.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3284339      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    264439411                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    118486021                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     146047766                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              21677595                       # Number of memory references committed
system.switch_cpus3.commit.loads             13254635                       # Number of loads committed
system.switch_cpus3.commit.membars              20220                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          21183853                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        131481231                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      3018331                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3284339                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           429977997                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          341802761                       # The number of ROB writes
system.switch_cpus3.timesIdled                3345557                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               15381881                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          118486021                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            146047766                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    118486021                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.396723                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.396723                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.417236                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.417236                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       715954775                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      221081007                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      157586569                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         40440                       # number of misc regfile writes
system.l20.replacements                         13684                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          211300                       # Total number of references to valid blocks.
system.l20.sampled_refs                         21876                       # Sample count of references to valid blocks.
system.l20.avg_refs                          9.658987                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          204.275665                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     6.932342                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5114.908321                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2865.883672                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.024936                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000846                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.624378                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.349839                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        37524                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  37524                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9268                       # number of Writeback hits
system.l20.Writeback_hits::total                 9268                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        37524                       # number of demand (read+write) hits
system.l20.demand_hits::total                   37524                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        37524                       # number of overall hits
system.l20.overall_hits::total                  37524                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        13670                       # number of ReadReq misses
system.l20.ReadReq_misses::total                13684                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        13670                       # number of demand (read+write) misses
system.l20.demand_misses::total                 13684                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        13670                       # number of overall misses
system.l20.overall_misses::total                13684                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3927241                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3672912687                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3676839928                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3927241                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3672912687                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3676839928                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3927241                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3672912687                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3676839928                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        51194                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              51208                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9268                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9268                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        51194                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               51208                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        51194                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              51208                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.267023                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.267224                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.267023                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.267224                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.267023                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.267224                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 280517.214286                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 268684.176079                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 268696.282374                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 280517.214286                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 268684.176079                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 268696.282374                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 280517.214286                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 268684.176079                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 268696.282374                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2130                       # number of writebacks
system.l20.writebacks::total                     2130                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        13670                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           13684                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        13670                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            13684                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        13670                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           13684                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3031748                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2799670145                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2802701893                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3031748                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2799670145                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2802701893                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3031748                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2799670145                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2802701893                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.267023                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.267224                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.267023                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.267224                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.267023                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.267224                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 216553.428571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 204803.960863                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 204815.981657                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 216553.428571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 204803.960863                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 204815.981657                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 216553.428571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 204803.960863                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 204815.981657                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         23425                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          775956                       # Total number of references to valid blocks.
system.l21.sampled_refs                         31617                       # Sample count of references to valid blocks.
system.l21.avg_refs                         24.542366                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          201.756620                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.258714                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3739.253201                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4243.731465                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.024628                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000886                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.456452                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.518034                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        61655                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  61655                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           22837                       # number of Writeback hits
system.l21.Writeback_hits::total                22837                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        61655                       # number of demand (read+write) hits
system.l21.demand_hits::total                   61655                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        61655                       # number of overall hits
system.l21.overall_hits::total                  61655                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        23412                       # number of ReadReq misses
system.l21.ReadReq_misses::total                23425                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        23412                       # number of demand (read+write) misses
system.l21.demand_misses::total                 23425                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        23412                       # number of overall misses
system.l21.overall_misses::total                23425                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3386530                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   6907598731                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     6910985261                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3386530                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   6907598731                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      6910985261                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3386530                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   6907598731                       # number of overall miss cycles
system.l21.overall_miss_latency::total     6910985261                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        85067                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              85080                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        22837                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            22837                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        85067                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               85080                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        85067                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              85080                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.275218                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.275329                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.275218                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.275329                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.275218                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.275329                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 260502.307692                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 295045.221724                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 295026.051697                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 260502.307692                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 295045.221724                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 295026.051697                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 260502.307692                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 295045.221724                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 295026.051697                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3937                       # number of writebacks
system.l21.writebacks::total                     3937                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        23412                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           23425                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        23412                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            23425                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        23412                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           23425                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2555678                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   5409012687                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   5411568365                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2555678                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   5409012687                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   5411568365                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2555678                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   5409012687                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   5411568365                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.275218                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.275329                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.275218                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.275329                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.275218                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.275329                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 196590.615385                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 231035.908380                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 231016.792529                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 196590.615385                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 231035.908380                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 231016.792529                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 196590.615385                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 231035.908380                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 231016.792529                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          6160                       # number of replacements
system.l22.tagsinuse                             8192                       # Cycle average of tags in use
system.l22.total_refs                          392438                       # Total number of references to valid blocks.
system.l22.sampled_refs                         14352                       # Sample count of references to valid blocks.
system.l22.avg_refs                         27.343785                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          253.688826                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    10.693514                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2854.905880                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          5072.711780                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.030968                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001305                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.348499                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.619228                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        40226                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  40226                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           12080                       # number of Writeback hits
system.l22.Writeback_hits::total                12080                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        40226                       # number of demand (read+write) hits
system.l22.demand_hits::total                   40226                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        40226                       # number of overall hits
system.l22.overall_hits::total                  40226                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         6146                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 6160                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         6146                       # number of demand (read+write) misses
system.l22.demand_misses::total                  6160                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         6146                       # number of overall misses
system.l22.overall_misses::total                 6160                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3797390                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1694529916                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1698327306                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3797390                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1694529916                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1698327306                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3797390                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1694529916                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1698327306                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        46372                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              46386                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        12080                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            12080                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        46372                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               46386                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        46372                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              46386                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.132537                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.132799                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.132537                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.132799                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.132537                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.132799                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 271242.142857                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 275712.644972                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 275702.484740                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 271242.142857                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 275712.644972                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 275702.484740                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 271242.142857                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 275712.644972                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 275702.484740                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4156                       # number of writebacks
system.l22.writebacks::total                     4156                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         6146                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            6160                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         6146                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             6160                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         6146                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            6160                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2902922                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1301870089                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1304773011                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2902922                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1301870089                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1304773011                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2902922                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1301870089                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1304773011                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.132537                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.132799                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.132537                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.132799                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.132537                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.132799                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 207351.571429                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 211823.965018                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 211813.800487                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 207351.571429                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 211823.965018                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 211813.800487                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 207351.571429                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 211823.965018                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 211813.800487                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          5207                       # number of replacements
system.l23.tagsinuse                      8191.908810                       # Cycle average of tags in use
system.l23.total_refs                          342889                       # Total number of references to valid blocks.
system.l23.sampled_refs                         13399                       # Sample count of references to valid blocks.
system.l23.avg_refs                         25.590641                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          379.604190                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    15.158798                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2413.961116                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          5383.184705                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.046338                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001850                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.294673                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.657127                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999989                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        33792                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  33792                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           10885                       # number of Writeback hits
system.l23.Writeback_hits::total                10885                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        33792                       # number of demand (read+write) hits
system.l23.demand_hits::total                   33792                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        33792                       # number of overall hits
system.l23.overall_hits::total                  33792                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         5168                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 5187                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data           20                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                 20                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         5188                       # number of demand (read+write) misses
system.l23.demand_misses::total                  5207                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         5188                       # number of overall misses
system.l23.overall_misses::total                 5207                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      5302711                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1437004846                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1442307557                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      6175086                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      6175086                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      5302711                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1443179932                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1448482643                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      5302711                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1443179932                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1448482643                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           19                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        38960                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              38979                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        10885                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            10885                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           20                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               20                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           19                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        38980                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               38999                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           19                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        38980                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              38999                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.132649                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.133072                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.133094                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.133516                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.133094                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.133516                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 279090.052632                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 278058.213235                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 278061.992867                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 308754.300000                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 308754.300000                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 279090.052632                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 278176.548188                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 278179.881506                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 279090.052632                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 278176.548188                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 278179.881506                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                3350                       # number of writebacks
system.l23.writebacks::total                     3350                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           19                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         5168                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            5187                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data           20                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total            20                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           19                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         5188                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             5207                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           19                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         5188                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            5207                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      4089584                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1106852045                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1110941629                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      4898579                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      4898579                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      4089584                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1111750624                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1115840208                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      4089584                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1111750624                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1115840208                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.132649                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.133072                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.133094                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.133516                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.133094                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.133516                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 215241.263158                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 214174.157314                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 214178.066127                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 244928.950000                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 244928.950000                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 215241.263158                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 214292.718581                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 214296.179758                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 215241.263158                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 214292.718581                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 214296.179758                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.992177                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013983213                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1874275.809612                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.992177                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022423                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866975                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13951097                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13951097                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13951097                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13951097                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13951097                       # number of overall hits
system.cpu0.icache.overall_hits::total       13951097                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4323516                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4323516                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4323516                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4323516                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4323516                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4323516                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13951112                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13951112                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13951112                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13951112                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13951112                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13951112                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 288234.400000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 288234.400000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 288234.400000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 288234.400000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 288234.400000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 288234.400000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4043441                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4043441                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4043441                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4043441                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4043441                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4043441                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 288817.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 288817.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 288817.214286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 288817.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 288817.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 288817.214286                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 51194                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246968328                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 51450                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4800.161866                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   206.530686                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    49.469314                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.806760                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.193240                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20059040                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20059040                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4010434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4010434                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9234                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9234                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9220                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24069474                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24069474                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24069474                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24069474                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       187408                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       187408                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       187408                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        187408                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       187408                       # number of overall misses
system.cpu0.dcache.overall_misses::total       187408                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  27498179216                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  27498179216                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  27498179216                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  27498179216                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  27498179216                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  27498179216                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20246448                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20246448                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9234                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9234                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24256882                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24256882                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24256882                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24256882                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009256                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009256                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007726                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007726                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007726                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007726                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 146728.950824                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 146728.950824                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 146728.950824                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 146728.950824                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 146728.950824                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 146728.950824                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9268                       # number of writebacks
system.cpu0.dcache.writebacks::total             9268                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       136214                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       136214                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       136214                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       136214                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       136214                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       136214                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        51194                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        51194                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        51194                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        51194                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        51194                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        51194                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6230994154                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6230994154                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6230994154                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6230994154                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6230994154                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6230994154                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002529                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002529                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002110                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002110                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002110                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002110                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 121713.367856                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 121713.367856                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 121713.367856                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 121713.367856                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 121713.367856                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 121713.367856                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               490.997545                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1097128261                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2234477.109980                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997545                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          478                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.766026                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.786855                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13472760                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13472760                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13472760                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13472760                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13472760                       # number of overall hits
system.cpu1.icache.overall_hits::total       13472760                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4116875                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4116875                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4116875                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4116875                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4116875                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4116875                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13472775                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13472775                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13472775                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13472775                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13472775                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13472775                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 274458.333333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 274458.333333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 274458.333333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 274458.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 274458.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 274458.333333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3497630                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3497630                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3497630                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3497630                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3497630                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3497630                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 269048.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 269048.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 269048.461538                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 269048.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 269048.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 269048.461538                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 85067                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               194856432                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 85323                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2283.750360                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.316953                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.683047                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.907488                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.092512                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10930488                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10930488                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8114305                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8114305                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        24386                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        24386                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        19186                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        19186                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19044793                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19044793                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19044793                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19044793                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       208919                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       208919                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       208919                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        208919                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       208919                       # number of overall misses
system.cpu1.dcache.overall_misses::total       208919                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  29353242379                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  29353242379                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  29353242379                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  29353242379                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  29353242379                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  29353242379                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11139407                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11139407                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8114305                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8114305                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        24386                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        24386                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        19186                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        19186                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19253712                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19253712                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19253712                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19253712                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018755                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018755                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010851                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010851                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010851                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010851                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 140500.588166                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 140500.588166                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 140500.588166                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 140500.588166                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 140500.588166                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 140500.588166                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        22837                       # number of writebacks
system.cpu1.dcache.writebacks::total            22837                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       123852                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       123852                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       123852                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       123852                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       123852                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       123852                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        85067                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        85067                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        85067                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        85067                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        85067                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        85067                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  11151284555                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  11151284555                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  11151284555                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  11151284555                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  11151284555                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  11151284555                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007637                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007637                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004418                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004418                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004418                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004418                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 131088.254611                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 131088.254611                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 131088.254611                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 131088.254611                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 131088.254611                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 131088.254611                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997785                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1095018037                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2365049.755940                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997785                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022432                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13689020                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13689020                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13689020                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13689020                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13689020                       # number of overall hits
system.cpu2.icache.overall_hits::total       13689020                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.cpu2.icache.overall_misses::total           15                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4409485                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4409485                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4409485                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4409485                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4409485                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4409485                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13689035                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13689035                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13689035                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13689035                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13689035                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13689035                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 293965.666667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 293965.666667                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 293965.666667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 293965.666667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 293965.666667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 293965.666667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3927790                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3927790                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3927790                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3927790                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3927790                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3927790                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 280556.428571                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 280556.428571                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 280556.428571                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 280556.428571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 280556.428571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 280556.428571                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 46372                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               183583582                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 46628                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3937.196148                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   232.699618                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    23.300382                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.908983                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.091017                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     11026538                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11026538                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      8397471                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       8397471                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        20112                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        20112                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        20112                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        20112                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     19424009                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        19424009                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     19424009                       # number of overall hits
system.cpu2.dcache.overall_hits::total       19424009                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       139675                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       139675                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       139675                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        139675                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       139675                       # number of overall misses
system.cpu2.dcache.overall_misses::total       139675                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  16918546650                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  16918546650                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  16918546650                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  16918546650                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  16918546650                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  16918546650                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11166213                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11166213                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      8397471                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      8397471                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        20112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        20112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        20112                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        20112                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     19563684                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     19563684                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     19563684                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     19563684                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012509                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012509                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007140                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007140                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007140                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007140                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 121127.951674                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 121127.951674                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 121127.951674                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 121127.951674                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 121127.951674                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 121127.951674                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        12080                       # number of writebacks
system.cpu2.dcache.writebacks::total            12080                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        93303                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        93303                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        93303                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        93303                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        93303                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        93303                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        46372                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        46372                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        46372                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        46372                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        46372                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        46372                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4364104778                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4364104778                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4364104778                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4364104778                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4364104778                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4364104778                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004153                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004153                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002370                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002370                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002370                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002370                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 94110.773268                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 94110.773268                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 94110.773268                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 94110.773268                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 94110.773268                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 94110.773268                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               463.148324                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1098357729                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   465                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2362059.632258                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    17.148324                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.027481                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.742225                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     13724092                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       13724092                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     13724092                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        13724092                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     13724092                       # number of overall hits
system.cpu3.icache.overall_hits::total       13724092                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           24                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           24                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           24                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            24                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           24                       # number of overall misses
system.cpu3.icache.overall_misses::total           24                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      6387940                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      6387940                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      6387940                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      6387940                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      6387940                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      6387940                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     13724116                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     13724116                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     13724116                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     13724116                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     13724116                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     13724116                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 266164.166667                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 266164.166667                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 266164.166667                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 266164.166667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 266164.166667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 266164.166667                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            5                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            5                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           19                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           19                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           19                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           19                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           19                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           19                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5461446                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5461446                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5461446                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5461446                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5461446                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5461446                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 287444.526316                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 287444.526316                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 287444.526316                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 287444.526316                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 287444.526316                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 287444.526316                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 38980                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               178266109                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 39236                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4543.432282                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   230.705014                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    25.294986                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.901191                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.098809                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10687908                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10687908                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      8382082                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       8382082                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        20254                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        20254                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        20220                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        20220                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     19069990                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        19069990                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     19069990                       # number of overall hits
system.cpu3.dcache.overall_hits::total       19069990                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       100222                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       100222                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          169                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          169                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       100391                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        100391                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       100391                       # number of overall misses
system.cpu3.dcache.overall_misses::total       100391                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  10153548635                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  10153548635                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     58146439                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     58146439                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  10211695074                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  10211695074                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  10211695074                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  10211695074                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10788130                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10788130                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      8382251                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      8382251                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        20254                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        20254                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        20220                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        20220                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     19170381                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     19170381                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     19170381                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     19170381                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009290                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009290                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000020                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000020                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005237                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005237                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005237                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005237                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 101310.576869                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 101310.576869                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 344061.769231                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 344061.769231                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 101719.228556                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 101719.228556                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 101719.228556                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 101719.228556                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       991096                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets       495548                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        10885                       # number of writebacks
system.cpu3.dcache.writebacks::total            10885                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        61262                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        61262                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          149                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          149                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        61411                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        61411                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        61411                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        61411                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        38960                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        38960                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           20                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           20                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        38980                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        38980                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        38980                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        38980                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   3683599378                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3683599378                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      6347079                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      6347079                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   3689946457                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3689946457                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   3689946457                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3689946457                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003611                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003611                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002033                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002033                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002033                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002033                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 94548.238655                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 94548.238655                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 317353.950000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 317353.950000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 94662.556619                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 94662.556619                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 94662.556619                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 94662.556619                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
