Debug: Parsed config - Rows: 3, Cols: 3, Cores: 6
Debug: Processing core at (0,0) with 1 entries
Debug: Processing core at (1,0) with 1 entries
Debug: Processing core at (0,1) with 1 entries
Debug: Processing core at (1,1) with 1 entries
Debug: Processing core at (0,2) with 1 entries
Debug: Processing core at (1,2) with 1 entries
[DEBUG] Preload 3 to Addr(0) @ (x=0, y=0)
Core [0][0] receive WriteMemory(x=0, y=0)
Core [0][0] write memory[0] = 3
[DEBUG] Preload 1 to Addr(1) @ (x=0, y=0)
Core [0][0] receive WriteMemory(x=0, y=0)
Core [0][0] write memory[1] = 1
[DEBUG] Preload 2 to Addr(0) @ (x=1, y=0)
Core [1][0] receive WriteMemory(x=1, y=0)
Core [1][0] write memory[0] = 2
[DEBUG] Preload 4 to Addr(1) @ (x=1, y=0)
Core [1][0] receive WriteMemory(x=1, y=0)
Core [1][0] write memory[1] = 4
  0.000000, Feed in 1 to Device.Tile[0][1].Core.North
  0.000000, Feed in 1 to Device.Tile[2][0].Core.West
  1.000000, Device.Tile[2][0].Core, inst: {[{TRIGGER {[]} {[{false R West}]}}]} inst_length: 1
Pre run TRIGGER et.al. @( 0 , 2 )
[CheckFlags] checking flags for inst TRIGGER @( 0 , 2 ): false
  1.000000, Device.Tile[2][0].Core, Recv 1 Driver.DeviceWest[2]->Device.Tile[2][0].Core.West, Color 0
  1.000000, Device.Tile[0][1].Core, inst: {[{TRIGGER {[]} {[{false R North}]}}]} inst_length: 1
Pre run TRIGGER et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst TRIGGER @( 1 , 0 ): false
  1.000000, Device.Tile[0][1].Core, Recv 1 Driver.DeviceNorth[1]->Device.Tile[0][1].Core.North, Color 0
  2.000000, Device.Tile[2][0].Core, inst: {[{TRIGGER {[]} {[{false R West}]}}]} inst_length: 1
Pre run TRIGGER et.al. @( 0 , 2 )
[CheckFlags] checking flags for inst TRIGGER @( 0 , 2 ): true
operand.Impl West
[ReadOperand] read 1 from port West : 1 @( 0 , 2 )
PC+4  0
Post run TRIGGER et.al. @( 0 , 2 )
  2.000000, Device.Tile[2][0].Core, Inst {[{TRIGGER {[]} {[{false R West}]}}]}
  2.000000, Device.Tile[0][1].Core, inst: {[{TRIGGER {[]} {[{false R North}]}}]} inst_length: 1
Pre run TRIGGER et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst TRIGGER @( 1 , 0 ): true
operand.Impl North
[ReadOperand] read 1 from port North : 1 @( 1 , 0 )
PC+4  0
Post run TRIGGER et.al. @( 1 , 0 )
  2.000000, Device.Tile[0][1].Core, Inst {[{TRIGGER {[]} {[{false R North}]}}]}
  3.000000, Device.Tile[0][1].Core, inst: {[{MOV {[{false R West}]} {[{false R 114}]}}]} inst_length: 1
Pre run MOV et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst MOV @( 1 , 0 ): true
PC+4  1
Post run MOV et.al. @( 1 , 0 )
  3.000000, Device.Tile[0][1].Core, Inst {[{MOV {[{false R West}]} {[{false R 114}]}}]}
  3.000000, Device.Tile[2][0].Core, inst: {[{MOV {[{false R East}]} {[{false R 514}]}}]} inst_length: 1
Pre run MOV et.al. @( 0 , 2 )
[CheckFlags] checking flags for inst MOV @( 0 , 2 ): true
PC+4  1
Post run MOV et.al. @( 0 , 2 )
  3.000000, Device.Tile[2][0].Core, Inst {[{MOV {[{false R East}]} {[{false R 514}]}}]}
  4.000000, Device.Tile[0][1].Core, Send 114 Device.Tile[0][1].Core.West->Device.Tile[0][0].Core.East, Color 0
  4.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): false
  4.000000, Device.Tile[2][0].Core, Send 514 Device.Tile[2][0].Core.East->Device.Tile[2][1].Core.West, Color 0
  4.000000, Device.Tile[2][0].Core, inst: {[{ADD {[{false R $0} {false R East}]} {[{false R East} {false R North}]}}]} inst_length: 1
Pre run ADD et.al. @( 0 , 2 )
[CheckFlags] checking flags for inst ADD @( 0 , 2 ): false
  5.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
  5.000000, Device.Tile[0][0].Core, Recv 114 Device.Tile[0][1].Core.West->Device.Tile[0][0].Core.East, Color 0
  5.000000, Device.Tile[2][0].Core, inst: {[{ADD {[{false R $0} {false R East}]} {[{false R East} {false R North}]}}]} inst_length: 1
Pre run ADD et.al. @( 0 , 2 )
[CheckFlags] checking flags for inst ADD @( 0 , 2 ): false
  5.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): false
  5.000000, Device.Tile[2][1].Core, inst: {[{PHI_CONST {[{false R West}]} {[{false R 2} {false R West}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 1 , 2 )
[CheckFlags] checking flags for inst PHI_CONST @( 1 , 2 ): false
  5.000000, Device.Tile[2][1].Core, Recv 514 Device.Tile[2][0].Core.East->Device.Tile[2][1].Core.West, Color 0
  6.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): false
  6.000000, Device.Tile[2][1].Core, inst: {[{PHI_CONST {[{false R West}]} {[{false R 2} {false R West}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 1 , 2 )
[CheckFlags] checking flags for inst PHI_CONST @( 1 , 2 ): true
operand.Impl West
[ReadOperand] read 514 from port West : 514 @( 1 , 2 )
PC+4  0
End of block at  -1
Post run PHI_CONST et.al. @( 1 , 2 )
  6.000000, Device.Tile[2][1].Core, Inst {[{PHI_CONST {[{false R West}]} {[{false R 2} {false R West}]}}]}
  6.000000, Device.Tile[2][0].Core, inst: {[{ADD {[{false R $0} {false R East}]} {[{false R East} {false R North}]}}]} inst_length: 1
Pre run ADD et.al. @( 0 , 2 )
[CheckFlags] checking flags for inst ADD @( 0 , 2 ): false
  6.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): true
operand.Impl East
[ReadOperand] read 114 from port East : 114 @( 0 , 0 )
PC+4  0
Post run PHI_CONST et.al. @( 0 , 0 )
  6.000000, Device.Tile[0][0].Core, Inst {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]}
  7.000000, Device.Tile[2][1].Core, Send 2 Device.Tile[2][1].Core.West->Device.Tile[2][0].Core.East, Color 0
  7.000000, Device.Tile[2][1].Core, inst: {[{PHI_CONST {[{false R West}]} {[{false R 2} {false R West}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 1 , 2 )
[CheckFlags] checking flags for inst PHI_CONST @( 1 , 2 ): false
  7.000000, Device.Tile[0][0].Core, Send 0 Device.Tile[0][0].Core.East->Device.Tile[0][1].Core.West, Color 0
  7.000000, Device.Tile[0][0].Core, inst: {[{ADD {[{false R $1}]} {[{false R 0} {false R $0}]}}]} inst_length: 1
Pre run ADD et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst ADD @( 0 , 0 ): true
[readOperand] read  0 from register 0 : 0 @( 0 , 0 )
IADD: Adding 0 (src1) + 0 (src2) = 0
PC+4  1
Post run ADD et.al. @( 0 , 0 )
  7.000000, Device.Tile[0][0].Core, Inst {[{ADD {[{false R $1}]} {[{false R 0} {false R $0}]}}]}
  8.000000, Device.Tile[0][0].Core, inst: {[{LDD {[{false R South}]} {[{false R $1}]}}]} inst_length: 1
Pre run LDD et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst LDD @( 0 , 0 ): true
[readOperand] read  0 from register 1 : 0 @( 0 , 0 )
PC+4  2
End of block at  -1
Post run LDD et.al. @( 0 , 0 )
  8.000000, Device.Tile[0][0].Core, Inst {[{LDD {[{false R South}]} {[{false R $1}]}}]}
  8.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): false
  8.000000, Device.Tile[0][1].Core, Recv 0 Device.Tile[0][0].Core.East->Device.Tile[0][1].Core.West, Color 0
  8.000000, Device.Tile[2][0].Core, inst: {[{ADD {[{false R $0} {false R East}]} {[{false R East} {false R North}]}}]} inst_length: 1
Pre run ADD et.al. @( 0 , 2 )
[CheckFlags] checking flags for inst ADD @( 0 , 2 ): false
  8.000000, Device.Tile[2][0].Core, Recv 2 Device.Tile[2][1].Core.West->Device.Tile[2][0].Core.East, Color 0
  8.000000, Device.Tile[2][1].Core, inst: {[{PHI_CONST {[{false R West}]} {[{false R 2} {false R West}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 1 , 2 )
[CheckFlags] checking flags for inst PHI_CONST @( 1 , 2 ): false
  9.000000, Device.Tile[2][0].Core, inst: {[{ADD {[{false R $0} {false R East}]} {[{false R East} {false R North}]}}]} inst_length: 1
Pre run ADD et.al. @( 0 , 2 )
[CheckFlags] checking flags for inst ADD @( 0 , 2 ): false
  9.000000, Device.Tile[2][1].Core, inst: {[{PHI_CONST {[{false R West}]} {[{false R 2} {false R West}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 1 , 2 )
[CheckFlags] checking flags for inst PHI_CONST @( 1 , 2 ): false
  9.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): true
operand.Impl West
[ReadOperand] read 0 from port West : 0 @( 1 , 0 )
IADD: Adding 1 (src1) + 0 (src2) = 1
PC+4  2
Post run ADD et.al. @( 1 , 0 )
  9.000000, Device.Tile[0][1].Core, Inst {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]}
  9.000000, Device.Tile[0][0].Core, Send 3 Device.Tile[0][0].Core.South->Device.Tile[1][0].Core.North, Color 0
  9.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
 10.000000, Device.Tile[0][1].Core, Send 1 Device.Tile[0][1].Core.South->Device.Tile[1][1].Core.North, Color 0
 10.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
 10.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
 10.000000, Device.Tile[1][0].Core, inst: {[{ADD {[{false R $0}]} {[{false R 2} {false R North}]}}]} inst_length: 1
Pre run ADD et.al. @( 0 , 1 )
[CheckFlags] checking flags for inst ADD @( 0 , 1 ): false
 10.000000, Device.Tile[1][0].Core, Recv 3 Device.Tile[0][0].Core.South->Device.Tile[1][0].Core.North, Color 0
 11.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
 11.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
 11.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
 11.000000, Device.Tile[1][1].Core, Recv 1 Device.Tile[0][1].Core.South->Device.Tile[1][1].Core.North, Color 0
 11.000000, Device.Tile[1][0].Core, inst: {[{ADD {[{false R $0}]} {[{false R 2} {false R North}]}}]} inst_length: 1
Pre run ADD et.al. @( 0 , 1 )
[CheckFlags] checking flags for inst ADD @( 0 , 1 ): true
operand.Impl North
[ReadOperand] read 3 from port North : 3 @( 0 , 1 )
IADD: Adding 2 (src1) + 3 (src2) = 5
PC+4  0
Post run ADD et.al. @( 0 , 1 )
 11.000000, Device.Tile[1][0].Core, Inst {[{ADD {[{false R $0}]} {[{false R 2} {false R North}]}}]}
 12.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): true
operand.Impl North
[ReadOperand] read 1 from port North : 1 @( 1 , 1 )
PC+4  0
End of block at  -1
Post run LT_EX et.al. @( 1 , 1 )
 12.000000, Device.Tile[1][1].Core, Inst {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]}
 12.000000, Device.Tile[1][0].Core, inst: {[{LDD {[{false R $1}]} {[{false R $0}]}}]} inst_length: 1
Pre run LDD et.al. @( 0 , 1 )
[CheckFlags] checking flags for inst LDD @( 0 , 1 ): true
[readOperand] read  5 from register 0 : 5 @( 0 , 1 )
PC+4  1
Post run LDD et.al. @( 0 , 1 )
 12.000000, Device.Tile[1][0].Core, Inst {[{LDD {[{false R $1}]} {[{false R $0}]}}]}
 12.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
 13.000000, Device.Tile[1][0].Core, inst: {[{MUL {[{false R South}]} {[{false R $1} {false R North}]}}]} inst_length: 1
Pre run MUL et.al. @( 0 , 1 )
[CheckFlags] checking flags for inst MUL @( 0 , 1 ): false
 13.000000, Device.Tile[1][1].Core, Send 1 Device.Tile[1][1].Core.North->Device.Tile[0][1].Core.South, Color 0
 13.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
 14.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
 14.000000, Device.Tile[0][1].Core, Recv 1 Device.Tile[1][1].Core.North->Device.Tile[0][1].Core.South, Color 0
 14.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
 15.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): true
[readOperand] read  0 from register 0 : 0 @( 1 , 0 )
operand.Impl South
[ReadOperand] read 1 from port South : 1 @( 1 , 0 )
PC+4  3
Post run GPRED et.al. @( 1 , 0 )
 15.000000, Device.Tile[0][1].Core, Inst {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]}
 15.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
 16.000000, Device.Tile[0][1].Core, Send 0 Device.Tile[0][1].Core.West->Device.Tile[0][0].Core.East, Color 0
 16.000000, Device.Tile[0][1].Core, inst: {[{JMP {[]} {[{false R 2}]}}]} inst_length: 1
Pre run JMP et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst JMP @( 1 , 0 ): true
Post run JMP et.al. @( 1 , 0 )
 16.000000, Device.Tile[0][1].Core, Inst {[{JMP {[]} {[{false R 2}]}}]}
 17.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): false
 17.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
 17.000000, Device.Tile[0][0].Core, Recv 0 Device.Tile[0][1].Core.West->Device.Tile[0][0].Core.East, Color 0
 18.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): false
 18.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): true
operand.Impl East
[ReadOperand] read 0 from port East : 0 @( 0 , 0 )
PC+4  0
Post run PHI_CONST et.al. @( 0 , 0 )
 18.000000, Device.Tile[0][0].Core, Inst {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]}
 19.000000, Device.Tile[0][0].Core, Send 0 Device.Tile[0][0].Core.East->Device.Tile[0][1].Core.West, Color 0
 19.000000, Device.Tile[0][0].Core, inst: {[{ADD {[{false R $1}]} {[{false R 0} {false R $0}]}}]} inst_length: 1
Pre run ADD et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst ADD @( 0 , 0 ): true
[readOperand] read  0 from register 0 : 0 @( 0 , 0 )
IADD: Adding 0 (src1) + 0 (src2) = 0
PC+4  1
Post run ADD et.al. @( 0 , 0 )
 19.000000, Device.Tile[0][0].Core, Inst {[{ADD {[{false R $1}]} {[{false R 0} {false R $0}]}}]}
 20.000000, Device.Tile[0][0].Core, inst: {[{LDD {[{false R South}]} {[{false R $1}]}}]} inst_length: 1
Pre run LDD et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst LDD @( 0 , 0 ): true
[readOperand] read  0 from register 1 : 0 @( 0 , 0 )
PC+4  2
End of block at  -1
Post run LDD et.al. @( 0 , 0 )
 20.000000, Device.Tile[0][0].Core, Inst {[{LDD {[{false R South}]} {[{false R $1}]}}]}
 20.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): false
 20.000000, Device.Tile[0][1].Core, Recv 0 Device.Tile[0][0].Core.East->Device.Tile[0][1].Core.West, Color 0
 21.000000, Device.Tile[0][0].Core, Send 3 Device.Tile[0][0].Core.South->Device.Tile[1][0].Core.North, Color 0
 21.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
 21.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): true
operand.Impl West
[ReadOperand] read 0 from port West : 0 @( 1 , 0 )
IADD: Adding 1 (src1) + 0 (src2) = 1
PC+4  2
Post run ADD et.al. @( 1 , 0 )
 21.000000, Device.Tile[0][1].Core, Inst {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]}
 22.000000, Device.Tile[0][1].Core, Send 1 Device.Tile[0][1].Core.South->Device.Tile[1][1].Core.North, Color 0
 22.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
 22.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
 22.000000, Device.Tile[1][0].Core, inst: {[{MUL {[{false R South}]} {[{false R $1} {false R North}]}}]} inst_length: 1
Pre run MUL et.al. @( 0 , 1 )
[CheckFlags] checking flags for inst MUL @( 0 , 1 ): false
 22.000000, Device.Tile[1][0].Core, Recv 3 Device.Tile[0][0].Core.South->Device.Tile[1][0].Core.North, Color 0
 23.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
 23.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
 23.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
 23.000000, Device.Tile[1][1].Core, Recv 1 Device.Tile[0][1].Core.South->Device.Tile[1][1].Core.North, Color 0
 23.000000, Device.Tile[1][0].Core, inst: {[{MUL {[{false R South}]} {[{false R $1} {false R North}]}}]} inst_length: 1
Pre run MUL et.al. @( 0 , 1 )
[CheckFlags] checking flags for inst MUL @( 0 , 1 ): true
[readOperand] read  0 from register 1 : 0 @( 0 , 1 )
operand.Impl North
[ReadOperand] read 3 from port North : 3 @( 0 , 1 )
PC+4  2
End of block at  -1
Post run MUL et.al. @( 0 , 1 )
 23.000000, Device.Tile[1][0].Core, Inst {[{MUL {[{false R South}]} {[{false R $1} {false R North}]}}]}
 24.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): true
operand.Impl North
[ReadOperand] read 1 from port North : 1 @( 1 , 1 )
PC+4  0
End of block at  -1
Post run LT_EX et.al. @( 1 , 1 )
 24.000000, Device.Tile[1][1].Core, Inst {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]}
 24.000000, Device.Tile[1][0].Core, Send 0 Device.Tile[1][0].Core.South->Device.Tile[2][0].Core.North, Color 0
 24.000000, Device.Tile[1][0].Core, inst: {[{ADD {[{false R $0}]} {[{false R 2} {false R North}]}}]} inst_length: 1
Pre run ADD et.al. @( 0 , 1 )
[CheckFlags] checking flags for inst ADD @( 0 , 1 ): false
 24.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
 25.000000, Device.Tile[1][1].Core, Send 1 Device.Tile[1][1].Core.North->Device.Tile[0][1].Core.South, Color 0
 25.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
 25.000000, Device.Tile[1][0].Core, inst: {[{ADD {[{false R $0}]} {[{false R 2} {false R North}]}}]} inst_length: 1
Pre run ADD et.al. @( 0 , 1 )
[CheckFlags] checking flags for inst ADD @( 0 , 1 ): false
 25.000000, Device.Tile[2][0].Core, inst: {[{ADD {[{false R $0} {false R East}]} {[{false R East} {false R North}]}}]} inst_length: 1
Pre run ADD et.al. @( 0 , 2 )
[CheckFlags] checking flags for inst ADD @( 0 , 2 ): false
 25.000000, Device.Tile[2][0].Core, Recv 0 Device.Tile[1][0].Core.South->Device.Tile[2][0].Core.North, Color 0
 26.000000, Device.Tile[1][0].Core, inst: {[{ADD {[{false R $0}]} {[{false R 2} {false R North}]}}]} inst_length: 1
Pre run ADD et.al. @( 0 , 1 )
[CheckFlags] checking flags for inst ADD @( 0 , 1 ): false
 26.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
 26.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
 26.000000, Device.Tile[0][1].Core, Recv 1 Device.Tile[1][1].Core.North->Device.Tile[0][1].Core.South, Color 0
 26.000000, Device.Tile[2][0].Core, inst: {[{ADD {[{false R $0} {false R East}]} {[{false R East} {false R North}]}}]} inst_length: 1
Pre run ADD et.al. @( 0 , 2 )
[CheckFlags] checking flags for inst ADD @( 0 , 2 ): true
operand.Impl East
[ReadOperand] read 2 from port East : 2 @( 0 , 2 )
operand.Impl North
[ReadOperand] read 0 from port North : 0 @( 0 , 2 )
IADD: Adding 2 (src1) + 0 (src2) = 2
PC+4  2
Post run ADD et.al. @( 0 , 2 )
 26.000000, Device.Tile[2][0].Core, Inst {[{ADD {[{false R $0} {false R East}]} {[{false R East} {false R North}]}}]}
 27.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): true
[readOperand] read  0 from register 0 : 0 @( 1 , 0 )
operand.Impl South
[ReadOperand] read 1 from port South : 1 @( 1 , 0 )
PC+4  3
Post run GPRED et.al. @( 1 , 0 )
 27.000000, Device.Tile[0][1].Core, Inst {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]}
 27.000000, Device.Tile[2][0].Core, inst: {[{STD {[]} {[{false R 0} {false R $0}]}}]} inst_length: 1
Pre run STD et.al. @( 0 , 2 )
[CheckFlags] checking flags for inst STD @( 0 , 2 ): true
[readOperand] read  2 from register 0 : 2 @( 0 , 2 )
PC+4  3
Post run STD et.al. @( 0 , 2 )
 27.000000, Device.Tile[2][0].Core, Inst {[{STD {[]} {[{false R 0} {false R $0}]}}]}
 27.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
 28.000000, Device.Tile[2][0].Core, inst: {[{JMP {[]} {[{false R 2}]}}]} inst_length: 1
Pre run JMP et.al. @( 0 , 2 )
[CheckFlags] checking flags for inst JMP @( 0 , 2 ): true
Post run JMP et.al. @( 0 , 2 )
 28.000000, Device.Tile[2][0].Core, Inst {[{JMP {[]} {[{false R 2}]}}]}
 28.000000, Device.Tile[0][1].Core, Send 0 Device.Tile[0][1].Core.West->Device.Tile[0][0].Core.East, Color 0
 28.000000, Device.Tile[0][1].Core, inst: {[{JMP {[]} {[{false R 2}]}}]} inst_length: 1
Pre run JMP et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst JMP @( 1 , 0 ): true
Post run JMP et.al. @( 1 , 0 )
 28.000000, Device.Tile[0][1].Core, Inst {[{JMP {[]} {[{false R 2}]}}]}
 29.000000, Device.Tile[2][0].Core, inst: {[{ADD {[{false R $0} {false R East}]} {[{false R East} {false R North}]}}]} inst_length: 1
Pre run ADD et.al. @( 0 , 2 )
[CheckFlags] checking flags for inst ADD @( 0 , 2 ): false
 29.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
 29.000000, Device.Tile[0][0].Core, Recv 0 Device.Tile[0][1].Core.West->Device.Tile[0][0].Core.East, Color 0
 29.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): false
 30.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): true
operand.Impl East
[ReadOperand] read 0 from port East : 0 @( 0 , 0 )
PC+4  0
Post run PHI_CONST et.al. @( 0 , 0 )
 30.000000, Device.Tile[0][0].Core, Inst {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]}
 30.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): false
 31.000000, Device.Tile[0][0].Core, Send 0 Device.Tile[0][0].Core.East->Device.Tile[0][1].Core.West, Color 0
 31.000000, Device.Tile[0][0].Core, inst: {[{ADD {[{false R $1}]} {[{false R 0} {false R $0}]}}]} inst_length: 1
Pre run ADD et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst ADD @( 0 , 0 ): true
[readOperand] read  0 from register 0 : 0 @( 0 , 0 )
IADD: Adding 0 (src1) + 0 (src2) = 0
PC+4  1
Post run ADD et.al. @( 0 , 0 )
 31.000000, Device.Tile[0][0].Core, Inst {[{ADD {[{false R $1}]} {[{false R 0} {false R $0}]}}]}
 32.000000, Device.Tile[0][0].Core, inst: {[{LDD {[{false R South}]} {[{false R $1}]}}]} inst_length: 1
Pre run LDD et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst LDD @( 0 , 0 ): true
[readOperand] read  0 from register 1 : 0 @( 0 , 0 )
PC+4  2
End of block at  -1
Post run LDD et.al. @( 0 , 0 )
 32.000000, Device.Tile[0][0].Core, Inst {[{LDD {[{false R South}]} {[{false R $1}]}}]}
 32.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): false
 32.000000, Device.Tile[0][1].Core, Recv 0 Device.Tile[0][0].Core.East->Device.Tile[0][1].Core.West, Color 0
 33.000000, Device.Tile[0][0].Core, Send 3 Device.Tile[0][0].Core.South->Device.Tile[1][0].Core.North, Color 0
 33.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
 33.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): true
operand.Impl West
[ReadOperand] read 0 from port West : 0 @( 1 , 0 )
IADD: Adding 1 (src1) + 0 (src2) = 1
PC+4  2
Post run ADD et.al. @( 1 , 0 )
 33.000000, Device.Tile[0][1].Core, Inst {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]}
 34.000000, Device.Tile[0][1].Core, Send 1 Device.Tile[0][1].Core.South->Device.Tile[1][1].Core.North, Color 0
 34.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
 34.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
 34.000000, Device.Tile[1][0].Core, inst: {[{ADD {[{false R $0}]} {[{false R 2} {false R North}]}}]} inst_length: 1
Pre run ADD et.al. @( 0 , 1 )
[CheckFlags] checking flags for inst ADD @( 0 , 1 ): false
 34.000000, Device.Tile[1][0].Core, Recv 3 Device.Tile[0][0].Core.South->Device.Tile[1][0].Core.North, Color 0
 35.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
 35.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
 35.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
 35.000000, Device.Tile[1][1].Core, Recv 1 Device.Tile[0][1].Core.South->Device.Tile[1][1].Core.North, Color 0
 35.000000, Device.Tile[1][0].Core, inst: {[{ADD {[{false R $0}]} {[{false R 2} {false R North}]}}]} inst_length: 1
Pre run ADD et.al. @( 0 , 1 )
[CheckFlags] checking flags for inst ADD @( 0 , 1 ): true
operand.Impl North
[ReadOperand] read 3 from port North : 3 @( 0 , 1 )
IADD: Adding 2 (src1) + 3 (src2) = 5
PC+4  0
Post run ADD et.al. @( 0 , 1 )
 35.000000, Device.Tile[1][0].Core, Inst {[{ADD {[{false R $0}]} {[{false R 2} {false R North}]}}]}
 36.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): true
operand.Impl North
[ReadOperand] read 1 from port North : 1 @( 1 , 1 )
PC+4  0
End of block at  -1
Post run LT_EX et.al. @( 1 , 1 )
 36.000000, Device.Tile[1][1].Core, Inst {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]}
 36.000000, Device.Tile[1][0].Core, inst: {[{LDD {[{false R $1}]} {[{false R $0}]}}]} inst_length: 1
Pre run LDD et.al. @( 0 , 1 )
[CheckFlags] checking flags for inst LDD @( 0 , 1 ): true
[readOperand] read  5 from register 0 : 5 @( 0 , 1 )
PC+4  1
Post run LDD et.al. @( 0 , 1 )
 36.000000, Device.Tile[1][0].Core, Inst {[{LDD {[{false R $1}]} {[{false R $0}]}}]}
 36.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
 37.000000, Device.Tile[1][0].Core, inst: {[{MUL {[{false R South}]} {[{false R $1} {false R North}]}}]} inst_length: 1
Pre run MUL et.al. @( 0 , 1 )
[CheckFlags] checking flags for inst MUL @( 0 , 1 ): false
 37.000000, Device.Tile[1][1].Core, Send 1 Device.Tile[1][1].Core.North->Device.Tile[0][1].Core.South, Color 0
 37.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
 38.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
 38.000000, Device.Tile[0][1].Core, Recv 1 Device.Tile[1][1].Core.North->Device.Tile[0][1].Core.South, Color 0
 38.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
 39.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): true
[readOperand] read  0 from register 0 : 0 @( 1 , 0 )
operand.Impl South
[ReadOperand] read 1 from port South : 1 @( 1 , 0 )
PC+4  3
Post run GPRED et.al. @( 1 , 0 )
 39.000000, Device.Tile[0][1].Core, Inst {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]}
 39.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
 40.000000, Device.Tile[0][1].Core, Send 0 Device.Tile[0][1].Core.West->Device.Tile[0][0].Core.East, Color 0
 40.000000, Device.Tile[0][1].Core, inst: {[{JMP {[]} {[{false R 2}]}}]} inst_length: 1
Pre run JMP et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst JMP @( 1 , 0 ): true
Post run JMP et.al. @( 1 , 0 )
 40.000000, Device.Tile[0][1].Core, Inst {[{JMP {[]} {[{false R 2}]}}]}
 41.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): false
 41.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
 41.000000, Device.Tile[0][0].Core, Recv 0 Device.Tile[0][1].Core.West->Device.Tile[0][0].Core.East, Color 0
 42.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): false
 42.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): true
operand.Impl East
[ReadOperand] read 0 from port East : 0 @( 0 , 0 )
PC+4  0
Post run PHI_CONST et.al. @( 0 , 0 )
 42.000000, Device.Tile[0][0].Core, Inst {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]}
 43.000000, Device.Tile[0][0].Core, Send 0 Device.Tile[0][0].Core.East->Device.Tile[0][1].Core.West, Color 0
 43.000000, Device.Tile[0][0].Core, inst: {[{ADD {[{false R $1}]} {[{false R 0} {false R $0}]}}]} inst_length: 1
Pre run ADD et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst ADD @( 0 , 0 ): true
[readOperand] read  0 from register 0 : 0 @( 0 , 0 )
IADD: Adding 0 (src1) + 0 (src2) = 0
PC+4  1
Post run ADD et.al. @( 0 , 0 )
 43.000000, Device.Tile[0][0].Core, Inst {[{ADD {[{false R $1}]} {[{false R 0} {false R $0}]}}]}
 44.000000, Device.Tile[0][0].Core, inst: {[{LDD {[{false R South}]} {[{false R $1}]}}]} inst_length: 1
Pre run LDD et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst LDD @( 0 , 0 ): true
[readOperand] read  0 from register 1 : 0 @( 0 , 0 )
PC+4  2
End of block at  -1
Post run LDD et.al. @( 0 , 0 )
 44.000000, Device.Tile[0][0].Core, Inst {[{LDD {[{false R South}]} {[{false R $1}]}}]}
 44.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): false
 44.000000, Device.Tile[0][1].Core, Recv 0 Device.Tile[0][0].Core.East->Device.Tile[0][1].Core.West, Color 0
 45.000000, Device.Tile[0][0].Core, Send 3 Device.Tile[0][0].Core.South->Device.Tile[1][0].Core.North, Color 0
 45.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
 45.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): true
operand.Impl West
[ReadOperand] read 0 from port West : 0 @( 1 , 0 )
IADD: Adding 1 (src1) + 0 (src2) = 1
PC+4  2
Post run ADD et.al. @( 1 , 0 )
 45.000000, Device.Tile[0][1].Core, Inst {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]}
 46.000000, Device.Tile[0][1].Core, Send 1 Device.Tile[0][1].Core.South->Device.Tile[1][1].Core.North, Color 0
 46.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
 46.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
 46.000000, Device.Tile[1][0].Core, inst: {[{MUL {[{false R South}]} {[{false R $1} {false R North}]}}]} inst_length: 1
Pre run MUL et.al. @( 0 , 1 )
[CheckFlags] checking flags for inst MUL @( 0 , 1 ): false
 46.000000, Device.Tile[1][0].Core, Recv 3 Device.Tile[0][0].Core.South->Device.Tile[1][0].Core.North, Color 0
 47.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
 47.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
 47.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
 47.000000, Device.Tile[1][1].Core, Recv 1 Device.Tile[0][1].Core.South->Device.Tile[1][1].Core.North, Color 0
 47.000000, Device.Tile[1][0].Core, inst: {[{MUL {[{false R South}]} {[{false R $1} {false R North}]}}]} inst_length: 1
Pre run MUL et.al. @( 0 , 1 )
[CheckFlags] checking flags for inst MUL @( 0 , 1 ): true
[readOperand] read  0 from register 1 : 0 @( 0 , 1 )
operand.Impl North
[ReadOperand] read 3 from port North : 3 @( 0 , 1 )
PC+4  2
End of block at  -1
Post run MUL et.al. @( 0 , 1 )
 47.000000, Device.Tile[1][0].Core, Inst {[{MUL {[{false R South}]} {[{false R $1} {false R North}]}}]}
 48.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): true
operand.Impl North
[ReadOperand] read 1 from port North : 1 @( 1 , 1 )
PC+4  0
End of block at  -1
Post run LT_EX et.al. @( 1 , 1 )
 48.000000, Device.Tile[1][1].Core, Inst {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]}
 48.000000, Device.Tile[1][0].Core, Send 0 Device.Tile[1][0].Core.South->Device.Tile[2][0].Core.North, Color 0
 48.000000, Device.Tile[1][0].Core, inst: {[{ADD {[{false R $0}]} {[{false R 2} {false R North}]}}]} inst_length: 1
Pre run ADD et.al. @( 0 , 1 )
[CheckFlags] checking flags for inst ADD @( 0 , 1 ): false
 48.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
 49.000000, Device.Tile[1][1].Core, Send 1 Device.Tile[1][1].Core.North->Device.Tile[0][1].Core.South, Color 0
 49.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
 49.000000, Device.Tile[1][0].Core, inst: {[{ADD {[{false R $0}]} {[{false R 2} {false R North}]}}]} inst_length: 1
Pre run ADD et.al. @( 0 , 1 )
[CheckFlags] checking flags for inst ADD @( 0 , 1 ): false
 49.000000, Device.Tile[2][0].Core, inst: {[{ADD {[{false R $0} {false R East}]} {[{false R East} {false R North}]}}]} inst_length: 1
Pre run ADD et.al. @( 0 , 2 )
[CheckFlags] checking flags for inst ADD @( 0 , 2 ): false
 49.000000, Device.Tile[2][0].Core, Recv 0 Device.Tile[1][0].Core.South->Device.Tile[2][0].Core.North, Color 0
 50.000000, Device.Tile[1][0].Core, inst: {[{ADD {[{false R $0}]} {[{false R 2} {false R North}]}}]} inst_length: 1
Pre run ADD et.al. @( 0 , 1 )
[CheckFlags] checking flags for inst ADD @( 0 , 1 ): false
 50.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
 50.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
 50.000000, Device.Tile[0][1].Core, Recv 1 Device.Tile[1][1].Core.North->Device.Tile[0][1].Core.South, Color 0
 50.000000, Device.Tile[2][0].Core, inst: {[{ADD {[{false R $0} {false R East}]} {[{false R East} {false R North}]}}]} inst_length: 1
Pre run ADD et.al. @( 0 , 2 )
[CheckFlags] checking flags for inst ADD @( 0 , 2 ): false
 51.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): true
[readOperand] read  0 from register 0 : 0 @( 1 , 0 )
operand.Impl South
[ReadOperand] read 1 from port South : 1 @( 1 , 0 )
PC+4  3
Post run GPRED et.al. @( 1 , 0 )
 51.000000, Device.Tile[0][1].Core, Inst {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]}
 51.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
 52.000000, Device.Tile[0][1].Core, Send 0 Device.Tile[0][1].Core.West->Device.Tile[0][0].Core.East, Color 0
 52.000000, Device.Tile[0][1].Core, inst: {[{JMP {[]} {[{false R 2}]}}]} inst_length: 1
Pre run JMP et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst JMP @( 1 , 0 ): true
Post run JMP et.al. @( 1 , 0 )
 52.000000, Device.Tile[0][1].Core, Inst {[{JMP {[]} {[{false R 2}]}}]}
 53.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): false
 53.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
 53.000000, Device.Tile[0][0].Core, Recv 0 Device.Tile[0][1].Core.West->Device.Tile[0][0].Core.East, Color 0
 54.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): false
 54.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): true
operand.Impl East
[ReadOperand] read 0 from port East : 0 @( 0 , 0 )
PC+4  0
Post run PHI_CONST et.al. @( 0 , 0 )
 54.000000, Device.Tile[0][0].Core, Inst {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]}
 55.000000, Device.Tile[0][0].Core, Send 0 Device.Tile[0][0].Core.East->Device.Tile[0][1].Core.West, Color 0
 55.000000, Device.Tile[0][0].Core, inst: {[{ADD {[{false R $1}]} {[{false R 0} {false R $0}]}}]} inst_length: 1
Pre run ADD et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst ADD @( 0 , 0 ): true
[readOperand] read  0 from register 0 : 0 @( 0 , 0 )
IADD: Adding 0 (src1) + 0 (src2) = 0
PC+4  1
Post run ADD et.al. @( 0 , 0 )
 55.000000, Device.Tile[0][0].Core, Inst {[{ADD {[{false R $1}]} {[{false R 0} {false R $0}]}}]}
 56.000000, Device.Tile[0][0].Core, inst: {[{LDD {[{false R South}]} {[{false R $1}]}}]} inst_length: 1
Pre run LDD et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst LDD @( 0 , 0 ): true
[readOperand] read  0 from register 1 : 0 @( 0 , 0 )
PC+4  2
End of block at  -1
Post run LDD et.al. @( 0 , 0 )
 56.000000, Device.Tile[0][0].Core, Inst {[{LDD {[{false R South}]} {[{false R $1}]}}]}
 56.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): false
 56.000000, Device.Tile[0][1].Core, Recv 0 Device.Tile[0][0].Core.East->Device.Tile[0][1].Core.West, Color 0
 57.000000, Device.Tile[0][0].Core, Send 3 Device.Tile[0][0].Core.South->Device.Tile[1][0].Core.North, Color 0
 57.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
 57.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): true
operand.Impl West
[ReadOperand] read 0 from port West : 0 @( 1 , 0 )
IADD: Adding 1 (src1) + 0 (src2) = 1
PC+4  2
Post run ADD et.al. @( 1 , 0 )
 57.000000, Device.Tile[0][1].Core, Inst {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]}
 58.000000, Device.Tile[0][1].Core, Send 1 Device.Tile[0][1].Core.South->Device.Tile[1][1].Core.North, Color 0
 58.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
 58.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
 58.000000, Device.Tile[1][0].Core, inst: {[{ADD {[{false R $0}]} {[{false R 2} {false R North}]}}]} inst_length: 1
Pre run ADD et.al. @( 0 , 1 )
[CheckFlags] checking flags for inst ADD @( 0 , 1 ): false
 58.000000, Device.Tile[1][0].Core, Recv 3 Device.Tile[0][0].Core.South->Device.Tile[1][0].Core.North, Color 0
 59.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
 59.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
 59.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
 59.000000, Device.Tile[1][1].Core, Recv 1 Device.Tile[0][1].Core.South->Device.Tile[1][1].Core.North, Color 0
 59.000000, Device.Tile[1][0].Core, inst: {[{ADD {[{false R $0}]} {[{false R 2} {false R North}]}}]} inst_length: 1
Pre run ADD et.al. @( 0 , 1 )
[CheckFlags] checking flags for inst ADD @( 0 , 1 ): true
operand.Impl North
[ReadOperand] read 3 from port North : 3 @( 0 , 1 )
IADD: Adding 2 (src1) + 3 (src2) = 5
PC+4  0
Post run ADD et.al. @( 0 , 1 )
 59.000000, Device.Tile[1][0].Core, Inst {[{ADD {[{false R $0}]} {[{false R 2} {false R North}]}}]}
 60.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): true
operand.Impl North
[ReadOperand] read 1 from port North : 1 @( 1 , 1 )
PC+4  0
End of block at  -1
Post run LT_EX et.al. @( 1 , 1 )
 60.000000, Device.Tile[1][1].Core, Inst {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]}
 60.000000, Device.Tile[1][0].Core, inst: {[{LDD {[{false R $1}]} {[{false R $0}]}}]} inst_length: 1
Pre run LDD et.al. @( 0 , 1 )
[CheckFlags] checking flags for inst LDD @( 0 , 1 ): true
[readOperand] read  5 from register 0 : 5 @( 0 , 1 )
PC+4  1
Post run LDD et.al. @( 0 , 1 )
 60.000000, Device.Tile[1][0].Core, Inst {[{LDD {[{false R $1}]} {[{false R $0}]}}]}
 60.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
 61.000000, Device.Tile[1][0].Core, inst: {[{MUL {[{false R South}]} {[{false R $1} {false R North}]}}]} inst_length: 1
Pre run MUL et.al. @( 0 , 1 )
[CheckFlags] checking flags for inst MUL @( 0 , 1 ): false
 61.000000, Device.Tile[1][1].Core, Send 1 Device.Tile[1][1].Core.North->Device.Tile[0][1].Core.South, Color 0
 61.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
 62.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
 62.000000, Device.Tile[0][1].Core, Recv 1 Device.Tile[1][1].Core.North->Device.Tile[0][1].Core.South, Color 0
 62.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
 63.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): true
[readOperand] read  0 from register 0 : 0 @( 1 , 0 )
operand.Impl South
[ReadOperand] read 1 from port South : 1 @( 1 , 0 )
PC+4  3
Post run GPRED et.al. @( 1 , 0 )
 63.000000, Device.Tile[0][1].Core, Inst {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]}
 63.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
 64.000000, Device.Tile[0][1].Core, Send 0 Device.Tile[0][1].Core.West->Device.Tile[0][0].Core.East, Color 0
 64.000000, Device.Tile[0][1].Core, inst: {[{JMP {[]} {[{false R 2}]}}]} inst_length: 1
Pre run JMP et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst JMP @( 1 , 0 ): true
Post run JMP et.al. @( 1 , 0 )
 64.000000, Device.Tile[0][1].Core, Inst {[{JMP {[]} {[{false R 2}]}}]}
 65.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): false
 65.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
 65.000000, Device.Tile[0][0].Core, Recv 0 Device.Tile[0][1].Core.West->Device.Tile[0][0].Core.East, Color 0
 66.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): false
 66.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): true
operand.Impl East
[ReadOperand] read 0 from port East : 0 @( 0 , 0 )
PC+4  0
Post run PHI_CONST et.al. @( 0 , 0 )
 66.000000, Device.Tile[0][0].Core, Inst {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]}
 67.000000, Device.Tile[0][0].Core, Send 0 Device.Tile[0][0].Core.East->Device.Tile[0][1].Core.West, Color 0
 67.000000, Device.Tile[0][0].Core, inst: {[{ADD {[{false R $1}]} {[{false R 0} {false R $0}]}}]} inst_length: 1
Pre run ADD et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst ADD @( 0 , 0 ): true
[readOperand] read  0 from register 0 : 0 @( 0 , 0 )
IADD: Adding 0 (src1) + 0 (src2) = 0
PC+4  1
Post run ADD et.al. @( 0 , 0 )
 67.000000, Device.Tile[0][0].Core, Inst {[{ADD {[{false R $1}]} {[{false R 0} {false R $0}]}}]}
 68.000000, Device.Tile[0][0].Core, inst: {[{LDD {[{false R South}]} {[{false R $1}]}}]} inst_length: 1
Pre run LDD et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst LDD @( 0 , 0 ): true
[readOperand] read  0 from register 1 : 0 @( 0 , 0 )
PC+4  2
End of block at  -1
Post run LDD et.al. @( 0 , 0 )
 68.000000, Device.Tile[0][0].Core, Inst {[{LDD {[{false R South}]} {[{false R $1}]}}]}
 68.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): false
 68.000000, Device.Tile[0][1].Core, Recv 0 Device.Tile[0][0].Core.East->Device.Tile[0][1].Core.West, Color 0
 69.000000, Device.Tile[0][0].Core, Send 3 Device.Tile[0][0].Core.South->Device.Tile[1][0].Core.North, Color 0
 69.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
 69.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): true
operand.Impl West
[ReadOperand] read 0 from port West : 0 @( 1 , 0 )
IADD: Adding 1 (src1) + 0 (src2) = 1
PC+4  2
Post run ADD et.al. @( 1 , 0 )
 69.000000, Device.Tile[0][1].Core, Inst {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]}
 70.000000, Device.Tile[0][1].Core, Send 1 Device.Tile[0][1].Core.South->Device.Tile[1][1].Core.North, Color 0
 70.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
 70.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
 70.000000, Device.Tile[1][0].Core, inst: {[{MUL {[{false R South}]} {[{false R $1} {false R North}]}}]} inst_length: 1
Pre run MUL et.al. @( 0 , 1 )
[CheckFlags] checking flags for inst MUL @( 0 , 1 ): false
 70.000000, Device.Tile[1][0].Core, Recv 3 Device.Tile[0][0].Core.South->Device.Tile[1][0].Core.North, Color 0
 71.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
 71.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
 71.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
 71.000000, Device.Tile[1][1].Core, Recv 1 Device.Tile[0][1].Core.South->Device.Tile[1][1].Core.North, Color 0
 71.000000, Device.Tile[1][0].Core, inst: {[{MUL {[{false R South}]} {[{false R $1} {false R North}]}}]} inst_length: 1
Pre run MUL et.al. @( 0 , 1 )
[CheckFlags] checking flags for inst MUL @( 0 , 1 ): true
[readOperand] read  0 from register 1 : 0 @( 0 , 1 )
operand.Impl North
[ReadOperand] read 3 from port North : 3 @( 0 , 1 )
PC+4  2
End of block at  -1
Post run MUL et.al. @( 0 , 1 )
 71.000000, Device.Tile[1][0].Core, Inst {[{MUL {[{false R South}]} {[{false R $1} {false R North}]}}]}
 72.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): true
operand.Impl North
[ReadOperand] read 1 from port North : 1 @( 1 , 1 )
PC+4  0
End of block at  -1
Post run LT_EX et.al. @( 1 , 1 )
 72.000000, Device.Tile[1][1].Core, Inst {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]}
 72.000000, Device.Tile[1][0].Core, Send 0 Device.Tile[1][0].Core.South->Device.Tile[2][0].Core.North, Color 0
 72.000000, Device.Tile[1][0].Core, inst: {[{ADD {[{false R $0}]} {[{false R 2} {false R North}]}}]} inst_length: 1
Pre run ADD et.al. @( 0 , 1 )
[CheckFlags] checking flags for inst ADD @( 0 , 1 ): false
 72.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
 73.000000, Device.Tile[1][1].Core, Send 1 Device.Tile[1][1].Core.North->Device.Tile[0][1].Core.South, Color 0
 73.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
 73.000000, Device.Tile[1][0].Core, inst: {[{ADD {[{false R $0}]} {[{false R 2} {false R North}]}}]} inst_length: 1
Pre run ADD et.al. @( 0 , 1 )
[CheckFlags] checking flags for inst ADD @( 0 , 1 ): false
 73.000000, Device.Tile[2][0].Core, inst: {[{ADD {[{false R $0} {false R East}]} {[{false R East} {false R North}]}}]} inst_length: 1
Pre run ADD et.al. @( 0 , 2 )
[CheckFlags] checking flags for inst ADD @( 0 , 2 ): false
 74.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
 74.000000, Device.Tile[0][1].Core, Recv 1 Device.Tile[1][1].Core.North->Device.Tile[0][1].Core.South, Color 0
 74.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
 75.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): true
[readOperand] read  0 from register 0 : 0 @( 1 , 0 )
operand.Impl South
[ReadOperand] read 1 from port South : 1 @( 1 , 0 )
PC+4  3
Post run GPRED et.al. @( 1 , 0 )
 75.000000, Device.Tile[0][1].Core, Inst {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]}
 75.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
 76.000000, Device.Tile[0][1].Core, Send 0 Device.Tile[0][1].Core.West->Device.Tile[0][0].Core.East, Color 0
 76.000000, Device.Tile[0][1].Core, inst: {[{JMP {[]} {[{false R 2}]}}]} inst_length: 1
Pre run JMP et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst JMP @( 1 , 0 ): true
Post run JMP et.al. @( 1 , 0 )
 76.000000, Device.Tile[0][1].Core, Inst {[{JMP {[]} {[{false R 2}]}}]}
 77.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): false
 77.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
 77.000000, Device.Tile[0][0].Core, Recv 0 Device.Tile[0][1].Core.West->Device.Tile[0][0].Core.East, Color 0
 78.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): false
 78.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): true
operand.Impl East
[ReadOperand] read 0 from port East : 0 @( 0 , 0 )
PC+4  0
Post run PHI_CONST et.al. @( 0 , 0 )
 78.000000, Device.Tile[0][0].Core, Inst {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]}
 79.000000, Device.Tile[0][0].Core, Send 0 Device.Tile[0][0].Core.East->Device.Tile[0][1].Core.West, Color 0
 79.000000, Device.Tile[0][0].Core, inst: {[{ADD {[{false R $1}]} {[{false R 0} {false R $0}]}}]} inst_length: 1
Pre run ADD et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst ADD @( 0 , 0 ): true
[readOperand] read  0 from register 0 : 0 @( 0 , 0 )
IADD: Adding 0 (src1) + 0 (src2) = 0
PC+4  1
Post run ADD et.al. @( 0 , 0 )
 79.000000, Device.Tile[0][0].Core, Inst {[{ADD {[{false R $1}]} {[{false R 0} {false R $0}]}}]}
 80.000000, Device.Tile[0][0].Core, inst: {[{LDD {[{false R South}]} {[{false R $1}]}}]} inst_length: 1
Pre run LDD et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst LDD @( 0 , 0 ): true
[readOperand] read  0 from register 1 : 0 @( 0 , 0 )
PC+4  2
End of block at  -1
Post run LDD et.al. @( 0 , 0 )
 80.000000, Device.Tile[0][0].Core, Inst {[{LDD {[{false R South}]} {[{false R $1}]}}]}
 80.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): false
 80.000000, Device.Tile[0][1].Core, Recv 0 Device.Tile[0][0].Core.East->Device.Tile[0][1].Core.West, Color 0
 81.000000, Device.Tile[0][0].Core, Send 3 Device.Tile[0][0].Core.South->Device.Tile[1][0].Core.North, Color 0
 81.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
 81.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): true
operand.Impl West
[ReadOperand] read 0 from port West : 0 @( 1 , 0 )
IADD: Adding 1 (src1) + 0 (src2) = 1
PC+4  2
Post run ADD et.al. @( 1 , 0 )
 81.000000, Device.Tile[0][1].Core, Inst {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]}
 82.000000, Device.Tile[0][1].Core, Send 1 Device.Tile[0][1].Core.South->Device.Tile[1][1].Core.North, Color 0
 82.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
 82.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
 82.000000, Device.Tile[1][0].Core, inst: {[{ADD {[{false R $0}]} {[{false R 2} {false R North}]}}]} inst_length: 1
Pre run ADD et.al. @( 0 , 1 )
[CheckFlags] checking flags for inst ADD @( 0 , 1 ): false
 82.000000, Device.Tile[1][0].Core, Recv 3 Device.Tile[0][0].Core.South->Device.Tile[1][0].Core.North, Color 0
 83.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
 83.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
 83.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
 83.000000, Device.Tile[1][1].Core, Recv 1 Device.Tile[0][1].Core.South->Device.Tile[1][1].Core.North, Color 0
 83.000000, Device.Tile[1][0].Core, inst: {[{ADD {[{false R $0}]} {[{false R 2} {false R North}]}}]} inst_length: 1
Pre run ADD et.al. @( 0 , 1 )
[CheckFlags] checking flags for inst ADD @( 0 , 1 ): true
operand.Impl North
[ReadOperand] read 3 from port North : 3 @( 0 , 1 )
IADD: Adding 2 (src1) + 3 (src2) = 5
PC+4  0
Post run ADD et.al. @( 0 , 1 )
 83.000000, Device.Tile[1][0].Core, Inst {[{ADD {[{false R $0}]} {[{false R 2} {false R North}]}}]}
 84.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): true
operand.Impl North
[ReadOperand] read 1 from port North : 1 @( 1 , 1 )
PC+4  0
End of block at  -1
Post run LT_EX et.al. @( 1 , 1 )
 84.000000, Device.Tile[1][1].Core, Inst {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]}
 84.000000, Device.Tile[1][0].Core, inst: {[{LDD {[{false R $1}]} {[{false R $0}]}}]} inst_length: 1
Pre run LDD et.al. @( 0 , 1 )
[CheckFlags] checking flags for inst LDD @( 0 , 1 ): true
[readOperand] read  5 from register 0 : 5 @( 0 , 1 )
PC+4  1
Post run LDD et.al. @( 0 , 1 )
 84.000000, Device.Tile[1][0].Core, Inst {[{LDD {[{false R $1}]} {[{false R $0}]}}]}
 84.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
 85.000000, Device.Tile[1][0].Core, inst: {[{MUL {[{false R South}]} {[{false R $1} {false R North}]}}]} inst_length: 1
Pre run MUL et.al. @( 0 , 1 )
[CheckFlags] checking flags for inst MUL @( 0 , 1 ): false
 85.000000, Device.Tile[1][1].Core, Send 1 Device.Tile[1][1].Core.North->Device.Tile[0][1].Core.South, Color 0
 85.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
 86.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
 86.000000, Device.Tile[0][1].Core, Recv 1 Device.Tile[1][1].Core.North->Device.Tile[0][1].Core.South, Color 0
 86.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
 87.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): true
[readOperand] read  0 from register 0 : 0 @( 1 , 0 )
operand.Impl South
[ReadOperand] read 1 from port South : 1 @( 1 , 0 )
PC+4  3
Post run GPRED et.al. @( 1 , 0 )
 87.000000, Device.Tile[0][1].Core, Inst {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]}
 87.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
 88.000000, Device.Tile[0][1].Core, Send 0 Device.Tile[0][1].Core.West->Device.Tile[0][0].Core.East, Color 0
 88.000000, Device.Tile[0][1].Core, inst: {[{JMP {[]} {[{false R 2}]}}]} inst_length: 1
Pre run JMP et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst JMP @( 1 , 0 ): true
Post run JMP et.al. @( 1 , 0 )
 88.000000, Device.Tile[0][1].Core, Inst {[{JMP {[]} {[{false R 2}]}}]}
 89.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): false
 89.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
 89.000000, Device.Tile[0][0].Core, Recv 0 Device.Tile[0][1].Core.West->Device.Tile[0][0].Core.East, Color 0
 90.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): false
 90.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): true
operand.Impl East
[ReadOperand] read 0 from port East : 0 @( 0 , 0 )
PC+4  0
Post run PHI_CONST et.al. @( 0 , 0 )
 90.000000, Device.Tile[0][0].Core, Inst {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]}
 91.000000, Device.Tile[0][0].Core, Send 0 Device.Tile[0][0].Core.East->Device.Tile[0][1].Core.West, Color 0
 91.000000, Device.Tile[0][0].Core, inst: {[{ADD {[{false R $1}]} {[{false R 0} {false R $0}]}}]} inst_length: 1
Pre run ADD et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst ADD @( 0 , 0 ): true
[readOperand] read  0 from register 0 : 0 @( 0 , 0 )
IADD: Adding 0 (src1) + 0 (src2) = 0
PC+4  1
Post run ADD et.al. @( 0 , 0 )
 91.000000, Device.Tile[0][0].Core, Inst {[{ADD {[{false R $1}]} {[{false R 0} {false R $0}]}}]}
 92.000000, Device.Tile[0][0].Core, inst: {[{LDD {[{false R South}]} {[{false R $1}]}}]} inst_length: 1
Pre run LDD et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst LDD @( 0 , 0 ): true
[readOperand] read  0 from register 1 : 0 @( 0 , 0 )
PC+4  2
End of block at  -1
Post run LDD et.al. @( 0 , 0 )
 92.000000, Device.Tile[0][0].Core, Inst {[{LDD {[{false R South}]} {[{false R $1}]}}]}
 92.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): false
 92.000000, Device.Tile[0][1].Core, Recv 0 Device.Tile[0][0].Core.East->Device.Tile[0][1].Core.West, Color 0
 93.000000, Device.Tile[0][0].Core, Send 3 Device.Tile[0][0].Core.South->Device.Tile[1][0].Core.North, Color 0
 93.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
 93.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): true
operand.Impl West
[ReadOperand] read 0 from port West : 0 @( 1 , 0 )
IADD: Adding 1 (src1) + 0 (src2) = 1
PC+4  2
Post run ADD et.al. @( 1 , 0 )
 93.000000, Device.Tile[0][1].Core, Inst {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]}
 94.000000, Device.Tile[0][1].Core, Send 1 Device.Tile[0][1].Core.South->Device.Tile[1][1].Core.North, Color 0
 94.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
 94.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
 94.000000, Device.Tile[1][0].Core, inst: {[{MUL {[{false R South}]} {[{false R $1} {false R North}]}}]} inst_length: 1
Pre run MUL et.al. @( 0 , 1 )
[CheckFlags] checking flags for inst MUL @( 0 , 1 ): false
 94.000000, Device.Tile[1][0].Core, Recv 3 Device.Tile[0][0].Core.South->Device.Tile[1][0].Core.North, Color 0
 95.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
 95.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
 95.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
 95.000000, Device.Tile[1][1].Core, Recv 1 Device.Tile[0][1].Core.South->Device.Tile[1][1].Core.North, Color 0
 95.000000, Device.Tile[1][0].Core, inst: {[{MUL {[{false R South}]} {[{false R $1} {false R North}]}}]} inst_length: 1
Pre run MUL et.al. @( 0 , 1 )
[CheckFlags] checking flags for inst MUL @( 0 , 1 ): true
[readOperand] read  0 from register 1 : 0 @( 0 , 1 )
operand.Impl North
[ReadOperand] read 3 from port North : 3 @( 0 , 1 )
PC+4  2
End of block at  -1
Post run MUL et.al. @( 0 , 1 )
 95.000000, Device.Tile[1][0].Core, Inst {[{MUL {[{false R South}]} {[{false R $1} {false R North}]}}]}
 96.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): true
operand.Impl North
[ReadOperand] read 1 from port North : 1 @( 1 , 1 )
PC+4  0
End of block at  -1
Post run LT_EX et.al. @( 1 , 1 )
 96.000000, Device.Tile[1][1].Core, Inst {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]}
 96.000000, Device.Tile[1][0].Core, Send 0 Device.Tile[1][0].Core.South->Device.Tile[2][0].Core.North, Color 0
 96.000000, Device.Tile[1][0].Core, inst: {[{ADD {[{false R $0}]} {[{false R 2} {false R North}]}}]} inst_length: 1
Pre run ADD et.al. @( 0 , 1 )
[CheckFlags] checking flags for inst ADD @( 0 , 1 ): false
 96.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
 97.000000, Device.Tile[1][1].Core, Send 1 Device.Tile[1][1].Core.North->Device.Tile[0][1].Core.South, Color 0
 97.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
 98.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
 98.000000, Device.Tile[0][1].Core, Recv 1 Device.Tile[1][1].Core.North->Device.Tile[0][1].Core.South, Color 0
 98.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
 99.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): true
[readOperand] read  0 from register 0 : 0 @( 1 , 0 )
operand.Impl South
[ReadOperand] read 1 from port South : 1 @( 1 , 0 )
PC+4  3
Post run GPRED et.al. @( 1 , 0 )
 99.000000, Device.Tile[0][1].Core, Inst {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]}
 99.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
100.000000, Device.Tile[0][1].Core, Send 0 Device.Tile[0][1].Core.West->Device.Tile[0][0].Core.East, Color 0
100.000000, Device.Tile[0][1].Core, inst: {[{JMP {[]} {[{false R 2}]}}]} inst_length: 1
Pre run JMP et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst JMP @( 1 , 0 ): true
Post run JMP et.al. @( 1 , 0 )
100.000000, Device.Tile[0][1].Core, Inst {[{JMP {[]} {[{false R 2}]}}]}
101.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): false
101.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
101.000000, Device.Tile[0][0].Core, Recv 0 Device.Tile[0][1].Core.West->Device.Tile[0][0].Core.East, Color 0
102.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): false
102.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): true
operand.Impl East
[ReadOperand] read 0 from port East : 0 @( 0 , 0 )
PC+4  0
Post run PHI_CONST et.al. @( 0 , 0 )
102.000000, Device.Tile[0][0].Core, Inst {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]}
103.000000, Device.Tile[0][0].Core, Send 0 Device.Tile[0][0].Core.East->Device.Tile[0][1].Core.West, Color 0
103.000000, Device.Tile[0][0].Core, inst: {[{ADD {[{false R $1}]} {[{false R 0} {false R $0}]}}]} inst_length: 1
Pre run ADD et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst ADD @( 0 , 0 ): true
[readOperand] read  0 from register 0 : 0 @( 0 , 0 )
IADD: Adding 0 (src1) + 0 (src2) = 0
PC+4  1
Post run ADD et.al. @( 0 , 0 )
103.000000, Device.Tile[0][0].Core, Inst {[{ADD {[{false R $1}]} {[{false R 0} {false R $0}]}}]}
104.000000, Device.Tile[0][0].Core, inst: {[{LDD {[{false R South}]} {[{false R $1}]}}]} inst_length: 1
Pre run LDD et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst LDD @( 0 , 0 ): true
[readOperand] read  0 from register 1 : 0 @( 0 , 0 )
PC+4  2
End of block at  -1
Post run LDD et.al. @( 0 , 0 )
104.000000, Device.Tile[0][0].Core, Inst {[{LDD {[{false R South}]} {[{false R $1}]}}]}
104.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): false
104.000000, Device.Tile[0][1].Core, Recv 0 Device.Tile[0][0].Core.East->Device.Tile[0][1].Core.West, Color 0
105.000000, Device.Tile[0][0].Core, Send 3 Device.Tile[0][0].Core.South->Device.Tile[1][0].Core.North, Color 0
105.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
105.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): true
operand.Impl West
[ReadOperand] read 0 from port West : 0 @( 1 , 0 )
IADD: Adding 1 (src1) + 0 (src2) = 1
PC+4  2
Post run ADD et.al. @( 1 , 0 )
105.000000, Device.Tile[0][1].Core, Inst {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]}
106.000000, Device.Tile[0][1].Core, Send 1 Device.Tile[0][1].Core.South->Device.Tile[1][1].Core.North, Color 0
106.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
106.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
106.000000, Device.Tile[1][0].Core, inst: {[{ADD {[{false R $0}]} {[{false R 2} {false R North}]}}]} inst_length: 1
Pre run ADD et.al. @( 0 , 1 )
[CheckFlags] checking flags for inst ADD @( 0 , 1 ): false
106.000000, Device.Tile[1][0].Core, Recv 3 Device.Tile[0][0].Core.South->Device.Tile[1][0].Core.North, Color 0
107.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
107.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
107.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
107.000000, Device.Tile[1][1].Core, Recv 1 Device.Tile[0][1].Core.South->Device.Tile[1][1].Core.North, Color 0
107.000000, Device.Tile[1][0].Core, inst: {[{ADD {[{false R $0}]} {[{false R 2} {false R North}]}}]} inst_length: 1
Pre run ADD et.al. @( 0 , 1 )
[CheckFlags] checking flags for inst ADD @( 0 , 1 ): true
operand.Impl North
[ReadOperand] read 3 from port North : 3 @( 0 , 1 )
IADD: Adding 2 (src1) + 3 (src2) = 5
PC+4  0
Post run ADD et.al. @( 0 , 1 )
107.000000, Device.Tile[1][0].Core, Inst {[{ADD {[{false R $0}]} {[{false R 2} {false R North}]}}]}
108.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): true
operand.Impl North
[ReadOperand] read 1 from port North : 1 @( 1 , 1 )
PC+4  0
End of block at  -1
Post run LT_EX et.al. @( 1 , 1 )
108.000000, Device.Tile[1][1].Core, Inst {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]}
108.000000, Device.Tile[1][0].Core, inst: {[{LDD {[{false R $1}]} {[{false R $0}]}}]} inst_length: 1
Pre run LDD et.al. @( 0 , 1 )
[CheckFlags] checking flags for inst LDD @( 0 , 1 ): true
[readOperand] read  5 from register 0 : 5 @( 0 , 1 )
PC+4  1
Post run LDD et.al. @( 0 , 1 )
108.000000, Device.Tile[1][0].Core, Inst {[{LDD {[{false R $1}]} {[{false R $0}]}}]}
108.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
109.000000, Device.Tile[1][0].Core, inst: {[{MUL {[{false R South}]} {[{false R $1} {false R North}]}}]} inst_length: 1
Pre run MUL et.al. @( 0 , 1 )
[CheckFlags] checking flags for inst MUL @( 0 , 1 ): false
109.000000, Device.Tile[1][1].Core, Send 1 Device.Tile[1][1].Core.North->Device.Tile[0][1].Core.South, Color 0
109.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
110.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
110.000000, Device.Tile[0][1].Core, Recv 1 Device.Tile[1][1].Core.North->Device.Tile[0][1].Core.South, Color 0
110.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
111.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): true
[readOperand] read  0 from register 0 : 0 @( 1 , 0 )
operand.Impl South
[ReadOperand] read 1 from port South : 1 @( 1 , 0 )
PC+4  3
Post run GPRED et.al. @( 1 , 0 )
111.000000, Device.Tile[0][1].Core, Inst {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]}
111.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
112.000000, Device.Tile[0][1].Core, Send 0 Device.Tile[0][1].Core.West->Device.Tile[0][0].Core.East, Color 0
112.000000, Device.Tile[0][1].Core, inst: {[{JMP {[]} {[{false R 2}]}}]} inst_length: 1
Pre run JMP et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst JMP @( 1 , 0 ): true
Post run JMP et.al. @( 1 , 0 )
112.000000, Device.Tile[0][1].Core, Inst {[{JMP {[]} {[{false R 2}]}}]}
113.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): false
113.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
113.000000, Device.Tile[0][0].Core, Recv 0 Device.Tile[0][1].Core.West->Device.Tile[0][0].Core.East, Color 0
114.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): false
114.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): true
operand.Impl East
[ReadOperand] read 0 from port East : 0 @( 0 , 0 )
PC+4  0
Post run PHI_CONST et.al. @( 0 , 0 )
114.000000, Device.Tile[0][0].Core, Inst {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]}
115.000000, Device.Tile[0][0].Core, Send 0 Device.Tile[0][0].Core.East->Device.Tile[0][1].Core.West, Color 0
115.000000, Device.Tile[0][0].Core, inst: {[{ADD {[{false R $1}]} {[{false R 0} {false R $0}]}}]} inst_length: 1
Pre run ADD et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst ADD @( 0 , 0 ): true
[readOperand] read  0 from register 0 : 0 @( 0 , 0 )
IADD: Adding 0 (src1) + 0 (src2) = 0
PC+4  1
Post run ADD et.al. @( 0 , 0 )
115.000000, Device.Tile[0][0].Core, Inst {[{ADD {[{false R $1}]} {[{false R 0} {false R $0}]}}]}
116.000000, Device.Tile[0][0].Core, inst: {[{LDD {[{false R South}]} {[{false R $1}]}}]} inst_length: 1
Pre run LDD et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst LDD @( 0 , 0 ): true
[readOperand] read  0 from register 1 : 0 @( 0 , 0 )
PC+4  2
End of block at  -1
Post run LDD et.al. @( 0 , 0 )
116.000000, Device.Tile[0][0].Core, Inst {[{LDD {[{false R South}]} {[{false R $1}]}}]}
116.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): false
116.000000, Device.Tile[0][1].Core, Recv 0 Device.Tile[0][0].Core.East->Device.Tile[0][1].Core.West, Color 0
117.000000, Device.Tile[0][0].Core, Send 3 Device.Tile[0][0].Core.South->Device.Tile[1][0].Core.North, Color 0
117.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
117.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): true
operand.Impl West
[ReadOperand] read 0 from port West : 0 @( 1 , 0 )
IADD: Adding 1 (src1) + 0 (src2) = 1
PC+4  2
Post run ADD et.al. @( 1 , 0 )
117.000000, Device.Tile[0][1].Core, Inst {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]}
118.000000, Device.Tile[0][1].Core, Send 1 Device.Tile[0][1].Core.South->Device.Tile[1][1].Core.North, Color 0
118.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
118.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
118.000000, Device.Tile[1][0].Core, inst: {[{MUL {[{false R South}]} {[{false R $1} {false R North}]}}]} inst_length: 1
Pre run MUL et.al. @( 0 , 1 )
[CheckFlags] checking flags for inst MUL @( 0 , 1 ): false
118.000000, Device.Tile[1][0].Core, Recv 3 Device.Tile[0][0].Core.South->Device.Tile[1][0].Core.North, Color 0
119.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
119.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
119.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
119.000000, Device.Tile[1][1].Core, Recv 1 Device.Tile[0][1].Core.South->Device.Tile[1][1].Core.North, Color 0
119.000000, Device.Tile[1][0].Core, inst: {[{MUL {[{false R South}]} {[{false R $1} {false R North}]}}]} inst_length: 1
Pre run MUL et.al. @( 0 , 1 )
[CheckFlags] checking flags for inst MUL @( 0 , 1 ): true
[readOperand] read  0 from register 1 : 0 @( 0 , 1 )
operand.Impl North
[ReadOperand] read 3 from port North : 3 @( 0 , 1 )
PC+4  2
End of block at  -1
Post run MUL et.al. @( 0 , 1 )
119.000000, Device.Tile[1][0].Core, Inst {[{MUL {[{false R South}]} {[{false R $1} {false R North}]}}]}
120.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): true
operand.Impl North
[ReadOperand] read 1 from port North : 1 @( 1 , 1 )
PC+4  0
End of block at  -1
Post run LT_EX et.al. @( 1 , 1 )
120.000000, Device.Tile[1][1].Core, Inst {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]}
120.000000, Device.Tile[1][0].Core, inst: {[{ADD {[{false R $0}]} {[{false R 2} {false R North}]}}]} inst_length: 1
Pre run ADD et.al. @( 0 , 1 )
[CheckFlags] checking flags for inst ADD @( 0 , 1 ): false
120.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
121.000000, Device.Tile[1][1].Core, Send 1 Device.Tile[1][1].Core.North->Device.Tile[0][1].Core.South, Color 0
121.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
122.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
122.000000, Device.Tile[0][1].Core, Recv 1 Device.Tile[1][1].Core.North->Device.Tile[0][1].Core.South, Color 0
122.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
123.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): true
[readOperand] read  0 from register 0 : 0 @( 1 , 0 )
operand.Impl South
[ReadOperand] read 1 from port South : 1 @( 1 , 0 )
PC+4  3
Post run GPRED et.al. @( 1 , 0 )
123.000000, Device.Tile[0][1].Core, Inst {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]}
123.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
124.000000, Device.Tile[0][1].Core, Send 0 Device.Tile[0][1].Core.West->Device.Tile[0][0].Core.East, Color 0
124.000000, Device.Tile[0][1].Core, inst: {[{JMP {[]} {[{false R 2}]}}]} inst_length: 1
Pre run JMP et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst JMP @( 1 , 0 ): true
Post run JMP et.al. @( 1 , 0 )
124.000000, Device.Tile[0][1].Core, Inst {[{JMP {[]} {[{false R 2}]}}]}
125.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): false
125.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
125.000000, Device.Tile[0][0].Core, Recv 0 Device.Tile[0][1].Core.West->Device.Tile[0][0].Core.East, Color 0
126.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): false
126.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): true
operand.Impl East
[ReadOperand] read 0 from port East : 0 @( 0 , 0 )
PC+4  0
Post run PHI_CONST et.al. @( 0 , 0 )
126.000000, Device.Tile[0][0].Core, Inst {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]}
127.000000, Device.Tile[0][0].Core, Send 0 Device.Tile[0][0].Core.East->Device.Tile[0][1].Core.West, Color 0
127.000000, Device.Tile[0][0].Core, inst: {[{ADD {[{false R $1}]} {[{false R 0} {false R $0}]}}]} inst_length: 1
Pre run ADD et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst ADD @( 0 , 0 ): true
[readOperand] read  0 from register 0 : 0 @( 0 , 0 )
IADD: Adding 0 (src1) + 0 (src2) = 0
PC+4  1
Post run ADD et.al. @( 0 , 0 )
127.000000, Device.Tile[0][0].Core, Inst {[{ADD {[{false R $1}]} {[{false R 0} {false R $0}]}}]}
128.000000, Device.Tile[0][0].Core, inst: {[{LDD {[{false R South}]} {[{false R $1}]}}]} inst_length: 1
Pre run LDD et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst LDD @( 0 , 0 ): true
[readOperand] read  0 from register 1 : 0 @( 0 , 0 )
PC+4  2
End of block at  -1
Post run LDD et.al. @( 0 , 0 )
128.000000, Device.Tile[0][0].Core, Inst {[{LDD {[{false R South}]} {[{false R $1}]}}]}
128.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): false
128.000000, Device.Tile[0][1].Core, Recv 0 Device.Tile[0][0].Core.East->Device.Tile[0][1].Core.West, Color 0
129.000000, Device.Tile[0][0].Core, Send 3 Device.Tile[0][0].Core.South->Device.Tile[1][0].Core.North, Color 0
129.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
129.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): true
operand.Impl West
[ReadOperand] read 0 from port West : 0 @( 1 , 0 )
IADD: Adding 1 (src1) + 0 (src2) = 1
PC+4  2
Post run ADD et.al. @( 1 , 0 )
129.000000, Device.Tile[0][1].Core, Inst {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]}
130.000000, Device.Tile[0][1].Core, Send 1 Device.Tile[0][1].Core.South->Device.Tile[1][1].Core.North, Color 0
130.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
130.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
130.000000, Device.Tile[1][0].Core, inst: {[{ADD {[{false R $0}]} {[{false R 2} {false R North}]}}]} inst_length: 1
Pre run ADD et.al. @( 0 , 1 )
[CheckFlags] checking flags for inst ADD @( 0 , 1 ): false
130.000000, Device.Tile[1][0].Core, Recv 3 Device.Tile[0][0].Core.South->Device.Tile[1][0].Core.North, Color 0
131.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
131.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
131.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
131.000000, Device.Tile[1][1].Core, Recv 1 Device.Tile[0][1].Core.South->Device.Tile[1][1].Core.North, Color 0
131.000000, Device.Tile[1][0].Core, inst: {[{ADD {[{false R $0}]} {[{false R 2} {false R North}]}}]} inst_length: 1
Pre run ADD et.al. @( 0 , 1 )
[CheckFlags] checking flags for inst ADD @( 0 , 1 ): true
operand.Impl North
[ReadOperand] read 3 from port North : 3 @( 0 , 1 )
IADD: Adding 2 (src1) + 3 (src2) = 5
PC+4  0
Post run ADD et.al. @( 0 , 1 )
131.000000, Device.Tile[1][0].Core, Inst {[{ADD {[{false R $0}]} {[{false R 2} {false R North}]}}]}
132.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): true
operand.Impl North
[ReadOperand] read 1 from port North : 1 @( 1 , 1 )
PC+4  0
End of block at  -1
Post run LT_EX et.al. @( 1 , 1 )
132.000000, Device.Tile[1][1].Core, Inst {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]}
132.000000, Device.Tile[1][0].Core, inst: {[{LDD {[{false R $1}]} {[{false R $0}]}}]} inst_length: 1
Pre run LDD et.al. @( 0 , 1 )
[CheckFlags] checking flags for inst LDD @( 0 , 1 ): true
[readOperand] read  5 from register 0 : 5 @( 0 , 1 )
PC+4  1
Post run LDD et.al. @( 0 , 1 )
132.000000, Device.Tile[1][0].Core, Inst {[{LDD {[{false R $1}]} {[{false R $0}]}}]}
132.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
133.000000, Device.Tile[1][0].Core, inst: {[{MUL {[{false R South}]} {[{false R $1} {false R North}]}}]} inst_length: 1
Pre run MUL et.al. @( 0 , 1 )
[CheckFlags] checking flags for inst MUL @( 0 , 1 ): false
133.000000, Device.Tile[1][1].Core, Send 1 Device.Tile[1][1].Core.North->Device.Tile[0][1].Core.South, Color 0
133.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
134.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
134.000000, Device.Tile[0][1].Core, Recv 1 Device.Tile[1][1].Core.North->Device.Tile[0][1].Core.South, Color 0
134.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
135.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): true
[readOperand] read  0 from register 0 : 0 @( 1 , 0 )
operand.Impl South
[ReadOperand] read 1 from port South : 1 @( 1 , 0 )
PC+4  3
Post run GPRED et.al. @( 1 , 0 )
135.000000, Device.Tile[0][1].Core, Inst {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]}
135.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
136.000000, Device.Tile[0][1].Core, Send 0 Device.Tile[0][1].Core.West->Device.Tile[0][0].Core.East, Color 0
136.000000, Device.Tile[0][1].Core, inst: {[{JMP {[]} {[{false R 2}]}}]} inst_length: 1
Pre run JMP et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst JMP @( 1 , 0 ): true
Post run JMP et.al. @( 1 , 0 )
136.000000, Device.Tile[0][1].Core, Inst {[{JMP {[]} {[{false R 2}]}}]}
137.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): false
137.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
137.000000, Device.Tile[0][0].Core, Recv 0 Device.Tile[0][1].Core.West->Device.Tile[0][0].Core.East, Color 0
138.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): false
138.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): true
operand.Impl East
[ReadOperand] read 0 from port East : 0 @( 0 , 0 )
PC+4  0
Post run PHI_CONST et.al. @( 0 , 0 )
138.000000, Device.Tile[0][0].Core, Inst {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]}
139.000000, Device.Tile[0][0].Core, Send 0 Device.Tile[0][0].Core.East->Device.Tile[0][1].Core.West, Color 0
139.000000, Device.Tile[0][0].Core, inst: {[{ADD {[{false R $1}]} {[{false R 0} {false R $0}]}}]} inst_length: 1
Pre run ADD et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst ADD @( 0 , 0 ): true
[readOperand] read  0 from register 0 : 0 @( 0 , 0 )
IADD: Adding 0 (src1) + 0 (src2) = 0
PC+4  1
Post run ADD et.al. @( 0 , 0 )
139.000000, Device.Tile[0][0].Core, Inst {[{ADD {[{false R $1}]} {[{false R 0} {false R $0}]}}]}
140.000000, Device.Tile[0][0].Core, inst: {[{LDD {[{false R South}]} {[{false R $1}]}}]} inst_length: 1
Pre run LDD et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst LDD @( 0 , 0 ): true
[readOperand] read  0 from register 1 : 0 @( 0 , 0 )
PC+4  2
End of block at  -1
Post run LDD et.al. @( 0 , 0 )
140.000000, Device.Tile[0][0].Core, Inst {[{LDD {[{false R South}]} {[{false R $1}]}}]}
140.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): false
140.000000, Device.Tile[0][1].Core, Recv 0 Device.Tile[0][0].Core.East->Device.Tile[0][1].Core.West, Color 0
141.000000, Device.Tile[0][0].Core, Send 3 Device.Tile[0][0].Core.South->Device.Tile[1][0].Core.North, Color 0
141.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
141.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): true
operand.Impl West
[ReadOperand] read 0 from port West : 0 @( 1 , 0 )
IADD: Adding 1 (src1) + 0 (src2) = 1
PC+4  2
Post run ADD et.al. @( 1 , 0 )
141.000000, Device.Tile[0][1].Core, Inst {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]}
142.000000, Device.Tile[0][1].Core, Send 1 Device.Tile[0][1].Core.South->Device.Tile[1][1].Core.North, Color 0
142.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
142.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
142.000000, Device.Tile[1][0].Core, inst: {[{MUL {[{false R South}]} {[{false R $1} {false R North}]}}]} inst_length: 1
Pre run MUL et.al. @( 0 , 1 )
[CheckFlags] checking flags for inst MUL @( 0 , 1 ): false
142.000000, Device.Tile[1][0].Core, Recv 3 Device.Tile[0][0].Core.South->Device.Tile[1][0].Core.North, Color 0
143.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
143.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
143.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
143.000000, Device.Tile[1][1].Core, Recv 1 Device.Tile[0][1].Core.South->Device.Tile[1][1].Core.North, Color 0
143.000000, Device.Tile[1][0].Core, inst: {[{MUL {[{false R South}]} {[{false R $1} {false R North}]}}]} inst_length: 1
Pre run MUL et.al. @( 0 , 1 )
[CheckFlags] checking flags for inst MUL @( 0 , 1 ): false
144.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): true
operand.Impl North
[ReadOperand] read 1 from port North : 1 @( 1 , 1 )
PC+4  0
End of block at  -1
Post run LT_EX et.al. @( 1 , 1 )
144.000000, Device.Tile[1][1].Core, Inst {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]}
144.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
145.000000, Device.Tile[1][1].Core, Send 1 Device.Tile[1][1].Core.North->Device.Tile[0][1].Core.South, Color 0
145.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
146.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
146.000000, Device.Tile[0][1].Core, Recv 1 Device.Tile[1][1].Core.North->Device.Tile[0][1].Core.South, Color 0
146.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
147.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): true
[readOperand] read  0 from register 0 : 0 @( 1 , 0 )
operand.Impl South
[ReadOperand] read 1 from port South : 1 @( 1 , 0 )
PC+4  3
Post run GPRED et.al. @( 1 , 0 )
147.000000, Device.Tile[0][1].Core, Inst {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]}
147.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
148.000000, Device.Tile[0][1].Core, Send 0 Device.Tile[0][1].Core.West->Device.Tile[0][0].Core.East, Color 0
148.000000, Device.Tile[0][1].Core, inst: {[{JMP {[]} {[{false R 2}]}}]} inst_length: 1
Pre run JMP et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst JMP @( 1 , 0 ): true
Post run JMP et.al. @( 1 , 0 )
148.000000, Device.Tile[0][1].Core, Inst {[{JMP {[]} {[{false R 2}]}}]}
149.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): false
149.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
149.000000, Device.Tile[0][0].Core, Recv 0 Device.Tile[0][1].Core.West->Device.Tile[0][0].Core.East, Color 0
150.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): false
150.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): true
operand.Impl East
[ReadOperand] read 0 from port East : 0 @( 0 , 0 )
PC+4  0
Post run PHI_CONST et.al. @( 0 , 0 )
150.000000, Device.Tile[0][0].Core, Inst {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]}
151.000000, Device.Tile[0][0].Core, Send 0 Device.Tile[0][0].Core.East->Device.Tile[0][1].Core.West, Color 0
151.000000, Device.Tile[0][0].Core, inst: {[{ADD {[{false R $1}]} {[{false R 0} {false R $0}]}}]} inst_length: 1
Pre run ADD et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst ADD @( 0 , 0 ): true
[readOperand] read  0 from register 0 : 0 @( 0 , 0 )
IADD: Adding 0 (src1) + 0 (src2) = 0
PC+4  1
Post run ADD et.al. @( 0 , 0 )
151.000000, Device.Tile[0][0].Core, Inst {[{ADD {[{false R $1}]} {[{false R 0} {false R $0}]}}]}
152.000000, Device.Tile[0][0].Core, inst: {[{LDD {[{false R South}]} {[{false R $1}]}}]} inst_length: 1
Pre run LDD et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst LDD @( 0 , 0 ): true
[readOperand] read  0 from register 1 : 0 @( 0 , 0 )
PC+4  2
End of block at  -1
Post run LDD et.al. @( 0 , 0 )
152.000000, Device.Tile[0][0].Core, Inst {[{LDD {[{false R South}]} {[{false R $1}]}}]}
152.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): false
152.000000, Device.Tile[0][1].Core, Recv 0 Device.Tile[0][0].Core.East->Device.Tile[0][1].Core.West, Color 0
153.000000, Device.Tile[0][0].Core, Send 3 Device.Tile[0][0].Core.South->Device.Tile[1][0].Core.North, Color 0
153.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
153.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): true
operand.Impl West
[ReadOperand] read 0 from port West : 0 @( 1 , 0 )
IADD: Adding 1 (src1) + 0 (src2) = 1
PC+4  2
Post run ADD et.al. @( 1 , 0 )
153.000000, Device.Tile[0][1].Core, Inst {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]}
154.000000, Device.Tile[0][1].Core, Send 1 Device.Tile[0][1].Core.South->Device.Tile[1][1].Core.North, Color 0
154.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
154.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
154.000000, Device.Tile[1][0].Core, inst: {[{MUL {[{false R South}]} {[{false R $1} {false R North}]}}]} inst_length: 1
Pre run MUL et.al. @( 0 , 1 )
[CheckFlags] checking flags for inst MUL @( 0 , 1 ): false
155.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
155.000000, Device.Tile[1][1].Core, Recv 1 Device.Tile[0][1].Core.South->Device.Tile[1][1].Core.North, Color 0
155.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
156.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): true
operand.Impl North
[ReadOperand] read 1 from port North : 1 @( 1 , 1 )
PC+4  0
End of block at  -1
Post run LT_EX et.al. @( 1 , 1 )
156.000000, Device.Tile[1][1].Core, Inst {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]}
156.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
157.000000, Device.Tile[1][1].Core, Send 1 Device.Tile[1][1].Core.North->Device.Tile[0][1].Core.South, Color 0
157.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
158.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
158.000000, Device.Tile[0][1].Core, Recv 1 Device.Tile[1][1].Core.North->Device.Tile[0][1].Core.South, Color 0
158.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
159.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): true
[readOperand] read  0 from register 0 : 0 @( 1 , 0 )
operand.Impl South
[ReadOperand] read 1 from port South : 1 @( 1 , 0 )
PC+4  3
Post run GPRED et.al. @( 1 , 0 )
159.000000, Device.Tile[0][1].Core, Inst {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]}
159.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
160.000000, Device.Tile[0][1].Core, Send 0 Device.Tile[0][1].Core.West->Device.Tile[0][0].Core.East, Color 0
160.000000, Device.Tile[0][1].Core, inst: {[{JMP {[]} {[{false R 2}]}}]} inst_length: 1
Pre run JMP et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst JMP @( 1 , 0 ): true
Post run JMP et.al. @( 1 , 0 )
160.000000, Device.Tile[0][1].Core, Inst {[{JMP {[]} {[{false R 2}]}}]}
161.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): false
161.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
161.000000, Device.Tile[0][0].Core, Recv 0 Device.Tile[0][1].Core.West->Device.Tile[0][0].Core.East, Color 0
162.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): false
162.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): true
operand.Impl East
[ReadOperand] read 0 from port East : 0 @( 0 , 0 )
PC+4  0
Post run PHI_CONST et.al. @( 0 , 0 )
162.000000, Device.Tile[0][0].Core, Inst {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]}
163.000000, Device.Tile[0][0].Core, Send 0 Device.Tile[0][0].Core.East->Device.Tile[0][1].Core.West, Color 0
163.000000, Device.Tile[0][0].Core, inst: {[{ADD {[{false R $1}]} {[{false R 0} {false R $0}]}}]} inst_length: 1
Pre run ADD et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst ADD @( 0 , 0 ): true
[readOperand] read  0 from register 0 : 0 @( 0 , 0 )
IADD: Adding 0 (src1) + 0 (src2) = 0
PC+4  1
Post run ADD et.al. @( 0 , 0 )
163.000000, Device.Tile[0][0].Core, Inst {[{ADD {[{false R $1}]} {[{false R 0} {false R $0}]}}]}
164.000000, Device.Tile[0][0].Core, inst: {[{LDD {[{false R South}]} {[{false R $1}]}}]} inst_length: 1
Pre run LDD et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst LDD @( 0 , 0 ): true
[readOperand] read  0 from register 1 : 0 @( 0 , 0 )
PC+4  2
End of block at  -1
Post run LDD et.al. @( 0 , 0 )
164.000000, Device.Tile[0][0].Core, Inst {[{LDD {[{false R South}]} {[{false R $1}]}}]}
164.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): false
164.000000, Device.Tile[0][1].Core, Recv 0 Device.Tile[0][0].Core.East->Device.Tile[0][1].Core.West, Color 0
165.000000, Device.Tile[0][0].Core, Send 3 Device.Tile[0][0].Core.South->Device.Tile[1][0].Core.North, Color 0
165.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
165.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): true
operand.Impl West
[ReadOperand] read 0 from port West : 0 @( 1 , 0 )
IADD: Adding 1 (src1) + 0 (src2) = 1
PC+4  2
Post run ADD et.al. @( 1 , 0 )
165.000000, Device.Tile[0][1].Core, Inst {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]}
166.000000, Device.Tile[0][1].Core, Send 1 Device.Tile[0][1].Core.South->Device.Tile[1][1].Core.North, Color 0
166.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
167.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
167.000000, Device.Tile[1][1].Core, Recv 1 Device.Tile[0][1].Core.South->Device.Tile[1][1].Core.North, Color 0
167.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
168.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): true
operand.Impl North
[ReadOperand] read 1 from port North : 1 @( 1 , 1 )
PC+4  0
End of block at  -1
Post run LT_EX et.al. @( 1 , 1 )
168.000000, Device.Tile[1][1].Core, Inst {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]}
168.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
169.000000, Device.Tile[1][1].Core, Send 1 Device.Tile[1][1].Core.North->Device.Tile[0][1].Core.South, Color 0
169.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
170.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
170.000000, Device.Tile[0][1].Core, Recv 1 Device.Tile[1][1].Core.North->Device.Tile[0][1].Core.South, Color 0
170.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
171.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): true
[readOperand] read  0 from register 0 : 0 @( 1 , 0 )
operand.Impl South
[ReadOperand] read 1 from port South : 1 @( 1 , 0 )
PC+4  3
Post run GPRED et.al. @( 1 , 0 )
171.000000, Device.Tile[0][1].Core, Inst {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]}
171.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
172.000000, Device.Tile[0][1].Core, Send 0 Device.Tile[0][1].Core.West->Device.Tile[0][0].Core.East, Color 0
172.000000, Device.Tile[0][1].Core, inst: {[{JMP {[]} {[{false R 2}]}}]} inst_length: 1
Pre run JMP et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst JMP @( 1 , 0 ): true
Post run JMP et.al. @( 1 , 0 )
172.000000, Device.Tile[0][1].Core, Inst {[{JMP {[]} {[{false R 2}]}}]}
173.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): false
173.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
173.000000, Device.Tile[0][0].Core, Recv 0 Device.Tile[0][1].Core.West->Device.Tile[0][0].Core.East, Color 0
174.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): false
174.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): true
operand.Impl East
[ReadOperand] read 0 from port East : 0 @( 0 , 0 )
PC+4  0
Post run PHI_CONST et.al. @( 0 , 0 )
174.000000, Device.Tile[0][0].Core, Inst {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]}
175.000000, Device.Tile[0][0].Core, Send 0 Device.Tile[0][0].Core.East->Device.Tile[0][1].Core.West, Color 0
175.000000, Device.Tile[0][0].Core, inst: {[{ADD {[{false R $1}]} {[{false R 0} {false R $0}]}}]} inst_length: 1
Pre run ADD et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst ADD @( 0 , 0 ): true
[readOperand] read  0 from register 0 : 0 @( 0 , 0 )
IADD: Adding 0 (src1) + 0 (src2) = 0
PC+4  1
Post run ADD et.al. @( 0 , 0 )
175.000000, Device.Tile[0][0].Core, Inst {[{ADD {[{false R $1}]} {[{false R 0} {false R $0}]}}]}
176.000000, Device.Tile[0][0].Core, inst: {[{LDD {[{false R South}]} {[{false R $1}]}}]} inst_length: 1
Pre run LDD et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst LDD @( 0 , 0 ): true
[readOperand] read  0 from register 1 : 0 @( 0 , 0 )
PC+4  2
End of block at  -1
Post run LDD et.al. @( 0 , 0 )
176.000000, Device.Tile[0][0].Core, Inst {[{LDD {[{false R South}]} {[{false R $1}]}}]}
176.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): false
176.000000, Device.Tile[0][1].Core, Recv 0 Device.Tile[0][0].Core.East->Device.Tile[0][1].Core.West, Color 0
177.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
177.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): true
operand.Impl West
[ReadOperand] read 0 from port West : 0 @( 1 , 0 )
IADD: Adding 1 (src1) + 0 (src2) = 1
PC+4  2
Post run ADD et.al. @( 1 , 0 )
177.000000, Device.Tile[0][1].Core, Inst {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]}
178.000000, Device.Tile[0][1].Core, Send 1 Device.Tile[0][1].Core.South->Device.Tile[1][1].Core.North, Color 0
178.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
179.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
179.000000, Device.Tile[1][1].Core, Recv 1 Device.Tile[0][1].Core.South->Device.Tile[1][1].Core.North, Color 0
179.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
180.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): true
operand.Impl North
[ReadOperand] read 1 from port North : 1 @( 1 , 1 )
PC+4  0
End of block at  -1
Post run LT_EX et.al. @( 1 , 1 )
180.000000, Device.Tile[1][1].Core, Inst {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]}
180.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
181.000000, Device.Tile[1][1].Core, Send 1 Device.Tile[1][1].Core.North->Device.Tile[0][1].Core.South, Color 0
181.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
182.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): false
182.000000, Device.Tile[0][1].Core, Recv 1 Device.Tile[1][1].Core.North->Device.Tile[0][1].Core.South, Color 0
182.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
183.000000, Device.Tile[0][1].Core, inst: {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]} inst_length: 1
Pre run GPRED et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst GPRED @( 1 , 0 ): true
[readOperand] read  0 from register 0 : 0 @( 1 , 0 )
operand.Impl South
[ReadOperand] read 1 from port South : 1 @( 1 , 0 )
PC+4  3
Post run GPRED et.al. @( 1 , 0 )
183.000000, Device.Tile[0][1].Core, Inst {[{GPRED {[{false R West}]} {[{false R $0} {false R South}]}}]}
183.000000, Device.Tile[1][1].Core, inst: {[{LT_EX {[{false R North}]} {[{false R North} {false R 2}]}}]} inst_length: 1
Pre run LT_EX et.al. @( 1 , 1 )
[CheckFlags] checking flags for inst LT_EX @( 1 , 1 ): false
184.000000, Device.Tile[0][1].Core, Send 0 Device.Tile[0][1].Core.West->Device.Tile[0][0].Core.East, Color 0
184.000000, Device.Tile[0][1].Core, inst: {[{JMP {[]} {[{false R 2}]}}]} inst_length: 1
Pre run JMP et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst JMP @( 1 , 0 ): true
Post run JMP et.al. @( 1 , 0 )
184.000000, Device.Tile[0][1].Core, Inst {[{JMP {[]} {[{false R 2}]}}]}
185.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): false
185.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
185.000000, Device.Tile[0][0].Core, Recv 0 Device.Tile[0][1].Core.West->Device.Tile[0][0].Core.East, Color 0
186.000000, Device.Tile[0][1].Core, inst: {[{ADD {[{false R South} {false R $0}]} {[{false R 1} {false R West}]}}]} inst_length: 1
Pre run ADD et.al. @( 1 , 0 )
[CheckFlags] checking flags for inst ADD @( 1 , 0 ): false
186.000000, Device.Tile[0][0].Core, inst: {[{PHI_CONST {[{false R East} {false R South} {false R $0}]} {[{false R 0} {false R East}]}}]} inst_length: 1
Pre run PHI_CONST et.al. @( 0 , 0 )
[CheckFlags] checking flags for inst PHI_CONST @( 0 , 0 ): false
0
