Analysis & Synthesis report for MIPS
Thu Jul 19 22:10:58 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: IMEM:imem
 10. Parameter Settings for User Entity Instance: MUX31:mux_write_rt_rd
 11. Parameter Settings for User Entity Instance: MUX21:mux_alu_src_reg_imm
 12. Parameter Settings for User Entity Instance: DMEM:dmem
 13. Parameter Settings for User Entity Instance: MUX21:mux_reg_src_alu_mem
 14. Parameter Settings for User Entity Instance: MUX21:mux_pc_branch
 15. Parameter Settings for User Entity Instance: MUX21:j_type_addr_to_write
 16. Parameter Settings for User Entity Instance: MUX21:branch_jump
 17. Port Connectivity Checks: "MUX21:j_type_addr_to_write"
 18. Port Connectivity Checks: "SHIFT_LEFT_2:shift_jump"
 19. Port Connectivity Checks: "ADDER:adder_pc_incr"
 20. Port Connectivity Checks: "CMP_BRANCH:branch_type_comarator"
 21. Port Connectivity Checks: "MUX31:mux_write_rt_rd"
 22. Port Connectivity Checks: "CONTROL:control"
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jul 19 22:10:58 2018           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; MIPS                                            ;
; Top-level Entity Name              ; MIPS                                            ;
; Family                             ; Cyclone III                                     ;
; Total logic elements               ; 0                                               ;
;     Total combinational functions  ; 0                                               ;
;     Dedicated logic registers      ; 0                                               ;
; Total registers                    ; 0                                               ;
; Total pins                         ; 2                                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C120F780C7      ;                    ;
; Top-level entity name                                                      ; MIPS               ; MIPS               ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                 ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                   ; Library ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------+---------+
; ULA.v                            ; yes             ; User Verilog HDL File  ; C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v           ;         ;
; SIGN_EXTEND.v                    ; yes             ; User Verilog HDL File  ; C:/Users/Familia/Documents/GitHub/mips_verilog/SIGN_EXTEND.v   ;         ;
; SHIFT_LEFT_2.v                   ; yes             ; User Verilog HDL File  ; C:/Users/Familia/Documents/GitHub/mips_verilog/SHIFT_LEFT_2.v  ;         ;
; REGISTER_BANK.v                  ; yes             ; User Verilog HDL File  ; C:/Users/Familia/Documents/GitHub/mips_verilog/REGISTER_BANK.v ;         ;
; REGISTER.v                       ; yes             ; User Verilog HDL File  ; C:/Users/Familia/Documents/GitHub/mips_verilog/REGISTER.v      ;         ;
; MUX21.v                          ; yes             ; User Verilog HDL File  ; C:/Users/Familia/Documents/GitHub/mips_verilog/MUX21.v         ;         ;
; MIPS.v                           ; yes             ; User Verilog HDL File  ; C:/Users/Familia/Documents/GitHub/mips_verilog/MIPS.v          ;         ;
; IMEM.v                           ; yes             ; User Verilog HDL File  ; C:/Users/Familia/Documents/GitHub/mips_verilog/IMEM.v          ;         ;
; DMEM.v                           ; yes             ; User Verilog HDL File  ; C:/Users/Familia/Documents/GitHub/mips_verilog/DMEM.v          ;         ;
; CONTROL.v                        ; yes             ; User Verilog HDL File  ; C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v       ;         ;
; ALU_CONTROL.v                    ; yes             ; User Verilog HDL File  ; C:/Users/Familia/Documents/GitHub/mips_verilog/ALU_CONTROL.v   ;         ;
; ADDER.v                          ; yes             ; User Verilog HDL File  ; C:/Users/Familia/Documents/GitHub/mips_verilog/ADDER.v         ;         ;
; mux31.v                          ; yes             ; User Verilog HDL File  ; C:/Users/Familia/Documents/GitHub/mips_verilog/mux31.v         ;         ;
; CMP_BRANCH.v                     ; yes             ; User Verilog HDL File  ; C:/Users/Familia/Documents/GitHub/mips_verilog/CMP_BRANCH.v    ;         ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 2     ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 2     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |MIPS                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 2    ; 0            ; |MIPS               ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IMEM:imem              ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; SIZE           ; 00000000000000000000000000011000 ; Unsigned Binary ;
; MEMORY_FILE    ; memory.bin                       ; String          ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX31:mux_write_rt_rd ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; DATA_WIDTH     ; 5     ; Signed Integer                            ;
; SIGNAL_WIDTH   ; 2     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX21:mux_alu_src_reg_imm ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DMEM:dmem              ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; SIZE           ; 00000000000000000000000000000011 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX21:mux_reg_src_alu_mem ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX21:mux_pc_branch ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX21:j_type_addr_to_write ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX21:branch_jump ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MUX21:j_type_addr_to_write"                                                                                            ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; O    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "O[31..1]" have no fanouts ;
; O    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                    ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SHIFT_LEFT_2:shift_jump"                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; A[31..26] ; Input  ; Info     ; Stuck at GND                                                                        ;
; O[31..28] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "ADDER:adder_pc_incr" ;
+----------+-------+----------+-------------------+
; Port     ; Type  ; Severity ; Details           ;
+----------+-------+----------+-------------------+
; B[31..3] ; Input ; Info     ; Stuck at GND      ;
; B[1..0]  ; Input ; Info     ; Stuck at GND      ;
; B[2]     ; Input ; Info     ; Stuck at VCC      ;
+----------+-------+----------+-------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CMP_BRANCH:branch_type_comarator"                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; S    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MUX31:mux_write_rt_rd"                                                                                                                   ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                   ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; S    ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "S[1..1]" will be connected to GND. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CONTROL:control"                                                                                                                              ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                            ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; mux_write_rt_rd ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "mux_write_rt_rd[1..1]" have no fanouts ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Jul 19 22:10:53 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file ula.v
    Info (12023): Found entity 1: ULA
Info (12021): Found 1 design units, including 1 entities, in source file sign_extend.v
    Info (12023): Found entity 1: SIGN_EXTEND
Info (12021): Found 1 design units, including 1 entities, in source file shift_left_2.v
    Info (12023): Found entity 1: SHIFT_LEFT_2
Info (12021): Found 1 design units, including 1 entities, in source file register_bank.v
    Info (12023): Found entity 1: REGISTER_BANK
Info (12021): Found 1 design units, including 1 entities, in source file register.v
    Info (12023): Found entity 1: REGISTER
Info (12021): Found 1 design units, including 1 entities, in source file mux21.v
    Info (12023): Found entity 1: MUX21
Info (12021): Found 1 design units, including 1 entities, in source file mips.v
    Info (12023): Found entity 1: MIPS
Info (12021): Found 1 design units, including 1 entities, in source file imem.v
    Info (12023): Found entity 1: IMEM
Info (12021): Found 1 design units, including 1 entities, in source file dmem.v
    Info (12023): Found entity 1: DMEM
Info (12021): Found 1 design units, including 1 entities, in source file control.v
    Info (12023): Found entity 1: CONTROL
Info (12021): Found 1 design units, including 1 entities, in source file alu_control.v
    Info (12023): Found entity 1: ALU_CONTROL
Info (12021): Found 1 design units, including 1 entities, in source file adder.v
    Info (12023): Found entity 1: ADDER
Warning (12019): Can't analyze file -- file Verilog1.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file instruction_fetch.v
    Info (12023): Found entity 1: INSTRUCTION_FETCH
Info (12021): Found 1 design units, including 1 entities, in source file mux31.v
    Info (12023): Found entity 1: MUX31
Info (12021): Found 1 design units, including 1 entities, in source file cmp_branch.v
    Info (12023): Found entity 1: CMP_BRANCH
Warning (10236): Verilog HDL Implicit Net warning at MIPS.v(211): created implicit net for "MUX_REG_PC_ALU_MEM_OUT"
Warning (10227): Verilog HDL Port Declaration warning at SIGN_EXTEND.v(18): data type declaration for "A" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at SIGN_EXTEND.v(15): see declaration for object "A"
Warning (10227): Verilog HDL Port Declaration warning at SIGN_EXTEND.v(19): data type declaration for "O" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at SIGN_EXTEND.v(16): see declaration for object "O"
Warning (10227): Verilog HDL Port Declaration warning at SHIFT_LEFT_2.v(18): data type declaration for "A" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at SHIFT_LEFT_2.v(15): see declaration for object "A"
Warning (10227): Verilog HDL Port Declaration warning at SHIFT_LEFT_2.v(19): data type declaration for "O" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at SHIFT_LEFT_2.v(16): see declaration for object "O"
Warning (10227): Verilog HDL Port Declaration warning at REGISTER_BANK.v(33): data type declaration for "write_data" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at REGISTER_BANK.v(24): see declaration for object "write_data"
Warning (10227): Verilog HDL Port Declaration warning at REGISTER_BANK.v(34): data type declaration for "write_address" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at REGISTER_BANK.v(25): see declaration for object "write_address"
Warning (10227): Verilog HDL Port Declaration warning at REGISTER_BANK.v(35): data type declaration for "read_address_1" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at REGISTER_BANK.v(26): see declaration for object "read_address_1"
Warning (10227): Verilog HDL Port Declaration warning at REGISTER_BANK.v(36): data type declaration for "read_address_2" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at REGISTER_BANK.v(27): see declaration for object "read_address_2"
Warning (10227): Verilog HDL Port Declaration warning at REGISTER_BANK.v(37): data type declaration for "read_data_1" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at REGISTER_BANK.v(28): see declaration for object "read_data_1"
Warning (10227): Verilog HDL Port Declaration warning at REGISTER_BANK.v(38): data type declaration for "read_data_2" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at REGISTER_BANK.v(29): see declaration for object "read_data_2"
Warning (10227): Verilog HDL Port Declaration warning at REGISTER.v(24): data type declaration for "A" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at REGISTER.v(19): see declaration for object "A"
Warning (10227): Verilog HDL Port Declaration warning at REGISTER.v(25): data type declaration for "O" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at REGISTER.v(20): see declaration for object "O"
Warning (10227): Verilog HDL Port Declaration warning at MUX21.v(24): data type declaration for "A" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at MUX21.v(19): see declaration for object "A"
Warning (10227): Verilog HDL Port Declaration warning at MUX21.v(25): data type declaration for "B" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at MUX21.v(20): see declaration for object "B"
Warning (10227): Verilog HDL Port Declaration warning at MUX21.v(26): data type declaration for "O" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at MUX21.v(22): see declaration for object "O"
Warning (10227): Verilog HDL Port Declaration warning at CONTROL.v(75): data type declaration for "opcode" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at CONTROL.v(61): see declaration for object "opcode"
Warning (10227): Verilog HDL Port Declaration warning at CONTROL.v(80): data type declaration for "mux_write_rt_rd" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at CONTROL.v(66): see declaration for object "mux_write_rt_rd"
Warning (10227): Verilog HDL Port Declaration warning at CONTROL.v(82): data type declaration for "alu_op" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at CONTROL.v(68): see declaration for object "alu_op"
Warning (10227): Verilog HDL Port Declaration warning at IMEM.v(23): data type declaration for "address" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at IMEM.v(20): see declaration for object "address"
Warning (10227): Verilog HDL Port Declaration warning at IMEM.v(24): data type declaration for "instruction" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at IMEM.v(21): see declaration for object "instruction"
Warning (10227): Verilog HDL Port Declaration warning at mux31.v(32): data type declaration for "A" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at mux31.v(27): see declaration for object "A"
Warning (10227): Verilog HDL Port Declaration warning at mux31.v(33): data type declaration for "B" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at mux31.v(28): see declaration for object "B"
Warning (10227): Verilog HDL Port Declaration warning at mux31.v(34): data type declaration for "O" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at mux31.v(30): see declaration for object "O"
Warning (10227): Verilog HDL Port Declaration warning at mux31.v(35): data type declaration for "S" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at mux31.v(29): see declaration for object "S"
Warning (10227): Verilog HDL Port Declaration warning at ALU_CONTROL.v(20): data type declaration for "funct" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at ALU_CONTROL.v(16): see declaration for object "funct"
Warning (10227): Verilog HDL Port Declaration warning at ALU_CONTROL.v(21): data type declaration for "op" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at ALU_CONTROL.v(17): see declaration for object "op"
Warning (10227): Verilog HDL Port Declaration warning at ALU_CONTROL.v(22): data type declaration for "control" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at ALU_CONTROL.v(18): see declaration for object "control"
Warning (10227): Verilog HDL Port Declaration warning at DMEM.v(30): data type declaration for "write_data" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at DMEM.v(23): see declaration for object "write_data"
Warning (10227): Verilog HDL Port Declaration warning at DMEM.v(31): data type declaration for "read_data" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at DMEM.v(24): see declaration for object "read_data"
Warning (10227): Verilog HDL Port Declaration warning at DMEM.v(34): data type declaration for "address" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at DMEM.v(27): see declaration for object "address"
Warning (10227): Verilog HDL Port Declaration warning at ADDER.v(20): data type declaration for "A" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at ADDER.v(16): see declaration for object "A"
Warning (10227): Verilog HDL Port Declaration warning at ADDER.v(21): data type declaration for "B" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at ADDER.v(17): see declaration for object "B"
Warning (10227): Verilog HDL Port Declaration warning at ADDER.v(22): data type declaration for "O" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at ADDER.v(18): see declaration for object "O"
Warning (10227): Verilog HDL Port Declaration warning at INSTRUCTION_FETCH.v(23): data type declaration for "pc_out" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at INSTRUCTION_FETCH.v(15): see declaration for object "pc_out"
Warning (10227): Verilog HDL Port Declaration warning at INSTRUCTION_FETCH.v(22): data type declaration for "constant_4" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at INSTRUCTION_FETCH.v(16): see declaration for object "constant_4"
Warning (10227): Verilog HDL Port Declaration warning at INSTRUCTION_FETCH.v(25): data type declaration for "adder_pc_4" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at INSTRUCTION_FETCH.v(18): see declaration for object "adder_pc_4"
Info (12127): Elaborating entity "MIPS" for the top level hierarchy
Info (12128): Elaborating entity "CONTROL" for hierarchy "CONTROL:control"
Warning (10270): Verilog HDL Case Statement warning at CONTROL.v(118): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at CONTROL.v(102): inferring latch(es) for variable "branch", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at CONTROL.v(102): inferring latch(es) for variable "read_mem", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at CONTROL.v(102): inferring latch(es) for variable "write_mem", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at CONTROL.v(102): inferring latch(es) for variable "write_reg", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at CONTROL.v(102): inferring latch(es) for variable "alu_op", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at CONTROL.v(102): inferring latch(es) for variable "mux_write_rt_rd", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at CONTROL.v(102): inferring latch(es) for variable "mux_alu_src_reg_imm", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at CONTROL.v(102): inferring latch(es) for variable "mux_branch_jump", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at CONTROL.v(102): inferring latch(es) for variable "mux_pc_branch", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at CONTROL.v(102): inferring latch(es) for variable "mux_reg_src_alu_mem", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at CONTROL.v(102): inferring latch(es) for variable "mux_j_type_addr_to_write", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "mux_j_type_addr_to_write" at CONTROL.v(118)
Info (10041): Inferred latch for "mux_reg_src_alu_mem" at CONTROL.v(118)
Info (10041): Inferred latch for "mux_pc_branch" at CONTROL.v(118)
Info (10041): Inferred latch for "mux_branch_jump" at CONTROL.v(118)
Info (10041): Inferred latch for "mux_alu_src_reg_imm" at CONTROL.v(118)
Info (10041): Inferred latch for "mux_write_rt_rd[0]" at CONTROL.v(118)
Info (10041): Inferred latch for "mux_write_rt_rd[1]" at CONTROL.v(118)
Info (10041): Inferred latch for "alu_op[0]" at CONTROL.v(118)
Info (10041): Inferred latch for "alu_op[1]" at CONTROL.v(118)
Info (10041): Inferred latch for "alu_op[2]" at CONTROL.v(118)
Info (10041): Inferred latch for "alu_op[3]" at CONTROL.v(118)
Info (10041): Inferred latch for "alu_op[4]" at CONTROL.v(118)
Info (10041): Inferred latch for "alu_op[5]" at CONTROL.v(118)
Info (10041): Inferred latch for "write_reg" at CONTROL.v(118)
Info (10041): Inferred latch for "write_mem" at CONTROL.v(118)
Info (10041): Inferred latch for "read_mem" at CONTROL.v(118)
Info (10041): Inferred latch for "branch" at CONTROL.v(118)
Info (12128): Elaborating entity "REGISTER" for hierarchy "REGISTER:pc"
Info (12128): Elaborating entity "IMEM" for hierarchy "IMEM:imem"
Warning (10850): Verilog HDL warning at IMEM.v(33): number of words (3) in memory file does not match the number of elements in the address range [0:5]
Warning (10030): Net "ROM.data_a" at IMEM.v(25) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "ROM.waddr_a" at IMEM.v(25) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "ROM.we_a" at IMEM.v(25) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "MUX31" for hierarchy "MUX31:mux_write_rt_rd"
Warning (10230): Verilog HDL assignment warning at mux31.v(37): truncated value with size 32 to match size of target (5)
Info (12128): Elaborating entity "REGISTER_BANK" for hierarchy "REGISTER_BANK:register_bank"
Info (12128): Elaborating entity "SIGN_EXTEND" for hierarchy "SIGN_EXTEND:sign_extend"
Warning (10230): Verilog HDL assignment warning at SIGN_EXTEND.v(21): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "MUX21" for hierarchy "MUX21:mux_alu_src_reg_imm"
Info (12128): Elaborating entity "ULA" for hierarchy "ULA:ula"
Warning (10175): Verilog HDL warning at ULA.v(125): ignoring unsupported system task
Warning (10272): Verilog HDL Case Statement warning at ULA.v(105): case item expression covers a value already covered by a previous case item
Warning (10240): Verilog HDL Always Construct warning at ULA.v(40): inferring latch(es) for variable "S", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "S[0]" at ULA.v(40)
Info (10041): Inferred latch for "S[1]" at ULA.v(40)
Info (10041): Inferred latch for "S[2]" at ULA.v(40)
Info (10041): Inferred latch for "S[3]" at ULA.v(40)
Info (10041): Inferred latch for "S[4]" at ULA.v(40)
Info (10041): Inferred latch for "S[5]" at ULA.v(40)
Info (10041): Inferred latch for "S[6]" at ULA.v(40)
Info (10041): Inferred latch for "S[7]" at ULA.v(40)
Info (10041): Inferred latch for "S[8]" at ULA.v(40)
Info (10041): Inferred latch for "S[9]" at ULA.v(40)
Info (10041): Inferred latch for "S[10]" at ULA.v(40)
Info (10041): Inferred latch for "S[11]" at ULA.v(40)
Info (10041): Inferred latch for "S[12]" at ULA.v(40)
Info (10041): Inferred latch for "S[13]" at ULA.v(40)
Info (10041): Inferred latch for "S[14]" at ULA.v(40)
Info (10041): Inferred latch for "S[15]" at ULA.v(40)
Info (10041): Inferred latch for "S[16]" at ULA.v(40)
Info (10041): Inferred latch for "S[17]" at ULA.v(40)
Info (10041): Inferred latch for "S[18]" at ULA.v(40)
Info (10041): Inferred latch for "S[19]" at ULA.v(40)
Info (10041): Inferred latch for "S[20]" at ULA.v(40)
Info (10041): Inferred latch for "S[21]" at ULA.v(40)
Info (10041): Inferred latch for "S[22]" at ULA.v(40)
Info (10041): Inferred latch for "S[23]" at ULA.v(40)
Info (10041): Inferred latch for "S[24]" at ULA.v(40)
Info (10041): Inferred latch for "S[25]" at ULA.v(40)
Info (10041): Inferred latch for "S[26]" at ULA.v(40)
Info (10041): Inferred latch for "S[27]" at ULA.v(40)
Info (10041): Inferred latch for "S[28]" at ULA.v(40)
Info (10041): Inferred latch for "S[29]" at ULA.v(40)
Info (10041): Inferred latch for "S[30]" at ULA.v(40)
Info (10041): Inferred latch for "S[31]" at ULA.v(40)
Info (12128): Elaborating entity "CMP_BRANCH" for hierarchy "CMP_BRANCH:branch_type_comarator"
Info (12128): Elaborating entity "ALU_CONTROL" for hierarchy "ALU_CONTROL:alu_control"
Info (12128): Elaborating entity "DMEM" for hierarchy "DMEM:dmem"
Info (12128): Elaborating entity "ADDER" for hierarchy "ADDER:adder_pc_incr"
Info (12128): Elaborating entity "SHIFT_LEFT_2" for hierarchy "SHIFT_LEFT_2:shift_branch"
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk"
    Warning (15610): No output dependent on input pin "nrst"
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 64 warnings
    Info: Peak virtual memory: 426 megabytes
    Info: Processing ended: Thu Jul 19 22:10:58 2018
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:02


