============================================================
   Tang Dynasty, V5.0.30786
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = E:/TD/bin/td.exe
   Run by =     ASUS
   Run Date =   Fri May 12 16:03:46 2023

   Run on =     DESKTOP-BICF4SF
============================================================
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db CortexM0_SOC_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.0.30786.
RUN-1001 : Database version number 46126.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter place:timing_factor.
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter route:least_critical_net_perc.
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter route:most_critical_net_perc.
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter route:tactics.
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db CortexM0_SOC_pr.db" in  4.387155s wall, 3.968750s user + 0.109375s system = 4.078125s CPU (93.0%)

RUN-1004 : used memory is 572 MB, reserved memory is 550 MB, peak memory is 572 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 92 in ../rtl/CortexM0_SoC.v(132)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 66 in ../rtl/CortexM0_SoC.v(212)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 92 in ../rtl/CortexM0_SoC.v(132)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 66 in ../rtl/CortexM0_SoC.v(212)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(272)
HDL-5007 WARNING: port 'HRDATA' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(941)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module key_16 in key_16.v(23)
HDL-1007 : elaborate module bzmusic_ctrl in ../rtl/out/bzmusic_ctrl.v(1)
HDL-1007 : elaborate module addr_cnt in ../rtl/out/addr_cnt.v(2)
HDL-1007 : elaborate module BlockROM1(ADDR_WIDTH=8) in ../rtl/out/BlockROM1.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM1.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(105)
HDL-1007 : elaborate module BlockROM2(ADDR_WIDTH=8) in ../rtl/out/BlockROM2.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM2.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(116)
HDL-1007 : elaborate module BlockROM3(ADDR_WIDTH=8) in ../rtl/out/BlockROM3.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM3.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(127)
HDL-1007 : elaborate module AND in ../rtl/out/AND.v(23)
HDL-1007 : elaborate module tune_decoder in ../rtl/out/tune_decoder.v(1)
HDL-1007 : elaborate module tune_pwm in ../rtl/out/tune_pwm.v(1)
HDL-1007 : elaborate module beat_decoder in ../rtl/out/beat_decoder.v(1)
HDL-1007 : elaborate module beat_cnt in ../rtl/out/beat_cnt.v(1)
HDL-1007 : elaborate module Keyboard in ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v(1)
HDL-1007 : elaborate module PLL in ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in E:/TD/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=4,CLKC0_DIV=6,CLKC1_DIV=50,CLKC2_DIV=75,CLKC3_DIV=50,CLKC4_DIV=48,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=5,CLKC1_CPHASE=49,CLKC2_CPHASE=74,CLKC3_CPHASE=49,CLKC4_CPHASE=47,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/TD/arch/eagle_macro.v(930)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(670)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(727)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_PAJ_IIC in AHBlite_PAJ_IIC.v(1)
HDL-1007 : elaborate module AHBlite_SPI in ../rtl/AHBlite_SPI.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-1007 : elaborate module AHBlite_LCD in ../lcd/AHBlite_LCD.v(1)
HDL-1007 : elaborate module LCD_INI in ../lcd/LCD_INI.v(1)
HDL-1007 : elaborate module WriteCtrl in ../lcd/WriteCtrl.v(1)
HDL-1007 : elaborate module AddrIni in ../lcd/AddrIni.v(1)
HDL-1007 : elaborate module BlockROM16 in ../lcd/BlockROM16.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM16.v(10)
HDL-1007 : elaborate module BlockROM9 in ../lcd/BlockROM9.v(1)
HDL-5007 WARNING: entry size 4 at F:/jichuangsai/week_yizhi/lcd/sign.txt:1 does not match memory width 1 in ../lcd/BlockROM9.v(13)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM9.v(10)
HDL-5007 WARNING: net 'HREADYOUT_P4' does not have a driver in ../rtl/CortexM0_SoC.v(405)
HDL-5007 WARNING: net 'HRDATA_P4[31]' does not have a driver in ../rtl/CortexM0_SoC.v(406)
HDL-5007 WARNING: net 'HRESP_P4' does not have a driver in ../rtl/CortexM0_SoC.v(407)
HDL-5007 WARNING: net 'HRDATA_P9[31]' does not have a driver in ../rtl/CortexM0_SoC.v(476)
HDL-5007 WARNING: net 'HRESP_P9' does not have a driver in ../rtl/CortexM0_SoC.v(477)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 7 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  3.908428s wall, 3.046875s user + 0.078125s system = 3.125000s CPU (80.0%)

RUN-1004 : used memory is 347 MB, reserved memory is 316 MB, peak memory is 614 MB
RUN-1002 : start command "read_adc ../M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[0]   LOCATION = D16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[1]   LOCATION = F15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_BL_CTR   LOCATION = M11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_CS   LOCATION = K12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[0]   LOCATION = J11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[10]   LOCATION = K11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[11]   LOCATION = P16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[12]   LOCATION = M13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[13]   LOCATION = P15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[14]   LOCATION = M15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[15]   LOCATION = L12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[1]   LOCATION = P14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[2]   LOCATION = K15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[3]   LOCATION = L16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[4]   LOCATION = J14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[5]   LOCATION = M16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[6]   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[7]   LOCATION = N16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[8]   LOCATION = L14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[9]   LOCATION = N14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RD   LOCATION = H15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RS   LOCATION = H13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RST   LOCATION = M14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_WR   LOCATION = L13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[1]   LOCATION = B15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SCL   LOCATION = D8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SDA   LOCATION = C7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CLK   LOCATION = D14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CS   LOCATION = E15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_IRQ   LOCATION = H14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MISO   LOCATION = G14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MOSI   LOCATION = F14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = H11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en2   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en3   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[4]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[5]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[6]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[7]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test   LOCATION = B14; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin IO[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
USR-6010 WARNING: ADC constraints: pin key[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AND"
SYN-1012 : SanityCheck: Model "BlockROM1(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM2(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM3(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "LCD_INI"
SYN-1012 : SanityCheck: Model "AddrIni"
SYN-1012 : SanityCheck: Model "BlockROM16"
SYN-1012 : SanityCheck: Model "BlockROM9"
SYN-1012 : SanityCheck: Model "WriteCtrl"
SYN-1012 : SanityCheck: Model "AHBlite_LCD"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_PAJ_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "AHBlite_SPI"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "addr_cnt"
SYN-1012 : SanityCheck: Model "beat_cnt"
SYN-1012 : SanityCheck: Model "beat_decoder"
SYN-1012 : SanityCheck: Model "bzmusic_ctrl"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "Keyboard"
SYN-1012 : SanityCheck: Model "key_16"
SYN-1012 : SanityCheck: Model "tune_decoder"
SYN-1012 : SanityCheck: Model "tune_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1043 : Mark AHBlite_PAJ_IIC as IO macro for instance u36
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 15 instances.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 5 instances.
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AND
SYN-1011 : Flatten model BlockROM1(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM2(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM3(ADDR_WIDTH=8)
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model LCD_INI
SYN-1011 : Flatten model AddrIni
SYN-1011 : Flatten model BlockROM16
SYN-1011 : Flatten model BlockROM9
SYN-1011 : Flatten model WriteCtrl
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model AHBlite_LCD
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_PAJ_IIC
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model AHBlite_SPI
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model addr_cnt
SYN-1011 : Flatten model beat_cnt
SYN-1011 : Flatten model beat_decoder
SYN-1011 : Flatten model bzmusic_ctrl
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model Keyboard
SYN-1011 : Flatten model key_16
SYN-1011 : Flatten model tune_decoder
SYN-1011 : Flatten model tune_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 97 instances.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[0]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[10]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[11]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[12]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[13]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[14]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[15]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[16]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[17]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[18]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[19]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[1]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[20]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[21]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[22]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[23]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[24]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[25]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[26]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[27]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[28]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[29]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[2]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[30]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[31]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[3]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[4]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[5]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[6]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[7]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[8]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[9]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[0]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[10]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[11]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[12]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[13]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[14]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[15]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[16]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[17]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[18]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[19]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[1]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[20]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[21]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[22]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[23]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[24]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[25]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[26]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[27]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[28]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[29]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[2]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[30]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[31]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[3]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[4]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[5]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[6]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[7]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[8]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[9]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P4" in ../rtl/CortexM0_SoC.v(405)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(84)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P4" in ../rtl/CortexM0_SoC.v(407)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(105)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P9" in ../rtl/CortexM0_SoC.v(477)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(105)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 23894/1293 useful/useless nets, 23114/980 useful/useless insts
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 93 onehot mux instances.
SYN-1020 : Optimized 102 distributor mux.
SYN-5043 WARNING: Register "bzmusic_ctrl/state[0]" in ../rtl/out/bzmusic_ctrl.v(11) is described with both an asynchronous reset/set and an initialization value of the opposite polarity.
SYN-1016 : Merged 519 instances.
SYN-1015 : Optimize round 1, 3439 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 23702/98 useful/useless nets, 22971/206 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     bzmusic_ctrl/reg0_b2
SYN-1015 : Optimize round 2, 383 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1032 : 23697/2 useful/useless nets, 22966/0 useful/useless insts
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 130 inv instances.
SYN-1032 : 21033/365 useful/useless nets, 20797/311 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 3883 better
SYN-1014 : Optimize round 2
SYN-1032 : 20051/1 useful/useless nets, 19815/6 useful/useless insts
SYN-1015 : Optimize round 2, 7 better
SYN-1014 : Optimize round 3
SYN-1032 : 20046/0 useful/useless nets, 19810/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  5.625215s wall, 5.156250s user + 0.484375s system = 5.640625s CPU (100.3%)

RUN-1004 : used memory is 460 MB, reserved memory is 433 MB, peak memory is 614 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        75
  #input                   21
  #output                  43
  #inout                   11

Gate Statistics
#Basic gates            20692
  #and                   9752
  #nand                     0
  #or                    2105
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6504
  #bufif1                   3
  #MX21                   590
  #FADD                     0
  #DFF                   1665
  #LATCH                    0
#MACRO_ADD                 26
#MACRO_EQ                 134
#MACRO_MULT                 1
#MACRO_MUX                290

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |19027  |1665   |176    |
|  u_logic |cortexm0ds_logic |18465  |1300   |14     |
+----------------------------------------------------+

RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  2.149100s wall, 2.062500s user + 0.109375s system = 2.171875s CPU (101.1%)

RUN-1004 : used memory is 580 MB, reserved memory is 556 MB, peak memory is 614 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 63 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "BlockROM1/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM2/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM3/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Data/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Flag/ram_mem0"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 21872/3 useful/useless nets, 21259/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 548 instances.
SYN-2501 : Optimize round 1, 1513 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 19 macro adder
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 1 ROM instances
SYN-1019 : Optimized 27 mux instances.
SYN-1016 : Merged 29 instances.
SYN-1032 : 22888/39 useful/useless nets, 22292/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20139/68 useful/useless nets, 19815/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20573/2 useful/useless nets, 20317/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21210/4 useful/useless nets, 20954/4 useful/useless insts
SYN-1032 : 23295/115 useful/useless nets, 22685/109 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 33, tpin num: 72549, tnet num: 23325, tinst num: 22693, tnode num: 100935, tedge num: 112742.
TMR-2508 : Levelizing timing graph completed, there are 281 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.101942s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (89.3%)

RUN-1004 : used memory is 742 MB, reserved memory is 721 MB, peak memory is 742 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 23325 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 699 (3.28), #lev = 13 (4.34)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 695 (3.31), #lev = 12 (4.25)
SYN-3001 : Logic optimization runtime opt =   0.21 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1681 instances into 708 LUTs, name keeping = 62%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5146 (3.99), #lev = 20 (8.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5166 (3.89), #lev = 18 (7.68)
SYN-3001 : Logic optimization runtime opt =   1.11 sec, map = 1244.23 sec
SYN-3001 : Mapper mapped 18818 instances into 5166 LUTs, name keeping = 32%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        75
  #input                   21
  #output                  43
  #inout                   11

LUT Statistics
#Total_luts              6285
  #lut4                  4139
  #lut5                  1734
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             412

Utilization Statistics
#lut                     6285   out of  19600   32.07%
#reg                     1657   out of  19600    8.45%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       63   out of    188   33.51%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |5873   |412    |1664   |37     |3      |
|  u_logic |cortexm0ds_logic |5166   |173    |1299   |0      |3      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 358 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 102 adder to BLE ...
SYN-4008 : Packed 102 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1299 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  19.653884s wall, 18.062500s user + 0.375000s system = 18.437500s CPU (93.8%)

RUN-1004 : used memory is 668 MB, reserved memory is 696 MB, peak memory is 947 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 3 instances.
RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  2.957745s wall, 2.828125s user + 0.156250s system = 2.984375s CPU (100.9%)

RUN-1004 : used memory is 685 MB, reserved memory is 714 MB, peak memory is 947 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net Pwm_CLK driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net QN_REF24MHz_pad is clkc1 of pll CLK_gen/pll_inst.
SYN-4027 : Net clk is clkc4 of pll CLK_gen/pll_inst.
SYN-4019 : Net System_clk_pad is refclk of pll CLK_gen/pll_inst.
SYN-4020 : Net System_clk_pad is fbclk of pll CLK_gen/pll_inst.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4024 : Net "keyboard/scan_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net Pwm_CLK as clock net
SYN-4025 : Tag rtl::Net QN_REF24MHz_pad as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net clk as clock net
SYN-4025 : Tag rtl::Net keyboard/scan_clk as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
SYN-4015 : Create BUFG instance for clk Net keyboard/scan_clk to drive 5 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7790 instances
RUN-1001 : 5871 luts, 1640 seqs, 101 mslices, 67 lslices, 63 pads, 37 brams, 3 dsps
RUN-1001 : There are total 8311 nets
RUN-1001 : 4237 nets have 2 pins
RUN-1001 : 2999 nets have [3 - 5] pins
RUN-1001 : 657 nets have [6 - 10] pins
RUN-1001 : 224 nets have [11 - 20] pins
RUN-1001 : 179 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7788 instances, 5871 luts, 1640 seqs, 168 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 33, tpin num: 37641, tnet num: 8265, tinst num: 7788, tnode num: 42984, tedge num: 61102.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8265 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.039376s wall, 1.015625s user + 0.046875s system = 1.062500s CPU (102.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.84705e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7788.
PHY-3001 : End clustering;  0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.60654e+06, overlap = 90
PHY-3002 : Step(2): len = 1.41747e+06, overlap = 90
PHY-3002 : Step(3): len = 1.31703e+06, overlap = 93.2813
PHY-3002 : Step(4): len = 1.22459e+06, overlap = 90.0313
PHY-3002 : Step(5): len = 1.2068e+06, overlap = 93.5938
PHY-3002 : Step(6): len = 1.19018e+06, overlap = 94.375
PHY-3002 : Step(7): len = 1.17161e+06, overlap = 96.2188
PHY-3002 : Step(8): len = 1.05361e+06, overlap = 139.563
PHY-3002 : Step(9): len = 939672, overlap = 159.688
PHY-3002 : Step(10): len = 909309, overlap = 170.406
PHY-3002 : Step(11): len = 842399, overlap = 181.625
PHY-3002 : Step(12): len = 834121, overlap = 182.719
PHY-3002 : Step(13): len = 821915, overlap = 185.656
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.0288e-05
PHY-3002 : Step(14): len = 832501, overlap = 175.625
PHY-3002 : Step(15): len = 829625, overlap = 171.094
PHY-3002 : Step(16): len = 826169, overlap = 159
PHY-3002 : Step(17): len = 820517, overlap = 150.469
PHY-3002 : Step(18): len = 812223, overlap = 136.906
PHY-3002 : Step(19): len = 804762, overlap = 142.531
PHY-3002 : Step(20): len = 799409, overlap = 141.094
PHY-3002 : Step(21): len = 792709, overlap = 144.438
PHY-3002 : Step(22): len = 786833, overlap = 145.656
PHY-3002 : Step(23): len = 780767, overlap = 146.625
PHY-3002 : Step(24): len = 775752, overlap = 143.969
PHY-3002 : Step(25): len = 769123, overlap = 143.594
PHY-3002 : Step(26): len = 763311, overlap = 145.719
PHY-3002 : Step(27): len = 758059, overlap = 145.625
PHY-3002 : Step(28): len = 752209, overlap = 142.281
PHY-3002 : Step(29): len = 744972, overlap = 141.156
PHY-3002 : Step(30): len = 739982, overlap = 136.156
PHY-3002 : Step(31): len = 735553, overlap = 134.313
PHY-3002 : Step(32): len = 727510, overlap = 135.625
PHY-3002 : Step(33): len = 718571, overlap = 133.5
PHY-3002 : Step(34): len = 714386, overlap = 133
PHY-3002 : Step(35): len = 710359, overlap = 129.25
PHY-3002 : Step(36): len = 689652, overlap = 133.031
PHY-3002 : Step(37): len = 677661, overlap = 136.375
PHY-3002 : Step(38): len = 675689, overlap = 134.063
PHY-3002 : Step(39): len = 663961, overlap = 129.563
PHY-3002 : Step(40): len = 621356, overlap = 138.688
PHY-3002 : Step(41): len = 617856, overlap = 138.5
PHY-3002 : Step(42): len = 614644, overlap = 130.188
PHY-3002 : Step(43): len = 610229, overlap = 132
PHY-3002 : Step(44): len = 606693, overlap = 130.281
PHY-3002 : Step(45): len = 602803, overlap = 130.75
PHY-3002 : Step(46): len = 601545, overlap = 131.188
PHY-3002 : Step(47): len = 599549, overlap = 130.063
PHY-3002 : Step(48): len = 595114, overlap = 133.156
PHY-3002 : Step(49): len = 588424, overlap = 133.625
PHY-3002 : Step(50): len = 585389, overlap = 133.469
PHY-3002 : Step(51): len = 583002, overlap = 130.844
PHY-3002 : Step(52): len = 576662, overlap = 137.094
PHY-3002 : Step(53): len = 573851, overlap = 139.156
PHY-3002 : Step(54): len = 572189, overlap = 136.938
PHY-3002 : Step(55): len = 568893, overlap = 130.688
PHY-3002 : Step(56): len = 565786, overlap = 133.063
PHY-3002 : Step(57): len = 562758, overlap = 138.75
PHY-3002 : Step(58): len = 557959, overlap = 136.156
PHY-3002 : Step(59): len = 555191, overlap = 134.031
PHY-3002 : Step(60): len = 552825, overlap = 133.594
PHY-3002 : Step(61): len = 546135, overlap = 136.594
PHY-3002 : Step(62): len = 540571, overlap = 140.688
PHY-3002 : Step(63): len = 538363, overlap = 139.219
PHY-3002 : Step(64): len = 536640, overlap = 138.969
PHY-3002 : Step(65): len = 531492, overlap = 141.906
PHY-3002 : Step(66): len = 527406, overlap = 139.469
PHY-3002 : Step(67): len = 523388, overlap = 140.25
PHY-3002 : Step(68): len = 521118, overlap = 143.625
PHY-3002 : Step(69): len = 519524, overlap = 144.875
PHY-3002 : Step(70): len = 511660, overlap = 157.688
PHY-3002 : Step(71): len = 508394, overlap = 158.438
PHY-3002 : Step(72): len = 506535, overlap = 161.125
PHY-3002 : Step(73): len = 504218, overlap = 151.719
PHY-3002 : Step(74): len = 501688, overlap = 140.938
PHY-3002 : Step(75): len = 499974, overlap = 147.156
PHY-3002 : Step(76): len = 498604, overlap = 153.219
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000100576
PHY-3002 : Step(77): len = 500349, overlap = 147.25
PHY-3002 : Step(78): len = 505816, overlap = 152.313
PHY-3002 : Step(79): len = 512027, overlap = 149.031
PHY-3002 : Step(80): len = 515663, overlap = 143.875
PHY-3002 : Step(81): len = 517822, overlap = 141.438
PHY-3002 : Step(82): len = 519225, overlap = 145.188
PHY-3002 : Step(83): len = 522565, overlap = 140.781
PHY-3002 : Step(84): len = 524836, overlap = 138.813
PHY-3002 : Step(85): len = 526386, overlap = 138.719
PHY-3002 : Step(86): len = 529740, overlap = 136.344
PHY-3002 : Step(87): len = 535256, overlap = 121.594
PHY-3002 : Step(88): len = 535696, overlap = 120.219
PHY-3002 : Step(89): len = 535924, overlap = 121.156
PHY-3002 : Step(90): len = 537304, overlap = 124.969
PHY-3002 : Step(91): len = 537384, overlap = 121.906
PHY-3002 : Step(92): len = 536955, overlap = 123.031
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000198017
PHY-3002 : Step(93): len = 539350, overlap = 127.031
PHY-3002 : Step(94): len = 548015, overlap = 105.344
PHY-3002 : Step(95): len = 554190, overlap = 104.313
PHY-3002 : Step(96): len = 556589, overlap = 107.281
PHY-3002 : Step(97): len = 557822, overlap = 104.656
PHY-3002 : Step(98): len = 560493, overlap = 110.563
PHY-3002 : Step(99): len = 561665, overlap = 107.063
PHY-3002 : Step(100): len = 562885, overlap = 102.938
PHY-3002 : Step(101): len = 567131, overlap = 105.125
PHY-3002 : Step(102): len = 571210, overlap = 102.031
PHY-3002 : Step(103): len = 573749, overlap = 99.3438
PHY-3002 : Step(104): len = 574939, overlap = 106.063
PHY-3002 : Step(105): len = 576957, overlap = 105.438
PHY-3002 : Step(106): len = 577857, overlap = 89.1563
PHY-3002 : Step(107): len = 579813, overlap = 93.625
PHY-3002 : Step(108): len = 581207, overlap = 94.8125
PHY-3002 : Step(109): len = 582390, overlap = 99.75
PHY-3002 : Step(110): len = 583830, overlap = 97.5625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000336471
PHY-3002 : Step(111): len = 584878, overlap = 90.3125
PHY-3002 : Step(112): len = 586621, overlap = 85.0625
PHY-3002 : Step(113): len = 593860, overlap = 83.9688
PHY-3002 : Step(114): len = 598345, overlap = 81.0313
PHY-3002 : Step(115): len = 599393, overlap = 80.5313
PHY-3002 : Step(116): len = 600515, overlap = 81.5313
PHY-3002 : Step(117): len = 603034, overlap = 87.2813
PHY-3002 : Step(118): len = 604166, overlap = 83.9063
PHY-3002 : Step(119): len = 605068, overlap = 79.0625
PHY-3002 : Step(120): len = 610206, overlap = 71.0625
PHY-3002 : Step(121): len = 615430, overlap = 73.875
PHY-3002 : Step(122): len = 615903, overlap = 71.625
PHY-3002 : Step(123): len = 616392, overlap = 67.25
PHY-3002 : Step(124): len = 616738, overlap = 67.0938
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.052063s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (30.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.36739e+06, over cnt = 1422(4%), over = 2112, worst = 8
PHY-1002 : len = 1.37421e+06, over cnt = 1166(3%), over = 1619, worst = 8
PHY-1002 : len = 1.38121e+06, over cnt = 896(2%), over = 1190, worst = 8
PHY-1002 : len = 1.39259e+06, over cnt = 599(1%), over = 814, worst = 8
PHY-1002 : len = 1.40098e+06, over cnt = 390(1%), over = 560, worst = 8
PHY-1001 : End global iterations;  1.254239s wall, 2.015625s user + 0.031250s system = 2.046875s CPU (163.2%)

PHY-1001 : Congestion index: top1 = 86.88, top5 = 76.88, top10 = 68.13, top15 = 63.75.
PHY-3001 : End congestion estimation;  1.844311s wall, 2.546875s user + 0.046875s system = 2.593750s CPU (140.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8265 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.461834s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (101.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.71503e-05
PHY-3002 : Step(125): len = 592803, overlap = 37.9375
PHY-3002 : Step(126): len = 558825, overlap = 56.7813
PHY-3002 : Step(127): len = 537440, overlap = 71.1563
PHY-3002 : Step(128): len = 520044, overlap = 82.2188
PHY-3002 : Step(129): len = 503477, overlap = 91.125
PHY-3002 : Step(130): len = 485633, overlap = 107.156
PHY-3002 : Step(131): len = 466531, overlap = 125.688
PHY-3002 : Step(132): len = 446927, overlap = 143.969
PHY-3002 : Step(133): len = 433603, overlap = 152.906
PHY-3002 : Step(134): len = 419871, overlap = 165.75
PHY-3002 : Step(135): len = 405231, overlap = 173.594
PHY-3002 : Step(136): len = 396492, overlap = 176.344
PHY-3002 : Step(137): len = 388963, overlap = 180.156
PHY-3002 : Step(138): len = 382239, overlap = 182.656
PHY-3002 : Step(139): len = 377875, overlap = 183.781
PHY-3002 : Step(140): len = 375224, overlap = 185.406
PHY-3002 : Step(141): len = 373102, overlap = 182.188
PHY-3002 : Step(142): len = 372956, overlap = 173.031
PHY-3002 : Step(143): len = 374029, overlap = 166.094
PHY-3002 : Step(144): len = 376146, overlap = 161.156
PHY-3002 : Step(145): len = 375817, overlap = 159.031
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.43006e-05
PHY-3002 : Step(146): len = 384405, overlap = 147.344
PHY-3002 : Step(147): len = 394569, overlap = 126.094
PHY-3002 : Step(148): len = 401106, overlap = 111.844
PHY-3002 : Step(149): len = 408045, overlap = 100.125
PHY-3002 : Step(150): len = 414923, overlap = 91.5938
PHY-3002 : Step(151): len = 420929, overlap = 79.4375
PHY-3002 : Step(152): len = 425619, overlap = 74.4063
PHY-3002 : Step(153): len = 426369, overlap = 71.9063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000148601
PHY-3002 : Step(154): len = 437225, overlap = 58.5313
PHY-3002 : Step(155): len = 441885, overlap = 54.5625
PHY-3002 : Step(156): len = 453766, overlap = 43.2813
PHY-3002 : Step(157): len = 466624, overlap = 30.375
PHY-3002 : Step(158): len = 467178, overlap = 30.0313
PHY-3002 : Step(159): len = 465898, overlap = 32.2813
PHY-3002 : Step(160): len = 463177, overlap = 34.2188
PHY-3002 : Step(161): len = 461503, overlap = 33.9375
PHY-3002 : Step(162): len = 460827, overlap = 31.1563
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000277257
PHY-3002 : Step(163): len = 478315, overlap = 15.3125
PHY-3002 : Step(164): len = 481592, overlap = 12.375
PHY-3002 : Step(165): len = 488727, overlap = 10.4375
PHY-3002 : Step(166): len = 501257, overlap = 6.75
PHY-3002 : Step(167): len = 510083, overlap = 5.6875
PHY-3002 : Step(168): len = 512428, overlap = 5.96875
PHY-3002 : Step(169): len = 512212, overlap = 4.625
PHY-3002 : Step(170): len = 512486, overlap = 3.40625
PHY-3002 : Step(171): len = 511639, overlap = 3.28125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000554515
PHY-3002 : Step(172): len = 529028, overlap = 1.40625
PHY-3002 : Step(173): len = 535168, overlap = 1.28125
PHY-3002 : Step(174): len = 540500, overlap = 0.6875
PHY-3002 : Step(175): len = 551865, overlap = 0.46875
PHY-3002 : Step(176): len = 554702, overlap = 0.3125
PHY-3002 : Step(177): len = 555158, overlap = 0.375
PHY-3002 : Step(178): len = 555266, overlap = 0.46875
PHY-3002 : Step(179): len = 553664, overlap = 0.5625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.30341e+06, over cnt = 774(2%), over = 1053, worst = 4
PHY-1002 : len = 1.30943e+06, over cnt = 459(1%), over = 591, worst = 4
PHY-1002 : len = 1.30979e+06, over cnt = 273(0%), over = 352, worst = 4
PHY-1002 : len = 1.31145e+06, over cnt = 181(0%), over = 237, worst = 4
PHY-1002 : len = 1.31057e+06, over cnt = 151(0%), over = 196, worst = 4
PHY-1001 : End global iterations;  0.920645s wall, 1.609375s user + 0.000000s system = 1.609375s CPU (174.8%)

PHY-1001 : Congestion index: top1 = 66.88, top5 = 57.50, top10 = 51.25, top15 = 47.50.
PHY-3001 : End congestion estimation;  1.462756s wall, 2.171875s user + 0.015625s system = 2.187500s CPU (149.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8265 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.701508s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (98.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000580042
PHY-3002 : Step(180): len = 548866, overlap = 23.8125
PHY-3002 : Step(181): len = 539115, overlap = 12.1875
PHY-3002 : Step(182): len = 529873, overlap = 16.0938
PHY-3002 : Step(183): len = 517967, overlap = 14.7813
PHY-3002 : Step(184): len = 508918, overlap = 18.6875
PHY-3002 : Step(185): len = 504215, overlap = 18.4063
PHY-3002 : Step(186): len = 499140, overlap = 22
PHY-3002 : Step(187): len = 491699, overlap = 22.5313
PHY-3002 : Step(188): len = 487066, overlap = 20.8125
PHY-3002 : Step(189): len = 484890, overlap = 22.5938
PHY-3002 : Step(190): len = 481844, overlap = 23.4063
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00116008
PHY-3002 : Step(191): len = 490164, overlap = 22.125
PHY-3002 : Step(192): len = 495341, overlap = 17.9063
PHY-3002 : Step(193): len = 497809, overlap = 16.5625
PHY-3002 : Step(194): len = 501971, overlap = 16.1563
PHY-3002 : Step(195): len = 507681, overlap = 15.3438
PHY-3002 : Step(196): len = 510137, overlap = 14.1563
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00232017
PHY-3002 : Step(197): len = 515092, overlap = 13.5
PHY-3002 : Step(198): len = 519248, overlap = 11.0313
PHY-3002 : Step(199): len = 524606, overlap = 10.3125
PHY-3002 : Step(200): len = 533796, overlap = 8.03125
PHY-3002 : Step(201): len = 537204, overlap = 7.28125
PHY-3002 : Step(202): len = 539940, overlap = 7.15625
PHY-3002 : Step(203): len = 543031, overlap = 7.3125
PHY-3002 : Step(204): len = 545386, overlap = 5.6875
PHY-3002 : Step(205): len = 547977, overlap = 6
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0044573
PHY-3002 : Step(206): len = 550295, overlap = 6.25
PHY-3002 : Step(207): len = 554363, overlap = 6.84375
PHY-3002 : Step(208): len = 557411, overlap = 7.28125
PHY-3002 : Step(209): len = 560334, overlap = 7.03125
PHY-3002 : Step(210): len = 564906, overlap = 5.71875
PHY-3002 : Step(211): len = 569847, overlap = 3.90625
PHY-3002 : Step(212): len = 572048, overlap = 3.4375
PHY-3002 : Step(213): len = 573205, overlap = 3.09375
PHY-3002 : Step(214): len = 575242, overlap = 3
PHY-3002 : Step(215): len = 576187, overlap = 2.90625
PHY-3002 : Step(216): len = 576696, overlap = 2.78125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00811823
PHY-3002 : Step(217): len = 578050, overlap = 2.34375
PHY-3002 : Step(218): len = 580090, overlap = 2.09375
PHY-3002 : Step(219): len = 582371, overlap = 2.375
PHY-3002 : Step(220): len = 584124, overlap = 2.21875
PHY-3002 : Step(221): len = 585898, overlap = 2.0625
PHY-3002 : Step(222): len = 588428, overlap = 2.125
PHY-3002 : Step(223): len = 590238, overlap = 2.4375
PHY-3002 : Step(224): len = 591356, overlap = 2.25
PHY-3002 : Step(225): len = 592427, overlap = 2.125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0132904
PHY-3002 : Step(226): len = 593358, overlap = 2.1875
PHY-3002 : Step(227): len = 595202, overlap = 1.9375
PHY-3002 : Step(228): len = 596719, overlap = 1.8125
PHY-3002 : Step(229): len = 597875, overlap = 2
PHY-3002 : Step(230): len = 599495, overlap = 2.09375
PHY-3002 : Step(231): len = 600647, overlap = 1.96875
PHY-3002 : Step(232): len = 602182, overlap = 2.09375
PHY-3002 : Step(233): len = 603169, overlap = 2.0625
PHY-3002 : Step(234): len = 604249, overlap = 1.65625
PHY-3002 : Step(235): len = 604967, overlap = 2.375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 92.66 peak overflow 1.63
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.4493e+06, over cnt = 537(1%), over = 656, worst = 4
PHY-1002 : len = 1.45088e+06, over cnt = 403(1%), over = 491, worst = 3
PHY-1002 : len = 1.4506e+06, over cnt = 287(0%), over = 353, worst = 3
PHY-1002 : len = 1.45043e+06, over cnt = 238(0%), over = 293, worst = 3
PHY-1002 : len = 1.44986e+06, over cnt = 205(0%), over = 254, worst = 3
PHY-1001 : End global iterations;  0.976967s wall, 1.593750s user + 0.000000s system = 1.593750s CPU (163.1%)

PHY-1001 : Congestion index: top1 = 63.13, top5 = 55.63, top10 = 48.13, top15 = 45.00.
PHY-1001 : End incremental global routing;  1.552257s wall, 2.203125s user + 0.015625s system = 2.218750s CPU (142.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8265 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.448261s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (97.6%)

OPT-1001 : 22 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7697 has valid locations, 151 needs to be replaced
PHY-3001 : design contains 7917 instances, 5889 luts, 1751 seqs, 168 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 624440
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.37794e+06, over cnt = 503(1%), over = 597, worst = 3
PHY-1002 : len = 1.38e+06, over cnt = 320(0%), over = 372, worst = 3
PHY-1002 : len = 1.37876e+06, over cnt = 206(0%), over = 243, worst = 3
PHY-1002 : len = 1.37834e+06, over cnt = 176(0%), over = 205, worst = 3
PHY-1002 : len = 1.37743e+06, over cnt = 130(0%), over = 152, worst = 3
PHY-1001 : End global iterations;  1.077517s wall, 1.921875s user + 0.000000s system = 1.921875s CPU (178.4%)

PHY-1001 : Congestion index: top1 = 62.50, top5 = 53.13, top10 = 48.13, top15 = 44.38.
PHY-3001 : End congestion estimation;  2.665627s wall, 3.515625s user + 0.093750s system = 3.609375s CPU (135.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8394 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.533162s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(236): len = 623435, overlap = 0
PHY-3002 : Step(237): len = 623427, overlap = 0
PHY-3002 : Step(238): len = 622869, overlap = 0
PHY-3002 : Step(239): len = 622873, overlap = 0
PHY-3002 : Step(240): len = 622765, overlap = 0
PHY-3002 : Step(241): len = 622765, overlap = 0
PHY-3002 : Step(242): len = 622212, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.3815e+06, over cnt = 187(0%), over = 215, worst = 3
PHY-1002 : len = 1.38169e+06, over cnt = 152(0%), over = 176, worst = 3
PHY-1002 : len = 1.3813e+06, over cnt = 136(0%), over = 159, worst = 3
PHY-1002 : len = 1.38052e+06, over cnt = 113(0%), over = 136, worst = 3
PHY-1002 : len = 1.3805e+06, over cnt = 109(0%), over = 132, worst = 3
PHY-1001 : End global iterations;  0.593541s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (102.7%)

PHY-1001 : Congestion index: top1 = 62.50, top5 = 53.13, top10 = 48.13, top15 = 44.38.
PHY-3001 : End congestion estimation;  1.132603s wall, 1.156250s user + 0.015625s system = 1.171875s CPU (103.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8394 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.486250s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0055225
PHY-3002 : Step(243): len = 622152, overlap = 2.46875
PHY-3002 : Step(244): len = 622152, overlap = 2.46875
PHY-3001 : Final: Len = 622152, Over = 2.46875
PHY-3001 : End incremental placement;  5.294059s wall, 6.234375s user + 0.156250s system = 6.390625s CPU (120.7%)

OPT-1001 : End high-fanout net optimization;  8.260323s wall, 9.515625s user + 0.171875s system = 9.687500s CPU (117.3%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.38202e+06, over cnt = 553(1%), over = 639, worst = 3
PHY-1002 : len = 1.38392e+06, over cnt = 371(1%), over = 425, worst = 3
PHY-1002 : len = 1.38367e+06, over cnt = 256(0%), over = 294, worst = 3
PHY-1002 : len = 1.38245e+06, over cnt = 201(0%), over = 230, worst = 2
PHY-1002 : len = 1.37987e+06, over cnt = 152(0%), over = 173, worst = 2
PHY-1001 : End global iterations;  0.982217s wall, 1.484375s user + 0.015625s system = 1.500000s CPU (152.7%)

PHY-1001 : Congestion index: top1 = 61.25, top5 = 54.38, top10 = 48.13, top15 = 44.38.
OPT-1001 : End congestion update;  1.569047s wall, 2.078125s user + 0.031250s system = 2.109375s CPU (134.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8394 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.387619s wall, 0.406250s user + 0.031250s system = 0.437500s CPU (112.9%)

OPT-1001 : Start: WNS 1449 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 2288 TNS 0 NUM_FEPS 0 with 9 cells processed and 7662 slack improved
OPT-1001 : Iter 2: improved WNS 2687 TNS 0 NUM_FEPS 0 with 10 cells processed and 6332 slack improved
OPT-1001 : Iter 3: improved WNS 2916 TNS 0 NUM_FEPS 0 with 12 cells processed and 7420 slack improved
OPT-1001 : Iter 4: improved WNS 3126 TNS 0 NUM_FEPS 0 with 13 cells processed and 9224 slack improved
OPT-1001 : End global optimization;  2.797544s wall, 3.312500s user + 0.062500s system = 3.375000s CPU (120.6%)

OPT-1001 : End physical optimization;  11.065554s wall, 12.828125s user + 0.234375s system = 13.062500s CPU (118.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5889 LUT to BLE ...
SYN-4008 : Packed 5889 LUT and 715 SEQ to BLE.
SYN-4003 : Packing 1036 remaining SEQ's ...
SYN-4005 : Packed 983 SEQ with LUT/SLICE
SYN-4006 : 4195 single LUT's are left
SYN-4006 : 53 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5942/6222 primitive instances ...
PHY-3001 : End packing;  1.190890s wall, 1.171875s user + 0.031250s system = 1.203125s CPU (101.0%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3728 instances
RUN-1001 : 1808 mslices, 1809 lslices, 63 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7911 nets
RUN-1001 : 3176 nets have 2 pins
RUN-1001 : 3361 nets have [3 - 5] pins
RUN-1001 : 811 nets have [6 - 10] pins
RUN-1001 : 290 nets have [11 - 20] pins
RUN-1001 : 270 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 3726 instances, 3617 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : After packing: Len = 643438, Over = 39.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.43422e+06, over cnt = 465(1%), over = 553, worst = 4
PHY-1002 : len = 1.43546e+06, over cnt = 333(0%), over = 392, worst = 4
PHY-1002 : len = 1.43447e+06, over cnt = 231(0%), over = 275, worst = 4
PHY-1002 : len = 1.43376e+06, over cnt = 175(0%), over = 214, worst = 4
PHY-1002 : len = 1.42685e+06, over cnt = 114(0%), over = 137, worst = 4
PHY-1001 : End global iterations;  1.072681s wall, 1.718750s user + 0.031250s system = 1.750000s CPU (163.1%)

PHY-1001 : Congestion index: top1 = 66.25, top5 = 56.25, top10 = 50.00, top15 = 45.00.
PHY-3001 : End congestion estimation;  2.900205s wall, 3.515625s user + 0.031250s system = 3.546875s CPU (122.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7865 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.490096s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (102.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00021236
PHY-3002 : Step(245): len = 623238, overlap = 42.25
PHY-3002 : Step(246): len = 610796, overlap = 40.25
PHY-3002 : Step(247): len = 601562, overlap = 47.75
PHY-3002 : Step(248): len = 592017, overlap = 51.5
PHY-3002 : Step(249): len = 583212, overlap = 54.75
PHY-3002 : Step(250): len = 575882, overlap = 60
PHY-3002 : Step(251): len = 567285, overlap = 67.25
PHY-3002 : Step(252): len = 560955, overlap = 73.25
PHY-3002 : Step(253): len = 554107, overlap = 77.5
PHY-3002 : Step(254): len = 550405, overlap = 79.5
PHY-3002 : Step(255): len = 544920, overlap = 83
PHY-3002 : Step(256): len = 539307, overlap = 87.5
PHY-3002 : Step(257): len = 538099, overlap = 87
PHY-3002 : Step(258): len = 536959, overlap = 85
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00042472
PHY-3002 : Step(259): len = 553471, overlap = 69
PHY-3002 : Step(260): len = 557688, overlap = 59
PHY-3002 : Step(261): len = 563865, overlap = 55.5
PHY-3002 : Step(262): len = 568207, overlap = 50
PHY-3002 : Step(263): len = 574002, overlap = 48.75
PHY-3002 : Step(264): len = 580956, overlap = 50.75
PHY-3002 : Step(265): len = 584497, overlap = 45
PHY-3002 : Step(266): len = 589553, overlap = 43.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000846516
PHY-3002 : Step(267): len = 599811, overlap = 39.25
PHY-3002 : Step(268): len = 604709, overlap = 35.75
PHY-3002 : Step(269): len = 609382, overlap = 34.5
PHY-3002 : Step(270): len = 616179, overlap = 31.75
PHY-3002 : Step(271): len = 621076, overlap = 31.25
PHY-3002 : Step(272): len = 624835, overlap = 28.25
PHY-3002 : Step(273): len = 630462, overlap = 29
PHY-3002 : Step(274): len = 635038, overlap = 27
PHY-3002 : Step(275): len = 636521, overlap = 23.5
PHY-3002 : Step(276): len = 639994, overlap = 23.25
PHY-3002 : Step(277): len = 646046, overlap = 22.25
PHY-3002 : Step(278): len = 646783, overlap = 22.5
PHY-3002 : Step(279): len = 647275, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00166405
PHY-3002 : Step(280): len = 655577, overlap = 23
PHY-3002 : Step(281): len = 658573, overlap = 17.5
PHY-3002 : Step(282): len = 661593, overlap = 17
PHY-3002 : Step(283): len = 665493, overlap = 16.75
PHY-3002 : Step(284): len = 669121, overlap = 15
PHY-3002 : Step(285): len = 670836, overlap = 13
PHY-3002 : Step(286): len = 673734, overlap = 14
PHY-3002 : Step(287): len = 678300, overlap = 17.25
PHY-3002 : Step(288): len = 679008, overlap = 16
PHY-3002 : Step(289): len = 679091, overlap = 13.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00318385
PHY-3002 : Step(290): len = 683372, overlap = 12.5
PHY-3002 : Step(291): len = 686069, overlap = 9.75
PHY-3002 : Step(292): len = 688734, overlap = 10.75
PHY-3002 : Step(293): len = 691139, overlap = 10.25
PHY-3002 : Step(294): len = 693217, overlap = 9.25
PHY-3002 : Step(295): len = 694641, overlap = 8.75
PHY-3002 : Step(296): len = 697043, overlap = 8.25
PHY-3002 : Step(297): len = 697682, overlap = 8.75
PHY-3002 : Step(298): len = 698523, overlap = 10.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00597342
PHY-3002 : Step(299): len = 701293, overlap = 10.25
PHY-3002 : Step(300): len = 703527, overlap = 10.25
PHY-3002 : Step(301): len = 705353, overlap = 10.25
PHY-3002 : Step(302): len = 706816, overlap = 10
PHY-3002 : Step(303): len = 708466, overlap = 9.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.348750s wall, 1.234375s user + 1.546875s system = 2.781250s CPU (206.2%)

PHY-3001 : Trial Legalized: Len = 721486
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.6062e+06, over cnt = 392(1%), over = 447, worst = 3
PHY-1002 : len = 1.60681e+06, over cnt = 310(0%), over = 350, worst = 3
PHY-1002 : len = 1.60653e+06, over cnt = 214(0%), over = 245, worst = 3
PHY-1002 : len = 1.60438e+06, over cnt = 149(0%), over = 171, worst = 2
PHY-1002 : len = 1.59955e+06, over cnt = 109(0%), over = 125, worst = 2
PHY-1001 : End global iterations;  1.048301s wall, 1.656250s user + 0.015625s system = 1.671875s CPU (159.5%)

PHY-1001 : Congestion index: top1 = 67.50, top5 = 58.13, top10 = 51.88, top15 = 47.50.
PHY-3001 : End congestion estimation;  1.702114s wall, 2.312500s user + 0.015625s system = 2.328125s CPU (136.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7865 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.490025s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (98.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000584313
PHY-3002 : Step(304): len = 691603, overlap = 11
PHY-3002 : Step(305): len = 679866, overlap = 11.5
PHY-3002 : Step(306): len = 669224, overlap = 11.25
PHY-3002 : Step(307): len = 661879, overlap = 13.75
PHY-3002 : Step(308): len = 654655, overlap = 21
PHY-3002 : Step(309): len = 649087, overlap = 22.75
PHY-3002 : Step(310): len = 645272, overlap = 24
PHY-3002 : Step(311): len = 641485, overlap = 27.25
PHY-3002 : Step(312): len = 637781, overlap = 27.75
PHY-3002 : Step(313): len = 634325, overlap = 28.5
PHY-3002 : Step(314): len = 631881, overlap = 29.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.042649s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (73.3%)

PHY-3001 : Legalized: Len = 640373, Over = 0
PHY-3001 : Spreading special nets. 11 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.019980s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (78.2%)

PHY-3001 : 15 instances has been re-located, deltaX = 0, deltaY = 11, maxDist = 1.
PHY-3001 : Final: Len = 640495, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.43684e+06, over cnt = 462(1%), over = 556, worst = 5
PHY-1002 : len = 1.43776e+06, over cnt = 336(0%), over = 414, worst = 5
PHY-1002 : len = 1.43735e+06, over cnt = 204(0%), over = 256, worst = 5
PHY-1002 : len = 1.43674e+06, over cnt = 161(0%), over = 206, worst = 5
PHY-1002 : len = 1.43428e+06, over cnt = 134(0%), over = 174, worst = 4
PHY-1001 : End global iterations;  1.006945s wall, 1.593750s user + 0.046875s system = 1.640625s CPU (162.9%)

PHY-1001 : Congestion index: top1 = 70.63, top5 = 59.38, top10 = 52.50, top15 = 48.75.
PHY-1001 : End incremental global routing;  1.623363s wall, 2.203125s user + 0.046875s system = 2.250000s CPU (138.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7865 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.491555s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (101.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.121217s wall, 3.718750s user + 0.046875s system = 3.765625s CPU (120.6%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.43684e+06, over cnt = 462(1%), over = 556, worst = 5
PHY-1002 : len = 1.43776e+06, over cnt = 336(0%), over = 414, worst = 5
PHY-1002 : len = 1.43735e+06, over cnt = 204(0%), over = 256, worst = 5
PHY-1002 : len = 1.43674e+06, over cnt = 161(0%), over = 206, worst = 5
PHY-1002 : len = 1.43428e+06, over cnt = 134(0%), over = 174, worst = 4
PHY-1001 : End global iterations;  1.044959s wall, 1.734375s user + 0.000000s system = 1.734375s CPU (166.0%)

PHY-1001 : Congestion index: top1 = 70.63, top5 = 59.38, top10 = 52.50, top15 = 48.75.
OPT-1001 : End congestion update;  1.698647s wall, 2.375000s user + 0.000000s system = 2.375000s CPU (139.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7865 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.404450s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (100.4%)

OPT-1001 : Start: WNS 1815 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3657 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3726 instances, 3617 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 642849, Over = 0
PHY-3001 : End spreading;  0.017333s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (90.1%)

PHY-3001 : Final: Len = 642849, Over = 0
PHY-3001 : End incremental legalization;  0.186238s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (109.1%)

OPT-1001 : Iter 1: improved WNS 2435 TNS 0 NUM_FEPS 0 with 6 cells processed and 2382 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3657 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3726 instances, 3617 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 646799, Over = 0
PHY-3001 : End spreading;  0.017149s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (91.1%)

PHY-3001 : Final: Len = 646799, Over = 0
PHY-3001 : End incremental legalization;  0.178852s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (113.6%)

OPT-1001 : Iter 2: improved WNS 2694 TNS 0 NUM_FEPS 0 with 10 cells processed and 2359 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3657 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3726 instances, 3617 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 649677, Over = 0
PHY-3001 : End spreading;  0.017514s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.2%)

PHY-3001 : Final: Len = 649677, Over = 0
PHY-3001 : End incremental legalization;  0.186750s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (150.6%)

OPT-1001 : Iter 3: improved WNS 2925 TNS 0 NUM_FEPS 0 with 13 cells processed and 4201 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3657 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3726 instances, 3617 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 652135, Over = 0
PHY-3001 : End spreading;  0.017482s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.4%)

PHY-3001 : Final: Len = 652135, Over = 0
PHY-3001 : End incremental legalization;  0.179621s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (165.3%)

OPT-1001 : Iter 4: improved WNS 3159 TNS 0 NUM_FEPS 0 with 14 cells processed and 2744 slack improved
OPT-1001 : End path based optimization;  11.663887s wall, 12.718750s user + 0.000000s system = 12.718750s CPU (109.0%)

OPT-1001 : End physical optimization;  14.789122s wall, 16.437500s user + 0.046875s system = 16.484375s CPU (111.5%)

RUN-1003 : finish command "place" in  53.801811s wall, 91.312500s user + 7.000000s system = 98.312500s CPU (182.7%)

RUN-1004 : used memory is 882 MB, reserved memory is 877 MB, peak memory is 956 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        75
  #input                   21
  #output                  43
  #inout                   11

Utilization Statistics
#lut                     6851   out of  19600   34.95%
#reg                     1768   out of  19600    9.02%
#le                      6904
  #lut only              5136   out of   6904   74.39%
  #reg only                53   out of   6904    0.77%
  #lut&reg               1715   out of   6904   24.84%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       63   out of    188   33.51%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO        INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
      en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR      OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS        OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]     OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]     OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]     OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]     OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]     OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]     OUTPUT        K11        LVCMOS33           8            NONE       NONE    
  LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD        OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS        OUTPUT        H13        LVCMOS33           8            NONE       NONE    
    LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR        OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]        OUTPUT        F16        LVCMOS33           8            NONE       NONE    
     LED[6]        OUTPUT        E16        LVCMOS33           8            NONE       NONE    
     LED[5]        OUTPUT        E13        LVCMOS33           8            NONE       NONE    
     LED[4]        OUTPUT        C16        LVCMOS33           8            NONE       NONE    
     LED[3]        OUTPUT        C15        LVCMOS33           8            NONE       NONE    
     LED[2]        OUTPUT        B16        LVCMOS33           8            NONE       NONE    
     LED[1]        OUTPUT        B15        LVCMOS33           8            NONE       NONE    
     LED[0]        OUTPUT        H16        LVCMOS33           8            N/A        NONE    
  PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz      OUTPUT         E4        LVCMOS33           8            N/A        NONE    
     Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       NONE    
    SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS        OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI       OUTPUT        F14        LVCMOS33           8            NONE       OREG    
     TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep         OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
     IO[7]          INOUT         J6        LVCMOS33           8            N/A        NONE    
     IO[6]          INOUT        J13        LVCMOS33           8            N/A        NONE    
     IO[5]          INOUT        R14        LVCMOS33           8            N/A        NONE    
     IO[4]          INOUT        H14        LVCMOS33           8            N/A        NONE    
     IO[3]          INOUT         M2        LVCMOS33           8            N/A        NONE    
     IO[2]          INOUT         D1        LVCMOS33           8            N/A        NONE    
     IO[1]          INOUT        F15        LVCMOS33           8           PULLUP      NONE    
     IO[0]          INOUT        D16        LVCMOS33           8           PULLUP      NONE    
  PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6904  |6695   |156    |1775   |37     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3728 instances
RUN-1001 : 1808 mslices, 1809 lslices, 63 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7911 nets
RUN-1001 : 3176 nets have 2 pins
RUN-1001 : 3361 nets have [3 - 5] pins
RUN-1001 : 811 nets have [6 - 10] pins
RUN-1001 : 290 nets have [11 - 20] pins
RUN-1001 : 270 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.45435e+06, over cnt = 496(1%), over = 601, worst = 4
PHY-1002 : len = 1.45596e+06, over cnt = 366(1%), over = 443, worst = 4
PHY-1002 : len = 1.44998e+06, over cnt = 249(0%), over = 299, worst = 4
PHY-1002 : len = 1.4256e+06, over cnt = 84(0%), over = 110, worst = 3
PHY-1002 : len = 1.39214e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.106656s wall, 1.750000s user + 0.046875s system = 1.796875s CPU (162.4%)

PHY-1001 : Congestion index: top1 = 68.75, top5 = 58.13, top10 = 52.50, top15 = 47.50.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7865 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 17 out of 7911 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7865 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 727 to 15
PHY-1001 : End pin swap;  0.396444s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (90.6%)

PHY-1001 : End global routing;  4.586833s wall, 5.156250s user + 0.093750s system = 5.250000s CPU (114.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 97296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.193810s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (104.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 118112, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.544837s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (100.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 118000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.006890s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (226.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 96% nets.
PHY-1002 : len = 1.20509e+06, over cnt = 963(0%), over = 969, worst = 2
PHY-1001 : End Routed; 33.403633s wall, 50.468750s user + 0.515625s system = 50.984375s CPU (152.6%)

PHY-1001 : Update timing.....
PHY-1001 : 2501/7666(32%) critical/total net(s), WNS -3.058ns, TNS -638.017ns, False end point 541.
PHY-1001 : End update timing;  2.047901s wall, 2.015625s user + 0.046875s system = 2.062500s CPU (100.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.21302e+06, over cnt = 474(0%), over = 478, worst = 2
PHY-1001 : End DR Iter 1; 2.431990s wall, 3.062500s user + 0.046875s system = 3.109375s CPU (127.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.21622e+06, over cnt = 147(0%), over = 147, worst = 1
PHY-1001 : End DR Iter 2; 1.278450s wall, 1.531250s user + 0.015625s system = 1.546875s CPU (121.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.21802e+06, over cnt = 31(0%), over = 31, worst = 1
PHY-1001 : End DR Iter 3; 0.457084s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (116.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.2184e+06, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 4; 0.393611s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (103.2%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 1.21866e+06, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 5; 0.443097s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (102.3%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 1.21874e+06, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 6; 0.788323s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (105.0%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 1.21874e+06, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 7; 1.316124s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (100.9%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 1.21874e+06, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 8; 2.209318s wall, 2.187500s user + 0.000000s system = 2.187500s CPU (99.0%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 1.21866e+06, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End LB Iter 1; 0.452747s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (100.1%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 1.21864e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.21864e+06
PHY-1001 : End LB Iter 2; 0.529688s wall, 0.578125s user + 0.031250s system = 0.609375s CPU (115.0%)

PHY-1001 : 6 feed throughs used by 5 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  55.524112s wall, 73.343750s user + 0.906250s system = 74.250000s CPU (133.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  60.584018s wall, 78.953125s user + 1.000000s system = 79.953125s CPU (132.0%)

RUN-1004 : used memory is 1066 MB, reserved memory is 1061 MB, peak memory is 1470 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        75
  #input                   21
  #output                  43
  #inout                   11

Utilization Statistics
#lut                     6856   out of  19600   34.98%
#reg                     1768   out of  19600    9.02%
#le                      6909
  #lut only              5141   out of   6909   74.41%
  #reg only                53   out of   6909    0.77%
  #lut&reg               1715   out of   6909   24.82%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       63   out of    188   33.51%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       7   out of     16   43.75%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO        INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
      en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR      OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS        OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]     OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]     OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]     OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]     OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]     OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]     OUTPUT        K11        LVCMOS33           8            NONE       NONE    
  LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD        OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS        OUTPUT        H13        LVCMOS33           8            NONE       NONE    
    LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR        OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]        OUTPUT        F16        LVCMOS33           8            NONE       NONE    
     LED[6]        OUTPUT        E16        LVCMOS33           8            NONE       NONE    
     LED[5]        OUTPUT        E13        LVCMOS33           8            NONE       NONE    
     LED[4]        OUTPUT        C16        LVCMOS33           8            NONE       NONE    
     LED[3]        OUTPUT        C15        LVCMOS33           8            NONE       NONE    
     LED[2]        OUTPUT        B16        LVCMOS33           8            NONE       NONE    
     LED[1]        OUTPUT        B15        LVCMOS33           8            NONE       NONE    
     LED[0]        OUTPUT        H16        LVCMOS33           8            N/A        NONE    
  PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz      OUTPUT         E4        LVCMOS33           8            N/A        NONE    
     Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       NONE    
    SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS        OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI       OUTPUT        F14        LVCMOS33           8            NONE       OREG    
     TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep         OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
     IO[7]          INOUT         J6        LVCMOS33           8            N/A        NONE    
     IO[6]          INOUT        J13        LVCMOS33           8            N/A        NONE    
     IO[5]          INOUT        R14        LVCMOS33           8            N/A        NONE    
     IO[4]          INOUT        H14        LVCMOS33           8            N/A        NONE    
     IO[3]          INOUT         M2        LVCMOS33           8            N/A        NONE    
     IO[2]          INOUT         D1        LVCMOS33           8            N/A        NONE    
     IO[1]          INOUT        F15        LVCMOS33           8           PULLUP      NONE    
     IO[0]          INOUT        D16        LVCMOS33           8           PULLUP      NONE    
  PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6909  |6700   |156    |1775   |37     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       3111  
    #2         2       2142  
    #3         3       749   
    #4         4       469   
    #5        5-10     855   
    #6       11-50     497   
    #7       51-100     15   
  Average     3.74           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  3.309183s wall, 3.203125s user + 0.140625s system = 3.343750s CPU (101.0%)

RUN-1004 : used memory is 1066 MB, reserved memory is 1061 MB, peak memory is 1470 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 33, tpin num: 38797, tnet num: 7865, tinst num: 3731, tnode num: 43824, tedge num: 65570.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.206205s wall, 1.250000s user + 0.000000s system = 1.250000s CPU (103.6%)

RUN-1004 : used memory is 1082 MB, reserved memory is 1076 MB, peak memory is 1470 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 7865 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 7 (5 unconstrainted).
TMR-5009 WARNING: No clock constraint on 5 clock net(s): 
	LED_Interface/light_clk
	Pwm_CLK
	QN_REF24MHz_pad
	keyboard/scan_clk
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  2.465700s wall, 2.375000s user + 0.078125s system = 2.453125s CPU (99.5%)

RUN-1004 : used memory is 1512 MB, reserved memory is 1508 MB, peak memory is 1512 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3733
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7911, pip num: 95340
BIT-1003 : Multithreading accelaration with 8 threads.
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
BIT-1003 : Generate bitstream completely, there are 3023 valid insts, and 253179 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000" in  12.591803s wall, 87.515625s user + 0.703125s system = 88.218750s CPU (700.6%)

RUN-1004 : used memory is 1743 MB, reserved memory is 1739 MB, peak memory is 1867 MB
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  4.766332s wall, 31.250000s user + 0.234375s system = 31.484375s CPU (660.6%)

RUN-1004 : used memory is 1743 MB, reserved memory is 1739 MB, peak memory is 1867 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.210926s wall, 0.171875s user + 0.046875s system = 0.218750s CPU (3.0%)

RUN-1004 : used memory is 1762 MB, reserved memory is 1760 MB, peak memory is 1867 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  12.457037s wall, 32.531250s user + 0.296875s system = 32.828125s CPU (263.5%)

RUN-1004 : used memory is 1720 MB, reserved memory is 1718 MB, peak memory is 1867 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 92 in ../rtl/CortexM0_SoC.v(132)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 66 in ../rtl/CortexM0_SoC.v(212)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 92 in ../rtl/CortexM0_SoC.v(132)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 66 in ../rtl/CortexM0_SoC.v(212)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(272)
HDL-5007 WARNING: port 'HRDATA' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(941)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module key_16 in key_16.v(23)
HDL-1007 : elaborate module bzmusic_ctrl in ../rtl/out/bzmusic_ctrl.v(1)
HDL-1007 : elaborate module addr_cnt in ../rtl/out/addr_cnt.v(2)
HDL-1007 : elaborate module BlockROM1(ADDR_WIDTH=8) in ../rtl/out/BlockROM1.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM1.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(105)
HDL-1007 : elaborate module BlockROM2(ADDR_WIDTH=8) in ../rtl/out/BlockROM2.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM2.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(116)
HDL-1007 : elaborate module BlockROM3(ADDR_WIDTH=8) in ../rtl/out/BlockROM3.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM3.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(127)
HDL-1007 : elaborate module AND in ../rtl/out/AND.v(23)
HDL-1007 : elaborate module tune_decoder in ../rtl/out/tune_decoder.v(1)
HDL-1007 : elaborate module tune_pwm in ../rtl/out/tune_pwm.v(1)
HDL-1007 : elaborate module beat_decoder in ../rtl/out/beat_decoder.v(1)
HDL-1007 : elaborate module beat_cnt in ../rtl/out/beat_cnt.v(1)
HDL-1007 : elaborate module Keyboard in ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v(1)
HDL-1007 : elaborate module PLL in ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in E:/TD/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=4,CLKC0_DIV=6,CLKC1_DIV=50,CLKC2_DIV=75,CLKC3_DIV=50,CLKC4_DIV=48,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=5,CLKC1_CPHASE=49,CLKC2_CPHASE=74,CLKC3_CPHASE=49,CLKC4_CPHASE=47,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/TD/arch/eagle_macro.v(930)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(670)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(727)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_PAJ_IIC in AHBlite_PAJ_IIC.v(1)
HDL-1007 : elaborate module AHBlite_SPI in ../rtl/AHBlite_SPI.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-1007 : elaborate module AHBlite_LCD in ../lcd/AHBlite_LCD.v(1)
HDL-1007 : elaborate module LCD_INI in ../lcd/LCD_INI.v(1)
HDL-1007 : elaborate module WriteCtrl in ../lcd/WriteCtrl.v(1)
HDL-1007 : elaborate module AddrIni in ../lcd/AddrIni.v(1)
HDL-1007 : elaborate module BlockROM16 in ../lcd/BlockROM16.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM16.v(10)
HDL-1007 : elaborate module BlockROM9 in ../lcd/BlockROM9.v(1)
HDL-5007 WARNING: entry size 4 at F:/jichuangsai/week_yizhi/lcd/sign.txt:1 does not match memory width 1 in ../lcd/BlockROM9.v(13)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM9.v(10)
HDL-5007 WARNING: net 'HREADYOUT_P4' does not have a driver in ../rtl/CortexM0_SoC.v(405)
HDL-5007 WARNING: net 'HRDATA_P4[31]' does not have a driver in ../rtl/CortexM0_SoC.v(406)
HDL-5007 WARNING: net 'HRESP_P4' does not have a driver in ../rtl/CortexM0_SoC.v(407)
HDL-5007 WARNING: net 'HRDATA_P9[31]' does not have a driver in ../rtl/CortexM0_SoC.v(476)
HDL-5007 WARNING: net 'HRESP_P9' does not have a driver in ../rtl/CortexM0_SoC.v(477)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 7 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  3.196442s wall, 3.234375s user + 0.078125s system = 3.312500s CPU (103.6%)

RUN-1004 : used memory is 777 MB, reserved memory is 764 MB, peak memory is 1867 MB
RUN-1002 : start command "read_adc ../M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[0]   LOCATION = D16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[1]   LOCATION = F15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_BL_CTR   LOCATION = M11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_CS   LOCATION = K12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[0]   LOCATION = J11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[10]   LOCATION = K11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[11]   LOCATION = P16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[12]   LOCATION = M13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[13]   LOCATION = P15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[14]   LOCATION = M15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[15]   LOCATION = L12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[1]   LOCATION = P14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[2]   LOCATION = K15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[3]   LOCATION = L16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[4]   LOCATION = J14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[5]   LOCATION = M16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[6]   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[7]   LOCATION = N16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[8]   LOCATION = L14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[9]   LOCATION = N14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RD   LOCATION = H15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RS   LOCATION = H13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RST   LOCATION = M14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_WR   LOCATION = L13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[1]   LOCATION = B15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SCL   LOCATION = D8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SDA   LOCATION = C7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CLK   LOCATION = D14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CS   LOCATION = E15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_IRQ   LOCATION = H14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MISO   LOCATION = G14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MOSI   LOCATION = F14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = H11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en2   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en3   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[4]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[5]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[6]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[7]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test   LOCATION = B14; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin IO[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
USR-6010 WARNING: ADC constraints: pin key[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AND"
SYN-1012 : SanityCheck: Model "BlockROM1(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM2(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM3(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "LCD_INI"
SYN-1012 : SanityCheck: Model "AddrIni"
SYN-1012 : SanityCheck: Model "BlockROM16"
SYN-1012 : SanityCheck: Model "BlockROM9"
SYN-1012 : SanityCheck: Model "WriteCtrl"
SYN-1012 : SanityCheck: Model "AHBlite_LCD"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_PAJ_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "AHBlite_SPI"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "addr_cnt"
SYN-1012 : SanityCheck: Model "beat_cnt"
SYN-1012 : SanityCheck: Model "beat_decoder"
SYN-1012 : SanityCheck: Model "bzmusic_ctrl"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "Keyboard"
SYN-1012 : SanityCheck: Model "key_16"
SYN-1012 : SanityCheck: Model "tune_decoder"
SYN-1012 : SanityCheck: Model "tune_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1043 : Mark AHBlite_PAJ_IIC as IO macro for instance u36
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 15 instances.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 5 instances.
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AND
SYN-1011 : Flatten model BlockROM1(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM2(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM3(ADDR_WIDTH=8)
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model LCD_INI
SYN-1011 : Flatten model AddrIni
SYN-1011 : Flatten model BlockROM16
SYN-1011 : Flatten model BlockROM9
SYN-1011 : Flatten model WriteCtrl
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model AHBlite_LCD
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_PAJ_IIC
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model AHBlite_SPI
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model addr_cnt
SYN-1011 : Flatten model beat_cnt
SYN-1011 : Flatten model beat_decoder
SYN-1011 : Flatten model bzmusic_ctrl
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model Keyboard
SYN-1011 : Flatten model key_16
SYN-1011 : Flatten model tune_decoder
SYN-1011 : Flatten model tune_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 97 instances.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[0]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[10]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[11]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[12]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[13]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[14]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[15]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[16]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[17]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[18]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[19]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[1]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[20]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[21]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[22]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[23]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[24]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[25]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[26]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[27]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[28]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[29]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[2]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[30]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[31]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[3]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[4]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[5]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[6]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[7]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[8]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[9]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[0]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[10]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[11]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[12]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[13]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[14]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[15]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[16]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[17]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[18]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[19]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[1]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[20]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[21]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[22]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[23]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[24]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[25]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[26]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[27]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[28]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[29]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[2]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[30]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[31]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[3]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[4]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[5]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[6]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[7]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[8]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[9]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P4" in ../rtl/CortexM0_SoC.v(405)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(84)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P4" in ../rtl/CortexM0_SoC.v(407)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(105)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P9" in ../rtl/CortexM0_SoC.v(477)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(105)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 23894/1293 useful/useless nets, 23114/980 useful/useless insts
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 93 onehot mux instances.
SYN-1020 : Optimized 102 distributor mux.
SYN-5043 WARNING: Register "bzmusic_ctrl/state[0]" in ../rtl/out/bzmusic_ctrl.v(11) is described with both an asynchronous reset/set and an initialization value of the opposite polarity.
SYN-1016 : Merged 519 instances.
SYN-1015 : Optimize round 1, 3439 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 23702/98 useful/useless nets, 22971/206 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     bzmusic_ctrl/reg0_b2
SYN-1015 : Optimize round 2, 383 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1032 : 23697/2 useful/useless nets, 22966/0 useful/useless insts
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 130 inv instances.
SYN-1032 : 21033/365 useful/useless nets, 20797/311 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 3883 better
SYN-1014 : Optimize round 2
SYN-1032 : 20051/1 useful/useless nets, 19815/6 useful/useless insts
SYN-1015 : Optimize round 2, 7 better
SYN-1014 : Optimize round 3
SYN-1032 : 20046/0 useful/useless nets, 19810/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  5.097928s wall, 4.921875s user + 0.343750s system = 5.265625s CPU (103.3%)

RUN-1004 : used memory is 792 MB, reserved memory is 780 MB, peak memory is 1867 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        75
  #input                   21
  #output                  43
  #inout                   11

Gate Statistics
#Basic gates            20692
  #and                   9752
  #nand                     0
  #or                    2105
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6504
  #bufif1                   3
  #MX21                   590
  #FADD                     0
  #DFF                   1665
  #LATCH                    0
#MACRO_ADD                 26
#MACRO_EQ                 134
#MACRO_MULT                 1
#MACRO_MUX                290

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |19027  |1665   |176    |
|  u_logic |cortexm0ds_logic |18465  |1300   |14     |
+----------------------------------------------------+

RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  2.193969s wall, 2.187500s user + 0.078125s system = 2.265625s CPU (103.3%)

RUN-1004 : used memory is 832 MB, reserved memory is 823 MB, peak memory is 1867 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 63 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "BlockROM1/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM2/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM3/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Data/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Flag/ram_mem0"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 21872/3 useful/useless nets, 21259/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 548 instances.
SYN-2501 : Optimize round 1, 1513 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 19 macro adder
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 1 ROM instances
SYN-1019 : Optimized 27 mux instances.
SYN-1016 : Merged 29 instances.
SYN-1032 : 22888/39 useful/useless nets, 22292/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20139/68 useful/useless nets, 19815/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20573/2 useful/useless nets, 20317/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21210/4 useful/useless nets, 20954/4 useful/useless insts
SYN-1032 : 23295/115 useful/useless nets, 22685/109 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 33, tpin num: 72549, tnet num: 23325, tinst num: 22693, tnode num: 100935, tedge num: 112742.
TMR-2508 : Levelizing timing graph completed, there are 281 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.047558s wall, 1.046875s user + 0.015625s system = 1.062500s CPU (101.4%)

RUN-1004 : used memory is 947 MB, reserved memory is 944 MB, peak memory is 1867 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 23325 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 699 (3.28), #lev = 13 (4.34)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 695 (3.31), #lev = 12 (4.25)
SYN-3001 : Logic optimization runtime opt =   0.16 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1681 instances into 708 LUTs, name keeping = 62%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5146 (3.99), #lev = 20 (8.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5166 (3.89), #lev = 18 (7.68)
SYN-3001 : Logic optimization runtime opt =   1.11 sec, map = 2987.89 sec
SYN-3001 : Mapper mapped 18818 instances into 5166 LUTs, name keeping = 32%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        75
  #input                   21
  #output                  43
  #inout                   11

LUT Statistics
#Total_luts              6285
  #lut4                  4139
  #lut5                  1734
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             412

Utilization Statistics
#lut                     6285   out of  19600   32.07%
#reg                     1657   out of  19600    8.45%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       63   out of    188   33.51%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |5873   |412    |1664   |37     |3      |
|  u_logic |cortexm0ds_logic |5166   |173    |1299   |0      |3      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 358 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 102 adder to BLE ...
SYN-4008 : Packed 102 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1299 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  18.751318s wall, 18.937500s user + 0.312500s system = 19.250000s CPU (102.7%)

RUN-1004 : used memory is 1015 MB, reserved memory is 1019 MB, peak memory is 1867 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 3 instances.
RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  2.836383s wall, 3.046875s user + 0.078125s system = 3.125000s CPU (110.2%)

RUN-1004 : used memory is 1022 MB, reserved memory is 1026 MB, peak memory is 1867 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net Pwm_CLK driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net QN_REF24MHz_pad is clkc1 of pll CLK_gen/pll_inst.
SYN-4027 : Net clk is clkc4 of pll CLK_gen/pll_inst.
SYN-4019 : Net System_clk_pad is refclk of pll CLK_gen/pll_inst.
SYN-4020 : Net System_clk_pad is fbclk of pll CLK_gen/pll_inst.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4024 : Net "keyboard/scan_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net Pwm_CLK as clock net
SYN-4025 : Tag rtl::Net QN_REF24MHz_pad as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net clk as clock net
SYN-4025 : Tag rtl::Net keyboard/scan_clk as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
SYN-4015 : Create BUFG instance for clk Net keyboard/scan_clk to drive 5 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7790 instances
RUN-1001 : 5871 luts, 1640 seqs, 101 mslices, 67 lslices, 63 pads, 37 brams, 3 dsps
RUN-1001 : There are total 8311 nets
RUN-1001 : 4237 nets have 2 pins
RUN-1001 : 2999 nets have [3 - 5] pins
RUN-1001 : 657 nets have [6 - 10] pins
RUN-1001 : 224 nets have [11 - 20] pins
RUN-1001 : 179 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7788 instances, 5871 luts, 1640 seqs, 168 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 33, tpin num: 37641, tnet num: 8265, tinst num: 7788, tnode num: 42984, tedge num: 61102.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8265 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.037592s wall, 1.234375s user + 0.093750s system = 1.328125s CPU (128.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.84705e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7788.
PHY-3001 : End clustering;  0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(315): len = 1.60654e+06, overlap = 90
PHY-3002 : Step(316): len = 1.41747e+06, overlap = 90
PHY-3002 : Step(317): len = 1.31703e+06, overlap = 93.2813
PHY-3002 : Step(318): len = 1.22459e+06, overlap = 90.0313
PHY-3002 : Step(319): len = 1.2068e+06, overlap = 93.5938
PHY-3002 : Step(320): len = 1.19018e+06, overlap = 94.375
PHY-3002 : Step(321): len = 1.17161e+06, overlap = 96.2188
PHY-3002 : Step(322): len = 1.05361e+06, overlap = 139.563
PHY-3002 : Step(323): len = 939672, overlap = 159.688
PHY-3002 : Step(324): len = 909309, overlap = 170.406
PHY-3002 : Step(325): len = 842399, overlap = 181.625
PHY-3002 : Step(326): len = 834121, overlap = 182.719
PHY-3002 : Step(327): len = 821915, overlap = 185.656
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.0288e-05
PHY-3002 : Step(328): len = 832501, overlap = 175.625
PHY-3002 : Step(329): len = 829625, overlap = 171.094
PHY-3002 : Step(330): len = 826169, overlap = 159
PHY-3002 : Step(331): len = 820517, overlap = 150.469
PHY-3002 : Step(332): len = 812223, overlap = 136.906
PHY-3002 : Step(333): len = 804762, overlap = 142.531
PHY-3002 : Step(334): len = 799409, overlap = 141.094
PHY-3002 : Step(335): len = 792709, overlap = 144.438
PHY-3002 : Step(336): len = 786833, overlap = 145.656
PHY-3002 : Step(337): len = 780767, overlap = 146.625
PHY-3002 : Step(338): len = 775752, overlap = 143.969
PHY-3002 : Step(339): len = 769123, overlap = 143.594
PHY-3002 : Step(340): len = 763311, overlap = 145.719
PHY-3002 : Step(341): len = 758059, overlap = 145.625
PHY-3002 : Step(342): len = 752209, overlap = 142.281
PHY-3002 : Step(343): len = 744972, overlap = 141.156
PHY-3002 : Step(344): len = 739982, overlap = 136.156
PHY-3002 : Step(345): len = 735553, overlap = 134.313
PHY-3002 : Step(346): len = 727510, overlap = 135.625
PHY-3002 : Step(347): len = 718571, overlap = 133.5
PHY-3002 : Step(348): len = 714386, overlap = 133
PHY-3002 : Step(349): len = 710359, overlap = 129.25
PHY-3002 : Step(350): len = 689652, overlap = 133.031
PHY-3002 : Step(351): len = 677661, overlap = 136.375
PHY-3002 : Step(352): len = 675689, overlap = 134.063
PHY-3002 : Step(353): len = 663961, overlap = 129.563
PHY-3002 : Step(354): len = 621356, overlap = 138.688
PHY-3002 : Step(355): len = 617856, overlap = 138.5
PHY-3002 : Step(356): len = 614644, overlap = 130.188
PHY-3002 : Step(357): len = 610229, overlap = 132
PHY-3002 : Step(358): len = 606693, overlap = 130.281
PHY-3002 : Step(359): len = 602803, overlap = 130.75
PHY-3002 : Step(360): len = 601545, overlap = 131.188
PHY-3002 : Step(361): len = 599549, overlap = 130.063
PHY-3002 : Step(362): len = 595114, overlap = 133.156
PHY-3002 : Step(363): len = 588424, overlap = 133.625
PHY-3002 : Step(364): len = 585389, overlap = 133.469
PHY-3002 : Step(365): len = 583002, overlap = 130.844
PHY-3002 : Step(366): len = 576662, overlap = 137.094
PHY-3002 : Step(367): len = 573851, overlap = 139.156
PHY-3002 : Step(368): len = 572189, overlap = 136.938
PHY-3002 : Step(369): len = 568893, overlap = 130.688
PHY-3002 : Step(370): len = 565786, overlap = 133.063
PHY-3002 : Step(371): len = 562758, overlap = 138.75
PHY-3002 : Step(372): len = 557959, overlap = 136.156
PHY-3002 : Step(373): len = 555191, overlap = 134.031
PHY-3002 : Step(374): len = 552825, overlap = 133.594
PHY-3002 : Step(375): len = 546135, overlap = 136.594
PHY-3002 : Step(376): len = 540571, overlap = 140.688
PHY-3002 : Step(377): len = 538363, overlap = 139.219
PHY-3002 : Step(378): len = 536640, overlap = 138.969
PHY-3002 : Step(379): len = 531492, overlap = 141.906
PHY-3002 : Step(380): len = 527406, overlap = 139.469
PHY-3002 : Step(381): len = 523388, overlap = 140.25
PHY-3002 : Step(382): len = 521118, overlap = 143.625
PHY-3002 : Step(383): len = 519524, overlap = 144.875
PHY-3002 : Step(384): len = 511660, overlap = 157.688
PHY-3002 : Step(385): len = 508394, overlap = 158.438
PHY-3002 : Step(386): len = 506535, overlap = 161.125
PHY-3002 : Step(387): len = 504218, overlap = 151.719
PHY-3002 : Step(388): len = 501688, overlap = 140.938
PHY-3002 : Step(389): len = 499974, overlap = 147.156
PHY-3002 : Step(390): len = 498604, overlap = 153.219
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000100576
PHY-3002 : Step(391): len = 500349, overlap = 147.25
PHY-3002 : Step(392): len = 505816, overlap = 152.313
PHY-3002 : Step(393): len = 512027, overlap = 149.031
PHY-3002 : Step(394): len = 515663, overlap = 143.875
PHY-3002 : Step(395): len = 517822, overlap = 141.438
PHY-3002 : Step(396): len = 519225, overlap = 145.188
PHY-3002 : Step(397): len = 522565, overlap = 140.781
PHY-3002 : Step(398): len = 524836, overlap = 138.813
PHY-3002 : Step(399): len = 526386, overlap = 138.719
PHY-3002 : Step(400): len = 529740, overlap = 136.344
PHY-3002 : Step(401): len = 535256, overlap = 121.594
PHY-3002 : Step(402): len = 535696, overlap = 120.219
PHY-3002 : Step(403): len = 535924, overlap = 121.156
PHY-3002 : Step(404): len = 537304, overlap = 124.969
PHY-3002 : Step(405): len = 537384, overlap = 121.906
PHY-3002 : Step(406): len = 536955, overlap = 123.031
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000198017
PHY-3002 : Step(407): len = 539350, overlap = 127.031
PHY-3002 : Step(408): len = 548015, overlap = 105.344
PHY-3002 : Step(409): len = 554190, overlap = 104.313
PHY-3002 : Step(410): len = 556589, overlap = 107.281
PHY-3002 : Step(411): len = 557822, overlap = 104.656
PHY-3002 : Step(412): len = 560493, overlap = 110.563
PHY-3002 : Step(413): len = 561665, overlap = 107.063
PHY-3002 : Step(414): len = 562885, overlap = 102.938
PHY-3002 : Step(415): len = 567131, overlap = 105.125
PHY-3002 : Step(416): len = 571210, overlap = 102.031
PHY-3002 : Step(417): len = 573749, overlap = 99.3438
PHY-3002 : Step(418): len = 574939, overlap = 106.063
PHY-3002 : Step(419): len = 576957, overlap = 105.438
PHY-3002 : Step(420): len = 577857, overlap = 89.1563
PHY-3002 : Step(421): len = 579813, overlap = 93.625
PHY-3002 : Step(422): len = 581207, overlap = 94.8125
PHY-3002 : Step(423): len = 582390, overlap = 99.75
PHY-3002 : Step(424): len = 583830, overlap = 97.5625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000336471
PHY-3002 : Step(425): len = 584878, overlap = 90.3125
PHY-3002 : Step(426): len = 586621, overlap = 85.0625
PHY-3002 : Step(427): len = 593860, overlap = 83.9688
PHY-3002 : Step(428): len = 598345, overlap = 81.0313
PHY-3002 : Step(429): len = 599393, overlap = 80.5313
PHY-3002 : Step(430): len = 600515, overlap = 81.5313
PHY-3002 : Step(431): len = 603034, overlap = 87.2813
PHY-3002 : Step(432): len = 604166, overlap = 83.9063
PHY-3002 : Step(433): len = 605068, overlap = 79.0625
PHY-3002 : Step(434): len = 610206, overlap = 71.0625
PHY-3002 : Step(435): len = 615430, overlap = 73.875
PHY-3002 : Step(436): len = 615903, overlap = 71.625
PHY-3002 : Step(437): len = 616392, overlap = 67.25
PHY-3002 : Step(438): len = 616738, overlap = 67.0938
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016801s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (93.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.36739e+06, over cnt = 1422(4%), over = 2112, worst = 8
PHY-1002 : len = 1.37421e+06, over cnt = 1166(3%), over = 1619, worst = 8
PHY-1002 : len = 1.38121e+06, over cnt = 896(2%), over = 1190, worst = 8
PHY-1002 : len = 1.39259e+06, over cnt = 599(1%), over = 814, worst = 8
PHY-1002 : len = 1.40098e+06, over cnt = 390(1%), over = 560, worst = 8
PHY-1001 : End global iterations;  1.316055s wall, 2.015625s user + 0.031250s system = 2.046875s CPU (155.5%)

PHY-1001 : Congestion index: top1 = 86.88, top5 = 76.88, top10 = 68.13, top15 = 63.75.
PHY-3001 : End congestion estimation;  1.876750s wall, 2.593750s user + 0.031250s system = 2.625000s CPU (139.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8265 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.517089s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (108.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.71503e-05
PHY-3002 : Step(439): len = 592803, overlap = 37.9375
PHY-3002 : Step(440): len = 558825, overlap = 56.7813
PHY-3002 : Step(441): len = 537440, overlap = 71.1563
PHY-3002 : Step(442): len = 520044, overlap = 82.2188
PHY-3002 : Step(443): len = 503477, overlap = 91.125
PHY-3002 : Step(444): len = 485633, overlap = 107.156
PHY-3002 : Step(445): len = 466531, overlap = 125.688
PHY-3002 : Step(446): len = 446927, overlap = 143.969
PHY-3002 : Step(447): len = 433603, overlap = 152.906
PHY-3002 : Step(448): len = 419871, overlap = 165.75
PHY-3002 : Step(449): len = 405231, overlap = 173.594
PHY-3002 : Step(450): len = 396492, overlap = 176.344
PHY-3002 : Step(451): len = 388963, overlap = 180.156
PHY-3002 : Step(452): len = 382239, overlap = 182.656
PHY-3002 : Step(453): len = 377875, overlap = 183.781
PHY-3002 : Step(454): len = 375224, overlap = 185.406
PHY-3002 : Step(455): len = 373102, overlap = 182.188
PHY-3002 : Step(456): len = 372956, overlap = 173.031
PHY-3002 : Step(457): len = 374029, overlap = 166.094
PHY-3002 : Step(458): len = 376146, overlap = 161.156
PHY-3002 : Step(459): len = 375817, overlap = 159.031
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.43006e-05
PHY-3002 : Step(460): len = 384405, overlap = 147.344
PHY-3002 : Step(461): len = 394569, overlap = 126.094
PHY-3002 : Step(462): len = 401106, overlap = 111.844
PHY-3002 : Step(463): len = 408045, overlap = 100.125
PHY-3002 : Step(464): len = 414923, overlap = 91.5938
PHY-3002 : Step(465): len = 420929, overlap = 79.4375
PHY-3002 : Step(466): len = 425619, overlap = 74.4063
PHY-3002 : Step(467): len = 426369, overlap = 71.9063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000148601
PHY-3002 : Step(468): len = 437225, overlap = 58.5313
PHY-3002 : Step(469): len = 441885, overlap = 54.5625
PHY-3002 : Step(470): len = 453766, overlap = 43.2813
PHY-3002 : Step(471): len = 466624, overlap = 30.375
PHY-3002 : Step(472): len = 467178, overlap = 30.0313
PHY-3002 : Step(473): len = 465898, overlap = 32.2813
PHY-3002 : Step(474): len = 463177, overlap = 34.2188
PHY-3002 : Step(475): len = 461503, overlap = 33.9375
PHY-3002 : Step(476): len = 460827, overlap = 31.1563
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000277257
PHY-3002 : Step(477): len = 478315, overlap = 15.3125
PHY-3002 : Step(478): len = 481592, overlap = 12.375
PHY-3002 : Step(479): len = 488727, overlap = 10.4375
PHY-3002 : Step(480): len = 501257, overlap = 6.75
PHY-3002 : Step(481): len = 510083, overlap = 5.6875
PHY-3002 : Step(482): len = 512428, overlap = 5.96875
PHY-3002 : Step(483): len = 512212, overlap = 4.625
PHY-3002 : Step(484): len = 512486, overlap = 3.40625
PHY-3002 : Step(485): len = 511639, overlap = 3.28125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000554515
PHY-3002 : Step(486): len = 529028, overlap = 1.40625
PHY-3002 : Step(487): len = 535168, overlap = 1.28125
PHY-3002 : Step(488): len = 540500, overlap = 0.6875
PHY-3002 : Step(489): len = 551865, overlap = 0.46875
PHY-3002 : Step(490): len = 554702, overlap = 0.3125
PHY-3002 : Step(491): len = 555158, overlap = 0.375
PHY-3002 : Step(492): len = 555266, overlap = 0.46875
PHY-3002 : Step(493): len = 553664, overlap = 0.5625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.30341e+06, over cnt = 774(2%), over = 1053, worst = 4
PHY-1002 : len = 1.30943e+06, over cnt = 459(1%), over = 591, worst = 4
PHY-1002 : len = 1.30979e+06, over cnt = 273(0%), over = 352, worst = 4
PHY-1002 : len = 1.31145e+06, over cnt = 181(0%), over = 237, worst = 4
PHY-1002 : len = 1.31057e+06, over cnt = 151(0%), over = 196, worst = 4
PHY-1001 : End global iterations;  0.962097s wall, 1.765625s user + 0.031250s system = 1.796875s CPU (186.8%)

PHY-1001 : Congestion index: top1 = 66.88, top5 = 57.50, top10 = 51.25, top15 = 47.50.
PHY-3001 : End congestion estimation;  1.567272s wall, 2.359375s user + 0.093750s system = 2.453125s CPU (156.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8265 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.753653s wall, 0.750000s user + 0.031250s system = 0.781250s CPU (103.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000580042
PHY-3002 : Step(494): len = 548866, overlap = 23.8125
PHY-3002 : Step(495): len = 539115, overlap = 12.1875
PHY-3002 : Step(496): len = 529873, overlap = 16.0938
PHY-3002 : Step(497): len = 517967, overlap = 14.7813
PHY-3002 : Step(498): len = 508918, overlap = 18.6875
PHY-3002 : Step(499): len = 504215, overlap = 18.4063
PHY-3002 : Step(500): len = 499140, overlap = 22
PHY-3002 : Step(501): len = 491699, overlap = 22.5313
PHY-3002 : Step(502): len = 487066, overlap = 20.8125
PHY-3002 : Step(503): len = 484890, overlap = 22.5938
PHY-3002 : Step(504): len = 481844, overlap = 23.4063
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00116008
PHY-3002 : Step(505): len = 490164, overlap = 22.125
PHY-3002 : Step(506): len = 495341, overlap = 17.9063
PHY-3002 : Step(507): len = 497809, overlap = 16.5625
PHY-3002 : Step(508): len = 501971, overlap = 16.1563
PHY-3002 : Step(509): len = 507681, overlap = 15.3438
PHY-3002 : Step(510): len = 510137, overlap = 14.1563
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00232017
PHY-3002 : Step(511): len = 515092, overlap = 13.5
PHY-3002 : Step(512): len = 519248, overlap = 11.0313
PHY-3002 : Step(513): len = 524606, overlap = 10.3125
PHY-3002 : Step(514): len = 533796, overlap = 8.03125
PHY-3002 : Step(515): len = 537204, overlap = 7.28125
PHY-3002 : Step(516): len = 539940, overlap = 7.15625
PHY-3002 : Step(517): len = 543031, overlap = 7.3125
PHY-3002 : Step(518): len = 545386, overlap = 5.6875
PHY-3002 : Step(519): len = 547977, overlap = 6
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0044573
PHY-3002 : Step(520): len = 550295, overlap = 6.25
PHY-3002 : Step(521): len = 554363, overlap = 6.84375
PHY-3002 : Step(522): len = 557411, overlap = 7.28125
PHY-3002 : Step(523): len = 560334, overlap = 7.03125
PHY-3002 : Step(524): len = 564906, overlap = 5.71875
PHY-3002 : Step(525): len = 569847, overlap = 3.90625
PHY-3002 : Step(526): len = 572048, overlap = 3.4375
PHY-3002 : Step(527): len = 573205, overlap = 3.09375
PHY-3002 : Step(528): len = 575242, overlap = 3
PHY-3002 : Step(529): len = 576187, overlap = 2.90625
PHY-3002 : Step(530): len = 576696, overlap = 2.78125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00811823
PHY-3002 : Step(531): len = 578050, overlap = 2.34375
PHY-3002 : Step(532): len = 580090, overlap = 2.09375
PHY-3002 : Step(533): len = 582371, overlap = 2.375
PHY-3002 : Step(534): len = 584124, overlap = 2.21875
PHY-3002 : Step(535): len = 585898, overlap = 2.0625
PHY-3002 : Step(536): len = 588428, overlap = 2.125
PHY-3002 : Step(537): len = 590238, overlap = 2.4375
PHY-3002 : Step(538): len = 591356, overlap = 2.25
PHY-3002 : Step(539): len = 592427, overlap = 2.125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0132904
PHY-3002 : Step(540): len = 593358, overlap = 2.1875
PHY-3002 : Step(541): len = 595202, overlap = 1.9375
PHY-3002 : Step(542): len = 596719, overlap = 1.8125
PHY-3002 : Step(543): len = 597875, overlap = 2
PHY-3002 : Step(544): len = 599495, overlap = 2.09375
PHY-3002 : Step(545): len = 600647, overlap = 1.96875
PHY-3002 : Step(546): len = 602182, overlap = 2.09375
PHY-3002 : Step(547): len = 603169, overlap = 2.0625
PHY-3002 : Step(548): len = 604249, overlap = 1.65625
PHY-3002 : Step(549): len = 604967, overlap = 2.375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 92.66 peak overflow 1.63
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.4493e+06, over cnt = 537(1%), over = 656, worst = 4
PHY-1002 : len = 1.45088e+06, over cnt = 403(1%), over = 491, worst = 3
PHY-1002 : len = 1.4506e+06, over cnt = 287(0%), over = 353, worst = 3
PHY-1002 : len = 1.45043e+06, over cnt = 238(0%), over = 293, worst = 3
PHY-1002 : len = 1.44986e+06, over cnt = 205(0%), over = 254, worst = 3
PHY-1001 : End global iterations;  1.032146s wall, 1.656250s user + 0.046875s system = 1.703125s CPU (165.0%)

PHY-1001 : Congestion index: top1 = 63.13, top5 = 55.63, top10 = 48.13, top15 = 45.00.
PHY-1001 : End incremental global routing;  1.614039s wall, 2.234375s user + 0.046875s system = 2.281250s CPU (141.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8265 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.483656s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (103.4%)

OPT-1001 : 22 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7697 has valid locations, 151 needs to be replaced
PHY-3001 : design contains 7917 instances, 5889 luts, 1751 seqs, 168 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 624440
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.37794e+06, over cnt = 503(1%), over = 597, worst = 3
PHY-1002 : len = 1.38e+06, over cnt = 320(0%), over = 372, worst = 3
PHY-1002 : len = 1.37876e+06, over cnt = 206(0%), over = 243, worst = 3
PHY-1002 : len = 1.37834e+06, over cnt = 176(0%), over = 205, worst = 3
PHY-1002 : len = 1.37743e+06, over cnt = 130(0%), over = 152, worst = 3
PHY-1001 : End global iterations;  1.277594s wall, 2.046875s user + 0.078125s system = 2.125000s CPU (166.3%)

PHY-1001 : Congestion index: top1 = 62.50, top5 = 53.13, top10 = 48.13, top15 = 44.38.
PHY-3001 : End congestion estimation;  2.592150s wall, 3.546875s user + 0.093750s system = 3.640625s CPU (140.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8394 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.475408s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (111.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(550): len = 623435, overlap = 0
PHY-3002 : Step(551): len = 623427, overlap = 0
PHY-3002 : Step(552): len = 622869, overlap = 0
PHY-3002 : Step(553): len = 622873, overlap = 0
PHY-3002 : Step(554): len = 622765, overlap = 0
PHY-3002 : Step(555): len = 622765, overlap = 0
PHY-3002 : Step(556): len = 622212, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.3815e+06, over cnt = 187(0%), over = 215, worst = 3
PHY-1002 : len = 1.38169e+06, over cnt = 152(0%), over = 176, worst = 3
PHY-1002 : len = 1.3813e+06, over cnt = 136(0%), over = 159, worst = 3
PHY-1002 : len = 1.38052e+06, over cnt = 113(0%), over = 136, worst = 3
PHY-1002 : len = 1.3805e+06, over cnt = 109(0%), over = 132, worst = 3
PHY-1001 : End global iterations;  0.840832s wall, 1.171875s user + 0.000000s system = 1.171875s CPU (139.4%)

PHY-1001 : Congestion index: top1 = 62.50, top5 = 53.13, top10 = 48.13, top15 = 44.38.
PHY-3001 : End congestion estimation;  1.371004s wall, 1.765625s user + 0.078125s system = 1.843750s CPU (134.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8394 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.500368s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (103.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0055225
PHY-3002 : Step(557): len = 622152, overlap = 2.46875
PHY-3002 : Step(558): len = 622152, overlap = 2.46875
PHY-3001 : Final: Len = 622152, Over = 2.46875
PHY-3001 : End incremental placement;  5.365683s wall, 6.921875s user + 0.359375s system = 7.281250s CPU (135.7%)

OPT-1001 : End high-fanout net optimization;  8.101560s wall, 10.312500s user + 0.406250s system = 10.718750s CPU (132.3%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.38202e+06, over cnt = 553(1%), over = 639, worst = 3
PHY-1002 : len = 1.38392e+06, over cnt = 371(1%), over = 425, worst = 3
PHY-1002 : len = 1.38367e+06, over cnt = 256(0%), over = 294, worst = 3
PHY-1002 : len = 1.38245e+06, over cnt = 201(0%), over = 230, worst = 2
PHY-1002 : len = 1.37987e+06, over cnt = 152(0%), over = 173, worst = 2
PHY-1001 : End global iterations;  1.156619s wall, 2.078125s user + 0.031250s system = 2.109375s CPU (182.4%)

PHY-1001 : Congestion index: top1 = 61.25, top5 = 54.38, top10 = 48.13, top15 = 44.38.
OPT-1001 : End congestion update;  1.816717s wall, 2.843750s user + 0.031250s system = 2.875000s CPU (158.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8394 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.446367s wall, 0.546875s user + 0.031250s system = 0.578125s CPU (129.5%)

OPT-1001 : Start: WNS 1449 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 2288 TNS 0 NUM_FEPS 0 with 9 cells processed and 7662 slack improved
OPT-1001 : Iter 2: improved WNS 2687 TNS 0 NUM_FEPS 0 with 10 cells processed and 6332 slack improved
OPT-1001 : Iter 3: improved WNS 2916 TNS 0 NUM_FEPS 0 with 12 cells processed and 7420 slack improved
OPT-1001 : Iter 4: improved WNS 3126 TNS 0 NUM_FEPS 0 with 13 cells processed and 9224 slack improved
OPT-1001 : End global optimization;  3.158706s wall, 4.390625s user + 0.093750s system = 4.484375s CPU (142.0%)

OPT-1001 : End physical optimization;  11.268349s wall, 14.718750s user + 0.500000s system = 15.218750s CPU (135.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5889 LUT to BLE ...
SYN-4008 : Packed 5889 LUT and 715 SEQ to BLE.
SYN-4003 : Packing 1036 remaining SEQ's ...
SYN-4005 : Packed 983 SEQ with LUT/SLICE
SYN-4006 : 4195 single LUT's are left
SYN-4006 : 53 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5942/6222 primitive instances ...
PHY-3001 : End packing;  1.242984s wall, 1.265625s user + 0.015625s system = 1.281250s CPU (103.1%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3728 instances
RUN-1001 : 1808 mslices, 1809 lslices, 63 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7911 nets
RUN-1001 : 3176 nets have 2 pins
RUN-1001 : 3361 nets have [3 - 5] pins
RUN-1001 : 811 nets have [6 - 10] pins
RUN-1001 : 290 nets have [11 - 20] pins
RUN-1001 : 270 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 3726 instances, 3617 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : After packing: Len = 643438, Over = 39.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.43422e+06, over cnt = 465(1%), over = 553, worst = 4
PHY-1002 : len = 1.43546e+06, over cnt = 333(0%), over = 392, worst = 4
PHY-1002 : len = 1.43447e+06, over cnt = 231(0%), over = 275, worst = 4
PHY-1002 : len = 1.43376e+06, over cnt = 175(0%), over = 214, worst = 4
PHY-1002 : len = 1.42685e+06, over cnt = 114(0%), over = 137, worst = 4
PHY-1001 : End global iterations;  1.200055s wall, 1.812500s user + 0.031250s system = 1.843750s CPU (153.6%)

PHY-1001 : Congestion index: top1 = 66.25, top5 = 56.25, top10 = 50.00, top15 = 45.00.
PHY-3001 : End congestion estimation;  2.967683s wall, 3.578125s user + 0.031250s system = 3.609375s CPU (121.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7865 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.494265s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (98.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00021236
PHY-3002 : Step(559): len = 623238, overlap = 42.25
PHY-3002 : Step(560): len = 610796, overlap = 40.25
PHY-3002 : Step(561): len = 601562, overlap = 47.75
PHY-3002 : Step(562): len = 592017, overlap = 51.5
PHY-3002 : Step(563): len = 583212, overlap = 54.75
PHY-3002 : Step(564): len = 575882, overlap = 60
PHY-3002 : Step(565): len = 567285, overlap = 67.25
PHY-3002 : Step(566): len = 560955, overlap = 73.25
PHY-3002 : Step(567): len = 554107, overlap = 77.5
PHY-3002 : Step(568): len = 550405, overlap = 79.5
PHY-3002 : Step(569): len = 544920, overlap = 83
PHY-3002 : Step(570): len = 539307, overlap = 87.5
PHY-3002 : Step(571): len = 538099, overlap = 87
PHY-3002 : Step(572): len = 536959, overlap = 85
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00042472
PHY-3002 : Step(573): len = 553471, overlap = 69
PHY-3002 : Step(574): len = 557688, overlap = 59
PHY-3002 : Step(575): len = 563865, overlap = 55.5
PHY-3002 : Step(576): len = 568207, overlap = 50
PHY-3002 : Step(577): len = 574002, overlap = 48.75
PHY-3002 : Step(578): len = 580956, overlap = 50.75
PHY-3002 : Step(579): len = 584497, overlap = 45
PHY-3002 : Step(580): len = 589553, overlap = 43.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000846516
PHY-3002 : Step(581): len = 599811, overlap = 39.25
PHY-3002 : Step(582): len = 604709, overlap = 35.75
PHY-3002 : Step(583): len = 609382, overlap = 34.5
PHY-3002 : Step(584): len = 616179, overlap = 31.75
PHY-3002 : Step(585): len = 621076, overlap = 31.25
PHY-3002 : Step(586): len = 624835, overlap = 28.25
PHY-3002 : Step(587): len = 630462, overlap = 29
PHY-3002 : Step(588): len = 635038, overlap = 27
PHY-3002 : Step(589): len = 636521, overlap = 23.5
PHY-3002 : Step(590): len = 639994, overlap = 23.25
PHY-3002 : Step(591): len = 646046, overlap = 22.25
PHY-3002 : Step(592): len = 646783, overlap = 22.5
PHY-3002 : Step(593): len = 647275, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00166405
PHY-3002 : Step(594): len = 655577, overlap = 23
PHY-3002 : Step(595): len = 658573, overlap = 17.5
PHY-3002 : Step(596): len = 661593, overlap = 17
PHY-3002 : Step(597): len = 665493, overlap = 16.75
PHY-3002 : Step(598): len = 669121, overlap = 15
PHY-3002 : Step(599): len = 670836, overlap = 13
PHY-3002 : Step(600): len = 673734, overlap = 14
PHY-3002 : Step(601): len = 678300, overlap = 17.25
PHY-3002 : Step(602): len = 679008, overlap = 16
PHY-3002 : Step(603): len = 679091, overlap = 13.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00318385
PHY-3002 : Step(604): len = 683372, overlap = 12.5
PHY-3002 : Step(605): len = 686069, overlap = 9.75
PHY-3002 : Step(606): len = 688734, overlap = 10.75
PHY-3002 : Step(607): len = 691139, overlap = 10.25
PHY-3002 : Step(608): len = 693217, overlap = 9.25
PHY-3002 : Step(609): len = 694641, overlap = 8.75
PHY-3002 : Step(610): len = 697043, overlap = 8.25
PHY-3002 : Step(611): len = 697682, overlap = 8.75
PHY-3002 : Step(612): len = 698523, overlap = 10.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00597342
PHY-3002 : Step(613): len = 701293, overlap = 10.25
PHY-3002 : Step(614): len = 703527, overlap = 10.25
PHY-3002 : Step(615): len = 705353, overlap = 10.25
PHY-3002 : Step(616): len = 706816, overlap = 10
PHY-3002 : Step(617): len = 708466, overlap = 9.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.400976s wall, 1.468750s user + 1.500000s system = 2.968750s CPU (211.9%)

PHY-3001 : Trial Legalized: Len = 721486
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.6062e+06, over cnt = 392(1%), over = 447, worst = 3
PHY-1002 : len = 1.60681e+06, over cnt = 310(0%), over = 350, worst = 3
PHY-1002 : len = 1.60653e+06, over cnt = 214(0%), over = 245, worst = 3
PHY-1002 : len = 1.60438e+06, over cnt = 149(0%), over = 171, worst = 2
PHY-1002 : len = 1.59955e+06, over cnt = 109(0%), over = 125, worst = 2
PHY-1001 : End global iterations;  1.047498s wall, 1.671875s user + 0.031250s system = 1.703125s CPU (162.6%)

PHY-1001 : Congestion index: top1 = 67.50, top5 = 58.13, top10 = 51.88, top15 = 47.50.
PHY-3001 : End congestion estimation;  1.713995s wall, 2.343750s user + 0.062500s system = 2.406250s CPU (140.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7865 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.638932s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (102.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000584313
PHY-3002 : Step(618): len = 691603, overlap = 11
PHY-3002 : Step(619): len = 679866, overlap = 11.5
PHY-3002 : Step(620): len = 669224, overlap = 11.25
PHY-3002 : Step(621): len = 661879, overlap = 13.75
PHY-3002 : Step(622): len = 654655, overlap = 21
PHY-3002 : Step(623): len = 649087, overlap = 22.75
PHY-3002 : Step(624): len = 645272, overlap = 24
PHY-3002 : Step(625): len = 641485, overlap = 27.25
PHY-3002 : Step(626): len = 637781, overlap = 27.75
PHY-3002 : Step(627): len = 634325, overlap = 28.5
PHY-3002 : Step(628): len = 631881, overlap = 29.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.047389s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (98.9%)

PHY-3001 : Legalized: Len = 640373, Over = 0
PHY-3001 : Spreading special nets. 11 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.020467s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (76.3%)

PHY-3001 : 15 instances has been re-located, deltaX = 0, deltaY = 11, maxDist = 1.
PHY-3001 : Final: Len = 640495, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.43684e+06, over cnt = 462(1%), over = 556, worst = 5
PHY-1002 : len = 1.43776e+06, over cnt = 336(0%), over = 414, worst = 5
PHY-1002 : len = 1.43735e+06, over cnt = 204(0%), over = 256, worst = 5
PHY-1002 : len = 1.43674e+06, over cnt = 161(0%), over = 206, worst = 5
PHY-1002 : len = 1.43428e+06, over cnt = 134(0%), over = 174, worst = 4
PHY-1001 : End global iterations;  1.018847s wall, 1.781250s user + 0.031250s system = 1.812500s CPU (177.9%)

PHY-1001 : Congestion index: top1 = 70.63, top5 = 59.38, top10 = 52.50, top15 = 48.75.
PHY-1001 : End incremental global routing;  1.643386s wall, 2.421875s user + 0.031250s system = 2.453125s CPU (149.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7865 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.474820s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (105.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.241927s wall, 4.078125s user + 0.062500s system = 4.140625s CPU (127.7%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.43684e+06, over cnt = 462(1%), over = 556, worst = 5
PHY-1002 : len = 1.43776e+06, over cnt = 336(0%), over = 414, worst = 5
PHY-1002 : len = 1.43735e+06, over cnt = 204(0%), over = 256, worst = 5
PHY-1002 : len = 1.43674e+06, over cnt = 161(0%), over = 206, worst = 5
PHY-1002 : len = 1.43428e+06, over cnt = 134(0%), over = 174, worst = 4
PHY-1001 : End global iterations;  0.994224s wall, 1.515625s user + 0.031250s system = 1.546875s CPU (155.6%)

PHY-1001 : Congestion index: top1 = 70.63, top5 = 59.38, top10 = 52.50, top15 = 48.75.
OPT-1001 : End congestion update;  1.613740s wall, 2.156250s user + 0.062500s system = 2.218750s CPU (137.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7865 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.409926s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (99.1%)

OPT-1001 : Start: WNS 1815 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3657 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3726 instances, 3617 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 642849, Over = 0
PHY-3001 : End spreading;  0.019454s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (80.3%)

PHY-3001 : Final: Len = 642849, Over = 0
PHY-3001 : End incremental legalization;  0.178134s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (219.3%)

OPT-1001 : Iter 1: improved WNS 2435 TNS 0 NUM_FEPS 0 with 6 cells processed and 2382 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3657 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3726 instances, 3617 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 646799, Over = 0
PHY-3001 : End spreading;  0.017871s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (87.4%)

PHY-3001 : Final: Len = 646799, Over = 0
PHY-3001 : End incremental legalization;  0.177812s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (167.0%)

OPT-1001 : Iter 2: improved WNS 2694 TNS 0 NUM_FEPS 0 with 10 cells processed and 2359 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3657 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3726 instances, 3617 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 649677, Over = 0
PHY-3001 : End spreading;  0.017667s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (176.9%)

PHY-3001 : Final: Len = 649677, Over = 0
PHY-3001 : End incremental legalization;  0.180715s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (112.4%)

OPT-1001 : Iter 3: improved WNS 2925 TNS 0 NUM_FEPS 0 with 13 cells processed and 4201 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3657 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3726 instances, 3617 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 652135, Over = 0
PHY-3001 : End spreading;  0.017273s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (90.5%)

PHY-3001 : Final: Len = 652135, Over = 0
PHY-3001 : End incremental legalization;  0.176201s wall, 0.187500s user + 0.046875s system = 0.234375s CPU (133.0%)

OPT-1001 : Iter 4: improved WNS 3159 TNS 0 NUM_FEPS 0 with 14 cells processed and 2744 slack improved
OPT-1001 : End path based optimization;  11.380697s wall, 12.437500s user + 0.343750s system = 12.781250s CPU (112.3%)

OPT-1001 : End physical optimization;  14.627433s wall, 16.515625s user + 0.406250s system = 16.921875s CPU (115.7%)

RUN-1003 : finish command "place" in  55.862956s wall, 103.828125s user + 8.625000s system = 112.453125s CPU (201.3%)

RUN-1004 : used memory is 1127 MB, reserved memory is 1129 MB, peak memory is 1867 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 92 in ../rtl/CortexM0_SoC.v(132)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 66 in ../rtl/CortexM0_SoC.v(212)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 92 in ../rtl/CortexM0_SoC.v(132)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 66 in ../rtl/CortexM0_SoC.v(212)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(272)
HDL-5007 WARNING: port 'HRDATA' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(941)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module key_16 in key_16.v(23)
HDL-1007 : elaborate module bzmusic_ctrl in ../rtl/out/bzmusic_ctrl.v(1)
HDL-1007 : elaborate module addr_cnt in ../rtl/out/addr_cnt.v(2)
HDL-1007 : elaborate module BlockROM1(ADDR_WIDTH=8) in ../rtl/out/BlockROM1.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM1.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(105)
HDL-1007 : elaborate module BlockROM2(ADDR_WIDTH=8) in ../rtl/out/BlockROM2.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM2.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(116)
HDL-1007 : elaborate module BlockROM3(ADDR_WIDTH=8) in ../rtl/out/BlockROM3.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM3.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(127)
HDL-1007 : elaborate module AND in ../rtl/out/AND.v(23)
HDL-1007 : elaborate module tune_decoder in ../rtl/out/tune_decoder.v(1)
HDL-1007 : elaborate module tune_pwm in ../rtl/out/tune_pwm.v(1)
HDL-1007 : elaborate module beat_decoder in ../rtl/out/beat_decoder.v(1)
HDL-1007 : elaborate module beat_cnt in ../rtl/out/beat_cnt.v(1)
HDL-1007 : elaborate module Keyboard in ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v(1)
HDL-1007 : elaborate module PLL in ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in E:/TD/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=4,CLKC0_DIV=6,CLKC1_DIV=50,CLKC2_DIV=75,CLKC3_DIV=50,CLKC4_DIV=48,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=5,CLKC1_CPHASE=49,CLKC2_CPHASE=74,CLKC3_CPHASE=49,CLKC4_CPHASE=47,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/TD/arch/eagle_macro.v(930)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(670)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(727)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_PAJ_IIC in AHBlite_PAJ_IIC.v(1)
HDL-1007 : elaborate module AHBlite_SPI in ../rtl/AHBlite_SPI.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-1007 : elaborate module AHBlite_LCD in ../lcd/AHBlite_LCD.v(1)
HDL-1007 : elaborate module LCD_INI in ../lcd/LCD_INI.v(1)
HDL-1007 : elaborate module WriteCtrl in ../lcd/WriteCtrl.v(1)
HDL-1007 : elaborate module AddrIni in ../lcd/AddrIni.v(1)
HDL-1007 : elaborate module BlockROM16 in ../lcd/BlockROM16.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM16.v(10)
HDL-1007 : elaborate module BlockROM9 in ../lcd/BlockROM9.v(1)
HDL-5007 WARNING: entry size 4 at F:/jichuangsai/week_yizhi/lcd/sign.txt:1 does not match memory width 1 in ../lcd/BlockROM9.v(13)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM9.v(10)
HDL-5007 WARNING: net 'HREADYOUT_P4' does not have a driver in ../rtl/CortexM0_SoC.v(405)
HDL-5007 WARNING: net 'HRDATA_P4[31]' does not have a driver in ../rtl/CortexM0_SoC.v(406)
HDL-5007 WARNING: net 'HRESP_P4' does not have a driver in ../rtl/CortexM0_SoC.v(407)
HDL-5007 WARNING: net 'HRDATA_P9[31]' does not have a driver in ../rtl/CortexM0_SoC.v(476)
HDL-5007 WARNING: net 'HRESP_P9' does not have a driver in ../rtl/CortexM0_SoC.v(477)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 7 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  3.132249s wall, 3.078125s user + 0.156250s system = 3.234375s CPU (103.3%)

RUN-1004 : used memory is 789 MB, reserved memory is 766 MB, peak memory is 1867 MB
RUN-1002 : start command "read_adc ../M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[0]   LOCATION = D16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[1]   LOCATION = F15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_BL_CTR   LOCATION = M11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_CS   LOCATION = K12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[0]   LOCATION = J11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[10]   LOCATION = K11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[11]   LOCATION = P16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[12]   LOCATION = M13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[13]   LOCATION = P15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[14]   LOCATION = M15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[15]   LOCATION = L12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[1]   LOCATION = P14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[2]   LOCATION = K15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[3]   LOCATION = L16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[4]   LOCATION = J14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[5]   LOCATION = M16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[6]   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[7]   LOCATION = N16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[8]   LOCATION = L14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[9]   LOCATION = N14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RD   LOCATION = H15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RS   LOCATION = H13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RST   LOCATION = M14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_WR   LOCATION = L13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[1]   LOCATION = B15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SCL   LOCATION = D8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SDA   LOCATION = C7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CLK   LOCATION = D14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CS   LOCATION = E15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_IRQ   LOCATION = H14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MISO   LOCATION = G14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MOSI   LOCATION = F14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = H11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en2   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en3   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[4]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[5]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[6]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[7]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test   LOCATION = B14; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin IO[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
USR-6010 WARNING: ADC constraints: pin key[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AND"
SYN-1012 : SanityCheck: Model "BlockROM1(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM2(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM3(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "LCD_INI"
SYN-1012 : SanityCheck: Model "AddrIni"
SYN-1012 : SanityCheck: Model "BlockROM16"
SYN-1012 : SanityCheck: Model "BlockROM9"
SYN-1012 : SanityCheck: Model "WriteCtrl"
SYN-1012 : SanityCheck: Model "AHBlite_LCD"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_PAJ_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "AHBlite_SPI"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "addr_cnt"
SYN-1012 : SanityCheck: Model "beat_cnt"
SYN-1012 : SanityCheck: Model "beat_decoder"
SYN-1012 : SanityCheck: Model "bzmusic_ctrl"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "Keyboard"
SYN-1012 : SanityCheck: Model "key_16"
SYN-1012 : SanityCheck: Model "tune_decoder"
SYN-1012 : SanityCheck: Model "tune_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1043 : Mark AHBlite_PAJ_IIC as IO macro for instance u36
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 15 instances.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 5 instances.
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AND
SYN-1011 : Flatten model BlockROM1(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM2(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM3(ADDR_WIDTH=8)
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model LCD_INI
SYN-1011 : Flatten model AddrIni
SYN-1011 : Flatten model BlockROM16
SYN-1011 : Flatten model BlockROM9
SYN-1011 : Flatten model WriteCtrl
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model AHBlite_LCD
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_PAJ_IIC
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model AHBlite_SPI
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model addr_cnt
SYN-1011 : Flatten model beat_cnt
SYN-1011 : Flatten model beat_decoder
SYN-1011 : Flatten model bzmusic_ctrl
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model Keyboard
SYN-1011 : Flatten model key_16
SYN-1011 : Flatten model tune_decoder
SYN-1011 : Flatten model tune_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 97 instances.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[0]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[10]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[11]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[12]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[13]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[14]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[15]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[16]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[17]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[18]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[19]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[1]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[20]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[21]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[22]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[23]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[24]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[25]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[26]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[27]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[28]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[29]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[2]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[30]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[31]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[3]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[4]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[5]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[6]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[7]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[8]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[9]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[0]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[10]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[11]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[12]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[13]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[14]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[15]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[16]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[17]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[18]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[19]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[1]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[20]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[21]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[22]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[23]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[24]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[25]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[26]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[27]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[28]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[29]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[2]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[30]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[31]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[3]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[4]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[5]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[6]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[7]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[8]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[9]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P4" in ../rtl/CortexM0_SoC.v(405)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(84)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P4" in ../rtl/CortexM0_SoC.v(407)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(105)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P9" in ../rtl/CortexM0_SoC.v(477)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(105)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 23894/1293 useful/useless nets, 23114/980 useful/useless insts
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 93 onehot mux instances.
SYN-1020 : Optimized 102 distributor mux.
SYN-5043 WARNING: Register "bzmusic_ctrl/state[0]" in ../rtl/out/bzmusic_ctrl.v(11) is described with both an asynchronous reset/set and an initialization value of the opposite polarity.
SYN-1016 : Merged 519 instances.
SYN-1015 : Optimize round 1, 3439 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 23702/98 useful/useless nets, 22971/206 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     bzmusic_ctrl/reg0_b2
SYN-1015 : Optimize round 2, 383 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1032 : 23697/2 useful/useless nets, 22966/0 useful/useless insts
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 130 inv instances.
SYN-1032 : 21033/365 useful/useless nets, 20797/311 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 3883 better
SYN-1014 : Optimize round 2
SYN-1032 : 20051/1 useful/useless nets, 19815/6 useful/useless insts
SYN-1015 : Optimize round 2, 7 better
SYN-1014 : Optimize round 3
SYN-1032 : 20046/0 useful/useless nets, 19810/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  5.515358s wall, 5.640625s user + 0.437500s system = 6.078125s CPU (110.2%)

RUN-1004 : used memory is 806 MB, reserved memory is 788 MB, peak memory is 1867 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        75
  #input                   21
  #output                  43
  #inout                   11

Gate Statistics
#Basic gates            20692
  #and                   9752
  #nand                     0
  #or                    2105
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6504
  #bufif1                   3
  #MX21                   590
  #FADD                     0
  #DFF                   1665
  #LATCH                    0
#MACRO_ADD                 26
#MACRO_EQ                 134
#MACRO_MULT                 1
#MACRO_MUX                290

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |19027  |1665   |176    |
|  u_logic |cortexm0ds_logic |18465  |1300   |14     |
+----------------------------------------------------+

RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  2.287142s wall, 2.812500s user + 0.171875s system = 2.984375s CPU (130.5%)

RUN-1004 : used memory is 850 MB, reserved memory is 834 MB, peak memory is 1867 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 63 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "BlockROM1/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM2/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM3/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Data/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Flag/ram_mem0"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 21872/3 useful/useless nets, 21259/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 548 instances.
SYN-2501 : Optimize round 1, 1513 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 19 macro adder
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 1 ROM instances
SYN-1019 : Optimized 27 mux instances.
SYN-1016 : Merged 29 instances.
SYN-1032 : 22888/39 useful/useless nets, 22292/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20139/68 useful/useless nets, 19815/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20573/2 useful/useless nets, 20317/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21210/4 useful/useless nets, 20954/4 useful/useless insts
SYN-1032 : 23295/115 useful/useless nets, 22685/109 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 33, tpin num: 72549, tnet num: 23325, tinst num: 22693, tnode num: 100935, tedge num: 112742.
TMR-2508 : Levelizing timing graph completed, there are 281 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.088055s wall, 1.453125s user + 0.015625s system = 1.468750s CPU (135.0%)

RUN-1004 : used memory is 977 MB, reserved memory is 975 MB, peak memory is 1867 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 23325 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 699 (3.28), #lev = 13 (4.34)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 695 (3.31), #lev = 12 (4.25)
SYN-3001 : Logic optimization runtime opt =   0.16 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1681 instances into 708 LUTs, name keeping = 62%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5146 (3.99), #lev = 20 (8.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5166 (3.89), #lev = 18 (7.68)
SYN-3001 : Logic optimization runtime opt =   1.19 sec, map = 3090.31 sec
SYN-3001 : Mapper mapped 18818 instances into 5166 LUTs, name keeping = 32%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        75
  #input                   21
  #output                  43
  #inout                   11

LUT Statistics
#Total_luts              6285
  #lut4                  4139
  #lut5                  1734
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             412

Utilization Statistics
#lut                     6285   out of  19600   32.07%
#reg                     1657   out of  19600    8.45%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       63   out of    188   33.51%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |5873   |412    |1664   |37     |3      |
|  u_logic |cortexm0ds_logic |5166   |173    |1299   |0      |3      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 358 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 102 adder to BLE ...
SYN-4008 : Packed 102 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1299 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  19.405842s wall, 21.062500s user + 0.484375s system = 21.546875s CPU (111.0%)

RUN-1004 : used memory is 1039 MB, reserved memory is 1037 MB, peak memory is 1867 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 3 instances.
RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  2.898264s wall, 3.203125s user + 0.281250s system = 3.484375s CPU (120.2%)

RUN-1004 : used memory is 1046 MB, reserved memory is 1043 MB, peak memory is 1867 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net Pwm_CLK driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net QN_REF24MHz_pad is clkc1 of pll CLK_gen/pll_inst.
SYN-4027 : Net clk is clkc4 of pll CLK_gen/pll_inst.
SYN-4019 : Net System_clk_pad is refclk of pll CLK_gen/pll_inst.
SYN-4020 : Net System_clk_pad is fbclk of pll CLK_gen/pll_inst.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4024 : Net "keyboard/scan_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net Pwm_CLK as clock net
SYN-4025 : Tag rtl::Net QN_REF24MHz_pad as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net clk as clock net
SYN-4025 : Tag rtl::Net keyboard/scan_clk as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
SYN-4015 : Create BUFG instance for clk Net keyboard/scan_clk to drive 5 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7790 instances
RUN-1001 : 5871 luts, 1640 seqs, 101 mslices, 67 lslices, 63 pads, 37 brams, 3 dsps
RUN-1001 : There are total 8311 nets
RUN-1001 : 4237 nets have 2 pins
RUN-1001 : 2999 nets have [3 - 5] pins
RUN-1001 : 657 nets have [6 - 10] pins
RUN-1001 : 224 nets have [11 - 20] pins
RUN-1001 : 179 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7788 instances, 5871 luts, 1640 seqs, 168 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 33, tpin num: 37641, tnet num: 8265, tinst num: 7788, tnode num: 42984, tedge num: 61102.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8265 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.046637s wall, 1.093750s user + 0.062500s system = 1.156250s CPU (110.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.84705e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7788.
PHY-3001 : End clustering;  0.000019s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(629): len = 1.60654e+06, overlap = 90
PHY-3002 : Step(630): len = 1.41747e+06, overlap = 90
PHY-3002 : Step(631): len = 1.31703e+06, overlap = 93.2813
PHY-3002 : Step(632): len = 1.22459e+06, overlap = 90.0313
PHY-3002 : Step(633): len = 1.2068e+06, overlap = 93.5938
PHY-3002 : Step(634): len = 1.19018e+06, overlap = 94.375
PHY-3002 : Step(635): len = 1.17161e+06, overlap = 96.2188
PHY-3002 : Step(636): len = 1.05361e+06, overlap = 139.563
PHY-3002 : Step(637): len = 939672, overlap = 159.688
PHY-3002 : Step(638): len = 909309, overlap = 170.406
PHY-3002 : Step(639): len = 842399, overlap = 181.625
PHY-3002 : Step(640): len = 834121, overlap = 182.719
PHY-3002 : Step(641): len = 821915, overlap = 185.656
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.0288e-05
PHY-3002 : Step(642): len = 832501, overlap = 175.625
PHY-3002 : Step(643): len = 829625, overlap = 171.094
PHY-3002 : Step(644): len = 826169, overlap = 159
PHY-3002 : Step(645): len = 820517, overlap = 150.469
PHY-3002 : Step(646): len = 812223, overlap = 136.906
PHY-3002 : Step(647): len = 804762, overlap = 142.531
PHY-3002 : Step(648): len = 799409, overlap = 141.094
PHY-3002 : Step(649): len = 792709, overlap = 144.438
PHY-3002 : Step(650): len = 786833, overlap = 145.656
PHY-3002 : Step(651): len = 780767, overlap = 146.625
PHY-3002 : Step(652): len = 775752, overlap = 143.969
PHY-3002 : Step(653): len = 769123, overlap = 143.594
PHY-3002 : Step(654): len = 763311, overlap = 145.719
PHY-3002 : Step(655): len = 758059, overlap = 145.625
PHY-3002 : Step(656): len = 752209, overlap = 142.281
PHY-3002 : Step(657): len = 744972, overlap = 141.156
PHY-3002 : Step(658): len = 739982, overlap = 136.156
PHY-3002 : Step(659): len = 735553, overlap = 134.313
PHY-3002 : Step(660): len = 727510, overlap = 135.625
PHY-3002 : Step(661): len = 718571, overlap = 133.5
PHY-3002 : Step(662): len = 714386, overlap = 133
PHY-3002 : Step(663): len = 710359, overlap = 129.25
PHY-3002 : Step(664): len = 689652, overlap = 133.031
PHY-3002 : Step(665): len = 677661, overlap = 136.375
PHY-3002 : Step(666): len = 675689, overlap = 134.063
PHY-3002 : Step(667): len = 663961, overlap = 129.563
PHY-3002 : Step(668): len = 621356, overlap = 138.688
PHY-3002 : Step(669): len = 617856, overlap = 138.5
PHY-3002 : Step(670): len = 614644, overlap = 130.188
PHY-3002 : Step(671): len = 610229, overlap = 132
PHY-3002 : Step(672): len = 606693, overlap = 130.281
PHY-3002 : Step(673): len = 602803, overlap = 130.75
PHY-3002 : Step(674): len = 601545, overlap = 131.188
PHY-3002 : Step(675): len = 599549, overlap = 130.063
PHY-3002 : Step(676): len = 595114, overlap = 133.156
PHY-3002 : Step(677): len = 588424, overlap = 133.625
PHY-3002 : Step(678): len = 585389, overlap = 133.469
PHY-3002 : Step(679): len = 583002, overlap = 130.844
PHY-3002 : Step(680): len = 576662, overlap = 137.094
PHY-3002 : Step(681): len = 573851, overlap = 139.156
PHY-3002 : Step(682): len = 572189, overlap = 136.938
PHY-3002 : Step(683): len = 568893, overlap = 130.688
PHY-3002 : Step(684): len = 565786, overlap = 133.063
PHY-3002 : Step(685): len = 562758, overlap = 138.75
PHY-3002 : Step(686): len = 557959, overlap = 136.156
PHY-3002 : Step(687): len = 555191, overlap = 134.031
PHY-3002 : Step(688): len = 552825, overlap = 133.594
PHY-3002 : Step(689): len = 546135, overlap = 136.594
PHY-3002 : Step(690): len = 540571, overlap = 140.688
PHY-3002 : Step(691): len = 538363, overlap = 139.219
PHY-3002 : Step(692): len = 536640, overlap = 138.969
PHY-3002 : Step(693): len = 531492, overlap = 141.906
PHY-3002 : Step(694): len = 527406, overlap = 139.469
PHY-3002 : Step(695): len = 523388, overlap = 140.25
PHY-3002 : Step(696): len = 521118, overlap = 143.625
PHY-3002 : Step(697): len = 519524, overlap = 144.875
PHY-3002 : Step(698): len = 511660, overlap = 157.688
PHY-3002 : Step(699): len = 508394, overlap = 158.438
PHY-3002 : Step(700): len = 506535, overlap = 161.125
PHY-3002 : Step(701): len = 504218, overlap = 151.719
PHY-3002 : Step(702): len = 501688, overlap = 140.938
PHY-3002 : Step(703): len = 499974, overlap = 147.156
PHY-3002 : Step(704): len = 498604, overlap = 153.219
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000100576
PHY-3002 : Step(705): len = 500349, overlap = 147.25
PHY-3002 : Step(706): len = 505816, overlap = 152.313
PHY-3002 : Step(707): len = 512027, overlap = 149.031
PHY-3002 : Step(708): len = 515663, overlap = 143.875
PHY-3002 : Step(709): len = 517822, overlap = 141.438
PHY-3002 : Step(710): len = 519225, overlap = 145.188
PHY-3002 : Step(711): len = 522565, overlap = 140.781
PHY-3002 : Step(712): len = 524836, overlap = 138.813
PHY-3002 : Step(713): len = 526386, overlap = 138.719
PHY-3002 : Step(714): len = 529740, overlap = 136.344
PHY-3002 : Step(715): len = 535256, overlap = 121.594
PHY-3002 : Step(716): len = 535696, overlap = 120.219
PHY-3002 : Step(717): len = 535924, overlap = 121.156
PHY-3002 : Step(718): len = 537304, overlap = 124.969
PHY-3002 : Step(719): len = 537384, overlap = 121.906
PHY-3002 : Step(720): len = 536955, overlap = 123.031
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000198017
PHY-3002 : Step(721): len = 539350, overlap = 127.031
PHY-3002 : Step(722): len = 548015, overlap = 105.344
PHY-3002 : Step(723): len = 554190, overlap = 104.313
PHY-3002 : Step(724): len = 556589, overlap = 107.281
PHY-3002 : Step(725): len = 557822, overlap = 104.656
PHY-3002 : Step(726): len = 560493, overlap = 110.563
PHY-3002 : Step(727): len = 561665, overlap = 107.063
PHY-3002 : Step(728): len = 562885, overlap = 102.938
PHY-3002 : Step(729): len = 567131, overlap = 105.125
PHY-3002 : Step(730): len = 571210, overlap = 102.031
PHY-3002 : Step(731): len = 573749, overlap = 99.3438
PHY-3002 : Step(732): len = 574939, overlap = 106.063
PHY-3002 : Step(733): len = 576957, overlap = 105.438
PHY-3002 : Step(734): len = 577857, overlap = 89.1563
PHY-3002 : Step(735): len = 579813, overlap = 93.625
PHY-3002 : Step(736): len = 581207, overlap = 94.8125
PHY-3002 : Step(737): len = 582390, overlap = 99.75
PHY-3002 : Step(738): len = 583830, overlap = 97.5625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000336471
PHY-3002 : Step(739): len = 584878, overlap = 90.3125
PHY-3002 : Step(740): len = 586621, overlap = 85.0625
PHY-3002 : Step(741): len = 593860, overlap = 83.9688
PHY-3002 : Step(742): len = 598345, overlap = 81.0313
PHY-3002 : Step(743): len = 599393, overlap = 80.5313
PHY-3002 : Step(744): len = 600515, overlap = 81.5313
PHY-3002 : Step(745): len = 603034, overlap = 87.2813
PHY-3002 : Step(746): len = 604166, overlap = 83.9063
PHY-3002 : Step(747): len = 605068, overlap = 79.0625
PHY-3002 : Step(748): len = 610206, overlap = 71.0625
PHY-3002 : Step(749): len = 615430, overlap = 73.875
PHY-3002 : Step(750): len = 615903, overlap = 71.625
PHY-3002 : Step(751): len = 616392, overlap = 67.25
PHY-3002 : Step(752): len = 616738, overlap = 67.0938
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017701s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (176.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.36739e+06, over cnt = 1422(4%), over = 2112, worst = 8
PHY-1002 : len = 1.37421e+06, over cnt = 1166(3%), over = 1619, worst = 8
PHY-1002 : len = 1.38121e+06, over cnt = 896(2%), over = 1190, worst = 8
PHY-1002 : len = 1.39259e+06, over cnt = 599(1%), over = 814, worst = 8
PHY-1002 : len = 1.40098e+06, over cnt = 390(1%), over = 560, worst = 8
PHY-1001 : End global iterations;  1.207748s wall, 1.796875s user + 0.031250s system = 1.828125s CPU (151.4%)

PHY-1001 : Congestion index: top1 = 86.88, top5 = 76.88, top10 = 68.13, top15 = 63.75.
PHY-3001 : End congestion estimation;  1.776394s wall, 2.390625s user + 0.031250s system = 2.421875s CPU (136.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8265 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.496918s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (106.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.71503e-05
PHY-3002 : Step(753): len = 592803, overlap = 37.9375
PHY-3002 : Step(754): len = 558825, overlap = 56.7813
PHY-3002 : Step(755): len = 537440, overlap = 71.1563
PHY-3002 : Step(756): len = 520044, overlap = 82.2188
PHY-3002 : Step(757): len = 503477, overlap = 91.125
PHY-3002 : Step(758): len = 485633, overlap = 107.156
PHY-3002 : Step(759): len = 466531, overlap = 125.688
PHY-3002 : Step(760): len = 446927, overlap = 143.969
PHY-3002 : Step(761): len = 433603, overlap = 152.906
PHY-3002 : Step(762): len = 419871, overlap = 165.75
PHY-3002 : Step(763): len = 405231, overlap = 173.594
PHY-3002 : Step(764): len = 396492, overlap = 176.344
PHY-3002 : Step(765): len = 388963, overlap = 180.156
PHY-3002 : Step(766): len = 382239, overlap = 182.656
PHY-3002 : Step(767): len = 377875, overlap = 183.781
PHY-3002 : Step(768): len = 375224, overlap = 185.406
PHY-3002 : Step(769): len = 373102, overlap = 182.188
PHY-3002 : Step(770): len = 372956, overlap = 173.031
PHY-3002 : Step(771): len = 374029, overlap = 166.094
PHY-3002 : Step(772): len = 376146, overlap = 161.156
PHY-3002 : Step(773): len = 375817, overlap = 159.031
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.43006e-05
PHY-3002 : Step(774): len = 384405, overlap = 147.344
PHY-3002 : Step(775): len = 394569, overlap = 126.094
PHY-3002 : Step(776): len = 401106, overlap = 111.844
PHY-3002 : Step(777): len = 408045, overlap = 100.125
PHY-3002 : Step(778): len = 414923, overlap = 91.5938
PHY-3002 : Step(779): len = 420929, overlap = 79.4375
PHY-3002 : Step(780): len = 425619, overlap = 74.4063
PHY-3002 : Step(781): len = 426369, overlap = 71.9063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000148601
PHY-3002 : Step(782): len = 437225, overlap = 58.5313
PHY-3002 : Step(783): len = 441885, overlap = 54.5625
PHY-3002 : Step(784): len = 453766, overlap = 43.2813
PHY-3002 : Step(785): len = 466624, overlap = 30.375
PHY-3002 : Step(786): len = 467178, overlap = 30.0313
PHY-3002 : Step(787): len = 465898, overlap = 32.2813
PHY-3002 : Step(788): len = 463177, overlap = 34.2188
PHY-3002 : Step(789): len = 461503, overlap = 33.9375
PHY-3002 : Step(790): len = 460827, overlap = 31.1563
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000277257
PHY-3002 : Step(791): len = 478315, overlap = 15.3125
PHY-3002 : Step(792): len = 481592, overlap = 12.375
PHY-3002 : Step(793): len = 488727, overlap = 10.4375
PHY-3002 : Step(794): len = 501257, overlap = 6.75
PHY-3002 : Step(795): len = 510083, overlap = 5.6875
PHY-3002 : Step(796): len = 512428, overlap = 5.96875
PHY-3002 : Step(797): len = 512212, overlap = 4.625
PHY-3002 : Step(798): len = 512486, overlap = 3.40625
PHY-3002 : Step(799): len = 511639, overlap = 3.28125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000554515
PHY-3002 : Step(800): len = 529028, overlap = 1.40625
PHY-3002 : Step(801): len = 535168, overlap = 1.28125
PHY-3002 : Step(802): len = 540500, overlap = 0.6875
PHY-3002 : Step(803): len = 551865, overlap = 0.46875
PHY-3002 : Step(804): len = 554702, overlap = 0.3125
PHY-3002 : Step(805): len = 555158, overlap = 0.375
PHY-3002 : Step(806): len = 555266, overlap = 0.46875
PHY-3002 : Step(807): len = 553664, overlap = 0.5625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.30341e+06, over cnt = 774(2%), over = 1053, worst = 4
PHY-1002 : len = 1.30943e+06, over cnt = 459(1%), over = 591, worst = 4
PHY-1002 : len = 1.30979e+06, over cnt = 273(0%), over = 352, worst = 4
PHY-1002 : len = 1.31145e+06, over cnt = 181(0%), over = 237, worst = 4
PHY-1002 : len = 1.31057e+06, over cnt = 151(0%), over = 196, worst = 4
PHY-1001 : End global iterations;  0.973922s wall, 1.578125s user + 0.031250s system = 1.609375s CPU (165.2%)

PHY-1001 : Congestion index: top1 = 66.88, top5 = 57.50, top10 = 51.25, top15 = 47.50.
PHY-3001 : End congestion estimation;  1.551734s wall, 2.171875s user + 0.031250s system = 2.203125s CPU (142.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8265 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.468183s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (106.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000580042
PHY-3002 : Step(808): len = 548866, overlap = 23.8125
PHY-3002 : Step(809): len = 539115, overlap = 12.1875
PHY-3002 : Step(810): len = 529873, overlap = 16.0938
PHY-3002 : Step(811): len = 517967, overlap = 14.7813
PHY-3002 : Step(812): len = 508918, overlap = 18.6875
PHY-3002 : Step(813): len = 504215, overlap = 18.4063
PHY-3002 : Step(814): len = 499140, overlap = 22
PHY-3002 : Step(815): len = 491699, overlap = 22.5313
PHY-3002 : Step(816): len = 487066, overlap = 20.8125
PHY-3002 : Step(817): len = 484890, overlap = 22.5938
PHY-3002 : Step(818): len = 481844, overlap = 23.4063
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00116008
PHY-3002 : Step(819): len = 490164, overlap = 22.125
PHY-3002 : Step(820): len = 495341, overlap = 17.9063
PHY-3002 : Step(821): len = 497809, overlap = 16.5625
PHY-3002 : Step(822): len = 501971, overlap = 16.1563
PHY-3002 : Step(823): len = 507681, overlap = 15.3438
PHY-3002 : Step(824): len = 510137, overlap = 14.1563
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00232017
PHY-3002 : Step(825): len = 515092, overlap = 13.5
PHY-3002 : Step(826): len = 519248, overlap = 11.0313
PHY-3002 : Step(827): len = 524606, overlap = 10.3125
PHY-3002 : Step(828): len = 533796, overlap = 8.03125
PHY-3002 : Step(829): len = 537204, overlap = 7.28125
PHY-3002 : Step(830): len = 539940, overlap = 7.15625
PHY-3002 : Step(831): len = 543031, overlap = 7.3125
PHY-3002 : Step(832): len = 545386, overlap = 5.6875
PHY-3002 : Step(833): len = 547977, overlap = 6
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0044573
PHY-3002 : Step(834): len = 550295, overlap = 6.25
PHY-3002 : Step(835): len = 554363, overlap = 6.84375
PHY-3002 : Step(836): len = 557411, overlap = 7.28125
PHY-3002 : Step(837): len = 560334, overlap = 7.03125
PHY-3002 : Step(838): len = 564906, overlap = 5.71875
PHY-3002 : Step(839): len = 569847, overlap = 3.90625
PHY-3002 : Step(840): len = 572048, overlap = 3.4375
PHY-3002 : Step(841): len = 573205, overlap = 3.09375
PHY-3002 : Step(842): len = 575242, overlap = 3
PHY-3002 : Step(843): len = 576187, overlap = 2.90625
PHY-3002 : Step(844): len = 576696, overlap = 2.78125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00811823
PHY-3002 : Step(845): len = 578050, overlap = 2.34375
PHY-3002 : Step(846): len = 580090, overlap = 2.09375
PHY-3002 : Step(847): len = 582371, overlap = 2.375
PHY-3002 : Step(848): len = 584124, overlap = 2.21875
PHY-3002 : Step(849): len = 585898, overlap = 2.0625
PHY-3002 : Step(850): len = 588428, overlap = 2.125
PHY-3002 : Step(851): len = 590238, overlap = 2.4375
PHY-3002 : Step(852): len = 591356, overlap = 2.25
PHY-3002 : Step(853): len = 592427, overlap = 2.125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0132904
PHY-3002 : Step(854): len = 593358, overlap = 2.1875
PHY-3002 : Step(855): len = 595202, overlap = 1.9375
PHY-3002 : Step(856): len = 596719, overlap = 1.8125
PHY-3002 : Step(857): len = 597875, overlap = 2
PHY-3002 : Step(858): len = 599495, overlap = 2.09375
PHY-3002 : Step(859): len = 600647, overlap = 1.96875
PHY-3002 : Step(860): len = 602182, overlap = 2.09375
PHY-3002 : Step(861): len = 603169, overlap = 2.0625
PHY-3002 : Step(862): len = 604249, overlap = 1.65625
PHY-3002 : Step(863): len = 604967, overlap = 2.375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 92.66 peak overflow 1.63
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.4493e+06, over cnt = 537(1%), over = 656, worst = 4
PHY-1002 : len = 1.45088e+06, over cnt = 403(1%), over = 491, worst = 3
PHY-1002 : len = 1.4506e+06, over cnt = 287(0%), over = 353, worst = 3
PHY-1002 : len = 1.45043e+06, over cnt = 238(0%), over = 293, worst = 3
PHY-1002 : len = 1.44986e+06, over cnt = 205(0%), over = 254, worst = 3
PHY-1001 : End global iterations;  1.036376s wall, 1.656250s user + 0.000000s system = 1.656250s CPU (159.8%)

PHY-1001 : Congestion index: top1 = 63.13, top5 = 55.63, top10 = 48.13, top15 = 45.00.
PHY-1001 : End incremental global routing;  1.622036s wall, 2.312500s user + 0.031250s system = 2.343750s CPU (144.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8265 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.471446s wall, 0.609375s user + 0.031250s system = 0.640625s CPU (135.9%)

OPT-1001 : 22 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7697 has valid locations, 151 needs to be replaced
PHY-3001 : design contains 7917 instances, 5889 luts, 1751 seqs, 168 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 624440
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.37794e+06, over cnt = 503(1%), over = 597, worst = 3
PHY-1002 : len = 1.38e+06, over cnt = 320(0%), over = 372, worst = 3
PHY-1002 : len = 1.37876e+06, over cnt = 206(0%), over = 243, worst = 3
PHY-1002 : len = 1.37834e+06, over cnt = 176(0%), over = 205, worst = 3
PHY-1002 : len = 1.37743e+06, over cnt = 130(0%), over = 152, worst = 3
PHY-1001 : End global iterations;  1.010871s wall, 1.843750s user + 0.093750s system = 1.937500s CPU (191.7%)

PHY-1001 : Congestion index: top1 = 62.50, top5 = 53.13, top10 = 48.13, top15 = 44.38.
PHY-3001 : End congestion estimation;  2.404936s wall, 3.343750s user + 0.218750s system = 3.562500s CPU (148.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8394 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.541095s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (141.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(864): len = 623435, overlap = 0
PHY-3002 : Step(865): len = 623427, overlap = 0
PHY-3002 : Step(866): len = 622869, overlap = 0
PHY-3002 : Step(867): len = 622873, overlap = 0
PHY-3002 : Step(868): len = 622765, overlap = 0
PHY-3002 : Step(869): len = 622765, overlap = 0
PHY-3002 : Step(870): len = 622212, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.3815e+06, over cnt = 187(0%), over = 215, worst = 3
PHY-1002 : len = 1.38169e+06, over cnt = 152(0%), over = 176, worst = 3
PHY-1002 : len = 1.3813e+06, over cnt = 136(0%), over = 159, worst = 3
PHY-1002 : len = 1.38052e+06, over cnt = 113(0%), over = 136, worst = 3
PHY-1002 : len = 1.3805e+06, over cnt = 109(0%), over = 132, worst = 3
PHY-1001 : End global iterations;  0.590630s wall, 0.781250s user + 0.015625s system = 0.796875s CPU (134.9%)

PHY-1001 : Congestion index: top1 = 62.50, top5 = 53.13, top10 = 48.13, top15 = 44.38.
PHY-3001 : End congestion estimation;  1.146860s wall, 1.515625s user + 0.031250s system = 1.546875s CPU (134.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8394 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.501737s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0055225
PHY-3002 : Step(871): len = 622152, overlap = 2.46875
PHY-3002 : Step(872): len = 622152, overlap = 2.46875
PHY-3001 : Final: Len = 622152, Over = 2.46875
PHY-3001 : End incremental placement;  5.035813s wall, 6.703125s user + 0.406250s system = 7.109375s CPU (141.2%)

OPT-1001 : End high-fanout net optimization;  7.831366s wall, 10.406250s user + 0.484375s system = 10.890625s CPU (139.1%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.38202e+06, over cnt = 553(1%), over = 639, worst = 3
PHY-1002 : len = 1.38392e+06, over cnt = 371(1%), over = 425, worst = 3
PHY-1002 : len = 1.38367e+06, over cnt = 256(0%), over = 294, worst = 3
PHY-1002 : len = 1.38245e+06, over cnt = 201(0%), over = 230, worst = 2
PHY-1002 : len = 1.37987e+06, over cnt = 152(0%), over = 173, worst = 2
PHY-1001 : End global iterations;  0.981295s wall, 1.796875s user + 0.031250s system = 1.828125s CPU (186.3%)

PHY-1001 : Congestion index: top1 = 61.25, top5 = 54.38, top10 = 48.13, top15 = 44.38.
OPT-1001 : End congestion update;  1.548936s wall, 2.390625s user + 0.031250s system = 2.421875s CPU (156.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8394 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.404238s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (108.2%)

OPT-1001 : Start: WNS 1449 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 2288 TNS 0 NUM_FEPS 0 with 9 cells processed and 7662 slack improved
OPT-1001 : Iter 2: improved WNS 2687 TNS 0 NUM_FEPS 0 with 10 cells processed and 6332 slack improved
OPT-1001 : Iter 3: improved WNS 2916 TNS 0 NUM_FEPS 0 with 12 cells processed and 7420 slack improved
OPT-1001 : Iter 4: improved WNS 3126 TNS 0 NUM_FEPS 0 with 13 cells processed and 9224 slack improved
OPT-1001 : End global optimization;  2.811871s wall, 3.875000s user + 0.062500s system = 3.937500s CPU (140.0%)

OPT-1001 : End physical optimization;  10.653469s wall, 14.406250s user + 0.546875s system = 14.953125s CPU (140.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5889 LUT to BLE ...
SYN-4008 : Packed 5889 LUT and 715 SEQ to BLE.
SYN-4003 : Packing 1036 remaining SEQ's ...
SYN-4005 : Packed 983 SEQ with LUT/SLICE
SYN-4006 : 4195 single LUT's are left
SYN-4006 : 53 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5942/6222 primitive instances ...
PHY-3001 : End packing;  1.205028s wall, 1.781250s user + 0.031250s system = 1.812500s CPU (150.4%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3728 instances
RUN-1001 : 1808 mslices, 1809 lslices, 63 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7911 nets
RUN-1001 : 3176 nets have 2 pins
RUN-1001 : 3361 nets have [3 - 5] pins
RUN-1001 : 811 nets have [6 - 10] pins
RUN-1001 : 290 nets have [11 - 20] pins
RUN-1001 : 270 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 3726 instances, 3617 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : After packing: Len = 643438, Over = 39.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.43422e+06, over cnt = 465(1%), over = 553, worst = 4
PHY-1002 : len = 1.43546e+06, over cnt = 333(0%), over = 392, worst = 4
PHY-1002 : len = 1.43447e+06, over cnt = 231(0%), over = 275, worst = 4
PHY-1002 : len = 1.43376e+06, over cnt = 175(0%), over = 214, worst = 4
PHY-1002 : len = 1.42685e+06, over cnt = 114(0%), over = 137, worst = 4
PHY-1001 : End global iterations;  1.009975s wall, 1.734375s user + 0.031250s system = 1.765625s CPU (174.8%)

PHY-1001 : Congestion index: top1 = 66.25, top5 = 56.25, top10 = 50.00, top15 = 45.00.
PHY-3001 : End congestion estimation;  2.798808s wall, 3.875000s user + 0.062500s system = 3.937500s CPU (140.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7865 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.475395s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (101.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00021236
PHY-3002 : Step(873): len = 623238, overlap = 42.25
PHY-3002 : Step(874): len = 610796, overlap = 40.25
PHY-3002 : Step(875): len = 601562, overlap = 47.75
PHY-3002 : Step(876): len = 592017, overlap = 51.5
PHY-3002 : Step(877): len = 583212, overlap = 54.75
PHY-3002 : Step(878): len = 575882, overlap = 60
PHY-3002 : Step(879): len = 567285, overlap = 67.25
PHY-3002 : Step(880): len = 560955, overlap = 73.25
PHY-3002 : Step(881): len = 554107, overlap = 77.5
PHY-3002 : Step(882): len = 550405, overlap = 79.5
PHY-3002 : Step(883): len = 544920, overlap = 83
PHY-3002 : Step(884): len = 539307, overlap = 87.5
PHY-3002 : Step(885): len = 538099, overlap = 87
PHY-3002 : Step(886): len = 536959, overlap = 85
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00042472
PHY-3002 : Step(887): len = 553471, overlap = 69
PHY-3002 : Step(888): len = 557688, overlap = 59
PHY-3002 : Step(889): len = 563865, overlap = 55.5
PHY-3002 : Step(890): len = 568207, overlap = 50
PHY-3002 : Step(891): len = 574002, overlap = 48.75
PHY-3002 : Step(892): len = 580956, overlap = 50.75
PHY-3002 : Step(893): len = 584497, overlap = 45
PHY-3002 : Step(894): len = 589553, overlap = 43.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000846516
PHY-3002 : Step(895): len = 599811, overlap = 39.25
PHY-3002 : Step(896): len = 604709, overlap = 35.75
PHY-3002 : Step(897): len = 609382, overlap = 34.5
PHY-3002 : Step(898): len = 616179, overlap = 31.75
PHY-3002 : Step(899): len = 621076, overlap = 31.25
PHY-3002 : Step(900): len = 624835, overlap = 28.25
PHY-3002 : Step(901): len = 630462, overlap = 29
PHY-3002 : Step(902): len = 635038, overlap = 27
PHY-3002 : Step(903): len = 636521, overlap = 23.5
PHY-3002 : Step(904): len = 639994, overlap = 23.25
PHY-3002 : Step(905): len = 646046, overlap = 22.25
PHY-3002 : Step(906): len = 646783, overlap = 22.5
PHY-3002 : Step(907): len = 647275, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00166405
PHY-3002 : Step(908): len = 655577, overlap = 23
PHY-3002 : Step(909): len = 658573, overlap = 17.5
PHY-3002 : Step(910): len = 661593, overlap = 17
PHY-3002 : Step(911): len = 665493, overlap = 16.75
PHY-3002 : Step(912): len = 669121, overlap = 15
PHY-3002 : Step(913): len = 670836, overlap = 13
PHY-3002 : Step(914): len = 673734, overlap = 14
PHY-3002 : Step(915): len = 678300, overlap = 17.25
PHY-3002 : Step(916): len = 679008, overlap = 16
PHY-3002 : Step(917): len = 679091, overlap = 13.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00318385
PHY-3002 : Step(918): len = 683372, overlap = 12.5
PHY-3002 : Step(919): len = 686069, overlap = 9.75
PHY-3002 : Step(920): len = 688734, overlap = 10.75
PHY-3002 : Step(921): len = 691139, overlap = 10.25
PHY-3002 : Step(922): len = 693217, overlap = 9.25
PHY-3002 : Step(923): len = 694641, overlap = 8.75
PHY-3002 : Step(924): len = 697043, overlap = 8.25
PHY-3002 : Step(925): len = 697682, overlap = 8.75
PHY-3002 : Step(926): len = 698523, overlap = 10.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00597342
PHY-3002 : Step(927): len = 701293, overlap = 10.25
PHY-3002 : Step(928): len = 703527, overlap = 10.25
PHY-3002 : Step(929): len = 705353, overlap = 10.25
PHY-3002 : Step(930): len = 706816, overlap = 10
PHY-3002 : Step(931): len = 708466, overlap = 9.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.404349s wall, 1.296875s user + 1.656250s system = 2.953125s CPU (210.3%)

PHY-3001 : Trial Legalized: Len = 721486
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.6062e+06, over cnt = 392(1%), over = 447, worst = 3
PHY-1002 : len = 1.60681e+06, over cnt = 310(0%), over = 350, worst = 3
PHY-1002 : len = 1.60653e+06, over cnt = 214(0%), over = 245, worst = 3
PHY-1002 : len = 1.60438e+06, over cnt = 149(0%), over = 171, worst = 2
PHY-1002 : len = 1.59955e+06, over cnt = 109(0%), over = 125, worst = 2
PHY-1001 : End global iterations;  1.151010s wall, 1.828125s user + 0.031250s system = 1.859375s CPU (161.5%)

PHY-1001 : Congestion index: top1 = 67.50, top5 = 58.13, top10 = 51.88, top15 = 47.50.
PHY-3001 : End congestion estimation;  1.806261s wall, 2.484375s user + 0.031250s system = 2.515625s CPU (139.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7865 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.552862s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (107.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000584313
PHY-3002 : Step(932): len = 691603, overlap = 11
PHY-3002 : Step(933): len = 679866, overlap = 11.5
PHY-3002 : Step(934): len = 669224, overlap = 11.25
PHY-3002 : Step(935): len = 661879, overlap = 13.75
PHY-3002 : Step(936): len = 654655, overlap = 21
PHY-3002 : Step(937): len = 649087, overlap = 22.75
PHY-3002 : Step(938): len = 645272, overlap = 24
PHY-3002 : Step(939): len = 641485, overlap = 27.25
PHY-3002 : Step(940): len = 637781, overlap = 27.75
PHY-3002 : Step(941): len = 634325, overlap = 28.5
PHY-3002 : Step(942): len = 631881, overlap = 29.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.034859s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (179.3%)

PHY-3001 : Legalized: Len = 640373, Over = 0
PHY-3001 : Spreading special nets. 11 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.019523s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (80.0%)

PHY-3001 : 15 instances has been re-located, deltaX = 0, deltaY = 11, maxDist = 1.
PHY-3001 : Final: Len = 640495, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.43684e+06, over cnt = 462(1%), over = 556, worst = 5
PHY-1002 : len = 1.43776e+06, over cnt = 336(0%), over = 414, worst = 5
PHY-1002 : len = 1.43735e+06, over cnt = 204(0%), over = 256, worst = 5
PHY-1002 : len = 1.43674e+06, over cnt = 161(0%), over = 206, worst = 5
PHY-1002 : len = 1.43428e+06, over cnt = 134(0%), over = 174, worst = 4
PHY-1001 : End global iterations;  1.038063s wall, 2.125000s user + 0.078125s system = 2.203125s CPU (212.2%)

PHY-1001 : Congestion index: top1 = 70.63, top5 = 59.38, top10 = 52.50, top15 = 48.75.
PHY-1001 : End incremental global routing;  1.687811s wall, 2.828125s user + 0.140625s system = 2.968750s CPU (175.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7865 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.559875s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (145.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.292088s wall, 5.078125s user + 0.187500s system = 5.265625s CPU (159.9%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.43684e+06, over cnt = 462(1%), over = 556, worst = 5
PHY-1002 : len = 1.43776e+06, over cnt = 336(0%), over = 414, worst = 5
PHY-1002 : len = 1.43735e+06, over cnt = 204(0%), over = 256, worst = 5
PHY-1002 : len = 1.43674e+06, over cnt = 161(0%), over = 206, worst = 5
PHY-1002 : len = 1.43428e+06, over cnt = 134(0%), over = 174, worst = 4
PHY-1001 : End global iterations;  1.067915s wall, 1.906250s user + 0.031250s system = 1.937500s CPU (181.4%)

PHY-1001 : Congestion index: top1 = 70.63, top5 = 59.38, top10 = 52.50, top15 = 48.75.
OPT-1001 : End congestion update;  1.735964s wall, 2.796875s user + 0.046875s system = 2.843750s CPU (163.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7865 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.431716s wall, 0.437500s user + 0.046875s system = 0.484375s CPU (112.2%)

OPT-1001 : Start: WNS 1815 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3657 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3726 instances, 3617 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 642849, Over = 0
PHY-3001 : End spreading;  0.017563s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.0%)

PHY-3001 : Final: Len = 642849, Over = 0
PHY-3001 : End incremental legalization;  0.177784s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (105.5%)

OPT-1001 : Iter 1: improved WNS 2435 TNS 0 NUM_FEPS 0 with 6 cells processed and 2382 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3657 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3726 instances, 3617 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 646799, Over = 0
PHY-3001 : End spreading;  0.017601s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (177.5%)

PHY-3001 : Final: Len = 646799, Over = 0
PHY-3001 : End incremental legalization;  0.182144s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (102.9%)

OPT-1001 : Iter 2: improved WNS 2694 TNS 0 NUM_FEPS 0 with 10 cells processed and 2359 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3657 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3726 instances, 3617 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 649677, Over = 0
PHY-3001 : End spreading;  0.018561s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (84.2%)

PHY-3001 : Final: Len = 649677, Over = 0
PHY-3001 : End incremental legalization;  0.175196s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (98.1%)

OPT-1001 : Iter 3: improved WNS 2925 TNS 0 NUM_FEPS 0 with 13 cells processed and 4201 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3657 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3726 instances, 3617 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 652135, Over = 0
PHY-3001 : End spreading;  0.017346s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (90.1%)

PHY-3001 : Final: Len = 652135, Over = 0
PHY-3001 : End incremental legalization;  0.178139s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (105.3%)

OPT-1001 : Iter 4: improved WNS 3159 TNS 0 NUM_FEPS 0 with 14 cells processed and 2744 slack improved
OPT-1001 : End path based optimization;  11.548145s wall, 12.812500s user + 0.234375s system = 13.046875s CPU (113.0%)

OPT-1001 : End physical optimization;  14.844751s wall, 17.890625s user + 0.421875s system = 18.312500s CPU (123.4%)

RUN-1003 : finish command "place" in  53.912316s wall, 99.015625s user + 8.406250s system = 107.421875s CPU (199.3%)

RUN-1004 : used memory is 1158 MB, reserved memory is 1161 MB, peak memory is 1867 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        75
  #input                   21
  #output                  43
  #inout                   11

Utilization Statistics
#lut                     6851   out of  19600   34.95%
#reg                     1768   out of  19600    9.02%
#le                      6904
  #lut only              5136   out of   6904   74.39%
  #reg only                53   out of   6904    0.77%
  #lut&reg               1715   out of   6904   24.84%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       63   out of    188   33.51%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO        INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
      en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR      OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS        OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]     OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]     OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]     OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]     OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]     OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]     OUTPUT        K11        LVCMOS33           8            NONE       NONE    
  LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD        OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS        OUTPUT        H13        LVCMOS33           8            NONE       NONE    
    LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR        OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]        OUTPUT        F16        LVCMOS33           8            NONE       NONE    
     LED[6]        OUTPUT        E16        LVCMOS33           8            NONE       NONE    
     LED[5]        OUTPUT        E13        LVCMOS33           8            NONE       NONE    
     LED[4]        OUTPUT        C16        LVCMOS33           8            NONE       NONE    
     LED[3]        OUTPUT        C15        LVCMOS33           8            NONE       NONE    
     LED[2]        OUTPUT        B16        LVCMOS33           8            NONE       NONE    
     LED[1]        OUTPUT        B15        LVCMOS33           8            NONE       NONE    
     LED[0]        OUTPUT        H16        LVCMOS33           8            N/A        NONE    
  PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz      OUTPUT         E4        LVCMOS33           8            N/A        NONE    
     Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       NONE    
    SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS        OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI       OUTPUT        F14        LVCMOS33           8            NONE       OREG    
     TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep         OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
     IO[7]          INOUT         J6        LVCMOS33           8            N/A        NONE    
     IO[6]          INOUT        J13        LVCMOS33           8            N/A        NONE    
     IO[5]          INOUT        R14        LVCMOS33           8            N/A        NONE    
     IO[4]          INOUT        H14        LVCMOS33           8            N/A        NONE    
     IO[3]          INOUT         M2        LVCMOS33           8            N/A        NONE    
     IO[2]          INOUT         D1        LVCMOS33           8            N/A        NONE    
     IO[1]          INOUT        F15        LVCMOS33           8           PULLUP      NONE    
     IO[0]          INOUT        D16        LVCMOS33           8           PULLUP      NONE    
  PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6904  |6695   |156    |1775   |37     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3728 instances
RUN-1001 : 1808 mslices, 1809 lslices, 63 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7911 nets
RUN-1001 : 3176 nets have 2 pins
RUN-1001 : 3361 nets have [3 - 5] pins
RUN-1001 : 811 nets have [6 - 10] pins
RUN-1001 : 290 nets have [11 - 20] pins
RUN-1001 : 270 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.45435e+06, over cnt = 496(1%), over = 601, worst = 4
PHY-1002 : len = 1.45596e+06, over cnt = 366(1%), over = 443, worst = 4
PHY-1002 : len = 1.44998e+06, over cnt = 249(0%), over = 299, worst = 4
PHY-1002 : len = 1.4256e+06, over cnt = 84(0%), over = 110, worst = 3
PHY-1002 : len = 1.39214e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.212884s wall, 2.312500s user + 0.046875s system = 2.359375s CPU (194.5%)

PHY-1001 : Congestion index: top1 = 68.75, top5 = 58.13, top10 = 52.50, top15 = 47.50.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7865 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 17 out of 7911 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7865 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 727 to 15
PHY-1001 : End pin swap;  0.466294s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (144.1%)

PHY-1001 : End global routing;  5.109668s wall, 6.937500s user + 0.203125s system = 7.140625s CPU (139.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 97296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.192834s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (113.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 118112, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.594989s wall, 0.718750s user + 0.046875s system = 0.765625s CPU (128.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 118000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.005562s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 96% nets.
PHY-1002 : len = 1.20509e+06, over cnt = 963(0%), over = 969, worst = 2
PHY-1001 : End Routed; 32.567459s wall, 55.265625s user + 1.609375s system = 56.875000s CPU (174.6%)

PHY-1001 : Update timing.....
PHY-1001 : 2501/7666(32%) critical/total net(s), WNS -3.058ns, TNS -638.017ns, False end point 541.
PHY-1001 : End update timing;  2.072478s wall, 2.171875s user + 0.078125s system = 2.250000s CPU (108.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.21302e+06, over cnt = 474(0%), over = 478, worst = 2
PHY-1001 : End DR Iter 1; 2.453639s wall, 3.031250s user + 0.031250s system = 3.062500s CPU (124.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.21622e+06, over cnt = 147(0%), over = 147, worst = 1
PHY-1001 : End DR Iter 2; 1.322679s wall, 1.562500s user + 0.000000s system = 1.562500s CPU (118.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.21802e+06, over cnt = 31(0%), over = 31, worst = 1
PHY-1001 : End DR Iter 3; 0.462675s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (108.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.2184e+06, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 4; 0.400630s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (105.3%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 1.21866e+06, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 5; 0.444892s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (105.4%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 1.21874e+06, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 6; 0.767320s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (99.8%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 1.21874e+06, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 7; 1.213384s wall, 1.203125s user + 0.000000s system = 1.203125s CPU (99.2%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 1.21874e+06, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 8; 1.781320s wall, 1.781250s user + 0.000000s system = 1.781250s CPU (100.0%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 1.21866e+06, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End LB Iter 1; 0.471278s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (102.8%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 1.21864e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.21864e+06
PHY-1001 : End LB Iter 2; 0.507335s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (101.6%)

PHY-1001 : 6 feed throughs used by 5 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  50.364341s wall, 74.546875s user + 2.171875s system = 76.718750s CPU (152.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  55.888494s wall, 81.906250s user + 2.390625s system = 84.296875s CPU (150.8%)

RUN-1004 : used memory is 1263 MB, reserved memory is 1266 MB, peak memory is 1867 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        75
  #input                   21
  #output                  43
  #inout                   11

Utilization Statistics
#lut                     6856   out of  19600   34.98%
#reg                     1768   out of  19600    9.02%
#le                      6909
  #lut only              5141   out of   6909   74.41%
  #reg only                53   out of   6909    0.77%
  #lut&reg               1715   out of   6909   24.82%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       63   out of    188   33.51%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       7   out of     16   43.75%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO        INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
      en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR      OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS        OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]     OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]     OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]     OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]     OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]     OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]     OUTPUT        K11        LVCMOS33           8            NONE       NONE    
  LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD        OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS        OUTPUT        H13        LVCMOS33           8            NONE       NONE    
    LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR        OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]        OUTPUT        F16        LVCMOS33           8            NONE       NONE    
     LED[6]        OUTPUT        E16        LVCMOS33           8            NONE       NONE    
     LED[5]        OUTPUT        E13        LVCMOS33           8            NONE       NONE    
     LED[4]        OUTPUT        C16        LVCMOS33           8            NONE       NONE    
     LED[3]        OUTPUT        C15        LVCMOS33           8            NONE       NONE    
     LED[2]        OUTPUT        B16        LVCMOS33           8            NONE       NONE    
     LED[1]        OUTPUT        B15        LVCMOS33           8            NONE       NONE    
     LED[0]        OUTPUT        H16        LVCMOS33           8            N/A        NONE    
  PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz      OUTPUT         E4        LVCMOS33           8            N/A        NONE    
     Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       NONE    
    SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS        OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI       OUTPUT        F14        LVCMOS33           8            NONE       OREG    
     TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep         OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
     IO[7]          INOUT         J6        LVCMOS33           8            N/A        NONE    
     IO[6]          INOUT        J13        LVCMOS33           8            N/A        NONE    
     IO[5]          INOUT        R14        LVCMOS33           8            N/A        NONE    
     IO[4]          INOUT        H14        LVCMOS33           8            N/A        NONE    
     IO[3]          INOUT         M2        LVCMOS33           8            N/A        NONE    
     IO[2]          INOUT         D1        LVCMOS33           8            N/A        NONE    
     IO[1]          INOUT        F15        LVCMOS33           8           PULLUP      NONE    
     IO[0]          INOUT        D16        LVCMOS33           8           PULLUP      NONE    
  PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6909  |6700   |156    |1775   |37     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       3111  
    #2         2       2142  
    #3         3       749   
    #4         4       469   
    #5        5-10     855   
    #6       11-50     497   
    #7       51-100     15   
  Average     3.74           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  3.330417s wall, 3.312500s user + 0.140625s system = 3.453125s CPU (103.7%)

RUN-1004 : used memory is 1264 MB, reserved memory is 1267 MB, peak memory is 1867 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 33, tpin num: 38797, tnet num: 7865, tinst num: 3731, tnode num: 43824, tedge num: 65570.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.322492s wall, 1.375000s user + 0.000000s system = 1.375000s CPU (104.0%)

RUN-1004 : used memory is 1261 MB, reserved memory is 1264 MB, peak memory is 1867 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 7865 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 7 (5 unconstrainted).
TMR-5009 WARNING: No clock constraint on 5 clock net(s): 
	LED_Interface/light_clk
	Pwm_CLK
	QN_REF24MHz_pad
	keyboard/scan_clk
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  2.467697s wall, 2.406250s user + 0.062500s system = 2.468750s CPU (100.0%)

RUN-1004 : used memory is 1645 MB, reserved memory is 1651 MB, peak memory is 1867 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3733
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7911, pip num: 95340
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 3023 valid insts, and 253179 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000" in  12.244953s wall, 84.234375s user + 0.343750s system = 84.578125s CPU (690.7%)

RUN-1004 : used memory is 1748 MB, reserved memory is 1753 MB, peak memory is 1867 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.453646s wall, 1.406250s user + 0.046875s system = 1.453125s CPU (100.0%)

RUN-1004 : used memory is 1829 MB, reserved memory is 1838 MB, peak memory is 1867 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.166104s wall, 0.109375s user + 0.062500s system = 0.171875s CPU (2.4%)

RUN-1004 : used memory is 1860 MB, reserved memory is 1869 MB, peak memory is 1867 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.112984s wall, 1.625000s user + 0.109375s system = 1.734375s CPU (19.0%)

RUN-1004 : used memory is 1818 MB, reserved memory is 1827 MB, peak memory is 1867 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.460725s wall, 1.484375s user + 0.015625s system = 1.500000s CPU (102.7%)

RUN-1004 : used memory is 1843 MB, reserved memory is 1863 MB, peak memory is 1867 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.206302s wall, 0.171875s user + 0.109375s system = 0.281250s CPU (3.9%)

RUN-1004 : used memory is 1857 MB, reserved memory is 1877 MB, peak memory is 1867 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.153168s wall, 1.781250s user + 0.125000s system = 1.906250s CPU (20.8%)

RUN-1004 : used memory is 1815 MB, reserved memory is 1835 MB, peak memory is 1867 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.401197s wall, 1.406250s user + 0.000000s system = 1.406250s CPU (100.4%)

RUN-1004 : used memory is 1824 MB, reserved memory is 1867 MB, peak memory is 1867 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.195892s wall, 0.156250s user + 0.046875s system = 0.203125s CPU (2.8%)

RUN-1004 : used memory is 1832 MB, reserved memory is 1876 MB, peak memory is 1867 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.087988s wall, 1.687500s user + 0.062500s system = 1.750000s CPU (19.3%)

RUN-1004 : used memory is 1790 MB, reserved memory is 1834 MB, peak memory is 1867 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.391189s wall, 1.390625s user + 0.000000s system = 1.390625s CPU (100.0%)

RUN-1004 : used memory is 1472 MB, reserved memory is 1867 MB, peak memory is 1867 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.244817s wall, 0.187500s user + 0.062500s system = 0.250000s CPU (3.5%)

RUN-1004 : used memory is 1484 MB, reserved memory is 1880 MB, peak memory is 1867 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.128606s wall, 1.687500s user + 0.109375s system = 1.796875s CPU (19.7%)

RUN-1004 : used memory is 1442 MB, reserved memory is 1838 MB, peak memory is 1867 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 92 in ../rtl/CortexM0_SoC.v(132)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 66 in ../rtl/CortexM0_SoC.v(212)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 92 in ../rtl/CortexM0_SoC.v(132)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 66 in ../rtl/CortexM0_SoC.v(212)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(272)
HDL-5007 WARNING: port 'HRDATA' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(941)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module key_16 in key_16.v(23)
HDL-1007 : elaborate module bzmusic_ctrl in ../rtl/out/bzmusic_ctrl.v(1)
HDL-1007 : elaborate module addr_cnt in ../rtl/out/addr_cnt.v(2)
HDL-1007 : elaborate module BlockROM1(ADDR_WIDTH=8) in ../rtl/out/BlockROM1.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM1.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(105)
HDL-1007 : elaborate module BlockROM2(ADDR_WIDTH=8) in ../rtl/out/BlockROM2.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM2.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(116)
HDL-1007 : elaborate module BlockROM3(ADDR_WIDTH=8) in ../rtl/out/BlockROM3.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM3.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(127)
HDL-1007 : elaborate module AND in ../rtl/out/AND.v(23)
HDL-1007 : elaborate module tune_decoder in ../rtl/out/tune_decoder.v(1)
HDL-1007 : elaborate module tune_pwm in ../rtl/out/tune_pwm.v(1)
HDL-1007 : elaborate module beat_decoder in ../rtl/out/beat_decoder.v(1)
HDL-1007 : elaborate module beat_cnt in ../rtl/out/beat_cnt.v(1)
HDL-1007 : elaborate module Keyboard in ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v(1)
HDL-1007 : elaborate module PLL in ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in E:/TD/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=4,CLKC0_DIV=6,CLKC1_DIV=50,CLKC2_DIV=75,CLKC3_DIV=50,CLKC4_DIV=48,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=5,CLKC1_CPHASE=49,CLKC2_CPHASE=74,CLKC3_CPHASE=49,CLKC4_CPHASE=47,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/TD/arch/eagle_macro.v(930)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(670)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(727)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_PAJ_IIC in AHBlite_PAJ_IIC.v(1)
HDL-1007 : elaborate module AHBlite_SPI in ../rtl/AHBlite_SPI.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-1007 : elaborate module AHBlite_LCD in ../lcd/AHBlite_LCD.v(1)
HDL-1007 : elaborate module LCD_INI in ../lcd/LCD_INI.v(1)
HDL-1007 : elaborate module WriteCtrl in ../lcd/WriteCtrl.v(1)
HDL-1007 : elaborate module AddrIni in ../lcd/AddrIni.v(1)
HDL-1007 : elaborate module BlockROM16 in ../lcd/BlockROM16.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM16.v(10)
HDL-1007 : elaborate module BlockROM9 in ../lcd/BlockROM9.v(1)
HDL-5007 WARNING: entry size 4 at F:/jichuangsai/week_yizhi/lcd/sign.txt:1 does not match memory width 1 in ../lcd/BlockROM9.v(13)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM9.v(10)
HDL-5007 WARNING: net 'HREADYOUT_P4' does not have a driver in ../rtl/CortexM0_SoC.v(405)
HDL-5007 WARNING: net 'HRDATA_P4[31]' does not have a driver in ../rtl/CortexM0_SoC.v(406)
HDL-5007 WARNING: net 'HRESP_P4' does not have a driver in ../rtl/CortexM0_SoC.v(407)
HDL-5007 WARNING: net 'HRDATA_P9[31]' does not have a driver in ../rtl/CortexM0_SoC.v(476)
HDL-5007 WARNING: net 'HRESP_P9' does not have a driver in ../rtl/CortexM0_SoC.v(477)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 7 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  3.145358s wall, 3.156250s user + 0.140625s system = 3.296875s CPU (104.8%)

RUN-1004 : used memory is 786 MB, reserved memory is 889 MB, peak memory is 1867 MB
RUN-1002 : start command "read_adc ../M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[0]   LOCATION = D16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[1]   LOCATION = F15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_BL_CTR   LOCATION = M11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_CS   LOCATION = K12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[0]   LOCATION = J11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[10]   LOCATION = K11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[11]   LOCATION = P16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[12]   LOCATION = M13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[13]   LOCATION = P15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[14]   LOCATION = M15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[15]   LOCATION = L12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[1]   LOCATION = P14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[2]   LOCATION = K15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[3]   LOCATION = L16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[4]   LOCATION = J14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[5]   LOCATION = M16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[6]   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[7]   LOCATION = N16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[8]   LOCATION = L14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[9]   LOCATION = N14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RD   LOCATION = H15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RS   LOCATION = H13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RST   LOCATION = M14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_WR   LOCATION = L13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[1]   LOCATION = B15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SCL   LOCATION = D8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SDA   LOCATION = C7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CLK   LOCATION = D14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CS   LOCATION = E15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_IRQ   LOCATION = H14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MISO   LOCATION = G14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MOSI   LOCATION = F14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = H11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en2   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en3   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[4]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[5]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[6]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[7]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test   LOCATION = B14; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin IO[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
USR-6010 WARNING: ADC constraints: pin key[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AND"
SYN-1012 : SanityCheck: Model "BlockROM1(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM2(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM3(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "LCD_INI"
SYN-1012 : SanityCheck: Model "AddrIni"
SYN-1012 : SanityCheck: Model "BlockROM16"
SYN-1012 : SanityCheck: Model "BlockROM9"
SYN-1012 : SanityCheck: Model "WriteCtrl"
SYN-1012 : SanityCheck: Model "AHBlite_LCD"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_PAJ_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "AHBlite_SPI"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "addr_cnt"
SYN-1012 : SanityCheck: Model "beat_cnt"
SYN-1012 : SanityCheck: Model "beat_decoder"
SYN-1012 : SanityCheck: Model "bzmusic_ctrl"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "Keyboard"
SYN-1012 : SanityCheck: Model "key_16"
SYN-1012 : SanityCheck: Model "tune_decoder"
SYN-1012 : SanityCheck: Model "tune_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1043 : Mark AHBlite_PAJ_IIC as IO macro for instance u36
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 15 instances.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 5 instances.
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AND
SYN-1011 : Flatten model BlockROM1(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM2(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM3(ADDR_WIDTH=8)
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model LCD_INI
SYN-1011 : Flatten model AddrIni
SYN-1011 : Flatten model BlockROM16
SYN-1011 : Flatten model BlockROM9
SYN-1011 : Flatten model WriteCtrl
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model AHBlite_LCD
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_PAJ_IIC
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model AHBlite_SPI
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model addr_cnt
SYN-1011 : Flatten model beat_cnt
SYN-1011 : Flatten model beat_decoder
SYN-1011 : Flatten model bzmusic_ctrl
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model Keyboard
SYN-1011 : Flatten model key_16
SYN-1011 : Flatten model tune_decoder
SYN-1011 : Flatten model tune_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 97 instances.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[0]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[10]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[11]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[12]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[13]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[14]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[15]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[16]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[17]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[18]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[19]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[1]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[20]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[21]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[22]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[23]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[24]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[25]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[26]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[27]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[28]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[29]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[2]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[30]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[31]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[3]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[4]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[5]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[6]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[7]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[8]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[9]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[0]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[10]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[11]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[12]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[13]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[14]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[15]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[16]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[17]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[18]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[19]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[1]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[20]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[21]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[22]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[23]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[24]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[25]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[26]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[27]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[28]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[29]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[2]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[30]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[31]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[3]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[4]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[5]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[6]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[7]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[8]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[9]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P4" in ../rtl/CortexM0_SoC.v(405)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(84)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P4" in ../rtl/CortexM0_SoC.v(407)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(105)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P9" in ../rtl/CortexM0_SoC.v(477)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(105)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 23894/1293 useful/useless nets, 23114/980 useful/useless insts
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 93 onehot mux instances.
SYN-1020 : Optimized 102 distributor mux.
SYN-5043 WARNING: Register "bzmusic_ctrl/state[0]" in ../rtl/out/bzmusic_ctrl.v(11) is described with both an asynchronous reset/set and an initialization value of the opposite polarity.
SYN-1016 : Merged 519 instances.
SYN-1015 : Optimize round 1, 3439 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 23702/98 useful/useless nets, 22971/206 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     bzmusic_ctrl/reg0_b2
SYN-1015 : Optimize round 2, 383 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1032 : 23697/2 useful/useless nets, 22966/0 useful/useless insts
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 130 inv instances.
SYN-1032 : 21033/365 useful/useless nets, 20797/311 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 3883 better
SYN-1014 : Optimize round 2
SYN-1032 : 20051/1 useful/useless nets, 19815/6 useful/useless insts
SYN-1015 : Optimize round 2, 7 better
SYN-1014 : Optimize round 3
SYN-1032 : 20046/0 useful/useless nets, 19810/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  5.383549s wall, 5.187500s user + 0.359375s system = 5.546875s CPU (103.0%)

RUN-1004 : used memory is 795 MB, reserved memory is 897 MB, peak memory is 1867 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        75
  #input                   21
  #output                  43
  #inout                   11

Gate Statistics
#Basic gates            20692
  #and                   9752
  #nand                     0
  #or                    2105
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6504
  #bufif1                   3
  #MX21                   590
  #FADD                     0
  #DFF                   1665
  #LATCH                    0
#MACRO_ADD                 26
#MACRO_EQ                 134
#MACRO_MULT                 1
#MACRO_MUX                290

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |19027  |1665   |176    |
|  u_logic |cortexm0ds_logic |18465  |1300   |14     |
+----------------------------------------------------+

RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  2.183631s wall, 2.109375s user + 0.062500s system = 2.171875s CPU (99.5%)

RUN-1004 : used memory is 813 MB, reserved memory is 913 MB, peak memory is 1867 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 63 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "BlockROM1/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM2/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM3/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Data/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Flag/ram_mem0"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 21872/3 useful/useless nets, 21259/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 548 instances.
SYN-2501 : Optimize round 1, 1513 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 19 macro adder
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 1 ROM instances
SYN-1019 : Optimized 27 mux instances.
SYN-1016 : Merged 29 instances.
SYN-1032 : 22888/39 useful/useless nets, 22292/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20139/68 useful/useless nets, 19815/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20573/2 useful/useless nets, 20317/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21210/4 useful/useless nets, 20954/4 useful/useless insts
SYN-1032 : 23295/115 useful/useless nets, 22685/109 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 33, tpin num: 72549, tnet num: 23325, tinst num: 22693, tnode num: 100935, tedge num: 112742.
TMR-2508 : Levelizing timing graph completed, there are 281 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.036374s wall, 1.000000s user + 0.031250s system = 1.031250s CPU (99.5%)

RUN-1004 : used memory is 923 MB, reserved memory is 1026 MB, peak memory is 1867 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 23325 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 699 (3.28), #lev = 13 (4.34)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 702 (3.30), #lev = 13 (4.17)
SYN-3001 : Logic optimization runtime opt =   0.15 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1681 instances into 715 LUTs, name keeping = 61%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5146 (3.99), #lev = 20 (8.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5166 (3.89), #lev = 18 (7.68)
SYN-3001 : Logic optimization runtime opt =   1.18 sec, map = 18550.44 sec
SYN-3001 : Mapper mapped 18818 instances into 5166 LUTs, name keeping = 32%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        75
  #input                   21
  #output                  43
  #inout                   11

LUT Statistics
#Total_luts              6292
  #lut4                  4138
  #lut5                  1742
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             412

Utilization Statistics
#lut                     6292   out of  19600   32.10%
#reg                     1657   out of  19600    8.45%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       63   out of    188   33.51%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |5880   |412    |1664   |37     |3      |
|  u_logic |cortexm0ds_logic |5166   |173    |1299   |0      |3      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 358 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 102 adder to BLE ...
SYN-4008 : Packed 102 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1299 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  19.461281s wall, 20.671875s user + 0.421875s system = 21.093750s CPU (108.4%)

RUN-1004 : used memory is 1110 MB, reserved memory is 1220 MB, peak memory is 1867 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 3 instances.
RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  3.018953s wall, 2.984375s user + 0.078125s system = 3.062500s CPU (101.4%)

RUN-1004 : used memory is 962 MB, reserved memory is 1041 MB, peak memory is 1867 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net Pwm_CLK driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net QN_REF24MHz_pad is clkc1 of pll CLK_gen/pll_inst.
SYN-4027 : Net clk is clkc4 of pll CLK_gen/pll_inst.
SYN-4019 : Net System_clk_pad is refclk of pll CLK_gen/pll_inst.
SYN-4020 : Net System_clk_pad is fbclk of pll CLK_gen/pll_inst.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4024 : Net "keyboard/scan_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net Pwm_CLK as clock net
SYN-4025 : Tag rtl::Net QN_REF24MHz_pad as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net clk as clock net
SYN-4025 : Tag rtl::Net keyboard/scan_clk as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
SYN-4015 : Create BUFG instance for clk Net keyboard/scan_clk to drive 5 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7797 instances
RUN-1001 : 5878 luts, 1640 seqs, 101 mslices, 67 lslices, 63 pads, 37 brams, 3 dsps
RUN-1001 : There are total 8318 nets
RUN-1001 : 4244 nets have 2 pins
RUN-1001 : 2995 nets have [3 - 5] pins
RUN-1001 : 660 nets have [6 - 10] pins
RUN-1001 : 225 nets have [11 - 20] pins
RUN-1001 : 179 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7795 instances, 5878 luts, 1640 seqs, 168 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 33, tpin num: 37665, tnet num: 8272, tinst num: 7795, tnode num: 43008, tedge num: 61136.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8272 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.989896s wall, 1.015625s user + 0.062500s system = 1.078125s CPU (108.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.85346e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7795.
PHY-3001 : End clustering;  0.000066s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(943): len = 1.61572e+06, overlap = 90
PHY-3002 : Step(944): len = 1.42793e+06, overlap = 90.5625
PHY-3002 : Step(945): len = 1.32342e+06, overlap = 93.2188
PHY-3002 : Step(946): len = 1.2165e+06, overlap = 105.125
PHY-3002 : Step(947): len = 1.10534e+06, overlap = 117.938
PHY-3002 : Step(948): len = 1.0895e+06, overlap = 117.25
PHY-3002 : Step(949): len = 1.07976e+06, overlap = 119.188
PHY-3002 : Step(950): len = 1.06675e+06, overlap = 122.656
PHY-3002 : Step(951): len = 1.0546e+06, overlap = 126.594
PHY-3002 : Step(952): len = 931229, overlap = 172.719
PHY-3002 : Step(953): len = 859141, overlap = 187.094
PHY-3002 : Step(954): len = 836991, overlap = 189.969
PHY-3002 : Step(955): len = 822708, overlap = 193.844
PHY-3002 : Step(956): len = 806051, overlap = 200.5
PHY-3002 : Step(957): len = 792836, overlap = 204.344
PHY-3002 : Step(958): len = 784701, overlap = 205.5
PHY-3002 : Step(959): len = 778546, overlap = 208.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.42634e-05
PHY-3002 : Step(960): len = 784376, overlap = 201.25
PHY-3002 : Step(961): len = 785927, overlap = 191.375
PHY-3002 : Step(962): len = 783358, overlap = 186.031
PHY-3002 : Step(963): len = 775730, overlap = 184.844
PHY-3002 : Step(964): len = 768957, overlap = 179.688
PHY-3002 : Step(965): len = 763494, overlap = 165.781
PHY-3002 : Step(966): len = 758775, overlap = 167.313
PHY-3002 : Step(967): len = 754096, overlap = 169.344
PHY-3002 : Step(968): len = 746652, overlap = 166.625
PHY-3002 : Step(969): len = 741394, overlap = 170.188
PHY-3002 : Step(970): len = 737271, overlap = 171.406
PHY-3002 : Step(971): len = 732551, overlap = 169.031
PHY-3002 : Step(972): len = 726785, overlap = 172.906
PHY-3002 : Step(973): len = 722302, overlap = 168.719
PHY-3002 : Step(974): len = 718487, overlap = 162.531
PHY-3002 : Step(975): len = 710028, overlap = 156.875
PHY-3002 : Step(976): len = 703661, overlap = 153.781
PHY-3002 : Step(977): len = 700645, overlap = 152.25
PHY-3002 : Step(978): len = 694846, overlap = 154.25
PHY-3002 : Step(979): len = 675169, overlap = 155.188
PHY-3002 : Step(980): len = 669254, overlap = 155.563
PHY-3002 : Step(981): len = 667059, overlap = 155.656
PHY-3002 : Step(982): len = 652983, overlap = 182.156
PHY-3002 : Step(983): len = 646127, overlap = 170.875
PHY-3002 : Step(984): len = 641152, overlap = 161.094
PHY-3002 : Step(985): len = 638976, overlap = 155.813
PHY-3002 : Step(986): len = 631992, overlap = 152.406
PHY-3002 : Step(987): len = 627571, overlap = 149.344
PHY-3002 : Step(988): len = 623853, overlap = 149.875
PHY-3002 : Step(989): len = 620889, overlap = 152.344
PHY-3002 : Step(990): len = 617554, overlap = 151.781
PHY-3002 : Step(991): len = 602223, overlap = 148.156
PHY-3002 : Step(992): len = 596542, overlap = 149.469
PHY-3002 : Step(993): len = 594379, overlap = 151.906
PHY-3002 : Step(994): len = 591224, overlap = 159.188
PHY-3002 : Step(995): len = 586986, overlap = 162.344
PHY-3002 : Step(996): len = 578079, overlap = 148.594
PHY-3002 : Step(997): len = 573981, overlap = 153.188
PHY-3002 : Step(998): len = 572180, overlap = 153.5
PHY-3002 : Step(999): len = 567547, overlap = 153.406
PHY-3002 : Step(1000): len = 564867, overlap = 155.25
PHY-3002 : Step(1001): len = 559236, overlap = 154.844
PHY-3002 : Step(1002): len = 556937, overlap = 153.781
PHY-3002 : Step(1003): len = 553553, overlap = 153.969
PHY-3002 : Step(1004): len = 550907, overlap = 155.938
PHY-3002 : Step(1005): len = 546774, overlap = 156.469
PHY-3002 : Step(1006): len = 544542, overlap = 151.094
PHY-3002 : Step(1007): len = 540209, overlap = 155.25
PHY-3002 : Step(1008): len = 533377, overlap = 160.344
PHY-3002 : Step(1009): len = 530577, overlap = 160.125
PHY-3002 : Step(1010): len = 529009, overlap = 158.594
PHY-3002 : Step(1011): len = 521438, overlap = 162.5
PHY-3002 : Step(1012): len = 514528, overlap = 161.281
PHY-3002 : Step(1013): len = 510423, overlap = 162.406
PHY-3002 : Step(1014): len = 508538, overlap = 162.5
PHY-3002 : Step(1015): len = 506542, overlap = 163.781
PHY-3002 : Step(1016): len = 504680, overlap = 164.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.85267e-05
PHY-3002 : Step(1017): len = 506086, overlap = 163.063
PHY-3002 : Step(1018): len = 511922, overlap = 154.406
PHY-3002 : Step(1019): len = 521139, overlap = 144.813
PHY-3002 : Step(1020): len = 523353, overlap = 140.438
PHY-3002 : Step(1021): len = 524013, overlap = 139.344
PHY-3002 : Step(1022): len = 525753, overlap = 139.219
PHY-3002 : Step(1023): len = 530449, overlap = 139.75
PHY-3002 : Step(1024): len = 532901, overlap = 141.406
PHY-3002 : Step(1025): len = 533314, overlap = 141.875
PHY-3002 : Step(1026): len = 534915, overlap = 139.656
PHY-3002 : Step(1027): len = 538463, overlap = 133.438
PHY-3002 : Step(1028): len = 539686, overlap = 130.813
PHY-3002 : Step(1029): len = 539395, overlap = 135.625
PHY-3002 : Step(1030): len = 539260, overlap = 136.531
PHY-3002 : Step(1031): len = 539390, overlap = 137.5
PHY-3002 : Step(1032): len = 540564, overlap = 129.406
PHY-3002 : Step(1033): len = 540364, overlap = 125.156
PHY-3002 : Step(1034): len = 540116, overlap = 135.875
PHY-3002 : Step(1035): len = 539762, overlap = 138.063
PHY-3002 : Step(1036): len = 539291, overlap = 134.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000177053
PHY-3002 : Step(1037): len = 540895, overlap = 137.75
PHY-3002 : Step(1038): len = 543806, overlap = 124.688
PHY-3002 : Step(1039): len = 549100, overlap = 112.719
PHY-3002 : Step(1040): len = 551978, overlap = 113.75
PHY-3002 : Step(1041): len = 553530, overlap = 111.906
PHY-3002 : Step(1042): len = 557340, overlap = 117.25
PHY-3002 : Step(1043): len = 564536, overlap = 118.156
PHY-3002 : Step(1044): len = 567019, overlap = 99.9063
PHY-3002 : Step(1045): len = 567928, overlap = 101.031
PHY-3002 : Step(1046): len = 569310, overlap = 97.3125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.037222s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (125.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.25557e+06, over cnt = 1972(5%), over = 3047, worst = 12
PHY-1002 : len = 1.26422e+06, over cnt = 1724(4%), over = 2508, worst = 10
PHY-1002 : len = 1.28186e+06, over cnt = 1273(3%), over = 1790, worst = 10
PHY-1002 : len = 1.31048e+06, over cnt = 816(2%), over = 1181, worst = 10
PHY-1002 : len = 1.34082e+06, over cnt = 428(1%), over = 695, worst = 9
PHY-1001 : End global iterations;  1.488998s wall, 2.468750s user + 0.078125s system = 2.546875s CPU (171.0%)

PHY-1001 : Congestion index: top1 = 90.00, top5 = 81.25, top10 = 75.00, top15 = 67.50.
PHY-3001 : End congestion estimation;  2.097059s wall, 3.296875s user + 0.125000s system = 3.421875s CPU (163.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8272 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.501696s wall, 0.609375s user + 0.046875s system = 0.656250s CPU (130.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.16938e-05
PHY-3002 : Step(1047): len = 556577, overlap = 94.125
PHY-3002 : Step(1048): len = 525192, overlap = 121.031
PHY-3002 : Step(1049): len = 505725, overlap = 139.406
PHY-3002 : Step(1050): len = 489972, overlap = 149.406
PHY-3002 : Step(1051): len = 466985, overlap = 169.875
PHY-3002 : Step(1052): len = 439229, overlap = 198.031
PHY-3002 : Step(1053): len = 421730, overlap = 216.563
PHY-3002 : Step(1054): len = 407726, overlap = 227.125
PHY-3002 : Step(1055): len = 387974, overlap = 247.531
PHY-3002 : Step(1056): len = 379362, overlap = 254
PHY-3002 : Step(1057): len = 368068, overlap = 260.094
PHY-3002 : Step(1058): len = 357265, overlap = 262.063
PHY-3002 : Step(1059): len = 350583, overlap = 259.719
PHY-3002 : Step(1060): len = 345631, overlap = 261.969
PHY-3002 : Step(1061): len = 342102, overlap = 265.625
PHY-3002 : Step(1062): len = 339427, overlap = 268.5
PHY-3002 : Step(1063): len = 336967, overlap = 271.156
PHY-3002 : Step(1064): len = 335316, overlap = 271.438
PHY-3002 : Step(1065): len = 333207, overlap = 274.906
PHY-3002 : Step(1066): len = 331562, overlap = 276.156
PHY-3002 : Step(1067): len = 330536, overlap = 277.969
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.33877e-05
PHY-3002 : Step(1068): len = 337719, overlap = 269.063
PHY-3002 : Step(1069): len = 360600, overlap = 224.938
PHY-3002 : Step(1070): len = 363439, overlap = 212.156
PHY-3002 : Step(1071): len = 366403, overlap = 206.906
PHY-3002 : Step(1072): len = 371625, overlap = 196.688
PHY-3002 : Step(1073): len = 376244, overlap = 181.125
PHY-3002 : Step(1074): len = 376294, overlap = 179.031
PHY-3002 : Step(1075): len = 378566, overlap = 170.094
PHY-3002 : Step(1076): len = 381242, overlap = 164.844
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.67753e-05
PHY-3002 : Step(1077): len = 395768, overlap = 139.563
PHY-3002 : Step(1078): len = 417853, overlap = 100.688
PHY-3002 : Step(1079): len = 423026, overlap = 89.0313
PHY-3002 : Step(1080): len = 427723, overlap = 84.5313
PHY-3002 : Step(1081): len = 435875, overlap = 73.1875
PHY-3002 : Step(1082): len = 436266, overlap = 68.9063
PHY-3002 : Step(1083): len = 436463, overlap = 66.9063
PHY-3002 : Step(1084): len = 436938, overlap = 65.2188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000173551
PHY-3002 : Step(1085): len = 448760, overlap = 47.0938
PHY-3002 : Step(1086): len = 464961, overlap = 40.6563
PHY-3002 : Step(1087): len = 477194, overlap = 34.8438
PHY-3002 : Step(1088): len = 484048, overlap = 32.4688
PHY-3002 : Step(1089): len = 487388, overlap = 26.0625
PHY-3002 : Step(1090): len = 490739, overlap = 21.9063
PHY-3002 : Step(1091): len = 488747, overlap = 22.25
PHY-3002 : Step(1092): len = 487971, overlap = 21.8438
PHY-3002 : Step(1093): len = 486671, overlap = 22.4688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000347101
PHY-3002 : Step(1094): len = 501451, overlap = 19.875
PHY-3002 : Step(1095): len = 513389, overlap = 13.2813
PHY-3002 : Step(1096): len = 523524, overlap = 8.96875
PHY-3002 : Step(1097): len = 529034, overlap = 7.71875
PHY-3002 : Step(1098): len = 534527, overlap = 6.40625
PHY-3002 : Step(1099): len = 537988, overlap = 4.90625
PHY-3002 : Step(1100): len = 539864, overlap = 5.4375
PHY-3002 : Step(1101): len = 539094, overlap = 7.5625
PHY-3002 : Step(1102): len = 538444, overlap = 10.5
PHY-3002 : Step(1103): len = 536599, overlap = 12.375
PHY-3002 : Step(1104): len = 535562, overlap = 12.3125
PHY-3002 : Step(1105): len = 533848, overlap = 14.7813
PHY-3002 : Step(1106): len = 531785, overlap = 16.5313
PHY-3002 : Step(1107): len = 530078, overlap = 18.0625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000694203
PHY-3002 : Step(1108): len = 541529, overlap = 11.8438
PHY-3002 : Step(1109): len = 548681, overlap = 8.46875
PHY-3002 : Step(1110): len = 555969, overlap = 7.21875
PHY-3002 : Step(1111): len = 558159, overlap = 7.5
PHY-3002 : Step(1112): len = 559489, overlap = 7.6875
PHY-3002 : Step(1113): len = 561361, overlap = 6.84375
PHY-3002 : Step(1114): len = 561135, overlap = 6.8125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00138841
PHY-3002 : Step(1115): len = 570987, overlap = 4.125
PHY-3002 : Step(1116): len = 578613, overlap = 3.1875
PHY-3002 : Step(1117): len = 588961, overlap = 1.375
PHY-3002 : Step(1118): len = 595237, overlap = 0.1875
PHY-3002 : Step(1119): len = 594746, overlap = 0.5
PHY-3002 : Step(1120): len = 593312, overlap = 0.6875
PHY-3002 : Step(1121): len = 593567, overlap = 0.8125
PHY-3002 : Step(1122): len = 594923, overlap = 0.625
PHY-3002 : Step(1123): len = 596646, overlap = 0.5625
PHY-3002 : Step(1124): len = 597970, overlap = 0.4375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.38126e+06, over cnt = 666(1%), over = 880, worst = 4
PHY-1002 : len = 1.38646e+06, over cnt = 407(1%), over = 511, worst = 3
PHY-1002 : len = 1.38659e+06, over cnt = 263(0%), over = 325, worst = 3
PHY-1002 : len = 1.38523e+06, over cnt = 168(0%), over = 208, worst = 3
PHY-1002 : len = 1.38538e+06, over cnt = 130(0%), over = 163, worst = 3
PHY-1001 : End global iterations;  0.952729s wall, 1.796875s user + 0.046875s system = 1.843750s CPU (193.5%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 50.00, top10 = 45.00, top15 = 41.25.
PHY-3001 : End congestion estimation;  1.540207s wall, 2.375000s user + 0.046875s system = 2.421875s CPU (157.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8272 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.455896s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (109.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000763946
PHY-3002 : Step(1125): len = 593494, overlap = 12.875
PHY-3002 : Step(1126): len = 583805, overlap = 12.5
PHY-3002 : Step(1127): len = 574879, overlap = 10.3438
PHY-3002 : Step(1128): len = 566198, overlap = 10.9688
PHY-3002 : Step(1129): len = 558562, overlap = 11.1875
PHY-3002 : Step(1130): len = 552321, overlap = 13.2813
PHY-3002 : Step(1131): len = 545197, overlap = 9.6875
PHY-3002 : Step(1132): len = 535873, overlap = 9.6875
PHY-3002 : Step(1133): len = 531166, overlap = 14.1875
PHY-3002 : Step(1134): len = 528342, overlap = 10.3125
PHY-3002 : Step(1135): len = 524894, overlap = 11.0313
PHY-3002 : Step(1136): len = 521733, overlap = 11.4375
PHY-3002 : Step(1137): len = 519314, overlap = 10.625
PHY-3002 : Step(1138): len = 516665, overlap = 12.8125
PHY-3002 : Step(1139): len = 514149, overlap = 10.9063
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00152789
PHY-3002 : Step(1140): len = 521493, overlap = 9.03125
PHY-3002 : Step(1141): len = 527451, overlap = 8.375
PHY-3002 : Step(1142): len = 533347, overlap = 7.78125
PHY-3002 : Step(1143): len = 535154, overlap = 6.625
PHY-3002 : Step(1144): len = 535090, overlap = 5.8125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00302675
PHY-3002 : Step(1145): len = 540168, overlap = 5.5
PHY-3002 : Step(1146): len = 544205, overlap = 5.15625
PHY-3002 : Step(1147): len = 549608, overlap = 4.96875
PHY-3002 : Step(1148): len = 554266, overlap = 3.34375
PHY-3002 : Step(1149): len = 556899, overlap = 2.96875
PHY-3002 : Step(1150): len = 558843, overlap = 2.9375
PHY-3002 : Step(1151): len = 563642, overlap = 2.40625
PHY-3002 : Step(1152): len = 565163, overlap = 3.03125
PHY-3002 : Step(1153): len = 566280, overlap = 2.90625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0060535
PHY-3002 : Step(1154): len = 569354, overlap = 2.15625
PHY-3002 : Step(1155): len = 572187, overlap = 1.40625
PHY-3002 : Step(1156): len = 574608, overlap = 1.9375
PHY-3002 : Step(1157): len = 576388, overlap = 1.34375
PHY-3002 : Step(1158): len = 579087, overlap = 1.375
PHY-3002 : Step(1159): len = 582749, overlap = 1.40625
PHY-3002 : Step(1160): len = 585055, overlap = 1.4375
PHY-3002 : Step(1161): len = 586817, overlap = 2
PHY-3002 : Step(1162): len = 588016, overlap = 1.46875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0116423
PHY-3002 : Step(1163): len = 588852, overlap = 1.5625
PHY-3002 : Step(1164): len = 590700, overlap = 1.84375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 90.56 peak overflow 1.34
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.4029e+06, over cnt = 363(1%), over = 470, worst = 4
PHY-1002 : len = 1.4043e+06, over cnt = 228(0%), over = 292, worst = 4
PHY-1002 : len = 1.4045e+06, over cnt = 151(0%), over = 196, worst = 4
PHY-1002 : len = 1.40318e+06, over cnt = 99(0%), over = 128, worst = 4
PHY-1002 : len = 1.40284e+06, over cnt = 81(0%), over = 106, worst = 3
PHY-1001 : End global iterations;  0.926053s wall, 1.640625s user + 0.031250s system = 1.671875s CPU (180.5%)

PHY-1001 : Congestion index: top1 = 58.13, top5 = 51.88, top10 = 46.25, top15 = 42.50.
PHY-1001 : End incremental global routing;  1.511640s wall, 2.218750s user + 0.031250s system = 2.250000s CPU (148.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8272 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.628454s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (99.5%)

OPT-1001 : 21 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7705 has valid locations, 143 needs to be replaced
PHY-3001 : design contains 7917 instances, 5896 luts, 1744 seqs, 168 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 609328
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.33554e+06, over cnt = 434(1%), over = 538, worst = 3
PHY-1002 : len = 1.33712e+06, over cnt = 275(0%), over = 335, worst = 3
PHY-1002 : len = 1.33721e+06, over cnt = 155(0%), over = 191, worst = 3
PHY-1002 : len = 1.33543e+06, over cnt = 88(0%), over = 110, worst = 3
PHY-1002 : len = 1.3344e+06, over cnt = 74(0%), over = 92, worst = 3
PHY-1001 : End global iterations;  0.934220s wall, 1.640625s user + 0.015625s system = 1.656250s CPU (177.3%)

PHY-1001 : Congestion index: top1 = 58.13, top5 = 50.63, top10 = 45.63, top15 = 42.50.
PHY-3001 : End congestion estimation;  2.225198s wall, 2.953125s user + 0.015625s system = 2.968750s CPU (133.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8394 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.482942s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1165): len = 608041, overlap = 0
PHY-3002 : Step(1166): len = 608032, overlap = 0
PHY-3002 : Step(1167): len = 607732, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.33438e+06, over cnt = 128(0%), over = 149, worst = 3
PHY-1002 : len = 1.3345e+06, over cnt = 98(0%), over = 111, worst = 3
PHY-1002 : len = 1.33442e+06, over cnt = 81(0%), over = 94, worst = 3
PHY-1002 : len = 1.33426e+06, over cnt = 72(0%), over = 85, worst = 3
PHY-1002 : len = 1.33399e+06, over cnt = 67(0%), over = 80, worst = 3
PHY-1001 : End global iterations;  0.593932s wall, 0.609375s user + 0.015625s system = 0.625000s CPU (105.2%)

PHY-1001 : Congestion index: top1 = 58.75, top5 = 51.88, top10 = 45.00, top15 = 42.50.
PHY-3001 : End congestion estimation;  1.099815s wall, 1.125000s user + 0.015625s system = 1.140625s CPU (103.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8394 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.540632s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (98.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.01141
PHY-3002 : Step(1168): len = 607466, overlap = 1.96875
PHY-3002 : Step(1169): len = 607466, overlap = 1.96875
PHY-3002 : Step(1170): len = 607257, overlap = 1.96875
PHY-3001 : Final: Len = 607257, Over = 1.96875
PHY-3001 : End incremental placement;  4.809259s wall, 5.578125s user + 0.218750s system = 5.796875s CPU (120.5%)

OPT-1001 : End high-fanout net optimization;  7.598208s wall, 9.140625s user + 0.250000s system = 9.390625s CPU (123.6%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.33432e+06, over cnt = 432(1%), over = 547, worst = 3
PHY-1002 : len = 1.33597e+06, over cnt = 261(0%), over = 324, worst = 3
PHY-1002 : len = 1.33599e+06, over cnt = 150(0%), over = 190, worst = 3
PHY-1002 : len = 1.33189e+06, over cnt = 87(0%), over = 111, worst = 3
PHY-1002 : len = 1.33099e+06, over cnt = 73(0%), over = 93, worst = 3
PHY-1001 : End global iterations;  0.942802s wall, 1.625000s user + 0.062500s system = 1.687500s CPU (179.0%)

PHY-1001 : Congestion index: top1 = 58.75, top5 = 50.63, top10 = 46.25, top15 = 42.50.
OPT-1001 : End congestion update;  1.504429s wall, 2.187500s user + 0.062500s system = 2.250000s CPU (149.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8394 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.389182s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (104.4%)

OPT-1001 : Start: WNS 2056 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 2641 TNS 0 NUM_FEPS 0 with 8 cells processed and 3687 slack improved
OPT-1001 : Iter 2: improved WNS 2841 TNS 0 NUM_FEPS 0 with 14 cells processed and 3132 slack improved
OPT-1001 : Iter 3: improved WNS 2841 TNS 0 NUM_FEPS 0 with 12 cells processed and 4166 slack improved
OPT-1001 : Iter 4: improved WNS 2841 TNS 0 NUM_FEPS 0 with 7 cells processed and 900 slack improved
OPT-1001 : End global optimization;  2.737294s wall, 3.453125s user + 0.062500s system = 3.515625s CPU (128.4%)

OPT-1001 : End physical optimization;  10.345063s wall, 12.593750s user + 0.312500s system = 12.906250s CPU (124.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5896 LUT to BLE ...
SYN-4008 : Packed 5896 LUT and 714 SEQ to BLE.
SYN-4003 : Packing 1030 remaining SEQ's ...
SYN-4005 : Packed 996 SEQ with LUT/SLICE
SYN-4006 : 4194 single LUT's are left
SYN-4006 : 34 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5930/6210 primitive instances ...
PHY-3001 : End packing;  1.160914s wall, 1.140625s user + 0.031250s system = 1.171875s CPU (100.9%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3729 instances
RUN-1001 : 1809 mslices, 1809 lslices, 63 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7910 nets
RUN-1001 : 3171 nets have 2 pins
RUN-1001 : 3370 nets have [3 - 5] pins
RUN-1001 : 800 nets have [6 - 10] pins
RUN-1001 : 296 nets have [11 - 20] pins
RUN-1001 : 270 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 3727 instances, 3618 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : After packing: Len = 628935, Over = 42.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.3912e+06, over cnt = 389(1%), over = 484, worst = 3
PHY-1002 : len = 1.39246e+06, over cnt = 242(0%), over = 287, worst = 3
PHY-1002 : len = 1.39213e+06, over cnt = 170(0%), over = 200, worst = 3
PHY-1002 : len = 1.39102e+06, over cnt = 124(0%), over = 148, worst = 3
PHY-1002 : len = 1.38742e+06, over cnt = 84(0%), over = 100, worst = 3
PHY-1001 : End global iterations;  0.955709s wall, 1.515625s user + 0.031250s system = 1.546875s CPU (161.9%)

PHY-1001 : Congestion index: top1 = 60.63, top5 = 52.50, top10 = 47.50, top15 = 43.75.
PHY-3001 : End congestion estimation;  2.741234s wall, 3.328125s user + 0.046875s system = 3.375000s CPU (123.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.479360s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (104.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000190952
PHY-3002 : Step(1171): len = 610957, overlap = 39.25
PHY-3002 : Step(1172): len = 599091, overlap = 45.75
PHY-3002 : Step(1173): len = 590686, overlap = 50
PHY-3002 : Step(1174): len = 582495, overlap = 49
PHY-3002 : Step(1175): len = 576362, overlap = 51
PHY-3002 : Step(1176): len = 571004, overlap = 52.75
PHY-3002 : Step(1177): len = 565711, overlap = 60.75
PHY-3002 : Step(1178): len = 559338, overlap = 70.5
PHY-3002 : Step(1179): len = 555490, overlap = 69.5
PHY-3002 : Step(1180): len = 550444, overlap = 78.5
PHY-3002 : Step(1181): len = 545441, overlap = 78
PHY-3002 : Step(1182): len = 543378, overlap = 80.5
PHY-3002 : Step(1183): len = 541660, overlap = 79.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000381904
PHY-3002 : Step(1184): len = 554982, overlap = 68.5
PHY-3002 : Step(1185): len = 559429, overlap = 57.75
PHY-3002 : Step(1186): len = 564031, overlap = 58
PHY-3002 : Step(1187): len = 570371, overlap = 50
PHY-3002 : Step(1188): len = 575173, overlap = 47.75
PHY-3002 : Step(1189): len = 578923, overlap = 42.5
PHY-3002 : Step(1190): len = 581135, overlap = 40
PHY-3002 : Step(1191): len = 584665, overlap = 40.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000755304
PHY-3002 : Step(1192): len = 596942, overlap = 29
PHY-3002 : Step(1193): len = 599985, overlap = 29.5
PHY-3002 : Step(1194): len = 604383, overlap = 23.5
PHY-3002 : Step(1195): len = 610746, overlap = 23.75
PHY-3002 : Step(1196): len = 614985, overlap = 20.75
PHY-3002 : Step(1197): len = 617331, overlap = 22
PHY-3002 : Step(1198): len = 620683, overlap = 22.25
PHY-3002 : Step(1199): len = 624570, overlap = 23.25
PHY-3002 : Step(1200): len = 625826, overlap = 22.5
PHY-3002 : Step(1201): len = 627657, overlap = 20.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00149798
PHY-3002 : Step(1202): len = 635740, overlap = 19.5
PHY-3002 : Step(1203): len = 638085, overlap = 17
PHY-3002 : Step(1204): len = 640879, overlap = 15.75
PHY-3002 : Step(1205): len = 644490, overlap = 15.5
PHY-3002 : Step(1206): len = 646723, overlap = 14
PHY-3002 : Step(1207): len = 648183, overlap = 14.25
PHY-3002 : Step(1208): len = 652069, overlap = 13.25
PHY-3002 : Step(1209): len = 653320, overlap = 15.5
PHY-3002 : Step(1210): len = 653776, overlap = 13.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00288751
PHY-3002 : Step(1211): len = 658363, overlap = 15.25
PHY-3002 : Step(1212): len = 660972, overlap = 14
PHY-3002 : Step(1213): len = 663084, overlap = 13.25
PHY-3002 : Step(1214): len = 665040, overlap = 13
PHY-3002 : Step(1215): len = 666748, overlap = 12.75
PHY-3002 : Step(1216): len = 668321, overlap = 13.25
PHY-3002 : Step(1217): len = 670074, overlap = 12.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00499253
PHY-3002 : Step(1218): len = 672273, overlap = 13
PHY-3002 : Step(1219): len = 674440, overlap = 12.5
PHY-3002 : Step(1220): len = 676531, overlap = 11
PHY-3002 : Step(1221): len = 677794, overlap = 11.25
PHY-3002 : Step(1222): len = 679158, overlap = 11
PHY-3002 : Step(1223): len = 680749, overlap = 10.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  3.086453s wall, 3.062500s user + 2.093750s system = 5.156250s CPU (167.1%)

PHY-3001 : Trial Legalized: Len = 693418
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.5177e+06, over cnt = 357(1%), over = 410, worst = 3
PHY-1002 : len = 1.51889e+06, over cnt = 238(0%), over = 266, worst = 3
PHY-1002 : len = 1.51753e+06, over cnt = 168(0%), over = 189, worst = 3
PHY-1002 : len = 1.5135e+06, over cnt = 113(0%), over = 127, worst = 2
PHY-1002 : len = 1.5095e+06, over cnt = 69(0%), over = 79, worst = 2
PHY-1001 : End global iterations;  1.018541s wall, 1.671875s user + 0.046875s system = 1.718750s CPU (168.7%)

PHY-1001 : Congestion index: top1 = 68.75, top5 = 56.88, top10 = 49.38, top15 = 45.00.
PHY-3001 : End congestion estimation;  1.676565s wall, 2.343750s user + 0.062500s system = 2.406250s CPU (143.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.525725s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (104.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000538093
PHY-3002 : Step(1224): len = 667236, overlap = 10.25
PHY-3002 : Step(1225): len = 656823, overlap = 13.75
PHY-3002 : Step(1226): len = 647622, overlap = 15.75
PHY-3002 : Step(1227): len = 641642, overlap = 16.25
PHY-3002 : Step(1228): len = 635205, overlap = 18.75
PHY-3002 : Step(1229): len = 631117, overlap = 21.75
PHY-3002 : Step(1230): len = 627678, overlap = 24
PHY-3002 : Step(1231): len = 624747, overlap = 18.5
PHY-3002 : Step(1232): len = 621746, overlap = 21.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.027697s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (112.8%)

PHY-3001 : Legalized: Len = 631058, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.021632s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (144.5%)

PHY-3001 : 8 instances has been re-located, deltaX = 0, deltaY = 5, maxDist = 1.
PHY-3001 : Final: Len = 631154, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.38747e+06, over cnt = 434(1%), over = 501, worst = 3
PHY-1002 : len = 1.38893e+06, over cnt = 280(0%), over = 321, worst = 3
PHY-1002 : len = 1.38796e+06, over cnt = 204(0%), over = 234, worst = 3
PHY-1002 : len = 1.38057e+06, over cnt = 110(0%), over = 126, worst = 3
PHY-1002 : len = 1.37896e+06, over cnt = 71(0%), over = 81, worst = 2
PHY-1001 : End global iterations;  0.954577s wall, 1.546875s user + 0.062500s system = 1.609375s CPU (168.6%)

PHY-1001 : Congestion index: top1 = 66.25, top5 = 56.25, top10 = 50.63, top15 = 45.63.
PHY-1001 : End incremental global routing;  1.584002s wall, 2.218750s user + 0.093750s system = 2.312500s CPU (146.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.489015s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (102.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.161826s wall, 4.187500s user + 0.156250s system = 4.343750s CPU (137.4%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.38747e+06, over cnt = 434(1%), over = 501, worst = 3
PHY-1002 : len = 1.38893e+06, over cnt = 280(0%), over = 321, worst = 3
PHY-1002 : len = 1.38796e+06, over cnt = 204(0%), over = 234, worst = 3
PHY-1002 : len = 1.38057e+06, over cnt = 110(0%), over = 126, worst = 3
PHY-1002 : len = 1.37896e+06, over cnt = 71(0%), over = 81, worst = 2
PHY-1001 : End global iterations;  1.020948s wall, 1.687500s user + 0.000000s system = 1.687500s CPU (165.3%)

PHY-1001 : Congestion index: top1 = 66.25, top5 = 56.25, top10 = 50.63, top15 = 45.63.
OPT-1001 : End congestion update;  1.643065s wall, 2.500000s user + 0.000000s system = 2.500000s CPU (152.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.415815s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (105.2%)

OPT-1001 : Start: WNS 2051 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3658 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3727 instances, 3618 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 634416, Over = 0
PHY-3001 : End spreading;  0.018350s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 634416, Over = 0
PHY-3001 : End incremental legalization;  0.187474s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (133.4%)

OPT-1001 : Iter 1: improved WNS 2522 TNS 0 NUM_FEPS 0 with 17 cells processed and 1364 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3658 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3727 instances, 3618 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 638198, Over = 0
PHY-3001 : End spreading;  0.018562s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (168.4%)

PHY-3001 : Final: Len = 638198, Over = 0
PHY-3001 : End incremental legalization;  0.181904s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (120.3%)

OPT-1001 : Iter 2: improved WNS 2782 TNS 0 NUM_FEPS 0 with 12 cells processed and 2334 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3658 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3727 instances, 3618 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 641084, Over = 0
PHY-3001 : End spreading;  0.020873s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (149.7%)

PHY-3001 : Final: Len = 641084, Over = 0
PHY-3001 : End incremental legalization;  0.207597s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (165.6%)

OPT-1001 : Iter 3: improved WNS 2977 TNS 0 NUM_FEPS 0 with 10 cells processed and 4348 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3658 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3727 instances, 3618 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 645600, Over = 0
PHY-3001 : End spreading;  0.018709s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (167.0%)

PHY-3001 : Final: Len = 645600, Over = 0
PHY-3001 : End incremental legalization;  0.185905s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (100.9%)

OPT-1001 : Iter 4: improved WNS 3140 TNS 0 NUM_FEPS 0 with 13 cells processed and 7594 slack improved
OPT-1001 : End path based optimization;  7.084302s wall, 8.406250s user + 0.109375s system = 8.515625s CPU (120.2%)

OPT-1001 : End physical optimization;  10.252260s wall, 12.625000s user + 0.265625s system = 12.890625s CPU (125.7%)

RUN-1003 : finish command "place" in  51.797880s wall, 88.656250s user + 10.796875s system = 99.453125s CPU (192.0%)

RUN-1004 : used memory is 1076 MB, reserved memory is 1177 MB, peak memory is 1867 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        75
  #input                   21
  #output                  43
  #inout                   11

Utilization Statistics
#lut                     6876   out of  19600   35.08%
#reg                     1761   out of  19600    8.98%
#le                      6910
  #lut only              5149   out of   6910   74.52%
  #reg only                34   out of   6910    0.49%
  #lut&reg               1727   out of   6910   24.99%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       63   out of    188   33.51%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO        INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
      en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR      OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS        OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]     OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]     OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]     OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]     OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]     OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]     OUTPUT        K11        LVCMOS33           8            NONE       NONE    
  LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD        OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS        OUTPUT        H13        LVCMOS33           8            NONE       NONE    
    LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR        OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]        OUTPUT        F16        LVCMOS33           8            NONE       NONE    
     LED[6]        OUTPUT        E16        LVCMOS33           8            NONE       NONE    
     LED[5]        OUTPUT        E13        LVCMOS33           8            NONE       NONE    
     LED[4]        OUTPUT        C16        LVCMOS33           8            NONE       NONE    
     LED[3]        OUTPUT        C15        LVCMOS33           8            NONE       NONE    
     LED[2]        OUTPUT        B16        LVCMOS33           8            NONE       NONE    
     LED[1]        OUTPUT        B15        LVCMOS33           8            NONE       NONE    
     LED[0]        OUTPUT        H16        LVCMOS33           8            N/A        NONE    
  PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz      OUTPUT         E4        LVCMOS33           8            N/A        NONE    
     Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       NONE    
    SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS        OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI       OUTPUT        F14        LVCMOS33           8            NONE       OREG    
     TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep         OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
     IO[7]          INOUT         J6        LVCMOS33           8            N/A        NONE    
     IO[6]          INOUT        J13        LVCMOS33           8            N/A        NONE    
     IO[5]          INOUT        R14        LVCMOS33           8            N/A        NONE    
     IO[4]          INOUT        H14        LVCMOS33           8            N/A        NONE    
     IO[3]          INOUT         M2        LVCMOS33           8            N/A        NONE    
     IO[2]          INOUT         D1        LVCMOS33           8            N/A        NONE    
     IO[1]          INOUT        F15        LVCMOS33           8           PULLUP      NONE    
     IO[0]          INOUT        D16        LVCMOS33           8           PULLUP      NONE    
  PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6910  |6720   |156    |1768   |37     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3729 instances
RUN-1001 : 1809 mslices, 1809 lslices, 63 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7910 nets
RUN-1001 : 3171 nets have 2 pins
RUN-1001 : 3370 nets have [3 - 5] pins
RUN-1001 : 800 nets have [6 - 10] pins
RUN-1001 : 296 nets have [11 - 20] pins
RUN-1001 : 270 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.41131e+06, over cnt = 432(1%), over = 502, worst = 3
PHY-1002 : len = 1.41286e+06, over cnt = 290(0%), over = 323, worst = 3
PHY-1002 : len = 1.40834e+06, over cnt = 158(0%), over = 174, worst = 3
PHY-1002 : len = 1.39305e+06, over cnt = 76(0%), over = 84, worst = 2
PHY-1002 : len = 1.37284e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.003519s wall, 1.484375s user + 0.000000s system = 1.484375s CPU (147.9%)

PHY-1001 : Congestion index: top1 = 66.25, top5 = 55.63, top10 = 50.00, top15 = 45.63.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 31 out of 7910 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 711 to 17
PHY-1001 : End pin swap;  0.378590s wall, 0.375000s user + 0.031250s system = 0.406250s CPU (107.3%)

PHY-1001 : End global routing;  4.563819s wall, 5.171875s user + 0.031250s system = 5.203125s CPU (114.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 99344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.171815s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (109.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 108816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.220183s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (120.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 96% nets.
PHY-1002 : len = 1.16859e+06, over cnt = 845(0%), over = 848, worst = 2
PHY-1001 : End Routed; 29.558459s wall, 52.343750s user + 1.359375s system = 53.703125s CPU (181.7%)

PHY-1001 : Update timing.....
PHY-1001 : 2516/7665(32%) critical/total net(s), WNS -3.137ns, TNS -397.949ns, False end point 419.
PHY-1001 : End update timing;  1.971536s wall, 2.250000s user + 0.093750s system = 2.343750s CPU (118.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.17536e+06, over cnt = 372(0%), over = 373, worst = 2
PHY-1001 : End DR Iter 1; 2.105737s wall, 2.828125s user + 0.000000s system = 2.828125s CPU (134.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.17894e+06, over cnt = 65(0%), over = 65, worst = 1
PHY-1001 : End DR Iter 2; 1.037404s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (122.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.17982e+06, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 3; 0.196137s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (119.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.18003e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.18003e+06
PHY-1001 : End DR Iter 4; 0.088929s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (105.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  39.939618s wall, 64.234375s user + 1.578125s system = 65.812500s CPU (164.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  44.944217s wall, 69.890625s user + 1.625000s system = 71.515625s CPU (159.1%)

RUN-1004 : used memory is 1205 MB, reserved memory is 1313 MB, peak memory is 1867 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        75
  #input                   21
  #output                  43
  #inout                   11

Utilization Statistics
#lut                     6876   out of  19600   35.08%
#reg                     1761   out of  19600    8.98%
#le                      6910
  #lut only              5149   out of   6910   74.52%
  #reg only                34   out of   6910    0.49%
  #lut&reg               1727   out of   6910   24.99%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       63   out of    188   33.51%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       7   out of     16   43.75%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO        INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
      en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR      OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS        OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]     OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]     OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]     OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]     OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]     OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]     OUTPUT        K11        LVCMOS33           8            NONE       NONE    
  LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD        OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS        OUTPUT        H13        LVCMOS33           8            NONE       NONE    
    LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR        OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]        OUTPUT        F16        LVCMOS33           8            NONE       NONE    
     LED[6]        OUTPUT        E16        LVCMOS33           8            NONE       NONE    
     LED[5]        OUTPUT        E13        LVCMOS33           8            NONE       NONE    
     LED[4]        OUTPUT        C16        LVCMOS33           8            NONE       NONE    
     LED[3]        OUTPUT        C15        LVCMOS33           8            NONE       NONE    
     LED[2]        OUTPUT        B16        LVCMOS33           8            NONE       NONE    
     LED[1]        OUTPUT        B15        LVCMOS33           8            NONE       NONE    
     LED[0]        OUTPUT        H16        LVCMOS33           8            N/A        NONE    
  PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz      OUTPUT         E4        LVCMOS33           8            N/A        NONE    
     Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       NONE    
    SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS        OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI       OUTPUT        F14        LVCMOS33           8            NONE       OREG    
     TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep         OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
     IO[7]          INOUT         J6        LVCMOS33           8            N/A        NONE    
     IO[6]          INOUT        J13        LVCMOS33           8            N/A        NONE    
     IO[5]          INOUT        R14        LVCMOS33           8            N/A        NONE    
     IO[4]          INOUT        H14        LVCMOS33           8            N/A        NONE    
     IO[3]          INOUT         M2        LVCMOS33           8            N/A        NONE    
     IO[2]          INOUT         D1        LVCMOS33           8            N/A        NONE    
     IO[1]          INOUT        F15        LVCMOS33           8           PULLUP      NONE    
     IO[0]          INOUT        D16        LVCMOS33           8           PULLUP      NONE    
  PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6910  |6720   |156    |1768   |37     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       3106  
    #2         2       2147  
    #3         3       752   
    #4         4       470   
    #5        5-10     840   
    #6       11-50     505   
    #7       51-100     17   
  Average     3.75           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  3.182124s wall, 3.109375s user + 0.078125s system = 3.187500s CPU (100.2%)

RUN-1004 : used memory is 1206 MB, reserved memory is 1313 MB, peak memory is 1867 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 33, tpin num: 38831, tnet num: 7864, tinst num: 3727, tnode num: 43802, tedge num: 65660.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.189311s wall, 1.187500s user + 0.000000s system = 1.187500s CPU (99.8%)

RUN-1004 : used memory is 1206 MB, reserved memory is 1314 MB, peak memory is 1867 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 7864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 7 (5 unconstrainted).
TMR-5009 WARNING: No clock constraint on 5 clock net(s): 
	LED_Interface/light_clk
	Pwm_CLK
	QN_REF24MHz_pad
	keyboard/scan_clk
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  2.309810s wall, 2.343750s user + 0.031250s system = 2.375000s CPU (102.8%)

RUN-1004 : used memory is 1556 MB, reserved memory is 1662 MB, peak memory is 1867 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3729
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7910, pip num: 94204
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 3021 valid insts, and 250920 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000" in  12.969823s wall, 91.203125s user + 0.125000s system = 91.328125s CPU (704.2%)

RUN-1004 : used memory is 1654 MB, reserved memory is 1760 MB, peak memory is 1867 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.428375s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (100.6%)

RUN-1004 : used memory is 1763 MB, reserved memory is 1873 MB, peak memory is 1867 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.181835s wall, 0.203125s user + 0.078125s system = 0.281250s CPU (3.9%)

RUN-1004 : used memory is 1793 MB, reserved memory is 1904 MB, peak memory is 1867 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.101912s wall, 1.796875s user + 0.125000s system = 1.921875s CPU (21.1%)

RUN-1004 : used memory is 1742 MB, reserved memory is 1852 MB, peak memory is 1867 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.397068s wall, 1.406250s user + 0.000000s system = 1.406250s CPU (100.7%)

RUN-1004 : used memory is 1775 MB, reserved memory is 1886 MB, peak memory is 1867 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.197430s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (1.3%)

RUN-1004 : used memory is 1793 MB, reserved memory is 1904 MB, peak memory is 1867 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.085210s wall, 1.578125s user + 0.046875s system = 1.625000s CPU (17.9%)

RUN-1004 : used memory is 1741 MB, reserved memory is 1851 MB, peak memory is 1867 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 92 in ../rtl/CortexM0_SoC.v(132)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 66 in ../rtl/CortexM0_SoC.v(212)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(272)
HDL-5007 WARNING: port 'HRDATA' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(941)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module key_16 in key_16.v(23)
HDL-1007 : elaborate module bzmusic_ctrl in ../rtl/out/bzmusic_ctrl.v(1)
HDL-1007 : elaborate module addr_cnt in ../rtl/out/addr_cnt.v(2)
HDL-1007 : elaborate module BlockROM1(ADDR_WIDTH=8) in ../rtl/out/BlockROM1.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM1.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(105)
HDL-1007 : elaborate module BlockROM2(ADDR_WIDTH=8) in ../rtl/out/BlockROM2.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM2.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(116)
HDL-1007 : elaborate module BlockROM3(ADDR_WIDTH=8) in ../rtl/out/BlockROM3.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM3.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(127)
HDL-1007 : elaborate module AND in ../rtl/out/AND.v(23)
HDL-1007 : elaborate module tune_decoder in ../rtl/out/tune_decoder.v(1)
HDL-1007 : elaborate module tune_pwm in ../rtl/out/tune_pwm.v(1)
HDL-1007 : elaborate module beat_decoder in ../rtl/out/beat_decoder.v(1)
HDL-1007 : elaborate module beat_cnt in ../rtl/out/beat_cnt.v(1)
HDL-1007 : elaborate module Keyboard in ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v(1)
HDL-1007 : elaborate module PLL in ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in E:/TD/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=4,CLKC0_DIV=6,CLKC1_DIV=50,CLKC2_DIV=75,CLKC3_DIV=50,CLKC4_DIV=48,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=5,CLKC1_CPHASE=49,CLKC2_CPHASE=74,CLKC3_CPHASE=49,CLKC4_CPHASE=47,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/TD/arch/eagle_macro.v(930)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(670)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(727)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_PAJ_IIC in AHBlite_PAJ_IIC.v(1)
HDL-1007 : elaborate module AHBlite_SPI in ../rtl/AHBlite_SPI.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-1007 : elaborate module AHBlite_LCD in ../lcd/AHBlite_LCD.v(1)
HDL-1007 : elaborate module LCD_INI in ../lcd/LCD_INI.v(1)
HDL-1007 : elaborate module WriteCtrl in ../lcd/WriteCtrl.v(1)
HDL-1007 : elaborate module AddrIni in ../lcd/AddrIni.v(1)
HDL-1007 : elaborate module BlockROM16 in ../lcd/BlockROM16.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM16.v(10)
HDL-1007 : elaborate module BlockROM9 in ../lcd/BlockROM9.v(1)
HDL-5007 WARNING: entry size 4 at F:/jichuangsai/week_yizhi/lcd/sign.txt:1 does not match memory width 1 in ../lcd/BlockROM9.v(13)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM9.v(10)
HDL-5007 WARNING: net 'HREADYOUT_P4' does not have a driver in ../rtl/CortexM0_SoC.v(405)
HDL-5007 WARNING: net 'HRDATA_P4[31]' does not have a driver in ../rtl/CortexM0_SoC.v(406)
HDL-5007 WARNING: net 'HRESP_P4' does not have a driver in ../rtl/CortexM0_SoC.v(407)
HDL-5007 WARNING: net 'HRDATA_P9[31]' does not have a driver in ../rtl/CortexM0_SoC.v(476)
HDL-5007 WARNING: net 'HRESP_P9' does not have a driver in ../rtl/CortexM0_SoC.v(477)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 7 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  3.088949s wall, 3.062500s user + 0.062500s system = 3.125000s CPU (101.2%)

RUN-1004 : used memory is 859 MB, reserved memory is 950 MB, peak memory is 1867 MB
GUI-5004 WARNING: IO[7] has not been assigned location ...
GUI-5004 WARNING: IO[6] has not been assigned location ...
GUI-5004 WARNING: IO[5] has not been assigned location ...
GUI-5004 WARNING: IO[4] has not been assigned location ...
GUI-5004 WARNING: IO[3] has not been assigned location ...
GUI-5004 WARNING: IO[2] has not been assigned location ...
GUI-5004 WARNING: LED[0] has not been assigned location ...
GUI-5004 WARNING: QN_REF24MHz has not been assigned location ...
GUI-5004 WARNING: key[3] has not been assigned location ...
GUI-5004 WARNING: key[2] has not been assigned location ...
GUI-5004 WARNING: key[1] has not been assigned location ...
GUI-5004 WARNING: key[0] has not been assigned location ...
RUN-1002 : start command "read_adc ../M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[0]   LOCATION = D16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[1]   LOCATION = F15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_BL_CTR   LOCATION = M11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_CS   LOCATION = K12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[0]   LOCATION = J11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[10]   LOCATION = K11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[11]   LOCATION = P16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[12]   LOCATION = M13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[13]   LOCATION = P15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[14]   LOCATION = M15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[15]   LOCATION = L12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[1]   LOCATION = P14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[2]   LOCATION = K15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[3]   LOCATION = L16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[4]   LOCATION = J14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[5]   LOCATION = M16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[6]   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[7]   LOCATION = N16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[8]   LOCATION = L14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[9]   LOCATION = N14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RD   LOCATION = H15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RS   LOCATION = H13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RST   LOCATION = M14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_WR   LOCATION = L13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[1]   LOCATION = B15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SCL   LOCATION = D8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SDA   LOCATION = C7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CLK   LOCATION = D14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CS   LOCATION = E15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_IRQ   LOCATION = H14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MISO   LOCATION = G14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MOSI   LOCATION = F14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = H11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en2   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en3   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[4]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[5]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[6]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[7]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test   LOCATION = B14; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin IO[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
USR-6010 WARNING: ADC constraints: pin key[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AND"
SYN-1012 : SanityCheck: Model "BlockROM1(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM2(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM3(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "LCD_INI"
SYN-1012 : SanityCheck: Model "AddrIni"
SYN-1012 : SanityCheck: Model "BlockROM16"
SYN-1012 : SanityCheck: Model "BlockROM9"
SYN-1012 : SanityCheck: Model "WriteCtrl"
SYN-1012 : SanityCheck: Model "AHBlite_LCD"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_PAJ_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "AHBlite_SPI"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "addr_cnt"
SYN-1012 : SanityCheck: Model "beat_cnt"
SYN-1012 : SanityCheck: Model "beat_decoder"
SYN-1012 : SanityCheck: Model "bzmusic_ctrl"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "Keyboard"
SYN-1012 : SanityCheck: Model "key_16"
SYN-1012 : SanityCheck: Model "tune_decoder"
SYN-1012 : SanityCheck: Model "tune_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1043 : Mark AHBlite_PAJ_IIC as IO macro for instance u36
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 15 instances.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 5 instances.
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AND
SYN-1011 : Flatten model BlockROM1(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM2(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM3(ADDR_WIDTH=8)
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model LCD_INI
SYN-1011 : Flatten model AddrIni
SYN-1011 : Flatten model BlockROM16
SYN-1011 : Flatten model BlockROM9
SYN-1011 : Flatten model WriteCtrl
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model AHBlite_LCD
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_PAJ_IIC
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model AHBlite_SPI
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model addr_cnt
SYN-1011 : Flatten model beat_cnt
SYN-1011 : Flatten model beat_decoder
SYN-1011 : Flatten model bzmusic_ctrl
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model Keyboard
SYN-1011 : Flatten model key_16
SYN-1011 : Flatten model tune_decoder
SYN-1011 : Flatten model tune_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 97 instances.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[0]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[10]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[11]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[12]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[13]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[14]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[15]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[16]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[17]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[18]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[19]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[1]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[20]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[21]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[22]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[23]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[24]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[25]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[26]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[27]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[28]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[29]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[2]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[30]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[31]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[3]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[4]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[5]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[6]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[7]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[8]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[9]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[0]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[10]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[11]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[12]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[13]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[14]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[15]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[16]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[17]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[18]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[19]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[1]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[20]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[21]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[22]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[23]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[24]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[25]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[26]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[27]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[28]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[29]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[2]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[30]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[31]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[3]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[4]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[5]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[6]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[7]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[8]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[9]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(126)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P4" in ../rtl/CortexM0_SoC.v(405)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(84)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P4" in ../rtl/CortexM0_SoC.v(407)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(105)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P9" in ../rtl/CortexM0_SoC.v(477)
SYN-5014 WARNING: the net's pin: pin "i10" in ../rtl/AHBlite_SlaveMUX.v(105)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 23894/1293 useful/useless nets, 23114/980 useful/useless insts
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 93 onehot mux instances.
SYN-1020 : Optimized 102 distributor mux.
SYN-5043 WARNING: Register "bzmusic_ctrl/state[0]" in ../rtl/out/bzmusic_ctrl.v(11) is described with both an asynchronous reset/set and an initialization value of the opposite polarity.
SYN-1016 : Merged 519 instances.
SYN-1015 : Optimize round 1, 3439 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 23702/98 useful/useless nets, 22971/206 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     bzmusic_ctrl/reg0_b2
SYN-1015 : Optimize round 2, 383 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1032 : 23697/2 useful/useless nets, 22966/0 useful/useless insts
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 130 inv instances.
SYN-1032 : 21033/365 useful/useless nets, 20797/311 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 3883 better
SYN-1014 : Optimize round 2
SYN-1032 : 20051/1 useful/useless nets, 19815/6 useful/useless insts
SYN-1015 : Optimize round 2, 7 better
SYN-1014 : Optimize round 3
SYN-1032 : 20046/0 useful/useless nets, 19810/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  5.268452s wall, 5.156250s user + 0.359375s system = 5.515625s CPU (104.7%)

RUN-1004 : used memory is 869 MB, reserved memory is 963 MB, peak memory is 1867 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        75
  #input                   21
  #output                  43
  #inout                   11

Gate Statistics
#Basic gates            20692
  #and                   9752
  #nand                     0
  #or                    2105
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6504
  #bufif1                   3
  #MX21                   590
  #FADD                     0
  #DFF                   1665
  #LATCH                    0
#MACRO_ADD                 26
#MACRO_EQ                 134
#MACRO_MULT                 1
#MACRO_MUX                290

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |19027  |1665   |176    |
|  u_logic |cortexm0ds_logic |18465  |1300   |14     |
+----------------------------------------------------+

RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  2.155599s wall, 2.078125s user + 0.093750s system = 2.171875s CPU (100.8%)

RUN-1004 : used memory is 883 MB, reserved memory is 977 MB, peak memory is 1867 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 63 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "BlockROM1/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM2/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM3/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Data/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Flag/ram_mem0"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 21872/3 useful/useless nets, 21259/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 548 instances.
SYN-2501 : Optimize round 1, 1513 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 19 macro adder
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 1 ROM instances
SYN-1019 : Optimized 27 mux instances.
SYN-1016 : Merged 29 instances.
SYN-1032 : 22888/39 useful/useless nets, 22292/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20139/68 useful/useless nets, 19815/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20573/2 useful/useless nets, 20317/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21210/4 useful/useless nets, 20954/4 useful/useless insts
SYN-1032 : 23295/115 useful/useless nets, 22685/109 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 33, tpin num: 72549, tnet num: 23325, tinst num: 22693, tnode num: 100935, tedge num: 112742.
TMR-2508 : Levelizing timing graph completed, there are 281 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.029933s wall, 1.156250s user + 0.015625s system = 1.171875s CPU (113.8%)

RUN-1004 : used memory is 990 MB, reserved memory is 1099 MB, peak memory is 1867 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 23325 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 699 (3.28), #lev = 13 (4.34)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 702 (3.30), #lev = 13 (4.17)
SYN-3001 : Logic optimization runtime opt =   0.15 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1681 instances into 715 LUTs, name keeping = 61%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5146 (3.99), #lev = 20 (8.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5166 (3.89), #lev = 18 (7.68)
SYN-3001 : Logic optimization runtime opt =   1.13 sec, map = 19195.14 sec
SYN-3001 : Mapper mapped 18818 instances into 5166 LUTs, name keeping = 32%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        75
  #input                   21
  #output                  43
  #inout                   11

LUT Statistics
#Total_luts              6292
  #lut4                  4138
  #lut5                  1742
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             412

Utilization Statistics
#lut                     6292   out of  19600   32.10%
#reg                     1657   out of  19600    8.45%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       63   out of    188   33.51%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |5880   |412    |1664   |37     |3      |
|  u_logic |cortexm0ds_logic |5166   |173    |1299   |0      |3      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 358 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 102 adder to BLE ...
SYN-4008 : Packed 102 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1299 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  19.425795s wall, 19.890625s user + 0.328125s system = 20.218750s CPU (104.1%)

RUN-1004 : used memory is 1176 MB, reserved memory is 1290 MB, peak memory is 1867 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 3 instances.
RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  2.951206s wall, 3.125000s user + 0.062500s system = 3.187500s CPU (108.0%)

RUN-1004 : used memory is 1177 MB, reserved memory is 1290 MB, peak memory is 1867 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net Pwm_CLK driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net QN_REF24MHz_pad is clkc1 of pll CLK_gen/pll_inst.
SYN-4027 : Net clk is clkc4 of pll CLK_gen/pll_inst.
SYN-4019 : Net System_clk_pad is refclk of pll CLK_gen/pll_inst.
SYN-4020 : Net System_clk_pad is fbclk of pll CLK_gen/pll_inst.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4024 : Net "keyboard/scan_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net Pwm_CLK as clock net
SYN-4025 : Tag rtl::Net QN_REF24MHz_pad as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net clk as clock net
SYN-4025 : Tag rtl::Net keyboard/scan_clk as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
SYN-4015 : Create BUFG instance for clk Net keyboard/scan_clk to drive 5 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7797 instances
RUN-1001 : 5878 luts, 1640 seqs, 101 mslices, 67 lslices, 63 pads, 37 brams, 3 dsps
RUN-1001 : There are total 8318 nets
RUN-1001 : 4244 nets have 2 pins
RUN-1001 : 2995 nets have [3 - 5] pins
RUN-1001 : 660 nets have [6 - 10] pins
RUN-1001 : 225 nets have [11 - 20] pins
RUN-1001 : 179 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7795 instances, 5878 luts, 1640 seqs, 168 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 33, tpin num: 37665, tnet num: 8272, tinst num: 7795, tnode num: 43008, tedge num: 61136.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8272 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.987714s wall, 1.109375s user + 0.000000s system = 1.109375s CPU (112.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.85346e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7795.
PHY-3001 : End clustering;  0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1233): len = 1.61572e+06, overlap = 90
PHY-3002 : Step(1234): len = 1.42793e+06, overlap = 90.5625
PHY-3002 : Step(1235): len = 1.32342e+06, overlap = 93.2188
PHY-3002 : Step(1236): len = 1.2165e+06, overlap = 105.125
PHY-3002 : Step(1237): len = 1.10534e+06, overlap = 117.938
PHY-3002 : Step(1238): len = 1.0895e+06, overlap = 117.25
PHY-3002 : Step(1239): len = 1.07976e+06, overlap = 119.188
PHY-3002 : Step(1240): len = 1.06675e+06, overlap = 122.656
PHY-3002 : Step(1241): len = 1.0546e+06, overlap = 126.594
PHY-3002 : Step(1242): len = 931229, overlap = 172.719
PHY-3002 : Step(1243): len = 859141, overlap = 187.094
PHY-3002 : Step(1244): len = 836991, overlap = 189.969
PHY-3002 : Step(1245): len = 822708, overlap = 193.844
PHY-3002 : Step(1246): len = 806051, overlap = 200.5
PHY-3002 : Step(1247): len = 792836, overlap = 204.344
PHY-3002 : Step(1248): len = 784701, overlap = 205.5
PHY-3002 : Step(1249): len = 778546, overlap = 208.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.42634e-05
PHY-3002 : Step(1250): len = 784376, overlap = 201.25
PHY-3002 : Step(1251): len = 785927, overlap = 191.375
PHY-3002 : Step(1252): len = 783358, overlap = 186.031
PHY-3002 : Step(1253): len = 775730, overlap = 184.844
PHY-3002 : Step(1254): len = 768957, overlap = 179.688
PHY-3002 : Step(1255): len = 763494, overlap = 165.781
PHY-3002 : Step(1256): len = 758775, overlap = 167.313
PHY-3002 : Step(1257): len = 754096, overlap = 169.344
PHY-3002 : Step(1258): len = 746652, overlap = 166.625
PHY-3002 : Step(1259): len = 741394, overlap = 170.188
PHY-3002 : Step(1260): len = 737271, overlap = 171.406
PHY-3002 : Step(1261): len = 732551, overlap = 169.031
PHY-3002 : Step(1262): len = 726785, overlap = 172.906
PHY-3002 : Step(1263): len = 722302, overlap = 168.719
PHY-3002 : Step(1264): len = 718487, overlap = 162.531
PHY-3002 : Step(1265): len = 710028, overlap = 156.875
PHY-3002 : Step(1266): len = 703661, overlap = 153.781
PHY-3002 : Step(1267): len = 700645, overlap = 152.25
PHY-3002 : Step(1268): len = 694846, overlap = 154.25
PHY-3002 : Step(1269): len = 675169, overlap = 155.188
PHY-3002 : Step(1270): len = 669254, overlap = 155.563
PHY-3002 : Step(1271): len = 667059, overlap = 155.656
PHY-3002 : Step(1272): len = 652983, overlap = 182.156
PHY-3002 : Step(1273): len = 646127, overlap = 170.875
PHY-3002 : Step(1274): len = 641152, overlap = 161.094
PHY-3002 : Step(1275): len = 638976, overlap = 155.813
PHY-3002 : Step(1276): len = 631992, overlap = 152.406
PHY-3002 : Step(1277): len = 627571, overlap = 149.344
PHY-3002 : Step(1278): len = 623853, overlap = 149.875
PHY-3002 : Step(1279): len = 620889, overlap = 152.344
PHY-3002 : Step(1280): len = 617554, overlap = 151.781
PHY-3002 : Step(1281): len = 602223, overlap = 148.156
PHY-3002 : Step(1282): len = 596542, overlap = 149.469
PHY-3002 : Step(1283): len = 594379, overlap = 151.906
PHY-3002 : Step(1284): len = 591224, overlap = 159.188
PHY-3002 : Step(1285): len = 586986, overlap = 162.344
PHY-3002 : Step(1286): len = 578079, overlap = 148.594
PHY-3002 : Step(1287): len = 573981, overlap = 153.188
PHY-3002 : Step(1288): len = 572180, overlap = 153.5
PHY-3002 : Step(1289): len = 567547, overlap = 153.406
PHY-3002 : Step(1290): len = 564867, overlap = 155.25
PHY-3002 : Step(1291): len = 559236, overlap = 154.844
PHY-3002 : Step(1292): len = 556937, overlap = 153.781
PHY-3002 : Step(1293): len = 553553, overlap = 153.969
PHY-3002 : Step(1294): len = 550907, overlap = 155.938
PHY-3002 : Step(1295): len = 546774, overlap = 156.469
PHY-3002 : Step(1296): len = 544542, overlap = 151.094
PHY-3002 : Step(1297): len = 540209, overlap = 155.25
PHY-3002 : Step(1298): len = 533377, overlap = 160.344
PHY-3002 : Step(1299): len = 530577, overlap = 160.125
PHY-3002 : Step(1300): len = 529009, overlap = 158.594
PHY-3002 : Step(1301): len = 521438, overlap = 162.5
PHY-3002 : Step(1302): len = 514528, overlap = 161.281
PHY-3002 : Step(1303): len = 510423, overlap = 162.406
PHY-3002 : Step(1304): len = 508538, overlap = 162.5
PHY-3002 : Step(1305): len = 506542, overlap = 163.781
PHY-3002 : Step(1306): len = 504680, overlap = 164.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.85267e-05
PHY-3002 : Step(1307): len = 506086, overlap = 163.063
PHY-3002 : Step(1308): len = 511922, overlap = 154.406
PHY-3002 : Step(1309): len = 521139, overlap = 144.813
PHY-3002 : Step(1310): len = 523353, overlap = 140.438
PHY-3002 : Step(1311): len = 524013, overlap = 139.344
PHY-3002 : Step(1312): len = 525753, overlap = 139.219
PHY-3002 : Step(1313): len = 530449, overlap = 139.75
PHY-3002 : Step(1314): len = 532901, overlap = 141.406
PHY-3002 : Step(1315): len = 533314, overlap = 141.875
PHY-3002 : Step(1316): len = 534915, overlap = 139.656
PHY-3002 : Step(1317): len = 538463, overlap = 133.438
PHY-3002 : Step(1318): len = 539686, overlap = 130.813
PHY-3002 : Step(1319): len = 539395, overlap = 135.625
PHY-3002 : Step(1320): len = 539260, overlap = 136.531
PHY-3002 : Step(1321): len = 539390, overlap = 137.5
PHY-3002 : Step(1322): len = 540564, overlap = 129.406
PHY-3002 : Step(1323): len = 540364, overlap = 125.156
PHY-3002 : Step(1324): len = 540116, overlap = 135.875
PHY-3002 : Step(1325): len = 539762, overlap = 138.063
PHY-3002 : Step(1326): len = 539291, overlap = 134.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000177053
PHY-3002 : Step(1327): len = 540895, overlap = 137.75
PHY-3002 : Step(1328): len = 543806, overlap = 124.688
PHY-3002 : Step(1329): len = 549100, overlap = 112.719
PHY-3002 : Step(1330): len = 551978, overlap = 113.75
PHY-3002 : Step(1331): len = 553530, overlap = 111.906
PHY-3002 : Step(1332): len = 557340, overlap = 117.25
PHY-3002 : Step(1333): len = 564536, overlap = 118.156
PHY-3002 : Step(1334): len = 567019, overlap = 99.9063
PHY-3002 : Step(1335): len = 567928, overlap = 101.031
PHY-3002 : Step(1336): len = 569310, overlap = 97.3125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.039914s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (234.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.25557e+06, over cnt = 1972(5%), over = 3047, worst = 12
PHY-1002 : len = 1.26422e+06, over cnt = 1724(4%), over = 2508, worst = 10
PHY-1002 : len = 1.28186e+06, over cnt = 1273(3%), over = 1790, worst = 10
PHY-1002 : len = 1.31048e+06, over cnt = 816(2%), over = 1181, worst = 10
PHY-1002 : len = 1.34082e+06, over cnt = 428(1%), over = 695, worst = 9
PHY-1001 : End global iterations;  1.651836s wall, 2.421875s user + 0.109375s system = 2.531250s CPU (153.2%)

PHY-1001 : Congestion index: top1 = 90.00, top5 = 81.25, top10 = 75.00, top15 = 67.50.
PHY-3001 : End congestion estimation;  2.233853s wall, 3.218750s user + 0.125000s system = 3.343750s CPU (149.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8272 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.511735s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (116.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.16938e-05
PHY-3002 : Step(1337): len = 556577, overlap = 94.125
PHY-3002 : Step(1338): len = 525192, overlap = 121.031
PHY-3002 : Step(1339): len = 505725, overlap = 139.406
PHY-3002 : Step(1340): len = 489972, overlap = 149.406
PHY-3002 : Step(1341): len = 466985, overlap = 169.875
PHY-3002 : Step(1342): len = 439229, overlap = 198.031
PHY-3002 : Step(1343): len = 421730, overlap = 216.563
PHY-3002 : Step(1344): len = 407726, overlap = 227.125
PHY-3002 : Step(1345): len = 387974, overlap = 247.531
PHY-3002 : Step(1346): len = 379362, overlap = 254
PHY-3002 : Step(1347): len = 368068, overlap = 260.094
PHY-3002 : Step(1348): len = 357265, overlap = 262.063
PHY-3002 : Step(1349): len = 350583, overlap = 259.719
PHY-3002 : Step(1350): len = 345631, overlap = 261.969
PHY-3002 : Step(1351): len = 342102, overlap = 265.625
PHY-3002 : Step(1352): len = 339427, overlap = 268.5
PHY-3002 : Step(1353): len = 336967, overlap = 271.156
PHY-3002 : Step(1354): len = 335316, overlap = 271.438
PHY-3002 : Step(1355): len = 333207, overlap = 274.906
PHY-3002 : Step(1356): len = 331562, overlap = 276.156
PHY-3002 : Step(1357): len = 330536, overlap = 277.969
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.33877e-05
PHY-3002 : Step(1358): len = 337719, overlap = 269.063
PHY-3002 : Step(1359): len = 360600, overlap = 224.938
PHY-3002 : Step(1360): len = 363439, overlap = 212.156
PHY-3002 : Step(1361): len = 366403, overlap = 206.906
PHY-3002 : Step(1362): len = 371625, overlap = 196.688
PHY-3002 : Step(1363): len = 376244, overlap = 181.125
PHY-3002 : Step(1364): len = 376294, overlap = 179.031
PHY-3002 : Step(1365): len = 378566, overlap = 170.094
PHY-3002 : Step(1366): len = 381242, overlap = 164.844
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.67753e-05
PHY-3002 : Step(1367): len = 395768, overlap = 139.563
PHY-3002 : Step(1368): len = 417853, overlap = 100.688
PHY-3002 : Step(1369): len = 423026, overlap = 89.0313
PHY-3002 : Step(1370): len = 427723, overlap = 84.5313
PHY-3002 : Step(1371): len = 435875, overlap = 73.1875
PHY-3002 : Step(1372): len = 436266, overlap = 68.9063
PHY-3002 : Step(1373): len = 436463, overlap = 66.9063
PHY-3002 : Step(1374): len = 436938, overlap = 65.2188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000173551
PHY-3002 : Step(1375): len = 448760, overlap = 47.0938
PHY-3002 : Step(1376): len = 464961, overlap = 40.6563
PHY-3002 : Step(1377): len = 477194, overlap = 34.8438
PHY-3002 : Step(1378): len = 484048, overlap = 32.4688
PHY-3002 : Step(1379): len = 487388, overlap = 26.0625
PHY-3002 : Step(1380): len = 490739, overlap = 21.9063
PHY-3002 : Step(1381): len = 488747, overlap = 22.25
PHY-3002 : Step(1382): len = 487971, overlap = 21.8438
PHY-3002 : Step(1383): len = 486671, overlap = 22.4688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000347101
PHY-3002 : Step(1384): len = 501451, overlap = 19.875
PHY-3002 : Step(1385): len = 513389, overlap = 13.2813
PHY-3002 : Step(1386): len = 523524, overlap = 8.96875
PHY-3002 : Step(1387): len = 529034, overlap = 7.71875
PHY-3002 : Step(1388): len = 534527, overlap = 6.40625
PHY-3002 : Step(1389): len = 537988, overlap = 4.90625
PHY-3002 : Step(1390): len = 539864, overlap = 5.4375
PHY-3002 : Step(1391): len = 539094, overlap = 7.5625
PHY-3002 : Step(1392): len = 538444, overlap = 10.5
PHY-3002 : Step(1393): len = 536599, overlap = 12.375
PHY-3002 : Step(1394): len = 535562, overlap = 12.3125
PHY-3002 : Step(1395): len = 533848, overlap = 14.7813
PHY-3002 : Step(1396): len = 531785, overlap = 16.5313
PHY-3002 : Step(1397): len = 530078, overlap = 18.0625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000694203
PHY-3002 : Step(1398): len = 541529, overlap = 11.8438
PHY-3002 : Step(1399): len = 548681, overlap = 8.46875
PHY-3002 : Step(1400): len = 555969, overlap = 7.21875
PHY-3002 : Step(1401): len = 558159, overlap = 7.5
PHY-3002 : Step(1402): len = 559489, overlap = 7.6875
PHY-3002 : Step(1403): len = 561361, overlap = 6.84375
PHY-3002 : Step(1404): len = 561135, overlap = 6.8125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00138841
PHY-3002 : Step(1405): len = 570987, overlap = 4.125
PHY-3002 : Step(1406): len = 578613, overlap = 3.1875
PHY-3002 : Step(1407): len = 588961, overlap = 1.375
PHY-3002 : Step(1408): len = 595237, overlap = 0.1875
PHY-3002 : Step(1409): len = 594746, overlap = 0.5
PHY-3002 : Step(1410): len = 593312, overlap = 0.6875
PHY-3002 : Step(1411): len = 593567, overlap = 0.8125
PHY-3002 : Step(1412): len = 594923, overlap = 0.625
PHY-3002 : Step(1413): len = 596646, overlap = 0.5625
PHY-3002 : Step(1414): len = 597970, overlap = 0.4375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.38126e+06, over cnt = 666(1%), over = 880, worst = 4
PHY-1002 : len = 1.38646e+06, over cnt = 407(1%), over = 511, worst = 3
PHY-1002 : len = 1.38659e+06, over cnt = 263(0%), over = 325, worst = 3
PHY-1002 : len = 1.38523e+06, over cnt = 168(0%), over = 208, worst = 3
PHY-1002 : len = 1.38538e+06, over cnt = 130(0%), over = 163, worst = 3
PHY-1001 : End global iterations;  0.966508s wall, 1.687500s user + 0.078125s system = 1.765625s CPU (182.7%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 50.00, top10 = 45.00, top15 = 41.25.
PHY-3001 : End congestion estimation;  1.533459s wall, 2.250000s user + 0.078125s system = 2.328125s CPU (151.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8272 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.470581s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000763946
PHY-3002 : Step(1415): len = 593494, overlap = 12.875
PHY-3002 : Step(1416): len = 583805, overlap = 12.5
PHY-3002 : Step(1417): len = 574879, overlap = 10.3438
PHY-3002 : Step(1418): len = 566198, overlap = 10.9688
PHY-3002 : Step(1419): len = 558562, overlap = 11.1875
PHY-3002 : Step(1420): len = 552321, overlap = 13.2813
PHY-3002 : Step(1421): len = 545197, overlap = 9.6875
PHY-3002 : Step(1422): len = 535873, overlap = 9.6875
PHY-3002 : Step(1423): len = 531166, overlap = 14.1875
PHY-3002 : Step(1424): len = 528342, overlap = 10.3125
PHY-3002 : Step(1425): len = 524894, overlap = 11.0313
PHY-3002 : Step(1426): len = 521733, overlap = 11.4375
PHY-3002 : Step(1427): len = 519314, overlap = 10.625
PHY-3002 : Step(1428): len = 516665, overlap = 12.8125
PHY-3002 : Step(1429): len = 514149, overlap = 10.9063
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00152789
PHY-3002 : Step(1430): len = 521493, overlap = 9.03125
PHY-3002 : Step(1431): len = 527451, overlap = 8.375
PHY-3002 : Step(1432): len = 533347, overlap = 7.78125
PHY-3002 : Step(1433): len = 535154, overlap = 6.625
PHY-3002 : Step(1434): len = 535090, overlap = 5.8125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00302675
PHY-3002 : Step(1435): len = 540168, overlap = 5.5
PHY-3002 : Step(1436): len = 544205, overlap = 5.15625
PHY-3002 : Step(1437): len = 549608, overlap = 4.96875
PHY-3002 : Step(1438): len = 554266, overlap = 3.34375
PHY-3002 : Step(1439): len = 556899, overlap = 2.96875
PHY-3002 : Step(1440): len = 558843, overlap = 2.9375
PHY-3002 : Step(1441): len = 563642, overlap = 2.40625
PHY-3002 : Step(1442): len = 565163, overlap = 3.03125
PHY-3002 : Step(1443): len = 566280, overlap = 2.90625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0060535
PHY-3002 : Step(1444): len = 569354, overlap = 2.15625
PHY-3002 : Step(1445): len = 572187, overlap = 1.40625
PHY-3002 : Step(1446): len = 574608, overlap = 1.9375
PHY-3002 : Step(1447): len = 576388, overlap = 1.34375
PHY-3002 : Step(1448): len = 579087, overlap = 1.375
PHY-3002 : Step(1449): len = 582749, overlap = 1.40625
PHY-3002 : Step(1450): len = 585055, overlap = 1.4375
PHY-3002 : Step(1451): len = 586817, overlap = 2
PHY-3002 : Step(1452): len = 588016, overlap = 1.46875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0116423
PHY-3002 : Step(1453): len = 588852, overlap = 1.5625
PHY-3002 : Step(1454): len = 590700, overlap = 1.84375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 90.56 peak overflow 1.34
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.4029e+06, over cnt = 363(1%), over = 470, worst = 4
PHY-1002 : len = 1.4043e+06, over cnt = 228(0%), over = 292, worst = 4
PHY-1002 : len = 1.4045e+06, over cnt = 151(0%), over = 196, worst = 4
PHY-1002 : len = 1.40318e+06, over cnt = 99(0%), over = 128, worst = 4
PHY-1002 : len = 1.40284e+06, over cnt = 81(0%), over = 106, worst = 3
PHY-1001 : End global iterations;  1.008338s wall, 1.796875s user + 0.062500s system = 1.859375s CPU (184.4%)

PHY-1001 : Congestion index: top1 = 58.13, top5 = 51.88, top10 = 46.25, top15 = 42.50.
PHY-1001 : End incremental global routing;  1.584196s wall, 2.390625s user + 0.062500s system = 2.453125s CPU (154.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8272 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.464660s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (100.9%)

OPT-1001 : 21 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7705 has valid locations, 143 needs to be replaced
PHY-3001 : design contains 7917 instances, 5896 luts, 1744 seqs, 168 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 609328
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.33554e+06, over cnt = 434(1%), over = 538, worst = 3
PHY-1002 : len = 1.33712e+06, over cnt = 275(0%), over = 335, worst = 3
PHY-1002 : len = 1.33721e+06, over cnt = 155(0%), over = 191, worst = 3
PHY-1002 : len = 1.33543e+06, over cnt = 88(0%), over = 110, worst = 3
PHY-1002 : len = 1.3344e+06, over cnt = 74(0%), over = 92, worst = 3
PHY-1001 : End global iterations;  1.175755s wall, 1.875000s user + 0.015625s system = 1.890625s CPU (160.8%)

PHY-1001 : Congestion index: top1 = 58.13, top5 = 50.63, top10 = 45.63, top15 = 42.50.
PHY-3001 : End congestion estimation;  2.531893s wall, 3.500000s user + 0.031250s system = 3.531250s CPU (139.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8394 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.489712s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (98.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1455): len = 608041, overlap = 0
PHY-3002 : Step(1456): len = 608032, overlap = 0
PHY-3002 : Step(1457): len = 607732, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.33438e+06, over cnt = 128(0%), over = 149, worst = 3
PHY-1002 : len = 1.3345e+06, over cnt = 98(0%), over = 111, worst = 3
PHY-1002 : len = 1.33442e+06, over cnt = 81(0%), over = 94, worst = 3
PHY-1002 : len = 1.33426e+06, over cnt = 72(0%), over = 85, worst = 3
PHY-1002 : len = 1.33399e+06, over cnt = 67(0%), over = 80, worst = 3
PHY-1001 : End global iterations;  0.622212s wall, 0.671875s user + 0.046875s system = 0.718750s CPU (115.5%)

PHY-1001 : Congestion index: top1 = 58.75, top5 = 51.88, top10 = 45.00, top15 = 42.50.
PHY-3001 : End congestion estimation;  1.154058s wall, 1.296875s user + 0.078125s system = 1.375000s CPU (119.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8394 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.522732s wall, 0.750000s user + 0.046875s system = 0.796875s CPU (152.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.01141
PHY-3002 : Step(1458): len = 607466, overlap = 1.96875
PHY-3002 : Step(1459): len = 607466, overlap = 1.96875
PHY-3002 : Step(1460): len = 607257, overlap = 1.96875
PHY-3001 : Final: Len = 607257, Over = 1.96875
PHY-3001 : End incremental placement;  5.160772s wall, 6.546875s user + 0.421875s system = 6.968750s CPU (135.0%)

OPT-1001 : End high-fanout net optimization;  7.870436s wall, 10.171875s user + 0.484375s system = 10.656250s CPU (135.4%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.33432e+06, over cnt = 432(1%), over = 547, worst = 3
PHY-1002 : len = 1.33597e+06, over cnt = 261(0%), over = 324, worst = 3
PHY-1002 : len = 1.33599e+06, over cnt = 150(0%), over = 190, worst = 3
PHY-1002 : len = 1.33189e+06, over cnt = 87(0%), over = 111, worst = 3
PHY-1002 : len = 1.33099e+06, over cnt = 73(0%), over = 93, worst = 3
PHY-1001 : End global iterations;  0.977467s wall, 1.578125s user + 0.015625s system = 1.593750s CPU (163.0%)

PHY-1001 : Congestion index: top1 = 58.75, top5 = 50.63, top10 = 46.25, top15 = 42.50.
OPT-1001 : End congestion update;  1.595559s wall, 2.296875s user + 0.015625s system = 2.312500s CPU (144.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8394 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.382324s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (106.3%)

OPT-1001 : Start: WNS 2056 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 2641 TNS 0 NUM_FEPS 0 with 8 cells processed and 3687 slack improved
OPT-1001 : Iter 2: improved WNS 2841 TNS 0 NUM_FEPS 0 with 14 cells processed and 3132 slack improved
OPT-1001 : Iter 3: improved WNS 2841 TNS 0 NUM_FEPS 0 with 12 cells processed and 4166 slack improved
OPT-1001 : Iter 4: improved WNS 2841 TNS 0 NUM_FEPS 0 with 7 cells processed and 900 slack improved
OPT-1001 : End global optimization;  2.813356s wall, 3.562500s user + 0.015625s system = 3.578125s CPU (127.2%)

OPT-1001 : End physical optimization;  10.693282s wall, 13.734375s user + 0.515625s system = 14.250000s CPU (133.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5896 LUT to BLE ...
SYN-4008 : Packed 5896 LUT and 714 SEQ to BLE.
SYN-4003 : Packing 1030 remaining SEQ's ...
SYN-4005 : Packed 996 SEQ with LUT/SLICE
SYN-4006 : 4194 single LUT's are left
SYN-4006 : 34 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5930/6210 primitive instances ...
PHY-3001 : End packing;  1.212431s wall, 1.218750s user + 0.000000s system = 1.218750s CPU (100.5%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3729 instances
RUN-1001 : 1809 mslices, 1809 lslices, 63 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7910 nets
RUN-1001 : 3171 nets have 2 pins
RUN-1001 : 3370 nets have [3 - 5] pins
RUN-1001 : 800 nets have [6 - 10] pins
RUN-1001 : 296 nets have [11 - 20] pins
RUN-1001 : 270 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 3727 instances, 3618 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : After packing: Len = 628935, Over = 42.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.3912e+06, over cnt = 389(1%), over = 484, worst = 3
PHY-1002 : len = 1.39246e+06, over cnt = 242(0%), over = 287, worst = 3
PHY-1002 : len = 1.39213e+06, over cnt = 170(0%), over = 200, worst = 3
PHY-1002 : len = 1.39102e+06, over cnt = 124(0%), over = 148, worst = 3
PHY-1002 : len = 1.38742e+06, over cnt = 84(0%), over = 100, worst = 3
PHY-1001 : End global iterations;  1.012127s wall, 1.828125s user + 0.093750s system = 1.921875s CPU (189.9%)

PHY-1001 : Congestion index: top1 = 60.63, top5 = 52.50, top10 = 47.50, top15 = 43.75.
PHY-3001 : End congestion estimation;  2.842686s wall, 3.953125s user + 0.109375s system = 4.062500s CPU (142.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.494011s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (101.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000190952
PHY-3002 : Step(1461): len = 610957, overlap = 39.25
PHY-3002 : Step(1462): len = 599091, overlap = 45.75
PHY-3002 : Step(1463): len = 590686, overlap = 50
PHY-3002 : Step(1464): len = 582495, overlap = 49
PHY-3002 : Step(1465): len = 576362, overlap = 51
PHY-3002 : Step(1466): len = 571004, overlap = 52.75
PHY-3002 : Step(1467): len = 565711, overlap = 60.75
PHY-3002 : Step(1468): len = 559338, overlap = 70.5
PHY-3002 : Step(1469): len = 555490, overlap = 69.5
PHY-3002 : Step(1470): len = 550444, overlap = 78.5
PHY-3002 : Step(1471): len = 545441, overlap = 78
PHY-3002 : Step(1472): len = 543378, overlap = 80.5
PHY-3002 : Step(1473): len = 541660, overlap = 79.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000381904
PHY-3002 : Step(1474): len = 554982, overlap = 68.5
PHY-3002 : Step(1475): len = 559429, overlap = 57.75
PHY-3002 : Step(1476): len = 564031, overlap = 58
PHY-3002 : Step(1477): len = 570371, overlap = 50
PHY-3002 : Step(1478): len = 575173, overlap = 47.75
PHY-3002 : Step(1479): len = 578923, overlap = 42.5
PHY-3002 : Step(1480): len = 581135, overlap = 40
PHY-3002 : Step(1481): len = 584665, overlap = 40.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000755304
PHY-3002 : Step(1482): len = 596942, overlap = 29
PHY-3002 : Step(1483): len = 599985, overlap = 29.5
PHY-3002 : Step(1484): len = 604383, overlap = 23.5
PHY-3002 : Step(1485): len = 610746, overlap = 23.75
PHY-3002 : Step(1486): len = 614985, overlap = 20.75
PHY-3002 : Step(1487): len = 617331, overlap = 22
PHY-3002 : Step(1488): len = 620683, overlap = 22.25
PHY-3002 : Step(1489): len = 624570, overlap = 23.25
PHY-3002 : Step(1490): len = 625826, overlap = 22.5
PHY-3002 : Step(1491): len = 627657, overlap = 20.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00149798
PHY-3002 : Step(1492): len = 635740, overlap = 19.5
PHY-3002 : Step(1493): len = 638085, overlap = 17
PHY-3002 : Step(1494): len = 640879, overlap = 15.75
PHY-3002 : Step(1495): len = 644490, overlap = 15.5
PHY-3002 : Step(1496): len = 646723, overlap = 14
PHY-3002 : Step(1497): len = 648183, overlap = 14.25
PHY-3002 : Step(1498): len = 652069, overlap = 13.25
PHY-3002 : Step(1499): len = 653320, overlap = 15.5
PHY-3002 : Step(1500): len = 653776, overlap = 13.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00288751
PHY-3002 : Step(1501): len = 658363, overlap = 15.25
PHY-3002 : Step(1502): len = 660972, overlap = 14
PHY-3002 : Step(1503): len = 663084, overlap = 13.25
PHY-3002 : Step(1504): len = 665040, overlap = 13
PHY-3002 : Step(1505): len = 666748, overlap = 12.75
PHY-3002 : Step(1506): len = 668321, overlap = 13.25
PHY-3002 : Step(1507): len = 670074, overlap = 12.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00499253
PHY-3002 : Step(1508): len = 672273, overlap = 13
PHY-3002 : Step(1509): len = 674440, overlap = 12.5
PHY-3002 : Step(1510): len = 676531, overlap = 11
PHY-3002 : Step(1511): len = 677794, overlap = 11.25
PHY-3002 : Step(1512): len = 679158, overlap = 11
PHY-3002 : Step(1513): len = 680749, overlap = 10.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  3.083584s wall, 2.828125s user + 2.531250s system = 5.359375s CPU (173.8%)

PHY-3001 : Trial Legalized: Len = 693418
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.5177e+06, over cnt = 357(1%), over = 410, worst = 3
PHY-1002 : len = 1.51889e+06, over cnt = 238(0%), over = 266, worst = 3
PHY-1002 : len = 1.51753e+06, over cnt = 168(0%), over = 189, worst = 3
PHY-1002 : len = 1.5135e+06, over cnt = 113(0%), over = 127, worst = 2
PHY-1002 : len = 1.5095e+06, over cnt = 69(0%), over = 79, worst = 2
PHY-1001 : End global iterations;  1.003697s wall, 1.687500s user + 0.000000s system = 1.687500s CPU (168.1%)

PHY-1001 : Congestion index: top1 = 68.75, top5 = 56.88, top10 = 49.38, top15 = 45.00.
PHY-3001 : End congestion estimation;  1.700325s wall, 2.468750s user + 0.031250s system = 2.500000s CPU (147.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.499478s wall, 0.500000s user + 0.031250s system = 0.531250s CPU (106.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000538093
PHY-3002 : Step(1514): len = 667236, overlap = 10.25
PHY-3002 : Step(1515): len = 656823, overlap = 13.75
PHY-3002 : Step(1516): len = 647622, overlap = 15.75
PHY-3002 : Step(1517): len = 641642, overlap = 16.25
PHY-3002 : Step(1518): len = 635205, overlap = 18.75
PHY-3002 : Step(1519): len = 631117, overlap = 21.75
PHY-3002 : Step(1520): len = 627678, overlap = 24
PHY-3002 : Step(1521): len = 624747, overlap = 18.5
PHY-3002 : Step(1522): len = 621746, overlap = 21.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.027160s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (57.5%)

PHY-3001 : Legalized: Len = 631058, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.019959s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (78.3%)

PHY-3001 : 8 instances has been re-located, deltaX = 0, deltaY = 5, maxDist = 1.
PHY-3001 : Final: Len = 631154, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.38747e+06, over cnt = 434(1%), over = 501, worst = 3
PHY-1002 : len = 1.38893e+06, over cnt = 280(0%), over = 321, worst = 3
PHY-1002 : len = 1.38796e+06, over cnt = 204(0%), over = 234, worst = 3
PHY-1002 : len = 1.38057e+06, over cnt = 110(0%), over = 126, worst = 3
PHY-1002 : len = 1.37896e+06, over cnt = 71(0%), over = 81, worst = 2
PHY-1001 : End global iterations;  1.006035s wall, 1.812500s user + 0.015625s system = 1.828125s CPU (181.7%)

PHY-1001 : Congestion index: top1 = 66.25, top5 = 56.25, top10 = 50.63, top15 = 45.63.
PHY-1001 : End incremental global routing;  1.625225s wall, 2.531250s user + 0.046875s system = 2.578125s CPU (158.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.474233s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (102.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.204938s wall, 4.375000s user + 0.078125s system = 4.453125s CPU (138.9%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.38747e+06, over cnt = 434(1%), over = 501, worst = 3
PHY-1002 : len = 1.38893e+06, over cnt = 280(0%), over = 321, worst = 3
PHY-1002 : len = 1.38796e+06, over cnt = 204(0%), over = 234, worst = 3
PHY-1002 : len = 1.38057e+06, over cnt = 110(0%), over = 126, worst = 3
PHY-1002 : len = 1.37896e+06, over cnt = 71(0%), over = 81, worst = 2
PHY-1001 : End global iterations;  1.164098s wall, 1.921875s user + 0.000000s system = 1.921875s CPU (165.1%)

PHY-1001 : Congestion index: top1 = 66.25, top5 = 56.25, top10 = 50.63, top15 = 45.63.
OPT-1001 : End congestion update;  1.764372s wall, 2.531250s user + 0.000000s system = 2.531250s CPU (143.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.412314s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (106.1%)

OPT-1001 : Start: WNS 2051 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3658 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3727 instances, 3618 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 634416, Over = 0
PHY-3001 : End spreading;  0.019788s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (79.0%)

PHY-3001 : Final: Len = 634416, Over = 0
PHY-3001 : End incremental legalization;  0.192940s wall, 0.281250s user + 0.031250s system = 0.312500s CPU (162.0%)

OPT-1001 : Iter 1: improved WNS 2522 TNS 0 NUM_FEPS 0 with 17 cells processed and 1364 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3658 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3727 instances, 3618 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 638198, Over = 0
PHY-3001 : End spreading;  0.019565s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (79.9%)

PHY-3001 : Final: Len = 638198, Over = 0
PHY-3001 : End incremental legalization;  0.197640s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (126.5%)

OPT-1001 : Iter 2: improved WNS 2782 TNS 0 NUM_FEPS 0 with 12 cells processed and 2334 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3658 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3727 instances, 3618 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 641084, Over = 0
PHY-3001 : End spreading;  0.019391s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (80.6%)

PHY-3001 : Final: Len = 641084, Over = 0
PHY-3001 : End incremental legalization;  0.203413s wall, 0.343750s user + 0.046875s system = 0.390625s CPU (192.0%)

OPT-1001 : Iter 3: improved WNS 2977 TNS 0 NUM_FEPS 0 with 10 cells processed and 4348 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3658 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3727 instances, 3618 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 645600, Over = 0
PHY-3001 : End spreading;  0.017488s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (178.7%)

PHY-3001 : Final: Len = 645600, Over = 0
PHY-3001 : End incremental legalization;  0.184008s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (118.9%)

OPT-1001 : Iter 4: improved WNS 3140 TNS 0 NUM_FEPS 0 with 13 cells processed and 7594 slack improved
OPT-1001 : End path based optimization;  7.372480s wall, 9.578125s user + 0.312500s system = 9.890625s CPU (134.2%)

OPT-1001 : End physical optimization;  10.582981s wall, 13.968750s user + 0.406250s system = 14.375000s CPU (135.8%)

RUN-1003 : finish command "place" in  54.915983s wall, 97.546875s user + 11.859375s system = 109.406250s CPU (199.2%)

RUN-1004 : used memory is 1187 MB, reserved memory is 1296 MB, peak memory is 1867 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        75
  #input                   21
  #output                  43
  #inout                   11

Utilization Statistics
#lut                     6876   out of  19600   35.08%
#reg                     1761   out of  19600    8.98%
#le                      6910
  #lut only              5149   out of   6910   74.52%
  #reg only                34   out of   6910    0.49%
  #lut&reg               1727   out of   6910   24.99%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       63   out of    188   33.51%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO        INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
      en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR      OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS        OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]     OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]     OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]     OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]     OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]     OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]     OUTPUT        K11        LVCMOS33           8            NONE       NONE    
  LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD        OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS        OUTPUT        H13        LVCMOS33           8            NONE       NONE    
    LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR        OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]        OUTPUT        F16        LVCMOS33           8            NONE       NONE    
     LED[6]        OUTPUT        E16        LVCMOS33           8            NONE       NONE    
     LED[5]        OUTPUT        E13        LVCMOS33           8            NONE       NONE    
     LED[4]        OUTPUT        C16        LVCMOS33           8            NONE       NONE    
     LED[3]        OUTPUT        C15        LVCMOS33           8            NONE       NONE    
     LED[2]        OUTPUT        B16        LVCMOS33           8            NONE       NONE    
     LED[1]        OUTPUT        B15        LVCMOS33           8            NONE       NONE    
     LED[0]        OUTPUT        H16        LVCMOS33           8            N/A        NONE    
  PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz      OUTPUT         E4        LVCMOS33           8            N/A        NONE    
     Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       NONE    
    SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS        OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI       OUTPUT        F14        LVCMOS33           8            NONE       OREG    
     TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep         OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
     IO[7]          INOUT         J6        LVCMOS33           8            N/A        NONE    
     IO[6]          INOUT        J13        LVCMOS33           8            N/A        NONE    
     IO[5]          INOUT        R14        LVCMOS33           8            N/A        NONE    
     IO[4]          INOUT        H14        LVCMOS33           8            N/A        NONE    
     IO[3]          INOUT         M2        LVCMOS33           8            N/A        NONE    
     IO[2]          INOUT         D1        LVCMOS33           8            N/A        NONE    
     IO[1]          INOUT        F15        LVCMOS33           8           PULLUP      NONE    
     IO[0]          INOUT        D16        LVCMOS33           8           PULLUP      NONE    
  PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6910  |6720   |156    |1768   |37     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3729 instances
RUN-1001 : 1809 mslices, 1809 lslices, 63 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7910 nets
RUN-1001 : 3171 nets have 2 pins
RUN-1001 : 3370 nets have [3 - 5] pins
RUN-1001 : 800 nets have [6 - 10] pins
RUN-1001 : 296 nets have [11 - 20] pins
RUN-1001 : 270 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.41131e+06, over cnt = 432(1%), over = 502, worst = 3
PHY-1002 : len = 1.41286e+06, over cnt = 290(0%), over = 323, worst = 3
PHY-1002 : len = 1.40834e+06, over cnt = 158(0%), over = 174, worst = 3
PHY-1002 : len = 1.39305e+06, over cnt = 76(0%), over = 84, worst = 2
PHY-1002 : len = 1.37284e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.043675s wall, 1.781250s user + 0.015625s system = 1.796875s CPU (172.2%)

PHY-1001 : Congestion index: top1 = 66.25, top5 = 55.63, top10 = 50.00, top15 = 45.63.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 31 out of 7910 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 711 to 17
PHY-1001 : End pin swap;  0.420926s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (100.2%)

PHY-1001 : End global routing;  4.551045s wall, 5.640625s user + 0.078125s system = 5.718750s CPU (125.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 99344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.171440s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (100.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 108816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.213620s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (131.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 96% nets.
PHY-1002 : len = 1.16859e+06, over cnt = 845(0%), over = 848, worst = 2
PHY-1001 : End Routed; 30.398398s wall, 53.359375s user + 1.125000s system = 54.484375s CPU (179.2%)

PHY-1001 : Update timing.....
PHY-1001 : 2516/7665(32%) critical/total net(s), WNS -3.137ns, TNS -397.949ns, False end point 419.
PHY-1001 : End update timing;  1.870565s wall, 1.875000s user + 0.000000s system = 1.875000s CPU (100.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.17536e+06, over cnt = 372(0%), over = 373, worst = 2
PHY-1001 : End DR Iter 1; 2.065427s wall, 3.000000s user + 0.093750s system = 3.093750s CPU (149.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.17894e+06, over cnt = 65(0%), over = 65, worst = 1
PHY-1001 : End DR Iter 2; 1.177275s wall, 1.875000s user + 0.015625s system = 1.890625s CPU (160.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.17982e+06, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 3; 0.218824s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (164.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.18003e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.18003e+06
PHY-1001 : End DR Iter 4; 0.091961s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (101.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  40.804566s wall, 65.937500s user + 1.453125s system = 67.390625s CPU (165.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  45.783847s wall, 72.062500s user + 1.546875s system = 73.609375s CPU (160.8%)

RUN-1004 : used memory is 1279 MB, reserved memory is 1385 MB, peak memory is 1867 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        75
  #input                   21
  #output                  43
  #inout                   11

Utilization Statistics
#lut                     6876   out of  19600   35.08%
#reg                     1761   out of  19600    8.98%
#le                      6910
  #lut only              5149   out of   6910   74.52%
  #reg only                34   out of   6910    0.49%
  #lut&reg               1727   out of   6910   24.99%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       63   out of    188   33.51%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       7   out of     16   43.75%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO        INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
      en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR      OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS        OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]     OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]     OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]     OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]     OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]     OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]     OUTPUT        K11        LVCMOS33           8            NONE       NONE    
  LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD        OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS        OUTPUT        H13        LVCMOS33           8            NONE       NONE    
    LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR        OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]        OUTPUT        F16        LVCMOS33           8            NONE       NONE    
     LED[6]        OUTPUT        E16        LVCMOS33           8            NONE       NONE    
     LED[5]        OUTPUT        E13        LVCMOS33           8            NONE       NONE    
     LED[4]        OUTPUT        C16        LVCMOS33           8            NONE       NONE    
     LED[3]        OUTPUT        C15        LVCMOS33           8            NONE       NONE    
     LED[2]        OUTPUT        B16        LVCMOS33           8            NONE       NONE    
     LED[1]        OUTPUT        B15        LVCMOS33           8            NONE       NONE    
     LED[0]        OUTPUT        H16        LVCMOS33           8            N/A        NONE    
  PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz      OUTPUT         E4        LVCMOS33           8            N/A        NONE    
     Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       NONE    
    SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS        OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI       OUTPUT        F14        LVCMOS33           8            NONE       OREG    
     TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep         OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
     IO[7]          INOUT         J6        LVCMOS33           8            N/A        NONE    
     IO[6]          INOUT        J13        LVCMOS33           8            N/A        NONE    
     IO[5]          INOUT        R14        LVCMOS33           8            N/A        NONE    
     IO[4]          INOUT        H14        LVCMOS33           8            N/A        NONE    
     IO[3]          INOUT         M2        LVCMOS33           8            N/A        NONE    
     IO[2]          INOUT         D1        LVCMOS33           8            N/A        NONE    
     IO[1]          INOUT        F15        LVCMOS33           8           PULLUP      NONE    
     IO[0]          INOUT        D16        LVCMOS33           8           PULLUP      NONE    
  PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6910  |6720   |156    |1768   |37     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       3106  
    #2         2       2147  
    #3         3       752   
    #4         4       470   
    #5        5-10     840   
    #6       11-50     505   
    #7       51-100     17   
  Average     3.75           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  3.348052s wall, 3.312500s user + 0.203125s system = 3.515625s CPU (105.0%)

RUN-1004 : used memory is 1280 MB, reserved memory is 1386 MB, peak memory is 1867 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 33, tpin num: 38831, tnet num: 7864, tinst num: 3727, tnode num: 43802, tedge num: 65660.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.199402s wall, 1.218750s user + 0.000000s system = 1.218750s CPU (101.6%)

RUN-1004 : used memory is 1282 MB, reserved memory is 1386 MB, peak memory is 1867 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 7864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 7 (5 unconstrainted).
TMR-5009 WARNING: No clock constraint on 5 clock net(s): 
	LED_Interface/light_clk
	Pwm_CLK
	QN_REF24MHz_pad
	keyboard/scan_clk
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  2.518457s wall, 2.578125s user + 0.265625s system = 2.843750s CPU (112.9%)

RUN-1004 : used memory is 1618 MB, reserved memory is 1720 MB, peak memory is 1867 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3729
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7910, pip num: 94204
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 3021 valid insts, and 250920 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000" in  12.876148s wall, 91.609375s user + 1.468750s system = 93.078125s CPU (722.9%)

RUN-1004 : used memory is 1719 MB, reserved memory is 1821 MB, peak memory is 1867 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.461094s wall, 1.437500s user + 0.015625s system = 1.453125s CPU (99.5%)

RUN-1004 : used memory is 1809 MB, reserved memory is 1908 MB, peak memory is 1867 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.280329s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (1.1%)

RUN-1004 : used memory is 1840 MB, reserved memory is 1939 MB, peak memory is 1867 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.232151s wall, 1.640625s user + 0.031250s system = 1.671875s CPU (18.1%)

RUN-1004 : used memory is 1798 MB, reserved memory is 1897 MB, peak memory is 1867 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-8007 ERROR: syntax error near ')' in ../rtl/AHBlite_Decoder.v(34)
HDL-1007 : Verilog file '../rtl/AHBlite_Decoder.v' ignored due to errors
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 92 in ../rtl/CortexM0_SoC.v(132)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 66 in ../rtl/CortexM0_SoC.v(212)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 92 in ../rtl/CortexM0_SoC.v(132)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 66 in ../rtl/CortexM0_SoC.v(212)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-8007 ERROR: syntax error near 'output' in ../rtl/AHBlite_Interconnect.v(173)
HDL-8007 ERROR: Verilog 2000 keyword output used in incorrect context in ../rtl/AHBlite_Interconnect.v(173)
HDL-1007 : Verilog file '../rtl/AHBlite_Interconnect.v' ignored due to errors
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 92 in ../rtl/CortexM0_SoC.v(132)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 66 in ../rtl/CortexM0_SoC.v(212)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 92 in ../rtl/CortexM0_SoC.v(132)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 66 in ../rtl/CortexM0_SoC.v(212)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(272)
HDL-5007 WARNING: port 'HRDATA' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(971)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module key_16 in key_16.v(23)
HDL-1007 : elaborate module bzmusic_ctrl in ../rtl/out/bzmusic_ctrl.v(1)
HDL-1007 : elaborate module addr_cnt in ../rtl/out/addr_cnt.v(2)
HDL-1007 : elaborate module BlockROM1(ADDR_WIDTH=8) in ../rtl/out/BlockROM1.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM1.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(105)
HDL-1007 : elaborate module BlockROM2(ADDR_WIDTH=8) in ../rtl/out/BlockROM2.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM2.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(116)
HDL-1007 : elaborate module BlockROM3(ADDR_WIDTH=8) in ../rtl/out/BlockROM3.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM3.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(127)
HDL-1007 : elaborate module AND in ../rtl/out/AND.v(23)
HDL-1007 : elaborate module tune_decoder in ../rtl/out/tune_decoder.v(1)
HDL-1007 : elaborate module tune_pwm in ../rtl/out/tune_pwm.v(1)
HDL-1007 : elaborate module beat_decoder in ../rtl/out/beat_decoder.v(1)
HDL-1007 : elaborate module beat_cnt in ../rtl/out/beat_cnt.v(1)
HDL-1007 : elaborate module Keyboard in ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v(1)
HDL-1007 : elaborate module PLL in ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in E:/TD/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=4,CLKC0_DIV=6,CLKC1_DIV=50,CLKC2_DIV=75,CLKC3_DIV=50,CLKC4_DIV=48,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=5,CLKC1_CPHASE=49,CLKC2_CPHASE=74,CLKC3_CPHASE=49,CLKC4_CPHASE=47,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/TD/arch/eagle_macro.v(930)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(700)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(757)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_PAJ_IIC in AHBlite_PAJ_IIC.v(1)
HDL-1007 : elaborate module AHBlite_SPI in ../rtl/AHBlite_SPI.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-1007 : elaborate module AHBlite_LCD in ../lcd/AHBlite_LCD.v(1)
HDL-1007 : elaborate module LCD_INI in ../lcd/LCD_INI.v(1)
HDL-1007 : elaborate module WriteCtrl in ../lcd/WriteCtrl.v(1)
HDL-1007 : elaborate module AddrIni in ../lcd/AddrIni.v(1)
HDL-1007 : elaborate module BlockROM16 in ../lcd/BlockROM16.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM16.v(10)
HDL-1007 : elaborate module BlockROM9 in ../lcd/BlockROM9.v(1)
HDL-5007 WARNING: entry size 4 at F:/jichuangsai/week_yizhi/lcd/sign.txt:1 does not match memory width 1 in ../lcd/BlockROM9.v(13)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM9.v(10)
HDL-5007 WARNING: net 'HREADYOUT_P4' does not have a driver in ../rtl/CortexM0_SoC.v(405)
HDL-5007 WARNING: net 'HRDATA_P4[31]' does not have a driver in ../rtl/CortexM0_SoC.v(406)
HDL-5007 WARNING: net 'HRESP_P4' does not have a driver in ../rtl/CortexM0_SoC.v(407)
HDL-5007 WARNING: net 'HREADYOUT_P9' does not have a driver in ../rtl/CortexM0_SoC.v(475)
HDL-5007 WARNING: net 'HRDATA_P9[31]' does not have a driver in ../rtl/CortexM0_SoC.v(476)
HDL-5007 WARNING: net 'HRESP_P9' does not have a driver in ../rtl/CortexM0_SoC.v(477)
HDL-5007 WARNING: net 'HRDATA_P10[31]' does not have a driver in ../rtl/CortexM0_SoC.v(491)
HDL-5007 WARNING: net 'HRESP_P10' does not have a driver in ../rtl/CortexM0_SoC.v(492)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 7 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  3.193591s wall, 3.203125s user + 0.015625s system = 3.218750s CPU (100.8%)

RUN-1004 : used memory is 944 MB, reserved memory is 1104 MB, peak memory is 1867 MB
RUN-1002 : start command "read_adc ../M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[0]   LOCATION = D16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[1]   LOCATION = F15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_BL_CTR   LOCATION = M11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_CS   LOCATION = K12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[0]   LOCATION = J11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[10]   LOCATION = K11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[11]   LOCATION = P16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[12]   LOCATION = M13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[13]   LOCATION = P15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[14]   LOCATION = M15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[15]   LOCATION = L12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[1]   LOCATION = P14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[2]   LOCATION = K15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[3]   LOCATION = L16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[4]   LOCATION = J14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[5]   LOCATION = M16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[6]   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[7]   LOCATION = N16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[8]   LOCATION = L14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[9]   LOCATION = N14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RD   LOCATION = H15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RS   LOCATION = H13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RST   LOCATION = M14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_WR   LOCATION = L13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[1]   LOCATION = B15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SCL   LOCATION = D8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SDA   LOCATION = C7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CLK   LOCATION = D14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CS   LOCATION = E15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_IRQ   LOCATION = H14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MISO   LOCATION = G14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MOSI   LOCATION = F14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = H11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en2   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en3   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[4]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[5]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[6]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[7]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test   LOCATION = B14; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin IO[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
USR-6010 WARNING: ADC constraints: pin key[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AND"
SYN-1012 : SanityCheck: Model "BlockROM1(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM2(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM3(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "LCD_INI"
SYN-1012 : SanityCheck: Model "AddrIni"
SYN-1012 : SanityCheck: Model "BlockROM16"
SYN-1012 : SanityCheck: Model "BlockROM9"
SYN-1012 : SanityCheck: Model "WriteCtrl"
SYN-1012 : SanityCheck: Model "AHBlite_LCD"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_PAJ_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "AHBlite_SPI"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "addr_cnt"
SYN-1012 : SanityCheck: Model "beat_cnt"
SYN-1012 : SanityCheck: Model "beat_decoder"
SYN-1012 : SanityCheck: Model "bzmusic_ctrl"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "Keyboard"
SYN-1012 : SanityCheck: Model "key_16"
SYN-1012 : SanityCheck: Model "tune_decoder"
SYN-1012 : SanityCheck: Model "tune_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1043 : Mark AHBlite_PAJ_IIC as IO macro for instance u36
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 15 instances.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 5 instances.
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AND
SYN-1011 : Flatten model BlockROM1(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM2(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM3(ADDR_WIDTH=8)
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model LCD_INI
SYN-1011 : Flatten model AddrIni
SYN-1011 : Flatten model BlockROM16
SYN-1011 : Flatten model BlockROM9
SYN-1011 : Flatten model WriteCtrl
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model AHBlite_LCD
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_PAJ_IIC
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model AHBlite_SPI
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model addr_cnt
SYN-1011 : Flatten model beat_cnt
SYN-1011 : Flatten model beat_decoder
SYN-1011 : Flatten model bzmusic_ctrl
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model Keyboard
SYN-1011 : Flatten model key_16
SYN-1011 : Flatten model tune_decoder
SYN-1011 : Flatten model tune_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 73 instances.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[0]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[0]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[10]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[10]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[11]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[11]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[12]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[12]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[13]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[13]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[14]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[14]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[15]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[15]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[16]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[16]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[17]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[17]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[18]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[18]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[19]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[19]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[1]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[1]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[20]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[20]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[21]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[21]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[22]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[22]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[23]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[23]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[24]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[24]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[25]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[25]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[26]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[26]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[27]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[27]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[28]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[28]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[29]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[29]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[2]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[2]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[30]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[30]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[31]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[31]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[3]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[3]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[4]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[4]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[5]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[5]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[6]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[6]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[7]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[7]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[8]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[8]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[9]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[9]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[0]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[0]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[10]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[10]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[11]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[11]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[12]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[12]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[13]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[13]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[14]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[14]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[15]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[15]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[16]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[16]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[17]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[17]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[18]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[18]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[19]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[19]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[1]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[1]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[20]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[20]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[21]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[21]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[22]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[22]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[23]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[23]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[24]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[24]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[25]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[25]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[26]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[26]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[27]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[27]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[28]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[28]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[29]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[29]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[2]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[2]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[30]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[30]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[31]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[31]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[3]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[3]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[4]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[4]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[5]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[5]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[6]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[6]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[7]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[7]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[8]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[8]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[9]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[9]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[0]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[0]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[10]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[10]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[11]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[11]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[12]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[12]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[13]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[13]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[14]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[14]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[15]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[15]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[16]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[16]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[17]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[17]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[18]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[18]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[19]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[19]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[1]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[1]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[20]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[20]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[21]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[21]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[22]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[22]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[23]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[23]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[24]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[24]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[25]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[25]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[26]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[26]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[27]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[27]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[28]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[28]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[29]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[29]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[2]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[2]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[30]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[30]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[31]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[31]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[3]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[3]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[4]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[4]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[5]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[5]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[6]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[6]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[7]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[7]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[8]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[8]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[9]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[9]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P4" in ../rtl/CortexM0_SoC.v(405)
SYN-5014 WARNING: the net's pin: pin "HREADYOUT_P4" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P9" in ../rtl/CortexM0_SoC.v(475)
SYN-5014 WARNING: the net's pin: pin "HREADYOUT_P9" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P10" in ../rtl/CortexM0_SoC.v(492)
SYN-5014 WARNING: the net's pin: pin "HRESP_P10" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P4" in ../rtl/CortexM0_SoC.v(407)
SYN-5014 WARNING: the net's pin: pin "HRESP_P4" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P9" in ../rtl/CortexM0_SoC.v(477)
SYN-5014 WARNING: the net's pin: pin "HRESP_P9" in ../rtl/CortexM0_SoC.v(493)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 24569/2016 useful/useless nets, 23142/983 useful/useless insts
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 95 onehot mux instances.
SYN-1020 : Optimized 102 distributor mux.
SYN-5043 WARNING: Register "bzmusic_ctrl/state[0]" in ../rtl/out/bzmusic_ctrl.v(11) is described with both an asynchronous reset/set and an initialization value of the opposite polarity.
SYN-1016 : Merged 115 instances.
SYN-1015 : Optimize round 1, 3743 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 24278/61 useful/useless nets, 22900/202 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     bzmusic_ctrl/reg0_b2
SYN-1015 : Optimize round 2, 257 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1032 : 24273/2 useful/useless nets, 22895/0 useful/useless insts
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1016 : Merged 459 instances.
SYN-1015 : Optimize round 1, 483 better
SYN-1014 : Optimize round 2
SYN-1032 : 357/44 useful/useless nets, 197/12 useful/useless insts
SYN-1015 : Optimize round 2, 150 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 130 inv instances.
SYN-1032 : 21033/365 useful/useless nets, 20797/311 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 3883 better
SYN-1014 : Optimize round 2
SYN-1032 : 20051/1 useful/useless nets, 19815/6 useful/useless insts
SYN-1015 : Optimize round 2, 7 better
SYN-1014 : Optimize round 3
SYN-1032 : 20046/0 useful/useless nets, 19810/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  5.291878s wall, 5.453125s user + 0.406250s system = 5.859375s CPU (110.7%)

RUN-1004 : used memory is 950 MB, reserved memory is 1109 MB, peak memory is 1867 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        75
  #input                   21
  #output                  43
  #inout                   11

Gate Statistics
#Basic gates            20703
  #and                   9752
  #nand                     0
  #or                    2110
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6504
  #bufif1                   3
  #MX21                   595
  #FADD                     0
  #DFF                   1666
  #LATCH                    0
#MACRO_ADD                 26
#MACRO_EQ                 143
#MACRO_MULT                 1
#MACRO_MUX                290

Report Hierarchy Area:
+-------------------------------------------------------------+
|Instance       |Module               |gates  |seq    |macros |
+-------------------------------------------------------------+
|top            |CortexM0_SoC         |19037  |1666   |185    |
|  Interconncet |AHBlite_Interconnect |163    |11     |21     |
|  u_logic      |cortexm0ds_logic     |18465  |1300   |14     |
+-------------------------------------------------------------+

RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  2.236959s wall, 2.281250s user + 0.187500s system = 2.468750s CPU (110.4%)

RUN-1004 : used memory is 961 MB, reserved memory is 1119 MB, peak memory is 1867 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 63 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "BlockROM1/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM2/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM3/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Data/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Flag/ram_mem0"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 22258/3 useful/useless nets, 21282/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 399 instances.
SYN-2501 : Optimize round 1, 1142 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 19 macro adder
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 1 ROM instances
SYN-1019 : Optimized 27 mux instances.
SYN-1016 : Merged 29 instances.
SYN-1032 : 23191/39 useful/useless nets, 22232/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 185 instances.
SYN-2501 : Optimize round 1, 471 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20139/68 useful/useless nets, 19815/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20573/2 useful/useless nets, 20317/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21210/4 useful/useless nets, 20954/4 useful/useless insts
SYN-1032 : 23676/150 useful/useless nets, 22707/140 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 33, tpin num: 73544, tnet num: 23704, tinst num: 22713, tnode num: 101947, tedge num: 113184.
TMR-2508 : Levelizing timing graph completed, there are 281 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 23704 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 611 (3.29), #lev = 13 (3.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 610 (3.24), #lev = 12 (3.90)
SYN-3001 : Logic optimization runtime opt =   0.09 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1402 instances into 623 LUTs, name keeping = 64%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 97 (3.78), #lev = 5 (3.24)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 89 (4.01), #lev = 4 (3.09)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 20496.07 sec
SYN-3001 : Mapper mapped 297 instances into 89 LUTs, name keeping = 57%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5145 (3.99), #lev = 20 (8.13)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5174 (3.91), #lev = 18 (7.78)
SYN-3001 : Logic optimization runtime opt =   1.16 sec, map = 20496.27 sec
SYN-3001 : Mapper mapped 18818 instances into 5174 LUTs, name keeping = 31%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        75
  #input                   21
  #output                  43
  #inout                   11

LUT Statistics
#Total_luts              6297
  #lut4                  4060
  #lut5                  1825
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             412

Utilization Statistics
#lut                     6297   out of  19600   32.13%
#reg                     1658   out of  19600    8.46%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       63   out of    188   33.51%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+-----------------------------------------------------------------------------+
|Instance       |Module               |lut    |ripple |seq    |bram   |dsp    |
+-----------------------------------------------------------------------------+
|top            |CortexM0_SoC         |5885   |412    |1665   |37     |3      |
|  Interconncet |AHBlite_Interconnect |89     |0      |11     |0      |0      |
|  u_logic      |cortexm0ds_logic     |5174   |173    |1299   |0      |3      |
+-----------------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 9030/0 useful/useless nets, 8073/1 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 348 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 102 adder to BLE ...
SYN-4008 : Packed 102 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "AHBlite_Interconnect" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 11 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1299 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  19.301069s wall, 19.796875s user + 0.375000s system = 20.171875s CPU (104.5%)

RUN-1004 : used memory is 1226 MB, reserved memory is 1375 MB, peak memory is 1867 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 3 instances.
RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  2.866937s wall, 2.812500s user + 0.093750s system = 2.906250s CPU (101.4%)

RUN-1004 : used memory is 1227 MB, reserved memory is 1375 MB, peak memory is 1867 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net Pwm_CLK driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net QN_REF24MHz_pad is clkc1 of pll CLK_gen/pll_inst.
SYN-4027 : Net clk is clkc4 of pll CLK_gen/pll_inst.
SYN-4019 : Net System_clk_pad is refclk of pll CLK_gen/pll_inst.
SYN-4020 : Net System_clk_pad is fbclk of pll CLK_gen/pll_inst.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4024 : Net "keyboard/scan_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net Pwm_CLK as clock net
SYN-4025 : Tag rtl::Net QN_REF24MHz_pad as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net clk as clock net
SYN-4025 : Tag rtl::Net keyboard/scan_clk as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
SYN-4015 : Create BUFG instance for clk Net keyboard/scan_clk to drive 5 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7804 instances
RUN-1001 : 5884 luts, 1641 seqs, 101 mslices, 67 lslices, 63 pads, 37 brams, 3 dsps
RUN-1001 : There are total 8325 nets
RUN-1001 : 4281 nets have 2 pins
RUN-1001 : 2937 nets have [3 - 5] pins
RUN-1001 : 702 nets have [6 - 10] pins
RUN-1001 : 212 nets have [11 - 20] pins
RUN-1001 : 178 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7802 instances, 5884 luts, 1641 seqs, 168 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 33, tpin num: 37833, tnet num: 8279, tinst num: 7802, tnode num: 43180, tedge num: 61458.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8279 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.045038s wall, 1.078125s user + 0.062500s system = 1.140625s CPU (109.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.8657e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7802.
PHY-3001 : End clustering;  0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1523): len = 1.62142e+06, overlap = 90
PHY-3002 : Step(1524): len = 1.4625e+06, overlap = 90
PHY-3002 : Step(1525): len = 1.35081e+06, overlap = 94.9063
PHY-3002 : Step(1526): len = 1.2536e+06, overlap = 92
PHY-3002 : Step(1527): len = 1.23888e+06, overlap = 97.2813
PHY-3002 : Step(1528): len = 1.22514e+06, overlap = 95.9063
PHY-3002 : Step(1529): len = 1.20865e+06, overlap = 96
PHY-3002 : Step(1530): len = 1.12006e+06, overlap = 128.844
PHY-3002 : Step(1531): len = 1.028e+06, overlap = 141.438
PHY-3002 : Step(1532): len = 977311, overlap = 161.063
PHY-3002 : Step(1533): len = 908332, overlap = 168.531
PHY-3002 : Step(1534): len = 893852, overlap = 170.313
PHY-3002 : Step(1535): len = 885303, overlap = 173.344
PHY-3002 : Step(1536): len = 872607, overlap = 173.031
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.893e-05
PHY-3002 : Step(1537): len = 885225, overlap = 171.813
PHY-3002 : Step(1538): len = 880807, overlap = 155.094
PHY-3002 : Step(1539): len = 877711, overlap = 155.875
PHY-3002 : Step(1540): len = 873792, overlap = 140.906
PHY-3002 : Step(1541): len = 869044, overlap = 134.375
PHY-3002 : Step(1542): len = 863850, overlap = 137.781
PHY-3002 : Step(1543): len = 857504, overlap = 136.063
PHY-3002 : Step(1544): len = 851905, overlap = 140
PHY-3002 : Step(1545): len = 846142, overlap = 132.125
PHY-3002 : Step(1546): len = 840553, overlap = 129.781
PHY-3002 : Step(1547): len = 834766, overlap = 131.906
PHY-3002 : Step(1548): len = 828462, overlap = 131.063
PHY-3002 : Step(1549): len = 822789, overlap = 131.094
PHY-3002 : Step(1550): len = 817295, overlap = 127.75
PHY-3002 : Step(1551): len = 809112, overlap = 129.188
PHY-3002 : Step(1552): len = 803097, overlap = 130.688
PHY-3002 : Step(1553): len = 798623, overlap = 130.156
PHY-3002 : Step(1554): len = 754934, overlap = 125.781
PHY-3002 : Step(1555): len = 729324, overlap = 121.906
PHY-3002 : Step(1556): len = 717871, overlap = 122.188
PHY-3002 : Step(1557): len = 714959, overlap = 125.313
PHY-3002 : Step(1558): len = 712856, overlap = 123.281
PHY-3002 : Step(1559): len = 704581, overlap = 126.75
PHY-3002 : Step(1560): len = 698776, overlap = 125.031
PHY-3002 : Step(1561): len = 696408, overlap = 128.031
PHY-3002 : Step(1562): len = 691129, overlap = 127.875
PHY-3002 : Step(1563): len = 685104, overlap = 126.688
PHY-3002 : Step(1564): len = 680512, overlap = 126.625
PHY-3002 : Step(1565): len = 675718, overlap = 130.906
PHY-3002 : Step(1566): len = 670126, overlap = 126.719
PHY-3002 : Step(1567): len = 665272, overlap = 130.031
PHY-3002 : Step(1568): len = 660724, overlap = 125.688
PHY-3002 : Step(1569): len = 654531, overlap = 125.813
PHY-3002 : Step(1570): len = 649660, overlap = 125
PHY-3002 : Step(1571): len = 646110, overlap = 125.781
PHY-3002 : Step(1572): len = 637381, overlap = 128.313
PHY-3002 : Step(1573): len = 627023, overlap = 130.063
PHY-3002 : Step(1574): len = 623757, overlap = 130.125
PHY-3002 : Step(1575): len = 621424, overlap = 130.125
PHY-3002 : Step(1576): len = 607106, overlap = 138.938
PHY-3002 : Step(1577): len = 603977, overlap = 138.75
PHY-3002 : Step(1578): len = 600818, overlap = 129.313
PHY-3002 : Step(1579): len = 596859, overlap = 129.063
PHY-3002 : Step(1580): len = 593735, overlap = 124.625
PHY-3002 : Step(1581): len = 591200, overlap = 126.813
PHY-3002 : Step(1582): len = 587629, overlap = 134.969
PHY-3002 : Step(1583): len = 584276, overlap = 132.969
PHY-3002 : Step(1584): len = 579056, overlap = 136.344
PHY-3002 : Step(1585): len = 575253, overlap = 140.063
PHY-3002 : Step(1586): len = 572313, overlap = 136.25
PHY-3002 : Step(1587): len = 567165, overlap = 139.969
PHY-3002 : Step(1588): len = 562864, overlap = 142.375
PHY-3002 : Step(1589): len = 559120, overlap = 141.656
PHY-3002 : Step(1590): len = 555604, overlap = 140.438
PHY-3002 : Step(1591): len = 551931, overlap = 143.25
PHY-3002 : Step(1592): len = 548196, overlap = 145.813
PHY-3002 : Step(1593): len = 544912, overlap = 146.781
PHY-3002 : Step(1594): len = 540780, overlap = 152.844
PHY-3002 : Step(1595): len = 536485, overlap = 155.594
PHY-3002 : Step(1596): len = 532688, overlap = 159.281
PHY-3002 : Step(1597): len = 530508, overlap = 160.938
PHY-3002 : Step(1598): len = 525800, overlap = 166.688
PHY-3002 : Step(1599): len = 521169, overlap = 165.938
PHY-3002 : Step(1600): len = 519212, overlap = 167
PHY-3002 : Step(1601): len = 517230, overlap = 170.594
PHY-3002 : Step(1602): len = 508368, overlap = 175.625
PHY-3002 : Step(1603): len = 505389, overlap = 177.125
PHY-3002 : Step(1604): len = 504233, overlap = 175.156
PHY-3002 : Step(1605): len = 502934, overlap = 177.844
PHY-3002 : Step(1606): len = 501313, overlap = 178.063
PHY-3002 : Step(1607): len = 499460, overlap = 180.063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.78601e-05
PHY-3002 : Step(1608): len = 500829, overlap = 173.875
PHY-3002 : Step(1609): len = 505144, overlap = 168.438
PHY-3002 : Step(1610): len = 510547, overlap = 157.344
PHY-3002 : Step(1611): len = 514027, overlap = 155.875
PHY-3002 : Step(1612): len = 514815, overlap = 151.719
PHY-3002 : Step(1613): len = 516768, overlap = 146.875
PHY-3002 : Step(1614): len = 519943, overlap = 139.75
PHY-3002 : Step(1615): len = 523190, overlap = 129.688
PHY-3002 : Step(1616): len = 523877, overlap = 132.25
PHY-3002 : Step(1617): len = 526233, overlap = 128.156
PHY-3002 : Step(1618): len = 533754, overlap = 110.219
PHY-3002 : Step(1619): len = 535046, overlap = 106.313
PHY-3002 : Step(1620): len = 534352, overlap = 105.719
PHY-3002 : Step(1621): len = 533547, overlap = 109.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000185045
PHY-3002 : Step(1622): len = 535407, overlap = 103.531
PHY-3002 : Step(1623): len = 538672, overlap = 99.5
PHY-3002 : Step(1624): len = 547875, overlap = 100.5
PHY-3002 : Step(1625): len = 550972, overlap = 94
PHY-3002 : Step(1626): len = 552308, overlap = 94.25
PHY-3002 : Step(1627): len = 554562, overlap = 86.8438
PHY-3002 : Step(1628): len = 557537, overlap = 83.4375
PHY-3002 : Step(1629): len = 559606, overlap = 77.625
PHY-3002 : Step(1630): len = 561160, overlap = 78.9063
PHY-3002 : Step(1631): len = 565316, overlap = 77.4375
PHY-3002 : Step(1632): len = 568278, overlap = 77
PHY-3002 : Step(1633): len = 569293, overlap = 76.7813
PHY-3002 : Step(1634): len = 570193, overlap = 76.4063
PHY-3002 : Step(1635): len = 573216, overlap = 69.6875
PHY-3002 : Step(1636): len = 577436, overlap = 70.9063
PHY-3002 : Step(1637): len = 578096, overlap = 70.625
PHY-3002 : Step(1638): len = 578690, overlap = 66.9063
PHY-3002 : Step(1639): len = 580082, overlap = 65.6563
PHY-3002 : Step(1640): len = 581693, overlap = 64.0313
PHY-3002 : Step(1641): len = 581959, overlap = 63.2188
PHY-3002 : Step(1642): len = 582485, overlap = 61.9375
PHY-3002 : Step(1643): len = 582795, overlap = 60.9375
PHY-3002 : Step(1644): len = 583284, overlap = 59.5938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000339378
PHY-3002 : Step(1645): len = 584012, overlap = 59.3438
PHY-3002 : Step(1646): len = 586686, overlap = 61.0313
PHY-3002 : Step(1647): len = 591794, overlap = 57.0625
PHY-3002 : Step(1648): len = 593706, overlap = 54.2188
PHY-3002 : Step(1649): len = 594361, overlap = 56.5625
PHY-3002 : Step(1650): len = 596261, overlap = 56.5938
PHY-3002 : Step(1651): len = 597899, overlap = 54.0625
PHY-3002 : Step(1652): len = 599447, overlap = 51.6875
PHY-3002 : Step(1653): len = 601345, overlap = 53.4375
PHY-3002 : Step(1654): len = 602750, overlap = 50.6563
PHY-3002 : Step(1655): len = 604457, overlap = 53.1563
PHY-3002 : Step(1656): len = 606232, overlap = 51.2188
PHY-3002 : Step(1657): len = 607500, overlap = 50.4063
PHY-3002 : Step(1658): len = 608387, overlap = 49.8125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.040191s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (155.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.37891e+06, over cnt = 1466(4%), over = 2072, worst = 8
PHY-1002 : len = 1.38624e+06, over cnt = 1198(3%), over = 1568, worst = 8
PHY-1002 : len = 1.39341e+06, over cnt = 902(2%), over = 1156, worst = 5
PHY-1002 : len = 1.41098e+06, over cnt = 534(1%), over = 679, worst = 5
PHY-1002 : len = 1.41214e+06, over cnt = 280(0%), over = 343, worst = 4
PHY-1001 : End global iterations;  1.202599s wall, 1.734375s user + 0.000000s system = 1.734375s CPU (144.2%)

PHY-1001 : Congestion index: top1 = 83.75, top5 = 75.00, top10 = 70.00, top15 = 65.00.
PHY-3001 : End congestion estimation;  1.751779s wall, 2.281250s user + 0.000000s system = 2.281250s CPU (130.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8279 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.465925s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (100.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.32003e-05
PHY-3002 : Step(1659): len = 575838, overlap = 49.6563
PHY-3002 : Step(1660): len = 537785, overlap = 74.9063
PHY-3002 : Step(1661): len = 517488, overlap = 82.3125
PHY-3002 : Step(1662): len = 498538, overlap = 95.5313
PHY-3002 : Step(1663): len = 479285, overlap = 106.938
PHY-3002 : Step(1664): len = 460798, overlap = 121.531
PHY-3002 : Step(1665): len = 440409, overlap = 142.75
PHY-3002 : Step(1666): len = 421365, overlap = 167.063
PHY-3002 : Step(1667): len = 407814, overlap = 184.469
PHY-3002 : Step(1668): len = 395962, overlap = 197.688
PHY-3002 : Step(1669): len = 380862, overlap = 207.594
PHY-3002 : Step(1670): len = 373177, overlap = 212.5
PHY-3002 : Step(1671): len = 367936, overlap = 212.531
PHY-3002 : Step(1672): len = 361844, overlap = 209.281
PHY-3002 : Step(1673): len = 359513, overlap = 206.969
PHY-3002 : Step(1674): len = 357898, overlap = 197.781
PHY-3002 : Step(1675): len = 356656, overlap = 189.688
PHY-3002 : Step(1676): len = 357155, overlap = 188.594
PHY-3002 : Step(1677): len = 356506, overlap = 189.375
PHY-3002 : Step(1678): len = 356615, overlap = 188.969
PHY-3002 : Step(1679): len = 356686, overlap = 190.844
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.64006e-05
PHY-3002 : Step(1680): len = 368913, overlap = 173.813
PHY-3002 : Step(1681): len = 389667, overlap = 142.5
PHY-3002 : Step(1682): len = 390848, overlap = 135.781
PHY-3002 : Step(1683): len = 393214, overlap = 127.625
PHY-3002 : Step(1684): len = 395531, overlap = 116.156
PHY-3002 : Step(1685): len = 399842, overlap = 103.75
PHY-3002 : Step(1686): len = 402760, overlap = 93.5625
PHY-3002 : Step(1687): len = 404292, overlap = 87.9375
PHY-3002 : Step(1688): len = 405254, overlap = 85.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000132801
PHY-3002 : Step(1689): len = 424207, overlap = 59.25
PHY-3002 : Step(1690): len = 437565, overlap = 40.25
PHY-3002 : Step(1691): len = 444030, overlap = 33.4063
PHY-3002 : Step(1692): len = 449959, overlap = 31.4375
PHY-3002 : Step(1693): len = 455171, overlap = 29.9063
PHY-3002 : Step(1694): len = 457280, overlap = 29.7188
PHY-3002 : Step(1695): len = 458778, overlap = 25.9375
PHY-3002 : Step(1696): len = 460064, overlap = 22.4063
PHY-3002 : Step(1697): len = 458662, overlap = 23.9688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000265602
PHY-3002 : Step(1698): len = 475701, overlap = 5.875
PHY-3002 : Step(1699): len = 482689, overlap = 4.5625
PHY-3002 : Step(1700): len = 490551, overlap = 4.625
PHY-3002 : Step(1701): len = 501647, overlap = 2.78125
PHY-3002 : Step(1702): len = 502147, overlap = 4.4375
PHY-3002 : Step(1703): len = 502326, overlap = 6.28125
PHY-3002 : Step(1704): len = 501424, overlap = 6.90625
PHY-3002 : Step(1705): len = 499365, overlap = 9.03125
PHY-3002 : Step(1706): len = 498396, overlap = 9.21875
PHY-3002 : Step(1707): len = 499160, overlap = 8.71875
PHY-3002 : Step(1708): len = 501774, overlap = 7.6875
PHY-3002 : Step(1709): len = 505097, overlap = 6.75
PHY-3002 : Step(1710): len = 504171, overlap = 7.8125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000531205
PHY-3002 : Step(1711): len = 519768, overlap = 5.5625
PHY-3002 : Step(1712): len = 525174, overlap = 6.4375
PHY-3002 : Step(1713): len = 534791, overlap = 7.125
PHY-3002 : Step(1714): len = 545423, overlap = 5.90625
PHY-3002 : Step(1715): len = 549901, overlap = 5
PHY-3002 : Step(1716): len = 553002, overlap = 0.9375
PHY-3002 : Step(1717): len = 555196, overlap = 1.46875
PHY-3002 : Step(1718): len = 555424, overlap = 0.9375
PHY-3002 : Step(1719): len = 554915, overlap = 1.78125
PHY-3002 : Step(1720): len = 556175, overlap = 3.0625
PHY-3002 : Step(1721): len = 555119, overlap = 3.0625
PHY-3002 : Step(1722): len = 553802, overlap = 2.59375
PHY-3002 : Step(1723): len = 551948, overlap = 1.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00106241
PHY-3002 : Step(1724): len = 562315, overlap = 0.1875
PHY-3002 : Step(1725): len = 569030, overlap = 0.21875
PHY-3002 : Step(1726): len = 571489, overlap = 0
PHY-3002 : Step(1727): len = 576702, overlap = 0
PHY-3002 : Step(1728): len = 579468, overlap = 0
PHY-3002 : Step(1729): len = 580427, overlap = 0.15625
PHY-3002 : Step(1730): len = 579962, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.32814e+06, over cnt = 697(1%), over = 939, worst = 6
PHY-1002 : len = 1.33264e+06, over cnt = 421(1%), over = 554, worst = 6
PHY-1002 : len = 1.33373e+06, over cnt = 246(0%), over = 319, worst = 6
PHY-1002 : len = 1.3323e+06, over cnt = 156(0%), over = 210, worst = 6
PHY-1002 : len = 1.32436e+06, over cnt = 109(0%), over = 154, worst = 6
PHY-1001 : End global iterations;  1.004434s wall, 1.609375s user + 0.046875s system = 1.656250s CPU (164.9%)

PHY-1001 : Congestion index: top1 = 58.13, top5 = 51.25, top10 = 45.63, top15 = 41.25.
PHY-3001 : End congestion estimation;  1.598888s wall, 2.187500s user + 0.046875s system = 2.234375s CPU (139.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8279 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.465452s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (117.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000705905
PHY-3002 : Step(1731): len = 576368, overlap = 16.1875
PHY-3002 : Step(1732): len = 565802, overlap = 9.875
PHY-3002 : Step(1733): len = 555769, overlap = 13.0313
PHY-3002 : Step(1734): len = 544284, overlap = 9.15625
PHY-3002 : Step(1735): len = 534944, overlap = 11.875
PHY-3002 : Step(1736): len = 528260, overlap = 11.5
PHY-3002 : Step(1737): len = 521209, overlap = 14.2813
PHY-3002 : Step(1738): len = 515621, overlap = 12.7813
PHY-3002 : Step(1739): len = 510199, overlap = 13
PHY-3002 : Step(1740): len = 504686, overlap = 12.8438
PHY-3002 : Step(1741): len = 501925, overlap = 11.25
PHY-3002 : Step(1742): len = 499614, overlap = 13.6875
PHY-3002 : Step(1743): len = 497385, overlap = 14.0313
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00141181
PHY-3002 : Step(1744): len = 504962, overlap = 13.4688
PHY-3002 : Step(1745): len = 511568, overlap = 11.1875
PHY-3002 : Step(1746): len = 515979, overlap = 9.71875
PHY-3002 : Step(1747): len = 518361, overlap = 8.46875
PHY-3002 : Step(1748): len = 519172, overlap = 6.21875
PHY-3002 : Step(1749): len = 521249, overlap = 6.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00277908
PHY-3002 : Step(1750): len = 527146, overlap = 7.84375
PHY-3002 : Step(1751): len = 532284, overlap = 5.375
PHY-3002 : Step(1752): len = 537629, overlap = 7.0625
PHY-3002 : Step(1753): len = 541785, overlap = 5.3125
PHY-3002 : Step(1754): len = 543877, overlap = 7.03125
PHY-3002 : Step(1755): len = 545758, overlap = 6.3125
PHY-3002 : Step(1756): len = 549033, overlap = 6.4375
PHY-3002 : Step(1757): len = 549577, overlap = 5.75
PHY-3002 : Step(1758): len = 549949, overlap = 5.9375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00555816
PHY-3002 : Step(1759): len = 553484, overlap = 5.59375
PHY-3002 : Step(1760): len = 556273, overlap = 4.9375
PHY-3002 : Step(1761): len = 558573, overlap = 4.78125
PHY-3002 : Step(1762): len = 562341, overlap = 4.125
PHY-3002 : Step(1763): len = 564871, overlap = 3.46875
PHY-3002 : Step(1764): len = 565558, overlap = 4.15625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0108569
PHY-3002 : Step(1765): len = 566649, overlap = 3.125
PHY-3002 : Step(1766): len = 568368, overlap = 3.71875
PHY-3002 : Step(1767): len = 569860, overlap = 2.65625
PHY-3002 : Step(1768): len = 571946, overlap = 3.375
PHY-3002 : Step(1769): len = 573543, overlap = 2.40625
PHY-3002 : Step(1770): len = 575266, overlap = 3.03125
PHY-3002 : Step(1771): len = 577132, overlap = 1.625
PHY-3002 : Step(1772): len = 578500, overlap = 2.09375
PHY-3002 : Step(1773): len = 579623, overlap = 1.375
PHY-3002 : Step(1774): len = 581474, overlap = 1.90625
PHY-3002 : Step(1775): len = 582754, overlap = 1.21875
PHY-3002 : Step(1776): len = 583853, overlap = 1.75
PHY-3002 : Step(1777): len = 584222, overlap = 1.03125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.019105
PHY-3002 : Step(1778): len = 584782, overlap = 1.8125
PHY-3002 : Step(1779): len = 586674, overlap = 1
PHY-3002 : Step(1780): len = 588299, overlap = 1.71875
PHY-3002 : Step(1781): len = 588695, overlap = 1.0625
PHY-3002 : Step(1782): len = 589543, overlap = 1.78125
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 82.41 peak overflow 3.31
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.40038e+06, over cnt = 420(1%), over = 544, worst = 6
PHY-1002 : len = 1.40194e+06, over cnt = 282(0%), over = 365, worst = 6
PHY-1002 : len = 1.40169e+06, over cnt = 170(0%), over = 231, worst = 6
PHY-1002 : len = 1.40175e+06, over cnt = 110(0%), over = 163, worst = 6
PHY-1002 : len = 1.3983e+06, over cnt = 86(0%), over = 136, worst = 6
PHY-1001 : End global iterations;  0.959171s wall, 1.468750s user + 0.046875s system = 1.515625s CPU (158.0%)

PHY-1001 : Congestion index: top1 = 59.38, top5 = 50.63, top10 = 45.63, top15 = 41.25.
PHY-1001 : End incremental global routing;  1.539294s wall, 2.156250s user + 0.062500s system = 2.218750s CPU (144.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8279 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.453026s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (100.0%)

OPT-1001 : 21 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7712 has valid locations, 151 needs to be replaced
PHY-3001 : design contains 7932 instances, 5901 luts, 1754 seqs, 168 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 607089
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.32718e+06, over cnt = 477(1%), over = 607, worst = 6
PHY-1002 : len = 1.32896e+06, over cnt = 298(0%), over = 383, worst = 6
PHY-1002 : len = 1.3283e+06, over cnt = 165(0%), over = 231, worst = 6
PHY-1002 : len = 1.32784e+06, over cnt = 105(0%), over = 163, worst = 6
PHY-1002 : len = 1.32691e+06, over cnt = 82(0%), over = 136, worst = 6
PHY-1001 : End global iterations;  0.976356s wall, 1.609375s user + 0.031250s system = 1.640625s CPU (168.0%)

PHY-1001 : Congestion index: top1 = 58.13, top5 = 50.63, top10 = 45.63, top15 = 41.88.
PHY-3001 : End congestion estimation;  2.240664s wall, 2.859375s user + 0.031250s system = 2.890625s CPU (129.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8409 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.524898s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (104.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1783): len = 606544, overlap = 0
PHY-3002 : Step(1784): len = 606544, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.32604e+06, over cnt = 118(0%), over = 172, worst = 6
PHY-1002 : len = 1.3261e+06, over cnt = 97(0%), over = 151, worst = 6
PHY-1002 : len = 1.32575e+06, over cnt = 75(0%), over = 129, worst = 6
PHY-1002 : len = 1.32536e+06, over cnt = 66(0%), over = 119, worst = 6
PHY-1002 : len = 1.3249e+06, over cnt = 64(0%), over = 117, worst = 6
PHY-1001 : End global iterations;  0.630278s wall, 0.625000s user + 0.031250s system = 0.656250s CPU (104.1%)

PHY-1001 : Congestion index: top1 = 58.13, top5 = 50.63, top10 = 45.63, top15 = 41.25.
PHY-3001 : End congestion estimation;  1.182683s wall, 1.187500s user + 0.031250s system = 1.218750s CPU (103.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8409 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.516292s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (99.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00990576
PHY-3002 : Step(1785): len = 606393, overlap = 1.78125
PHY-3002 : Step(1786): len = 606393, overlap = 1.78125
PHY-3001 : Final: Len = 606393, Over = 1.78125
PHY-3001 : End incremental placement;  4.900760s wall, 5.531250s user + 0.187500s system = 5.718750s CPU (116.7%)

OPT-1001 : End high-fanout net optimization;  7.545731s wall, 8.796875s user + 0.265625s system = 9.062500s CPU (120.1%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.32731e+06, over cnt = 480(1%), over = 623, worst = 6
PHY-1002 : len = 1.32934e+06, over cnt = 307(0%), over = 398, worst = 6
PHY-1002 : len = 1.32831e+06, over cnt = 152(0%), over = 219, worst = 6
PHY-1002 : len = 1.32809e+06, over cnt = 101(0%), over = 160, worst = 6
PHY-1002 : len = 1.32708e+06, over cnt = 83(0%), over = 140, worst = 6
PHY-1001 : End global iterations;  1.005311s wall, 1.843750s user + 0.000000s system = 1.843750s CPU (183.4%)

PHY-1001 : Congestion index: top1 = 58.13, top5 = 50.63, top10 = 45.63, top15 = 41.88.
OPT-1001 : End congestion update;  1.603300s wall, 2.484375s user + 0.000000s system = 2.484375s CPU (155.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8409 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.440930s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (99.2%)

OPT-1001 : Start: WNS 1193 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 2077 TNS 0 NUM_FEPS 0 with 7 cells processed and 3548 slack improved
OPT-1001 : Iter 2: improved WNS 2492 TNS 0 NUM_FEPS 0 with 12 cells processed and 4262 slack improved
OPT-1001 : Iter 3: improved WNS 2592 TNS 0 NUM_FEPS 0 with 11 cells processed and 3012 slack improved
OPT-1001 : Iter 4: improved WNS 2692 TNS 0 NUM_FEPS 0 with 12 cells processed and 2330 slack improved
OPT-1001 : Iter 5: improved WNS 2792 TNS 0 NUM_FEPS 0 with 12 cells processed and 1998 slack improved
OPT-1001 : Iter 6: improved WNS 2992 TNS 0 NUM_FEPS 0 with 17 cells processed and 4261 slack improved
OPT-1001 : Iter 7: improved WNS 3024 TNS 0 NUM_FEPS 0 with 14 cells processed and 2346 slack improved
OPT-1001 : End global optimization;  3.751853s wall, 4.843750s user + 0.125000s system = 4.968750s CPU (132.4%)

OPT-1001 : End physical optimization;  11.305838s wall, 13.671875s user + 0.406250s system = 14.078125s CPU (124.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5901 LUT to BLE ...
SYN-4008 : Packed 5901 LUT and 716 SEQ to BLE.
SYN-4003 : Packing 1038 remaining SEQ's ...
SYN-4005 : Packed 1001 SEQ with LUT/SLICE
SYN-4006 : 4186 single LUT's are left
SYN-4006 : 37 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5938/6218 primitive instances ...
PHY-3001 : End packing;  1.207154s wall, 1.359375s user + 0.062500s system = 1.421875s CPU (117.8%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3723 instances
RUN-1001 : 1806 mslices, 1806 lslices, 63 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7924 nets
RUN-1001 : 3210 nets have 2 pins
RUN-1001 : 3314 nets have [3 - 5] pins
RUN-1001 : 832 nets have [6 - 10] pins
RUN-1001 : 291 nets have [11 - 20] pins
RUN-1001 : 274 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 3721 instances, 3612 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : After packing: Len = 630480, Over = 33.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.38252e+06, over cnt = 451(1%), over = 537, worst = 3
PHY-1002 : len = 1.38393e+06, over cnt = 291(0%), over = 338, worst = 3
PHY-1002 : len = 1.38221e+06, over cnt = 181(0%), over = 204, worst = 3
PHY-1002 : len = 1.38034e+06, over cnt = 127(0%), over = 143, worst = 2
PHY-1002 : len = 1.37913e+06, over cnt = 92(0%), over = 107, worst = 2
PHY-1001 : End global iterations;  1.003143s wall, 1.734375s user + 0.078125s system = 1.812500s CPU (180.7%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 51.25, top10 = 46.25, top15 = 42.50.
PHY-3001 : End congestion estimation;  2.838082s wall, 3.734375s user + 0.156250s system = 3.890625s CPU (137.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7878 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.487404s wall, 0.515625s user + 0.031250s system = 0.546875s CPU (112.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000193095
PHY-3002 : Step(1787): len = 612597, overlap = 36.25
PHY-3002 : Step(1788): len = 599050, overlap = 40
PHY-3002 : Step(1789): len = 590498, overlap = 36.5
PHY-3002 : Step(1790): len = 581895, overlap = 45.25
PHY-3002 : Step(1791): len = 575124, overlap = 47.75
PHY-3002 : Step(1792): len = 567713, overlap = 53
PHY-3002 : Step(1793): len = 562923, overlap = 58.75
PHY-3002 : Step(1794): len = 555909, overlap = 67.25
PHY-3002 : Step(1795): len = 549969, overlap = 73.75
PHY-3002 : Step(1796): len = 546839, overlap = 73.75
PHY-3002 : Step(1797): len = 539760, overlap = 86.5
PHY-3002 : Step(1798): len = 537404, overlap = 82.5
PHY-3002 : Step(1799): len = 534756, overlap = 78
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000386189
PHY-3002 : Step(1800): len = 552904, overlap = 62.5
PHY-3002 : Step(1801): len = 556140, overlap = 61
PHY-3002 : Step(1802): len = 560454, overlap = 53.25
PHY-3002 : Step(1803): len = 566354, overlap = 53.25
PHY-3002 : Step(1804): len = 570440, overlap = 46.25
PHY-3002 : Step(1805): len = 572161, overlap = 44.75
PHY-3002 : Step(1806): len = 576037, overlap = 42.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000766649
PHY-3002 : Step(1807): len = 588351, overlap = 35.25
PHY-3002 : Step(1808): len = 592412, overlap = 26.75
PHY-3002 : Step(1809): len = 597181, overlap = 27
PHY-3002 : Step(1810): len = 603066, overlap = 25.5
PHY-3002 : Step(1811): len = 608199, overlap = 25.25
PHY-3002 : Step(1812): len = 610256, overlap = 24.75
PHY-3002 : Step(1813): len = 612931, overlap = 26.5
PHY-3002 : Step(1814): len = 615918, overlap = 23.75
PHY-3002 : Step(1815): len = 618039, overlap = 25
PHY-3002 : Step(1816): len = 618887, overlap = 22.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0014864
PHY-3002 : Step(1817): len = 626553, overlap = 16.25
PHY-3002 : Step(1818): len = 629598, overlap = 14.75
PHY-3002 : Step(1819): len = 632810, overlap = 14
PHY-3002 : Step(1820): len = 636688, overlap = 10.75
PHY-3002 : Step(1821): len = 640931, overlap = 12.75
PHY-3002 : Step(1822): len = 641910, overlap = 10.75
PHY-3002 : Step(1823): len = 643358, overlap = 11.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00270768
PHY-3002 : Step(1824): len = 646704, overlap = 12.25
PHY-3002 : Step(1825): len = 650591, overlap = 12
PHY-3002 : Step(1826): len = 653659, overlap = 11.75
PHY-3002 : Step(1827): len = 655318, overlap = 12.5
PHY-3002 : Step(1828): len = 657468, overlap = 10.25
PHY-3002 : Step(1829): len = 659283, overlap = 10
PHY-3002 : Step(1830): len = 660336, overlap = 8.5
PHY-3002 : Step(1831): len = 662561, overlap = 8.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00511259
PHY-3002 : Step(1832): len = 665014, overlap = 8
PHY-3002 : Step(1833): len = 667348, overlap = 8.25
PHY-3002 : Step(1834): len = 669251, overlap = 8.75
PHY-3002 : Step(1835): len = 670712, overlap = 7.25
PHY-3002 : Step(1836): len = 671866, overlap = 7.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00828257
PHY-3002 : Step(1837): len = 673806, overlap = 6.5
PHY-3002 : Step(1838): len = 675425, overlap = 7
PHY-3002 : Step(1839): len = 676830, overlap = 6.75
PHY-3002 : Step(1840): len = 677821, overlap = 7
PHY-3002 : Step(1841): len = 678919, overlap = 7.5
PHY-3002 : Step(1842): len = 679816, overlap = 7.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  3.001944s wall, 2.125000s user + 1.937500s system = 4.062500s CPU (135.3%)

PHY-3001 : Trial Legalized: Len = 692362
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.54122e+06, over cnt = 378(1%), over = 434, worst = 3
PHY-1002 : len = 1.54217e+06, over cnt = 266(0%), over = 299, worst = 3
PHY-1002 : len = 1.5415e+06, over cnt = 199(0%), over = 221, worst = 3
PHY-1002 : len = 1.537e+06, over cnt = 107(0%), over = 118, worst = 3
PHY-1002 : len = 1.53185e+06, over cnt = 65(0%), over = 68, worst = 2
PHY-1001 : End global iterations;  1.040759s wall, 1.640625s user + 0.031250s system = 1.671875s CPU (160.6%)

PHY-1001 : Congestion index: top1 = 65.63, top5 = 55.63, top10 = 50.63, top15 = 45.63.
PHY-3001 : End congestion estimation;  1.716363s wall, 2.328125s user + 0.031250s system = 2.359375s CPU (137.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7878 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.496751s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (106.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000646006
PHY-3002 : Step(1843): len = 664002, overlap = 6.5
PHY-3002 : Step(1844): len = 655344, overlap = 8
PHY-3002 : Step(1845): len = 645829, overlap = 11.5
PHY-3002 : Step(1846): len = 640017, overlap = 10.75
PHY-3002 : Step(1847): len = 633665, overlap = 15.75
PHY-3002 : Step(1848): len = 628829, overlap = 20.25
PHY-3002 : Step(1849): len = 625297, overlap = 22.25
PHY-3002 : Step(1850): len = 622342, overlap = 22.5
PHY-3002 : Step(1851): len = 619528, overlap = 23.5
PHY-3002 : Step(1852): len = 617698, overlap = 24.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.027011s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (231.4%)

PHY-3001 : Legalized: Len = 627165, Over = 0
PHY-3001 : Spreading special nets. 9 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.020160s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (155.0%)

PHY-3001 : 14 instances has been re-located, deltaX = 0, deltaY = 8, maxDist = 1.
PHY-3001 : Final: Len = 627351, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.40909e+06, over cnt = 459(1%), over = 533, worst = 3
PHY-1002 : len = 1.41096e+06, over cnt = 290(0%), over = 330, worst = 3
PHY-1002 : len = 1.41015e+06, over cnt = 199(0%), over = 222, worst = 3
PHY-1002 : len = 1.40397e+06, over cnt = 85(0%), over = 90, worst = 2
PHY-1002 : len = 1.39983e+06, over cnt = 45(0%), over = 47, worst = 2
PHY-1001 : End global iterations;  1.017090s wall, 1.859375s user + 0.078125s system = 1.937500s CPU (190.5%)

PHY-1001 : Congestion index: top1 = 64.38, top5 = 55.00, top10 = 50.63, top15 = 45.63.
PHY-1001 : End incremental global routing;  1.667199s wall, 2.765625s user + 0.109375s system = 2.875000s CPU (172.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7878 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.476893s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (101.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.244953s wall, 4.390625s user + 0.109375s system = 4.500000s CPU (138.7%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.40909e+06, over cnt = 459(1%), over = 533, worst = 3
PHY-1002 : len = 1.41096e+06, over cnt = 290(0%), over = 330, worst = 3
PHY-1002 : len = 1.41015e+06, over cnt = 199(0%), over = 222, worst = 3
PHY-1002 : len = 1.40397e+06, over cnt = 85(0%), over = 90, worst = 2
PHY-1002 : len = 1.39983e+06, over cnt = 45(0%), over = 47, worst = 2
PHY-1001 : End global iterations;  0.998502s wall, 1.656250s user + 0.046875s system = 1.703125s CPU (170.6%)

PHY-1001 : Congestion index: top1 = 64.38, top5 = 55.00, top10 = 50.63, top15 = 45.63.
OPT-1001 : End congestion update;  1.632613s wall, 2.421875s user + 0.062500s system = 2.484375s CPU (152.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7878 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.400662s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (132.6%)

OPT-1001 : Start: WNS 1212 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3652 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3721 instances, 3612 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 629630, Over = 0
PHY-3001 : End spreading;  0.018426s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (84.8%)

PHY-3001 : Final: Len = 629630, Over = 0
PHY-3001 : End incremental legalization;  0.186172s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (125.9%)

OPT-1001 : Iter 1: improved WNS 1987 TNS 0 NUM_FEPS 0 with 11 cells processed and 3470 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3652 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3721 instances, 3612 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 630674, Over = 0
PHY-3001 : End spreading;  0.018330s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (170.5%)

PHY-3001 : Final: Len = 630674, Over = 0
PHY-3001 : End incremental legalization;  0.183635s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (102.1%)

OPT-1001 : Iter 2: improved WNS 2383 TNS 0 NUM_FEPS 0 with 7 cells processed and 2671 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3652 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3721 instances, 3612 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 634526, Over = 0
PHY-3001 : End spreading;  0.017164s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 634526, Over = 0
PHY-3001 : End incremental legalization;  0.182305s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (137.1%)

OPT-1001 : Iter 3: improved WNS 2783 TNS 0 NUM_FEPS 0 with 13 cells processed and 4264 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3652 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3721 instances, 3612 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 640628, Over = 0
PHY-3001 : End spreading;  0.018508s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (168.8%)

PHY-3001 : Final: Len = 640628, Over = 0
PHY-3001 : End incremental legalization;  0.192502s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (113.6%)

OPT-1001 : Iter 4: improved WNS 3040 TNS 0 NUM_FEPS 0 with 17 cells processed and 7157 slack improved
OPT-1001 : End path based optimization;  11.899518s wall, 12.921875s user + 0.140625s system = 13.062500s CPU (109.8%)

OPT-1001 : End physical optimization;  15.150299s wall, 17.421875s user + 0.250000s system = 17.671875s CPU (116.6%)

RUN-1003 : finish command "place" in  60.010998s wall, 102.984375s user + 12.140625s system = 115.125000s CPU (191.8%)

RUN-1004 : used memory is 1251 MB, reserved memory is 1394 MB, peak memory is 1867 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        75
  #input                   21
  #output                  43
  #inout                   11

Utilization Statistics
#lut                     6885   out of  19600   35.13%
#reg                     1771   out of  19600    9.04%
#le                      6922
  #lut only              5151   out of   6922   74.41%
  #reg only                37   out of   6922    0.53%
  #lut&reg               1734   out of   6922   25.05%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       63   out of    188   33.51%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO        INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
      en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR      OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS        OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]     OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]     OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]     OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]     OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]     OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]     OUTPUT        K11        LVCMOS33           8            NONE       NONE    
  LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD        OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS        OUTPUT        H13        LVCMOS33           8            NONE       NONE    
    LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR        OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]        OUTPUT        F16        LVCMOS33           8            NONE       NONE    
     LED[6]        OUTPUT        E16        LVCMOS33           8            NONE       NONE    
     LED[5]        OUTPUT        E13        LVCMOS33           8            NONE       NONE    
     LED[4]        OUTPUT        C16        LVCMOS33           8            NONE       NONE    
     LED[3]        OUTPUT        C15        LVCMOS33           8            NONE       NONE    
     LED[2]        OUTPUT        B16        LVCMOS33           8            NONE       NONE    
     LED[1]        OUTPUT        B15        LVCMOS33           8            NONE       NONE    
     LED[0]        OUTPUT        H16        LVCMOS33           8            N/A        NONE    
  PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz      OUTPUT        P10        LVCMOS33           8            N/A        NONE    
     Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       NONE    
    SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS        OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI       OUTPUT        F14        LVCMOS33           8            NONE       OREG    
     TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep         OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
     IO[7]          INOUT         H5        LVCMOS33           8            N/A        NONE    
     IO[6]          INOUT         F5        LVCMOS33           8            N/A        NONE    
     IO[5]          INOUT         F6        LVCMOS33           8            N/A        NONE    
     IO[4]          INOUT         C5        LVCMOS33           8            N/A        NONE    
     IO[3]          INOUT         A3        LVCMOS33           8            N/A        NONE    
     IO[2]          INOUT         B2        LVCMOS33           8            N/A        NONE    
     IO[1]          INOUT        F15        LVCMOS33           8           PULLUP      NONE    
     IO[0]          INOUT        D16        LVCMOS33           8           PULLUP      NONE    
  PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6922  |6729   |156    |1778   |37     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3723 instances
RUN-1001 : 1806 mslices, 1806 lslices, 63 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7924 nets
RUN-1001 : 3210 nets have 2 pins
RUN-1001 : 3314 nets have [3 - 5] pins
RUN-1001 : 832 nets have [6 - 10] pins
RUN-1001 : 291 nets have [11 - 20] pins
RUN-1001 : 274 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.42463e+06, over cnt = 485(1%), over = 562, worst = 3
PHY-1002 : len = 1.42649e+06, over cnt = 323(0%), over = 359, worst = 3
PHY-1002 : len = 1.42226e+06, over cnt = 154(0%), over = 165, worst = 3
PHY-1002 : len = 1.41045e+06, over cnt = 65(0%), over = 70, worst = 2
PHY-1002 : len = 1.37884e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.043216s wall, 1.656250s user + 0.031250s system = 1.687500s CPU (161.8%)

PHY-1001 : Congestion index: top1 = 65.63, top5 = 55.63, top10 = 50.63, top15 = 45.00.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7878 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 46 out of 7924 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7878 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 721 to 8
PHY-1001 : End pin swap;  0.366374s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (102.4%)

PHY-1001 : End global routing;  5.020233s wall, 5.640625s user + 0.046875s system = 5.687500s CPU (113.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 98640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.186082s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (100.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 114320, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End Routed; 0.276759s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (96.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 114320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.009577s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 96% nets.
PHY-1002 : len = 1.1617e+06, over cnt = 876(0%), over = 882, worst = 2
PHY-1001 : End Routed; 30.523478s wall, 50.593750s user + 0.609375s system = 51.203125s CPU (167.7%)

PHY-1001 : Update timing.....
PHY-1001 : 2677/7679(34%) critical/total net(s), WNS -5.687ns, TNS -1742.177ns, False end point 655.
PHY-1001 : End update timing;  2.029729s wall, 2.015625s user + 0.000000s system = 2.015625s CPU (99.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.16743e+06, over cnt = 434(0%), over = 435, worst = 2
PHY-1001 : End DR Iter 1; 1.528322s wall, 1.890625s user + 0.000000s system = 1.890625s CPU (123.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.17191e+06, over cnt = 103(0%), over = 103, worst = 1
PHY-1001 : End DR Iter 2; 1.078742s wall, 1.125000s user + 0.015625s system = 1.140625s CPU (105.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.17336e+06, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End DR Iter 3; 0.225741s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (103.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.17371e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.099244s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (126.0%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 1.17376e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.17376e+06
PHY-1001 : End DR Iter 5; 0.076854s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (101.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  40.646604s wall, 61.062500s user + 0.734375s system = 61.796875s CPU (152.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  46.110270s wall, 67.156250s user + 0.781250s system = 67.937500s CPU (147.3%)

RUN-1004 : used memory is 1311 MB, reserved memory is 1448 MB, peak memory is 1867 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        75
  #input                   21
  #output                  43
  #inout                   11

Utilization Statistics
#lut                     6885   out of  19600   35.13%
#reg                     1771   out of  19600    9.04%
#le                      6922
  #lut only              5151   out of   6922   74.41%
  #reg only                37   out of   6922    0.53%
  #lut&reg               1734   out of   6922   25.05%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       63   out of    188   33.51%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       7   out of     16   43.75%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO        INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
      en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR      OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS        OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]     OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]     OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]     OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]     OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]     OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]     OUTPUT        K11        LVCMOS33           8            NONE       NONE    
  LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD        OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS        OUTPUT        H13        LVCMOS33           8            NONE       NONE    
    LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR        OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]        OUTPUT        F16        LVCMOS33           8            NONE       NONE    
     LED[6]        OUTPUT        E16        LVCMOS33           8            NONE       NONE    
     LED[5]        OUTPUT        E13        LVCMOS33           8            NONE       NONE    
     LED[4]        OUTPUT        C16        LVCMOS33           8            NONE       NONE    
     LED[3]        OUTPUT        C15        LVCMOS33           8            NONE       NONE    
     LED[2]        OUTPUT        B16        LVCMOS33           8            NONE       NONE    
     LED[1]        OUTPUT        B15        LVCMOS33           8            NONE       NONE    
     LED[0]        OUTPUT        H16        LVCMOS33           8            N/A        NONE    
  PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz      OUTPUT        P10        LVCMOS33           8            N/A        NONE    
     Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       NONE    
    SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS        OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI       OUTPUT        F14        LVCMOS33           8            NONE       OREG    
     TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep         OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
     IO[7]          INOUT         H5        LVCMOS33           8            N/A        NONE    
     IO[6]          INOUT         F5        LVCMOS33           8            N/A        NONE    
     IO[5]          INOUT         F6        LVCMOS33           8            N/A        NONE    
     IO[4]          INOUT         C5        LVCMOS33           8            N/A        NONE    
     IO[3]          INOUT         A3        LVCMOS33           8            N/A        NONE    
     IO[2]          INOUT         B2        LVCMOS33           8            N/A        NONE    
     IO[1]          INOUT        F15        LVCMOS33           8           PULLUP      NONE    
     IO[0]          INOUT        D16        LVCMOS33           8           PULLUP      NONE    
  PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6922  |6729   |156    |1778   |37     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       3145  
    #2         2       2061  
    #3         3       793   
    #4         4       459   
    #5        5-10     883   
    #6       11-50     491   
    #7       51-100     19   
  Average     3.76           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  3.430960s wall, 3.328125s user + 0.109375s system = 3.437500s CPU (100.2%)

RUN-1004 : used memory is 1311 MB, reserved memory is 1448 MB, peak memory is 1867 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 33, tpin num: 38994, tnet num: 7878, tinst num: 3721, tnode num: 43967, tedge num: 65994.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.222253s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (103.5%)

RUN-1004 : used memory is 1315 MB, reserved memory is 1448 MB, peak memory is 1867 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 7878 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 7 (5 unconstrainted).
TMR-5009 WARNING: No clock constraint on 5 clock net(s): 
	LED_Interface/light_clk
	Pwm_CLK
	QN_REF24MHz_pad
	keyboard/scan_clk
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  2.267660s wall, 2.250000s user + 0.046875s system = 2.296875s CPU (101.3%)

RUN-1004 : used memory is 1656 MB, reserved memory is 1783 MB, peak memory is 1867 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3723
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7924, pip num: 94201
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 2997 valid insts, and 250363 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000" in  12.334460s wall, 88.765625s user + 0.171875s system = 88.937500s CPU (721.0%)

RUN-1004 : used memory is 1749 MB, reserved memory is 1876 MB, peak memory is 1867 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.713723s wall, 1.875000s user + 0.109375s system = 1.984375s CPU (115.8%)

RUN-1004 : used memory is 1862 MB, reserved memory is 1979 MB, peak memory is 1867 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.164565s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (1.7%)

RUN-1004 : used memory is 1892 MB, reserved memory is 2011 MB, peak memory is 1892 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.369676s wall, 2.109375s user + 0.156250s system = 2.265625s CPU (24.2%)

RUN-1004 : used memory is 1850 MB, reserved memory is 1969 MB, peak memory is 1892 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 92 in ../rtl/CortexM0_SoC.v(132)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 66 in ../rtl/CortexM0_SoC.v(212)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 92 in ../rtl/CortexM0_SoC.v(132)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 66 in ../rtl/CortexM0_SoC.v(212)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(272)
HDL-5007 WARNING: port 'HRDATA' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(971)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module key_16 in key_16.v(23)
HDL-1007 : elaborate module bzmusic_ctrl in ../rtl/out/bzmusic_ctrl.v(1)
HDL-1007 : elaborate module addr_cnt in ../rtl/out/addr_cnt.v(2)
HDL-1007 : elaborate module BlockROM1(ADDR_WIDTH=8) in ../rtl/out/BlockROM1.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM1.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(105)
HDL-1007 : elaborate module BlockROM2(ADDR_WIDTH=8) in ../rtl/out/BlockROM2.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM2.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(116)
HDL-1007 : elaborate module BlockROM3(ADDR_WIDTH=8) in ../rtl/out/BlockROM3.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM3.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(127)
HDL-1007 : elaborate module AND in ../rtl/out/AND.v(23)
HDL-1007 : elaborate module tune_decoder in ../rtl/out/tune_decoder.v(1)
HDL-1007 : elaborate module tune_pwm in ../rtl/out/tune_pwm.v(1)
HDL-1007 : elaborate module beat_decoder in ../rtl/out/beat_decoder.v(1)
HDL-1007 : elaborate module beat_cnt in ../rtl/out/beat_cnt.v(1)
HDL-1007 : elaborate module Keyboard in ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v(1)
HDL-1007 : elaborate module PLL in ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in E:/TD/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=4,CLKC0_DIV=6,CLKC1_DIV=50,CLKC2_DIV=75,CLKC3_DIV=50,CLKC4_DIV=48,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=5,CLKC1_CPHASE=49,CLKC2_CPHASE=74,CLKC3_CPHASE=49,CLKC4_CPHASE=47,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/TD/arch/eagle_macro.v(930)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(700)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(757)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_PAJ_IIC in AHBlite_PAJ_IIC.v(1)
HDL-1007 : elaborate module AHBlite_SPI in ../rtl/AHBlite_SPI.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-1007 : elaborate module AHBlite_LCD in ../lcd/AHBlite_LCD.v(1)
HDL-1007 : elaborate module LCD_INI in ../lcd/LCD_INI.v(1)
HDL-1007 : elaborate module WriteCtrl in ../lcd/WriteCtrl.v(1)
HDL-1007 : elaborate module AddrIni in ../lcd/AddrIni.v(1)
HDL-1007 : elaborate module BlockROM16 in ../lcd/BlockROM16.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM16.v(10)
HDL-1007 : elaborate module BlockROM9 in ../lcd/BlockROM9.v(1)
HDL-5007 WARNING: entry size 4 at F:/jichuangsai/week_yizhi/lcd/sign.txt:1 does not match memory width 1 in ../lcd/BlockROM9.v(13)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM9.v(10)
HDL-5007 WARNING: net 'HREADYOUT_P4' does not have a driver in ../rtl/CortexM0_SoC.v(405)
HDL-5007 WARNING: net 'HRDATA_P4[31]' does not have a driver in ../rtl/CortexM0_SoC.v(406)
HDL-5007 WARNING: net 'HRESP_P4' does not have a driver in ../rtl/CortexM0_SoC.v(407)
HDL-5007 WARNING: net 'HREADYOUT_P9' does not have a driver in ../rtl/CortexM0_SoC.v(475)
HDL-5007 WARNING: net 'HRDATA_P9[31]' does not have a driver in ../rtl/CortexM0_SoC.v(476)
HDL-5007 WARNING: net 'HRESP_P9' does not have a driver in ../rtl/CortexM0_SoC.v(477)
HDL-5007 WARNING: net 'HRDATA_P10[31]' does not have a driver in ../rtl/CortexM0_SoC.v(491)
HDL-5007 WARNING: net 'HRESP_P10' does not have a driver in ../rtl/CortexM0_SoC.v(492)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 7 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  3.032246s wall, 2.984375s user + 0.046875s system = 3.031250s CPU (100.0%)

RUN-1004 : used memory is 1014 MB, reserved memory is 1137 MB, peak memory is 1892 MB
RUN-1002 : start command "read_adc ../M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[0]   LOCATION = D16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[1]   LOCATION = F15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_BL_CTR   LOCATION = M11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_CS   LOCATION = K12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[0]   LOCATION = J11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[10]   LOCATION = K11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[11]   LOCATION = P16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[12]   LOCATION = M13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[13]   LOCATION = P15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[14]   LOCATION = M15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[15]   LOCATION = L12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[1]   LOCATION = P14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[2]   LOCATION = K15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[3]   LOCATION = L16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[4]   LOCATION = J14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[5]   LOCATION = M16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[6]   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[7]   LOCATION = N16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[8]   LOCATION = L14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[9]   LOCATION = N14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RD   LOCATION = H15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RS   LOCATION = H13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RST   LOCATION = M14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_WR   LOCATION = L13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[1]   LOCATION = B15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SCL   LOCATION = D8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SDA   LOCATION = C7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CLK   LOCATION = D14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CS   LOCATION = E15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_IRQ   LOCATION = H14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MISO   LOCATION = G14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MOSI   LOCATION = F14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = H11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en2   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en3   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[4]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[5]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[6]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[7]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test   LOCATION = B14; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin IO[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
USR-6010 WARNING: ADC constraints: pin key[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AND"
SYN-1012 : SanityCheck: Model "BlockROM1(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM2(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM3(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "LCD_INI"
SYN-1012 : SanityCheck: Model "AddrIni"
SYN-1012 : SanityCheck: Model "BlockROM16"
SYN-1012 : SanityCheck: Model "BlockROM9"
SYN-1012 : SanityCheck: Model "WriteCtrl"
SYN-1012 : SanityCheck: Model "AHBlite_LCD"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_PAJ_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "AHBlite_SPI"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "addr_cnt"
SYN-1012 : SanityCheck: Model "beat_cnt"
SYN-1012 : SanityCheck: Model "beat_decoder"
SYN-1012 : SanityCheck: Model "bzmusic_ctrl"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "Keyboard"
SYN-1012 : SanityCheck: Model "key_16"
SYN-1012 : SanityCheck: Model "tune_decoder"
SYN-1012 : SanityCheck: Model "tune_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1043 : Mark AHBlite_PAJ_IIC as IO macro for instance u36
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 15 instances.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 5 instances.
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AND
SYN-1011 : Flatten model BlockROM1(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM2(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM3(ADDR_WIDTH=8)
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model LCD_INI
SYN-1011 : Flatten model AddrIni
SYN-1011 : Flatten model BlockROM16
SYN-1011 : Flatten model BlockROM9
SYN-1011 : Flatten model WriteCtrl
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model AHBlite_LCD
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_PAJ_IIC
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model AHBlite_SPI
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model addr_cnt
SYN-1011 : Flatten model beat_cnt
SYN-1011 : Flatten model beat_decoder
SYN-1011 : Flatten model bzmusic_ctrl
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model Keyboard
SYN-1011 : Flatten model key_16
SYN-1011 : Flatten model tune_decoder
SYN-1011 : Flatten model tune_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 73 instances.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[0]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[0]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[10]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[10]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[11]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[11]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[12]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[12]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[13]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[13]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[14]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[14]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[15]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[15]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[16]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[16]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[17]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[17]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[18]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[18]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[19]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[19]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[1]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[1]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[20]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[20]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[21]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[21]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[22]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[22]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[23]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[23]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[24]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[24]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[25]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[25]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[26]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[26]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[27]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[27]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[28]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[28]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[29]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[29]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[2]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[2]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[30]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[30]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[31]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[31]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[3]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[3]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[4]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[4]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[5]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[5]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[6]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[6]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[7]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[7]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[8]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[8]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[9]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[9]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[0]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[0]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[10]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[10]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[11]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[11]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[12]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[12]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[13]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[13]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[14]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[14]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[15]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[15]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[16]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[16]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[17]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[17]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[18]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[18]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[19]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[19]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[1]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[1]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[20]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[20]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[21]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[21]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[22]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[22]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[23]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[23]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[24]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[24]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[25]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[25]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[26]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[26]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[27]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[27]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[28]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[28]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[29]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[29]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[2]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[2]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[30]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[30]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[31]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[31]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[3]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[3]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[4]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[4]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[5]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[5]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[6]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[6]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[7]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[7]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[8]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[8]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[9]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[9]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[0]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[0]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[10]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[10]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[11]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[11]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[12]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[12]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[13]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[13]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[14]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[14]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[15]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[15]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[16]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[16]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[17]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[17]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[18]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[18]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[19]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[19]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[1]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[1]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[20]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[20]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[21]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[21]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[22]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[22]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[23]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[23]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[24]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[24]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[25]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[25]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[26]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[26]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[27]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[27]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[28]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[28]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[29]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[29]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[2]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[2]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[30]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[30]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[31]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[31]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[3]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[3]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[4]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[4]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[5]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[5]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[6]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[6]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[7]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[7]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[8]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[8]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[9]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[9]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P4" in ../rtl/CortexM0_SoC.v(405)
SYN-5014 WARNING: the net's pin: pin "HREADYOUT_P4" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P9" in ../rtl/CortexM0_SoC.v(475)
SYN-5014 WARNING: the net's pin: pin "HREADYOUT_P9" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P10" in ../rtl/CortexM0_SoC.v(492)
SYN-5014 WARNING: the net's pin: pin "HRESP_P10" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P4" in ../rtl/CortexM0_SoC.v(407)
SYN-5014 WARNING: the net's pin: pin "HRESP_P4" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P9" in ../rtl/CortexM0_SoC.v(477)
SYN-5014 WARNING: the net's pin: pin "HRESP_P9" in ../rtl/CortexM0_SoC.v(493)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 24569/2016 useful/useless nets, 23142/983 useful/useless insts
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 95 onehot mux instances.
SYN-1020 : Optimized 102 distributor mux.
SYN-5043 WARNING: Register "bzmusic_ctrl/state[0]" in ../rtl/out/bzmusic_ctrl.v(11) is described with both an asynchronous reset/set and an initialization value of the opposite polarity.
SYN-1016 : Merged 115 instances.
SYN-1015 : Optimize round 1, 3743 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 24278/61 useful/useless nets, 22900/202 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     bzmusic_ctrl/reg0_b2
SYN-1015 : Optimize round 2, 257 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1032 : 24273/2 useful/useless nets, 22895/0 useful/useless insts
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1016 : Merged 459 instances.
SYN-1015 : Optimize round 1, 483 better
SYN-1014 : Optimize round 2
SYN-1032 : 357/44 useful/useless nets, 197/12 useful/useless insts
SYN-1015 : Optimize round 2, 150 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 130 inv instances.
SYN-1032 : 21033/365 useful/useless nets, 20797/311 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 3883 better
SYN-1014 : Optimize round 2
SYN-1032 : 20051/1 useful/useless nets, 19815/6 useful/useless insts
SYN-1015 : Optimize round 2, 7 better
SYN-1014 : Optimize round 3
SYN-1032 : 20046/0 useful/useless nets, 19810/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  5.270673s wall, 5.078125s user + 0.234375s system = 5.312500s CPU (100.8%)

RUN-1004 : used memory is 1020 MB, reserved memory is 1145 MB, peak memory is 1892 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        75
  #input                   21
  #output                  43
  #inout                   11

Gate Statistics
#Basic gates            20703
  #and                   9752
  #nand                     0
  #or                    2110
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6504
  #bufif1                   3
  #MX21                   595
  #FADD                     0
  #DFF                   1666
  #LATCH                    0
#MACRO_ADD                 26
#MACRO_EQ                 143
#MACRO_MULT                 1
#MACRO_MUX                290

Report Hierarchy Area:
+-------------------------------------------------------------+
|Instance       |Module               |gates  |seq    |macros |
+-------------------------------------------------------------+
|top            |CortexM0_SoC         |19037  |1666   |185    |
|  Interconncet |AHBlite_Interconnect |163    |11     |21     |
|  u_logic      |cortexm0ds_logic     |18465  |1300   |14     |
+-------------------------------------------------------------+

RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  2.240693s wall, 2.171875s user + 0.078125s system = 2.250000s CPU (100.4%)

RUN-1004 : used memory is 1027 MB, reserved memory is 1152 MB, peak memory is 1892 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 63 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "BlockROM1/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM2/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM3/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Data/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Flag/ram_mem0"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 22258/3 useful/useless nets, 21282/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 399 instances.
SYN-2501 : Optimize round 1, 1142 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 19 macro adder
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 1 ROM instances
SYN-1019 : Optimized 27 mux instances.
SYN-1016 : Merged 29 instances.
SYN-1032 : 23191/39 useful/useless nets, 22232/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 184 instances.
SYN-2501 : Optimize round 1, 470 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20139/68 useful/useless nets, 19815/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20573/2 useful/useless nets, 20317/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21210/4 useful/useless nets, 20954/4 useful/useless insts
SYN-1032 : 23676/150 useful/useless nets, 22707/140 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 33, tpin num: 73544, tnet num: 23704, tinst num: 22713, tnode num: 101947, tedge num: 113184.
TMR-2508 : Levelizing timing graph completed, there are 281 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 23704 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 611 (3.29), #lev = 13 (3.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 610 (3.24), #lev = 12 (3.90)
SYN-3001 : Logic optimization runtime opt =   0.09 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1402 instances into 623 LUTs, name keeping = 64%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 98 (3.71), #lev = 5 (3.24)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 87 (4.03), #lev = 5 (3.11)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 22764.00 sec
SYN-3001 : Mapper mapped 297 instances into 87 LUTs, name keeping = 57%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5145 (3.99), #lev = 20 (8.13)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5174 (3.91), #lev = 18 (7.78)
SYN-3001 : Logic optimization runtime opt =   1.11 sec, map = 22764.19 sec
SYN-3001 : Mapper mapped 18818 instances into 5174 LUTs, name keeping = 31%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        75
  #input                   21
  #output                  43
  #inout                   11

LUT Statistics
#Total_luts              6295
  #lut4                  4057
  #lut5                  1826
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             412

Utilization Statistics
#lut                     6295   out of  19600   32.12%
#reg                     1658   out of  19600    8.46%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       63   out of    188   33.51%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+-----------------------------------------------------------------------------+
|Instance       |Module               |lut    |ripple |seq    |bram   |dsp    |
+-----------------------------------------------------------------------------+
|top            |CortexM0_SoC         |5883   |412    |1665   |37     |3      |
|  Interconncet |AHBlite_Interconnect |87     |0      |11     |0      |0      |
|  u_logic      |cortexm0ds_logic     |5174   |173    |1299   |0      |3      |
+-----------------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 9028/0 useful/useless nets, 8071/1 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 348 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 102 adder to BLE ...
SYN-4008 : Packed 102 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "AHBlite_Interconnect" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 11 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1299 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  19.160203s wall, 19.218750s user + 0.796875s system = 20.015625s CPU (104.5%)

RUN-1004 : used memory is 1157 MB, reserved memory is 1245 MB, peak memory is 1892 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 3 instances.
RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  2.872925s wall, 2.718750s user + 0.156250s system = 2.875000s CPU (100.1%)

RUN-1004 : used memory is 1165 MB, reserved memory is 1253 MB, peak memory is 1892 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net Pwm_CLK driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net QN_REF24MHz_pad is clkc1 of pll CLK_gen/pll_inst.
SYN-4027 : Net clk is clkc4 of pll CLK_gen/pll_inst.
SYN-4019 : Net System_clk_pad is refclk of pll CLK_gen/pll_inst.
SYN-4020 : Net System_clk_pad is fbclk of pll CLK_gen/pll_inst.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4024 : Net "keyboard/scan_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net Pwm_CLK as clock net
SYN-4025 : Tag rtl::Net QN_REF24MHz_pad as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net clk as clock net
SYN-4025 : Tag rtl::Net keyboard/scan_clk as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
SYN-4015 : Create BUFG instance for clk Net keyboard/scan_clk to drive 5 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7802 instances
RUN-1001 : 5882 luts, 1641 seqs, 101 mslices, 67 lslices, 63 pads, 37 brams, 3 dsps
RUN-1001 : There are total 8323 nets
RUN-1001 : 4281 nets have 2 pins
RUN-1001 : 2935 nets have [3 - 5] pins
RUN-1001 : 702 nets have [6 - 10] pins
RUN-1001 : 212 nets have [11 - 20] pins
RUN-1001 : 178 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7800 instances, 5882 luts, 1641 seqs, 168 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 33, tpin num: 37825, tnet num: 8277, tinst num: 7800, tnode num: 43172, tedge num: 61446.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8277 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.058428s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (101.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.85575e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7800.
PHY-3001 : End clustering;  0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1853): len = 1.61975e+06, overlap = 90
PHY-3002 : Step(1854): len = 1.46173e+06, overlap = 90
PHY-3002 : Step(1855): len = 1.34857e+06, overlap = 92.8438
PHY-3002 : Step(1856): len = 1.24446e+06, overlap = 90.7188
PHY-3002 : Step(1857): len = 1.22839e+06, overlap = 95.2188
PHY-3002 : Step(1858): len = 1.21314e+06, overlap = 99.3125
PHY-3002 : Step(1859): len = 1.19719e+06, overlap = 97.625
PHY-3002 : Step(1860): len = 1.18502e+06, overlap = 98.375
PHY-3002 : Step(1861): len = 1.06882e+06, overlap = 144.156
PHY-3002 : Step(1862): len = 944780, overlap = 159.469
PHY-3002 : Step(1863): len = 924160, overlap = 165.969
PHY-3002 : Step(1864): len = 882431, overlap = 176.219
PHY-3002 : Step(1865): len = 849531, overlap = 184.188
PHY-3002 : Step(1866): len = 834151, overlap = 189.125
PHY-3002 : Step(1867): len = 827431, overlap = 190.375
PHY-3002 : Step(1868): len = 817592, overlap = 196.313
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.53172e-05
PHY-3002 : Step(1869): len = 826682, overlap = 196.313
PHY-3002 : Step(1870): len = 823201, overlap = 187.563
PHY-3002 : Step(1871): len = 821035, overlap = 172.219
PHY-3002 : Step(1872): len = 817706, overlap = 168
PHY-3002 : Step(1873): len = 814275, overlap = 162.625
PHY-3002 : Step(1874): len = 808037, overlap = 156.625
PHY-3002 : Step(1875): len = 801270, overlap = 161.125
PHY-3002 : Step(1876): len = 797104, overlap = 153.438
PHY-3002 : Step(1877): len = 791371, overlap = 154.906
PHY-3002 : Step(1878): len = 783835, overlap = 151.906
PHY-3002 : Step(1879): len = 778478, overlap = 151.469
PHY-3002 : Step(1880): len = 774021, overlap = 153.469
PHY-3002 : Step(1881): len = 766519, overlap = 141.938
PHY-3002 : Step(1882): len = 758575, overlap = 142.969
PHY-3002 : Step(1883): len = 754424, overlap = 140.625
PHY-3002 : Step(1884): len = 748540, overlap = 139.563
PHY-3002 : Step(1885): len = 736284, overlap = 137.781
PHY-3002 : Step(1886): len = 729950, overlap = 137.25
PHY-3002 : Step(1887): len = 727130, overlap = 136.313
PHY-3002 : Step(1888): len = 671525, overlap = 134.344
PHY-3002 : Step(1889): len = 649308, overlap = 148.813
PHY-3002 : Step(1890): len = 640128, overlap = 150.625
PHY-3002 : Step(1891): len = 637207, overlap = 148.375
PHY-3002 : Step(1892): len = 634995, overlap = 151.188
PHY-3002 : Step(1893): len = 629840, overlap = 144.625
PHY-3002 : Step(1894): len = 619519, overlap = 143.844
PHY-3002 : Step(1895): len = 616920, overlap = 140
PHY-3002 : Step(1896): len = 613699, overlap = 141.719
PHY-3002 : Step(1897): len = 609547, overlap = 142.031
PHY-3002 : Step(1898): len = 603022, overlap = 140.563
PHY-3002 : Step(1899): len = 599326, overlap = 141.844
PHY-3002 : Step(1900): len = 595717, overlap = 140.844
PHY-3002 : Step(1901): len = 589869, overlap = 147.344
PHY-3002 : Step(1902): len = 585739, overlap = 148.188
PHY-3002 : Step(1903): len = 580941, overlap = 146.75
PHY-3002 : Step(1904): len = 578372, overlap = 145.969
PHY-3002 : Step(1905): len = 574743, overlap = 144.906
PHY-3002 : Step(1906): len = 570150, overlap = 141.406
PHY-3002 : Step(1907): len = 563673, overlap = 140.469
PHY-3002 : Step(1908): len = 561168, overlap = 142.094
PHY-3002 : Step(1909): len = 558219, overlap = 144.281
PHY-3002 : Step(1910): len = 548923, overlap = 149.156
PHY-3002 : Step(1911): len = 540844, overlap = 158.281
PHY-3002 : Step(1912): len = 538889, overlap = 159.563
PHY-3002 : Step(1913): len = 537172, overlap = 154.594
PHY-3002 : Step(1914): len = 534497, overlap = 155.656
PHY-3002 : Step(1915): len = 531174, overlap = 156.688
PHY-3002 : Step(1916): len = 526458, overlap = 160.969
PHY-3002 : Step(1917): len = 524613, overlap = 160.531
PHY-3002 : Step(1918): len = 522368, overlap = 161.531
PHY-3002 : Step(1919): len = 520327, overlap = 163.25
PHY-3002 : Step(1920): len = 514168, overlap = 161.594
PHY-3002 : Step(1921): len = 509901, overlap = 169
PHY-3002 : Step(1922): len = 508183, overlap = 170.844
PHY-3002 : Step(1923): len = 506244, overlap = 173.406
PHY-3002 : Step(1924): len = 503231, overlap = 182.719
PHY-3002 : Step(1925): len = 500175, overlap = 181.531
PHY-3002 : Step(1926): len = 497450, overlap = 180.5
PHY-3002 : Step(1927): len = 494643, overlap = 181.313
PHY-3002 : Step(1928): len = 491999, overlap = 176.594
PHY-3002 : Step(1929): len = 489830, overlap = 180.969
PHY-3002 : Step(1930): len = 484573, overlap = 184.25
PHY-3002 : Step(1931): len = 481689, overlap = 184.406
PHY-3002 : Step(1932): len = 479917, overlap = 186.594
PHY-3002 : Step(1933): len = 477538, overlap = 186.406
PHY-3002 : Step(1934): len = 471556, overlap = 183.625
PHY-3002 : Step(1935): len = 469352, overlap = 183.375
PHY-3002 : Step(1936): len = 467669, overlap = 182.656
PHY-3002 : Step(1937): len = 465863, overlap = 182.469
PHY-3002 : Step(1938): len = 463095, overlap = 189.688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.06344e-05
PHY-3002 : Step(1939): len = 465712, overlap = 178.594
PHY-3002 : Step(1940): len = 468108, overlap = 174.969
PHY-3002 : Step(1941): len = 474063, overlap = 172.406
PHY-3002 : Step(1942): len = 481018, overlap = 168.031
PHY-3002 : Step(1943): len = 482640, overlap = 163.313
PHY-3002 : Step(1944): len = 483953, overlap = 158.094
PHY-3002 : Step(1945): len = 487156, overlap = 147.969
PHY-3002 : Step(1946): len = 489117, overlap = 143.219
PHY-3002 : Step(1947): len = 491151, overlap = 140.594
PHY-3002 : Step(1948): len = 493601, overlap = 131.469
PHY-3002 : Step(1949): len = 498454, overlap = 127.219
PHY-3002 : Step(1950): len = 499617, overlap = 121.219
PHY-3002 : Step(1951): len = 499558, overlap = 118.906
PHY-3002 : Step(1952): len = 499382, overlap = 120.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000165372
PHY-3002 : Step(1953): len = 501040, overlap = 117.406
PHY-3002 : Step(1954): len = 505228, overlap = 111.688
PHY-3002 : Step(1955): len = 516810, overlap = 109.969
PHY-3002 : Step(1956): len = 519381, overlap = 102.188
PHY-3002 : Step(1957): len = 520095, overlap = 98.5
PHY-3002 : Step(1958): len = 521951, overlap = 93.5938
PHY-3002 : Step(1959): len = 524029, overlap = 89.5625
PHY-3002 : Step(1960): len = 525925, overlap = 87.0938
PHY-3002 : Step(1961): len = 528581, overlap = 90.0625
PHY-3002 : Step(1962): len = 534528, overlap = 84.1875
PHY-3002 : Step(1963): len = 537038, overlap = 86.9688
PHY-3002 : Step(1964): len = 537976, overlap = 83.1875
PHY-3002 : Step(1965): len = 539083, overlap = 80.1875
PHY-3002 : Step(1966): len = 540905, overlap = 80
PHY-3002 : Step(1967): len = 543968, overlap = 78.125
PHY-3002 : Step(1968): len = 544802, overlap = 76.8125
PHY-3002 : Step(1969): len = 545824, overlap = 73.9375
PHY-3002 : Step(1970): len = 546697, overlap = 72.8125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000284428
PHY-3002 : Step(1971): len = 547501, overlap = 72.0938
PHY-3002 : Step(1972): len = 549634, overlap = 74.25
PHY-3002 : Step(1973): len = 553682, overlap = 70.75
PHY-3002 : Step(1974): len = 555659, overlap = 72
PHY-3002 : Step(1975): len = 557732, overlap = 71.0938
PHY-3002 : Step(1976): len = 559881, overlap = 68.0625
PHY-3002 : Step(1977): len = 561942, overlap = 67.625
PHY-3002 : Step(1978): len = 563825, overlap = 67.8125
PHY-3002 : Step(1979): len = 566614, overlap = 66.9375
PHY-3002 : Step(1980): len = 568192, overlap = 67.2188
PHY-3002 : Step(1981): len = 569843, overlap = 65.2188
PHY-3002 : Step(1982): len = 572483, overlap = 67.25
PHY-3002 : Step(1983): len = 574723, overlap = 62.5313
PHY-3002 : Step(1984): len = 575760, overlap = 64.625
PHY-3002 : Step(1985): len = 577338, overlap = 63.375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.057371s wall, 0.031250s user + 0.062500s system = 0.093750s CPU (163.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.2876e+06, over cnt = 1526(4%), over = 2164, worst = 6
PHY-1002 : len = 1.29477e+06, over cnt = 1270(3%), over = 1638, worst = 5
PHY-1002 : len = 1.30388e+06, over cnt = 955(2%), over = 1194, worst = 5
PHY-1002 : len = 1.32556e+06, over cnt = 564(1%), over = 694, worst = 4
PHY-1002 : len = 1.33458e+06, over cnt = 300(0%), over = 391, worst = 4
PHY-1001 : End global iterations;  1.291597s wall, 1.953125s user + 0.000000s system = 1.953125s CPU (151.2%)

PHY-1001 : Congestion index: top1 = 84.38, top5 = 76.88, top10 = 70.00, top15 = 63.75.
PHY-3001 : End congestion estimation;  1.922070s wall, 2.609375s user + 0.000000s system = 2.609375s CPU (135.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8277 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.502790s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (99.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.96148e-05
PHY-3002 : Step(1986): len = 552645, overlap = 58.8438
PHY-3002 : Step(1987): len = 517894, overlap = 83.875
PHY-3002 : Step(1988): len = 497973, overlap = 95.0938
PHY-3002 : Step(1989): len = 477800, overlap = 107.344
PHY-3002 : Step(1990): len = 455901, overlap = 129.5
PHY-3002 : Step(1991): len = 434708, overlap = 149.688
PHY-3002 : Step(1992): len = 418184, overlap = 171.563
PHY-3002 : Step(1993): len = 406184, overlap = 189.156
PHY-3002 : Step(1994): len = 391445, overlap = 210.219
PHY-3002 : Step(1995): len = 382721, overlap = 219.719
PHY-3002 : Step(1996): len = 372079, overlap = 229.625
PHY-3002 : Step(1997): len = 364127, overlap = 234.844
PHY-3002 : Step(1998): len = 359650, overlap = 232.156
PHY-3002 : Step(1999): len = 355039, overlap = 227.063
PHY-3002 : Step(2000): len = 352838, overlap = 225
PHY-3002 : Step(2001): len = 351968, overlap = 219.063
PHY-3002 : Step(2002): len = 350947, overlap = 216.844
PHY-3002 : Step(2003): len = 350226, overlap = 213.75
PHY-3002 : Step(2004): len = 351299, overlap = 208.5
PHY-3002 : Step(2005): len = 350183, overlap = 208.313
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.92296e-05
PHY-3002 : Step(2006): len = 362067, overlap = 189.094
PHY-3002 : Step(2007): len = 389645, overlap = 140.063
PHY-3002 : Step(2008): len = 390193, overlap = 135.656
PHY-3002 : Step(2009): len = 392872, overlap = 134.75
PHY-3002 : Step(2010): len = 393754, overlap = 128.938
PHY-3002 : Step(2011): len = 396244, overlap = 124.844
PHY-3002 : Step(2012): len = 396331, overlap = 121.063
PHY-3002 : Step(2013): len = 396991, overlap = 119.219
PHY-3002 : Step(2014): len = 397363, overlap = 114.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000116636
PHY-3002 : Step(2015): len = 419488, overlap = 81.375
PHY-3002 : Step(2016): len = 437639, overlap = 58.125
PHY-3002 : Step(2017): len = 443484, overlap = 52.0313
PHY-3002 : Step(2018): len = 449668, overlap = 42.9688
PHY-3002 : Step(2019): len = 453219, overlap = 39.3438
PHY-3002 : Step(2020): len = 456124, overlap = 35.6563
PHY-3002 : Step(2021): len = 457908, overlap = 37.75
PHY-3002 : Step(2022): len = 456967, overlap = 36
PHY-3002 : Step(2023): len = 456297, overlap = 33
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000233272
PHY-3002 : Step(2024): len = 469409, overlap = 26.5313
PHY-3002 : Step(2025): len = 479858, overlap = 24.5
PHY-3002 : Step(2026): len = 490625, overlap = 23.5
PHY-3002 : Step(2027): len = 494249, overlap = 21.8125
PHY-3002 : Step(2028): len = 499756, overlap = 21
PHY-3002 : Step(2029): len = 503529, overlap = 16.9063
PHY-3002 : Step(2030): len = 503100, overlap = 16.125
PHY-3002 : Step(2031): len = 503426, overlap = 13.3438
PHY-3002 : Step(2032): len = 502974, overlap = 14.4688
PHY-3002 : Step(2033): len = 501053, overlap = 15.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000466544
PHY-3002 : Step(2034): len = 515873, overlap = 10.2813
PHY-3002 : Step(2035): len = 527924, overlap = 7.96875
PHY-3002 : Step(2036): len = 533243, overlap = 12.125
PHY-3002 : Step(2037): len = 538526, overlap = 12.2813
PHY-3002 : Step(2038): len = 545151, overlap = 5.28125
PHY-3002 : Step(2039): len = 548889, overlap = 5.6875
PHY-3002 : Step(2040): len = 552652, overlap = 6.15625
PHY-3002 : Step(2041): len = 551456, overlap = 7.09375
PHY-3002 : Step(2042): len = 549862, overlap = 8.46875
PHY-3002 : Step(2043): len = 548652, overlap = 9.90625
PHY-3002 : Step(2044): len = 548687, overlap = 9.125
PHY-3002 : Step(2045): len = 547276, overlap = 10
PHY-3002 : Step(2046): len = 545773, overlap = 10.2188
PHY-3002 : Step(2047): len = 543655, overlap = 9.84375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000933088
PHY-3002 : Step(2048): len = 553047, overlap = 3.5
PHY-3002 : Step(2049): len = 561550, overlap = 1.03125
PHY-3002 : Step(2050): len = 566282, overlap = 0.3125
PHY-3002 : Step(2051): len = 570183, overlap = 0.3125
PHY-3002 : Step(2052): len = 573807, overlap = 0.28125
PHY-3002 : Step(2053): len = 573448, overlap = 0.375
PHY-3002 : Step(2054): len = 573680, overlap = 0.1875
PHY-3002 : Step(2055): len = 573879, overlap = 0.125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.32387e+06, over cnt = 669(1%), over = 910, worst = 5
PHY-1002 : len = 1.3295e+06, over cnt = 391(1%), over = 500, worst = 5
PHY-1002 : len = 1.33013e+06, over cnt = 243(0%), over = 321, worst = 5
PHY-1002 : len = 1.33046e+06, over cnt = 162(0%), over = 222, worst = 5
PHY-1002 : len = 1.32603e+06, over cnt = 115(0%), over = 166, worst = 5
PHY-1001 : End global iterations;  1.009898s wall, 1.796875s user + 0.062500s system = 1.859375s CPU (184.1%)

PHY-1001 : Congestion index: top1 = 61.88, top5 = 52.50, top10 = 46.25, top15 = 43.75.
PHY-3001 : End congestion estimation;  1.589779s wall, 2.375000s user + 0.062500s system = 2.437500s CPU (153.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8277 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.474475s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (108.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000644574
PHY-3002 : Step(2056): len = 572271, overlap = 17.125
PHY-3002 : Step(2057): len = 561369, overlap = 10.4063
PHY-3002 : Step(2058): len = 551709, overlap = 12.1563
PHY-3002 : Step(2059): len = 541982, overlap = 10.4063
PHY-3002 : Step(2060): len = 532987, overlap = 11.0625
PHY-3002 : Step(2061): len = 526009, overlap = 12.875
PHY-3002 : Step(2062): len = 519676, overlap = 15.3438
PHY-3002 : Step(2063): len = 513150, overlap = 16.4688
PHY-3002 : Step(2064): len = 506739, overlap = 18.3125
PHY-3002 : Step(2065): len = 502085, overlap = 17.6875
PHY-3002 : Step(2066): len = 496812, overlap = 16.75
PHY-3002 : Step(2067): len = 493795, overlap = 18
PHY-3002 : Step(2068): len = 491291, overlap = 20.2188
PHY-3002 : Step(2069): len = 489676, overlap = 18.2188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00128915
PHY-3002 : Step(2070): len = 499889, overlap = 13.625
PHY-3002 : Step(2071): len = 507083, overlap = 11.8125
PHY-3002 : Step(2072): len = 513727, overlap = 11.4063
PHY-3002 : Step(2073): len = 515979, overlap = 10.4063
PHY-3002 : Step(2074): len = 517824, overlap = 11.6875
PHY-3002 : Step(2075): len = 519461, overlap = 11.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00257829
PHY-3002 : Step(2076): len = 526088, overlap = 9.15625
PHY-3002 : Step(2077): len = 532153, overlap = 6.40625
PHY-3002 : Step(2078): len = 536538, overlap = 7.28125
PHY-3002 : Step(2079): len = 540186, overlap = 5.8125
PHY-3002 : Step(2080): len = 542274, overlap = 6.53125
PHY-3002 : Step(2081): len = 545057, overlap = 6.28125
PHY-3002 : Step(2082): len = 546373, overlap = 5.875
PHY-3002 : Step(2083): len = 547559, overlap = 5.59375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0048449
PHY-3002 : Step(2084): len = 550257, overlap = 5.46875
PHY-3002 : Step(2085): len = 552568, overlap = 4.9375
PHY-3002 : Step(2086): len = 556621, overlap = 4.46875
PHY-3002 : Step(2087): len = 559321, overlap = 2.78125
PHY-3002 : Step(2088): len = 561259, overlap = 3.96875
PHY-3002 : Step(2089): len = 564232, overlap = 4.28125
PHY-3002 : Step(2090): len = 566043, overlap = 4.34375
PHY-3002 : Step(2091): len = 566907, overlap = 4.15625
PHY-3002 : Step(2092): len = 568335, overlap = 4.21875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00961895
PHY-3002 : Step(2093): len = 569933, overlap = 4.03125
PHY-3002 : Step(2094): len = 571837, overlap = 3.78125
PHY-3002 : Step(2095): len = 573585, overlap = 4.21875
PHY-3002 : Step(2096): len = 575990, overlap = 3.125
PHY-3002 : Step(2097): len = 578407, overlap = 2.09375
PHY-3002 : Step(2098): len = 580735, overlap = 2.96875
PHY-3002 : Step(2099): len = 581881, overlap = 3.125
PHY-3002 : Step(2100): len = 583102, overlap = 2.75
PHY-3002 : Step(2101): len = 584569, overlap = 2.96875
PHY-3002 : Step(2102): len = 585587, overlap = 2.71875
PHY-3002 : Step(2103): len = 586173, overlap = 2.65625
PHY-3002 : Step(2104): len = 587022, overlap = 3.1875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.016894
PHY-3002 : Step(2105): len = 587880, overlap = 2.40625
PHY-3002 : Step(2106): len = 589397, overlap = 3
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 88.44 peak overflow 1.31
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.39378e+06, over cnt = 375(1%), over = 460, worst = 3
PHY-1002 : len = 1.39497e+06, over cnt = 235(0%), over = 282, worst = 2
PHY-1002 : len = 1.39461e+06, over cnt = 143(0%), over = 174, worst = 2
PHY-1002 : len = 1.3941e+06, over cnt = 85(0%), over = 106, worst = 2
PHY-1002 : len = 1.39335e+06, over cnt = 59(0%), over = 74, worst = 2
PHY-1001 : End global iterations;  0.967816s wall, 1.500000s user + 0.015625s system = 1.515625s CPU (156.6%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 51.25, top10 = 46.25, top15 = 42.50.
PHY-1001 : End incremental global routing;  1.558911s wall, 2.125000s user + 0.015625s system = 2.140625s CPU (137.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8277 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.453097s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (103.5%)

OPT-1001 : 21 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7710 has valid locations, 146 needs to be replaced
PHY-3001 : design contains 7925 instances, 5901 luts, 1747 seqs, 168 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 606634
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.32755e+06, over cnt = 407(1%), over = 497, worst = 3
PHY-1002 : len = 1.32926e+06, over cnt = 228(0%), over = 280, worst = 2
PHY-1002 : len = 1.32906e+06, over cnt = 121(0%), over = 148, worst = 2
PHY-1002 : len = 1.3287e+06, over cnt = 83(0%), over = 100, worst = 2
PHY-1002 : len = 1.32824e+06, over cnt = 70(0%), over = 83, worst = 2
PHY-1001 : End global iterations;  1.199518s wall, 1.921875s user + 0.000000s system = 1.921875s CPU (160.2%)

PHY-1001 : Congestion index: top1 = 60.63, top5 = 51.88, top10 = 46.25, top15 = 43.75.
PHY-3001 : End congestion estimation;  2.525648s wall, 3.234375s user + 0.000000s system = 3.234375s CPU (128.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8402 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.481324s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (103.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2107): len = 605971, overlap = 0
PHY-3002 : Step(2108): len = 605946, overlap = 0
PHY-3002 : Step(2109): len = 605946, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.32797e+06, over cnt = 84(0%), over = 99, worst = 2
PHY-1002 : len = 1.32804e+06, over cnt = 76(0%), over = 90, worst = 2
PHY-1002 : len = 1.32746e+06, over cnt = 64(0%), over = 76, worst = 2
PHY-1002 : len = 1.32745e+06, over cnt = 53(0%), over = 64, worst = 2
PHY-1002 : len = 1.32718e+06, over cnt = 44(0%), over = 55, worst = 2
PHY-1001 : End global iterations;  0.584110s wall, 0.609375s user + 0.015625s system = 0.625000s CPU (107.0%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 51.88, top10 = 46.25, top15 = 42.50.
PHY-3001 : End congestion estimation;  1.099816s wall, 1.125000s user + 0.015625s system = 1.140625s CPU (103.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8402 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.476662s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (101.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0059858
PHY-3002 : Step(2110): len = 605746, overlap = 3.15625
PHY-3002 : Step(2111): len = 605746, overlap = 3.15625
PHY-3001 : Final: Len = 605746, Over = 3.15625
PHY-3001 : End incremental placement;  5.008652s wall, 5.812500s user + 0.203125s system = 6.015625s CPU (120.1%)

OPT-1001 : End high-fanout net optimization;  7.640363s wall, 9.000000s user + 0.218750s system = 9.218750s CPU (120.7%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.32844e+06, over cnt = 409(1%), over = 502, worst = 3
PHY-1002 : len = 1.33003e+06, over cnt = 266(0%), over = 314, worst = 2
PHY-1002 : len = 1.32991e+06, over cnt = 131(0%), over = 155, worst = 2
PHY-1002 : len = 1.32871e+06, over cnt = 91(0%), over = 109, worst = 2
PHY-1002 : len = 1.32557e+06, over cnt = 65(0%), over = 77, worst = 2
PHY-1001 : End global iterations;  1.002427s wall, 1.734375s user + 0.000000s system = 1.734375s CPU (173.0%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 51.25, top10 = 46.25, top15 = 42.50.
OPT-1001 : End congestion update;  1.695299s wall, 2.562500s user + 0.015625s system = 2.578125s CPU (152.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8402 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.397176s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (102.3%)

OPT-1001 : Start: WNS 1950 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 2500 TNS 0 NUM_FEPS 0 with 10 cells processed and 4230 slack improved
OPT-1001 : Iter 2: improved WNS 2727 TNS 0 NUM_FEPS 0 with 7 cells processed and 1614 slack improved
OPT-1001 : Iter 3: improved WNS 2924 TNS 0 NUM_FEPS 0 with 11 cells processed and 1962 slack improved
OPT-1001 : Iter 4: improved WNS 3057 TNS 0 NUM_FEPS 0 with 13 cells processed and 2648 slack improved
OPT-1001 : End global optimization;  3.033595s wall, 3.906250s user + 0.015625s system = 3.921875s CPU (129.3%)

OPT-1001 : End physical optimization;  10.683936s wall, 12.906250s user + 0.234375s system = 13.140625s CPU (123.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5901 LUT to BLE ...
SYN-4008 : Packed 5901 LUT and 716 SEQ to BLE.
SYN-4003 : Packing 1031 remaining SEQ's ...
SYN-4005 : Packed 988 SEQ with LUT/SLICE
SYN-4006 : 4203 single LUT's are left
SYN-4006 : 43 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5944/6224 primitive instances ...
PHY-3001 : End packing;  1.138461s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (101.6%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3705 instances
RUN-1001 : 1797 mslices, 1797 lslices, 63 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7917 nets
RUN-1001 : 3244 nets have 2 pins
RUN-1001 : 3296 nets have [3 - 5] pins
RUN-1001 : 811 nets have [6 - 10] pins
RUN-1001 : 277 nets have [11 - 20] pins
RUN-1001 : 286 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 3703 instances, 3594 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : After packing: Len = 626887, Over = 41.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.38026e+06, over cnt = 417(1%), over = 505, worst = 3
PHY-1002 : len = 1.38162e+06, over cnt = 265(0%), over = 313, worst = 3
PHY-1002 : len = 1.38049e+06, over cnt = 150(0%), over = 172, worst = 3
PHY-1002 : len = 1.37961e+06, over cnt = 111(0%), over = 128, worst = 3
PHY-1002 : len = 1.37653e+06, over cnt = 72(0%), over = 86, worst = 3
PHY-1001 : End global iterations;  0.953038s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (160.7%)

PHY-1001 : Congestion index: top1 = 63.13, top5 = 53.13, top10 = 46.25, top15 = 42.50.
PHY-3001 : End congestion estimation;  2.807860s wall, 3.406250s user + 0.000000s system = 3.406250s CPU (121.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7871 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.487448s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (96.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000186014
PHY-3002 : Step(2112): len = 608564, overlap = 40
PHY-3002 : Step(2113): len = 596920, overlap = 46.25
PHY-3002 : Step(2114): len = 588051, overlap = 46.25
PHY-3002 : Step(2115): len = 580536, overlap = 51.5
PHY-3002 : Step(2116): len = 573291, overlap = 58.75
PHY-3002 : Step(2117): len = 567094, overlap = 66.5
PHY-3002 : Step(2118): len = 561550, overlap = 71.25
PHY-3002 : Step(2119): len = 555977, overlap = 73.25
PHY-3002 : Step(2120): len = 549734, overlap = 80.5
PHY-3002 : Step(2121): len = 546331, overlap = 81.25
PHY-3002 : Step(2122): len = 541543, overlap = 86.5
PHY-3002 : Step(2123): len = 537139, overlap = 91.25
PHY-3002 : Step(2124): len = 535392, overlap = 93.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000372028
PHY-3002 : Step(2125): len = 553631, overlap = 64.25
PHY-3002 : Step(2126): len = 557039, overlap = 63.75
PHY-3002 : Step(2127): len = 561842, overlap = 53.75
PHY-3002 : Step(2128): len = 567437, overlap = 47.5
PHY-3002 : Step(2129): len = 572494, overlap = 45.25
PHY-3002 : Step(2130): len = 575868, overlap = 43.5
PHY-3002 : Step(2131): len = 579067, overlap = 42
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000744055
PHY-3002 : Step(2132): len = 591301, overlap = 36.75
PHY-3002 : Step(2133): len = 595036, overlap = 34.5
PHY-3002 : Step(2134): len = 600837, overlap = 26.25
PHY-3002 : Step(2135): len = 606293, overlap = 24
PHY-3002 : Step(2136): len = 610234, overlap = 24.75
PHY-3002 : Step(2137): len = 613483, overlap = 21.25
PHY-3002 : Step(2138): len = 617148, overlap = 20.5
PHY-3002 : Step(2139): len = 618910, overlap = 21.25
PHY-3002 : Step(2140): len = 621427, overlap = 21.5
PHY-3002 : Step(2141): len = 625015, overlap = 21.25
PHY-3002 : Step(2142): len = 626719, overlap = 21.5
PHY-3002 : Step(2143): len = 627099, overlap = 20
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00147153
PHY-3002 : Step(2144): len = 633942, overlap = 17.5
PHY-3002 : Step(2145): len = 636312, overlap = 16.5
PHY-3002 : Step(2146): len = 639459, overlap = 15
PHY-3002 : Step(2147): len = 643385, overlap = 11
PHY-3002 : Step(2148): len = 645988, overlap = 11.5
PHY-3002 : Step(2149): len = 646695, overlap = 11.5
PHY-3002 : Step(2150): len = 648383, overlap = 13
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00270369
PHY-3002 : Step(2151): len = 652780, overlap = 11.5
PHY-3002 : Step(2152): len = 655354, overlap = 10
PHY-3002 : Step(2153): len = 657808, overlap = 8.75
PHY-3002 : Step(2154): len = 659953, overlap = 8.25
PHY-3002 : Step(2155): len = 661460, overlap = 9
PHY-3002 : Step(2156): len = 662919, overlap = 8
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00468703
PHY-3002 : Step(2157): len = 665705, overlap = 7.75
PHY-3002 : Step(2158): len = 668192, overlap = 8.25
PHY-3002 : Step(2159): len = 670135, overlap = 8.25
PHY-3002 : Step(2160): len = 671771, overlap = 8.75
PHY-3002 : Step(2161): len = 673056, overlap = 9
PHY-3002 : Step(2162): len = 674398, overlap = 9.25
PHY-3002 : Step(2163): len = 675970, overlap = 8.75
PHY-3002 : Step(2164): len = 676794, overlap = 8.75
PHY-3002 : Step(2165): len = 677351, overlap = 7.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00834469
PHY-3002 : Step(2166): len = 679573, overlap = 7.5
PHY-3002 : Step(2167): len = 680962, overlap = 8.25
PHY-3002 : Step(2168): len = 682355, overlap = 7.5
PHY-3002 : Step(2169): len = 683588, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  2.986723s wall, 2.421875s user + 2.140625s system = 4.562500s CPU (152.8%)

PHY-3001 : Trial Legalized: Len = 693927
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.54401e+06, over cnt = 291(0%), over = 332, worst = 2
PHY-1002 : len = 1.54486e+06, over cnt = 192(0%), over = 215, worst = 2
PHY-1002 : len = 1.54438e+06, over cnt = 134(0%), over = 148, worst = 2
PHY-1002 : len = 1.54235e+06, over cnt = 81(0%), over = 90, worst = 2
PHY-1002 : len = 1.5407e+06, over cnt = 53(0%), over = 55, worst = 2
PHY-1001 : End global iterations;  0.996709s wall, 1.812500s user + 0.015625s system = 1.828125s CPU (183.4%)

PHY-1001 : Congestion index: top1 = 66.25, top5 = 56.25, top10 = 50.00, top15 = 45.00.
PHY-3001 : End congestion estimation;  1.660815s wall, 2.468750s user + 0.015625s system = 2.484375s CPU (149.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7871 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.503545s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (99.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000588044
PHY-3002 : Step(2170): len = 666089, overlap = 8.25
PHY-3002 : Step(2171): len = 656300, overlap = 8.75
PHY-3002 : Step(2172): len = 647297, overlap = 12.5
PHY-3002 : Step(2173): len = 640881, overlap = 14.25
PHY-3002 : Step(2174): len = 635383, overlap = 17
PHY-3002 : Step(2175): len = 630824, overlap = 16.5
PHY-3002 : Step(2176): len = 627822, overlap = 20.75
PHY-3002 : Step(2177): len = 624738, overlap = 22
PHY-3002 : Step(2178): len = 622701, overlap = 21.5
PHY-3002 : Step(2179): len = 620450, overlap = 21
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.031160s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (100.3%)

PHY-3001 : Legalized: Len = 627826, Over = 0
PHY-3001 : Spreading special nets. 9 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.019257s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (81.1%)

PHY-3001 : 10 instances has been re-located, deltaX = 0, deltaY = 7, maxDist = 1.
PHY-3001 : Final: Len = 627996, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.39932e+06, over cnt = 420(1%), over = 511, worst = 4
PHY-1002 : len = 1.40103e+06, over cnt = 238(0%), over = 292, worst = 4
PHY-1002 : len = 1.39992e+06, over cnt = 148(0%), over = 178, worst = 3
PHY-1002 : len = 1.39785e+06, over cnt = 95(0%), over = 117, worst = 3
PHY-1002 : len = 1.39562e+06, over cnt = 58(0%), over = 76, worst = 3
PHY-1001 : End global iterations;  1.020961s wall, 1.812500s user + 0.000000s system = 1.812500s CPU (177.5%)

PHY-1001 : Congestion index: top1 = 63.13, top5 = 54.38, top10 = 50.63, top15 = 45.00.
PHY-1001 : End incremental global routing;  1.654322s wall, 2.453125s user + 0.000000s system = 2.453125s CPU (148.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7871 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.496476s wall, 0.484375s user + 0.062500s system = 0.546875s CPU (110.2%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3633 has valid locations, 4 needs to be replaced
PHY-3001 : design contains 3706 instances, 3597 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 628643
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.39781e+06, over cnt = 420(1%), over = 510, worst = 4
PHY-1002 : len = 1.39938e+06, over cnt = 247(0%), over = 302, worst = 4
PHY-1002 : len = 1.3983e+06, over cnt = 145(0%), over = 175, worst = 3
PHY-1002 : len = 1.39646e+06, over cnt = 82(0%), over = 103, worst = 3
PHY-1002 : len = 1.39406e+06, over cnt = 49(0%), over = 67, worst = 3
PHY-1001 : End global iterations;  1.009662s wall, 1.875000s user + 0.000000s system = 1.875000s CPU (185.7%)

PHY-1001 : Congestion index: top1 = 63.13, top5 = 54.38, top10 = 50.00, top15 = 45.00.
PHY-3001 : End congestion estimation;  2.915553s wall, 3.765625s user + 0.046875s system = 3.812500s CPU (130.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7877 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.486922s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (102.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2180): len = 628352, overlap = 0
PHY-3002 : Step(2181): len = 628352, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.39432e+06, over cnt = 49(0%), over = 67, worst = 3
PHY-1002 : len = 1.39433e+06, over cnt = 46(0%), over = 63, worst = 3
PHY-1002 : len = 1.39433e+06, over cnt = 42(0%), over = 59, worst = 3
PHY-1002 : len = 1.39433e+06, over cnt = 42(0%), over = 59, worst = 3
PHY-1002 : len = 1.39433e+06, over cnt = 42(0%), over = 59, worst = 3
PHY-1001 : End global iterations;  0.568621s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (98.9%)

PHY-1001 : Congestion index: top1 = 63.13, top5 = 54.38, top10 = 50.00, top15 = 45.00.
PHY-3001 : End congestion estimation;  1.111024s wall, 1.109375s user + 0.015625s system = 1.125000s CPU (101.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7877 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.480624s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (100.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000264961
PHY-3002 : Step(2182): len = 628387, overlap = 0
PHY-3002 : Step(2183): len = 628387, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006839s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 628441, Over = 0
PHY-3001 : End spreading;  0.017073s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (91.5%)

PHY-3001 : Final: Len = 628441, Over = 0
PHY-3001 : End incremental placement;  5.385125s wall, 6.234375s user + 0.218750s system = 6.453125s CPU (119.8%)

OPT-1001 : End high-fanout net optimization;  8.622030s wall, 10.265625s user + 0.281250s system = 10.546875s CPU (122.3%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.39807e+06, over cnt = 418(1%), over = 508, worst = 4
PHY-1002 : len = 1.39978e+06, over cnt = 236(0%), over = 289, worst = 4
PHY-1002 : len = 1.39867e+06, over cnt = 145(0%), over = 175, worst = 3
PHY-1002 : len = 1.3966e+06, over cnt = 92(0%), over = 114, worst = 3
PHY-1002 : len = 1.39437e+06, over cnt = 56(0%), over = 74, worst = 3
PHY-1001 : End global iterations;  1.026662s wall, 1.812500s user + 0.062500s system = 1.875000s CPU (182.6%)

PHY-1001 : Congestion index: top1 = 63.13, top5 = 54.38, top10 = 50.00, top15 = 45.00.
OPT-1001 : End congestion update;  1.636664s wall, 2.453125s user + 0.062500s system = 2.515625s CPU (153.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7877 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.387939s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (100.7%)

OPT-1001 : Start: WNS 1922 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3637 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3706 instances, 3597 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 632276, Over = 0
PHY-3001 : End spreading;  0.017336s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (90.1%)

PHY-3001 : Final: Len = 632276, Over = 0
PHY-3001 : End incremental legalization;  0.182234s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (128.6%)

OPT-1001 : Iter 1: improved WNS 2607 TNS 0 NUM_FEPS 0 with 21 cells processed and 3672 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3637 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3706 instances, 3597 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 633368, Over = 0
PHY-3001 : End spreading;  0.016837s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (92.8%)

PHY-3001 : Final: Len = 633368, Over = 0
PHY-3001 : End incremental legalization;  0.183220s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (145.0%)

OPT-1001 : Iter 2: improved WNS 2946 TNS 0 NUM_FEPS 0 with 6 cells processed and 2113 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3637 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3706 instances, 3597 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 635238, Over = 0
PHY-3001 : End spreading;  0.019077s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (163.8%)

PHY-3001 : Final: Len = 635238, Over = 0
PHY-3001 : End incremental legalization;  0.182527s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (94.2%)

OPT-1001 : Iter 3: improved WNS 3300 TNS 0 NUM_FEPS 0 with 5 cells processed and 1872 slack improved
OPT-1001 : End path based optimization;  6.048685s wall, 6.968750s user + 0.078125s system = 7.046875s CPU (116.5%)

OPT-1001 : End physical optimization;  14.676557s wall, 17.234375s user + 0.359375s system = 17.593750s CPU (119.9%)

RUN-1003 : finish command "place" in  60.749626s wall, 101.390625s user + 11.031250s system = 112.421875s CPU (185.1%)

RUN-1004 : used memory is 1224 MB, reserved memory is 1322 MB, peak memory is 1892 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        75
  #input                   21
  #output                  43
  #inout                   11

Utilization Statistics
#lut                     6877   out of  19600   35.09%
#reg                     1767   out of  19600    9.02%
#le                      6920
  #lut only              5153   out of   6920   74.47%
  #reg only                43   out of   6920    0.62%
  #lut&reg               1724   out of   6920   24.91%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       63   out of    188   33.51%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO        INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
      en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR      OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS        OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]     OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]     OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]     OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]     OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]     OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]     OUTPUT        K11        LVCMOS33           8            NONE       NONE    
  LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD        OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS        OUTPUT        H13        LVCMOS33           8            NONE       NONE    
    LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR        OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]        OUTPUT        F16        LVCMOS33           8            NONE       NONE    
     LED[6]        OUTPUT        E16        LVCMOS33           8            NONE       NONE    
     LED[5]        OUTPUT        E13        LVCMOS33           8            NONE       NONE    
     LED[4]        OUTPUT        C16        LVCMOS33           8            NONE       NONE    
     LED[3]        OUTPUT        C15        LVCMOS33           8            NONE       NONE    
     LED[2]        OUTPUT        B16        LVCMOS33           8            NONE       NONE    
     LED[1]        OUTPUT        B15        LVCMOS33           8            NONE       NONE    
     LED[0]        OUTPUT        H16        LVCMOS33           8            N/A        NONE    
  PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz      OUTPUT         K5        LVCMOS33           8            N/A        NONE    
     Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       NONE    
    SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS        OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI       OUTPUT        F14        LVCMOS33           8            NONE       OREG    
     TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep         OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
     IO[7]          INOUT         G3        LVCMOS33           8            N/A        NONE    
     IO[6]          INOUT         E4        LVCMOS33           8            N/A        NONE    
     IO[5]          INOUT         A5        LVCMOS33           8            N/A        NONE    
     IO[4]          INOUT         C8        LVCMOS33           8            N/A        NONE    
     IO[3]          INOUT         A8        LVCMOS33           8            N/A        NONE    
     IO[2]          INOUT         D6        LVCMOS33           8            N/A        NONE    
     IO[1]          INOUT        F15        LVCMOS33           8           PULLUP      NONE    
     IO[0]          INOUT        D16        LVCMOS33           8           PULLUP      NONE    
  PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6920  |6721   |156    |1774   |37     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3708 instances
RUN-1001 : 1800 mslices, 1797 lslices, 63 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7923 nets
RUN-1001 : 3246 nets have 2 pins
RUN-1001 : 3298 nets have [3 - 5] pins
RUN-1001 : 811 nets have [6 - 10] pins
RUN-1001 : 277 nets have [11 - 20] pins
RUN-1001 : 288 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.4083e+06, over cnt = 424(1%), over = 508, worst = 4
PHY-1002 : len = 1.41007e+06, over cnt = 260(0%), over = 310, worst = 4
PHY-1002 : len = 1.40426e+06, over cnt = 112(0%), over = 134, worst = 4
PHY-1002 : len = 1.39863e+06, over cnt = 57(0%), over = 68, worst = 3
PHY-1002 : len = 1.36946e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.301149s wall, 1.890625s user + 0.015625s system = 1.906250s CPU (146.5%)

PHY-1001 : Congestion index: top1 = 63.75, top5 = 55.63, top10 = 48.13, top15 = 45.00.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7877 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 30 out of 7923 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7877 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 777 to 10
PHY-1001 : End pin swap;  0.419302s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (100.6%)

PHY-1001 : End global routing;  5.087370s wall, 5.703125s user + 0.015625s system = 5.718750s CPU (112.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 100600, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.179991s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (112.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 123288, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End Routed; 0.393834s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (103.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 123224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.014235s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 96% nets.
PHY-1002 : len = 1.19374e+06, over cnt = 789(0%), over = 794, worst = 2
PHY-1001 : End Routed; 29.276172s wall, 47.859375s user + 0.500000s system = 48.359375s CPU (165.2%)

PHY-1001 : Update timing.....
PHY-1001 : 2061/7678(26%) critical/total net(s), WNS -3.782ns, TNS -853.362ns, False end point 624.
PHY-1001 : End update timing;  2.073630s wall, 2.062500s user + 0.000000s system = 2.062500s CPU (99.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.1995e+06, over cnt = 341(0%), over = 342, worst = 2
PHY-1001 : End DR Iter 1; 1.679026s wall, 2.312500s user + 0.000000s system = 2.312500s CPU (137.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.20272e+06, over cnt = 74(0%), over = 74, worst = 1
PHY-1001 : End DR Iter 2; 0.758771s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (115.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.2038e+06, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End DR Iter 3; 0.205979s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (121.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.20409e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.137515s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (102.3%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 1.20409e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 5; 0.108286s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (101.0%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 1.20409e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 6; 0.207587s wall, 0.265625s user + 0.078125s system = 0.343750s CPU (165.6%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 1.20409e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 1; 0.214740s wall, 0.234375s user + 0.156250s system = 0.390625s CPU (181.9%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 1.20409e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 2; 0.272699s wall, 0.281250s user + 0.171875s system = 0.453125s CPU (166.2%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 1.20409e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 3; 0.805007s wall, 0.828125s user + 0.015625s system = 0.843750s CPU (104.8%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 1.20409e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 4; 0.823517s wall, 0.859375s user + 0.109375s system = 0.968750s CPU (117.6%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 1.20409e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 5; 0.890542s wall, 0.968750s user + 0.281250s system = 1.250000s CPU (140.4%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 1.20409e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 1; 0.094076s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (166.1%)

PHY-1001 : ==== DC Iter 4 ====
PHY-1002 : len = 1.20411e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.20411e+06
PHY-1001 : End DC Iter 4; 0.094076s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (166.1%)

PHY-1001 : 1 feed throughs used by 1 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  43.937199s wall, 63.687500s user + 2.156250s system = 65.843750s CPU (149.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  49.489340s wall, 69.890625s user + 2.171875s system = 72.062500s CPU (145.6%)

RUN-1004 : used memory is 1327 MB, reserved memory is 1432 MB, peak memory is 1892 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        75
  #input                   21
  #output                  43
  #inout                   11

Utilization Statistics
#lut                     6878   out of  19600   35.09%
#reg                     1767   out of  19600    9.02%
#le                      6921
  #lut only              5154   out of   6921   74.47%
  #reg only                43   out of   6921    0.62%
  #lut&reg               1724   out of   6921   24.91%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       63   out of    188   33.51%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       7   out of     16   43.75%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO        INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
      en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR      OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS        OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]     OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]     OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]     OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]     OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]     OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]     OUTPUT        K11        LVCMOS33           8            NONE       NONE    
  LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD        OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS        OUTPUT        H13        LVCMOS33           8            NONE       NONE    
    LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR        OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]        OUTPUT        F16        LVCMOS33           8            NONE       NONE    
     LED[6]        OUTPUT        E16        LVCMOS33           8            NONE       NONE    
     LED[5]        OUTPUT        E13        LVCMOS33           8            NONE       NONE    
     LED[4]        OUTPUT        C16        LVCMOS33           8            NONE       NONE    
     LED[3]        OUTPUT        C15        LVCMOS33           8            NONE       NONE    
     LED[2]        OUTPUT        B16        LVCMOS33           8            NONE       NONE    
     LED[1]        OUTPUT        B15        LVCMOS33           8            NONE       NONE    
     LED[0]        OUTPUT        H16        LVCMOS33           8            N/A        NONE    
  PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz      OUTPUT         K5        LVCMOS33           8            N/A        NONE    
     Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       NONE    
    SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS        OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI       OUTPUT        F14        LVCMOS33           8            NONE       OREG    
     TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep         OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
     IO[7]          INOUT         G3        LVCMOS33           8            N/A        NONE    
     IO[6]          INOUT         E4        LVCMOS33           8            N/A        NONE    
     IO[5]          INOUT         A5        LVCMOS33           8            N/A        NONE    
     IO[4]          INOUT         C8        LVCMOS33           8            N/A        NONE    
     IO[3]          INOUT         A8        LVCMOS33           8            N/A        NONE    
     IO[2]          INOUT         D6        LVCMOS33           8            N/A        NONE    
     IO[1]          INOUT        F15        LVCMOS33           8           PULLUP      NONE    
     IO[0]          INOUT        D16        LVCMOS33           8           PULLUP      NONE    
  PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6921  |6722   |156    |1774   |37     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       3181  
    #2         2       2067  
    #3         3       753   
    #4         4       477   
    #5        5-10     867   
    #6       11-50     489   
    #7       51-100     16   
  Average     3.76           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  3.385559s wall, 3.312500s user + 0.078125s system = 3.390625s CPU (100.1%)

RUN-1004 : used memory is 1327 MB, reserved memory is 1432 MB, peak memory is 1892 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 33, tpin num: 38968, tnet num: 7877, tinst num: 3707, tnode num: 43957, tedge num: 65932.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.207931s wall, 1.218750s user + 0.000000s system = 1.218750s CPU (100.9%)

RUN-1004 : used memory is 1327 MB, reserved memory is 1432 MB, peak memory is 1892 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 7877 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 7 (5 unconstrainted).
TMR-5009 WARNING: No clock constraint on 5 clock net(s): 
	LED_Interface/light_clk
	Pwm_CLK
	QN_REF24MHz_pad
	keyboard/scan_clk
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  2.348833s wall, 2.328125s user + 0.031250s system = 2.359375s CPU (100.4%)

RUN-1004 : used memory is 1673 MB, reserved memory is 1780 MB, peak memory is 1892 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3709
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7923, pip num: 94416
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 3017 valid insts, and 250559 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000" in  13.785338s wall, 91.890625s user + 0.281250s system = 92.171875s CPU (668.6%)

RUN-1004 : used memory is 1777 MB, reserved memory is 1886 MB, peak memory is 1892 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 92 in ../rtl/CortexM0_SoC.v(132)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 66 in ../rtl/CortexM0_SoC.v(212)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(272)
HDL-5007 WARNING: port 'HRDATA' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(971)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module key_16 in key_16.v(23)
HDL-1007 : elaborate module bzmusic_ctrl in ../rtl/out/bzmusic_ctrl.v(1)
HDL-1007 : elaborate module addr_cnt in ../rtl/out/addr_cnt.v(2)
HDL-1007 : elaborate module BlockROM1(ADDR_WIDTH=8) in ../rtl/out/BlockROM1.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM1.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(105)
HDL-1007 : elaborate module BlockROM2(ADDR_WIDTH=8) in ../rtl/out/BlockROM2.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM2.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(116)
HDL-1007 : elaborate module BlockROM3(ADDR_WIDTH=8) in ../rtl/out/BlockROM3.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM3.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(127)
HDL-1007 : elaborate module AND in ../rtl/out/AND.v(23)
HDL-1007 : elaborate module tune_decoder in ../rtl/out/tune_decoder.v(1)
HDL-1007 : elaborate module tune_pwm in ../rtl/out/tune_pwm.v(1)
HDL-1007 : elaborate module beat_decoder in ../rtl/out/beat_decoder.v(1)
HDL-1007 : elaborate module beat_cnt in ../rtl/out/beat_cnt.v(1)
HDL-1007 : elaborate module Keyboard in ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v(1)
HDL-1007 : elaborate module PLL in ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in E:/TD/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=4,CLKC0_DIV=6,CLKC1_DIV=50,CLKC2_DIV=75,CLKC3_DIV=50,CLKC4_DIV=48,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=5,CLKC1_CPHASE=49,CLKC2_CPHASE=74,CLKC3_CPHASE=49,CLKC4_CPHASE=47,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/TD/arch/eagle_macro.v(930)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(700)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(757)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_PAJ_IIC in AHBlite_PAJ_IIC.v(1)
HDL-1007 : elaborate module AHBlite_SPI in ../rtl/AHBlite_SPI.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-1007 : elaborate module AHBlite_LCD in ../lcd/AHBlite_LCD.v(1)
HDL-1007 : elaborate module LCD_INI in ../lcd/LCD_INI.v(1)
HDL-1007 : elaborate module WriteCtrl in ../lcd/WriteCtrl.v(1)
HDL-1007 : elaborate module AddrIni in ../lcd/AddrIni.v(1)
HDL-1007 : elaborate module BlockROM16 in ../lcd/BlockROM16.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM16.v(10)
HDL-1007 : elaborate module BlockROM9 in ../lcd/BlockROM9.v(1)
HDL-5007 WARNING: entry size 4 at F:/jichuangsai/week_yizhi/lcd/sign.txt:1 does not match memory width 1 in ../lcd/BlockROM9.v(13)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM9.v(10)
HDL-5007 WARNING: net 'HREADYOUT_P4' does not have a driver in ../rtl/CortexM0_SoC.v(405)
HDL-5007 WARNING: net 'HRDATA_P4[31]' does not have a driver in ../rtl/CortexM0_SoC.v(406)
HDL-5007 WARNING: net 'HRESP_P4' does not have a driver in ../rtl/CortexM0_SoC.v(407)
HDL-5007 WARNING: net 'HREADYOUT_P9' does not have a driver in ../rtl/CortexM0_SoC.v(475)
HDL-5007 WARNING: net 'HRDATA_P9[31]' does not have a driver in ../rtl/CortexM0_SoC.v(476)
HDL-5007 WARNING: net 'HRESP_P9' does not have a driver in ../rtl/CortexM0_SoC.v(477)
HDL-5007 WARNING: net 'HRDATA_P10[31]' does not have a driver in ../rtl/CortexM0_SoC.v(491)
HDL-5007 WARNING: net 'HRESP_P10' does not have a driver in ../rtl/CortexM0_SoC.v(492)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 7 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  3.110112s wall, 3.171875s user + 0.046875s system = 3.218750s CPU (103.5%)

RUN-1004 : used memory is 1103 MB, reserved memory is 1229 MB, peak memory is 1892 MB
RUN-1002 : start command "read_adc ../M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_BL_CTR   LOCATION = M11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_CS   LOCATION = K12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[0]   LOCATION = J11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[10]   LOCATION = K11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[11]   LOCATION = P16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[12]   LOCATION = M13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[13]   LOCATION = P15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[14]   LOCATION = M15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[15]   LOCATION = L12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[1]   LOCATION = P14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[2]   LOCATION = K15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[3]   LOCATION = L16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[4]   LOCATION = J14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[5]   LOCATION = M16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[6]   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[7]   LOCATION = N16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[8]   LOCATION = L14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[9]   LOCATION = N14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RD   LOCATION = H15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RS   LOCATION = H13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RST   LOCATION = M14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_WR   LOCATION = L13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[1]   LOCATION = B15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SCL   LOCATION = D8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SDA   LOCATION = C7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CLK   LOCATION = D14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CS   LOCATION = E15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_IRQ   LOCATION = H14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MISO   LOCATION = G14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MOSI   LOCATION = F14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = H11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en2   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en3   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[4]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[5]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[6]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[7]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test   LOCATION = B14; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin IO[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
USR-6010 WARNING: ADC constraints: pin key[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AND"
SYN-1012 : SanityCheck: Model "BlockROM1(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM2(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM3(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "LCD_INI"
SYN-1012 : SanityCheck: Model "AddrIni"
SYN-1012 : SanityCheck: Model "BlockROM16"
SYN-1012 : SanityCheck: Model "BlockROM9"
SYN-1012 : SanityCheck: Model "WriteCtrl"
SYN-1012 : SanityCheck: Model "AHBlite_LCD"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_PAJ_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "AHBlite_SPI"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "addr_cnt"
SYN-1012 : SanityCheck: Model "beat_cnt"
SYN-1012 : SanityCheck: Model "beat_decoder"
SYN-1012 : SanityCheck: Model "bzmusic_ctrl"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "Keyboard"
SYN-1012 : SanityCheck: Model "key_16"
SYN-1012 : SanityCheck: Model "tune_decoder"
SYN-1012 : SanityCheck: Model "tune_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1043 : Mark AHBlite_PAJ_IIC as IO macro for instance u36
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 15 instances.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 5 instances.
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AND
SYN-1011 : Flatten model BlockROM1(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM2(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM3(ADDR_WIDTH=8)
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model LCD_INI
SYN-1011 : Flatten model AddrIni
SYN-1011 : Flatten model BlockROM16
SYN-1011 : Flatten model BlockROM9
SYN-1011 : Flatten model WriteCtrl
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model AHBlite_LCD
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_PAJ_IIC
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model AHBlite_SPI
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model addr_cnt
SYN-1011 : Flatten model beat_cnt
SYN-1011 : Flatten model beat_decoder
SYN-1011 : Flatten model bzmusic_ctrl
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model Keyboard
SYN-1011 : Flatten model key_16
SYN-1011 : Flatten model tune_decoder
SYN-1011 : Flatten model tune_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 73 instances.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[0]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[0]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[10]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[10]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[11]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[11]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[12]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[12]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[13]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[13]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[14]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[14]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[15]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[15]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[16]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[16]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[17]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[17]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[18]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[18]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[19]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[19]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[1]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[1]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[20]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[20]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[21]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[21]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[22]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[22]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[23]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[23]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[24]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[24]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[25]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[25]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[26]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[26]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[27]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[27]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[28]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[28]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[29]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[29]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[2]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[2]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[30]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[30]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[31]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[31]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[3]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[3]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[4]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[4]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[5]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[5]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[6]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[6]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[7]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[7]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[8]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[8]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[9]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[9]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[0]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[0]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[10]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[10]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[11]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[11]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[12]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[12]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[13]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[13]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[14]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[14]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[15]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[15]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[16]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[16]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[17]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[17]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[18]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[18]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[19]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[19]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[1]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[1]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[20]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[20]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[21]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[21]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[22]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[22]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[23]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[23]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[24]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[24]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[25]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[25]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[26]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[26]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[27]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[27]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[28]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[28]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[29]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[29]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[2]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[2]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[30]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[30]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[31]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[31]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[3]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[3]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[4]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[4]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[5]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[5]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[6]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[6]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[7]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[7]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[8]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[8]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[9]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[9]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[0]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[0]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[10]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[10]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[11]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[11]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[12]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[12]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[13]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[13]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[14]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[14]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[15]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[15]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[16]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[16]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[17]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[17]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[18]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[18]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[19]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[19]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[1]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[1]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[20]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[20]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[21]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[21]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[22]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[22]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[23]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[23]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[24]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[24]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[25]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[25]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[26]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[26]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[27]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[27]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[28]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[28]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[29]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[29]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[2]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[2]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[30]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[30]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[31]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[31]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[3]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[3]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[4]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[4]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[5]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[5]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[6]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[6]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[7]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[7]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[8]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[8]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P9[9]" in ../rtl/CortexM0_SoC.v(476)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P9[9]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P4" in ../rtl/CortexM0_SoC.v(405)
SYN-5014 WARNING: the net's pin: pin "HREADYOUT_P4" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P9" in ../rtl/CortexM0_SoC.v(475)
SYN-5014 WARNING: the net's pin: pin "HREADYOUT_P9" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P10" in ../rtl/CortexM0_SoC.v(492)
SYN-5014 WARNING: the net's pin: pin "HRESP_P10" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P4" in ../rtl/CortexM0_SoC.v(407)
SYN-5014 WARNING: the net's pin: pin "HRESP_P4" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P9" in ../rtl/CortexM0_SoC.v(477)
SYN-5014 WARNING: the net's pin: pin "HRESP_P9" in ../rtl/CortexM0_SoC.v(493)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 24569/2016 useful/useless nets, 23142/983 useful/useless insts
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 95 onehot mux instances.
SYN-1020 : Optimized 102 distributor mux.
SYN-5043 WARNING: Register "bzmusic_ctrl/state[0]" in ../rtl/out/bzmusic_ctrl.v(11) is described with both an asynchronous reset/set and an initialization value of the opposite polarity.
SYN-1016 : Merged 115 instances.
SYN-1015 : Optimize round 1, 3743 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 24278/61 useful/useless nets, 22900/202 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     bzmusic_ctrl/reg0_b2
SYN-1015 : Optimize round 2, 257 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1032 : 24273/2 useful/useless nets, 22895/0 useful/useless insts
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1016 : Merged 459 instances.
SYN-1015 : Optimize round 1, 483 better
SYN-1014 : Optimize round 2
SYN-1032 : 357/44 useful/useless nets, 197/12 useful/useless insts
SYN-1015 : Optimize round 2, 150 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 130 inv instances.
SYN-1032 : 21033/365 useful/useless nets, 20797/311 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 3883 better
SYN-1014 : Optimize round 2
SYN-1032 : 20051/1 useful/useless nets, 19815/6 useful/useless insts
SYN-1015 : Optimize round 2, 7 better
SYN-1014 : Optimize round 3
SYN-1032 : 20046/0 useful/useless nets, 19810/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  5.363844s wall, 5.187500s user + 0.343750s system = 5.531250s CPU (103.1%)

RUN-1004 : used memory is 1109 MB, reserved memory is 1237 MB, peak memory is 1892 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        75
  #input                   21
  #output                  43
  #inout                   11

Gate Statistics
#Basic gates            20703
  #and                   9752
  #nand                     0
  #or                    2110
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6504
  #bufif1                   3
  #MX21                   595
  #FADD                     0
  #DFF                   1666
  #LATCH                    0
#MACRO_ADD                 26
#MACRO_EQ                 143
#MACRO_MULT                 1
#MACRO_MUX                290

Report Hierarchy Area:
+-------------------------------------------------------------+
|Instance       |Module               |gates  |seq    |macros |
+-------------------------------------------------------------+
|top            |CortexM0_SoC         |19037  |1666   |185    |
|  Interconncet |AHBlite_Interconnect |163    |11     |21     |
|  u_logic      |cortexm0ds_logic     |18465  |1300   |14     |
+-------------------------------------------------------------+

RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  2.264105s wall, 2.218750s user + 0.078125s system = 2.296875s CPU (101.4%)

RUN-1004 : used memory is 1114 MB, reserved memory is 1240 MB, peak memory is 1892 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 63 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "BlockROM1/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM2/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM3/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Data/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Flag/ram_mem0"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 22258/3 useful/useless nets, 21282/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 399 instances.
SYN-2501 : Optimize round 1, 1142 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 19 macro adder
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 1 ROM instances
SYN-1019 : Optimized 27 mux instances.
SYN-1016 : Merged 29 instances.
SYN-1032 : 23191/39 useful/useless nets, 22232/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 184 instances.
SYN-2501 : Optimize round 1, 470 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20139/68 useful/useless nets, 19815/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20573/2 useful/useless nets, 20317/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21210/4 useful/useless nets, 20954/4 useful/useless insts
SYN-1032 : 23676/150 useful/useless nets, 22707/140 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 33, tpin num: 73544, tnet num: 23704, tinst num: 22713, tnode num: 101947, tedge num: 113184.
TMR-2508 : Levelizing timing graph completed, there are 281 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.030706s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (100.1%)

RUN-1004 : used memory is 1164 MB, reserved memory is 1288 MB, peak memory is 1892 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 23704 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 611 (3.29), #lev = 13 (3.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 610 (3.24), #lev = 12 (3.90)
SYN-3001 : Logic optimization runtime opt =   0.10 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1402 instances into 623 LUTs, name keeping = 64%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 98 (3.71), #lev = 5 (3.24)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 87 (4.03), #lev = 5 (3.11)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 23095.07 sec
SYN-3001 : Mapper mapped 297 instances into 87 LUTs, name keeping = 57%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5145 (3.99), #lev = 20 (8.13)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5174 (3.91), #lev = 18 (7.78)
SYN-3001 : Logic optimization runtime opt =   1.18 sec, map = 23095.28 sec
SYN-3001 : Mapper mapped 18818 instances into 5174 LUTs, name keeping = 31%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        75
  #input                   21
  #output                  43
  #inout                   11

LUT Statistics
#Total_luts              6295
  #lut4                  4057
  #lut5                  1826
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             412

Utilization Statistics
#lut                     6295   out of  19600   32.12%
#reg                     1658   out of  19600    8.46%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       63   out of    188   33.51%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+-----------------------------------------------------------------------------+
|Instance       |Module               |lut    |ripple |seq    |bram   |dsp    |
+-----------------------------------------------------------------------------+
|top            |CortexM0_SoC         |5883   |412    |1665   |37     |3      |
|  Interconncet |AHBlite_Interconnect |87     |0      |11     |0      |0      |
|  u_logic      |cortexm0ds_logic     |5174   |173    |1299   |0      |3      |
+-----------------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 9028/0 useful/useless nets, 8071/1 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 348 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 102 adder to BLE ...
SYN-4008 : Packed 102 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "AHBlite_Interconnect" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 11 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1299 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  20.680396s wall, 20.625000s user + 0.218750s system = 20.843750s CPU (100.8%)

RUN-1004 : used memory is 1192 MB, reserved memory is 1283 MB, peak memory is 1892 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 3 instances.
RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  2.792403s wall, 2.718750s user + 0.093750s system = 2.812500s CPU (100.7%)

RUN-1004 : used memory is 1200 MB, reserved memory is 1292 MB, peak memory is 1892 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net Pwm_CLK driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net QN_REF24MHz_pad is clkc1 of pll CLK_gen/pll_inst.
SYN-4027 : Net clk is clkc4 of pll CLK_gen/pll_inst.
SYN-4019 : Net System_clk_pad is refclk of pll CLK_gen/pll_inst.
SYN-4020 : Net System_clk_pad is fbclk of pll CLK_gen/pll_inst.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4024 : Net "keyboard/scan_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net Pwm_CLK as clock net
SYN-4025 : Tag rtl::Net QN_REF24MHz_pad as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net clk as clock net
SYN-4025 : Tag rtl::Net keyboard/scan_clk as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
SYN-4015 : Create BUFG instance for clk Net keyboard/scan_clk to drive 5 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7802 instances
RUN-1001 : 5882 luts, 1641 seqs, 101 mslices, 67 lslices, 63 pads, 37 brams, 3 dsps
RUN-1001 : There are total 8323 nets
RUN-1001 : 4281 nets have 2 pins
RUN-1001 : 2935 nets have [3 - 5] pins
RUN-1001 : 702 nets have [6 - 10] pins
RUN-1001 : 212 nets have [11 - 20] pins
RUN-1001 : 178 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7800 instances, 5882 luts, 1641 seqs, 168 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 33, tpin num: 37825, tnet num: 8277, tinst num: 7800, tnode num: 43172, tedge num: 61446.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8277 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.039549s wall, 1.031250s user + 0.015625s system = 1.046875s CPU (100.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.85666e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7800.
PHY-3001 : End clustering;  0.000024s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2184): len = 1.62078e+06, overlap = 90
PHY-3002 : Step(2185): len = 1.46279e+06, overlap = 90
PHY-3002 : Step(2186): len = 1.34971e+06, overlap = 92.8438
PHY-3002 : Step(2187): len = 1.2456e+06, overlap = 90.7188
PHY-3002 : Step(2188): len = 1.22954e+06, overlap = 95.3125
PHY-3002 : Step(2189): len = 1.21428e+06, overlap = 99.3125
PHY-3002 : Step(2190): len = 1.19834e+06, overlap = 97.7188
PHY-3002 : Step(2191): len = 1.18615e+06, overlap = 98.375
PHY-3002 : Step(2192): len = 1.06993e+06, overlap = 144.25
PHY-3002 : Step(2193): len = 945924, overlap = 159.438
PHY-3002 : Step(2194): len = 925282, overlap = 165.813
PHY-3002 : Step(2195): len = 883823, overlap = 176.313
PHY-3002 : Step(2196): len = 854749, overlap = 183.938
PHY-3002 : Step(2197): len = 837808, overlap = 187.563
PHY-3002 : Step(2198): len = 831410, overlap = 189.938
PHY-3002 : Step(2199): len = 818010, overlap = 196.656
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.4556e-05
PHY-3002 : Step(2200): len = 826522, overlap = 194.75
PHY-3002 : Step(2201): len = 824575, overlap = 187.844
PHY-3002 : Step(2202): len = 822197, overlap = 175.594
PHY-3002 : Step(2203): len = 819345, overlap = 166.719
PHY-3002 : Step(2204): len = 815588, overlap = 162.938
PHY-3002 : Step(2205): len = 808741, overlap = 156.875
PHY-3002 : Step(2206): len = 802366, overlap = 157.313
PHY-3002 : Step(2207): len = 798085, overlap = 152.219
PHY-3002 : Step(2208): len = 791807, overlap = 153.625
PHY-3002 : Step(2209): len = 785363, overlap = 153.156
PHY-3002 : Step(2210): len = 780152, overlap = 152.5
PHY-3002 : Step(2211): len = 774385, overlap = 154.719
PHY-3002 : Step(2212): len = 768364, overlap = 151.969
PHY-3002 : Step(2213): len = 763183, overlap = 146.938
PHY-3002 : Step(2214): len = 757690, overlap = 146.188
PHY-3002 : Step(2215): len = 751208, overlap = 143.969
PHY-3002 : Step(2216): len = 745706, overlap = 141.406
PHY-3002 : Step(2217): len = 740582, overlap = 140.5
PHY-3002 : Step(2218): len = 733395, overlap = 139.125
PHY-3002 : Step(2219): len = 727290, overlap = 141
PHY-3002 : Step(2220): len = 723387, overlap = 140.063
PHY-3002 : Step(2221): len = 716501, overlap = 136.563
PHY-3002 : Step(2222): len = 705525, overlap = 140.469
PHY-3002 : Step(2223): len = 701110, overlap = 138.094
PHY-3002 : Step(2224): len = 697776, overlap = 137.375
PHY-3002 : Step(2225): len = 675655, overlap = 140.063
PHY-3002 : Step(2226): len = 659095, overlap = 141.313
PHY-3002 : Step(2227): len = 656500, overlap = 139.125
PHY-3002 : Step(2228): len = 651156, overlap = 140.281
PHY-3002 : Step(2229): len = 627412, overlap = 142.281
PHY-3002 : Step(2230): len = 622974, overlap = 139.844
PHY-3002 : Step(2231): len = 618948, overlap = 135.406
PHY-3002 : Step(2232): len = 611597, overlap = 148.281
PHY-3002 : Step(2233): len = 609216, overlap = 151.563
PHY-3002 : Step(2234): len = 601778, overlap = 153.063
PHY-3002 : Step(2235): len = 597581, overlap = 144.313
PHY-3002 : Step(2236): len = 594737, overlap = 145.063
PHY-3002 : Step(2237): len = 592247, overlap = 142.656
PHY-3002 : Step(2238): len = 588567, overlap = 137.938
PHY-3002 : Step(2239): len = 583187, overlap = 140.781
PHY-3002 : Step(2240): len = 579604, overlap = 140.969
PHY-3002 : Step(2241): len = 577600, overlap = 138.5
PHY-3002 : Step(2242): len = 571968, overlap = 139.344
PHY-3002 : Step(2243): len = 566596, overlap = 140.625
PHY-3002 : Step(2244): len = 563735, overlap = 137
PHY-3002 : Step(2245): len = 561355, overlap = 137.094
PHY-3002 : Step(2246): len = 556353, overlap = 143.125
PHY-3002 : Step(2247): len = 547231, overlap = 154.406
PHY-3002 : Step(2248): len = 543654, overlap = 156.688
PHY-3002 : Step(2249): len = 541997, overlap = 158.406
PHY-3002 : Step(2250): len = 537970, overlap = 156.438
PHY-3002 : Step(2251): len = 535848, overlap = 153.469
PHY-3002 : Step(2252): len = 532458, overlap = 165.469
PHY-3002 : Step(2253): len = 529887, overlap = 162.094
PHY-3002 : Step(2254): len = 525653, overlap = 161.688
PHY-3002 : Step(2255): len = 523666, overlap = 162.844
PHY-3002 : Step(2256): len = 520833, overlap = 170.188
PHY-3002 : Step(2257): len = 518495, overlap = 171
PHY-3002 : Step(2258): len = 515983, overlap = 167.656
PHY-3002 : Step(2259): len = 511814, overlap = 172.063
PHY-3002 : Step(2260): len = 508522, overlap = 172.406
PHY-3002 : Step(2261): len = 506848, overlap = 170.625
PHY-3002 : Step(2262): len = 504117, overlap = 171.875
PHY-3002 : Step(2263): len = 499359, overlap = 179.188
PHY-3002 : Step(2264): len = 495783, overlap = 182.688
PHY-3002 : Step(2265): len = 494157, overlap = 180.438
PHY-3002 : Step(2266): len = 492103, overlap = 183.594
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.91119e-05
PHY-3002 : Step(2267): len = 493504, overlap = 183.031
PHY-3002 : Step(2268): len = 499771, overlap = 179.594
PHY-3002 : Step(2269): len = 507316, overlap = 168.313
PHY-3002 : Step(2270): len = 510146, overlap = 159.406
PHY-3002 : Step(2271): len = 510819, overlap = 153.25
PHY-3002 : Step(2272): len = 511775, overlap = 150.688
PHY-3002 : Step(2273): len = 516114, overlap = 144.219
PHY-3002 : Step(2274): len = 519248, overlap = 141.094
PHY-3002 : Step(2275): len = 519911, overlap = 139.813
PHY-3002 : Step(2276): len = 520982, overlap = 139.906
PHY-3002 : Step(2277): len = 522622, overlap = 136.469
PHY-3002 : Step(2278): len = 524494, overlap = 137.75
PHY-3002 : Step(2279): len = 525328, overlap = 135.75
PHY-3002 : Step(2280): len = 525572, overlap = 134.031
PHY-3002 : Step(2281): len = 525297, overlap = 132.313
PHY-3002 : Step(2282): len = 525214, overlap = 122.906
PHY-3002 : Step(2283): len = 525501, overlap = 117.563
PHY-3002 : Step(2284): len = 525648, overlap = 120.188
PHY-3002 : Step(2285): len = 525243, overlap = 122
PHY-3002 : Step(2286): len = 525217, overlap = 124.531
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000178224
PHY-3002 : Step(2287): len = 526670, overlap = 122.625
PHY-3002 : Step(2288): len = 533283, overlap = 115.25
PHY-3002 : Step(2289): len = 538743, overlap = 103.531
PHY-3002 : Step(2290): len = 541636, overlap = 108.438
PHY-3002 : Step(2291): len = 542804, overlap = 106.094
PHY-3002 : Step(2292): len = 545343, overlap = 101.156
PHY-3002 : Step(2293): len = 548666, overlap = 96.4063
PHY-3002 : Step(2294): len = 549879, overlap = 95.9063
PHY-3002 : Step(2295): len = 552231, overlap = 99.3438
PHY-3002 : Step(2296): len = 556939, overlap = 94.125
PHY-3002 : Step(2297): len = 558993, overlap = 84.0625
PHY-3002 : Step(2298): len = 559595, overlap = 84.125
PHY-3002 : Step(2299): len = 561071, overlap = 89.2813
PHY-3002 : Step(2300): len = 562798, overlap = 90.2188
PHY-3002 : Step(2301): len = 563675, overlap = 87.625
PHY-3002 : Step(2302): len = 567424, overlap = 74.4688
PHY-3002 : Step(2303): len = 568080, overlap = 76
PHY-3002 : Step(2304): len = 567975, overlap = 75.3438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00030174
PHY-3002 : Step(2305): len = 568674, overlap = 77.7188
PHY-3002 : Step(2306): len = 571461, overlap = 81.25
PHY-3002 : Step(2307): len = 576490, overlap = 85.8438
PHY-3002 : Step(2308): len = 578361, overlap = 85.4375
PHY-3002 : Step(2309): len = 579332, overlap = 85.1563
PHY-3002 : Step(2310): len = 581790, overlap = 75.3438
PHY-3002 : Step(2311): len = 584599, overlap = 73.9375
PHY-3002 : Step(2312): len = 585919, overlap = 72.4688
PHY-3002 : Step(2313): len = 587552, overlap = 74.4375
PHY-3002 : Step(2314): len = 588942, overlap = 78.9375
PHY-3002 : Step(2315): len = 590409, overlap = 80.8125
PHY-3002 : Step(2316): len = 592184, overlap = 81.4688
PHY-3002 : Step(2317): len = 593830, overlap = 81.9063
PHY-3002 : Step(2318): len = 594919, overlap = 81.8125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.036540s wall, 0.031250s user + 0.046875s system = 0.078125s CPU (213.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.34122e+06, over cnt = 1517(4%), over = 2195, worst = 7
PHY-1002 : len = 1.34911e+06, over cnt = 1214(3%), over = 1650, worst = 6
PHY-1002 : len = 1.35649e+06, over cnt = 958(2%), over = 1250, worst = 5
PHY-1002 : len = 1.37883e+06, over cnt = 555(1%), over = 719, worst = 5
PHY-1002 : len = 1.38441e+06, over cnt = 416(1%), over = 550, worst = 5
PHY-1001 : End global iterations;  1.263395s wall, 1.718750s user + 0.000000s system = 1.718750s CPU (136.0%)

PHY-1001 : Congestion index: top1 = 86.88, top5 = 77.50, top10 = 71.25, top15 = 65.00.
PHY-3001 : End congestion estimation;  1.884111s wall, 2.375000s user + 0.000000s system = 2.375000s CPU (126.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8277 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.537734s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (95.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.456e-05
PHY-3002 : Step(2319): len = 562971, overlap = 58.5
PHY-3002 : Step(2320): len = 526964, overlap = 82
PHY-3002 : Step(2321): len = 508463, overlap = 92.4688
PHY-3002 : Step(2322): len = 490793, overlap = 105.063
PHY-3002 : Step(2323): len = 475534, overlap = 111.188
PHY-3002 : Step(2324): len = 459946, overlap = 125.313
PHY-3002 : Step(2325): len = 443591, overlap = 137.906
PHY-3002 : Step(2326): len = 429176, overlap = 148.156
PHY-3002 : Step(2327): len = 414934, overlap = 165.469
PHY-3002 : Step(2328): len = 404739, overlap = 178.281
PHY-3002 : Step(2329): len = 394771, overlap = 186.406
PHY-3002 : Step(2330): len = 386597, overlap = 193.125
PHY-3002 : Step(2331): len = 381436, overlap = 193.938
PHY-3002 : Step(2332): len = 376223, overlap = 195.25
PHY-3002 : Step(2333): len = 374225, overlap = 192.313
PHY-3002 : Step(2334): len = 372235, overlap = 190.844
PHY-3002 : Step(2335): len = 371552, overlap = 179.188
PHY-3002 : Step(2336): len = 372720, overlap = 171.469
PHY-3002 : Step(2337): len = 370890, overlap = 170.219
PHY-3002 : Step(2338): len = 369190, overlap = 171.469
PHY-3002 : Step(2339): len = 368843, overlap = 168.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.912e-05
PHY-3002 : Step(2340): len = 383468, overlap = 141.75
PHY-3002 : Step(2341): len = 398230, overlap = 114.781
PHY-3002 : Step(2342): len = 405959, overlap = 104.063
PHY-3002 : Step(2343): len = 414162, overlap = 94.7813
PHY-3002 : Step(2344): len = 419077, overlap = 82.8438
PHY-3002 : Step(2345): len = 423325, overlap = 74.3438
PHY-3002 : Step(2346): len = 424577, overlap = 72.1875
PHY-3002 : Step(2347): len = 424470, overlap = 70.4688
PHY-3002 : Step(2348): len = 424787, overlap = 70.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00013824
PHY-3002 : Step(2349): len = 438938, overlap = 44.2813
PHY-3002 : Step(2350): len = 448965, overlap = 34.3438
PHY-3002 : Step(2351): len = 454732, overlap = 29.125
PHY-3002 : Step(2352): len = 460558, overlap = 28.4063
PHY-3002 : Step(2353): len = 467571, overlap = 29.0938
PHY-3002 : Step(2354): len = 468749, overlap = 27.0938
PHY-3002 : Step(2355): len = 468128, overlap = 24.5
PHY-3002 : Step(2356): len = 466711, overlap = 21.7813
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00027648
PHY-3002 : Step(2357): len = 481755, overlap = 19.8125
PHY-3002 : Step(2358): len = 490161, overlap = 16.3438
PHY-3002 : Step(2359): len = 497602, overlap = 11.8125
PHY-3002 : Step(2360): len = 508036, overlap = 8.6875
PHY-3002 : Step(2361): len = 515687, overlap = 8.9375
PHY-3002 : Step(2362): len = 516275, overlap = 8.46875
PHY-3002 : Step(2363): len = 516544, overlap = 6.03125
PHY-3002 : Step(2364): len = 515605, overlap = 5.78125
PHY-3002 : Step(2365): len = 513789, overlap = 5.625
PHY-3002 : Step(2366): len = 511979, overlap = 6.46875
PHY-3002 : Step(2367): len = 511767, overlap = 6.4375
PHY-3002 : Step(2368): len = 512761, overlap = 4.6875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00055296
PHY-3002 : Step(2369): len = 523742, overlap = 2.6875
PHY-3002 : Step(2370): len = 529603, overlap = 2.375
PHY-3002 : Step(2371): len = 537613, overlap = 1.40625
PHY-3002 : Step(2372): len = 545351, overlap = 0.125
PHY-3002 : Step(2373): len = 551686, overlap = 0.5
PHY-3002 : Step(2374): len = 550745, overlap = 0.5625
PHY-3002 : Step(2375): len = 550056, overlap = 0.25
PHY-3002 : Step(2376): len = 549118, overlap = 0.25
PHY-3002 : Step(2377): len = 548600, overlap = 0.625
PHY-3002 : Step(2378): len = 548718, overlap = 1.1875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00110592
PHY-3002 : Step(2379): len = 556274, overlap = 1.25
PHY-3002 : Step(2380): len = 561792, overlap = 1.09375
PHY-3002 : Step(2381): len = 570593, overlap = 1.5
PHY-3002 : Step(2382): len = 577813, overlap = 1.0625
PHY-3002 : Step(2383): len = 580120, overlap = 0.6875
PHY-3002 : Step(2384): len = 580875, overlap = 0.09375
PHY-3002 : Step(2385): len = 582089, overlap = 0.28125
PHY-3002 : Step(2386): len = 582066, overlap = 0.90625
PHY-3002 : Step(2387): len = 582164, overlap = 1.1875
PHY-3002 : Step(2388): len = 581426, overlap = 0.65625
PHY-3002 : Step(2389): len = 580144, overlap = 0.71875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.37587e+06, over cnt = 571(1%), over = 764, worst = 5
PHY-1002 : len = 1.3806e+06, over cnt = 297(0%), over = 378, worst = 4
PHY-1002 : len = 1.38094e+06, over cnt = 188(0%), over = 239, worst = 3
PHY-1002 : len = 1.37973e+06, over cnt = 123(0%), over = 155, worst = 3
PHY-1002 : len = 1.37844e+06, over cnt = 96(0%), over = 123, worst = 3
PHY-1001 : End global iterations;  1.048610s wall, 1.843750s user + 0.031250s system = 1.875000s CPU (178.8%)

PHY-1001 : Congestion index: top1 = 59.38, top5 = 50.00, top10 = 43.13, top15 = 40.00.
PHY-3001 : End congestion estimation;  1.726437s wall, 2.515625s user + 0.031250s system = 2.546875s CPU (147.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8277 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.486577s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (102.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000762849
PHY-3002 : Step(2390): len = 581358, overlap = 13.6563
PHY-3002 : Step(2391): len = 572502, overlap = 13.3125
PHY-3002 : Step(2392): len = 564905, overlap = 8.75
PHY-3002 : Step(2393): len = 556369, overlap = 12.9063
PHY-3002 : Step(2394): len = 547850, overlap = 11.3125
PHY-3002 : Step(2395): len = 540967, overlap = 13.8125
PHY-3002 : Step(2396): len = 533804, overlap = 10.0313
PHY-3002 : Step(2397): len = 526956, overlap = 13.7188
PHY-3002 : Step(2398): len = 521408, overlap = 13.0313
PHY-3002 : Step(2399): len = 516505, overlap = 15.0313
PHY-3002 : Step(2400): len = 512761, overlap = 12
PHY-3002 : Step(2401): len = 508758, overlap = 10.8438
PHY-3002 : Step(2402): len = 506002, overlap = 9.96875
PHY-3002 : Step(2403): len = 502799, overlap = 10.5313
PHY-3002 : Step(2404): len = 501172, overlap = 9.96875
PHY-3002 : Step(2405): len = 499625, overlap = 11.5625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00152375
PHY-3002 : Step(2406): len = 505912, overlap = 7.03125
PHY-3002 : Step(2407): len = 511550, overlap = 9.53125
PHY-3002 : Step(2408): len = 518791, overlap = 6.40625
PHY-3002 : Step(2409): len = 525113, overlap = 7.375
PHY-3002 : Step(2410): len = 528290, overlap = 4.84375
PHY-3002 : Step(2411): len = 528888, overlap = 6.75
PHY-3002 : Step(2412): len = 530333, overlap = 6.71875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00304749
PHY-3002 : Step(2413): len = 535678, overlap = 4.125
PHY-3002 : Step(2414): len = 538947, overlap = 5.90625
PHY-3002 : Step(2415): len = 541649, overlap = 3.5
PHY-3002 : Step(2416): len = 548267, overlap = 6.59375
PHY-3002 : Step(2417): len = 553407, overlap = 4.875
PHY-3002 : Step(2418): len = 554110, overlap = 6.40625
PHY-3002 : Step(2419): len = 554405, overlap = 5.0625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00609499
PHY-3002 : Step(2420): len = 556926, overlap = 6.25
PHY-3002 : Step(2421): len = 560266, overlap = 4.5625
PHY-3002 : Step(2422): len = 562955, overlap = 5.71875
PHY-3002 : Step(2423): len = 565765, overlap = 3.90625
PHY-3002 : Step(2424): len = 567475, overlap = 5.21875
PHY-3002 : Step(2425): len = 570468, overlap = 3.53125
PHY-3002 : Step(2426): len = 572656, overlap = 4.46875
PHY-3002 : Step(2427): len = 574383, overlap = 2.875
PHY-3002 : Step(2428): len = 576142, overlap = 4
PHY-3002 : Step(2429): len = 577482, overlap = 2.75
PHY-3002 : Step(2430): len = 578446, overlap = 3.6875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.011147
PHY-3002 : Step(2431): len = 579447, overlap = 2.6875
PHY-3002 : Step(2432): len = 581884, overlap = 3.65625
PHY-3002 : Step(2433): len = 584168, overlap = 3
PHY-3002 : Step(2434): len = 585582, overlap = 3.59375
PHY-3002 : Step(2435): len = 587352, overlap = 2.34375
PHY-3002 : Step(2436): len = 588353, overlap = 3.28125
PHY-3002 : Step(2437): len = 590850, overlap = 1.53125
PHY-3002 : Step(2438): len = 592715, overlap = 2.8125
PHY-3002 : Step(2439): len = 593539, overlap = 1.8125
PHY-3002 : Step(2440): len = 593954, overlap = 2.40625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0194369
PHY-3002 : Step(2441): len = 594649, overlap = 1.59375
PHY-3002 : Step(2442): len = 596537, overlap = 2.28125
PHY-3002 : Step(2443): len = 598295, overlap = 1.375
PHY-3002 : Step(2444): len = 599161, overlap = 2.25
PHY-3002 : Step(2445): len = 600295, overlap = 1.375
PHY-3002 : Step(2446): len = 601233, overlap = 1.9375
PHY-3002 : Step(2447): len = 602471, overlap = 1.03125
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 78.56 peak overflow 1.34
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.42051e+06, over cnt = 334(0%), over = 420, worst = 4
PHY-1002 : len = 1.42177e+06, over cnt = 220(0%), over = 276, worst = 4
PHY-1002 : len = 1.4221e+06, over cnt = 145(0%), over = 189, worst = 4
PHY-1002 : len = 1.42067e+06, over cnt = 100(0%), over = 134, worst = 3
PHY-1002 : len = 1.41997e+06, over cnt = 78(0%), over = 107, worst = 3
PHY-1001 : End global iterations;  1.104881s wall, 1.843750s user + 0.062500s system = 1.906250s CPU (172.5%)

PHY-1001 : Congestion index: top1 = 58.13, top5 = 49.38, top10 = 44.38, top15 = 40.00.
PHY-1001 : End incremental global routing;  1.720846s wall, 2.468750s user + 0.078125s system = 2.546875s CPU (148.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8277 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.480144s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (100.9%)

OPT-1001 : 21 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7710 has valid locations, 156 needs to be replaced
PHY-3001 : design contains 7935 instances, 5901 luts, 1757 seqs, 168 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 620296
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.3449e+06, over cnt = 372(1%), over = 482, worst = 5
PHY-1002 : len = 1.34662e+06, over cnt = 222(0%), over = 296, worst = 5
PHY-1002 : len = 1.34622e+06, over cnt = 152(0%), over = 208, worst = 5
PHY-1002 : len = 1.34464e+06, over cnt = 101(0%), over = 144, worst = 4
PHY-1002 : len = 1.34317e+06, over cnt = 75(0%), over = 108, worst = 4
PHY-1001 : End global iterations;  0.974401s wall, 1.750000s user + 0.015625s system = 1.765625s CPU (181.2%)

PHY-1001 : Congestion index: top1 = 58.75, top5 = 49.38, top10 = 44.38, top15 = 41.25.
PHY-3001 : End congestion estimation;  2.259457s wall, 3.046875s user + 0.015625s system = 3.062500s CPU (135.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8412 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.485951s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2448): len = 619972, overlap = 0
PHY-3002 : Step(2449): len = 619972, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.34459e+06, over cnt = 88(0%), over = 120, worst = 4
PHY-1002 : len = 1.34461e+06, over cnt = 77(0%), over = 109, worst = 4
PHY-1002 : len = 1.34439e+06, over cnt = 73(0%), over = 105, worst = 4
PHY-1002 : len = 1.34402e+06, over cnt = 66(0%), over = 98, worst = 4
PHY-1002 : len = 1.34401e+06, over cnt = 64(0%), over = 96, worst = 4
PHY-1001 : End global iterations;  0.628475s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (99.4%)

PHY-1001 : Congestion index: top1 = 58.13, top5 = 50.63, top10 = 44.38, top15 = 41.88.
PHY-3001 : End congestion estimation;  1.175811s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (98.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8412 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.479504s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (101.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0179282
PHY-3002 : Step(2450): len = 619794, overlap = 1.03125
PHY-3002 : Step(2451): len = 619814, overlap = 1.03125
PHY-3001 : Final: Len = 619814, Over = 1.03125
PHY-3001 : End incremental placement;  4.795011s wall, 5.703125s user + 0.265625s system = 5.968750s CPU (124.5%)

OPT-1001 : End high-fanout net optimization;  7.685716s wall, 9.328125s user + 0.343750s system = 9.671875s CPU (125.8%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.34474e+06, over cnt = 373(1%), over = 478, worst = 4
PHY-1002 : len = 1.34654e+06, over cnt = 221(0%), over = 282, worst = 4
PHY-1002 : len = 1.34537e+06, over cnt = 156(0%), over = 206, worst = 4
PHY-1002 : len = 1.34431e+06, over cnt = 107(0%), over = 145, worst = 4
PHY-1002 : len = 1.34324e+06, over cnt = 80(0%), over = 110, worst = 4
PHY-1001 : End global iterations;  1.008715s wall, 1.703125s user + 0.015625s system = 1.718750s CPU (170.4%)

PHY-1001 : Congestion index: top1 = 58.75, top5 = 49.38, top10 = 44.38, top15 = 41.25.
OPT-1001 : End congestion update;  1.593540s wall, 2.296875s user + 0.015625s system = 2.312500s CPU (145.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8412 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.397043s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (102.3%)

OPT-1001 : Start: WNS 1384 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 2027 TNS 0 NUM_FEPS 0 with 10 cells processed and 6066 slack improved
OPT-1001 : Iter 2: improved WNS 2350 TNS 0 NUM_FEPS 0 with 11 cells processed and 5738 slack improved
OPT-1001 : Iter 3: improved WNS 2588 TNS 0 NUM_FEPS 0 with 20 cells processed and 5262 slack improved
OPT-1001 : Iter 4: improved WNS 2709 TNS 0 NUM_FEPS 0 with 17 cells processed and 2533 slack improved
OPT-1001 : Iter 5: improved WNS 2809 TNS 0 NUM_FEPS 0 with 13 cells processed and 2616 slack improved
OPT-1001 : Iter 6: improved WNS 2809 TNS 0 NUM_FEPS 0 with 10 cells processed and 2150 slack improved
OPT-1001 : End global optimization;  3.274260s wall, 3.968750s user + 0.015625s system = 3.984375s CPU (121.7%)

OPT-1001 : End physical optimization;  10.969503s wall, 13.421875s user + 0.359375s system = 13.781250s CPU (125.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5901 LUT to BLE ...
SYN-4008 : Packed 5901 LUT and 716 SEQ to BLE.
SYN-4003 : Packing 1041 remaining SEQ's ...
SYN-4005 : Packed 994 SEQ with LUT/SLICE
SYN-4006 : 4195 single LUT's are left
SYN-4006 : 47 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5948/6228 primitive instances ...
PHY-3001 : End packing;  1.103533s wall, 1.109375s user + 0.000000s system = 1.109375s CPU (100.5%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3741 instances
RUN-1001 : 1815 mslices, 1815 lslices, 63 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7927 nets
RUN-1001 : 3212 nets have 2 pins
RUN-1001 : 3327 nets have [3 - 5] pins
RUN-1001 : 813 nets have [6 - 10] pins
RUN-1001 : 293 nets have [11 - 20] pins
RUN-1001 : 279 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 3739 instances, 3630 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : After packing: Len = 642280, Over = 34
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.39552e+06, over cnt = 376(1%), over = 459, worst = 4
PHY-1002 : len = 1.39729e+06, over cnt = 237(0%), over = 269, worst = 3
PHY-1002 : len = 1.39743e+06, over cnt = 154(0%), over = 175, worst = 3
PHY-1002 : len = 1.39454e+06, over cnt = 96(0%), over = 108, worst = 3
PHY-1002 : len = 1.39143e+06, over cnt = 56(0%), over = 64, worst = 3
PHY-1001 : End global iterations;  1.028762s wall, 1.656250s user + 0.015625s system = 1.671875s CPU (162.5%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 51.88, top10 = 45.00, top15 = 41.25.
PHY-3001 : End congestion estimation;  2.768924s wall, 3.406250s user + 0.015625s system = 3.421875s CPU (123.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7881 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.515216s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00019582
PHY-3002 : Step(2452): len = 622826, overlap = 33.25
PHY-3002 : Step(2453): len = 609648, overlap = 39.5
PHY-3002 : Step(2454): len = 601225, overlap = 43.25
PHY-3002 : Step(2455): len = 591738, overlap = 55.25
PHY-3002 : Step(2456): len = 585013, overlap = 57
PHY-3002 : Step(2457): len = 578262, overlap = 56.5
PHY-3002 : Step(2458): len = 571127, overlap = 64.25
PHY-3002 : Step(2459): len = 565761, overlap = 69.5
PHY-3002 : Step(2460): len = 560233, overlap = 72.5
PHY-3002 : Step(2461): len = 556902, overlap = 77.5
PHY-3002 : Step(2462): len = 552061, overlap = 78.75
PHY-3002 : Step(2463): len = 548120, overlap = 77.5
PHY-3002 : Step(2464): len = 545714, overlap = 83.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00039164
PHY-3002 : Step(2465): len = 562768, overlap = 57
PHY-3002 : Step(2466): len = 566905, overlap = 51.25
PHY-3002 : Step(2467): len = 571332, overlap = 48.75
PHY-3002 : Step(2468): len = 576675, overlap = 46
PHY-3002 : Step(2469): len = 580863, overlap = 46.5
PHY-3002 : Step(2470): len = 584653, overlap = 42.25
PHY-3002 : Step(2471): len = 588346, overlap = 45
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000773044
PHY-3002 : Step(2472): len = 598156, overlap = 35.75
PHY-3002 : Step(2473): len = 602860, overlap = 31
PHY-3002 : Step(2474): len = 608283, overlap = 25.5
PHY-3002 : Step(2475): len = 614162, overlap = 23.75
PHY-3002 : Step(2476): len = 618017, overlap = 21.25
PHY-3002 : Step(2477): len = 620727, overlap = 22.5
PHY-3002 : Step(2478): len = 623180, overlap = 20.75
PHY-3002 : Step(2479): len = 626483, overlap = 21.25
PHY-3002 : Step(2480): len = 628016, overlap = 19.5
PHY-3002 : Step(2481): len = 629022, overlap = 20.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00152893
PHY-3002 : Step(2482): len = 636253, overlap = 14.75
PHY-3002 : Step(2483): len = 638967, overlap = 13.75
PHY-3002 : Step(2484): len = 642220, overlap = 11.25
PHY-3002 : Step(2485): len = 646304, overlap = 12.25
PHY-3002 : Step(2486): len = 650710, overlap = 11
PHY-3002 : Step(2487): len = 651519, overlap = 13
PHY-3002 : Step(2488): len = 652993, overlap = 13.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00282538
PHY-3002 : Step(2489): len = 656722, overlap = 12
PHY-3002 : Step(2490): len = 659595, overlap = 11.75
PHY-3002 : Step(2491): len = 662217, overlap = 12
PHY-3002 : Step(2492): len = 664822, overlap = 11
PHY-3002 : Step(2493): len = 666540, overlap = 9
PHY-3002 : Step(2494): len = 668402, overlap = 8
PHY-3002 : Step(2495): len = 670074, overlap = 8
PHY-3002 : Step(2496): len = 671439, overlap = 7.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00521151
PHY-3002 : Step(2497): len = 673951, overlap = 6.75
PHY-3002 : Step(2498): len = 676359, overlap = 6.5
PHY-3002 : Step(2499): len = 678424, overlap = 6.25
PHY-3002 : Step(2500): len = 679991, overlap = 5.5
PHY-3002 : Step(2501): len = 681349, overlap = 6.5
PHY-3002 : Step(2502): len = 682890, overlap = 6.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00860429
PHY-3002 : Step(2503): len = 684561, overlap = 6
PHY-3002 : Step(2504): len = 686548, overlap = 5.25
PHY-3002 : Step(2505): len = 688120, overlap = 5.5
PHY-3002 : Step(2506): len = 689352, overlap = 5
PHY-3002 : Step(2507): len = 690546, overlap = 4.5
PHY-3002 : Step(2508): len = 691620, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  3.283562s wall, 2.421875s user + 2.171875s system = 4.593750s CPU (139.9%)

PHY-3001 : Trial Legalized: Len = 702076
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.55664e+06, over cnt = 329(0%), over = 382, worst = 3
PHY-1002 : len = 1.55726e+06, over cnt = 252(0%), over = 285, worst = 3
PHY-1002 : len = 1.55766e+06, over cnt = 164(0%), over = 183, worst = 3
PHY-1002 : len = 1.55464e+06, over cnt = 108(0%), over = 117, worst = 2
PHY-1002 : len = 1.55303e+06, over cnt = 78(0%), over = 83, worst = 2
PHY-1001 : End global iterations;  1.002614s wall, 1.625000s user + 0.031250s system = 1.656250s CPU (165.2%)

PHY-1001 : Congestion index: top1 = 66.88, top5 = 56.88, top10 = 50.63, top15 = 45.63.
PHY-3001 : End congestion estimation;  1.680549s wall, 2.343750s user + 0.046875s system = 2.390625s CPU (142.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7881 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.480984s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (97.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000621549
PHY-3002 : Step(2509): len = 673664, overlap = 8.5
PHY-3002 : Step(2510): len = 663538, overlap = 7.5
PHY-3002 : Step(2511): len = 654663, overlap = 11.75
PHY-3002 : Step(2512): len = 647758, overlap = 12.25
PHY-3002 : Step(2513): len = 641036, overlap = 14.5
PHY-3002 : Step(2514): len = 635701, overlap = 17.5
PHY-3002 : Step(2515): len = 631619, overlap = 19
PHY-3002 : Step(2516): len = 628981, overlap = 20
PHY-3002 : Step(2517): len = 626348, overlap = 21
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.031779s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (98.3%)

PHY-3001 : Legalized: Len = 634983, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.019429s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (80.4%)

PHY-3001 : 8 instances has been re-located, deltaX = 0, deltaY = 8, maxDist = 1.
PHY-3001 : Final: Len = 635159, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.41076e+06, over cnt = 347(0%), over = 404, worst = 3
PHY-1002 : len = 1.41207e+06, over cnt = 210(0%), over = 237, worst = 3
PHY-1002 : len = 1.4112e+06, over cnt = 130(0%), over = 143, worst = 3
PHY-1002 : len = 1.40609e+06, over cnt = 61(0%), over = 65, worst = 2
PHY-1002 : len = 1.40319e+06, over cnt = 30(0%), over = 32, worst = 2
PHY-1001 : End global iterations;  0.993713s wall, 1.734375s user + 0.046875s system = 1.781250s CPU (179.3%)

PHY-1001 : Congestion index: top1 = 65.00, top5 = 55.63, top10 = 48.75, top15 = 44.38.
PHY-1001 : End incremental global routing;  1.601506s wall, 2.343750s user + 0.046875s system = 2.390625s CPU (149.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7881 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.670746s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (100.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.338089s wall, 4.078125s user + 0.046875s system = 4.125000s CPU (123.6%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.41076e+06, over cnt = 347(0%), over = 404, worst = 3
PHY-1002 : len = 1.41207e+06, over cnt = 210(0%), over = 237, worst = 3
PHY-1002 : len = 1.4112e+06, over cnt = 130(0%), over = 143, worst = 3
PHY-1002 : len = 1.40609e+06, over cnt = 61(0%), over = 65, worst = 2
PHY-1002 : len = 1.40319e+06, over cnt = 30(0%), over = 32, worst = 2
PHY-1001 : End global iterations;  1.002747s wall, 1.687500s user + 0.000000s system = 1.687500s CPU (168.3%)

PHY-1001 : Congestion index: top1 = 65.00, top5 = 55.63, top10 = 48.75, top15 = 44.38.
OPT-1001 : End congestion update;  1.627989s wall, 2.312500s user + 0.000000s system = 2.312500s CPU (142.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7881 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.475131s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (98.7%)

OPT-1001 : Start: WNS 1034 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3670 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3739 instances, 3630 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 636945, Over = 0
PHY-3001 : End spreading;  0.017201s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (90.8%)

PHY-3001 : Final: Len = 636945, Over = 0
PHY-3001 : End incremental legalization;  0.179425s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (104.5%)

OPT-1001 : Iter 1: improved WNS 2244 TNS 0 NUM_FEPS 0 with 11 cells processed and 1300 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3670 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3739 instances, 3630 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 642041, Over = 0
PHY-3001 : End spreading;  0.018274s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (85.5%)

PHY-3001 : Final: Len = 642041, Over = 0
PHY-3001 : End incremental legalization;  0.228765s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (150.3%)

OPT-1001 : Iter 2: improved WNS 2653 TNS 0 NUM_FEPS 0 with 16 cells processed and 2127 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3670 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3739 instances, 3630 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 645191, Over = 0
PHY-3001 : End spreading;  0.019428s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (80.4%)

PHY-3001 : Final: Len = 645191, Over = 0
PHY-3001 : End incremental legalization;  0.197607s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (118.6%)

OPT-1001 : Iter 3: improved WNS 2921 TNS 0 NUM_FEPS 0 with 14 cells processed and 4522 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3670 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3739 instances, 3630 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 652067, Over = 0
PHY-3001 : End spreading;  0.017542s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.1%)

PHY-3001 : Final: Len = 652067, Over = 0
PHY-3001 : End incremental legalization;  0.190463s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (123.1%)

OPT-1001 : Iter 4: improved WNS 3102 TNS 0 NUM_FEPS 0 with 22 cells processed and 4904 slack improved
OPT-1001 : End path based optimization;  14.899665s wall, 15.703125s user + 0.046875s system = 15.750000s CPU (105.7%)

OPT-1001 : End physical optimization;  18.244043s wall, 19.781250s user + 0.093750s system = 19.875000s CPU (108.9%)

RUN-1003 : finish command "place" in  65.607741s wall, 108.359375s user + 12.109375s system = 120.468750s CPU (183.6%)

RUN-1004 : used memory is 1286 MB, reserved memory is 1398 MB, peak memory is 1892 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        75
  #input                   21
  #output                  43
  #inout                   11

Utilization Statistics
#lut                     6880   out of  19600   35.10%
#reg                     1774   out of  19600    9.05%
#le                      6927
  #lut only              5153   out of   6927   74.39%
  #reg only                47   out of   6927    0.68%
  #lut&reg               1727   out of   6927   24.93%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       63   out of    188   33.51%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO        INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
      en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR      OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS        OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]     OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]     OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]     OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]     OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]     OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]     OUTPUT        K11        LVCMOS33           8            NONE       NONE    
  LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD        OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS        OUTPUT        H13        LVCMOS33           8            NONE       NONE    
    LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR        OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]        OUTPUT        H16        LVCMOS33           8            N/A        NONE    
     LED[6]        OUTPUT         K2        LVCMOS33           8            N/A        NONE    
     LED[5]        OUTPUT         E2        LVCMOS33           8            N/A        NONE    
     LED[4]        OUTPUT        C11        LVCMOS33           8            N/A        NONE    
     LED[3]        OUTPUT         L5        LVCMOS33           8            N/A        NONE    
     LED[2]        OUTPUT        P13        LVCMOS33           8            N/A        NONE    
     LED[1]        OUTPUT         F6        LVCMOS33           8            N/A        NONE    
     LED[0]        OUTPUT        E12        LVCMOS33           8            N/A        NONE    
  PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz      OUTPUT         P1        LVCMOS33           8            N/A        NONE    
     Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       NONE    
    SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS        OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI       OUTPUT        F14        LVCMOS33           8            NONE       OREG    
     TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep         OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
     IO[7]          INOUT        F16        LVCMOS33           8           PULLUP      NONE    
     IO[6]          INOUT        E16        LVCMOS33           8           PULLUP      NONE    
     IO[5]          INOUT        E13        LVCMOS33           8           PULLUP      NONE    
     IO[4]          INOUT        C16        LVCMOS33           8           PULLUP      NONE    
     IO[3]          INOUT        C15        LVCMOS33           8           PULLUP      NONE    
     IO[2]          INOUT        B16        LVCMOS33           8           PULLUP      NONE    
     IO[1]          INOUT        B15        LVCMOS33           8           PULLUP      NONE    
     IO[0]          INOUT        M12        LVCMOS33           8            N/A        NONE    
  PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6927  |6724   |156    |1781   |37     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3741 instances
RUN-1001 : 1815 mslices, 1815 lslices, 63 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7927 nets
RUN-1001 : 3212 nets have 2 pins
RUN-1001 : 3327 nets have [3 - 5] pins
RUN-1001 : 813 nets have [6 - 10] pins
RUN-1001 : 293 nets have [11 - 20] pins
RUN-1001 : 279 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.44142e+06, over cnt = 328(0%), over = 385, worst = 3
PHY-1002 : len = 1.44274e+06, over cnt = 215(0%), over = 250, worst = 3
PHY-1002 : len = 1.43801e+06, over cnt = 99(0%), over = 117, worst = 3
PHY-1002 : len = 1.42934e+06, over cnt = 37(0%), over = 47, worst = 3
PHY-1002 : len = 1.41023e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.107946s wall, 1.781250s user + 0.015625s system = 1.796875s CPU (162.2%)

PHY-1001 : Congestion index: top1 = 65.00, top5 = 55.63, top10 = 49.38, top15 = 45.00.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7881 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 25 out of 7927 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7881 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 780 to 10
PHY-1001 : End pin swap;  0.446706s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (101.4%)

PHY-1001 : End global routing;  4.661990s wall, 5.343750s user + 0.015625s system = 5.359375s CPU (115.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 104488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.220621s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (99.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 118568, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.525029s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (101.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 118568, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.010253s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 118568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 2; 0.005616s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 96% nets.
PHY-1002 : len = 1.2085e+06, over cnt = 753(0%), over = 758, worst = 3
PHY-1001 : End Routed; 35.303044s wall, 58.640625s user + 1.546875s system = 60.187500s CPU (170.5%)

PHY-1001 : Update timing.....
PHY-1001 : 2288/7682(29%) critical/total net(s), WNS -5.390ns, TNS -1760.122ns, False end point 617.
PHY-1001 : End update timing;  1.971591s wall, 1.984375s user + 0.031250s system = 2.015625s CPU (102.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.21471e+06, over cnt = 290(0%), over = 290, worst = 1
PHY-1001 : End DR Iter 1; 2.525808s wall, 3.015625s user + 0.000000s system = 3.015625s CPU (119.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.21714e+06, over cnt = 63(0%), over = 63, worst = 1
PHY-1001 : End DR Iter 2; 1.126423s wall, 1.187500s user + 0.000000s system = 1.187500s CPU (105.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.21838e+06, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End DR Iter 3; 0.201091s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (116.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.2185e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 4; 0.085311s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (128.2%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 1.21858e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.21858e+06
PHY-1001 : End DR Iter 5; 0.081482s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (95.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  46.680175s wall, 70.546875s user + 1.703125s system = 72.250000s CPU (154.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  51.857364s wall, 76.328125s user + 1.718750s system = 78.046875s CPU (150.5%)

RUN-1004 : used memory is 1383 MB, reserved memory is 1503 MB, peak memory is 1892 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        75
  #input                   21
  #output                  43
  #inout                   11

Utilization Statistics
#lut                     6880   out of  19600   35.10%
#reg                     1774   out of  19600    9.05%
#le                      6927
  #lut only              5153   out of   6927   74.39%
  #reg only                47   out of   6927    0.68%
  #lut&reg               1727   out of   6927   24.93%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       63   out of    188   33.51%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       7   out of     16   43.75%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO        INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
      en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR      OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS        OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]     OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]     OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]     OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]     OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]     OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]     OUTPUT        K11        LVCMOS33           8            NONE       NONE    
  LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD        OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS        OUTPUT        H13        LVCMOS33           8            NONE       NONE    
    LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR        OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]        OUTPUT        H16        LVCMOS33           8            N/A        NONE    
     LED[6]        OUTPUT         K2        LVCMOS33           8            N/A        NONE    
     LED[5]        OUTPUT         E2        LVCMOS33           8            N/A        NONE    
     LED[4]        OUTPUT        C11        LVCMOS33           8            N/A        NONE    
     LED[3]        OUTPUT         L5        LVCMOS33           8            N/A        NONE    
     LED[2]        OUTPUT        P13        LVCMOS33           8            N/A        NONE    
     LED[1]        OUTPUT         F6        LVCMOS33           8            N/A        NONE    
     LED[0]        OUTPUT        E12        LVCMOS33           8            N/A        NONE    
  PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz      OUTPUT         P1        LVCMOS33           8            N/A        NONE    
     Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       NONE    
    SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS        OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI       OUTPUT        F14        LVCMOS33           8            NONE       OREG    
     TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep         OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
     IO[7]          INOUT        F16        LVCMOS33           8           PULLUP      NONE    
     IO[6]          INOUT        E16        LVCMOS33           8           PULLUP      NONE    
     IO[5]          INOUT        E13        LVCMOS33           8           PULLUP      NONE    
     IO[4]          INOUT        C16        LVCMOS33           8           PULLUP      NONE    
     IO[3]          INOUT        C15        LVCMOS33           8           PULLUP      NONE    
     IO[2]          INOUT        B16        LVCMOS33           8           PULLUP      NONE    
     IO[1]          INOUT        B15        LVCMOS33           8           PULLUP      NONE    
     IO[0]          INOUT        M12        LVCMOS33           8            N/A        NONE    
  PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6927  |6724   |156    |1781   |37     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       3147  
    #2         2       2103  
    #3         3       757   
    #4         4       466   
    #5        5-10     864   
    #6       11-50     497   
    #7       51-100     20   
  Average     3.77           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  3.420063s wall, 3.250000s user + 0.171875s system = 3.421875s CPU (100.1%)

RUN-1004 : used memory is 1383 MB, reserved memory is 1503 MB, peak memory is 1892 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 33, tpin num: 39114, tnet num: 7881, tinst num: 3739, tnode num: 44223, tedge num: 66170.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.274484s wall, 1.281250s user + 0.015625s system = 1.296875s CPU (101.8%)

RUN-1004 : used memory is 1386 MB, reserved memory is 1503 MB, peak memory is 1892 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 7881 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 7 (5 unconstrainted).
TMR-5009 WARNING: No clock constraint on 5 clock net(s): 
	LED_Interface/light_clk
	Pwm_CLK
	QN_REF24MHz_pad
	keyboard/scan_clk
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  2.593552s wall, 2.578125s user + 0.078125s system = 2.656250s CPU (102.4%)

RUN-1004 : used memory is 1726 MB, reserved memory is 1839 MB, peak memory is 1892 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3741
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7927, pip num: 95414
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 3040 valid insts, and 252508 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000" in  12.774234s wall, 91.312500s user + 0.296875s system = 91.609375s CPU (717.1%)

RUN-1004 : used memory is 1814 MB, reserved memory is 1926 MB, peak memory is 1932 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.479288s wall, 1.437500s user + 0.046875s system = 1.484375s CPU (100.3%)

RUN-1004 : used memory is 1923 MB, reserved memory is 2038 MB, peak memory is 1932 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.119435s wall, 0.125000s user + 0.093750s system = 0.218750s CPU (3.1%)

RUN-1004 : used memory is 1953 MB, reserved memory is 2069 MB, peak memory is 1953 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.089549s wall, 1.687500s user + 0.187500s system = 1.875000s CPU (20.6%)

RUN-1004 : used memory is 1910 MB, reserved memory is 2026 MB, peak memory is 1953 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 92 in ../rtl/CortexM0_SoC.v(132)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 66 in ../rtl/CortexM0_SoC.v(212)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 92 in ../rtl/CortexM0_SoC.v(132)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 66 in ../rtl/CortexM0_SoC.v(212)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(272)
HDL-5007 WARNING: port 'HRDATA' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(971)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module key_16 in key_16.v(23)
HDL-1007 : elaborate module bzmusic_ctrl in ../rtl/out/bzmusic_ctrl.v(1)
HDL-1007 : elaborate module addr_cnt in ../rtl/out/addr_cnt.v(2)
HDL-1007 : elaborate module BlockROM1(ADDR_WIDTH=8) in ../rtl/out/BlockROM1.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM1.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(105)
HDL-1007 : elaborate module BlockROM2(ADDR_WIDTH=8) in ../rtl/out/BlockROM2.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM2.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(116)
HDL-1007 : elaborate module BlockROM3(ADDR_WIDTH=8) in ../rtl/out/BlockROM3.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM3.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(127)
HDL-1007 : elaborate module AND in ../rtl/out/AND.v(23)
HDL-1007 : elaborate module tune_decoder in ../rtl/out/tune_decoder.v(1)
HDL-1007 : elaborate module tune_pwm in ../rtl/out/tune_pwm.v(1)
HDL-1007 : elaborate module beat_decoder in ../rtl/out/beat_decoder.v(1)
HDL-1007 : elaborate module beat_cnt in ../rtl/out/beat_cnt.v(1)
HDL-1007 : elaborate module Keyboard in ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v(1)
HDL-1007 : elaborate module PLL in ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in E:/TD/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=4,CLKC0_DIV=6,CLKC1_DIV=50,CLKC2_DIV=75,CLKC3_DIV=50,CLKC4_DIV=48,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=5,CLKC1_CPHASE=49,CLKC2_CPHASE=74,CLKC3_CPHASE=49,CLKC4_CPHASE=47,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/TD/arch/eagle_macro.v(930)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(700)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(757)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_PAJ_IIC in AHBlite_PAJ_IIC.v(1)
HDL-1007 : elaborate module AHBlite_SPI in ../rtl/AHBlite_SPI.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-1007 : elaborate module AHBlite_LCD in ../lcd/AHBlite_LCD.v(1)
HDL-1007 : elaborate module LCD_INI in ../lcd/LCD_INI.v(1)
HDL-1007 : elaborate module WriteCtrl in ../lcd/WriteCtrl.v(1)
HDL-1007 : elaborate module AddrIni in ../lcd/AddrIni.v(1)
HDL-1007 : elaborate module BlockROM16 in ../lcd/BlockROM16.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM16.v(10)
HDL-1007 : elaborate module BlockROM9 in ../lcd/BlockROM9.v(1)
HDL-5007 WARNING: entry size 4 at F:/jichuangsai/week_yizhi/lcd/sign.txt:1 does not match memory width 1 in ../lcd/BlockROM9.v(13)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM9.v(10)
HDL-5007 WARNING: net 'HREADYOUT_P4' does not have a driver in ../rtl/CortexM0_SoC.v(405)
HDL-5007 WARNING: net 'HRDATA_P4[31]' does not have a driver in ../rtl/CortexM0_SoC.v(406)
HDL-5007 WARNING: net 'HRESP_P4' does not have a driver in ../rtl/CortexM0_SoC.v(407)
HDL-5007 WARNING: net 'HREADYOUT_P6' does not have a driver in ../rtl/CortexM0_SoC.v(433)
HDL-5007 WARNING: net 'HRDATA_P6[31]' does not have a driver in ../rtl/CortexM0_SoC.v(434)
HDL-5007 WARNING: net 'HRESP_P6' does not have a driver in ../rtl/CortexM0_SoC.v(435)
HDL-5007 WARNING: net 'HRDATA_P10[31]' does not have a driver in ../rtl/CortexM0_SoC.v(491)
HDL-5007 WARNING: net 'HRESP_P10' does not have a driver in ../rtl/CortexM0_SoC.v(492)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 7 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  3.178401s wall, 3.640625s user + 0.156250s system = 3.796875s CPU (119.5%)

RUN-1004 : used memory is 1138 MB, reserved memory is 1257 MB, peak memory is 1953 MB
RUN-1002 : start command "read_adc ../M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_BL_CTR   LOCATION = M11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_CS   LOCATION = K12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[0]   LOCATION = J11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[10]   LOCATION = K11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[11]   LOCATION = P16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[12]   LOCATION = M13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[13]   LOCATION = P15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[14]   LOCATION = M15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[15]   LOCATION = L12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[1]   LOCATION = P14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[2]   LOCATION = K15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[3]   LOCATION = L16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[4]   LOCATION = J14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[5]   LOCATION = M16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[6]   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[7]   LOCATION = N16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[8]   LOCATION = L14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[9]   LOCATION = N14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RD   LOCATION = H15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RS   LOCATION = H13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RST   LOCATION = M14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_WR   LOCATION = L13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[1]   LOCATION = B15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SCL   LOCATION = D8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SDA   LOCATION = C7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CLK   LOCATION = D14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CS   LOCATION = E15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_IRQ   LOCATION = H14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MISO   LOCATION = G14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MOSI   LOCATION = F14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = H11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en2   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en3   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[4]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[5]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[6]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[7]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test   LOCATION = B14; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin IO[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
USR-6010 WARNING: ADC constraints: pin key[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AND"
SYN-1012 : SanityCheck: Model "BlockROM1(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM2(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM3(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "LCD_INI"
SYN-1012 : SanityCheck: Model "AddrIni"
SYN-1012 : SanityCheck: Model "BlockROM16"
SYN-1012 : SanityCheck: Model "BlockROM9"
SYN-1012 : SanityCheck: Model "WriteCtrl"
SYN-1012 : SanityCheck: Model "AHBlite_LCD"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_PAJ_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "AHBlite_SPI"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "addr_cnt"
SYN-1012 : SanityCheck: Model "beat_cnt"
SYN-1012 : SanityCheck: Model "beat_decoder"
SYN-1012 : SanityCheck: Model "bzmusic_ctrl"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "Keyboard"
SYN-1012 : SanityCheck: Model "key_16"
SYN-1012 : SanityCheck: Model "tune_decoder"
SYN-1012 : SanityCheck: Model "tune_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1043 : Mark AHBlite_PAJ_IIC as IO macro for instance u36
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 15 instances.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 5 instances.
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AND
SYN-1011 : Flatten model BlockROM1(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM2(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM3(ADDR_WIDTH=8)
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model LCD_INI
SYN-1011 : Flatten model AddrIni
SYN-1011 : Flatten model BlockROM16
SYN-1011 : Flatten model BlockROM9
SYN-1011 : Flatten model WriteCtrl
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model AHBlite_LCD
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_PAJ_IIC
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model AHBlite_SPI
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model addr_cnt
SYN-1011 : Flatten model beat_cnt
SYN-1011 : Flatten model beat_decoder
SYN-1011 : Flatten model bzmusic_ctrl
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model Keyboard
SYN-1011 : Flatten model key_16
SYN-1011 : Flatten model tune_decoder
SYN-1011 : Flatten model tune_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 73 instances.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[0]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[0]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[10]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[10]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[11]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[11]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[12]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[12]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[13]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[13]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[14]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[14]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[15]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[15]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[16]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[16]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[17]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[17]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[18]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[18]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[19]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[19]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[1]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[1]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[20]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[20]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[21]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[21]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[22]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[22]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[23]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[23]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[24]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[24]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[25]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[25]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[26]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[26]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[27]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[27]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[28]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[28]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[29]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[29]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[2]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[2]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[30]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[30]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[31]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[31]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[3]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[3]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[4]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[4]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[5]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[5]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[6]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[6]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[7]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[7]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[8]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[8]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[9]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[9]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[0]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[0]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[10]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[10]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[11]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[11]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[12]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[12]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[13]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[13]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[14]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[14]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[15]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[15]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[16]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[16]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[17]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[17]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[18]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[18]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[19]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[19]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[1]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[1]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[20]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[20]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[21]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[21]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[22]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[22]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[23]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[23]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[24]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[24]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[25]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[25]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[26]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[26]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[27]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[27]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[28]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[28]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[29]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[29]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[2]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[2]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[30]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[30]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[31]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[31]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[3]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[3]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[4]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[4]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[5]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[5]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[6]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[6]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[7]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[7]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[8]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[8]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[9]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[9]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[0]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[0]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[10]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[10]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[11]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[11]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[12]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[12]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[13]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[13]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[14]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[14]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[15]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[15]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[16]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[16]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[17]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[17]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[18]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[18]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[19]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[19]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[1]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[1]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[20]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[20]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[21]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[21]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[22]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[22]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[23]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[23]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[24]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[24]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[25]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[25]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[26]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[26]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[27]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[27]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[28]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[28]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[29]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[29]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[2]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[2]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[30]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[30]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[31]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[31]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[3]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[3]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[4]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[4]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[5]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[5]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[6]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[6]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[7]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[7]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[8]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[8]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[9]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[9]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P4" in ../rtl/CortexM0_SoC.v(405)
SYN-5014 WARNING: the net's pin: pin "HREADYOUT_P4" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P6" in ../rtl/CortexM0_SoC.v(433)
SYN-5014 WARNING: the net's pin: pin "HREADYOUT_P6" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P10" in ../rtl/CortexM0_SoC.v(492)
SYN-5014 WARNING: the net's pin: pin "HRESP_P10" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P4" in ../rtl/CortexM0_SoC.v(407)
SYN-5014 WARNING: the net's pin: pin "HRESP_P4" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P6" in ../rtl/CortexM0_SoC.v(435)
SYN-5014 WARNING: the net's pin: pin "HRESP_P6" in ../rtl/CortexM0_SoC.v(493)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 24569/2016 useful/useless nets, 23142/983 useful/useless insts
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 95 onehot mux instances.
SYN-1020 : Optimized 102 distributor mux.
SYN-5043 WARNING: Register "bzmusic_ctrl/state[0]" in ../rtl/out/bzmusic_ctrl.v(11) is described with both an asynchronous reset/set and an initialization value of the opposite polarity.
SYN-1016 : Merged 115 instances.
SYN-1015 : Optimize round 1, 3743 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 24278/61 useful/useless nets, 22900/202 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     bzmusic_ctrl/reg0_b2
SYN-1015 : Optimize round 2, 257 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1032 : 24273/2 useful/useless nets, 22895/0 useful/useless insts
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1016 : Merged 458 instances.
SYN-1015 : Optimize round 1, 482 better
SYN-1014 : Optimize round 2
SYN-1032 : 357/44 useful/useless nets, 197/12 useful/useless insts
SYN-1015 : Optimize round 2, 151 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 130 inv instances.
SYN-1032 : 21033/365 useful/useless nets, 20797/311 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 3883 better
SYN-1014 : Optimize round 2
SYN-1032 : 20051/1 useful/useless nets, 19815/6 useful/useless insts
SYN-1015 : Optimize round 2, 7 better
SYN-1014 : Optimize round 3
SYN-1032 : 20046/0 useful/useless nets, 19810/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  5.544185s wall, 5.375000s user + 0.312500s system = 5.687500s CPU (102.6%)

RUN-1004 : used memory is 1144 MB, reserved memory is 1264 MB, peak memory is 1953 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        75
  #input                   21
  #output                  43
  #inout                   11

Gate Statistics
#Basic gates            20703
  #and                   9752
  #nand                     0
  #or                    2110
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6504
  #bufif1                   3
  #MX21                   595
  #FADD                     0
  #DFF                   1666
  #LATCH                    0
#MACRO_ADD                 26
#MACRO_EQ                 143
#MACRO_MULT                 1
#MACRO_MUX                290

Report Hierarchy Area:
+-------------------------------------------------------------+
|Instance       |Module               |gates  |seq    |macros |
+-------------------------------------------------------------+
|top            |CortexM0_SoC         |19037  |1666   |185    |
|  Interconncet |AHBlite_Interconnect |163    |11     |21     |
|  u_logic      |cortexm0ds_logic     |18465  |1300   |14     |
+-------------------------------------------------------------+

RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  2.234566s wall, 2.187500s user + 0.046875s system = 2.234375s CPU (100.0%)

RUN-1004 : used memory is 1149 MB, reserved memory is 1268 MB, peak memory is 1953 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 63 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "BlockROM1/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM2/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM3/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Data/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Flag/ram_mem0"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 22258/3 useful/useless nets, 21282/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 399 instances.
SYN-2501 : Optimize round 1, 1142 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 19 macro adder
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 1 ROM instances
SYN-1019 : Optimized 27 mux instances.
SYN-1016 : Merged 29 instances.
SYN-1032 : 23191/39 useful/useless nets, 22232/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 184 instances.
SYN-2501 : Optimize round 1, 470 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20139/68 useful/useless nets, 19815/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20573/2 useful/useless nets, 20317/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21210/4 useful/useless nets, 20954/4 useful/useless insts
SYN-1032 : 23676/150 useful/useless nets, 22707/140 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 33, tpin num: 73544, tnet num: 23704, tinst num: 22713, tnode num: 101947, tedge num: 113184.
TMR-2508 : Levelizing timing graph completed, there are 281 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.043895s wall, 1.031250s user + 0.015625s system = 1.046875s CPU (100.3%)

RUN-1004 : used memory is 1183 MB, reserved memory is 1301 MB, peak memory is 1953 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 23704 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 611 (3.29), #lev = 13 (3.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 610 (3.24), #lev = 12 (3.90)
SYN-3001 : Logic optimization runtime opt =   0.10 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1402 instances into 623 LUTs, name keeping = 64%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 92 (3.97), #lev = 5 (3.16)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 87 (4.05), #lev = 5 (3.11)
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map = 23351.98 sec
SYN-3001 : Mapper mapped 297 instances into 87 LUTs, name keeping = 59%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5145 (3.99), #lev = 20 (8.13)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5174 (3.91), #lev = 18 (7.78)
SYN-3001 : Logic optimization runtime opt =   1.29 sec, map = 23352.32 sec
SYN-3001 : Mapper mapped 18818 instances into 5174 LUTs, name keeping = 31%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        75
  #input                   21
  #output                  43
  #inout                   11

LUT Statistics
#Total_luts              6295
  #lut4                  4054
  #lut5                  1829
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             412

Utilization Statistics
#lut                     6295   out of  19600   32.12%
#reg                     1658   out of  19600    8.46%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       63   out of    188   33.51%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+-----------------------------------------------------------------------------+
|Instance       |Module               |lut    |ripple |seq    |bram   |dsp    |
+-----------------------------------------------------------------------------+
|top            |CortexM0_SoC         |5883   |412    |1665   |37     |3      |
|  Interconncet |AHBlite_Interconnect |87     |0      |11     |0      |0      |
|  u_logic      |cortexm0ds_logic     |5174   |173    |1299   |0      |3      |
+-----------------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 9028/0 useful/useless nets, 8071/1 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 348 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 102 adder to BLE ...
SYN-4008 : Packed 102 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "AHBlite_Interconnect" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 11 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1299 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  21.307710s wall, 21.203125s user + 0.218750s system = 21.421875s CPU (100.5%)

RUN-1004 : used memory is 1321 MB, reserved memory is 1458 MB, peak memory is 1953 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 3 instances.
RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  3.107630s wall, 3.218750s user + 0.171875s system = 3.390625s CPU (109.1%)

RUN-1004 : used memory is 1323 MB, reserved memory is 1459 MB, peak memory is 1953 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net Pwm_CLK driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net QN_REF24MHz_pad is clkc1 of pll CLK_gen/pll_inst.
SYN-4027 : Net clk is clkc4 of pll CLK_gen/pll_inst.
SYN-4019 : Net System_clk_pad is refclk of pll CLK_gen/pll_inst.
SYN-4020 : Net System_clk_pad is fbclk of pll CLK_gen/pll_inst.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4024 : Net "keyboard/scan_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net Pwm_CLK as clock net
SYN-4025 : Tag rtl::Net QN_REF24MHz_pad as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net clk as clock net
SYN-4025 : Tag rtl::Net keyboard/scan_clk as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
SYN-4015 : Create BUFG instance for clk Net keyboard/scan_clk to drive 5 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7802 instances
RUN-1001 : 5882 luts, 1641 seqs, 101 mslices, 67 lslices, 63 pads, 37 brams, 3 dsps
RUN-1001 : There are total 8323 nets
RUN-1001 : 4281 nets have 2 pins
RUN-1001 : 2937 nets have [3 - 5] pins
RUN-1001 : 700 nets have [6 - 10] pins
RUN-1001 : 212 nets have [11 - 20] pins
RUN-1001 : 178 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7800 instances, 5882 luts, 1641 seqs, 168 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 33, tpin num: 37826, tnet num: 8277, tinst num: 7800, tnode num: 43173, tedge num: 61448.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8277 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.094506s wall, 1.140625s user + 0.015625s system = 1.156250s CPU (105.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.85635e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7800.
PHY-3001 : End clustering;  0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2518): len = 1.62067e+06, overlap = 90
PHY-3002 : Step(2519): len = 1.46268e+06, overlap = 90
PHY-3002 : Step(2520): len = 1.3496e+06, overlap = 92.7188
PHY-3002 : Step(2521): len = 1.24549e+06, overlap = 90.7188
PHY-3002 : Step(2522): len = 1.22941e+06, overlap = 95.3125
PHY-3002 : Step(2523): len = 1.21417e+06, overlap = 99.3125
PHY-3002 : Step(2524): len = 1.1982e+06, overlap = 97.7813
PHY-3002 : Step(2525): len = 1.18606e+06, overlap = 98.4688
PHY-3002 : Step(2526): len = 1.06992e+06, overlap = 144.375
PHY-3002 : Step(2527): len = 945777, overlap = 159.281
PHY-3002 : Step(2528): len = 925208, overlap = 166.156
PHY-3002 : Step(2529): len = 883537, overlap = 174.031
PHY-3002 : Step(2530): len = 849401, overlap = 184.813
PHY-3002 : Step(2531): len = 834766, overlap = 189.25
PHY-3002 : Step(2532): len = 827568, overlap = 191.406
PHY-3002 : Step(2533): len = 815102, overlap = 198.219
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.39973e-05
PHY-3002 : Step(2534): len = 822984, overlap = 198.406
PHY-3002 : Step(2535): len = 819765, overlap = 186.281
PHY-3002 : Step(2536): len = 818078, overlap = 171.125
PHY-3002 : Step(2537): len = 814354, overlap = 170.875
PHY-3002 : Step(2538): len = 810614, overlap = 164.188
PHY-3002 : Step(2539): len = 803411, overlap = 158.188
PHY-3002 : Step(2540): len = 797739, overlap = 161.594
PHY-3002 : Step(2541): len = 793814, overlap = 155.313
PHY-3002 : Step(2542): len = 785559, overlap = 154.375
PHY-3002 : Step(2543): len = 779590, overlap = 157.438
PHY-3002 : Step(2544): len = 775421, overlap = 157
PHY-3002 : Step(2545): len = 767926, overlap = 155.563
PHY-3002 : Step(2546): len = 760007, overlap = 150.219
PHY-3002 : Step(2547): len = 756047, overlap = 145.938
PHY-3002 : Step(2548): len = 750280, overlap = 145.281
PHY-3002 : Step(2549): len = 710041, overlap = 140.875
PHY-3002 : Step(2550): len = 683452, overlap = 137.594
PHY-3002 : Step(2551): len = 678568, overlap = 137.656
PHY-3002 : Step(2552): len = 676373, overlap = 138.469
PHY-3002 : Step(2553): len = 643164, overlap = 154.969
PHY-3002 : Step(2554): len = 638049, overlap = 155.5
PHY-3002 : Step(2555): len = 634691, overlap = 151.25
PHY-3002 : Step(2556): len = 628142, overlap = 141.25
PHY-3002 : Step(2557): len = 625608, overlap = 139.031
PHY-3002 : Step(2558): len = 621955, overlap = 143.531
PHY-3002 : Step(2559): len = 617234, overlap = 143.125
PHY-3002 : Step(2560): len = 614398, overlap = 143.094
PHY-3002 : Step(2561): len = 609280, overlap = 144.344
PHY-3002 : Step(2562): len = 604665, overlap = 142.031
PHY-3002 : Step(2563): len = 601272, overlap = 141.844
PHY-3002 : Step(2564): len = 595984, overlap = 143.594
PHY-3002 : Step(2565): len = 591082, overlap = 146.156
PHY-3002 : Step(2566): len = 587888, overlap = 144.969
PHY-3002 : Step(2567): len = 584979, overlap = 142.844
PHY-3002 : Step(2568): len = 569884, overlap = 143.875
PHY-3002 : Step(2569): len = 562676, overlap = 149.094
PHY-3002 : Step(2570): len = 560968, overlap = 144.938
PHY-3002 : Step(2571): len = 556792, overlap = 147.969
PHY-3002 : Step(2572): len = 554000, overlap = 145.25
PHY-3002 : Step(2573): len = 551044, overlap = 149.969
PHY-3002 : Step(2574): len = 547624, overlap = 151.875
PHY-3002 : Step(2575): len = 545039, overlap = 150.438
PHY-3002 : Step(2576): len = 540581, overlap = 155.25
PHY-3002 : Step(2577): len = 537500, overlap = 157.781
PHY-3002 : Step(2578): len = 535432, overlap = 159.594
PHY-3002 : Step(2579): len = 531282, overlap = 158.344
PHY-3002 : Step(2580): len = 527698, overlap = 156.313
PHY-3002 : Step(2581): len = 524854, overlap = 158.406
PHY-3002 : Step(2582): len = 521371, overlap = 162.563
PHY-3002 : Step(2583): len = 517072, overlap = 165.094
PHY-3002 : Step(2584): len = 513699, overlap = 167.719
PHY-3002 : Step(2585): len = 511962, overlap = 171.156
PHY-3002 : Step(2586): len = 507243, overlap = 168.781
PHY-3002 : Step(2587): len = 501005, overlap = 168.156
PHY-3002 : Step(2588): len = 498759, overlap = 168.594
PHY-3002 : Step(2589): len = 496909, overlap = 172
PHY-3002 : Step(2590): len = 493250, overlap = 175.563
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.79945e-05
PHY-3002 : Step(2591): len = 494826, overlap = 178.219
PHY-3002 : Step(2592): len = 497618, overlap = 172.781
PHY-3002 : Step(2593): len = 511009, overlap = 171.219
PHY-3002 : Step(2594): len = 517557, overlap = 161.063
PHY-3002 : Step(2595): len = 517628, overlap = 157.781
PHY-3002 : Step(2596): len = 517439, overlap = 160.656
PHY-3002 : Step(2597): len = 518213, overlap = 157.531
PHY-3002 : Step(2598): len = 519964, overlap = 149.563
PHY-3002 : Step(2599): len = 521374, overlap = 144.813
PHY-3002 : Step(2600): len = 523394, overlap = 140.781
PHY-3002 : Step(2601): len = 524102, overlap = 141.75
PHY-3002 : Step(2602): len = 525439, overlap = 143.344
PHY-3002 : Step(2603): len = 529444, overlap = 123
PHY-3002 : Step(2604): len = 530997, overlap = 121.406
PHY-3002 : Step(2605): len = 530430, overlap = 120.813
PHY-3002 : Step(2606): len = 529754, overlap = 126.031
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000175218
PHY-3002 : Step(2607): len = 531335, overlap = 127.219
PHY-3002 : Step(2608): len = 537433, overlap = 110.406
PHY-3002 : Step(2609): len = 542921, overlap = 106.094
PHY-3002 : Step(2610): len = 546207, overlap = 99.7813
PHY-3002 : Step(2611): len = 547834, overlap = 94.0625
PHY-3002 : Step(2612): len = 550352, overlap = 97.4375
PHY-3002 : Step(2613): len = 552838, overlap = 95.2188
PHY-3002 : Step(2614): len = 555853, overlap = 89.8125
PHY-3002 : Step(2615): len = 560050, overlap = 88.8438
PHY-3002 : Step(2616): len = 561749, overlap = 85.4375
PHY-3002 : Step(2617): len = 562984, overlap = 85.8438
PHY-3002 : Step(2618): len = 566398, overlap = 86
PHY-3002 : Step(2619): len = 568980, overlap = 83
PHY-3002 : Step(2620): len = 570454, overlap = 82.2188
PHY-3002 : Step(2621): len = 571197, overlap = 81.7813
PHY-3002 : Step(2622): len = 573996, overlap = 83.25
PHY-3002 : Step(2623): len = 576065, overlap = 81.9063
PHY-3002 : Step(2624): len = 576403, overlap = 83.625
PHY-3002 : Step(2625): len = 576325, overlap = 83.375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000300171
PHY-3002 : Step(2626): len = 577060, overlap = 83.3438
PHY-3002 : Step(2627): len = 580261, overlap = 82.375
PHY-3002 : Step(2628): len = 584628, overlap = 75.8125
PHY-3002 : Step(2629): len = 585505, overlap = 74.6875
PHY-3002 : Step(2630): len = 586421, overlap = 73.9063
PHY-3002 : Step(2631): len = 588743, overlap = 77.25
PHY-3002 : Step(2632): len = 590574, overlap = 78.8125
PHY-3002 : Step(2633): len = 591718, overlap = 75.6563
PHY-3002 : Step(2634): len = 593126, overlap = 75
PHY-3002 : Step(2635): len = 595259, overlap = 72.375
PHY-3002 : Step(2636): len = 596986, overlap = 76.375
PHY-3002 : Step(2637): len = 598229, overlap = 70.75
PHY-3002 : Step(2638): len = 600703, overlap = 73.9688
PHY-3002 : Step(2639): len = 601929, overlap = 73.625
PHY-3002 : Step(2640): len = 603036, overlap = 72.8438
PHY-3002 : Step(2641): len = 606404, overlap = 67.7813
PHY-3002 : Step(2642): len = 609077, overlap = 68.4375
PHY-3002 : Step(2643): len = 609629, overlap = 68.2188
PHY-3002 : Step(2644): len = 610831, overlap = 67.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.041501s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (75.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.37348e+06, over cnt = 1443(4%), over = 2071, worst = 5
PHY-1002 : len = 1.38066e+06, over cnt = 1173(3%), over = 1550, worst = 5
PHY-1002 : len = 1.38795e+06, over cnt = 886(2%), over = 1141, worst = 5
PHY-1002 : len = 1.39766e+06, over cnt = 523(1%), over = 690, worst = 5
PHY-1002 : len = 1.41507e+06, over cnt = 263(0%), over = 333, worst = 3
PHY-1001 : End global iterations;  1.280461s wall, 2.031250s user + 0.000000s system = 2.031250s CPU (158.6%)

PHY-1001 : Congestion index: top1 = 87.50, top5 = 77.50, top10 = 71.88, top15 = 65.00.
PHY-3001 : End congestion estimation;  1.865243s wall, 2.609375s user + 0.000000s system = 2.609375s CPU (139.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8277 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.482809s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (113.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.29687e-05
PHY-3002 : Step(2645): len = 583414, overlap = 54.5625
PHY-3002 : Step(2646): len = 545049, overlap = 80.1875
PHY-3002 : Step(2647): len = 524091, overlap = 93.0938
PHY-3002 : Step(2648): len = 503459, overlap = 105.875
PHY-3002 : Step(2649): len = 482394, overlap = 125.063
PHY-3002 : Step(2650): len = 461059, overlap = 144.156
PHY-3002 : Step(2651): len = 440146, overlap = 162.313
PHY-3002 : Step(2652): len = 425062, overlap = 177.656
PHY-3002 : Step(2653): len = 414694, overlap = 193.219
PHY-3002 : Step(2654): len = 400886, overlap = 205.219
PHY-3002 : Step(2655): len = 393022, overlap = 212.531
PHY-3002 : Step(2656): len = 384572, overlap = 212.094
PHY-3002 : Step(2657): len = 378587, overlap = 213.438
PHY-3002 : Step(2658): len = 374730, overlap = 210.719
PHY-3002 : Step(2659): len = 372093, overlap = 206.313
PHY-3002 : Step(2660): len = 370150, overlap = 203.906
PHY-3002 : Step(2661): len = 369172, overlap = 196.969
PHY-3002 : Step(2662): len = 369590, overlap = 192.063
PHY-3002 : Step(2663): len = 370137, overlap = 190.281
PHY-3002 : Step(2664): len = 371243, overlap = 184.281
PHY-3002 : Step(2665): len = 372395, overlap = 178.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.59374e-05
PHY-3002 : Step(2666): len = 384890, overlap = 154.313
PHY-3002 : Step(2667): len = 401182, overlap = 122.125
PHY-3002 : Step(2668): len = 404694, overlap = 119
PHY-3002 : Step(2669): len = 410820, overlap = 112.406
PHY-3002 : Step(2670): len = 413770, overlap = 107.906
PHY-3002 : Step(2671): len = 415592, overlap = 103.906
PHY-3002 : Step(2672): len = 416464, overlap = 101.281
PHY-3002 : Step(2673): len = 417676, overlap = 96.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000131875
PHY-3002 : Step(2674): len = 434066, overlap = 78.625
PHY-3002 : Step(2675): len = 448479, overlap = 58.2188
PHY-3002 : Step(2676): len = 453708, overlap = 53.5
PHY-3002 : Step(2677): len = 461542, overlap = 46.0313
PHY-3002 : Step(2678): len = 469559, overlap = 41.875
PHY-3002 : Step(2679): len = 470603, overlap = 40.7188
PHY-3002 : Step(2680): len = 470097, overlap = 37.5625
PHY-3002 : Step(2681): len = 470072, overlap = 34.25
PHY-3002 : Step(2682): len = 468286, overlap = 32.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00026375
PHY-3002 : Step(2683): len = 481639, overlap = 21.625
PHY-3002 : Step(2684): len = 491486, overlap = 19.0625
PHY-3002 : Step(2685): len = 502032, overlap = 16.4688
PHY-3002 : Step(2686): len = 513051, overlap = 17.2813
PHY-3002 : Step(2687): len = 518090, overlap = 20.625
PHY-3002 : Step(2688): len = 521542, overlap = 19.7188
PHY-3002 : Step(2689): len = 520847, overlap = 19.0625
PHY-3002 : Step(2690): len = 519531, overlap = 18.9063
PHY-3002 : Step(2691): len = 518998, overlap = 16.1563
PHY-3002 : Step(2692): len = 518137, overlap = 17.0938
PHY-3002 : Step(2693): len = 517091, overlap = 18.4688
PHY-3002 : Step(2694): len = 516308, overlap = 18.8438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000527499
PHY-3002 : Step(2695): len = 528187, overlap = 18.0938
PHY-3002 : Step(2696): len = 534301, overlap = 15.3438
PHY-3002 : Step(2697): len = 543468, overlap = 9.875
PHY-3002 : Step(2698): len = 548686, overlap = 8.875
PHY-3002 : Step(2699): len = 553689, overlap = 6.625
PHY-3002 : Step(2700): len = 556212, overlap = 6.53125
PHY-3002 : Step(2701): len = 554997, overlap = 6.75
PHY-3002 : Step(2702): len = 553745, overlap = 7.03125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.001055
PHY-3002 : Step(2703): len = 563571, overlap = 5.0625
PHY-3002 : Step(2704): len = 574244, overlap = 2.6875
PHY-3002 : Step(2705): len = 580354, overlap = 2.125
PHY-3002 : Step(2706): len = 585724, overlap = 3.28125
PHY-3002 : Step(2707): len = 588272, overlap = 4.28125
PHY-3002 : Step(2708): len = 589737, overlap = 4.375
PHY-3002 : Step(2709): len = 591155, overlap = 5.28125
PHY-3002 : Step(2710): len = 589782, overlap = 4.9375
PHY-3002 : Step(2711): len = 588663, overlap = 5.5
PHY-3002 : Step(2712): len = 588154, overlap = 5.28125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00211
PHY-3002 : Step(2713): len = 593986, overlap = 4.96875
PHY-3002 : Step(2714): len = 597634, overlap = 4.34375
PHY-3002 : Step(2715): len = 602783, overlap = 3.46875
PHY-3002 : Step(2716): len = 606164, overlap = 2.53125
PHY-3002 : Step(2717): len = 608476, overlap = 1.21875
PHY-3002 : Step(2718): len = 608228, overlap = 1.3125
PHY-3002 : Step(2719): len = 607660, overlap = 0.25
PHY-3002 : Step(2720): len = 607918, overlap = 0
PHY-3002 : Step(2721): len = 607250, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.41731e+06, over cnt = 638(1%), over = 847, worst = 5
PHY-1002 : len = 1.42174e+06, over cnt = 368(1%), over = 474, worst = 5
PHY-1002 : len = 1.42297e+06, over cnt = 228(0%), over = 287, worst = 4
PHY-1002 : len = 1.42187e+06, over cnt = 130(0%), over = 179, worst = 4
PHY-1002 : len = 1.41611e+06, over cnt = 103(0%), over = 145, worst = 4
PHY-1001 : End global iterations;  1.046715s wall, 1.828125s user + 0.046875s system = 1.875000s CPU (179.1%)

PHY-1001 : Congestion index: top1 = 58.13, top5 = 51.88, top10 = 45.63, top15 = 41.88.
PHY-3001 : End congestion estimation;  1.684144s wall, 2.593750s user + 0.078125s system = 2.671875s CPU (158.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8277 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.500440s wall, 0.703125s user + 0.015625s system = 0.718750s CPU (143.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0008143
PHY-3002 : Step(2722): len = 600502, overlap = 16
PHY-3002 : Step(2723): len = 585769, overlap = 10.0313
PHY-3002 : Step(2724): len = 574555, overlap = 9.21875
PHY-3002 : Step(2725): len = 563325, overlap = 7.15625
PHY-3002 : Step(2726): len = 553946, overlap = 9.8125
PHY-3002 : Step(2727): len = 546676, overlap = 11.0625
PHY-3002 : Step(2728): len = 540075, overlap = 9.34375
PHY-3002 : Step(2729): len = 535495, overlap = 10.6875
PHY-3002 : Step(2730): len = 530101, overlap = 10.3438
PHY-3002 : Step(2731): len = 524932, overlap = 11.25
PHY-3002 : Step(2732): len = 520733, overlap = 12.6875
PHY-3002 : Step(2733): len = 516153, overlap = 14.1563
PHY-3002 : Step(2734): len = 512291, overlap = 15.6563
PHY-3002 : Step(2735): len = 508257, overlap = 14.6563
PHY-3002 : Step(2736): len = 505761, overlap = 12.0938
PHY-3002 : Step(2737): len = 503115, overlap = 14.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0016286
PHY-3002 : Step(2738): len = 510296, overlap = 12.375
PHY-3002 : Step(2739): len = 514894, overlap = 11.6875
PHY-3002 : Step(2740): len = 520869, overlap = 11.125
PHY-3002 : Step(2741): len = 526342, overlap = 8.78125
PHY-3002 : Step(2742): len = 529177, overlap = 8.3125
PHY-3002 : Step(2743): len = 532283, overlap = 6.71875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0032572
PHY-3002 : Step(2744): len = 536559, overlap = 5.0625
PHY-3002 : Step(2745): len = 539972, overlap = 4.1875
PHY-3002 : Step(2746): len = 543903, overlap = 3.75
PHY-3002 : Step(2747): len = 551759, overlap = 2.03125
PHY-3002 : Step(2748): len = 554014, overlap = 2.875
PHY-3002 : Step(2749): len = 556515, overlap = 3.0625
PHY-3002 : Step(2750): len = 556833, overlap = 2.59375
PHY-3002 : Step(2751): len = 556885, overlap = 2.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00625723
PHY-3002 : Step(2752): len = 559130, overlap = 2.4375
PHY-3002 : Step(2753): len = 560831, overlap = 2.125
PHY-3002 : Step(2754): len = 564157, overlap = 1.5625
PHY-3002 : Step(2755): len = 567691, overlap = 1.59375
PHY-3002 : Step(2756): len = 569755, overlap = 2.5625
PHY-3002 : Step(2757): len = 571527, overlap = 2.6875
PHY-3002 : Step(2758): len = 572815, overlap = 2
PHY-3002 : Step(2759): len = 573391, overlap = 1.9375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.011851
PHY-3002 : Step(2760): len = 574503, overlap = 1.75
PHY-3002 : Step(2761): len = 576399, overlap = 2.3125
PHY-3002 : Step(2762): len = 577843, overlap = 1.53125
PHY-3002 : Step(2763): len = 579480, overlap = 1.84375
PHY-3002 : Step(2764): len = 581826, overlap = 1.53125
PHY-3002 : Step(2765): len = 583407, overlap = 1.84375
PHY-3002 : Step(2766): len = 584838, overlap = 1.46875
PHY-3002 : Step(2767): len = 585837, overlap = 1.90625
PHY-3002 : Step(2768): len = 586690, overlap = 1.59375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 90.13 peak overflow 1.91
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.41745e+06, over cnt = 407(1%), over = 498, worst = 3
PHY-1002 : len = 1.41929e+06, over cnt = 261(0%), over = 311, worst = 3
PHY-1002 : len = 1.41884e+06, over cnt = 169(0%), over = 207, worst = 3
PHY-1002 : len = 1.41885e+06, over cnt = 121(0%), over = 150, worst = 3
PHY-1002 : len = 1.41693e+06, over cnt = 83(0%), over = 100, worst = 2
PHY-1001 : End global iterations;  1.004785s wall, 1.687500s user + 0.031250s system = 1.718750s CPU (171.1%)

PHY-1001 : Congestion index: top1 = 61.25, top5 = 51.88, top10 = 46.88, top15 = 42.50.
PHY-1001 : End incremental global routing;  1.630676s wall, 2.296875s user + 0.031250s system = 2.328125s CPU (142.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8277 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.501621s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (99.7%)

OPT-1001 : 22 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7709 has valid locations, 174 needs to be replaced
PHY-3001 : design contains 7952 instances, 5905 luts, 1770 seqs, 168 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 605404
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.34858e+06, over cnt = 436(1%), over = 548, worst = 4
PHY-1002 : len = 1.35068e+06, over cnt = 274(0%), over = 336, worst = 4
PHY-1002 : len = 1.3499e+06, over cnt = 136(0%), over = 174, worst = 4
PHY-1002 : len = 1.34862e+06, over cnt = 94(0%), over = 122, worst = 4
PHY-1002 : len = 1.3469e+06, over cnt = 69(0%), over = 85, worst = 3
PHY-1001 : End global iterations;  0.997606s wall, 1.484375s user + 0.031250s system = 1.515625s CPU (151.9%)

PHY-1001 : Congestion index: top1 = 61.88, top5 = 50.00, top10 = 45.00, top15 = 41.25.
PHY-3001 : End congestion estimation;  2.336032s wall, 2.812500s user + 0.031250s system = 2.843750s CPU (121.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8429 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.508640s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (101.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2769): len = 604965, overlap = 0
PHY-3002 : Step(2770): len = 604925, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.3467e+06, over cnt = 88(0%), over = 105, worst = 3
PHY-1002 : len = 1.34677e+06, over cnt = 68(0%), over = 84, worst = 3
PHY-1002 : len = 1.34678e+06, over cnt = 63(0%), over = 79, worst = 3
PHY-1002 : len = 1.34674e+06, over cnt = 62(0%), over = 78, worst = 3
PHY-1002 : len = 1.34674e+06, over cnt = 62(0%), over = 78, worst = 3
PHY-1001 : End global iterations;  0.636503s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (115.4%)

PHY-1001 : Congestion index: top1 = 61.88, top5 = 51.25, top10 = 45.00, top15 = 41.25.
PHY-3001 : End congestion estimation;  1.168034s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (108.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8429 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.492240s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (101.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00815285
PHY-3002 : Step(2771): len = 604802, overlap = 1.59375
PHY-3002 : Step(2772): len = 604802, overlap = 1.59375
PHY-3001 : Final: Len = 604802, Over = 1.59375
PHY-3001 : End incremental placement;  4.891945s wall, 5.453125s user + 0.218750s system = 5.671875s CPU (115.9%)

OPT-1001 : End high-fanout net optimization;  7.699704s wall, 9.093750s user + 0.281250s system = 9.375000s CPU (121.8%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.34972e+06, over cnt = 425(1%), over = 537, worst = 4
PHY-1002 : len = 1.3518e+06, over cnt = 277(0%), over = 339, worst = 4
PHY-1002 : len = 1.35108e+06, over cnt = 154(0%), over = 193, worst = 4
PHY-1002 : len = 1.34957e+06, over cnt = 99(0%), over = 128, worst = 4
PHY-1002 : len = 1.34714e+06, over cnt = 69(0%), over = 86, worst = 3
PHY-1001 : End global iterations;  1.040685s wall, 1.750000s user + 0.000000s system = 1.750000s CPU (168.2%)

PHY-1001 : Congestion index: top1 = 61.88, top5 = 50.00, top10 = 45.63, top15 = 42.50.
OPT-1001 : End congestion update;  1.650669s wall, 2.390625s user + 0.015625s system = 2.406250s CPU (145.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8429 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.417277s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (108.6%)

OPT-1001 : Start: WNS 1416 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 2221 TNS 0 NUM_FEPS 0 with 4 cells processed and 2732 slack improved
OPT-1001 : Iter 2: improved WNS 2592 TNS 0 NUM_FEPS 0 with 12 cells processed and 3866 slack improved
OPT-1001 : Iter 3: improved WNS 2750 TNS 0 NUM_FEPS 0 with 21 cells processed and 1805 slack improved
OPT-1001 : Iter 4: improved WNS 2850 TNS 0 NUM_FEPS 0 with 10 cells processed and 1163 slack improved
OPT-1001 : Iter 5: improved WNS 2850 TNS 0 NUM_FEPS 0 with 4 cells processed and 700 slack improved
OPT-1001 : End global optimization;  3.198019s wall, 3.937500s user + 0.031250s system = 3.968750s CPU (124.1%)

OPT-1001 : End physical optimization;  10.909515s wall, 13.078125s user + 0.312500s system = 13.390625s CPU (122.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5905 LUT to BLE ...
SYN-4008 : Packed 5905 LUT and 716 SEQ to BLE.
SYN-4003 : Packing 1054 remaining SEQ's ...
SYN-4005 : Packed 1007 SEQ with LUT/SLICE
SYN-4006 : 4186 single LUT's are left
SYN-4006 : 47 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5952/6232 primitive instances ...
PHY-3001 : End packing;  1.145334s wall, 1.171875s user + 0.000000s system = 1.171875s CPU (102.3%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3738 instances
RUN-1001 : 1813 mslices, 1814 lslices, 63 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7945 nets
RUN-1001 : 3214 nets have 2 pins
RUN-1001 : 3315 nets have [3 - 5] pins
RUN-1001 : 827 nets have [6 - 10] pins
RUN-1001 : 309 nets have [11 - 20] pins
RUN-1001 : 277 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 3736 instances, 3627 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : After packing: Len = 625704, Over = 33.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.38614e+06, over cnt = 410(1%), over = 489, worst = 4
PHY-1002 : len = 1.38756e+06, over cnt = 259(0%), over = 306, worst = 4
PHY-1002 : len = 1.38749e+06, over cnt = 169(0%), over = 190, worst = 4
PHY-1002 : len = 1.38706e+06, over cnt = 110(0%), over = 122, worst = 4
PHY-1002 : len = 1.38545e+06, over cnt = 69(0%), over = 80, worst = 3
PHY-1001 : End global iterations;  0.983830s wall, 1.593750s user + 0.000000s system = 1.593750s CPU (162.0%)

PHY-1001 : Congestion index: top1 = 62.50, top5 = 52.50, top10 = 46.88, top15 = 43.13.
PHY-3001 : End congestion estimation;  2.907172s wall, 3.578125s user + 0.109375s system = 3.687500s CPU (126.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7899 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.508588s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (101.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000188783
PHY-3002 : Step(2773): len = 607786, overlap = 32.75
PHY-3002 : Step(2774): len = 596147, overlap = 39.5
PHY-3002 : Step(2775): len = 588461, overlap = 41.75
PHY-3002 : Step(2776): len = 580543, overlap = 49.25
PHY-3002 : Step(2777): len = 574339, overlap = 50
PHY-3002 : Step(2778): len = 568622, overlap = 58.25
PHY-3002 : Step(2779): len = 561070, overlap = 62.75
PHY-3002 : Step(2780): len = 556725, overlap = 68.25
PHY-3002 : Step(2781): len = 551679, overlap = 75.75
PHY-3002 : Step(2782): len = 547053, overlap = 77.75
PHY-3002 : Step(2783): len = 544496, overlap = 76.75
PHY-3002 : Step(2784): len = 540483, overlap = 80
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000377567
PHY-3002 : Step(2785): len = 557265, overlap = 55.5
PHY-3002 : Step(2786): len = 561082, overlap = 58.25
PHY-3002 : Step(2787): len = 565738, overlap = 54.25
PHY-3002 : Step(2788): len = 569998, overlap = 48.25
PHY-3002 : Step(2789): len = 574212, overlap = 45.25
PHY-3002 : Step(2790): len = 576967, overlap = 41.25
PHY-3002 : Step(2791): len = 581336, overlap = 38.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000755134
PHY-3002 : Step(2792): len = 594196, overlap = 33.5
PHY-3002 : Step(2793): len = 597566, overlap = 29
PHY-3002 : Step(2794): len = 601763, overlap = 26
PHY-3002 : Step(2795): len = 606534, overlap = 24.75
PHY-3002 : Step(2796): len = 611732, overlap = 23
PHY-3002 : Step(2797): len = 614658, overlap = 22.25
PHY-3002 : Step(2798): len = 617502, overlap = 23.25
PHY-3002 : Step(2799): len = 621307, overlap = 23.5
PHY-3002 : Step(2800): len = 622682, overlap = 21.75
PHY-3002 : Step(2801): len = 623091, overlap = 22
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00148708
PHY-3002 : Step(2802): len = 630866, overlap = 19.25
PHY-3002 : Step(2803): len = 633474, overlap = 19.25
PHY-3002 : Step(2804): len = 636858, overlap = 17.75
PHY-3002 : Step(2805): len = 639323, overlap = 19.5
PHY-3002 : Step(2806): len = 642732, overlap = 17.5
PHY-3002 : Step(2807): len = 644984, overlap = 17.25
PHY-3002 : Step(2808): len = 646385, overlap = 15
PHY-3002 : Step(2809): len = 647886, overlap = 14.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00287918
PHY-3002 : Step(2810): len = 651543, overlap = 14
PHY-3002 : Step(2811): len = 654431, overlap = 12
PHY-3002 : Step(2812): len = 657116, overlap = 11.25
PHY-3002 : Step(2813): len = 659105, overlap = 11
PHY-3002 : Step(2814): len = 661623, overlap = 9.75
PHY-3002 : Step(2815): len = 662743, overlap = 9.25
PHY-3002 : Step(2816): len = 664548, overlap = 10
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00527907
PHY-3002 : Step(2817): len = 667118, overlap = 9.5
PHY-3002 : Step(2818): len = 669397, overlap = 8.5
PHY-3002 : Step(2819): len = 671327, overlap = 8.25
PHY-3002 : Step(2820): len = 672864, overlap = 7.5
PHY-3002 : Step(2821): len = 674358, overlap = 8.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  3.108235s wall, 2.437500s user + 2.140625s system = 4.578125s CPU (147.3%)

PHY-3001 : Trial Legalized: Len = 685451
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.52417e+06, over cnt = 343(0%), over = 393, worst = 4
PHY-1002 : len = 1.52491e+06, over cnt = 250(0%), over = 280, worst = 4
PHY-1002 : len = 1.52416e+06, over cnt = 175(0%), over = 189, worst = 2
PHY-1002 : len = 1.51954e+06, over cnt = 97(0%), over = 106, worst = 2
PHY-1002 : len = 1.51752e+06, over cnt = 53(0%), over = 56, worst = 2
PHY-1001 : End global iterations;  1.098375s wall, 1.734375s user + 0.015625s system = 1.750000s CPU (159.3%)

PHY-1001 : Congestion index: top1 = 66.25, top5 = 56.88, top10 = 49.38, top15 = 45.00.
PHY-3001 : End congestion estimation;  1.793442s wall, 2.421875s user + 0.015625s system = 2.437500s CPU (135.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7899 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.523488s wall, 0.515625s user + 0.031250s system = 0.546875s CPU (104.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000608885
PHY-3002 : Step(2822): len = 660936, overlap = 6.25
PHY-3002 : Step(2823): len = 652041, overlap = 8.25
PHY-3002 : Step(2824): len = 643258, overlap = 10.25
PHY-3002 : Step(2825): len = 637888, overlap = 11.25
PHY-3002 : Step(2826): len = 632229, overlap = 15.5
PHY-3002 : Step(2827): len = 627425, overlap = 17.75
PHY-3002 : Step(2828): len = 624255, overlap = 20.5
PHY-3002 : Step(2829): len = 620558, overlap = 23.75
PHY-3002 : Step(2830): len = 618614, overlap = 24
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.030851s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (101.3%)

PHY-3001 : Legalized: Len = 624763, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.021411s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (146.0%)

PHY-3001 : 5 instances has been re-located, deltaX = 0, deltaY = 4, maxDist = 1.
PHY-3001 : Final: Len = 624929, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.39117e+06, over cnt = 415(1%), over = 473, worst = 3
PHY-1002 : len = 1.39189e+06, over cnt = 269(0%), over = 306, worst = 3
PHY-1002 : len = 1.39042e+06, over cnt = 162(0%), over = 183, worst = 3
PHY-1002 : len = 1.38647e+06, over cnt = 73(0%), over = 84, worst = 3
PHY-1002 : len = 1.38234e+06, over cnt = 46(0%), over = 53, worst = 2
PHY-1001 : End global iterations;  1.037196s wall, 1.750000s user + 0.031250s system = 1.781250s CPU (171.7%)

PHY-1001 : Congestion index: top1 = 64.38, top5 = 55.63, top10 = 50.63, top15 = 45.00.
PHY-1001 : End incremental global routing;  1.679288s wall, 2.406250s user + 0.046875s system = 2.453125s CPU (146.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7899 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.542667s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (100.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.353595s wall, 4.078125s user + 0.062500s system = 4.140625s CPU (123.5%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.39117e+06, over cnt = 415(1%), over = 473, worst = 3
PHY-1002 : len = 1.39189e+06, over cnt = 269(0%), over = 306, worst = 3
PHY-1002 : len = 1.39042e+06, over cnt = 162(0%), over = 183, worst = 3
PHY-1002 : len = 1.38647e+06, over cnt = 73(0%), over = 84, worst = 3
PHY-1002 : len = 1.38234e+06, over cnt = 46(0%), over = 53, worst = 2
PHY-1001 : End global iterations;  1.061813s wall, 1.765625s user + 0.000000s system = 1.765625s CPU (166.3%)

PHY-1001 : Congestion index: top1 = 64.38, top5 = 55.63, top10 = 50.63, top15 = 45.00.
OPT-1001 : End congestion update;  1.737535s wall, 2.437500s user + 0.000000s system = 2.437500s CPU (140.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7899 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.430056s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (105.4%)

OPT-1001 : Start: WNS 1452 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3667 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3736 instances, 3627 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 627113, Over = 0
PHY-3001 : End spreading;  0.018407s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (169.8%)

PHY-3001 : Final: Len = 627113, Over = 0
PHY-3001 : End incremental legalization;  0.214229s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (167.8%)

OPT-1001 : Iter 1: improved WNS 2266 TNS 0 NUM_FEPS 0 with 11 cells processed and 3076 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3667 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3736 instances, 3627 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 628387, Over = 0
PHY-3001 : End spreading;  0.018337s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (170.4%)

PHY-3001 : Final: Len = 628387, Over = 0
PHY-3001 : End incremental legalization;  0.192038s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (97.6%)

OPT-1001 : Iter 2: improved WNS 2665 TNS 0 NUM_FEPS 0 with 9 cells processed and 1319 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3667 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3736 instances, 3627 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 632191, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.017601s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (88.8%)

PHY-3001 : 1 instances has been re-located, deltaX = 0, deltaY = 0, maxDist = 0.
PHY-3001 : Final: Len = 632229, Over = 0
PHY-3001 : End incremental legalization;  0.194165s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (112.7%)

OPT-1001 : Iter 3: improved WNS 2962 TNS 0 NUM_FEPS 0 with 14 cells processed and 5157 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 63 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3667 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3736 instances, 3627 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 639625, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.018434s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (169.5%)

PHY-3001 : 1 instances has been re-located, deltaX = 0, deltaY = 0, maxDist = 0.
PHY-3001 : Final: Len = 639663, Over = 0
PHY-3001 : End incremental legalization;  0.202368s wall, 0.328125s user + 0.046875s system = 0.375000s CPU (185.3%)

OPT-1001 : Iter 4: improved WNS 3283 TNS 0 NUM_FEPS 0 with 15 cells processed and 5921 slack improved
OPT-1001 : End path based optimization;  51.756803s wall, 55.203125s user + 0.843750s system = 56.046875s CPU (108.3%)

OPT-1001 : End physical optimization;  55.116464s wall, 59.281250s user + 0.906250s system = 60.187500s CPU (109.2%)

RUN-1003 : finish command "place" in  100.658348s wall, 146.937500s user + 12.187500s system = 159.125000s CPU (158.1%)

RUN-1004 : used memory is 1424 MB, reserved memory is 1560 MB, peak memory is 1953 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        75
  #input                   21
  #output                  43
  #inout                   11

Utilization Statistics
#lut                     6894   out of  19600   35.17%
#reg                     1787   out of  19600    9.12%
#le                      6941
  #lut only              5154   out of   6941   74.25%
  #reg only                47   out of   6941    0.68%
  #lut&reg               1740   out of   6941   25.07%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       63   out of    188   33.51%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO        INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
      en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR      OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS        OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]     OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]     OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]     OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]     OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]     OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]     OUTPUT        K11        LVCMOS33           8            NONE       NONE    
  LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD        OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS        OUTPUT        H13        LVCMOS33           8            NONE       NONE    
    LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR        OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]        OUTPUT        H16        LVCMOS33           8            N/A        NONE    
     LED[6]        OUTPUT         K2        LVCMOS33           8            N/A        NONE    
     LED[5]        OUTPUT         E2        LVCMOS33           8            N/A        NONE    
     LED[4]        OUTPUT        C11        LVCMOS33           8            N/A        NONE    
     LED[3]        OUTPUT         L5        LVCMOS33           8            N/A        NONE    
     LED[2]        OUTPUT        P13        LVCMOS33           8            N/A        NONE    
     LED[1]        OUTPUT         F6        LVCMOS33           8            N/A        NONE    
     LED[0]        OUTPUT        E12        LVCMOS33           8            N/A        NONE    
  PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz      OUTPUT         P1        LVCMOS33           8            N/A        NONE    
     Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       NONE    
    SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS        OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI       OUTPUT        F14        LVCMOS33           8            NONE       OREG    
     TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep         OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
     IO[7]          INOUT        F16        LVCMOS33           8           PULLUP      NONE    
     IO[6]          INOUT        E16        LVCMOS33           8           PULLUP      NONE    
     IO[5]          INOUT        E13        LVCMOS33           8           PULLUP      NONE    
     IO[4]          INOUT        C16        LVCMOS33           8           PULLUP      NONE    
     IO[3]          INOUT        C15        LVCMOS33           8           PULLUP      NONE    
     IO[2]          INOUT        B16        LVCMOS33           8           PULLUP      NONE    
     IO[1]          INOUT        B15        LVCMOS33           8           PULLUP      NONE    
     IO[0]          INOUT        M12        LVCMOS33           8            N/A        NONE    
  PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6941  |6738   |156    |1794   |37     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3738 instances
RUN-1001 : 1813 mslices, 1814 lslices, 63 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7945 nets
RUN-1001 : 3214 nets have 2 pins
RUN-1001 : 3315 nets have [3 - 5] pins
RUN-1001 : 827 nets have [6 - 10] pins
RUN-1001 : 309 nets have [11 - 20] pins
RUN-1001 : 277 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.4156e+06, over cnt = 441(1%), over = 507, worst = 3
PHY-1002 : len = 1.41634e+06, over cnt = 315(0%), over = 353, worst = 2
PHY-1002 : len = 1.41081e+06, over cnt = 177(0%), over = 190, worst = 2
PHY-1002 : len = 1.40319e+06, over cnt = 62(0%), over = 64, worst = 2
PHY-1002 : len = 1.37886e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.086077s wall, 1.890625s user + 0.000000s system = 1.890625s CPU (174.1%)

PHY-1001 : Congestion index: top1 = 65.63, top5 = 55.63, top10 = 50.63, top15 = 45.00.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7899 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 44 out of 7945 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7899 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 777 to 7
PHY-1001 : End pin swap;  0.435545s wall, 0.421875s user + 0.046875s system = 0.468750s CPU (107.6%)

PHY-1001 : End global routing;  4.533802s wall, 5.312500s user + 0.046875s system = 5.359375s CPU (118.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 99576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.205285s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (106.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 110136, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End Routed; 0.338779s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (96.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 110120, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.007690s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (406.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 96% nets.
PHY-1002 : len = 1.1414e+06, over cnt = 778(0%), over = 782, worst = 2
PHY-1001 : End Routed; 31.238845s wall, 50.296875s user + 0.609375s system = 50.906250s CPU (163.0%)

PHY-1001 : Update timing.....
PHY-1001 : 2570/7700(33%) critical/total net(s), WNS -4.666ns, TNS -1497.028ns, False end point 724.
PHY-1001 : End update timing;  1.989742s wall, 2.015625s user + 0.000000s system = 2.015625s CPU (101.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.14868e+06, over cnt = 321(0%), over = 326, worst = 2
PHY-1001 : End DR Iter 1; 1.759359s wall, 2.421875s user + 0.031250s system = 2.453125s CPU (139.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.15118e+06, over cnt = 59(0%), over = 59, worst = 1
PHY-1001 : End DR Iter 2; 0.812792s wall, 1.000000s user + 0.031250s system = 1.031250s CPU (126.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.15204e+06, over cnt = 16(0%), over = 16, worst = 1
PHY-1001 : End DR Iter 3; 0.180176s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (112.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.15239e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 4; 0.163355s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (105.2%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 1.15241e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 5; 0.071463s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (87.5%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 1.15241e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 6; 0.220892s wall, 0.312500s user + 0.031250s system = 0.343750s CPU (155.6%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 1.15241e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 7; 0.336596s wall, 0.437500s user + 0.046875s system = 0.484375s CPU (143.9%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 1.15241e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 1; 0.285031s wall, 0.406250s user + 0.031250s system = 0.437500s CPU (153.5%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 1.15241e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 2; 0.303342s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (144.2%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 1.15241e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 3; 0.878760s wall, 1.218750s user + 0.046875s system = 1.265625s CPU (144.0%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 1.15241e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.15241e+06
PHY-1001 : End LB Iter 4; 0.460846s wall, 0.609375s user + 0.046875s system = 0.656250s CPU (142.4%)

PHY-1001 : 1 feed throughs used by 1 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  44.083395s wall, 65.796875s user + 1.187500s system = 66.984375s CPU (151.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  49.046215s wall, 71.625000s user + 1.234375s system = 72.859375s CPU (148.6%)

RUN-1004 : used memory is 1476 MB, reserved memory is 1607 MB, peak memory is 1953 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        75
  #input                   21
  #output                  43
  #inout                   11

Utilization Statistics
#lut                     6895   out of  19600   35.18%
#reg                     1787   out of  19600    9.12%
#le                      6942
  #lut only              5155   out of   6942   74.26%
  #reg only                47   out of   6942    0.68%
  #lut&reg               1740   out of   6942   25.06%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       63   out of    188   33.51%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       7   out of     16   43.75%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO        INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
      en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR      OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS        OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]     OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]     OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]     OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]     OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]     OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]     OUTPUT        K11        LVCMOS33           8            NONE       NONE    
  LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD        OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS        OUTPUT        H13        LVCMOS33           8            NONE       NONE    
    LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR        OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]        OUTPUT        H16        LVCMOS33           8            N/A        NONE    
     LED[6]        OUTPUT         K2        LVCMOS33           8            N/A        NONE    
     LED[5]        OUTPUT         E2        LVCMOS33           8            N/A        NONE    
     LED[4]        OUTPUT        C11        LVCMOS33           8            N/A        NONE    
     LED[3]        OUTPUT         L5        LVCMOS33           8            N/A        NONE    
     LED[2]        OUTPUT        P13        LVCMOS33           8            N/A        NONE    
     LED[1]        OUTPUT         F6        LVCMOS33           8            N/A        NONE    
     LED[0]        OUTPUT        E12        LVCMOS33           8            N/A        NONE    
  PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz      OUTPUT         P1        LVCMOS33           8            N/A        NONE    
     Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       NONE    
    SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS        OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI       OUTPUT        F14        LVCMOS33           8            NONE       OREG    
     TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep         OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
     IO[7]          INOUT        F16        LVCMOS33           8           PULLUP      NONE    
     IO[6]          INOUT        E16        LVCMOS33           8           PULLUP      NONE    
     IO[5]          INOUT        E13        LVCMOS33           8           PULLUP      NONE    
     IO[4]          INOUT        C16        LVCMOS33           8           PULLUP      NONE    
     IO[3]          INOUT        C15        LVCMOS33           8           PULLUP      NONE    
     IO[2]          INOUT        B16        LVCMOS33           8           PULLUP      NONE    
     IO[1]          INOUT        B15        LVCMOS33           8           PULLUP      NONE    
     IO[0]          INOUT        M12        LVCMOS33           8            N/A        NONE    
  PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6942  |6739   |156    |1794   |37     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       3149  
    #2         2       2125  
    #3         3       719   
    #4         4       470   
    #5        5-10     881   
    #6       11-50     510   
    #7       51-100     18   
  Average     3.76           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  3.394732s wall, 3.546875s user + 0.093750s system = 3.640625s CPU (107.2%)

RUN-1004 : used memory is 1475 MB, reserved memory is 1607 MB, peak memory is 1953 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 33, tpin num: 39142, tnet num: 7899, tinst num: 3737, tnode num: 44190, tedge num: 66239.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.227795s wall, 1.656250s user + 0.046875s system = 1.703125s CPU (138.7%)

RUN-1004 : used memory is 1476 MB, reserved memory is 1607 MB, peak memory is 1953 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 7899 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 7 (5 unconstrainted).
TMR-5009 WARNING: No clock constraint on 5 clock net(s): 
	LED_Interface/light_clk
	Pwm_CLK
	QN_REF24MHz_pad
	keyboard/scan_clk
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  2.335917s wall, 2.406250s user + 0.109375s system = 2.515625s CPU (107.7%)

RUN-1004 : used memory is 1810 MB, reserved memory is 1935 MB, peak memory is 1953 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3739
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7945, pip num: 93351
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 3007 valid insts, and 248627 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000" in  12.819495s wall, 91.046875s user + 0.234375s system = 91.281250s CPU (712.1%)

RUN-1004 : used memory is 1884 MB, reserved memory is 2000 MB, peak memory is 1999 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.486480s wall, 1.484375s user + 0.062500s system = 1.546875s CPU (104.1%)

RUN-1004 : used memory is 1980 MB, reserved memory is 2099 MB, peak memory is 1999 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.156752s wall, 0.171875s user + 0.046875s system = 0.218750s CPU (3.1%)

RUN-1004 : used memory is 2010 MB, reserved memory is 2130 MB, peak memory is 2010 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.123062s wall, 1.765625s user + 0.125000s system = 1.890625s CPU (20.7%)

RUN-1004 : used memory is 1968 MB, reserved memory is 2088 MB, peak memory is 2010 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 92 in ../rtl/CortexM0_SoC.v(132)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 66 in ../rtl/CortexM0_SoC.v(212)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 92 in ../rtl/CortexM0_SoC.v(132)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 66 in ../rtl/CortexM0_SoC.v(212)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(272)
HDL-5007 WARNING: port 'HRDATA' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(971)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module key_16 in key_16.v(23)
HDL-1007 : elaborate module bzmusic_ctrl in ../rtl/out/bzmusic_ctrl.v(1)
HDL-1007 : elaborate module addr_cnt in ../rtl/out/addr_cnt.v(2)
HDL-1007 : elaborate module BlockROM1(ADDR_WIDTH=8) in ../rtl/out/BlockROM1.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM1.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(105)
HDL-1007 : elaborate module BlockROM2(ADDR_WIDTH=8) in ../rtl/out/BlockROM2.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM2.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(116)
HDL-1007 : elaborate module BlockROM3(ADDR_WIDTH=8) in ../rtl/out/BlockROM3.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM3.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(127)
HDL-1007 : elaborate module AND in ../rtl/out/AND.v(23)
HDL-1007 : elaborate module tune_decoder in ../rtl/out/tune_decoder.v(1)
HDL-1007 : elaborate module tune_pwm in ../rtl/out/tune_pwm.v(1)
HDL-1007 : elaborate module beat_decoder in ../rtl/out/beat_decoder.v(1)
HDL-1007 : elaborate module beat_cnt in ../rtl/out/beat_cnt.v(1)
HDL-1007 : elaborate module Keyboard in ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v(1)
HDL-1007 : elaborate module PLL in ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in E:/TD/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=4,CLKC0_DIV=6,CLKC1_DIV=50,CLKC2_DIV=75,CLKC3_DIV=50,CLKC4_DIV=48,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=5,CLKC1_CPHASE=49,CLKC2_CPHASE=74,CLKC3_CPHASE=49,CLKC4_CPHASE=47,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/TD/arch/eagle_macro.v(930)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(700)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(757)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_PAJ_IIC in AHBlite_PAJ_IIC.v(1)
HDL-1007 : elaborate module AHBlite_SPI in ../rtl/AHBlite_SPI.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-1007 : elaborate module AHBlite_LCD in ../lcd/AHBlite_LCD.v(1)
HDL-1007 : elaborate module LCD_INI in ../lcd/LCD_INI.v(1)
HDL-1007 : elaborate module WriteCtrl in ../lcd/WriteCtrl.v(1)
HDL-1007 : elaborate module AddrIni in ../lcd/AddrIni.v(1)
HDL-1007 : elaborate module BlockROM16 in ../lcd/BlockROM16.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM16.v(10)
HDL-1007 : elaborate module BlockROM9 in ../lcd/BlockROM9.v(1)
HDL-5007 WARNING: entry size 4 at F:/jichuangsai/week_yizhi/lcd/sign.txt:1 does not match memory width 1 in ../lcd/BlockROM9.v(13)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM9.v(10)
HDL-5007 WARNING: net 'HREADYOUT_P4' does not have a driver in ../rtl/CortexM0_SoC.v(405)
HDL-5007 WARNING: net 'HRDATA_P4[31]' does not have a driver in ../rtl/CortexM0_SoC.v(406)
HDL-5007 WARNING: net 'HRESP_P4' does not have a driver in ../rtl/CortexM0_SoC.v(407)
HDL-5007 WARNING: net 'HREADYOUT_P6' does not have a driver in ../rtl/CortexM0_SoC.v(433)
HDL-5007 WARNING: net 'HRDATA_P6[31]' does not have a driver in ../rtl/CortexM0_SoC.v(434)
HDL-5007 WARNING: net 'HRESP_P6' does not have a driver in ../rtl/CortexM0_SoC.v(435)
HDL-5007 WARNING: net 'HRDATA_P10[31]' does not have a driver in ../rtl/CortexM0_SoC.v(491)
HDL-5007 WARNING: net 'HRESP_P10' does not have a driver in ../rtl/CortexM0_SoC.v(492)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 7 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  3.026790s wall, 3.031250s user + 0.062500s system = 3.093750s CPU (102.2%)

RUN-1004 : used memory is 1191 MB, reserved memory is 1339 MB, peak memory is 2010 MB
GUI-5004 WARNING: IO[0] has not been assigned location ...
GUI-5004 WARNING: LED[7] has not been assigned location ...
GUI-5004 WARNING: LED[6] has not been assigned location ...
GUI-5004 WARNING: LED[5] has not been assigned location ...
GUI-5004 WARNING: LED[4] has not been assigned location ...
GUI-5004 WARNING: LED[3] has not been assigned location ...
GUI-5004 WARNING: LED[2] has not been assigned location ...
GUI-5004 WARNING: LED[1] has not been assigned location ...
GUI-5004 WARNING: LED[0] has not been assigned location ...
GUI-5004 WARNING: QN_REF24MHz has not been assigned location ...
GUI-5004 WARNING: key[3] has not been assigned location ...
GUI-5004 WARNING: key[2] has not been assigned location ...
GUI-5004 WARNING: key[1] has not been assigned location ...
GUI-5004 WARNING: key[0] has not been assigned location ...
GUI-5004 WARNING: led_test_mode has not been assigned location ...
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map Pull Type on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map Diff Resistor on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map InDelay on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map OutDelay on pad 0.
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 92 in ../rtl/CortexM0_SoC.v(132)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 66 in ../rtl/CortexM0_SoC.v(212)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(272)
HDL-5007 WARNING: port 'HRDATA' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(971)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module key_16 in key_16.v(23)
HDL-1007 : elaborate module bzmusic_ctrl in ../rtl/out/bzmusic_ctrl.v(1)
HDL-1007 : elaborate module addr_cnt in ../rtl/out/addr_cnt.v(2)
HDL-1007 : elaborate module BlockROM1(ADDR_WIDTH=8) in ../rtl/out/BlockROM1.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM1.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(105)
HDL-1007 : elaborate module BlockROM2(ADDR_WIDTH=8) in ../rtl/out/BlockROM2.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM2.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(116)
HDL-1007 : elaborate module BlockROM3(ADDR_WIDTH=8) in ../rtl/out/BlockROM3.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM3.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(127)
HDL-1007 : elaborate module AND in ../rtl/out/AND.v(23)
HDL-1007 : elaborate module tune_decoder in ../rtl/out/tune_decoder.v(1)
HDL-1007 : elaborate module tune_pwm in ../rtl/out/tune_pwm.v(1)
HDL-1007 : elaborate module beat_decoder in ../rtl/out/beat_decoder.v(1)
HDL-1007 : elaborate module beat_cnt in ../rtl/out/beat_cnt.v(1)
HDL-1007 : elaborate module Keyboard in ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v(1)
HDL-1007 : elaborate module PLL in ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in E:/TD/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=4,CLKC0_DIV=6,CLKC1_DIV=50,CLKC2_DIV=75,CLKC3_DIV=50,CLKC4_DIV=48,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=5,CLKC1_CPHASE=49,CLKC2_CPHASE=74,CLKC3_CPHASE=49,CLKC4_CPHASE=47,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/TD/arch/eagle_macro.v(930)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(700)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(757)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_PAJ_IIC in AHBlite_PAJ_IIC.v(1)
HDL-1007 : elaborate module AHBlite_SPI in ../rtl/AHBlite_SPI.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-1007 : elaborate module AHBlite_LCD in ../lcd/AHBlite_LCD.v(1)
HDL-1007 : elaborate module LCD_INI in ../lcd/LCD_INI.v(1)
HDL-1007 : elaborate module WriteCtrl in ../lcd/WriteCtrl.v(1)
HDL-1007 : elaborate module AddrIni in ../lcd/AddrIni.v(1)
HDL-1007 : elaborate module BlockROM16 in ../lcd/BlockROM16.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM16.v(10)
HDL-1007 : elaborate module BlockROM9 in ../lcd/BlockROM9.v(1)
HDL-5007 WARNING: entry size 4 at F:/jichuangsai/week_yizhi/lcd/sign.txt:1 does not match memory width 1 in ../lcd/BlockROM9.v(13)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM9.v(10)
HDL-5007 WARNING: net 'HREADYOUT_P4' does not have a driver in ../rtl/CortexM0_SoC.v(405)
HDL-5007 WARNING: net 'HRDATA_P4[31]' does not have a driver in ../rtl/CortexM0_SoC.v(406)
HDL-5007 WARNING: net 'HRESP_P4' does not have a driver in ../rtl/CortexM0_SoC.v(407)
HDL-5007 WARNING: net 'HREADYOUT_P6' does not have a driver in ../rtl/CortexM0_SoC.v(433)
HDL-5007 WARNING: net 'HRDATA_P6[31]' does not have a driver in ../rtl/CortexM0_SoC.v(434)
HDL-5007 WARNING: net 'HRESP_P6' does not have a driver in ../rtl/CortexM0_SoC.v(435)
HDL-5007 WARNING: net 'HRDATA_P10[31]' does not have a driver in ../rtl/CortexM0_SoC.v(491)
HDL-5007 WARNING: net 'HRESP_P10' does not have a driver in ../rtl/CortexM0_SoC.v(492)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 7 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  2.985624s wall, 3.015625s user + 0.015625s system = 3.031250s CPU (101.5%)

RUN-1004 : used memory is 1207 MB, reserved memory is 1356 MB, peak memory is 2010 MB
RUN-1002 : start command "read_adc ../M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_BL_CTR   LOCATION = M11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_CS   LOCATION = K12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[0]   LOCATION = J11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[10]   LOCATION = K11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[11]   LOCATION = P16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[12]   LOCATION = M13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[13]   LOCATION = P15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[14]   LOCATION = M15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[15]   LOCATION = L12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[1]   LOCATION = P14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[2]   LOCATION = K15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[3]   LOCATION = L16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[4]   LOCATION = J14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[5]   LOCATION = M16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[6]   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[7]   LOCATION = N16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[8]   LOCATION = L14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[9]   LOCATION = N14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RD   LOCATION = H15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RS   LOCATION = H13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RST   LOCATION = M14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_WR   LOCATION = L13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SCL   LOCATION = D8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SDA   LOCATION = C7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CLK   LOCATION = D14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CS   LOCATION = E15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_IRQ   LOCATION = H14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MISO   LOCATION = G14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MOSI   LOCATION = F14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = H11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en2   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en3   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[4]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[5]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[6]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[7]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test_mode   LOCATION = B15; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin IO[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
USR-6010 WARNING: ADC constraints: pin key[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AND"
SYN-1012 : SanityCheck: Model "BlockROM1(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM2(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM3(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "LCD_INI"
SYN-1012 : SanityCheck: Model "AddrIni"
SYN-1012 : SanityCheck: Model "BlockROM16"
SYN-1012 : SanityCheck: Model "BlockROM9"
SYN-1012 : SanityCheck: Model "WriteCtrl"
SYN-1012 : SanityCheck: Model "AHBlite_LCD"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_PAJ_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "AHBlite_SPI"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "addr_cnt"
SYN-1012 : SanityCheck: Model "beat_cnt"
SYN-1012 : SanityCheck: Model "beat_decoder"
SYN-1012 : SanityCheck: Model "bzmusic_ctrl"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "Keyboard"
SYN-1012 : SanityCheck: Model "key_16"
SYN-1012 : SanityCheck: Model "tune_decoder"
SYN-1012 : SanityCheck: Model "tune_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1043 : Mark AHBlite_PAJ_IIC as IO macro for instance u36
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 15 instances.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 5 instances.
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AND
SYN-1011 : Flatten model BlockROM1(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM2(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM3(ADDR_WIDTH=8)
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model LCD_INI
SYN-1011 : Flatten model AddrIni
SYN-1011 : Flatten model BlockROM16
SYN-1011 : Flatten model BlockROM9
SYN-1011 : Flatten model WriteCtrl
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model AHBlite_LCD
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_PAJ_IIC
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model AHBlite_SPI
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model addr_cnt
SYN-1011 : Flatten model beat_cnt
SYN-1011 : Flatten model beat_decoder
SYN-1011 : Flatten model bzmusic_ctrl
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model Keyboard
SYN-1011 : Flatten model key_16
SYN-1011 : Flatten model tune_decoder
SYN-1011 : Flatten model tune_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 73 instances.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[0]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[0]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[10]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[10]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[11]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[11]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[12]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[12]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[13]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[13]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[14]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[14]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[15]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[15]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[16]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[16]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[17]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[17]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[18]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[18]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[19]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[19]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[1]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[1]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[20]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[20]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[21]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[21]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[22]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[22]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[23]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[23]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[24]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[24]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[25]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[25]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[26]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[26]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[27]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[27]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[28]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[28]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[29]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[29]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[2]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[2]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[30]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[30]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[31]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[31]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[3]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[3]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[4]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[4]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[5]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[5]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[6]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[6]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[7]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[7]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[8]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[8]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[9]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[9]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[0]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[0]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[10]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[10]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[11]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[11]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[12]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[12]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[13]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[13]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[14]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[14]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[15]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[15]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[16]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[16]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[17]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[17]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[18]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[18]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[19]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[19]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[1]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[1]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[20]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[20]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[21]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[21]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[22]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[22]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[23]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[23]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[24]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[24]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[25]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[25]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[26]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[26]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[27]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[27]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[28]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[28]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[29]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[29]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[2]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[2]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[30]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[30]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[31]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[31]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[3]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[3]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[4]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[4]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[5]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[5]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[6]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[6]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[7]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[7]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[8]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[8]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[9]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[9]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[0]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[0]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[10]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[10]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[11]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[11]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[12]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[12]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[13]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[13]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[14]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[14]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[15]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[15]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[16]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[16]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[17]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[17]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[18]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[18]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[19]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[19]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[1]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[1]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[20]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[20]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[21]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[21]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[22]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[22]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[23]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[23]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[24]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[24]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[25]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[25]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[26]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[26]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[27]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[27]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[28]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[28]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[29]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[29]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[2]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[2]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[30]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[30]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[31]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[31]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[3]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[3]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[4]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[4]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[5]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[5]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[6]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[6]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[7]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[7]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[8]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[8]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[9]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[9]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P4" in ../rtl/CortexM0_SoC.v(405)
SYN-5014 WARNING: the net's pin: pin "HREADYOUT_P4" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P6" in ../rtl/CortexM0_SoC.v(433)
SYN-5014 WARNING: the net's pin: pin "HREADYOUT_P6" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P10" in ../rtl/CortexM0_SoC.v(492)
SYN-5014 WARNING: the net's pin: pin "HRESP_P10" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P4" in ../rtl/CortexM0_SoC.v(407)
SYN-5014 WARNING: the net's pin: pin "HRESP_P4" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P6" in ../rtl/CortexM0_SoC.v(435)
SYN-5014 WARNING: the net's pin: pin "HRESP_P6" in ../rtl/CortexM0_SoC.v(493)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 24570/2016 useful/useless nets, 23143/983 useful/useless insts
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 95 onehot mux instances.
SYN-1020 : Optimized 102 distributor mux.
SYN-5043 WARNING: Register "bzmusic_ctrl/state[0]" in ../rtl/out/bzmusic_ctrl.v(11) is described with both an asynchronous reset/set and an initialization value of the opposite polarity.
SYN-1016 : Merged 115 instances.
SYN-1015 : Optimize round 1, 3743 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 24279/61 useful/useless nets, 22901/202 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     bzmusic_ctrl/reg0_b2
SYN-1015 : Optimize round 2, 257 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1032 : 24274/2 useful/useless nets, 22896/0 useful/useless insts
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1016 : Merged 458 instances.
SYN-1015 : Optimize round 1, 482 better
SYN-1014 : Optimize round 2
SYN-1032 : 357/44 useful/useless nets, 197/12 useful/useless insts
SYN-1015 : Optimize round 2, 151 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 130 inv instances.
SYN-1032 : 21033/365 useful/useless nets, 20797/311 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 3883 better
SYN-1014 : Optimize round 2
SYN-1032 : 20051/1 useful/useless nets, 19815/6 useful/useless insts
SYN-1015 : Optimize round 2, 7 better
SYN-1014 : Optimize round 3
SYN-1032 : 20046/0 useful/useless nets, 19810/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  5.173158s wall, 5.093750s user + 0.218750s system = 5.312500s CPU (102.7%)

RUN-1004 : used memory is 1210 MB, reserved memory is 1358 MB, peak memory is 2010 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Gate Statistics
#Basic gates            20704
  #and                   9752
  #nand                     0
  #or                    2110
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6504
  #bufif1                   3
  #MX21                   596
  #FADD                     0
  #DFF                   1666
  #LATCH                    0
#MACRO_ADD                 26
#MACRO_EQ                 143
#MACRO_MULT                 1
#MACRO_MUX                290

Report Hierarchy Area:
+-------------------------------------------------------------+
|Instance       |Module               |gates  |seq    |macros |
+-------------------------------------------------------------+
|top            |CortexM0_SoC         |19038  |1666   |185    |
|  Interconncet |AHBlite_Interconnect |163    |11     |21     |
|  u_logic      |cortexm0ds_logic     |18465  |1300   |14     |
+-------------------------------------------------------------+

RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  2.221257s wall, 2.203125s user + 0.046875s system = 2.250000s CPU (101.3%)

RUN-1004 : used memory is 1214 MB, reserved memory is 1362 MB, peak memory is 2010 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 64 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "BlockROM1/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM2/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM3/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Data/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Flag/ram_mem0"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 22260/3 useful/useless nets, 21284/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 399 instances.
SYN-2501 : Optimize round 1, 1142 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 19 macro adder
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 1 ROM instances
SYN-1019 : Optimized 27 mux instances.
SYN-1016 : Merged 29 instances.
SYN-1032 : 23193/39 useful/useless nets, 22234/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 184 instances.
SYN-2501 : Optimize round 1, 470 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20139/68 useful/useless nets, 19815/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20573/2 useful/useless nets, 20317/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21210/4 useful/useless nets, 20954/4 useful/useless insts
SYN-1032 : 23677/151 useful/useless nets, 22708/141 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 73547, tnet num: 23705, tinst num: 22714, tnode num: 101950, tedge num: 113187.
TMR-2508 : Levelizing timing graph completed, there are 281 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 23705 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 611 (3.29), #lev = 13 (3.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 610 (3.24), #lev = 12 (3.90)
SYN-3001 : Logic optimization runtime opt =   0.10 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1402 instances into 623 LUTs, name keeping = 64%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 92 (3.97), #lev = 5 (3.16)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 87 (4.05), #lev = 5 (3.11)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 24069.31 sec
SYN-3001 : Mapper mapped 297 instances into 87 LUTs, name keeping = 59%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5145 (3.99), #lev = 20 (8.13)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5174 (3.91), #lev = 18 (7.78)
SYN-3001 : Logic optimization runtime opt =   1.18 sec, map = 24069.54 sec
SYN-3001 : Mapper mapped 18818 instances into 5174 LUTs, name keeping = 31%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

LUT Statistics
#Total_luts              6295
  #lut4                  4054
  #lut5                  1829
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             412

Utilization Statistics
#lut                     6295   out of  19600   32.12%
#reg                     1658   out of  19600    8.46%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       64   out of    188   34.04%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+-----------------------------------------------------------------------------+
|Instance       |Module               |lut    |ripple |seq    |bram   |dsp    |
+-----------------------------------------------------------------------------+
|top            |CortexM0_SoC         |5883   |412    |1665   |37     |3      |
|  Interconncet |AHBlite_Interconnect |87     |0      |11     |0      |0      |
|  u_logic      |cortexm0ds_logic     |5174   |173    |1299   |0      |3      |
+-----------------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 9029/0 useful/useless nets, 8072/1 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 348 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 102 adder to BLE ...
SYN-4008 : Packed 102 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "AHBlite_Interconnect" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 11 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1299 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  20.287240s wall, 21.046875s user + 0.828125s system = 21.875000s CPU (107.8%)

RUN-1004 : used memory is 1365 MB, reserved memory is 1538 MB, peak memory is 2010 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 3 instances.
RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  2.996414s wall, 3.093750s user + 0.046875s system = 3.140625s CPU (104.8%)

RUN-1004 : used memory is 1366 MB, reserved memory is 1538 MB, peak memory is 2010 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net Pwm_CLK driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net QN_REF24MHz_pad is clkc1 of pll CLK_gen/pll_inst.
SYN-4027 : Net clk is clkc4 of pll CLK_gen/pll_inst.
SYN-4019 : Net System_clk_pad is refclk of pll CLK_gen/pll_inst.
SYN-4020 : Net System_clk_pad is fbclk of pll CLK_gen/pll_inst.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4024 : Net "keyboard/scan_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net Pwm_CLK as clock net
SYN-4025 : Tag rtl::Net QN_REF24MHz_pad as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net clk as clock net
SYN-4025 : Tag rtl::Net keyboard/scan_clk as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
SYN-4015 : Create BUFG instance for clk Net keyboard/scan_clk to drive 5 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7803 instances
RUN-1001 : 5882 luts, 1641 seqs, 101 mslices, 67 lslices, 64 pads, 37 brams, 3 dsps
RUN-1001 : There are total 8324 nets
RUN-1001 : 4282 nets have 2 pins
RUN-1001 : 2937 nets have [3 - 5] pins
RUN-1001 : 700 nets have [6 - 10] pins
RUN-1001 : 212 nets have [11 - 20] pins
RUN-1001 : 178 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7801 instances, 5882 luts, 1641 seqs, 168 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 37829, tnet num: 8278, tinst num: 7801, tnode num: 43176, tedge num: 61451.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8278 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.967111s wall, 1.000000s user + 0.031250s system = 1.031250s CPU (106.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.85447e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7801.
PHY-3001 : End clustering;  0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2831): len = 1.61902e+06, overlap = 90
PHY-3002 : Step(2832): len = 1.45543e+06, overlap = 90
PHY-3002 : Step(2833): len = 1.35239e+06, overlap = 92.9375
PHY-3002 : Step(2834): len = 1.25748e+06, overlap = 88.4688
PHY-3002 : Step(2835): len = 1.19732e+06, overlap = 101.625
PHY-3002 : Step(2836): len = 1.13325e+06, overlap = 115.656
PHY-3002 : Step(2837): len = 1.10709e+06, overlap = 114.719
PHY-3002 : Step(2838): len = 1.09343e+06, overlap = 117.125
PHY-3002 : Step(2839): len = 1.0826e+06, overlap = 122.563
PHY-3002 : Step(2840): len = 1.06818e+06, overlap = 124.25
PHY-3002 : Step(2841): len = 1.05765e+06, overlap = 128
PHY-3002 : Step(2842): len = 951813, overlap = 166.313
PHY-3002 : Step(2843): len = 906654, overlap = 176.469
PHY-3002 : Step(2844): len = 865816, overlap = 175.875
PHY-3002 : Step(2845): len = 856319, overlap = 180.594
PHY-3002 : Step(2846): len = 847725, overlap = 182.219
PHY-3002 : Step(2847): len = 836766, overlap = 185.281
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.11588e-05
PHY-3002 : Step(2848): len = 847983, overlap = 177.719
PHY-3002 : Step(2849): len = 843665, overlap = 168.938
PHY-3002 : Step(2850): len = 839513, overlap = 162.469
PHY-3002 : Step(2851): len = 835769, overlap = 158.375
PHY-3002 : Step(2852): len = 829482, overlap = 146.75
PHY-3002 : Step(2853): len = 823565, overlap = 150.75
PHY-3002 : Step(2854): len = 819615, overlap = 149.375
PHY-3002 : Step(2855): len = 812746, overlap = 146
PHY-3002 : Step(2856): len = 807580, overlap = 147.313
PHY-3002 : Step(2857): len = 803571, overlap = 142.063
PHY-3002 : Step(2858): len = 797601, overlap = 140.031
PHY-3002 : Step(2859): len = 790843, overlap = 132.813
PHY-3002 : Step(2860): len = 786186, overlap = 132.563
PHY-3002 : Step(2861): len = 780369, overlap = 134.313
PHY-3002 : Step(2862): len = 774040, overlap = 133.938
PHY-3002 : Step(2863): len = 768800, overlap = 128.375
PHY-3002 : Step(2864): len = 764343, overlap = 124.594
PHY-3002 : Step(2865): len = 757388, overlap = 124.156
PHY-3002 : Step(2866): len = 749424, overlap = 125.531
PHY-3002 : Step(2867): len = 745792, overlap = 125.188
PHY-3002 : Step(2868): len = 740080, overlap = 118.594
PHY-3002 : Step(2869): len = 728229, overlap = 113.219
PHY-3002 : Step(2870): len = 722348, overlap = 117.25
PHY-3002 : Step(2871): len = 720008, overlap = 117.156
PHY-3002 : Step(2872): len = 698847, overlap = 122.063
PHY-3002 : Step(2873): len = 677893, overlap = 123.438
PHY-3002 : Step(2874): len = 674717, overlap = 123.219
PHY-3002 : Step(2875): len = 672686, overlap = 118.688
PHY-3002 : Step(2876): len = 666346, overlap = 125.969
PHY-3002 : Step(2877): len = 662521, overlap = 121.25
PHY-3002 : Step(2878): len = 658129, overlap = 122.438
PHY-3002 : Step(2879): len = 653990, overlap = 118.281
PHY-3002 : Step(2880): len = 650571, overlap = 120.938
PHY-3002 : Step(2881): len = 639429, overlap = 125.469
PHY-3002 : Step(2882): len = 634142, overlap = 124.531
PHY-3002 : Step(2883): len = 631537, overlap = 122.313
PHY-3002 : Step(2884): len = 628408, overlap = 120.219
PHY-3002 : Step(2885): len = 623398, overlap = 126.844
PHY-3002 : Step(2886): len = 619485, overlap = 128.344
PHY-3002 : Step(2887): len = 615632, overlap = 129.688
PHY-3002 : Step(2888): len = 611451, overlap = 125.719
PHY-3002 : Step(2889): len = 605794, overlap = 127.906
PHY-3002 : Step(2890): len = 601253, overlap = 127.063
PHY-3002 : Step(2891): len = 598335, overlap = 129.563
PHY-3002 : Step(2892): len = 593585, overlap = 131.938
PHY-3002 : Step(2893): len = 586466, overlap = 134
PHY-3002 : Step(2894): len = 581929, overlap = 138.625
PHY-3002 : Step(2895): len = 580282, overlap = 139.031
PHY-3002 : Step(2896): len = 570428, overlap = 137.656
PHY-3002 : Step(2897): len = 562672, overlap = 145.969
PHY-3002 : Step(2898): len = 560079, overlap = 144.781
PHY-3002 : Step(2899): len = 556936, overlap = 145.344
PHY-3002 : Step(2900): len = 553913, overlap = 144.094
PHY-3002 : Step(2901): len = 549639, overlap = 147.781
PHY-3002 : Step(2902): len = 547029, overlap = 149.969
PHY-3002 : Step(2903): len = 543165, overlap = 146.875
PHY-3002 : Step(2904): len = 540836, overlap = 147.875
PHY-3002 : Step(2905): len = 538951, overlap = 147.094
PHY-3002 : Step(2906): len = 530007, overlap = 154.031
PHY-3002 : Step(2907): len = 525035, overlap = 155.813
PHY-3002 : Step(2908): len = 523163, overlap = 159.375
PHY-3002 : Step(2909): len = 520907, overlap = 160.75
PHY-3002 : Step(2910): len = 518392, overlap = 163
PHY-3002 : Step(2911): len = 516082, overlap = 162.594
PHY-3002 : Step(2912): len = 513924, overlap = 161.813
PHY-3002 : Step(2913): len = 510416, overlap = 169.844
PHY-3002 : Step(2914): len = 508028, overlap = 165.438
PHY-3002 : Step(2915): len = 505859, overlap = 169.438
PHY-3002 : Step(2916): len = 503515, overlap = 171.844
PHY-3002 : Step(2917): len = 500252, overlap = 170.969
PHY-3002 : Step(2918): len = 496880, overlap = 174.281
PHY-3002 : Step(2919): len = 494708, overlap = 170.25
PHY-3002 : Step(2920): len = 492984, overlap = 173.625
PHY-3002 : Step(2921): len = 490141, overlap = 172.156
PHY-3002 : Step(2922): len = 484522, overlap = 171.594
PHY-3002 : Step(2923): len = 481453, overlap = 171.25
PHY-3002 : Step(2924): len = 480142, overlap = 166.375
PHY-3002 : Step(2925): len = 476644, overlap = 174.469
PHY-3002 : Step(2926): len = 474876, overlap = 174.656
PHY-3002 : Step(2927): len = 469071, overlap = 173.219
PHY-3002 : Step(2928): len = 466678, overlap = 174.563
PHY-3002 : Step(2929): len = 465001, overlap = 174.063
PHY-3002 : Step(2930): len = 462938, overlap = 168.969
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000102318
PHY-3002 : Step(2931): len = 464752, overlap = 174.313
PHY-3002 : Step(2932): len = 472267, overlap = 158.656
PHY-3002 : Step(2933): len = 480408, overlap = 153.531
PHY-3002 : Step(2934): len = 482285, overlap = 149.969
PHY-3002 : Step(2935): len = 483129, overlap = 144.438
PHY-3002 : Step(2936): len = 484890, overlap = 143.125
PHY-3002 : Step(2937): len = 488120, overlap = 136.375
PHY-3002 : Step(2938): len = 492277, overlap = 130.344
PHY-3002 : Step(2939): len = 493701, overlap = 127.531
PHY-3002 : Step(2940): len = 495427, overlap = 122.844
PHY-3002 : Step(2941): len = 498978, overlap = 119.188
PHY-3002 : Step(2942): len = 500345, overlap = 121.25
PHY-3002 : Step(2943): len = 500908, overlap = 116.375
PHY-3002 : Step(2944): len = 501866, overlap = 117.719
PHY-3002 : Step(2945): len = 502674, overlap = 122.344
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000192085
PHY-3002 : Step(2946): len = 504601, overlap = 112.375
PHY-3002 : Step(2947): len = 509639, overlap = 105.063
PHY-3002 : Step(2948): len = 512647, overlap = 101.75
PHY-3002 : Step(2949): len = 514995, overlap = 97.25
PHY-3002 : Step(2950): len = 517937, overlap = 99.25
PHY-3002 : Step(2951): len = 520139, overlap = 107.125
PHY-3002 : Step(2952): len = 521583, overlap = 106.281
PHY-3002 : Step(2953): len = 527211, overlap = 97.5
PHY-3002 : Step(2954): len = 547907, overlap = 91.8125
PHY-3002 : Step(2955): len = 548653, overlap = 83.6875
PHY-3002 : Step(2956): len = 548458, overlap = 85.4375
PHY-3002 : Step(2957): len = 548443, overlap = 82.3125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000329137
PHY-3002 : Step(2958): len = 550167, overlap = 83.9375
PHY-3002 : Step(2959): len = 552979, overlap = 83.4375
PHY-3002 : Step(2960): len = 556141, overlap = 72.2188
PHY-3002 : Step(2961): len = 558202, overlap = 69.1563
PHY-3002 : Step(2962): len = 559288, overlap = 70.8438
PHY-3002 : Step(2963): len = 561162, overlap = 74.3438
PHY-3002 : Step(2964): len = 564759, overlap = 83
PHY-3002 : Step(2965): len = 565578, overlap = 80.9063
PHY-3002 : Step(2966): len = 566509, overlap = 78.8438
PHY-3002 : Step(2967): len = 569862, overlap = 73.3125
PHY-3002 : Step(2968): len = 571693, overlap = 71.2813
PHY-3002 : Step(2969): len = 572392, overlap = 73.4063
PHY-3002 : Step(2970): len = 574191, overlap = 73.2188
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.048730s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (96.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.28401e+06, over cnt = 1538(4%), over = 2184, worst = 6
PHY-1002 : len = 1.29297e+06, over cnt = 1247(3%), over = 1633, worst = 5
PHY-1002 : len = 1.30073e+06, over cnt = 930(2%), over = 1177, worst = 4
PHY-1002 : len = 1.32006e+06, over cnt = 528(1%), over = 645, worst = 4
PHY-1002 : len = 1.3277e+06, over cnt = 321(0%), over = 396, worst = 4
PHY-1001 : End global iterations;  1.180704s wall, 1.906250s user + 0.046875s system = 1.953125s CPU (165.4%)

PHY-1001 : Congestion index: top1 = 84.38, top5 = 75.00, top10 = 70.00, top15 = 63.75.
PHY-3001 : End congestion estimation;  1.785247s wall, 2.500000s user + 0.046875s system = 2.546875s CPU (142.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8278 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.470271s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (109.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.19974e-05
PHY-3002 : Step(2971): len = 543553, overlap = 62.7188
PHY-3002 : Step(2972): len = 507380, overlap = 86.0938
PHY-3002 : Step(2973): len = 487740, overlap = 97.7188
PHY-3002 : Step(2974): len = 468360, overlap = 112.125
PHY-3002 : Step(2975): len = 448942, overlap = 126.969
PHY-3002 : Step(2976): len = 432461, overlap = 143.813
PHY-3002 : Step(2977): len = 412814, overlap = 169.063
PHY-3002 : Step(2978): len = 398315, overlap = 190.531
PHY-3002 : Step(2979): len = 390065, overlap = 199.25
PHY-3002 : Step(2980): len = 378421, overlap = 210.219
PHY-3002 : Step(2981): len = 371369, overlap = 217.188
PHY-3002 : Step(2982): len = 364233, overlap = 218.406
PHY-3002 : Step(2983): len = 360682, overlap = 218.875
PHY-3002 : Step(2984): len = 357547, overlap = 219.094
PHY-3002 : Step(2985): len = 355258, overlap = 217.531
PHY-3002 : Step(2986): len = 353812, overlap = 216.906
PHY-3002 : Step(2987): len = 353294, overlap = 213.406
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.39949e-05
PHY-3002 : Step(2988): len = 363688, overlap = 196.438
PHY-3002 : Step(2989): len = 385121, overlap = 159.625
PHY-3002 : Step(2990): len = 393058, overlap = 141.594
PHY-3002 : Step(2991): len = 399163, overlap = 128.5
PHY-3002 : Step(2992): len = 405717, overlap = 116.844
PHY-3002 : Step(2993): len = 408222, overlap = 110.125
PHY-3002 : Step(2994): len = 409727, overlap = 101.688
PHY-3002 : Step(2995): len = 411989, overlap = 95.4375
PHY-3002 : Step(2996): len = 413023, overlap = 87.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00012799
PHY-3002 : Step(2997): len = 429261, overlap = 60.4375
PHY-3002 : Step(2998): len = 437394, overlap = 44.2813
PHY-3002 : Step(2999): len = 444697, overlap = 37.4688
PHY-3002 : Step(3000): len = 454451, overlap = 31.1875
PHY-3002 : Step(3001): len = 454218, overlap = 29.375
PHY-3002 : Step(3002): len = 454517, overlap = 27.6563
PHY-3002 : Step(3003): len = 454455, overlap = 28.9063
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000255979
PHY-3002 : Step(3004): len = 472438, overlap = 20.4688
PHY-3002 : Step(3005): len = 484669, overlap = 19.0313
PHY-3002 : Step(3006): len = 495007, overlap = 14.5938
PHY-3002 : Step(3007): len = 506173, overlap = 10.875
PHY-3002 : Step(3008): len = 508376, overlap = 10.0313
PHY-3002 : Step(3009): len = 509128, overlap = 8.34375
PHY-3002 : Step(3010): len = 509521, overlap = 6.8125
PHY-3002 : Step(3011): len = 509370, overlap = 7.53125
PHY-3002 : Step(3012): len = 509334, overlap = 7.34375
PHY-3002 : Step(3013): len = 509061, overlap = 8.46875
PHY-3002 : Step(3014): len = 509859, overlap = 10.2813
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000511959
PHY-3002 : Step(3015): len = 525038, overlap = 6.75
PHY-3002 : Step(3016): len = 532817, overlap = 6.28125
PHY-3002 : Step(3017): len = 539383, overlap = 7.75
PHY-3002 : Step(3018): len = 546515, overlap = 6.84375
PHY-3002 : Step(3019): len = 552267, overlap = 6.3125
PHY-3002 : Step(3020): len = 555471, overlap = 7.90625
PHY-3002 : Step(3021): len = 556923, overlap = 7.53125
PHY-3002 : Step(3022): len = 556314, overlap = 6.5625
PHY-3002 : Step(3023): len = 556267, overlap = 7.3125
PHY-3002 : Step(3024): len = 555201, overlap = 6.71875
PHY-3002 : Step(3025): len = 554404, overlap = 6.15625
PHY-3002 : Step(3026): len = 554225, overlap = 5.21875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00102392
PHY-3002 : Step(3027): len = 563498, overlap = 4.15625
PHY-3002 : Step(3028): len = 569161, overlap = 2.875
PHY-3002 : Step(3029): len = 575427, overlap = 1.0625
PHY-3002 : Step(3030): len = 583310, overlap = 0.53125
PHY-3002 : Step(3031): len = 585324, overlap = 0.59375
PHY-3002 : Step(3032): len = 585680, overlap = 1.03125
PHY-3002 : Step(3033): len = 585089, overlap = 1.0625
PHY-3002 : Step(3034): len = 584561, overlap = 1.8125
PHY-3002 : Step(3035): len = 585070, overlap = 1.875
PHY-3002 : Step(3036): len = 584951, overlap = 1.875
PHY-3002 : Step(3037): len = 583394, overlap = 1
PHY-3002 : Step(3038): len = 582764, overlap = 0.4375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.35273e+06, over cnt = 615(1%), over = 833, worst = 5
PHY-1002 : len = 1.35803e+06, over cnt = 328(0%), over = 418, worst = 5
PHY-1002 : len = 1.3589e+06, over cnt = 190(0%), over = 249, worst = 5
PHY-1002 : len = 1.35761e+06, over cnt = 104(0%), over = 142, worst = 5
PHY-1002 : len = 1.35724e+06, over cnt = 93(0%), over = 127, worst = 5
PHY-1001 : End global iterations;  1.006879s wall, 1.796875s user + 0.000000s system = 1.796875s CPU (178.5%)

PHY-1001 : Congestion index: top1 = 61.25, top5 = 50.63, top10 = 45.63, top15 = 42.50.
PHY-3001 : End congestion estimation;  1.618788s wall, 2.484375s user + 0.015625s system = 2.500000s CPU (154.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8278 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.473423s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (105.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000741888
PHY-3002 : Step(3039): len = 581496, overlap = 13.1563
PHY-3002 : Step(3040): len = 573238, overlap = 8.71875
PHY-3002 : Step(3041): len = 564956, overlap = 6.90625
PHY-3002 : Step(3042): len = 557486, overlap = 8.90625
PHY-3002 : Step(3043): len = 549114, overlap = 9.375
PHY-3002 : Step(3044): len = 540279, overlap = 10.625
PHY-3002 : Step(3045): len = 534275, overlap = 9.6875
PHY-3002 : Step(3046): len = 529753, overlap = 12.3125
PHY-3002 : Step(3047): len = 524905, overlap = 11.0938
PHY-3002 : Step(3048): len = 520557, overlap = 15.5625
PHY-3002 : Step(3049): len = 516438, overlap = 13.9688
PHY-3002 : Step(3050): len = 512430, overlap = 16.6563
PHY-3002 : Step(3051): len = 509383, overlap = 13.8438
PHY-3002 : Step(3052): len = 506279, overlap = 18.25
PHY-3002 : Step(3053): len = 503985, overlap = 15.0625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00148378
PHY-3002 : Step(3054): len = 513756, overlap = 12.9063
PHY-3002 : Step(3055): len = 519925, overlap = 11.3438
PHY-3002 : Step(3056): len = 522411, overlap = 11.5938
PHY-3002 : Step(3057): len = 525957, overlap = 8.5
PHY-3002 : Step(3058): len = 529458, overlap = 7.5
PHY-3002 : Step(3059): len = 532795, overlap = 7.71875
PHY-3002 : Step(3060): len = 534106, overlap = 6.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00296755
PHY-3002 : Step(3061): len = 538290, overlap = 6.53125
PHY-3002 : Step(3062): len = 541575, overlap = 6.65625
PHY-3002 : Step(3063): len = 545617, overlap = 5.8125
PHY-3002 : Step(3064): len = 550589, overlap = 5
PHY-3002 : Step(3065): len = 553029, overlap = 4.53125
PHY-3002 : Step(3066): len = 553826, overlap = 4.625
PHY-3002 : Step(3067): len = 556386, overlap = 4.5
PHY-3002 : Step(3068): len = 558111, overlap = 4.53125
PHY-3002 : Step(3069): len = 559648, overlap = 3.71875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00571009
PHY-3002 : Step(3070): len = 562633, overlap = 3.84375
PHY-3002 : Step(3071): len = 564514, overlap = 3.9375
PHY-3002 : Step(3072): len = 566327, overlap = 4.15625
PHY-3002 : Step(3073): len = 569359, overlap = 3.78125
PHY-3002 : Step(3074): len = 571392, overlap = 3.9375
PHY-3002 : Step(3075): len = 573369, overlap = 4.3125
PHY-3002 : Step(3076): len = 575331, overlap = 4.3125
PHY-3002 : Step(3077): len = 577797, overlap = 4.8125
PHY-3002 : Step(3078): len = 578593, overlap = 5.03125
PHY-3002 : Step(3079): len = 580518, overlap = 4.90625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0112992
PHY-3002 : Step(3080): len = 581809, overlap = 5.0625
PHY-3002 : Step(3081): len = 583468, overlap = 5.03125
PHY-3002 : Step(3082): len = 584600, overlap = 5.125
PHY-3002 : Step(3083): len = 586324, overlap = 5.125
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 90.22 peak overflow 2.25
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.36865e+06, over cnt = 345(0%), over = 468, worst = 8
PHY-1002 : len = 1.37002e+06, over cnt = 224(0%), over = 315, worst = 8
PHY-1002 : len = 1.36937e+06, over cnt = 132(0%), over = 203, worst = 8
PHY-1002 : len = 1.36861e+06, over cnt = 97(0%), over = 165, worst = 8
PHY-1002 : len = 1.36759e+06, over cnt = 80(0%), over = 140, worst = 8
PHY-1001 : End global iterations;  0.995931s wall, 1.906250s user + 0.140625s system = 2.046875s CPU (205.5%)

PHY-1001 : Congestion index: top1 = 58.13, top5 = 50.63, top10 = 45.63, top15 = 42.50.
PHY-1001 : End incremental global routing;  1.594609s wall, 2.546875s user + 0.156250s system = 2.703125s CPU (169.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8278 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.505035s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (105.2%)

OPT-1001 : 22 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 64 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7709 has valid locations, 158 needs to be replaced
PHY-3001 : design contains 7937 instances, 5896 luts, 1763 seqs, 168 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 604432
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.30314e+06, over cnt = 403(1%), over = 533, worst = 7
PHY-1002 : len = 1.30472e+06, over cnt = 260(0%), over = 349, worst = 7
PHY-1002 : len = 1.30402e+06, over cnt = 125(0%), over = 190, worst = 7
PHY-1002 : len = 1.30174e+06, over cnt = 92(0%), over = 156, worst = 7
PHY-1002 : len = 1.30083e+06, over cnt = 61(0%), over = 118, worst = 7
PHY-1001 : End global iterations;  0.965777s wall, 1.765625s user + 0.031250s system = 1.796875s CPU (186.1%)

PHY-1001 : Congestion index: top1 = 58.75, top5 = 50.00, top10 = 45.00, top15 = 41.25.
PHY-3001 : End congestion estimation;  2.330442s wall, 3.156250s user + 0.031250s system = 3.187500s CPU (136.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8414 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.478135s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (104.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3084): len = 603866, overlap = 0
PHY-3002 : Step(3085): len = 603866, overlap = 0
PHY-3002 : Step(3086): len = 603592, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.2995e+06, over cnt = 122(0%), over = 185, worst = 7
PHY-1002 : len = 1.29973e+06, over cnt = 88(0%), over = 144, worst = 7
PHY-1002 : len = 1.29942e+06, over cnt = 64(0%), over = 120, worst = 7
PHY-1002 : len = 1.29898e+06, over cnt = 57(0%), over = 113, worst = 7
PHY-1002 : len = 1.29895e+06, over cnt = 51(0%), over = 107, worst = 7
PHY-1001 : End global iterations;  0.677884s wall, 0.718750s user + 0.046875s system = 0.765625s CPU (112.9%)

PHY-1001 : Congestion index: top1 = 58.75, top5 = 50.00, top10 = 45.63, top15 = 41.88.
PHY-3001 : End congestion estimation;  1.201061s wall, 1.250000s user + 0.046875s system = 1.296875s CPU (108.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8414 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.476672s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (101.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00850427
PHY-3002 : Step(3087): len = 603526, overlap = 5.125
PHY-3002 : Step(3088): len = 603526, overlap = 5.125
PHY-3001 : Final: Len = 603526, Over = 5.125
PHY-3001 : End incremental placement;  4.905194s wall, 5.781250s user + 0.187500s system = 5.968750s CPU (121.7%)

OPT-1001 : End high-fanout net optimization;  7.671634s wall, 9.718750s user + 0.406250s system = 10.125000s CPU (132.0%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.30484e+06, over cnt = 409(1%), over = 546, worst = 8
PHY-1002 : len = 1.30655e+06, over cnt = 268(0%), over = 361, worst = 8
PHY-1002 : len = 1.30563e+06, over cnt = 122(0%), over = 191, worst = 8
PHY-1002 : len = 1.30188e+06, over cnt = 76(0%), over = 142, worst = 8
PHY-1002 : len = 1.30109e+06, over cnt = 54(0%), over = 111, worst = 8
PHY-1001 : End global iterations;  0.956937s wall, 1.671875s user + 0.031250s system = 1.703125s CPU (178.0%)

PHY-1001 : Congestion index: top1 = 58.13, top5 = 50.63, top10 = 45.63, top15 = 41.25.
OPT-1001 : End congestion update;  1.562437s wall, 2.281250s user + 0.031250s system = 2.312500s CPU (148.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8414 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.404968s wall, 0.484375s user + 0.031250s system = 0.515625s CPU (127.3%)

OPT-1001 : Start: WNS 1916 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 2671 TNS 0 NUM_FEPS 0 with 6 cells processed and 4150 slack improved
OPT-1001 : Iter 2: improved WNS 3088 TNS 0 NUM_FEPS 0 with 7 cells processed and 3598 slack improved
OPT-1001 : End global optimization;  2.471070s wall, 3.406250s user + 0.078125s system = 3.484375s CPU (141.0%)

OPT-1001 : End physical optimization;  10.151288s wall, 13.125000s user + 0.484375s system = 13.609375s CPU (134.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5896 LUT to BLE ...
SYN-4008 : Packed 5896 LUT and 716 SEQ to BLE.
SYN-4003 : Packing 1047 remaining SEQ's ...
SYN-4005 : Packed 1007 SEQ with LUT/SLICE
SYN-4006 : 4183 single LUT's are left
SYN-4006 : 40 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5936/6217 primitive instances ...
PHY-3001 : End packing;  1.126655s wall, 1.140625s user + 0.031250s system = 1.171875s CPU (104.0%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3734 instances
RUN-1001 : 1811 mslices, 1811 lslices, 64 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7930 nets
RUN-1001 : 3203 nets have 2 pins
RUN-1001 : 3338 nets have [3 - 5] pins
RUN-1001 : 805 nets have [6 - 10] pins
RUN-1001 : 306 nets have [11 - 20] pins
RUN-1001 : 275 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 3732 instances, 3622 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : After packing: Len = 625319, Over = 43.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.34145e+06, over cnt = 371(1%), over = 444, worst = 3
PHY-1002 : len = 1.34307e+06, over cnt = 218(0%), over = 252, worst = 3
PHY-1002 : len = 1.34034e+06, over cnt = 128(0%), over = 149, worst = 3
PHY-1002 : len = 1.33896e+06, over cnt = 80(0%), over = 93, worst = 3
PHY-1002 : len = 1.33523e+06, over cnt = 57(0%), over = 67, worst = 3
PHY-1001 : End global iterations;  1.013048s wall, 1.765625s user + 0.171875s system = 1.937500s CPU (191.3%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 51.88, top10 = 46.88, top15 = 42.50.
PHY-3001 : End congestion estimation;  2.905983s wall, 3.812500s user + 0.203125s system = 4.015625s CPU (138.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7884 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.544007s wall, 0.640625s user + 0.046875s system = 0.687500s CPU (126.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000188065
PHY-3002 : Step(3089): len = 605985, overlap = 40.5
PHY-3002 : Step(3090): len = 593958, overlap = 42.75
PHY-3002 : Step(3091): len = 585731, overlap = 47
PHY-3002 : Step(3092): len = 576924, overlap = 55
PHY-3002 : Step(3093): len = 570481, overlap = 59.75
PHY-3002 : Step(3094): len = 564825, overlap = 62.25
PHY-3002 : Step(3095): len = 558876, overlap = 68.75
PHY-3002 : Step(3096): len = 553036, overlap = 78.25
PHY-3002 : Step(3097): len = 548994, overlap = 77
PHY-3002 : Step(3098): len = 543351, overlap = 86.25
PHY-3002 : Step(3099): len = 539567, overlap = 88
PHY-3002 : Step(3100): len = 536784, overlap = 90.5
PHY-3002 : Step(3101): len = 533853, overlap = 89.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000376131
PHY-3002 : Step(3102): len = 552169, overlap = 63.5
PHY-3002 : Step(3103): len = 556158, overlap = 59.25
PHY-3002 : Step(3104): len = 560909, overlap = 54.75
PHY-3002 : Step(3105): len = 566020, overlap = 49
PHY-3002 : Step(3106): len = 569979, overlap = 45.5
PHY-3002 : Step(3107): len = 576573, overlap = 43.25
PHY-3002 : Step(3108): len = 578571, overlap = 43.25
PHY-3002 : Step(3109): len = 581377, overlap = 44.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000751456
PHY-3002 : Step(3110): len = 594422, overlap = 32
PHY-3002 : Step(3111): len = 596993, overlap = 32.75
PHY-3002 : Step(3112): len = 601353, overlap = 31.5
PHY-3002 : Step(3113): len = 608200, overlap = 26.25
PHY-3002 : Step(3114): len = 612276, overlap = 24.75
PHY-3002 : Step(3115): len = 614670, overlap = 24
PHY-3002 : Step(3116): len = 617011, overlap = 23.75
PHY-3002 : Step(3117): len = 619534, overlap = 29.25
PHY-3002 : Step(3118): len = 621466, overlap = 27
PHY-3002 : Step(3119): len = 623455, overlap = 26.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00146555
PHY-3002 : Step(3120): len = 631559, overlap = 20.5
PHY-3002 : Step(3121): len = 634579, overlap = 18.25
PHY-3002 : Step(3122): len = 637166, overlap = 16
PHY-3002 : Step(3123): len = 641252, overlap = 15
PHY-3002 : Step(3124): len = 644871, overlap = 14.75
PHY-3002 : Step(3125): len = 646697, overlap = 15
PHY-3002 : Step(3126): len = 648051, overlap = 15
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00270046
PHY-3002 : Step(3127): len = 651982, overlap = 14
PHY-3002 : Step(3128): len = 655213, overlap = 12.5
PHY-3002 : Step(3129): len = 658022, overlap = 12.25
PHY-3002 : Step(3130): len = 660247, overlap = 12.25
PHY-3002 : Step(3131): len = 662668, overlap = 9.5
PHY-3002 : Step(3132): len = 664280, overlap = 11.25
PHY-3002 : Step(3133): len = 666114, overlap = 9.5
PHY-3002 : Step(3134): len = 667446, overlap = 9.25
PHY-3002 : Step(3135): len = 668214, overlap = 10
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00494422
PHY-3002 : Step(3136): len = 671411, overlap = 10
PHY-3002 : Step(3137): len = 673562, overlap = 8.75
PHY-3002 : Step(3138): len = 675599, overlap = 7.5
PHY-3002 : Step(3139): len = 677094, overlap = 6.25
PHY-3002 : Step(3140): len = 678776, overlap = 6
PHY-3002 : Step(3141): len = 680822, overlap = 6.75
PHY-3002 : Step(3142): len = 681680, overlap = 7.25
PHY-3002 : Step(3143): len = 682557, overlap = 6
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00863296
PHY-3002 : Step(3144): len = 684410, overlap = 6.5
PHY-3002 : Step(3145): len = 686223, overlap = 6.5
PHY-3002 : Step(3146): len = 687743, overlap = 6
PHY-3002 : Step(3147): len = 689018, overlap = 6.5
PHY-3002 : Step(3148): len = 690670, overlap = 6.5
PHY-3002 : Step(3149): len = 691486, overlap = 6.25
PHY-3002 : Step(3150): len = 692261, overlap = 6.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  3.437284s wall, 2.718750s user + 2.187500s system = 4.906250s CPU (142.7%)

PHY-3001 : Trial Legalized: Len = 705325
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.53761e+06, over cnt = 321(0%), over = 374, worst = 3
PHY-1002 : len = 1.53828e+06, over cnt = 241(0%), over = 273, worst = 3
PHY-1002 : len = 1.53814e+06, over cnt = 154(0%), over = 173, worst = 3
PHY-1002 : len = 1.53247e+06, over cnt = 70(0%), over = 77, worst = 2
PHY-1002 : len = 1.53023e+06, over cnt = 47(0%), over = 51, worst = 2
PHY-1001 : End global iterations;  1.069234s wall, 1.734375s user + 0.000000s system = 1.734375s CPU (162.2%)

PHY-1001 : Congestion index: top1 = 65.00, top5 = 55.00, top10 = 50.00, top15 = 45.00.
PHY-3001 : End congestion estimation;  1.754520s wall, 2.421875s user + 0.015625s system = 2.437500s CPU (138.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7884 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.498330s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000690271
PHY-3002 : Step(3151): len = 674411, overlap = 10.5
PHY-3002 : Step(3152): len = 665164, overlap = 12.5
PHY-3002 : Step(3153): len = 655546, overlap = 11.75
PHY-3002 : Step(3154): len = 648852, overlap = 14
PHY-3002 : Step(3155): len = 642115, overlap = 15
PHY-3002 : Step(3156): len = 638005, overlap = 17
PHY-3002 : Step(3157): len = 634122, overlap = 17.25
PHY-3002 : Step(3158): len = 631063, overlap = 18.75
PHY-3002 : Step(3159): len = 628174, overlap = 20.75
PHY-3002 : Step(3160): len = 626723, overlap = 22.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.033886s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (92.2%)

PHY-3001 : Legalized: Len = 634414, Over = 0
PHY-3001 : Spreading special nets. 7 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.019513s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (80.1%)

PHY-3001 : 10 instances has been re-located, deltaX = 0, deltaY = 8, maxDist = 1.
PHY-3001 : Final: Len = 634571, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.40432e+06, over cnt = 345(0%), over = 397, worst = 3
PHY-1002 : len = 1.40561e+06, over cnt = 233(0%), over = 268, worst = 3
PHY-1002 : len = 1.4046e+06, over cnt = 146(0%), over = 173, worst = 3
PHY-1002 : len = 1.40179e+06, over cnt = 74(0%), over = 89, worst = 3
PHY-1002 : len = 1.39818e+06, over cnt = 47(0%), over = 56, worst = 3
PHY-1001 : End global iterations;  0.985839s wall, 1.562500s user + 0.000000s system = 1.562500s CPU (158.5%)

PHY-1001 : Congestion index: top1 = 63.13, top5 = 54.38, top10 = 48.75, top15 = 45.63.
PHY-1001 : End incremental global routing;  1.604628s wall, 2.187500s user + 0.000000s system = 2.187500s CPU (136.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7884 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.650353s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (98.5%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 64 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3661 has valid locations, 4 needs to be replaced
PHY-3001 : design contains 3735 instances, 3625 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 635548
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.40401e+06, over cnt = 355(1%), over = 407, worst = 3
PHY-1002 : len = 1.40536e+06, over cnt = 251(0%), over = 284, worst = 2
PHY-1002 : len = 1.40389e+06, over cnt = 154(0%), over = 174, worst = 2
PHY-1002 : len = 1.40024e+06, over cnt = 84(0%), over = 98, worst = 2
PHY-1002 : len = 1.39816e+06, over cnt = 51(0%), over = 64, worst = 2
PHY-1001 : End global iterations;  1.001028s wall, 1.859375s user + 0.046875s system = 1.906250s CPU (190.4%)

PHY-1001 : Congestion index: top1 = 63.75, top5 = 54.38, top10 = 48.75, top15 = 45.63.
PHY-3001 : End congestion estimation;  2.814117s wall, 3.687500s user + 0.046875s system = 3.734375s CPU (132.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7886 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.516100s wall, 0.546875s user + 0.031250s system = 0.578125s CPU (112.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3161): len = 635279, overlap = 0
PHY-3002 : Step(3162): len = 635279, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.39766e+06, over cnt = 64(0%), over = 81, worst = 2
PHY-1002 : len = 1.39784e+06, over cnt = 55(0%), over = 66, worst = 2
PHY-1002 : len = 1.3979e+06, over cnt = 43(0%), over = 53, worst = 2
PHY-1002 : len = 1.39791e+06, over cnt = 42(0%), over = 52, worst = 2
PHY-1002 : len = 1.39472e+06, over cnt = 30(0%), over = 36, worst = 2
PHY-1001 : End global iterations;  0.597021s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (96.8%)

PHY-1001 : Congestion index: top1 = 65.63, top5 = 54.38, top10 = 48.13, top15 = 45.63.
PHY-3001 : End congestion estimation;  1.145606s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (100.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7886 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.517011s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (108.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.001478
PHY-3002 : Step(3163): len = 635066, overlap = 0.5
PHY-3002 : Step(3164): len = 635066, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007198s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 635146, Over = 0
PHY-3001 : End spreading;  0.017636s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (88.6%)

PHY-3001 : Final: Len = 635146, Over = 0
PHY-3001 : End incremental placement;  5.384704s wall, 6.468750s user + 0.265625s system = 6.734375s CPU (125.1%)

OPT-1001 : End high-fanout net optimization;  8.651466s wall, 10.312500s user + 0.281250s system = 10.593750s CPU (122.5%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.40506e+06, over cnt = 337(0%), over = 392, worst = 2
PHY-1002 : len = 1.40647e+06, over cnt = 240(0%), over = 277, worst = 2
PHY-1002 : len = 1.40559e+06, over cnt = 139(0%), over = 163, worst = 2
PHY-1002 : len = 1.40331e+06, over cnt = 65(0%), over = 76, worst = 2
PHY-1002 : len = 1.39955e+06, over cnt = 39(0%), over = 45, worst = 2
PHY-1001 : End global iterations;  0.981971s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (155.9%)

PHY-1001 : Congestion index: top1 = 64.38, top5 = 55.63, top10 = 49.38, top15 = 45.00.
OPT-1001 : End congestion update;  1.647600s wall, 2.218750s user + 0.015625s system = 2.234375s CPU (135.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7886 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.413786s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (98.2%)

OPT-1001 : Start: WNS 1545 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 64 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3665 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3735 instances, 3625 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 637692, Over = 0
PHY-3001 : End spreading;  0.017439s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.6%)

PHY-3001 : Final: Len = 637692, Over = 0
PHY-3001 : End incremental legalization;  0.202384s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (100.4%)

OPT-1001 : Iter 1: improved WNS 2149 TNS 0 NUM_FEPS 0 with 14 cells processed and 2206 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 64 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3665 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3735 instances, 3625 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 639754, Over = 0
PHY-3001 : End spreading;  0.018523s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (84.4%)

PHY-3001 : Final: Len = 639754, Over = 0
PHY-3001 : End incremental legalization;  0.204483s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (114.6%)

OPT-1001 : Iter 2: improved WNS 2532 TNS 0 NUM_FEPS 0 with 12 cells processed and 3271 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 64 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3665 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3735 instances, 3625 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 642252, Over = 0
PHY-3001 : End spreading;  0.017537s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (178.2%)

PHY-3001 : Final: Len = 642252, Over = 0
PHY-3001 : End incremental legalization;  0.199702s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (101.7%)

OPT-1001 : Iter 3: improved WNS 2820 TNS 0 NUM_FEPS 0 with 8 cells processed and 1963 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 64 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3665 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3735 instances, 3625 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 645640, Over = 0
PHY-3001 : End spreading;  0.019559s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (79.9%)

PHY-3001 : Final: Len = 645640, Over = 0
PHY-3001 : End incremental legalization;  0.207805s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (90.2%)

OPT-1001 : Iter 4: improved WNS 3045 TNS 0 NUM_FEPS 0 with 8 cells processed and 2177 slack improved
OPT-1001 : End path based optimization;  7.686953s wall, 8.390625s user + 0.156250s system = 8.546875s CPU (111.2%)

OPT-1001 : End physical optimization;  16.343659s wall, 18.703125s user + 0.437500s system = 19.140625s CPU (117.1%)

RUN-1003 : finish command "place" in  61.305388s wall, 106.265625s user + 12.546875s system = 118.812500s CPU (193.8%)

RUN-1004 : used memory is 1389 MB, reserved memory is 1557 MB, peak memory is 2010 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Utilization Statistics
#lut                     6884   out of  19600   35.12%
#reg                     1780   out of  19600    9.08%
#le                      6924
  #lut only              5144   out of   6924   74.29%
  #reg only                40   out of   6924    0.58%
  #lut&reg               1740   out of   6924   25.13%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       64   out of    188   34.04%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn           INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO         INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
      SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
       en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
       en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR       OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS         OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]      OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]      OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]      OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]      OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]      OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]      OUTPUT        K11        LVCMOS33           8            NONE       NONE    
   LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
   LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD         OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS         OUTPUT        H13        LVCMOS33           8            NONE       NONE    
     LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR         OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]         OUTPUT        H16        LVCMOS33           8            N/A        NONE    
     LED[6]         OUTPUT         K2        LVCMOS33           8            N/A        NONE    
     LED[5]         OUTPUT         E2        LVCMOS33           8            N/A        NONE    
     LED[4]         OUTPUT        C11        LVCMOS33           8            N/A        NONE    
     LED[3]         OUTPUT         L5        LVCMOS33           8            N/A        NONE    
     LED[2]         OUTPUT        P13        LVCMOS33           8            N/A        NONE    
     LED[1]         OUTPUT         F6        LVCMOS33           8            N/A        NONE    
     LED[0]         OUTPUT        E12        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL       OUTPUT         P7        LVCMOS33           8            NONE       OREG    
   QN_REF24MHz      OUTPUT         P1        LVCMOS33           8            N/A        NONE    
     Row[3]         OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     Row[2]         OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     Row[1]         OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     Row[0]         OUTPUT        E10        LVCMOS33           8            NONE       NONE    
     SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS         OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI        OUTPUT        F14        LVCMOS33           8            NONE       OREG    
      TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep          OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  led_test_mode     OUTPUT        B15        LVCMOS33           8            NONE       NONE    
      IO[7]          INOUT        F16        LVCMOS33           8           PULLUP      NONE    
      IO[6]          INOUT        E16        LVCMOS33           8           PULLUP      NONE    
      IO[5]          INOUT        E13        LVCMOS33           8           PULLUP      NONE    
      IO[4]          INOUT        C16        LVCMOS33           8           PULLUP      NONE    
      IO[3]          INOUT        C15        LVCMOS33           8           PULLUP      NONE    
      IO[2]          INOUT        B16        LVCMOS33           8           PULLUP      NONE    
      IO[1]          INOUT        M12        LVCMOS33           8            N/A        NONE    
      IO[0]          INOUT         K1        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA        INOUT         L8        LVCMOS33           8           PULLUP      OREG    
      SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6924  |6728   |156    |1787   |37     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3737 instances
RUN-1001 : 1811 mslices, 1814 lslices, 64 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7932 nets
RUN-1001 : 3198 nets have 2 pins
RUN-1001 : 3342 nets have [3 - 5] pins
RUN-1001 : 805 nets have [6 - 10] pins
RUN-1001 : 308 nets have [11 - 20] pins
RUN-1001 : 276 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.42387e+06, over cnt = 329(0%), over = 382, worst = 3
PHY-1002 : len = 1.42503e+06, over cnt = 233(0%), over = 265, worst = 3
PHY-1002 : len = 1.42099e+06, over cnt = 125(0%), over = 141, worst = 3
PHY-1002 : len = 1.41561e+06, over cnt = 56(0%), over = 66, worst = 2
PHY-1002 : len = 1.39622e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.011822s wall, 1.671875s user + 0.015625s system = 1.687500s CPU (166.8%)

PHY-1001 : Congestion index: top1 = 64.38, top5 = 54.38, top10 = 48.75, top15 = 45.00.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7886 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 34 out of 7932 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7886 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 770 to 11
PHY-1001 : End pin swap;  0.462794s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (97.9%)

PHY-1001 : End global routing;  4.644258s wall, 5.328125s user + 0.031250s system = 5.359375s CPU (115.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 103880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.201267s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (108.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 121816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.765093s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (102.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 96% nets.
PHY-1002 : len = 1.1783e+06, over cnt = 799(0%), over = 802, worst = 2
PHY-1001 : End Routed; 32.050030s wall, 51.468750s user + 0.906250s system = 52.375000s CPU (163.4%)

PHY-1001 : Update timing.....
PHY-1001 : 2933/7686(38%) critical/total net(s), WNS -4.612ns, TNS -1254.354ns, False end point 698.
PHY-1001 : End update timing;  2.228443s wall, 2.234375s user + 0.015625s system = 2.250000s CPU (101.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.18583e+06, over cnt = 302(0%), over = 305, worst = 2
PHY-1001 : End DR Iter 1; 1.917158s wall, 2.656250s user + 0.062500s system = 2.718750s CPU (141.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.1879e+06, over cnt = 72(0%), over = 72, worst = 1
PHY-1001 : End DR Iter 2; 0.763146s wall, 1.140625s user + 0.015625s system = 1.156250s CPU (151.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.18862e+06, over cnt = 22(0%), over = 22, worst = 1
PHY-1001 : End DR Iter 3; 0.139013s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (134.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.18891e+06, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 4; 0.167901s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (111.7%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 1.18902e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 5; 0.160627s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (107.0%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 1.18902e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 6; 0.163118s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (95.8%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 1.18902e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 7; 0.284676s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (98.8%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 1.18902e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 1; 0.249919s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (100.0%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 1.18902e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.18902e+06
PHY-1001 : End LB Iter 2; 0.195437s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (103.9%)

PHY-1001 : 1 feed throughs used by 1 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  44.077886s wall, 64.671875s user + 1.062500s system = 65.734375s CPU (149.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  49.167424s wall, 70.437500s user + 1.109375s system = 71.546875s CPU (145.5%)

RUN-1004 : used memory is 1481 MB, reserved memory is 1664 MB, peak memory is 2010 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Utilization Statistics
#lut                     6885   out of  19600   35.13%
#reg                     1780   out of  19600    9.08%
#le                      6925
  #lut only              5145   out of   6925   74.30%
  #reg only                40   out of   6925    0.58%
  #lut&reg               1740   out of   6925   25.13%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       64   out of    188   34.04%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       7   out of     16   43.75%


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn           INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO         INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
      SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
       en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
       en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR       OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS         OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]      OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]      OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]      OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]      OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]      OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]      OUTPUT        K11        LVCMOS33           8            NONE       NONE    
   LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
   LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD         OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS         OUTPUT        H13        LVCMOS33           8            NONE       NONE    
     LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR         OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]         OUTPUT        H16        LVCMOS33           8            N/A        NONE    
     LED[6]         OUTPUT         K2        LVCMOS33           8            N/A        NONE    
     LED[5]         OUTPUT         E2        LVCMOS33           8            N/A        NONE    
     LED[4]         OUTPUT        C11        LVCMOS33           8            N/A        NONE    
     LED[3]         OUTPUT         L5        LVCMOS33           8            N/A        NONE    
     LED[2]         OUTPUT        P13        LVCMOS33           8            N/A        NONE    
     LED[1]         OUTPUT         F6        LVCMOS33           8            N/A        NONE    
     LED[0]         OUTPUT        E12        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL       OUTPUT         P7        LVCMOS33           8            NONE       OREG    
   QN_REF24MHz      OUTPUT         P1        LVCMOS33           8            N/A        NONE    
     Row[3]         OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     Row[2]         OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     Row[1]         OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     Row[0]         OUTPUT        E10        LVCMOS33           8            NONE       NONE    
     SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS         OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI        OUTPUT        F14        LVCMOS33           8            NONE       OREG    
      TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep          OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  led_test_mode     OUTPUT        B15        LVCMOS33           8            NONE       NONE    
      IO[7]          INOUT        F16        LVCMOS33           8           PULLUP      NONE    
      IO[6]          INOUT        E16        LVCMOS33           8           PULLUP      NONE    
      IO[5]          INOUT        E13        LVCMOS33           8           PULLUP      NONE    
      IO[4]          INOUT        C16        LVCMOS33           8           PULLUP      NONE    
      IO[3]          INOUT        C15        LVCMOS33           8           PULLUP      NONE    
      IO[2]          INOUT        B16        LVCMOS33           8           PULLUP      NONE    
      IO[1]          INOUT        M12        LVCMOS33           8            N/A        NONE    
      IO[0]          INOUT         K1        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA        INOUT         L8        LVCMOS33           8           PULLUP      OREG    
      SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6925  |6729   |156    |1787   |37     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       3132  
    #2         2       2100  
    #3         3       772   
    #4         4       469   
    #5        5-10     852   
    #6       11-50     516   
    #7       51-100     17   
  Average     3.77           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  3.981199s wall, 3.843750s user + 0.187500s system = 4.031250s CPU (101.3%)

RUN-1004 : used memory is 1481 MB, reserved memory is 1664 MB, peak memory is 2010 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 39099, tnet num: 7886, tinst num: 3736, tnode num: 44158, tedge num: 66141.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.281858s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (100.0%)

RUN-1004 : used memory is 1495 MB, reserved memory is 1664 MB, peak memory is 2010 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 7886 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 7 (5 unconstrainted).
TMR-5009 WARNING: No clock constraint on 5 clock net(s): 
	LED_Interface/light_clk
	Pwm_CLK
	QN_REF24MHz_pad
	keyboard/scan_clk
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  3.061756s wall, 3.078125s user + 0.031250s system = 3.109375s CPU (101.6%)

RUN-1004 : used memory is 1826 MB, reserved memory is 1990 MB, peak memory is 2010 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3738
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7932, pip num: 94558
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 3051 valid insts, and 250902 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000" in  13.098000s wall, 94.125000s user + 0.265625s system = 94.390625s CPU (720.6%)

RUN-1004 : used memory is 1908 MB, reserved memory is 2069 MB, peak memory is 2025 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.428976s wall, 1.406250s user + 0.031250s system = 1.437500s CPU (100.6%)

RUN-1004 : used memory is 2006 MB, reserved memory is 2169 MB, peak memory is 2025 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.270535s wall, 0.125000s user + 0.046875s system = 0.171875s CPU (2.4%)

RUN-1004 : used memory is 2036 MB, reserved memory is 2200 MB, peak memory is 2036 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.195585s wall, 1.640625s user + 0.093750s system = 1.734375s CPU (18.9%)

RUN-1004 : used memory is 1994 MB, reserved memory is 2158 MB, peak memory is 2036 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 92 in ../rtl/CortexM0_SoC.v(132)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 66 in ../rtl/CortexM0_SoC.v(212)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 92 in ../rtl/CortexM0_SoC.v(132)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 66 in ../rtl/CortexM0_SoC.v(212)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(272)
HDL-5007 WARNING: port 'HRDATA' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(971)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module key_16 in key_16.v(23)
HDL-1007 : elaborate module bzmusic_ctrl in ../rtl/out/bzmusic_ctrl.v(1)
HDL-1007 : elaborate module addr_cnt in ../rtl/out/addr_cnt.v(2)
HDL-1007 : elaborate module BlockROM1(ADDR_WIDTH=8) in ../rtl/out/BlockROM1.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM1.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(105)
HDL-1007 : elaborate module BlockROM2(ADDR_WIDTH=8) in ../rtl/out/BlockROM2.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM2.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(116)
HDL-1007 : elaborate module BlockROM3(ADDR_WIDTH=8) in ../rtl/out/BlockROM3.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM3.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(127)
HDL-1007 : elaborate module AND in ../rtl/out/AND.v(23)
HDL-1007 : elaborate module tune_decoder in ../rtl/out/tune_decoder.v(1)
HDL-1007 : elaborate module tune_pwm in ../rtl/out/tune_pwm.v(1)
HDL-1007 : elaborate module beat_decoder in ../rtl/out/beat_decoder.v(1)
HDL-1007 : elaborate module beat_cnt in ../rtl/out/beat_cnt.v(1)
HDL-1007 : elaborate module Keyboard in ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v(1)
HDL-1007 : elaborate module PLL in ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in E:/TD/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=4,CLKC0_DIV=6,CLKC1_DIV=50,CLKC2_DIV=75,CLKC3_DIV=50,CLKC4_DIV=48,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=5,CLKC1_CPHASE=49,CLKC2_CPHASE=74,CLKC3_CPHASE=49,CLKC4_CPHASE=47,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/TD/arch/eagle_macro.v(930)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(700)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(757)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_PAJ_IIC in AHBlite_PAJ_IIC.v(1)
HDL-1007 : elaborate module AHBlite_SPI in ../rtl/AHBlite_SPI.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-1007 : elaborate module AHBlite_LCD in ../lcd/AHBlite_LCD.v(1)
HDL-5007 WARNING: using initial value of 'led_test_reg' since it is never assigned in ../lcd/AHBlite_LCD.v(36)
HDL-1007 : elaborate module LCD_INI in ../lcd/LCD_INI.v(1)
HDL-1007 : elaborate module WriteCtrl in ../lcd/WriteCtrl.v(1)
HDL-1007 : elaborate module AddrIni in ../lcd/AddrIni.v(1)
HDL-1007 : elaborate module BlockROM16 in ../lcd/BlockROM16.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM16.v(10)
HDL-1007 : elaborate module BlockROM9 in ../lcd/BlockROM9.v(1)
HDL-5007 WARNING: entry size 4 at F:/jichuangsai/week_yizhi/lcd/sign.txt:1 does not match memory width 1 in ../lcd/BlockROM9.v(13)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM9.v(10)
HDL-5007 WARNING: net 'HREADYOUT_P4' does not have a driver in ../rtl/CortexM0_SoC.v(405)
HDL-5007 WARNING: net 'HRDATA_P4[31]' does not have a driver in ../rtl/CortexM0_SoC.v(406)
HDL-5007 WARNING: net 'HRESP_P4' does not have a driver in ../rtl/CortexM0_SoC.v(407)
HDL-5007 WARNING: net 'HREADYOUT_P6' does not have a driver in ../rtl/CortexM0_SoC.v(433)
HDL-5007 WARNING: net 'HRDATA_P6[31]' does not have a driver in ../rtl/CortexM0_SoC.v(434)
HDL-5007 WARNING: net 'HRESP_P6' does not have a driver in ../rtl/CortexM0_SoC.v(435)
HDL-5007 WARNING: net 'HRDATA_P10[31]' does not have a driver in ../rtl/CortexM0_SoC.v(491)
HDL-5007 WARNING: net 'HRESP_P10' does not have a driver in ../rtl/CortexM0_SoC.v(492)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 7 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  3.016580s wall, 3.187500s user + 0.078125s system = 3.265625s CPU (108.3%)

RUN-1004 : used memory is 1313 MB, reserved memory is 1476 MB, peak memory is 2036 MB
RUN-1002 : start command "read_adc ../M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_BL_CTR   LOCATION = M11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_CS   LOCATION = K12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[0]   LOCATION = J11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[10]   LOCATION = K11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[11]   LOCATION = P16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[12]   LOCATION = M13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[13]   LOCATION = P15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[14]   LOCATION = M15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[15]   LOCATION = L12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[1]   LOCATION = P14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[2]   LOCATION = K15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[3]   LOCATION = L16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[4]   LOCATION = J14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[5]   LOCATION = M16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[6]   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[7]   LOCATION = N16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[8]   LOCATION = L14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[9]   LOCATION = N14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RD   LOCATION = H15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RS   LOCATION = H13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RST   LOCATION = M14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_WR   LOCATION = L13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SCL   LOCATION = D8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SDA   LOCATION = C7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CLK   LOCATION = D14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CS   LOCATION = E15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_IRQ   LOCATION = H14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MISO   LOCATION = G14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MOSI   LOCATION = F14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = H11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en2   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en3   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[4]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[5]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[6]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[7]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test_mode   LOCATION = B15; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin IO[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
USR-6010 WARNING: ADC constraints: pin key[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AND"
SYN-1012 : SanityCheck: Model "BlockROM1(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM2(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM3(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "LCD_INI"
SYN-1012 : SanityCheck: Model "AddrIni"
SYN-1012 : SanityCheck: Model "BlockROM16"
SYN-1012 : SanityCheck: Model "BlockROM9"
SYN-1012 : SanityCheck: Model "WriteCtrl"
SYN-1012 : SanityCheck: Model "AHBlite_LCD"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_PAJ_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "AHBlite_SPI"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "addr_cnt"
SYN-1012 : SanityCheck: Model "beat_cnt"
SYN-1012 : SanityCheck: Model "beat_decoder"
SYN-1012 : SanityCheck: Model "bzmusic_ctrl"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "Keyboard"
SYN-1012 : SanityCheck: Model "key_16"
SYN-1012 : SanityCheck: Model "tune_decoder"
SYN-1012 : SanityCheck: Model "tune_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1043 : Mark AHBlite_PAJ_IIC as IO macro for instance u36
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 15 instances.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 4 instances.
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 5 instances.
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AND
SYN-1011 : Flatten model BlockROM1(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM2(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM3(ADDR_WIDTH=8)
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model LCD_INI
SYN-1011 : Flatten model AddrIni
SYN-1011 : Flatten model BlockROM16
SYN-1011 : Flatten model BlockROM9
SYN-1011 : Flatten model WriteCtrl
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model AHBlite_LCD
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_PAJ_IIC
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model AHBlite_SPI
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model addr_cnt
SYN-1011 : Flatten model beat_cnt
SYN-1011 : Flatten model beat_decoder
SYN-1011 : Flatten model bzmusic_ctrl
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model Keyboard
SYN-1011 : Flatten model key_16
SYN-1011 : Flatten model tune_decoder
SYN-1011 : Flatten model tune_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 74 instances.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[0]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[0]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[10]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[10]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[11]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[11]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[12]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[12]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[13]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[13]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[14]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[14]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[15]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[15]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[16]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[16]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[17]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[17]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[18]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[18]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[19]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[19]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[1]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[1]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[20]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[20]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[21]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[21]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[22]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[22]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[23]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[23]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[24]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[24]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[25]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[25]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[26]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[26]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[27]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[27]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[28]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[28]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[29]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[29]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[2]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[2]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[30]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[30]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[31]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[31]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[3]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[3]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[4]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[4]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[5]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[5]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[6]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[6]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[7]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[7]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[8]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[8]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[9]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[9]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[0]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[0]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[10]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[10]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[11]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[11]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[12]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[12]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[13]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[13]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[14]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[14]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[15]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[15]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[16]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[16]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[17]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[17]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[18]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[18]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[19]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[19]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[1]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[1]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[20]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[20]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[21]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[21]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[22]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[22]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[23]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[23]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[24]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[24]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[25]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[25]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[26]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[26]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[27]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[27]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[28]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[28]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[29]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[29]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[2]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[2]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[30]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[30]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[31]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[31]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[3]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[3]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[4]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[4]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[5]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[5]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[6]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[6]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[7]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[7]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[8]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[8]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[9]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[9]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[0]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[0]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[10]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[10]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[11]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[11]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[12]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[12]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[13]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[13]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[14]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[14]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[15]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[15]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[16]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[16]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[17]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[17]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[18]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[18]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[19]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[19]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[1]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[1]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[20]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[20]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[21]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[21]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[22]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[22]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[23]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[23]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[24]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[24]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[25]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[25]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[26]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[26]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[27]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[27]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[28]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[28]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[29]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[29]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[2]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[2]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[30]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[30]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[31]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[31]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[3]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[3]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[4]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[4]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[5]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[5]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[6]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[6]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[7]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[7]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[8]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[8]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[9]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[9]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P4" in ../rtl/CortexM0_SoC.v(405)
SYN-5014 WARNING: the net's pin: pin "HREADYOUT_P4" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P6" in ../rtl/CortexM0_SoC.v(433)
SYN-5014 WARNING: the net's pin: pin "HREADYOUT_P6" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P10" in ../rtl/CortexM0_SoC.v(492)
SYN-5014 WARNING: the net's pin: pin "HRESP_P10" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P4" in ../rtl/CortexM0_SoC.v(407)
SYN-5014 WARNING: the net's pin: pin "HRESP_P4" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P6" in ../rtl/CortexM0_SoC.v(435)
SYN-5014 WARNING: the net's pin: pin "HRESP_P6" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "LCD_DATA_run[0]" in ../rtl/CortexM0_SoC.v(963)
SYN-5014 WARNING: the net's pin: pin "i1" in ../rtl/CortexM0_SoC.v(1027)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "LCD_DATA_run[10]" in ../rtl/CortexM0_SoC.v(963)
SYN-5014 WARNING: the net's pin: pin "i1" in ../rtl/CortexM0_SoC.v(1027)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "LCD_DATA_run[11]" in ../rtl/CortexM0_SoC.v(963)
SYN-5014 WARNING: the net's pin: pin "i1" in ../rtl/CortexM0_SoC.v(1027)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "LCD_DATA_run[12]" in ../rtl/CortexM0_SoC.v(963)
SYN-5014 WARNING: the net's pin: pin "i1" in ../rtl/CortexM0_SoC.v(1027)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "LCD_DATA_run[13]" in ../rtl/CortexM0_SoC.v(963)
SYN-5014 WARNING: the net's pin: pin "i1" in ../rtl/CortexM0_SoC.v(1027)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "LCD_DATA_run[14]" in ../rtl/CortexM0_SoC.v(963)
SYN-5014 WARNING: the net's pin: pin "i1" in ../rtl/CortexM0_SoC.v(1027)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "LCD_DATA_run[15]" in ../rtl/CortexM0_SoC.v(963)
SYN-5014 WARNING: the net's pin: pin "i1" in ../rtl/CortexM0_SoC.v(1027)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "LCD_DATA_run[1]" in ../rtl/CortexM0_SoC.v(963)
SYN-5014 WARNING: the net's pin: pin "i1" in ../rtl/CortexM0_SoC.v(1027)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "LCD_DATA_run[2]" in ../rtl/CortexM0_SoC.v(963)
SYN-5014 WARNING: the net's pin: pin "i1" in ../rtl/CortexM0_SoC.v(1027)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "LCD_DATA_run[3]" in ../rtl/CortexM0_SoC.v(963)
SYN-5014 WARNING: the net's pin: pin "i1" in ../rtl/CortexM0_SoC.v(1027)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "LCD_DATA_run[4]" in ../rtl/CortexM0_SoC.v(963)
SYN-5014 WARNING: the net's pin: pin "i1" in ../rtl/CortexM0_SoC.v(1027)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "LCD_DATA_run[5]" in ../rtl/CortexM0_SoC.v(963)
SYN-5014 WARNING: the net's pin: pin "i1" in ../rtl/CortexM0_SoC.v(1027)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "LCD_DATA_run[6]" in ../rtl/CortexM0_SoC.v(963)
SYN-5014 WARNING: the net's pin: pin "i1" in ../rtl/CortexM0_SoC.v(1027)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "LCD_DATA_run[7]" in ../rtl/CortexM0_SoC.v(963)
SYN-5014 WARNING: the net's pin: pin "i1" in ../rtl/CortexM0_SoC.v(1027)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "LCD_DATA_run[8]" in ../rtl/CortexM0_SoC.v(963)
SYN-5014 WARNING: the net's pin: pin "i1" in ../rtl/CortexM0_SoC.v(1027)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "LCD_DATA_run[9]" in ../rtl/CortexM0_SoC.v(963)
SYN-5014 WARNING: the net's pin: pin "i1" in ../rtl/CortexM0_SoC.v(1027)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "LCD_INI_en" in ../rtl/CortexM0_SoC.v(966)
SYN-5014 WARNING: the net's pin: pin "i0" in ../lcd/WriteCtrl.v(18)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 24483/2042 useful/useless nets, 23056/976 useful/useless insts
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 24 mux instances.
SYN-1021 : Optimized 95 onehot mux instances.
SYN-1020 : Optimized 88 distributor mux.
SYN-5043 WARNING: Register "bzmusic_ctrl/state[0]" in ../rtl/out/bzmusic_ctrl.v(11) is described with both an asynchronous reset/set and an initialization value of the opposite polarity.
SYN-1016 : Merged 99 instances.
SYN-1015 : Optimize round 1, 3708 better
SYN-1014 : Optimize round 2
SYN-1032 : 24152/116 useful/useless nets, 22785/211 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     bzmusic_ctrl/reg0_b2
SYN-1015 : Optimize round 2, 299 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1032 : 24147/2 useful/useless nets, 22780/0 useful/useless insts
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1016 : Merged 458 instances.
SYN-1015 : Optimize round 1, 482 better
SYN-1014 : Optimize round 2
SYN-1032 : 357/44 useful/useless nets, 197/12 useful/useless insts
SYN-1015 : Optimize round 2, 151 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 130 inv instances.
SYN-1032 : 21033/365 useful/useless nets, 20797/311 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 3883 better
SYN-1014 : Optimize round 2
SYN-1032 : 20051/1 useful/useless nets, 19815/6 useful/useless insts
SYN-1015 : Optimize round 2, 7 better
SYN-1014 : Optimize round 3
SYN-1032 : 20046/0 useful/useless nets, 19810/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  5.560756s wall, 5.453125s user + 0.265625s system = 5.718750s CPU (102.8%)

RUN-1004 : used memory is 1320 MB, reserved memory is 1482 MB, peak memory is 2036 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Gate Statistics
#Basic gates            20628
  #and                   9708
  #nand                     0
  #or                    2110
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6503
  #bufif1                   3
  #MX21                   589
  #FADD                     0
  #DFF                   1642
  #LATCH                    0
#MACRO_ADD                 26
#MACRO_EQ                 119
#MACRO_MULT                 1
#MACRO_MUX                274

Report Hierarchy Area:
+-------------------------------------------------------------+
|Instance       |Module               |gates  |seq    |macros |
+-------------------------------------------------------------+
|top            |CortexM0_SoC         |18986  |1642   |161    |
|  Interconncet |AHBlite_Interconnect |163    |11     |21     |
|  u_logic      |cortexm0ds_logic     |18465  |1300   |14     |
+-------------------------------------------------------------+

RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  2.249676s wall, 2.171875s user + 0.343750s system = 2.515625s CPU (111.8%)

RUN-1004 : used memory is 1324 MB, reserved memory is 1487 MB, peak memory is 2036 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 64 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "BlockROM1/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM2/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM3/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Data/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Flag/ram_mem0"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 22133/3 useful/useless nets, 21168/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 273 instances.
SYN-2501 : Optimize round 1, 872 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 19 macro adder
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 2 ROM instances
SYN-1019 : Optimized 24 mux instances.
SYN-1016 : Merged 28 instances.
SYN-1032 : 23018/36 useful/useless nets, 22070/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 184 instances.
SYN-2501 : Optimize round 1, 470 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20139/68 useful/useless nets, 19815/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20573/2 useful/useless nets, 20317/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21210/4 useful/useless nets, 20954/4 useful/useless insts
SYN-1032 : 23503/150 useful/useless nets, 22545/140 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 72944, tnet num: 23531, tinst num: 22551, tnode num: 100939, tedge num: 112090.
TMR-2508 : Levelizing timing graph completed, there are 281 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.018084s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (98.2%)

RUN-1004 : used memory is 1351 MB, reserved memory is 1513 MB, peak memory is 2036 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 23531 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 553 (3.19), #lev = 12 (4.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 543 (3.28), #lev = 12 (4.16)
SYN-3001 : Logic optimization runtime opt =   0.09 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1262 instances into 555 LUTs, name keeping = 63%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 92 (3.97), #lev = 5 (3.16)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 87 (4.05), #lev = 5 (3.11)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map = 24989.42 sec
SYN-3001 : Mapper mapped 297 instances into 87 LUTs, name keeping = 59%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5144 (3.99), #lev = 20 (8.13)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5174 (3.91), #lev = 18 (7.78)
SYN-3001 : Logic optimization runtime opt =   1.22 sec, map = 24989.67 sec
SYN-3001 : Mapper mapped 18818 instances into 5174 LUTs, name keeping = 31%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

LUT Statistics
#Total_luts              6228
  #lut4                  3993
  #lut5                  1823
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             412

Utilization Statistics
#lut                     6228   out of  19600   31.78%
#reg                     1634   out of  19600    8.34%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       64   out of    188   34.04%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+-----------------------------------------------------------------------------+
|Instance       |Module               |lut    |ripple |seq    |bram   |dsp    |
+-----------------------------------------------------------------------------+
|top            |CortexM0_SoC         |5816   |412    |1641   |37     |3      |
|  Interconncet |AHBlite_Interconnect |87     |0      |11     |0      |0      |
|  u_logic      |cortexm0ds_logic     |5174   |173    |1299   |0      |3      |
+-----------------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8927/0 useful/useless nets, 7981/1 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 324 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 102 adder to BLE ...
SYN-4008 : Packed 102 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "AHBlite_Interconnect" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 11 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1299 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  21.393879s wall, 21.171875s user + 0.343750s system = 21.515625s CPU (100.6%)

RUN-1004 : used memory is 1452 MB, reserved memory is 1632 MB, peak memory is 2036 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 3 instances.
RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  2.904170s wall, 3.046875s user + 0.156250s system = 3.203125s CPU (110.3%)

RUN-1004 : used memory is 1454 MB, reserved memory is 1633 MB, peak memory is 2036 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net Pwm_CLK driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net QN_REF24MHz_pad is clkc1 of pll CLK_gen/pll_inst.
SYN-4027 : Net clk is clkc4 of pll CLK_gen/pll_inst.
SYN-4019 : Net System_clk_pad is refclk of pll CLK_gen/pll_inst.
SYN-4020 : Net System_clk_pad is fbclk of pll CLK_gen/pll_inst.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4024 : Net "keyboard/scan_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net Pwm_CLK as clock net
SYN-4025 : Tag rtl::Net QN_REF24MHz_pad as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net clk as clock net
SYN-4025 : Tag rtl::Net keyboard/scan_clk as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
SYN-4015 : Create BUFG instance for clk Net keyboard/scan_clk to drive 5 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7712 instances
RUN-1001 : 5815 luts, 1617 seqs, 101 mslices, 67 lslices, 64 pads, 37 brams, 3 dsps
RUN-1001 : There are total 8233 nets
RUN-1001 : 4204 nets have 2 pins
RUN-1001 : 2932 nets have [3 - 5] pins
RUN-1001 : 690 nets have [6 - 10] pins
RUN-1001 : 215 nets have [11 - 20] pins
RUN-1001 : 177 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7710 instances, 5815 luts, 1617 seqs, 168 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 37459, tnet num: 8187, tinst num: 7710, tnode num: 42727, tedge num: 60893.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8187 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.967058s wall, 0.984375s user + 0.046875s system = 1.031250s CPU (106.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.86747e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7710.
PHY-3001 : End clustering;  0.000065s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3165): len = 1.64987e+06, overlap = 90
PHY-3002 : Step(3166): len = 1.45212e+06, overlap = 90
PHY-3002 : Step(3167): len = 1.35411e+06, overlap = 90.9688
PHY-3002 : Step(3168): len = 1.23784e+06, overlap = 108.219
PHY-3002 : Step(3169): len = 1.12688e+06, overlap = 120.281
PHY-3002 : Step(3170): len = 1.10693e+06, overlap = 123.344
PHY-3002 : Step(3171): len = 1.09407e+06, overlap = 124.375
PHY-3002 : Step(3172): len = 1.03979e+06, overlap = 140.469
PHY-3002 : Step(3173): len = 980510, overlap = 151.156
PHY-3002 : Step(3174): len = 961416, overlap = 150.281
PHY-3002 : Step(3175): len = 951702, overlap = 154.188
PHY-3002 : Step(3176): len = 924191, overlap = 164.125
PHY-3002 : Step(3177): len = 908847, overlap = 171.375
PHY-3002 : Step(3178): len = 895617, overlap = 174.156
PHY-3002 : Step(3179): len = 889894, overlap = 174.469
PHY-3002 : Step(3180): len = 883099, overlap = 176
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.12722e-05
PHY-3002 : Step(3181): len = 904607, overlap = 155.656
PHY-3002 : Step(3182): len = 896077, overlap = 149.219
PHY-3002 : Step(3183): len = 890703, overlap = 150.563
PHY-3002 : Step(3184): len = 886524, overlap = 143.313
PHY-3002 : Step(3185): len = 879548, overlap = 139.188
PHY-3002 : Step(3186): len = 873289, overlap = 133
PHY-3002 : Step(3187): len = 868291, overlap = 135.156
PHY-3002 : Step(3188): len = 862719, overlap = 125.656
PHY-3002 : Step(3189): len = 856423, overlap = 130.719
PHY-3002 : Step(3190): len = 850609, overlap = 128.594
PHY-3002 : Step(3191): len = 844162, overlap = 124.5
PHY-3002 : Step(3192): len = 781557, overlap = 123.281
PHY-3002 : Step(3193): len = 764296, overlap = 124.063
PHY-3002 : Step(3194): len = 744373, overlap = 115.719
PHY-3002 : Step(3195): len = 738617, overlap = 117.438
PHY-3002 : Step(3196): len = 735263, overlap = 121.219
PHY-3002 : Step(3197): len = 724246, overlap = 125.688
PHY-3002 : Step(3198): len = 710141, overlap = 129.656
PHY-3002 : Step(3199): len = 706513, overlap = 123.063
PHY-3002 : Step(3200): len = 700310, overlap = 115.344
PHY-3002 : Step(3201): len = 693117, overlap = 114.031
PHY-3002 : Step(3202): len = 688537, overlap = 116.531
PHY-3002 : Step(3203): len = 684638, overlap = 118.75
PHY-3002 : Step(3204): len = 677045, overlap = 116.406
PHY-3002 : Step(3205): len = 669774, overlap = 124.531
PHY-3002 : Step(3206): len = 667046, overlap = 128.719
PHY-3002 : Step(3207): len = 661063, overlap = 130.438
PHY-3002 : Step(3208): len = 647002, overlap = 131
PHY-3002 : Step(3209): len = 642579, overlap = 132.844
PHY-3002 : Step(3210): len = 640681, overlap = 132.875
PHY-3002 : Step(3211): len = 637533, overlap = 127.938
PHY-3002 : Step(3212): len = 631061, overlap = 128.313
PHY-3002 : Step(3213): len = 626812, overlap = 131.875
PHY-3002 : Step(3214): len = 623736, overlap = 131.531
PHY-3002 : Step(3215): len = 620716, overlap = 134.281
PHY-3002 : Step(3216): len = 616234, overlap = 134.906
PHY-3002 : Step(3217): len = 612822, overlap = 135.625
PHY-3002 : Step(3218): len = 609542, overlap = 137.469
PHY-3002 : Step(3219): len = 605102, overlap = 141.438
PHY-3002 : Step(3220): len = 601526, overlap = 142.5
PHY-3002 : Step(3221): len = 598253, overlap = 144.156
PHY-3002 : Step(3222): len = 592789, overlap = 145.75
PHY-3002 : Step(3223): len = 587551, overlap = 151.125
PHY-3002 : Step(3224): len = 585322, overlap = 153.063
PHY-3002 : Step(3225): len = 581671, overlap = 154.156
PHY-3002 : Step(3226): len = 572313, overlap = 152.813
PHY-3002 : Step(3227): len = 569202, overlap = 153.219
PHY-3002 : Step(3228): len = 566873, overlap = 158.594
PHY-3002 : Step(3229): len = 562711, overlap = 160.844
PHY-3002 : Step(3230): len = 560137, overlap = 163.844
PHY-3002 : Step(3231): len = 557741, overlap = 169.938
PHY-3002 : Step(3232): len = 555226, overlap = 169.563
PHY-3002 : Step(3233): len = 553392, overlap = 171.656
PHY-3002 : Step(3234): len = 551939, overlap = 171.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000102544
PHY-3002 : Step(3235): len = 553419, overlap = 170.938
PHY-3002 : Step(3236): len = 562195, overlap = 146.25
PHY-3002 : Step(3237): len = 565215, overlap = 132
PHY-3002 : Step(3238): len = 566019, overlap = 141.219
PHY-3002 : Step(3239): len = 567778, overlap = 145.313
PHY-3002 : Step(3240): len = 568469, overlap = 146.063
PHY-3002 : Step(3241): len = 571243, overlap = 140.188
PHY-3002 : Step(3242): len = 576267, overlap = 136.531
PHY-3002 : Step(3243): len = 577576, overlap = 132.781
PHY-3002 : Step(3244): len = 577451, overlap = 130.813
PHY-3002 : Step(3245): len = 578376, overlap = 122.906
PHY-3002 : Step(3246): len = 579050, overlap = 118.438
PHY-3002 : Step(3247): len = 579307, overlap = 120.031
PHY-3002 : Step(3248): len = 581033, overlap = 108.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000184435
PHY-3002 : Step(3249): len = 582597, overlap = 115.5
PHY-3002 : Step(3250): len = 588073, overlap = 116.844
PHY-3002 : Step(3251): len = 593923, overlap = 103.75
PHY-3002 : Step(3252): len = 595673, overlap = 111.625
PHY-3002 : Step(3253): len = 597893, overlap = 95.9063
PHY-3002 : Step(3254): len = 604832, overlap = 91.3438
PHY-3002 : Step(3255): len = 608451, overlap = 84.5625
PHY-3002 : Step(3256): len = 609147, overlap = 79.125
PHY-3002 : Step(3257): len = 610772, overlap = 91.25
PHY-3002 : Step(3258): len = 615964, overlap = 84.8125
PHY-3002 : Step(3259): len = 618241, overlap = 76.8438
PHY-3002 : Step(3260): len = 620115, overlap = 80.0313
PHY-3002 : Step(3261): len = 621308, overlap = 72.4688
PHY-3002 : Step(3262): len = 621938, overlap = 66.0625
PHY-3002 : Step(3263): len = 622782, overlap = 78.5
PHY-3002 : Step(3264): len = 624651, overlap = 74.5938
PHY-3002 : Step(3265): len = 626179, overlap = 76.375
PHY-3002 : Step(3266): len = 626878, overlap = 72.5938
PHY-3002 : Step(3267): len = 627103, overlap = 73.0938
PHY-3002 : Step(3268): len = 627502, overlap = 68.6875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000311192
PHY-3002 : Step(3269): len = 628193, overlap = 72.9688
PHY-3002 : Step(3270): len = 632629, overlap = 66.375
PHY-3002 : Step(3271): len = 649220, overlap = 67.5
PHY-3002 : Step(3272): len = 650169, overlap = 65.125
PHY-3002 : Step(3273): len = 650997, overlap = 67.4375
PHY-3002 : Step(3274): len = 651828, overlap = 58.8438
PHY-3002 : Step(3275): len = 652462, overlap = 67.8125
PHY-3002 : Step(3276): len = 653138, overlap = 65.4375
PHY-3002 : Step(3277): len = 655613, overlap = 74.5313
PHY-3002 : Step(3278): len = 657760, overlap = 71.6563
PHY-3002 : Step(3279): len = 658478, overlap = 69.2813
PHY-3002 : Step(3280): len = 659051, overlap = 66.4063
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.029685s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (315.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.45568e+06, over cnt = 1601(4%), over = 2230, worst = 5
PHY-1002 : len = 1.4621e+06, over cnt = 1406(3%), over = 1786, worst = 5
PHY-1002 : len = 1.47182e+06, over cnt = 1039(2%), over = 1270, worst = 5
PHY-1002 : len = 1.49269e+06, over cnt = 669(1%), over = 808, worst = 5
PHY-1002 : len = 1.52272e+06, over cnt = 265(0%), over = 319, worst = 4
PHY-1001 : End global iterations;  1.516293s wall, 2.406250s user + 0.156250s system = 2.562500s CPU (169.0%)

PHY-1001 : Congestion index: top1 = 91.88, top5 = 83.75, top10 = 76.88, top15 = 70.63.
PHY-3001 : End congestion estimation;  2.174908s wall, 3.218750s user + 0.203125s system = 3.421875s CPU (157.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8187 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.493439s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (104.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.83026e-05
PHY-3002 : Step(3281): len = 622134, overlap = 59.625
PHY-3002 : Step(3282): len = 581355, overlap = 95.7188
PHY-3002 : Step(3283): len = 556883, overlap = 115.219
PHY-3002 : Step(3284): len = 530922, overlap = 128
PHY-3002 : Step(3285): len = 498075, overlap = 150.094
PHY-3002 : Step(3286): len = 470959, overlap = 172.563
PHY-3002 : Step(3287): len = 450152, overlap = 191.625
PHY-3002 : Step(3288): len = 428874, overlap = 218.125
PHY-3002 : Step(3289): len = 413312, overlap = 227.938
PHY-3002 : Step(3290): len = 396127, overlap = 237.75
PHY-3002 : Step(3291): len = 386395, overlap = 238.25
PHY-3002 : Step(3292): len = 376734, overlap = 241.906
PHY-3002 : Step(3293): len = 369336, overlap = 246.063
PHY-3002 : Step(3294): len = 364637, overlap = 245.031
PHY-3002 : Step(3295): len = 361301, overlap = 240.188
PHY-3002 : Step(3296): len = 358205, overlap = 236.063
PHY-3002 : Step(3297): len = 356177, overlap = 232.813
PHY-3002 : Step(3298): len = 354015, overlap = 227.531
PHY-3002 : Step(3299): len = 353307, overlap = 221.656
PHY-3002 : Step(3300): len = 351898, overlap = 221.781
PHY-3002 : Step(3301): len = 351248, overlap = 218.563
PHY-3002 : Step(3302): len = 350385, overlap = 219.219
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.66051e-05
PHY-3002 : Step(3303): len = 362530, overlap = 196.375
PHY-3002 : Step(3304): len = 385662, overlap = 162.406
PHY-3002 : Step(3305): len = 387913, overlap = 156.438
PHY-3002 : Step(3306): len = 392224, overlap = 151.688
PHY-3002 : Step(3307): len = 398107, overlap = 140.625
PHY-3002 : Step(3308): len = 398948, overlap = 138.188
PHY-3002 : Step(3309): len = 400936, overlap = 131.656
PHY-3002 : Step(3310): len = 402516, overlap = 125.313
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00011321
PHY-3002 : Step(3311): len = 428424, overlap = 92.2813
PHY-3002 : Step(3312): len = 445566, overlap = 64.6563
PHY-3002 : Step(3313): len = 449141, overlap = 59.0938
PHY-3002 : Step(3314): len = 454078, overlap = 59.5938
PHY-3002 : Step(3315): len = 455862, overlap = 56.3438
PHY-3002 : Step(3316): len = 458346, overlap = 57.0625
PHY-3002 : Step(3317): len = 457523, overlap = 58.9375
PHY-3002 : Step(3318): len = 457788, overlap = 59.2813
PHY-3002 : Step(3319): len = 457986, overlap = 55.5938
PHY-3002 : Step(3320): len = 457828, overlap = 53.625
PHY-3002 : Step(3321): len = 455982, overlap = 55.4688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000226421
PHY-3002 : Step(3322): len = 474508, overlap = 34.3125
PHY-3002 : Step(3323): len = 489197, overlap = 29
PHY-3002 : Step(3324): len = 496692, overlap = 25.1875
PHY-3002 : Step(3325): len = 503295, overlap = 20.6875
PHY-3002 : Step(3326): len = 508705, overlap = 18.1563
PHY-3002 : Step(3327): len = 511864, overlap = 16.9063
PHY-3002 : Step(3328): len = 515855, overlap = 13.1563
PHY-3002 : Step(3329): len = 514211, overlap = 13.2813
PHY-3002 : Step(3330): len = 513259, overlap = 14.1563
PHY-3002 : Step(3331): len = 511824, overlap = 13.5625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000452841
PHY-3002 : Step(3332): len = 527710, overlap = 10.4375
PHY-3002 : Step(3333): len = 538284, overlap = 7.3125
PHY-3002 : Step(3334): len = 551417, overlap = 5.40625
PHY-3002 : Step(3335): len = 556089, overlap = 4.9375
PHY-3002 : Step(3336): len = 559917, overlap = 2.96875
PHY-3002 : Step(3337): len = 562403, overlap = 1.84375
PHY-3002 : Step(3338): len = 563928, overlap = 2.21875
PHY-3002 : Step(3339): len = 566078, overlap = 2.625
PHY-3002 : Step(3340): len = 564278, overlap = 2.84375
PHY-3002 : Step(3341): len = 562993, overlap = 4.15625
PHY-3002 : Step(3342): len = 561099, overlap = 3.78125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.31706e+06, over cnt = 749(2%), over = 1003, worst = 4
PHY-1002 : len = 1.32305e+06, over cnt = 470(1%), over = 577, worst = 3
PHY-1002 : len = 1.3251e+06, over cnt = 290(0%), over = 352, worst = 3
PHY-1002 : len = 1.32576e+06, over cnt = 172(0%), over = 208, worst = 3
PHY-1002 : len = 1.32481e+06, over cnt = 132(0%), over = 161, worst = 3
PHY-1001 : End global iterations;  0.988632s wall, 1.921875s user + 0.015625s system = 1.937500s CPU (196.0%)

PHY-1001 : Congestion index: top1 = 65.00, top5 = 54.38, top10 = 49.38, top15 = 44.38.
PHY-3001 : End congestion estimation;  1.590784s wall, 2.531250s user + 0.015625s system = 2.546875s CPU (160.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8187 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.473141s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (115.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000456259
PHY-3002 : Step(3343): len = 558518, overlap = 26.75
PHY-3002 : Step(3344): len = 548407, overlap = 19.875
PHY-3002 : Step(3345): len = 535848, overlap = 14.8438
PHY-3002 : Step(3346): len = 522302, overlap = 17.9063
PHY-3002 : Step(3347): len = 510793, overlap = 22.25
PHY-3002 : Step(3348): len = 502357, overlap = 25.5625
PHY-3002 : Step(3349): len = 494775, overlap = 31.625
PHY-3002 : Step(3350): len = 488432, overlap = 35.2813
PHY-3002 : Step(3351): len = 483008, overlap = 34.375
PHY-3002 : Step(3352): len = 477614, overlap = 35.1563
PHY-3002 : Step(3353): len = 473212, overlap = 41.5
PHY-3002 : Step(3354): len = 470056, overlap = 42.75
PHY-3002 : Step(3355): len = 467053, overlap = 38.4688
PHY-3002 : Step(3356): len = 464639, overlap = 37.7813
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000912518
PHY-3002 : Step(3357): len = 476205, overlap = 29.7813
PHY-3002 : Step(3358): len = 485936, overlap = 26.75
PHY-3002 : Step(3359): len = 491285, overlap = 23.5625
PHY-3002 : Step(3360): len = 493956, overlap = 20.0938
PHY-3002 : Step(3361): len = 497773, overlap = 18.4688
PHY-3002 : Step(3362): len = 501991, overlap = 16.9688
PHY-3002 : Step(3363): len = 503556, overlap = 15.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00181282
PHY-3002 : Step(3364): len = 510834, overlap = 13.6563
PHY-3002 : Step(3365): len = 516815, overlap = 10.625
PHY-3002 : Step(3366): len = 521458, overlap = 11.375
PHY-3002 : Step(3367): len = 527882, overlap = 9.5
PHY-3002 : Step(3368): len = 533553, overlap = 10.1563
PHY-3002 : Step(3369): len = 537654, overlap = 9.875
PHY-3002 : Step(3370): len = 541254, overlap = 9.96875
PHY-3002 : Step(3371): len = 543878, overlap = 7.5625
PHY-3002 : Step(3372): len = 544197, overlap = 6.875
PHY-3002 : Step(3373): len = 543889, overlap = 6.09375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00357678
PHY-3002 : Step(3374): len = 548307, overlap = 5.375
PHY-3002 : Step(3375): len = 551048, overlap = 5.625
PHY-3002 : Step(3376): len = 554361, overlap = 5.875
PHY-3002 : Step(3377): len = 557534, overlap = 5.90625
PHY-3002 : Step(3378): len = 561851, overlap = 5.625
PHY-3002 : Step(3379): len = 566391, overlap = 5.03125
PHY-3002 : Step(3380): len = 567717, overlap = 5.03125
PHY-3002 : Step(3381): len = 568697, overlap = 5.1875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00689118
PHY-3002 : Step(3382): len = 570249, overlap = 5.21875
PHY-3002 : Step(3383): len = 574257, overlap = 4.53125
PHY-3002 : Step(3384): len = 578570, overlap = 3.375
PHY-3002 : Step(3385): len = 580712, overlap = 2.75
PHY-3002 : Step(3386): len = 582423, overlap = 2.25
PHY-3002 : Step(3387): len = 585981, overlap = 2.375
PHY-3002 : Step(3388): len = 587893, overlap = 2.84375
PHY-3002 : Step(3389): len = 589005, overlap = 2.5
PHY-3002 : Step(3390): len = 590771, overlap = 2.65625
PHY-3002 : Step(3391): len = 593947, overlap = 2.375
PHY-3002 : Step(3392): len = 594709, overlap = 2.875
PHY-3002 : Step(3393): len = 594648, overlap = 2.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0127656
PHY-3002 : Step(3394): len = 595981, overlap = 2.59375
PHY-3002 : Step(3395): len = 597891, overlap = 2.53125
PHY-3002 : Step(3396): len = 599995, overlap = 2.84375
PHY-3002 : Step(3397): len = 600771, overlap = 2.875
PHY-3002 : Step(3398): len = 601875, overlap = 3.34375
PHY-3002 : Step(3399): len = 603532, overlap = 2.96875
PHY-3002 : Step(3400): len = 604439, overlap = 3.09375
PHY-3002 : Step(3401): len = 605878, overlap = 2.78125
PHY-3002 : Step(3402): len = 607459, overlap = 3.46875
PHY-3002 : Step(3403): len = 608195, overlap = 3.3125
PHY-3002 : Step(3404): len = 608813, overlap = 3.40625
PHY-3002 : Step(3405): len = 609362, overlap = 2.71875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 80.25 peak overflow 1.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.44278e+06, over cnt = 364(1%), over = 459, worst = 5
PHY-1002 : len = 1.44402e+06, over cnt = 237(0%), over = 292, worst = 4
PHY-1002 : len = 1.44414e+06, over cnt = 155(0%), over = 193, worst = 4
PHY-1002 : len = 1.44446e+06, over cnt = 112(0%), over = 140, worst = 4
PHY-1002 : len = 1.44139e+06, over cnt = 87(0%), over = 110, worst = 4
PHY-1001 : End global iterations;  1.033038s wall, 1.609375s user + 0.078125s system = 1.687500s CPU (163.4%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 52.50, top10 = 46.88, top15 = 42.50.
PHY-1001 : End incremental global routing;  1.630587s wall, 2.203125s user + 0.078125s system = 2.281250s CPU (139.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8187 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.490338s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (108.3%)

OPT-1001 : 21 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 64 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7619 has valid locations, 149 needs to be replaced
PHY-3001 : design contains 7838 instances, 5834 luts, 1726 seqs, 168 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 627887
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.37834e+06, over cnt = 406(1%), over = 495, worst = 5
PHY-1002 : len = 1.3799e+06, over cnt = 230(0%), over = 276, worst = 4
PHY-1002 : len = 1.37966e+06, over cnt = 146(0%), over = 176, worst = 4
PHY-1002 : len = 1.37947e+06, over cnt = 102(0%), over = 121, worst = 3
PHY-1002 : len = 1.37757e+06, over cnt = 86(0%), over = 100, worst = 2
PHY-1001 : End global iterations;  0.998691s wall, 1.593750s user + 0.046875s system = 1.640625s CPU (164.3%)

PHY-1001 : Congestion index: top1 = 60.63, top5 = 51.88, top10 = 46.25, top15 = 41.88.
PHY-3001 : End congestion estimation;  2.355024s wall, 2.937500s user + 0.046875s system = 2.984375s CPU (126.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8315 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.484357s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (103.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3406): len = 627029, overlap = 0
PHY-3002 : Step(3407): len = 627029, overlap = 0
PHY-3002 : Step(3408): len = 626670, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.38079e+06, over cnt = 135(0%), over = 152, worst = 2
PHY-1002 : len = 1.38094e+06, over cnt = 109(0%), over = 122, worst = 2
PHY-1002 : len = 1.38033e+06, over cnt = 69(0%), over = 80, worst = 2
PHY-1002 : len = 1.38015e+06, over cnt = 63(0%), over = 74, worst = 2
PHY-1002 : len = 1.38002e+06, over cnt = 58(0%), over = 69, worst = 2
PHY-1001 : End global iterations;  0.602468s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (98.6%)

PHY-1001 : Congestion index: top1 = 61.25, top5 = 51.25, top10 = 46.25, top15 = 41.25.
PHY-3001 : End congestion estimation;  1.122421s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (100.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8315 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.467579s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0110075
PHY-3002 : Step(3409): len = 626687, overlap = 2.78125
PHY-3002 : Step(3410): len = 626687, overlap = 2.78125
PHY-3001 : Final: Len = 626687, Over = 2.78125
PHY-3001 : End incremental placement;  4.861220s wall, 5.500000s user + 0.187500s system = 5.687500s CPU (117.0%)

OPT-1001 : End high-fanout net optimization;  7.691090s wall, 8.984375s user + 0.296875s system = 9.281250s CPU (120.7%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.37911e+06, over cnt = 397(1%), over = 495, worst = 5
PHY-1002 : len = 1.38045e+06, over cnt = 235(0%), over = 289, worst = 4
PHY-1002 : len = 1.38027e+06, over cnt = 143(0%), over = 177, worst = 4
PHY-1002 : len = 1.3802e+06, over cnt = 98(0%), over = 118, worst = 3
PHY-1002 : len = 1.37749e+06, over cnt = 72(0%), over = 85, worst = 3
PHY-1001 : End global iterations;  0.995011s wall, 1.750000s user + 0.015625s system = 1.765625s CPU (177.4%)

PHY-1001 : Congestion index: top1 = 60.63, top5 = 51.25, top10 = 46.88, top15 = 41.25.
OPT-1001 : End congestion update;  1.580720s wall, 2.343750s user + 0.015625s system = 2.359375s CPU (149.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8315 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.408674s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (99.4%)

OPT-1001 : Start: WNS 1393 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 2177 TNS 0 NUM_FEPS 0 with 8 cells processed and 3632 slack improved
OPT-1001 : Iter 2: improved WNS 2645 TNS 0 NUM_FEPS 0 with 12 cells processed and 4416 slack improved
OPT-1001 : Iter 3: improved WNS 2923 TNS 0 NUM_FEPS 0 with 8 cells processed and 2066 slack improved
OPT-1001 : Iter 4: improved WNS 3105 TNS 0 NUM_FEPS 0 with 14 cells processed and 5796 slack improved
OPT-1001 : End global optimization;  2.892102s wall, 3.656250s user + 0.031250s system = 3.687500s CPU (127.5%)

OPT-1001 : End physical optimization;  10.592680s wall, 12.718750s user + 0.343750s system = 13.062500s CPU (123.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5834 LUT to BLE ...
SYN-4008 : Packed 5834 LUT and 714 SEQ to BLE.
SYN-4003 : Packing 1012 remaining SEQ's ...
SYN-4005 : Packed 955 SEQ with LUT/SLICE
SYN-4006 : 4170 single LUT's are left
SYN-4006 : 57 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5891/6172 primitive instances ...
PHY-3001 : End packing;  1.172394s wall, 1.187500s user + 0.015625s system = 1.203125s CPU (102.6%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3721 instances
RUN-1001 : 1804 mslices, 1805 lslices, 64 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7830 nets
RUN-1001 : 3155 nets have 2 pins
RUN-1001 : 3284 nets have [3 - 5] pins
RUN-1001 : 808 nets have [6 - 10] pins
RUN-1001 : 305 nets have [11 - 20] pins
RUN-1001 : 275 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 3719 instances, 3609 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : After packing: Len = 646049, Over = 31.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.42171e+06, over cnt = 363(1%), over = 432, worst = 3
PHY-1002 : len = 1.42266e+06, over cnt = 243(0%), over = 285, worst = 3
PHY-1002 : len = 1.42269e+06, over cnt = 147(0%), over = 173, worst = 3
PHY-1002 : len = 1.42216e+06, over cnt = 99(0%), over = 117, worst = 3
PHY-1002 : len = 1.42103e+06, over cnt = 83(0%), over = 97, worst = 3
PHY-1001 : End global iterations;  0.998616s wall, 1.640625s user + 0.015625s system = 1.656250s CPU (165.9%)

PHY-1001 : Congestion index: top1 = 61.88, top5 = 52.50, top10 = 46.25, top15 = 42.50.
PHY-3001 : End congestion estimation;  2.903921s wall, 3.531250s user + 0.015625s system = 3.546875s CPU (122.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7784 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.503303s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (105.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000196921
PHY-3002 : Step(3411): len = 627952, overlap = 31
PHY-3002 : Step(3412): len = 615146, overlap = 40.75
PHY-3002 : Step(3413): len = 606879, overlap = 41
PHY-3002 : Step(3414): len = 597921, overlap = 44
PHY-3002 : Step(3415): len = 589908, overlap = 48.75
PHY-3002 : Step(3416): len = 583610, overlap = 53.5
PHY-3002 : Step(3417): len = 575761, overlap = 62.25
PHY-3002 : Step(3418): len = 569893, overlap = 65.75
PHY-3002 : Step(3419): len = 565093, overlap = 71.25
PHY-3002 : Step(3420): len = 559612, overlap = 77.5
PHY-3002 : Step(3421): len = 554311, overlap = 81.25
PHY-3002 : Step(3422): len = 551112, overlap = 82
PHY-3002 : Step(3423): len = 546448, overlap = 80.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000393842
PHY-3002 : Step(3424): len = 563310, overlap = 58.5
PHY-3002 : Step(3425): len = 567146, overlap = 54.25
PHY-3002 : Step(3426): len = 571944, overlap = 50
PHY-3002 : Step(3427): len = 576805, overlap = 46.75
PHY-3002 : Step(3428): len = 581320, overlap = 44.5
PHY-3002 : Step(3429): len = 585100, overlap = 40.5
PHY-3002 : Step(3430): len = 590517, overlap = 45.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000787684
PHY-3002 : Step(3431): len = 601460, overlap = 35.75
PHY-3002 : Step(3432): len = 606147, overlap = 32
PHY-3002 : Step(3433): len = 611539, overlap = 29.25
PHY-3002 : Step(3434): len = 616808, overlap = 25.75
PHY-3002 : Step(3435): len = 620772, overlap = 24.5
PHY-3002 : Step(3436): len = 624890, overlap = 22.25
PHY-3002 : Step(3437): len = 628612, overlap = 24.5
PHY-3002 : Step(3438): len = 631185, overlap = 19.5
PHY-3002 : Step(3439): len = 632875, overlap = 18.25
PHY-3002 : Step(3440): len = 636636, overlap = 19.5
PHY-3002 : Step(3441): len = 638244, overlap = 19.25
PHY-3002 : Step(3442): len = 638715, overlap = 19.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00157041
PHY-3002 : Step(3443): len = 645501, overlap = 16.5
PHY-3002 : Step(3444): len = 648247, overlap = 15.75
PHY-3002 : Step(3445): len = 651497, overlap = 12.5
PHY-3002 : Step(3446): len = 654498, overlap = 12.75
PHY-3002 : Step(3447): len = 656525, overlap = 12.5
PHY-3002 : Step(3448): len = 658259, overlap = 14.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00285856
PHY-3002 : Step(3449): len = 661630, overlap = 12.5
PHY-3002 : Step(3450): len = 664775, overlap = 12.75
PHY-3002 : Step(3451): len = 667472, overlap = 12.75
PHY-3002 : Step(3452): len = 669486, overlap = 13
PHY-3002 : Step(3453): len = 671668, overlap = 13
PHY-3002 : Step(3454): len = 672845, overlap = 12
PHY-3002 : Step(3455): len = 674672, overlap = 12
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  2.916069s wall, 2.000000s user + 2.234375s system = 4.234375s CPU (145.2%)

PHY-3001 : Trial Legalized: Len = 688832
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.51046e+06, over cnt = 330(0%), over = 390, worst = 3
PHY-1002 : len = 1.51125e+06, over cnt = 223(0%), over = 255, worst = 3
PHY-1002 : len = 1.51058e+06, over cnt = 149(0%), over = 167, worst = 3
PHY-1002 : len = 1.50775e+06, over cnt = 99(0%), over = 110, worst = 3
PHY-1002 : len = 1.5045e+06, over cnt = 70(0%), over = 73, worst = 2
PHY-1001 : End global iterations;  1.187763s wall, 2.015625s user + 0.031250s system = 2.046875s CPU (172.3%)

PHY-1001 : Congestion index: top1 = 65.63, top5 = 56.88, top10 = 50.00, top15 = 45.00.
PHY-3001 : End congestion estimation;  1.830754s wall, 2.656250s user + 0.031250s system = 2.687500s CPU (146.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7784 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.501286s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (102.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000517765
PHY-3002 : Step(3456): len = 665700, overlap = 9.5
PHY-3002 : Step(3457): len = 656602, overlap = 12
PHY-3002 : Step(3458): len = 648418, overlap = 17.5
PHY-3002 : Step(3459): len = 642950, overlap = 20.25
PHY-3002 : Step(3460): len = 637168, overlap = 18.25
PHY-3002 : Step(3461): len = 633440, overlap = 18.75
PHY-3002 : Step(3462): len = 629593, overlap = 21.5
PHY-3002 : Step(3463): len = 627301, overlap = 24.25
PHY-3002 : Step(3464): len = 625836, overlap = 24
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025881s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (120.7%)

PHY-3001 : Legalized: Len = 633074, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.020685s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (151.1%)

PHY-3001 : 7 instances has been re-located, deltaX = 0, deltaY = 4, maxDist = 1.
PHY-3001 : Final: Len = 633150, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.41018e+06, over cnt = 377(1%), over = 419, worst = 3
PHY-1002 : len = 1.41168e+06, over cnt = 249(0%), over = 267, worst = 3
PHY-1002 : len = 1.412e+06, over cnt = 155(0%), over = 165, worst = 2
PHY-1002 : len = 1.40583e+06, over cnt = 73(0%), over = 78, worst = 2
PHY-1002 : len = 1.40413e+06, over cnt = 46(0%), over = 50, worst = 2
PHY-1001 : End global iterations;  1.010509s wall, 1.718750s user + 0.015625s system = 1.734375s CPU (171.6%)

PHY-1001 : Congestion index: top1 = 67.50, top5 = 57.50, top10 = 50.00, top15 = 46.25.
PHY-1001 : End incremental global routing;  1.620244s wall, 2.343750s user + 0.015625s system = 2.359375s CPU (145.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7784 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.468125s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (103.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.209881s wall, 3.953125s user + 0.015625s system = 3.968750s CPU (123.6%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.41018e+06, over cnt = 377(1%), over = 419, worst = 3
PHY-1002 : len = 1.41168e+06, over cnt = 249(0%), over = 267, worst = 3
PHY-1002 : len = 1.412e+06, over cnt = 155(0%), over = 165, worst = 2
PHY-1002 : len = 1.40583e+06, over cnt = 73(0%), over = 78, worst = 2
PHY-1002 : len = 1.40413e+06, over cnt = 46(0%), over = 50, worst = 2
PHY-1001 : End global iterations;  1.003548s wall, 1.609375s user + 0.031250s system = 1.640625s CPU (163.5%)

PHY-1001 : Congestion index: top1 = 67.50, top5 = 57.50, top10 = 50.00, top15 = 46.25.
OPT-1001 : End congestion update;  1.609851s wall, 2.218750s user + 0.031250s system = 2.250000s CPU (139.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7784 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.420477s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (100.3%)

OPT-1001 : Start: WNS 2356 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 64 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3649 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3719 instances, 3609 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 637990, Over = 0
PHY-3001 : End spreading;  0.018100s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (86.3%)

PHY-3001 : Final: Len = 637990, Over = 0
PHY-3001 : End incremental legalization;  0.189124s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (123.9%)

OPT-1001 : Iter 1: improved WNS 2772 TNS 0 NUM_FEPS 0 with 18 cells processed and 5403 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 64 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3649 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3719 instances, 3609 slices, 24 macros(168 instances: 101 mslices 67 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 645156, Over = 0
PHY-3001 : End spreading;  0.016990s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (92.0%)

PHY-3001 : Final: Len = 645156, Over = 0
PHY-3001 : End incremental legalization;  0.182957s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (102.5%)

OPT-1001 : Iter 2: improved WNS 3063 TNS 0 NUM_FEPS 0 with 21 cells processed and 6722 slack improved
OPT-1001 : End path based optimization;  6.626012s wall, 7.343750s user + 0.062500s system = 7.406250s CPU (111.8%)

OPT-1001 : End physical optimization;  9.840733s wall, 11.296875s user + 0.078125s system = 11.375000s CPU (115.6%)

RUN-1003 : finish command "place" in  53.479211s wall, 93.546875s user + 11.859375s system = 105.406250s CPU (197.1%)

RUN-1004 : used memory is 1464 MB, reserved memory is 1640 MB, peak memory is 2036 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Utilization Statistics
#lut                     6818   out of  19600   34.79%
#reg                     1743   out of  19600    8.89%
#le                      6875
  #lut only              5132   out of   6875   74.65%
  #reg only                57   out of   6875    0.83%
  #lut&reg               1686   out of   6875   24.52%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       64   out of    188   34.04%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn           INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO         INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
      SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
       en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
       en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR       OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS         OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]      OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]      OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]      OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]      OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]      OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]      OUTPUT        K11        LVCMOS33           8            NONE       NONE    
   LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
   LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD         OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS         OUTPUT        H13        LVCMOS33           8            NONE       NONE    
     LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR         OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]         OUTPUT        J13        LVCMOS33           8            N/A        NONE    
     LED[6]         OUTPUT         E4        LVCMOS33           8            N/A        NONE    
     LED[5]         OUTPUT        M12        LVCMOS33           8            N/A        NONE    
     LED[4]         OUTPUT        R15        LVCMOS33           8            N/A        NONE    
     LED[3]         OUTPUT         M7        LVCMOS33           8            N/A        NONE    
     LED[2]         OUTPUT        G16        LVCMOS33           8            N/A        NONE    
     LED[1]         OUTPUT        H14        LVCMOS33           8            N/A        NONE    
     LED[0]         OUTPUT         F4        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL       OUTPUT         P7        LVCMOS33           8            NONE       OREG    
   QN_REF24MHz      OUTPUT        R16        LVCMOS33           8            N/A        NONE    
     Row[3]         OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     Row[2]         OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     Row[1]         OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     Row[0]         OUTPUT        E10        LVCMOS33           8            NONE       NONE    
     SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS         OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI        OUTPUT        F14        LVCMOS33           8            NONE       OREG    
      TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep          OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  led_test_mode     OUTPUT        B15        LVCMOS33           8            NONE       NONE    
      IO[7]          INOUT        F16        LVCMOS33           8           PULLUP      NONE    
      IO[6]          INOUT        E16        LVCMOS33           8           PULLUP      NONE    
      IO[5]          INOUT        E13        LVCMOS33           8           PULLUP      NONE    
      IO[4]          INOUT        C16        LVCMOS33           8           PULLUP      NONE    
      IO[3]          INOUT        C15        LVCMOS33           8           PULLUP      NONE    
      IO[2]          INOUT        B16        LVCMOS33           8           PULLUP      NONE    
      IO[1]          INOUT        H16        LVCMOS33           8            N/A        NONE    
      IO[0]          INOUT        P13        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA        INOUT         L8        LVCMOS33           8           PULLUP      OREG    
      SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6875  |6662   |156    |1750   |37     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3721 instances
RUN-1001 : 1804 mslices, 1805 lslices, 64 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7830 nets
RUN-1001 : 3155 nets have 2 pins
RUN-1001 : 3284 nets have [3 - 5] pins
RUN-1001 : 808 nets have [6 - 10] pins
RUN-1001 : 305 nets have [11 - 20] pins
RUN-1001 : 275 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.43062e+06, over cnt = 414(1%), over = 471, worst = 3
PHY-1002 : len = 1.43199e+06, over cnt = 286(0%), over = 319, worst = 3
PHY-1002 : len = 1.4265e+06, over cnt = 150(0%), over = 165, worst = 2
PHY-1002 : len = 1.41179e+06, over cnt = 89(0%), over = 98, worst = 2
PHY-1002 : len = 1.3835e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.110198s wall, 1.671875s user + 0.015625s system = 1.687500s CPU (152.0%)

PHY-1001 : Congestion index: top1 = 67.50, top5 = 56.88, top10 = 50.00, top15 = 46.25.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7784 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 53 out of 7830 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7784 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 734 to 3
PHY-1001 : End pin swap;  0.441576s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (99.1%)

PHY-1001 : End global routing;  4.678769s wall, 5.265625s user + 0.015625s system = 5.281250s CPU (112.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 100936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.213357s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (95.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 115520, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.440879s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (99.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 96% nets.
PHY-1002 : len = 1.18898e+06, over cnt = 831(0%), over = 833, worst = 2
PHY-1001 : End Routed; 31.267722s wall, 49.953125s user + 0.718750s system = 50.671875s CPU (162.1%)

PHY-1001 : Update timing.....
PHY-1001 : 2371/7584(31%) critical/total net(s), WNS -3.063ns, TNS -396.098ns, False end point 456.
PHY-1001 : End update timing;  1.941395s wall, 1.937500s user + 0.000000s system = 1.937500s CPU (99.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.19646e+06, over cnt = 319(0%), over = 320, worst = 2
PHY-1001 : End DR Iter 1; 2.467376s wall, 2.906250s user + 0.000000s system = 2.906250s CPU (117.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.19862e+06, over cnt = 61(0%), over = 61, worst = 1
PHY-1001 : End DR Iter 2; 0.975325s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (116.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.19928e+06, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 3; 0.228824s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (102.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.19949e+06, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 4; 0.125971s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (124.0%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 1.19959e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.19959e+06
PHY-1001 : End DR Iter 5; 0.082790s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (132.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  42.160800s wall, 61.359375s user + 0.828125s system = 62.187500s CPU (147.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  47.288258s wall, 67.078125s user + 0.859375s system = 67.937500s CPU (143.7%)

RUN-1004 : used memory is 1549 MB, reserved memory is 1726 MB, peak memory is 2036 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Utilization Statistics
#lut                     6818   out of  19600   34.79%
#reg                     1743   out of  19600    8.89%
#le                      6875
  #lut only              5132   out of   6875   74.65%
  #reg only                57   out of   6875    0.83%
  #lut&reg               1686   out of   6875   24.52%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       64   out of    188   34.04%
  #ireg                     0
  #oreg                     7
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       7   out of     16   43.75%


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn           INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO         INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
      SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
       en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
       en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR       OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS         OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]      OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]      OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]      OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]      OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]      OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]      OUTPUT        K11        LVCMOS33           8            NONE       NONE    
   LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
   LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD         OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS         OUTPUT        H13        LVCMOS33           8            NONE       NONE    
     LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR         OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]         OUTPUT        J13        LVCMOS33           8            N/A        NONE    
     LED[6]         OUTPUT         E4        LVCMOS33           8            N/A        NONE    
     LED[5]         OUTPUT        M12        LVCMOS33           8            N/A        NONE    
     LED[4]         OUTPUT        R15        LVCMOS33           8            N/A        NONE    
     LED[3]         OUTPUT         M7        LVCMOS33           8            N/A        NONE    
     LED[2]         OUTPUT        G16        LVCMOS33           8            N/A        NONE    
     LED[1]         OUTPUT        H14        LVCMOS33           8            N/A        NONE    
     LED[0]         OUTPUT         F4        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL       OUTPUT         P7        LVCMOS33           8            NONE       OREG    
   QN_REF24MHz      OUTPUT        R16        LVCMOS33           8            N/A        NONE    
     Row[3]         OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     Row[2]         OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     Row[1]         OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     Row[0]         OUTPUT        E10        LVCMOS33           8            NONE       NONE    
     SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS         OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI        OUTPUT        F14        LVCMOS33           8            NONE       OREG    
      TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep          OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  led_test_mode     OUTPUT        B15        LVCMOS33           8            NONE       NONE    
      IO[7]          INOUT        F16        LVCMOS33           8           PULLUP      NONE    
      IO[6]          INOUT        E16        LVCMOS33           8           PULLUP      NONE    
      IO[5]          INOUT        E13        LVCMOS33           8           PULLUP      NONE    
      IO[4]          INOUT        C16        LVCMOS33           8           PULLUP      NONE    
      IO[3]          INOUT        C15        LVCMOS33           8           PULLUP      NONE    
      IO[2]          INOUT        B16        LVCMOS33           8           PULLUP      NONE    
      IO[1]          INOUT        H16        LVCMOS33           8            N/A        NONE    
      IO[0]          INOUT        P13        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA        INOUT         L8        LVCMOS33           8           PULLUP      OREG    
      SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6875  |6662   |156    |1750   |37     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       3089  
    #2         2       2084  
    #3         3       713   
    #4         4       486   
    #5        5-10     869   
    #6       11-50     499   
    #7       51-100     16   
  Average     3.78           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  3.235013s wall, 3.156250s user + 0.125000s system = 3.281250s CPU (101.4%)

RUN-1004 : used memory is 1549 MB, reserved memory is 1726 MB, peak memory is 2036 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 38685, tnet num: 7784, tinst num: 3719, tnode num: 43621, tedge num: 65523.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.296278s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (102.5%)

RUN-1004 : used memory is 1568 MB, reserved memory is 1747 MB, peak memory is 2036 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 7784 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 7 (5 unconstrainted).
TMR-5009 WARNING: No clock constraint on 5 clock net(s): 
	LED_Interface/light_clk
	Pwm_CLK
	QN_REF24MHz_pad
	keyboard/scan_clk
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  2.448516s wall, 2.437500s user + 0.031250s system = 2.468750s CPU (100.8%)

RUN-1004 : used memory is 1892 MB, reserved memory is 2064 MB, peak memory is 2036 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3721
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7830, pip num: 94165
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 2986 valid insts, and 250070 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000" in  12.510986s wall, 89.859375s user + 0.203125s system = 90.062500s CPU (719.9%)

RUN-1004 : used memory is 1948 MB, reserved memory is 2108 MB, peak memory is 2062 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.469574s wall, 1.437500s user + 0.031250s system = 1.468750s CPU (99.9%)

RUN-1004 : used memory is 2025 MB, reserved memory is 2188 MB, peak memory is 2062 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.260173s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (2.8%)

RUN-1004 : used memory is 2056 MB, reserved memory is 2220 MB, peak memory is 2062 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.217308s wall, 1.718750s user + 0.093750s system = 1.812500s CPU (19.7%)

RUN-1004 : used memory is 2014 MB, reserved memory is 2178 MB, peak memory is 2062 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 92 in ../rtl/CortexM0_SoC.v(132)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 66 in ../rtl/CortexM0_SoC.v(212)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 92 in ../rtl/CortexM0_SoC.v(132)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 66 in ../rtl/CortexM0_SoC.v(212)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(272)
HDL-8007 ERROR: concurrent assignment to a non-net 'LCD_CS' is not permitted in ../rtl/CortexM0_SoC.v(984)
HDL-8007 ERROR: concurrent assignment to a non-net 'LCD_RS' is not permitted in ../rtl/CortexM0_SoC.v(985)
HDL-8007 ERROR: concurrent assignment to a non-net 'LCD_WR' is not permitted in ../rtl/CortexM0_SoC.v(986)
HDL-8007 ERROR: concurrent assignment to a non-net 'LCD_RD' is not permitted in ../rtl/CortexM0_SoC.v(987)
HDL-8007 ERROR: concurrent assignment to a non-net 'LCD_RST' is not permitted in ../rtl/CortexM0_SoC.v(988)
HDL-8007 ERROR: concurrent assignment to a non-net 'LCD_DATA' is not permitted in ../rtl/CortexM0_SoC.v(989)
HDL-8007 ERROR: concurrent assignment to a non-net 'LCD_BL_CTR' is not permitted in ../rtl/CortexM0_SoC.v(990)
HDL-5007 WARNING: port 'HRDATA' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(971)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 92 in ../rtl/CortexM0_SoC.v(132)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 66 in ../rtl/CortexM0_SoC.v(212)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 92 in ../rtl/CortexM0_SoC.v(132)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 66 in ../rtl/CortexM0_SoC.v(212)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(272)
HDL-8007 ERROR: concurrent assignment to a non-net 'LCD_CS' is not permitted in ../rtl/CortexM0_SoC.v(984)
HDL-8007 ERROR: concurrent assignment to a non-net 'LCD_RS' is not permitted in ../rtl/CortexM0_SoC.v(985)
HDL-8007 ERROR: concurrent assignment to a non-net 'LCD_WR' is not permitted in ../rtl/CortexM0_SoC.v(986)
HDL-8007 ERROR: concurrent assignment to a non-net 'LCD_RD' is not permitted in ../rtl/CortexM0_SoC.v(987)
HDL-8007 ERROR: concurrent assignment to a non-net 'LCD_RST' is not permitted in ../rtl/CortexM0_SoC.v(988)
HDL-8007 ERROR: concurrent assignment to a non-net 'LCD_DATA' is not permitted in ../rtl/CortexM0_SoC.v(989)
HDL-8007 ERROR: concurrent assignment to a non-net 'LCD_BL_CTR' is not permitted in ../rtl/CortexM0_SoC.v(990)
HDL-5007 WARNING: port 'HRDATA' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(971)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 92 in ../rtl/CortexM0_SoC.v(132)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 66 in ../rtl/CortexM0_SoC.v(212)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(272)
HDL-8007 ERROR: concurrent assignment to a non-net 'LCD_CS' is not permitted in ../rtl/CortexM0_SoC.v(984)
HDL-8007 ERROR: concurrent assignment to a non-net 'LCD_RS' is not permitted in ../rtl/CortexM0_SoC.v(985)
HDL-8007 ERROR: concurrent assignment to a non-net 'LCD_WR' is not permitted in ../rtl/CortexM0_SoC.v(986)
HDL-8007 ERROR: concurrent assignment to a non-net 'LCD_RD' is not permitted in ../rtl/CortexM0_SoC.v(987)
HDL-8007 ERROR: concurrent assignment to a non-net 'LCD_RST' is not permitted in ../rtl/CortexM0_SoC.v(988)
HDL-8007 ERROR: concurrent assignment to a non-net 'LCD_DATA' is not permitted in ../rtl/CortexM0_SoC.v(989)
HDL-8007 ERROR: concurrent assignment to a non-net 'LCD_BL_CTR' is not permitted in ../rtl/CortexM0_SoC.v(990)
HDL-5007 WARNING: port 'HRDATA' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(971)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 92 in ../rtl/CortexM0_SoC.v(132)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 66 in ../rtl/CortexM0_SoC.v(212)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 92 in ../rtl/CortexM0_SoC.v(132)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 66 in ../rtl/CortexM0_SoC.v(212)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(272)
HDL-5007 WARNING: port 'HRDATA' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(971)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module key_16 in key_16.v(23)
HDL-1007 : elaborate module bzmusic_ctrl in ../rtl/out/bzmusic_ctrl.v(1)
HDL-1007 : elaborate module addr_cnt in ../rtl/out/addr_cnt.v(2)
HDL-1007 : elaborate module BlockROM1(ADDR_WIDTH=8) in ../rtl/out/BlockROM1.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM1.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(105)
HDL-1007 : elaborate module BlockROM2(ADDR_WIDTH=8) in ../rtl/out/BlockROM2.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM2.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(116)
HDL-1007 : elaborate module BlockROM3(ADDR_WIDTH=8) in ../rtl/out/BlockROM3.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM3.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(127)
HDL-1007 : elaborate module AND in ../rtl/out/AND.v(23)
HDL-1007 : elaborate module tune_decoder in ../rtl/out/tune_decoder.v(1)
HDL-1007 : elaborate module tune_pwm in ../rtl/out/tune_pwm.v(1)
HDL-1007 : elaborate module beat_decoder in ../rtl/out/beat_decoder.v(1)
HDL-1007 : elaborate module beat_cnt in ../rtl/out/beat_cnt.v(1)
HDL-1007 : elaborate module Keyboard in ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v(1)
HDL-1007 : elaborate module PLL in ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in E:/TD/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=4,CLKC0_DIV=6,CLKC1_DIV=50,CLKC2_DIV=75,CLKC3_DIV=50,CLKC4_DIV=48,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=5,CLKC1_CPHASE=49,CLKC2_CPHASE=74,CLKC3_CPHASE=49,CLKC4_CPHASE=47,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/TD/arch/eagle_macro.v(930)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(700)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(757)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_PAJ_IIC in AHBlite_PAJ_IIC.v(1)
HDL-1007 : elaborate module AHBlite_SPI in ../rtl/AHBlite_SPI.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-1007 : elaborate module AHBlite_LCD in ../lcd/AHBlite_LCD.v(1)
HDL-5007 WARNING: using initial value of 'led_test_reg' since it is never assigned in ../lcd/AHBlite_LCD.v(36)
HDL-5007 WARNING: net 'LCD_INI_FINISH' does not have a driver in ../rtl/CortexM0_SoC.v(196)
HDL-5007 WARNING: net 'HREADYOUT_P4' does not have a driver in ../rtl/CortexM0_SoC.v(405)
HDL-5007 WARNING: net 'HRDATA_P4[31]' does not have a driver in ../rtl/CortexM0_SoC.v(406)
HDL-5007 WARNING: net 'HRESP_P4' does not have a driver in ../rtl/CortexM0_SoC.v(407)
HDL-5007 WARNING: net 'HREADYOUT_P6' does not have a driver in ../rtl/CortexM0_SoC.v(433)
HDL-5007 WARNING: net 'HRDATA_P6[31]' does not have a driver in ../rtl/CortexM0_SoC.v(434)
HDL-5007 WARNING: net 'HRESP_P6' does not have a driver in ../rtl/CortexM0_SoC.v(435)
HDL-5007 WARNING: net 'HRDATA_P10[31]' does not have a driver in ../rtl/CortexM0_SoC.v(491)
HDL-5007 WARNING: net 'HRESP_P10' does not have a driver in ../rtl/CortexM0_SoC.v(492)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 5 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  3.017086s wall, 3.109375s user + 0.062500s system = 3.171875s CPU (105.1%)

RUN-1004 : used memory is 1640 MB, reserved memory is 1850 MB, peak memory is 2062 MB
RUN-1002 : start command "read_adc ../M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_BL_CTR   LOCATION = M11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_CS   LOCATION = K12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[0]   LOCATION = J11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[10]   LOCATION = K11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[11]   LOCATION = P16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[12]   LOCATION = M13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[13]   LOCATION = P15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[14]   LOCATION = M15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[15]   LOCATION = L12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[1]   LOCATION = P14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[2]   LOCATION = K15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[3]   LOCATION = L16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[4]   LOCATION = J14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[5]   LOCATION = M16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[6]   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[7]   LOCATION = N16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[8]   LOCATION = L14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[9]   LOCATION = N14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RD   LOCATION = H15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RS   LOCATION = H13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RST   LOCATION = M14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_WR   LOCATION = L13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SCL   LOCATION = D8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SDA   LOCATION = C7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CLK   LOCATION = D14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CS   LOCATION = E15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_IRQ   LOCATION = H14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MISO   LOCATION = G14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MOSI   LOCATION = F14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = H11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en2   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en3   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[4]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[5]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[6]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[7]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test_mode   LOCATION = B15; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin IO[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
USR-6010 WARNING: ADC constraints: pin key[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AND"
SYN-1012 : SanityCheck: Model "BlockROM1(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM2(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM3(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "AHBlite_LCD"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_PAJ_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "AHBlite_SPI"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "addr_cnt"
SYN-1012 : SanityCheck: Model "beat_cnt"
SYN-1012 : SanityCheck: Model "beat_decoder"
SYN-1012 : SanityCheck: Model "bzmusic_ctrl"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "Keyboard"
SYN-1012 : SanityCheck: Model "key_16"
SYN-1012 : SanityCheck: Model "tune_decoder"
SYN-1012 : SanityCheck: Model "tune_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1043 : Mark AHBlite_PAJ_IIC as IO macro for instance u36
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 4 instances.
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 5 instances.
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AND
SYN-1011 : Flatten model BlockROM1(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM2(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM3(ADDR_WIDTH=8)
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model AHBlite_LCD
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_PAJ_IIC
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model AHBlite_SPI
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model addr_cnt
SYN-1011 : Flatten model beat_cnt
SYN-1011 : Flatten model beat_decoder
SYN-1011 : Flatten model bzmusic_ctrl
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model Keyboard
SYN-1011 : Flatten model key_16
SYN-1011 : Flatten model tune_decoder
SYN-1011 : Flatten model tune_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 69 instances.
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "LCD_DATA[15]" net"LCD_DATA[15]"
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "LCD_DATA[14]" net"LCD_DATA[14]"
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "LCD_DATA[13]" net"LCD_DATA[13]"
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "LCD_DATA[12]" net"LCD_DATA[12]"
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "LCD_DATA[11]" net"LCD_DATA[11]"
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "LCD_DATA[10]" net"LCD_DATA[10]"
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "LCD_DATA[9]" net"LCD_DATA[9]"
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "LCD_DATA[8]" net"LCD_DATA[8]"
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "LCD_DATA[7]" net"LCD_DATA[7]"
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "LCD_DATA[6]" net"LCD_DATA[6]"
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "LCD_DATA[5]" net"LCD_DATA[5]"
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "LCD_DATA[4]" net"LCD_DATA[4]"
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "LCD_DATA[3]" net"LCD_DATA[3]"
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "LCD_DATA[2]" net"LCD_DATA[2]"
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "LCD_DATA[1]" net"LCD_DATA[1]"
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "LCD_DATA[0]" net"LCD_DATA[0]"
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "led_test_mode" net"led_test_mode"
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[0]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[0]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[10]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[10]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[11]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[11]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[12]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[12]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[13]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[13]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[14]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[14]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[15]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[15]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[16]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[16]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[17]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[17]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[18]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[18]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[19]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[19]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[1]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[1]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[20]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[20]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[21]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[21]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[22]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[22]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[23]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[23]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[24]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[24]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[25]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[25]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[26]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[26]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[27]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[27]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[28]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[28]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[29]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[29]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[2]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[2]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[30]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[30]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[31]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[31]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[3]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[3]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[4]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[4]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[5]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[5]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[6]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[6]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[7]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[7]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[8]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[8]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[9]" in ../rtl/CortexM0_SoC.v(491)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[9]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[0]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[0]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[10]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[10]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[11]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[11]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[12]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[12]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[13]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[13]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[14]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[14]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[15]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[15]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[16]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[16]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[17]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[17]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[18]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[18]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[19]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[19]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[1]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[1]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[20]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[20]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[21]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[21]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[22]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[22]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[23]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[23]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[24]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[24]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[25]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[25]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[26]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[26]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[27]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[27]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[28]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[28]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[29]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[29]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[2]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[2]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[30]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[30]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[31]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[31]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[3]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[3]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[4]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[4]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[5]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[5]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[6]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[6]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[7]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[7]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[8]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[8]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[9]" in ../rtl/CortexM0_SoC.v(406)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P4[9]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[0]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[0]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[10]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[10]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[11]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[11]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[12]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[12]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[13]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[13]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[14]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[14]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[15]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[15]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[16]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[16]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[17]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[17]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[18]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[18]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[19]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[19]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[1]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[1]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[20]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[20]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[21]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[21]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[22]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[22]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[23]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[23]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[24]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[24]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[25]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[25]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[26]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[26]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[27]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[27]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[28]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[28]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[29]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[29]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[2]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[2]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[30]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[30]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[31]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[31]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[3]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[3]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[4]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[4]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[5]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[5]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[6]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[6]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[7]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[7]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[8]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[8]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[9]" in ../rtl/CortexM0_SoC.v(434)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[9]" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P4" in ../rtl/CortexM0_SoC.v(405)
SYN-5014 WARNING: the net's pin: pin "HREADYOUT_P4" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P6" in ../rtl/CortexM0_SoC.v(433)
SYN-5014 WARNING: the net's pin: pin "HREADYOUT_P6" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P10" in ../rtl/CortexM0_SoC.v(492)
SYN-5014 WARNING: the net's pin: pin "HRESP_P10" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P4" in ../rtl/CortexM0_SoC.v(407)
SYN-5014 WARNING: the net's pin: pin "HRESP_P4" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P6" in ../rtl/CortexM0_SoC.v(435)
SYN-5014 WARNING: the net's pin: pin "HRESP_P6" in ../rtl/CortexM0_SoC.v(493)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "LCD_INI_FINISH" in ../rtl/CortexM0_SoC.v(196)
SYN-5014 WARNING: the net's pin: pin "IRQ[0]" in ../rtl/CortexM0_SoC.v(272)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 24345/2027 useful/useless nets, 22966/975 useful/useless insts
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 95 onehot mux instances.
SYN-1020 : Optimized 85 distributor mux.
SYN-5043 WARNING: Register "bzmusic_ctrl/state[0]" in ../rtl/out/bzmusic_ctrl.v(11) is described with both an asynchronous reset/set and an initialization value of the opposite polarity.
SYN-1016 : Merged 97 instances.
SYN-1015 : Optimize round 1, 3643 better
SYN-1014 : Optimize round 2
SYN-1032 : 24082/60 useful/useless nets, 22751/188 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     bzmusic_ctrl/reg0_b2
SYN-1015 : Optimize round 2, 242 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1032 : 24077/2 useful/useless nets, 22746/0 useful/useless insts
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1016 : Merged 458 instances.
SYN-1015 : Optimize round 1, 482 better
SYN-1014 : Optimize round 2
SYN-1032 : 357/44 useful/useless nets, 197/12 useful/useless insts
SYN-1015 : Optimize round 2, 151 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 130 inv instances.
SYN-1032 : 21017/373 useful/useless nets, 20782/321 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 3905 better
SYN-1014 : Optimize round 2
SYN-1032 : 20035/1 useful/useless nets, 19800/6 useful/useless insts
SYN-1015 : Optimize round 2, 7 better
SYN-1014 : Optimize round 3
SYN-1032 : 20030/0 useful/useless nets, 19795/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  5.670595s wall, 5.671875s user + 0.312500s system = 5.984375s CPU (105.5%)

RUN-1004 : used memory is 1640 MB, reserved memory is 1850 MB, peak memory is 2062 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Gate Statistics
#Basic gates            20621
  #and                   9706
  #nand                     0
  #or                    2110
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6496
  #bufif1                  20
  #MX21                   586
  #FADD                     0
  #DFF                   1630
  #LATCH                    0
#MACRO_ADD                 22
#MACRO_EQ                 120
#MACRO_MULT                 1
#MACRO_MUX                237

Report Hierarchy Area:
+-------------------------------------------------------------+
|Instance       |Module               |gates  |seq    |macros |
+-------------------------------------------------------------+
|top            |CortexM0_SoC         |18991  |1630   |156    |
|  Interconncet |AHBlite_Interconnect |163    |11     |21     |
|  u_logic      |cortexm0ds_logic     |18451  |1299   |14     |
+-------------------------------------------------------------+

RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  2.238867s wall, 2.312500s user + 0.171875s system = 2.484375s CPU (111.0%)

RUN-1004 : used memory is 1641 MB, reserved memory is 1850 MB, peak memory is 2062 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 64 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "BlockROM1/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM2/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM3/ram_mem0"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 22028/3 useful/useless nets, 21100/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 276 instances.
SYN-2501 : Optimize round 1, 870 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 15 macro adder
SYN-1019 : Optimized 22 mux instances.
SYN-1016 : Merged 26 instances.
SYN-1032 : 22846/34 useful/useless nets, 21925/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 184 instances.
SYN-2501 : Optimize round 1, 470 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20123/68 useful/useless nets, 19800/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20557/2 useful/useless nets, 20302/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21194/4 useful/useless nets, 20939/4 useful/useless insts
SYN-1032 : 23332/149 useful/useless nets, 22401/139 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 72369, tnet num: 23360, tinst num: 22407, tnode num: 100129, tedge num: 111120.
TMR-2508 : Levelizing timing graph completed, there are 281 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 23360 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 536 (3.19), #lev = 13 (4.35)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 533 (3.24), #lev = 12 (4.17)
SYN-3001 : Logic optimization runtime opt =   0.08 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1214 instances into 545 LUTs, name keeping = 62%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 92 (3.97), #lev = 5 (3.16)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 87 (4.05), #lev = 5 (3.11)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 25590.84 sec
SYN-3001 : Mapper mapped 297 instances into 87 LUTs, name keeping = 59%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5269 (3.99), #lev = 21 (8.17)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5277 (3.88), #lev = 19 (7.83)
SYN-3001 : Logic optimization runtime opt =   1.21 sec, map = 25591.04 sec
SYN-3001 : Mapper mapped 18804 instances into 5277 LUTs, name keeping = 31%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

LUT Statistics
#Total_luts              6255
  #lut4                  4114
  #lut5                  1793
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             348

Utilization Statistics
#lut                     6255   out of  19600   31.91%
#reg                     1620   out of  19600    8.27%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      35   out of     64   54.69%
  #bram9k                  35
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       64   out of    188   34.04%
  #ireg                     0
  #oreg                     9
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+-----------------------------------------------------------------------------+
|Instance       |Module               |lut    |ripple |seq    |bram   |dsp    |
+-----------------------------------------------------------------------------+
|top            |CortexM0_SoC         |5907   |348    |1629   |35     |3      |
|  Interconncet |AHBlite_Interconnect |87     |0      |11     |0      |0      |
|  u_logic      |cortexm0ds_logic     |5277   |173    |1298   |0      |3      |
+-----------------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8911/0 useful/useless nets, 7992/1 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 311 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 80 adder to BLE ...
SYN-4008 : Packed 80 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "AHBlite_Interconnect" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 11 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1298 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  20.991426s wall, 21.140625s user + 0.140625s system = 21.281250s CPU (101.4%)

RUN-1004 : used memory is 1634 MB, reserved memory is 1834 MB, peak memory is 2062 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 3 instances.
RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  2.906195s wall, 2.781250s user + 0.140625s system = 2.921875s CPU (100.5%)

RUN-1004 : used memory is 1635 MB, reserved memory is 1834 MB, peak memory is 2062 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net Pwm_CLK driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net QN_REF24MHz_pad is clkc1 of pll CLK_gen/pll_inst.
SYN-4027 : Net clk is clkc4 of pll CLK_gen/pll_inst.
SYN-4019 : Net System_clk_pad is refclk of pll CLK_gen/pll_inst.
SYN-4020 : Net System_clk_pad is fbclk of pll CLK_gen/pll_inst.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4024 : Net "keyboard/scan_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net Pwm_CLK as clock net
SYN-4025 : Tag rtl::Net QN_REF24MHz_pad as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net clk as clock net
SYN-4025 : Tag rtl::Net keyboard/scan_clk as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
SYN-4015 : Create BUFG instance for clk Net keyboard/scan_clk to drive 5 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7781 instances
RUN-1001 : 5906 luts, 1620 seqs, 90 mslices, 55 lslices, 64 pads, 35 brams, 3 dsps
RUN-1001 : There are total 8265 nets
RUN-1001 : 4259 nets have 2 pins
RUN-1001 : 2940 nets have [3 - 5] pins
RUN-1001 : 651 nets have [6 - 10] pins
RUN-1001 : 218 nets have [11 - 20] pins
RUN-1001 : 181 nets have [21 - 99] pins
RUN-1001 : 16 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7779 instances, 5906 luts, 1620 seqs, 145 slices, 20 macros(145 instances: 90 mslices 55 lslices)
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 37584, tnet num: 8219, tinst num: 7779, tnode num: 42826, tedge num: 60962.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8219 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.998808s wall, 0.984375s user + 0.031250s system = 1.015625s CPU (101.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.87104e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7779.
PHY-3001 : End clustering;  0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3465): len = 1.64e+06, overlap = 85.5
PHY-3002 : Step(3466): len = 1.43757e+06, overlap = 86.6563
PHY-3002 : Step(3467): len = 1.32127e+06, overlap = 92.6563
PHY-3002 : Step(3468): len = 1.23032e+06, overlap = 98.6563
PHY-3002 : Step(3469): len = 1.20645e+06, overlap = 98.6563
PHY-3002 : Step(3470): len = 1.18547e+06, overlap = 100.406
PHY-3002 : Step(3471): len = 1.11641e+06, overlap = 126.531
PHY-3002 : Step(3472): len = 990519, overlap = 169.156
PHY-3002 : Step(3473): len = 920517, overlap = 180.063
PHY-3002 : Step(3474): len = 895746, overlap = 181.156
PHY-3002 : Step(3475): len = 880765, overlap = 187.219
PHY-3002 : Step(3476): len = 862655, overlap = 188.469
PHY-3002 : Step(3477): len = 839555, overlap = 198.531
PHY-3002 : Step(3478): len = 829722, overlap = 200.563
PHY-3002 : Step(3479): len = 822229, overlap = 204.344
PHY-3002 : Step(3480): len = 799083, overlap = 211.188
PHY-3002 : Step(3481): len = 788037, overlap = 217.281
PHY-3002 : Step(3482): len = 783833, overlap = 219.563
PHY-3002 : Step(3483): len = 767913, overlap = 227.406
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.13861e-05
PHY-3002 : Step(3484): len = 785457, overlap = 223.031
PHY-3002 : Step(3485): len = 788414, overlap = 198.625
PHY-3002 : Step(3486): len = 781618, overlap = 208.219
PHY-3002 : Step(3487): len = 777367, overlap = 204.063
PHY-3002 : Step(3488): len = 772200, overlap = 200.063
PHY-3002 : Step(3489): len = 767067, overlap = 188.594
PHY-3002 : Step(3490): len = 762255, overlap = 187.406
PHY-3002 : Step(3491): len = 757761, overlap = 187.938
PHY-3002 : Step(3492): len = 752202, overlap = 175.188
PHY-3002 : Step(3493): len = 748148, overlap = 172.281
PHY-3002 : Step(3494): len = 743813, overlap = 167.938
PHY-3002 : Step(3495): len = 738910, overlap = 166.875
PHY-3002 : Step(3496): len = 735083, overlap = 173.688
PHY-3002 : Step(3497): len = 730175, overlap = 174.188
PHY-3002 : Step(3498): len = 724831, overlap = 176.531
PHY-3002 : Step(3499): len = 719512, overlap = 173.969
PHY-3002 : Step(3500): len = 715269, overlap = 173.531
PHY-3002 : Step(3501): len = 710588, overlap = 174.969
PHY-3002 : Step(3502): len = 705655, overlap = 167.688
PHY-3002 : Step(3503): len = 699934, overlap = 166.5
PHY-3002 : Step(3504): len = 696033, overlap = 168.875
PHY-3002 : Step(3505): len = 691966, overlap = 169.625
PHY-3002 : Step(3506): len = 682927, overlap = 168.906
PHY-3002 : Step(3507): len = 677007, overlap = 171.969
PHY-3002 : Step(3508): len = 674575, overlap = 174
PHY-3002 : Step(3509): len = 615363, overlap = 162.75
PHY-3002 : Step(3510): len = 603156, overlap = 164.406
PHY-3002 : Step(3511): len = 592612, overlap = 153.688
PHY-3002 : Step(3512): len = 589921, overlap = 151.844
PHY-3002 : Step(3513): len = 584923, overlap = 149.781
PHY-3002 : Step(3514): len = 583338, overlap = 153.031
PHY-3002 : Step(3515): len = 576244, overlap = 152.375
PHY-3002 : Step(3516): len = 573290, overlap = 155.063
PHY-3002 : Step(3517): len = 571671, overlap = 158.719
PHY-3002 : Step(3518): len = 566945, overlap = 160.906
PHY-3002 : Step(3519): len = 564672, overlap = 166.563
PHY-3002 : Step(3520): len = 560989, overlap = 155.969
PHY-3002 : Step(3521): len = 557066, overlap = 160.781
PHY-3002 : Step(3522): len = 554977, overlap = 164.75
PHY-3002 : Step(3523): len = 551296, overlap = 162.969
PHY-3002 : Step(3524): len = 547735, overlap = 163.781
PHY-3002 : Step(3525): len = 543841, overlap = 167.563
PHY-3002 : Step(3526): len = 541364, overlap = 165.375
PHY-3002 : Step(3527): len = 536563, overlap = 167.969
PHY-3002 : Step(3528): len = 532680, overlap = 166.656
PHY-3002 : Step(3529): len = 529177, overlap = 167.969
PHY-3002 : Step(3530): len = 527557, overlap = 169.844
PHY-3002 : Step(3531): len = 523768, overlap = 169.063
PHY-3002 : Step(3532): len = 492392, overlap = 196.906
PHY-3002 : Step(3533): len = 489086, overlap = 185.844
PHY-3002 : Step(3534): len = 487068, overlap = 179.281
PHY-3002 : Step(3535): len = 485432, overlap = 179.844
PHY-3002 : Step(3536): len = 483194, overlap = 181.063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.27722e-05
PHY-3002 : Step(3537): len = 485060, overlap = 180.344
PHY-3002 : Step(3538): len = 487757, overlap = 182.938
PHY-3002 : Step(3539): len = 495209, overlap = 174.25
PHY-3002 : Step(3540): len = 498470, overlap = 175.406
PHY-3002 : Step(3541): len = 499091, overlap = 174.688
PHY-3002 : Step(3542): len = 499793, overlap = 173.594
PHY-3002 : Step(3543): len = 503235, overlap = 171.281
PHY-3002 : Step(3544): len = 505087, overlap = 168.438
PHY-3002 : Step(3545): len = 506640, overlap = 162.656
PHY-3002 : Step(3546): len = 507839, overlap = 164.313
PHY-3002 : Step(3547): len = 512391, overlap = 153.438
PHY-3002 : Step(3548): len = 516113, overlap = 148.563
PHY-3002 : Step(3549): len = 516384, overlap = 142.281
PHY-3002 : Step(3550): len = 516226, overlap = 148.188
PHY-3002 : Step(3551): len = 516152, overlap = 146.813
PHY-3002 : Step(3552): len = 516203, overlap = 144.031
PHY-3002 : Step(3553): len = 516242, overlap = 141.156
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000151955
PHY-3002 : Step(3554): len = 518716, overlap = 141.344
PHY-3002 : Step(3555): len = 529020, overlap = 122.906
PHY-3002 : Step(3556): len = 536186, overlap = 107.281
PHY-3002 : Step(3557): len = 536969, overlap = 104.406
PHY-3002 : Step(3558): len = 537887, overlap = 107.813
PHY-3002 : Step(3559): len = 539629, overlap = 113.906
PHY-3002 : Step(3560): len = 542224, overlap = 107.844
PHY-3002 : Step(3561): len = 544956, overlap = 102.156
PHY-3002 : Step(3562): len = 548022, overlap = 98.4375
PHY-3002 : Step(3563): len = 552926, overlap = 88.6875
PHY-3002 : Step(3564): len = 554239, overlap = 83.25
PHY-3002 : Step(3565): len = 555280, overlap = 87.8438
PHY-3002 : Step(3566): len = 560466, overlap = 81.5625
PHY-3002 : Step(3567): len = 564542, overlap = 82.625
PHY-3002 : Step(3568): len = 565023, overlap = 80.4688
PHY-3002 : Step(3569): len = 565173, overlap = 78.0313
PHY-3002 : Step(3570): len = 565955, overlap = 84.625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000267405
PHY-3002 : Step(3571): len = 566856, overlap = 82.1563
PHY-3002 : Step(3572): len = 571999, overlap = 75.2813
PHY-3002 : Step(3573): len = 586315, overlap = 70.125
PHY-3002 : Step(3574): len = 587503, overlap = 60
PHY-3002 : Step(3575): len = 588114, overlap = 61.5625
PHY-3002 : Step(3576): len = 589717, overlap = 61.2188
PHY-3002 : Step(3577): len = 592803, overlap = 72.7188
PHY-3002 : Step(3578): len = 594790, overlap = 69.3125
PHY-3002 : Step(3579): len = 595840, overlap = 69.0625
PHY-3002 : Step(3580): len = 596723, overlap = 59.5313
PHY-3002 : Step(3581): len = 599129, overlap = 63.375
PHY-3002 : Step(3582): len = 600996, overlap = 69.3438
PHY-3002 : Step(3583): len = 601602, overlap = 68.9063
PHY-3002 : Step(3584): len = 601956, overlap = 64.1875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.033340s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (187.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.36743e+06, over cnt = 1484(4%), over = 2065, worst = 7
PHY-1002 : len = 1.37298e+06, over cnt = 1256(3%), over = 1615, worst = 7
PHY-1002 : len = 1.38076e+06, over cnt = 975(2%), over = 1206, worst = 7
PHY-1002 : len = 1.39098e+06, over cnt = 664(1%), over = 770, worst = 4
PHY-1002 : len = 1.40731e+06, over cnt = 362(1%), over = 424, worst = 3
PHY-1001 : End global iterations;  1.183385s wall, 1.859375s user + 0.015625s system = 1.875000s CPU (158.4%)

PHY-1001 : Congestion index: top1 = 89.38, top5 = 79.38, top10 = 71.25, top15 = 64.38.
PHY-3001 : End congestion estimation;  1.771703s wall, 2.437500s user + 0.015625s system = 2.453125s CPU (138.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8219 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.485708s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (106.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.58311e-05
PHY-3002 : Step(3585): len = 577848, overlap = 57.6875
PHY-3002 : Step(3586): len = 544495, overlap = 81.7188
PHY-3002 : Step(3587): len = 523129, overlap = 94.375
PHY-3002 : Step(3588): len = 500817, overlap = 111.844
PHY-3002 : Step(3589): len = 471731, overlap = 134.031
PHY-3002 : Step(3590): len = 447018, overlap = 156.531
PHY-3002 : Step(3591): len = 431033, overlap = 170.625
PHY-3002 : Step(3592): len = 411878, overlap = 190.625
PHY-3002 : Step(3593): len = 400395, overlap = 201.188
PHY-3002 : Step(3594): len = 388304, overlap = 209.781
PHY-3002 : Step(3595): len = 376538, overlap = 220.594
PHY-3002 : Step(3596): len = 367374, overlap = 228.844
PHY-3002 : Step(3597): len = 360524, overlap = 232.781
PHY-3002 : Step(3598): len = 356642, overlap = 232.094
PHY-3002 : Step(3599): len = 353115, overlap = 233.281
PHY-3002 : Step(3600): len = 351429, overlap = 229.344
PHY-3002 : Step(3601): len = 349348, overlap = 226.375
PHY-3002 : Step(3602): len = 349004, overlap = 222
PHY-3002 : Step(3603): len = 347846, overlap = 221.031
PHY-3002 : Step(3604): len = 346506, overlap = 222.531
PHY-3002 : Step(3605): len = 345739, overlap = 221.594
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.16621e-05
PHY-3002 : Step(3606): len = 358412, overlap = 199.688
PHY-3002 : Step(3607): len = 375996, overlap = 174.438
PHY-3002 : Step(3608): len = 381800, overlap = 160.781
PHY-3002 : Step(3609): len = 389209, overlap = 144.531
PHY-3002 : Step(3610): len = 395813, overlap = 128.594
PHY-3002 : Step(3611): len = 400856, overlap = 124.969
PHY-3002 : Step(3612): len = 401225, overlap = 123.5
PHY-3002 : Step(3613): len = 402312, overlap = 119.094
PHY-3002 : Step(3614): len = 401965, overlap = 116.156
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000103324
PHY-3002 : Step(3615): len = 416509, overlap = 95.0625
PHY-3002 : Step(3616): len = 437656, overlap = 69.875
PHY-3002 : Step(3617): len = 443720, overlap = 55.7188
PHY-3002 : Step(3618): len = 450130, overlap = 48.875
PHY-3002 : Step(3619): len = 453599, overlap = 45
PHY-3002 : Step(3620): len = 456413, overlap = 43.9375
PHY-3002 : Step(3621): len = 456608, overlap = 42.6563
PHY-3002 : Step(3622): len = 457148, overlap = 41.3125
PHY-3002 : Step(3623): len = 455797, overlap = 39.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000206648
PHY-3002 : Step(3624): len = 472538, overlap = 27.875
PHY-3002 : Step(3625): len = 487081, overlap = 13.5313
PHY-3002 : Step(3626): len = 491838, overlap = 13.0313
PHY-3002 : Step(3627): len = 498485, overlap = 14.6875
PHY-3002 : Step(3628): len = 501807, overlap = 13.25
PHY-3002 : Step(3629): len = 505986, overlap = 10.3438
PHY-3002 : Step(3630): len = 506820, overlap = 9.96875
PHY-3002 : Step(3631): len = 507047, overlap = 10.9375
PHY-3002 : Step(3632): len = 507119, overlap = 10
PHY-3002 : Step(3633): len = 507405, overlap = 9.5625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000413297
PHY-3002 : Step(3634): len = 522467, overlap = 5.65625
PHY-3002 : Step(3635): len = 531909, overlap = 4.8125
PHY-3002 : Step(3636): len = 540571, overlap = 2.15625
PHY-3002 : Step(3637): len = 545338, overlap = 1.46875
PHY-3002 : Step(3638): len = 547865, overlap = 2.75
PHY-3002 : Step(3639): len = 550454, overlap = 4.28125
PHY-3002 : Step(3640): len = 549556, overlap = 3.9375
PHY-3002 : Step(3641): len = 549319, overlap = 3.53125
PHY-3002 : Step(3642): len = 548620, overlap = 3.5625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000826594
PHY-3002 : Step(3643): len = 560226, overlap = 3.125
PHY-3002 : Step(3644): len = 571675, overlap = 3.5625
PHY-3002 : Step(3645): len = 581821, overlap = 2.25
PHY-3002 : Step(3646): len = 590502, overlap = 0.875
PHY-3002 : Step(3647): len = 591477, overlap = 0.84375
PHY-3002 : Step(3648): len = 590775, overlap = 1.34375
PHY-3002 : Step(3649): len = 589678, overlap = 1.5
PHY-3002 : Step(3650): len = 588735, overlap = 1.65625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.40427e+06, over cnt = 663(1%), over = 882, worst = 4
PHY-1002 : len = 1.40863e+06, over cnt = 424(1%), over = 533, worst = 4
PHY-1002 : len = 1.40998e+06, over cnt = 278(0%), over = 355, worst = 4
PHY-1002 : len = 1.40874e+06, over cnt = 208(0%), over = 263, worst = 4
PHY-1002 : len = 1.40814e+06, over cnt = 167(0%), over = 203, worst = 4
PHY-1001 : End global iterations;  0.996726s wall, 1.546875s user + 0.000000s system = 1.546875s CPU (155.2%)

PHY-1001 : Congestion index: top1 = 65.63, top5 = 55.63, top10 = 48.75, top15 = 43.13.
PHY-3001 : End congestion estimation;  1.608526s wall, 2.156250s user + 0.000000s system = 2.156250s CPU (134.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8219 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.454396s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000670921
PHY-3002 : Step(3651): len = 586474, overlap = 15.9688
PHY-3002 : Step(3652): len = 574818, overlap = 8.125
PHY-3002 : Step(3653): len = 561357, overlap = 15.9688
PHY-3002 : Step(3654): len = 549854, overlap = 10.5
PHY-3002 : Step(3655): len = 539122, overlap = 8.71875
PHY-3002 : Step(3656): len = 530228, overlap = 10.5938
PHY-3002 : Step(3657): len = 522167, overlap = 8.34375
PHY-3002 : Step(3658): len = 514451, overlap = 13.125
PHY-3002 : Step(3659): len = 508258, overlap = 12.375
PHY-3002 : Step(3660): len = 502912, overlap = 12.9688
PHY-3002 : Step(3661): len = 498761, overlap = 17.875
PHY-3002 : Step(3662): len = 496171, overlap = 15.375
PHY-3002 : Step(3663): len = 494304, overlap = 15.8125
PHY-3002 : Step(3664): len = 492944, overlap = 16.0938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00134184
PHY-3002 : Step(3665): len = 502684, overlap = 11.2188
PHY-3002 : Step(3666): len = 510936, overlap = 8.15625
PHY-3002 : Step(3667): len = 516646, overlap = 7.34375
PHY-3002 : Step(3668): len = 520697, overlap = 5.875
PHY-3002 : Step(3669): len = 526071, overlap = 6.65625
PHY-3002 : Step(3670): len = 528803, overlap = 5.25
PHY-3002 : Step(3671): len = 531342, overlap = 5.84375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00268368
PHY-3002 : Step(3672): len = 536449, overlap = 5.5
PHY-3002 : Step(3673): len = 541054, overlap = 3.875
PHY-3002 : Step(3674): len = 546437, overlap = 3.9375
PHY-3002 : Step(3675): len = 552753, overlap = 3.21875
PHY-3002 : Step(3676): len = 556088, overlap = 3.84375
PHY-3002 : Step(3677): len = 558952, overlap = 3.59375
PHY-3002 : Step(3678): len = 561923, overlap = 3.875
PHY-3002 : Step(3679): len = 564233, overlap = 2.9375
PHY-3002 : Step(3680): len = 565782, overlap = 2.5625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00518887
PHY-3002 : Step(3681): len = 568829, overlap = 2.6875
PHY-3002 : Step(3682): len = 572179, overlap = 2.375
PHY-3002 : Step(3683): len = 574593, overlap = 2.875
PHY-3002 : Step(3684): len = 579611, overlap = 2.5625
PHY-3002 : Step(3685): len = 583210, overlap = 2.4375
PHY-3002 : Step(3686): len = 584352, overlap = 2.84375
PHY-3002 : Step(3687): len = 585148, overlap = 3.15625
PHY-3002 : Step(3688): len = 586022, overlap = 3.3125
PHY-3002 : Step(3689): len = 586625, overlap = 2.75
PHY-3002 : Step(3690): len = 587413, overlap = 2.53125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0093746
PHY-3002 : Step(3691): len = 588918, overlap = 2.375
PHY-3002 : Step(3692): len = 591279, overlap = 2.0625
PHY-3002 : Step(3693): len = 593809, overlap = 2.21875
PHY-3002 : Step(3694): len = 595869, overlap = 2.46875
PHY-3002 : Step(3695): len = 597653, overlap = 2.53125
PHY-3002 : Step(3696): len = 599262, overlap = 2.3125
PHY-3002 : Step(3697): len = 600778, overlap = 2.3125
PHY-3002 : Step(3698): len = 601802, overlap = 2.28125
PHY-3002 : Step(3699): len = 602400, overlap = 2.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0168877
PHY-3002 : Step(3700): len = 603252, overlap = 2.40625
PHY-3002 : Step(3701): len = 605949, overlap = 2.3125
PHY-3002 : Step(3702): len = 607824, overlap = 2.53125
PHY-3002 : Step(3703): len = 608328, overlap = 2.71875
PHY-3002 : Step(3704): len = 609422, overlap = 2.6875
PHY-3002 : Step(3705): len = 610588, overlap = 2.96875
PHY-3002 : Step(3706): len = 611292, overlap = 2.75
PHY-3002 : Step(3707): len = 611926, overlap = 2.59375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.0273284
PHY-3002 : Step(3708): len = 612358, overlap = 2.6875
PHY-3002 : Step(3709): len = 614418, overlap = 2.78125
PHY-3002 : Step(3710): len = 616105, overlap = 2.1875
PHY-3002 : Step(3711): len = 616472, overlap = 2.1875
PHY-3002 : Step(3712): len = 617026, overlap = 1.96875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 78.66 peak overflow 1.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.48346e+06, over cnt = 351(0%), over = 423, worst = 3
PHY-1002 : len = 1.4851e+06, over cnt = 226(0%), over = 258, worst = 2
PHY-1002 : len = 1.48423e+06, over cnt = 137(0%), over = 152, worst = 2
PHY-1002 : len = 1.48421e+06, over cnt = 113(0%), over = 125, worst = 2
PHY-1002 : len = 1.48331e+06, over cnt = 98(0%), over = 110, worst = 2
PHY-1001 : End global iterations;  0.998619s wall, 1.687500s user + 0.015625s system = 1.703125s CPU (170.5%)

PHY-1001 : Congestion index: top1 = 62.50, top5 = 51.88, top10 = 46.88, top15 = 42.50.
PHY-1001 : End incremental global routing;  1.576890s wall, 2.265625s user + 0.015625s system = 2.281250s CPU (144.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8219 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.454041s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (99.8%)

OPT-1001 : 21 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 64 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7688 has valid locations, 161 needs to be replaced
PHY-3001 : design contains 7919 instances, 5927 luts, 1739 seqs, 145 slices, 20 macros(145 instances: 90 mslices 55 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 637118
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.40886e+06, over cnt = 406(1%), over = 490, worst = 3
PHY-1002 : len = 1.4109e+06, over cnt = 243(0%), over = 278, worst = 3
PHY-1002 : len = 1.41071e+06, over cnt = 142(0%), over = 158, worst = 3
PHY-1002 : len = 1.40988e+06, over cnt = 104(0%), over = 116, worst = 3
PHY-1002 : len = 1.40908e+06, over cnt = 79(0%), over = 87, worst = 3
PHY-1001 : End global iterations;  0.995511s wall, 1.640625s user + 0.015625s system = 1.656250s CPU (166.4%)

PHY-1001 : Congestion index: top1 = 61.88, top5 = 51.25, top10 = 45.63, top15 = 41.88.
PHY-3001 : End congestion estimation;  2.277855s wall, 2.953125s user + 0.046875s system = 3.000000s CPU (131.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8359 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.484769s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (96.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3713): len = 636480, overlap = 0
PHY-3002 : Step(3714): len = 636480, overlap = 0
PHY-3002 : Step(3715): len = 636108, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.40916e+06, over cnt = 118(0%), over = 127, worst = 3
PHY-1002 : len = 1.40936e+06, over cnt = 92(0%), over = 101, worst = 3
PHY-1002 : len = 1.4093e+06, over cnt = 68(0%), over = 76, worst = 3
PHY-1002 : len = 1.4078e+06, over cnt = 56(0%), over = 63, worst = 3
PHY-1002 : len = 1.40783e+06, over cnt = 54(0%), over = 61, worst = 3
PHY-1001 : End global iterations;  0.609088s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (112.9%)

PHY-1001 : Congestion index: top1 = 61.25, top5 = 50.63, top10 = 45.63, top15 = 41.25.
PHY-3001 : End congestion estimation;  1.131416s wall, 1.187500s user + 0.015625s system = 1.203125s CPU (106.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8359 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.474335s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (102.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00436936
PHY-3002 : Step(3716): len = 635927, overlap = 2.03125
PHY-3002 : Step(3717): len = 635927, overlap = 2.03125
PHY-3001 : Final: Len = 635927, Over = 2.03125
PHY-3001 : End incremental placement;  4.813043s wall, 5.562500s user + 0.140625s system = 5.703125s CPU (118.5%)

OPT-1001 : End high-fanout net optimization;  7.474726s wall, 9.031250s user + 0.156250s system = 9.187500s CPU (122.9%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.41043e+06, over cnt = 401(1%), over = 488, worst = 3
PHY-1002 : len = 1.4124e+06, over cnt = 240(0%), over = 279, worst = 3
PHY-1002 : len = 1.41127e+06, over cnt = 144(0%), over = 167, worst = 3
PHY-1002 : len = 1.41081e+06, over cnt = 110(0%), over = 128, worst = 3
PHY-1002 : len = 1.40977e+06, over cnt = 89(0%), over = 106, worst = 3
PHY-1001 : End global iterations;  0.975386s wall, 1.656250s user + 0.015625s system = 1.671875s CPU (171.4%)

PHY-1001 : Congestion index: top1 = 60.63, top5 = 51.25, top10 = 45.63, top15 = 41.25.
OPT-1001 : End congestion update;  1.564339s wall, 2.250000s user + 0.015625s system = 2.265625s CPU (144.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8359 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.401895s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (97.2%)

OPT-1001 : Start: WNS 969 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 1734 TNS 0 NUM_FEPS 0 with 14 cells processed and 3321 slack improved
OPT-1001 : Iter 2: improved WNS 2134 TNS 0 NUM_FEPS 0 with 23 cells processed and 5602 slack improved
OPT-1001 : Iter 3: improved WNS 2291 TNS 0 NUM_FEPS 0 with 15 cells processed and 3650 slack improved
OPT-1001 : Iter 4: improved WNS 2444 TNS 0 NUM_FEPS 0 with 18 cells processed and 3650 slack improved
OPT-1001 : Iter 5: improved WNS 2444 TNS 0 NUM_FEPS 0 with 16 cells processed and 3623 slack improved
OPT-1001 : Iter 6: improved WNS 2444 TNS 0 NUM_FEPS 0 with 17 cells processed and 4391 slack improved
OPT-1001 : Iter 7: improved WNS 2444 TNS 0 NUM_FEPS 0 with 14 cells processed and 3869 slack improved
OPT-1001 : Iter 8: improved WNS 2444 TNS 0 NUM_FEPS 0 with 7 cells processed and 1153 slack improved
OPT-1001 : End global optimization;  3.670134s wall, 4.406250s user + 0.015625s system = 4.421875s CPU (120.5%)

OPT-1001 : End physical optimization;  11.157105s wall, 13.531250s user + 0.171875s system = 13.703125s CPU (122.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5927 LUT to BLE ...
SYN-4008 : Packed 5927 LUT and 711 SEQ to BLE.
SYN-4003 : Packing 1028 remaining SEQ's ...
SYN-4005 : Packed 983 SEQ with LUT/SLICE
SYN-4006 : 4240 single LUT's are left
SYN-4006 : 45 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5972/6228 primitive instances ...
PHY-3001 : End packing;  1.132599s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (99.3%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3740 instances
RUN-1001 : 1815 mslices, 1815 lslices, 64 pads, 35 brams, 3 dsps
RUN-1001 : There are total 7879 nets
RUN-1001 : 3151 nets have 2 pins
RUN-1001 : 3374 nets have [3 - 5] pins
RUN-1001 : 760 nets have [6 - 10] pins
RUN-1001 : 311 nets have [11 - 20] pins
RUN-1001 : 280 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 3738 instances, 3630 slices, 20 macros(145 instances: 90 mslices 55 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : After packing: Len = 661537, Over = 30.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.46042e+06, over cnt = 378(1%), over = 435, worst = 2
PHY-1002 : len = 1.46165e+06, over cnt = 259(0%), over = 290, worst = 2
PHY-1002 : len = 1.46066e+06, over cnt = 139(0%), over = 155, worst = 2
PHY-1002 : len = 1.45735e+06, over cnt = 88(0%), over = 97, worst = 2
PHY-1002 : len = 1.45601e+06, over cnt = 65(0%), over = 72, worst = 2
PHY-1001 : End global iterations;  1.011839s wall, 1.718750s user + 0.046875s system = 1.765625s CPU (174.5%)

PHY-1001 : Congestion index: top1 = 63.13, top5 = 53.13, top10 = 46.88, top15 = 43.13.
PHY-3001 : End congestion estimation;  2.788554s wall, 3.515625s user + 0.046875s system = 3.562500s CPU (127.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7833 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.507943s wall, 0.656250s user + 0.046875s system = 0.703125s CPU (138.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000212225
PHY-3002 : Step(3718): len = 639653, overlap = 35
PHY-3002 : Step(3719): len = 626620, overlap = 37
PHY-3002 : Step(3720): len = 617130, overlap = 42.25
PHY-3002 : Step(3721): len = 607185, overlap = 45.25
PHY-3002 : Step(3722): len = 599628, overlap = 51.5
PHY-3002 : Step(3723): len = 591838, overlap = 58.75
PHY-3002 : Step(3724): len = 584824, overlap = 62.25
PHY-3002 : Step(3725): len = 578600, overlap = 66.5
PHY-3002 : Step(3726): len = 572213, overlap = 71.75
PHY-3002 : Step(3727): len = 565085, overlap = 75.5
PHY-3002 : Step(3728): len = 559341, overlap = 76
PHY-3002 : Step(3729): len = 555162, overlap = 82.5
PHY-3002 : Step(3730): len = 549249, overlap = 77.75
PHY-3002 : Step(3731): len = 546867, overlap = 80.75
PHY-3002 : Step(3732): len = 544418, overlap = 80.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00042445
PHY-3002 : Step(3733): len = 560908, overlap = 58.75
PHY-3002 : Step(3734): len = 565032, overlap = 56.25
PHY-3002 : Step(3735): len = 569966, overlap = 54.25
PHY-3002 : Step(3736): len = 575578, overlap = 50.5
PHY-3002 : Step(3737): len = 581282, overlap = 46.25
PHY-3002 : Step(3738): len = 585427, overlap = 44.25
PHY-3002 : Step(3739): len = 590234, overlap = 41
PHY-3002 : Step(3740): len = 596069, overlap = 38.75
PHY-3002 : Step(3741): len = 599159, overlap = 37
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0008489
PHY-3002 : Step(3742): len = 610831, overlap = 28.5
PHY-3002 : Step(3743): len = 613509, overlap = 28.5
PHY-3002 : Step(3744): len = 618449, overlap = 28.5
PHY-3002 : Step(3745): len = 624127, overlap = 29
PHY-3002 : Step(3746): len = 628319, overlap = 26.75
PHY-3002 : Step(3747): len = 630678, overlap = 27.75
PHY-3002 : Step(3748): len = 633513, overlap = 23.25
PHY-3002 : Step(3749): len = 635783, overlap = 23.5
PHY-3002 : Step(3750): len = 636589, overlap = 23.25
PHY-3002 : Step(3751): len = 639086, overlap = 22.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00167976
PHY-3002 : Step(3752): len = 647622, overlap = 17.5
PHY-3002 : Step(3753): len = 649627, overlap = 13.75
PHY-3002 : Step(3754): len = 653512, overlap = 14.75
PHY-3002 : Step(3755): len = 657339, overlap = 13.25
PHY-3002 : Step(3756): len = 659386, overlap = 12.25
PHY-3002 : Step(3757): len = 661405, overlap = 13
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00313753
PHY-3002 : Step(3758): len = 665636, overlap = 12.25
PHY-3002 : Step(3759): len = 668710, overlap = 12.75
PHY-3002 : Step(3760): len = 671642, overlap = 11.25
PHY-3002 : Step(3761): len = 673582, overlap = 10.5
PHY-3002 : Step(3762): len = 675541, overlap = 11.75
PHY-3002 : Step(3763): len = 677464, overlap = 10.75
PHY-3002 : Step(3764): len = 678695, overlap = 12.75
PHY-3002 : Step(3765): len = 679503, overlap = 12.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00572779
PHY-3002 : Step(3766): len = 682309, overlap = 13.5
PHY-3002 : Step(3767): len = 684062, overlap = 12.75
PHY-3002 : Step(3768): len = 685847, overlap = 12.5
PHY-3002 : Step(3769): len = 687318, overlap = 11.75
PHY-3002 : Step(3770): len = 688787, overlap = 11.25
PHY-3002 : Step(3771): len = 689947, overlap = 11.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00926756
PHY-3002 : Step(3772): len = 691760, overlap = 11.25
PHY-3002 : Step(3773): len = 693149, overlap = 9.75
PHY-3002 : Step(3774): len = 694595, overlap = 10.25
PHY-3002 : Step(3775): len = 695708, overlap = 10.5
PHY-3002 : Step(3776): len = 696670, overlap = 9
PHY-3002 : Step(3777): len = 697390, overlap = 8.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  3.285145s wall, 3.250000s user + 2.296875s system = 5.546875s CPU (168.8%)

PHY-3001 : Trial Legalized: Len = 708049
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.58238e+06, over cnt = 364(1%), over = 432, worst = 4
PHY-1002 : len = 1.58343e+06, over cnt = 250(0%), over = 296, worst = 4
PHY-1002 : len = 1.58254e+06, over cnt = 165(0%), over = 200, worst = 4
PHY-1002 : len = 1.57869e+06, over cnt = 105(0%), over = 131, worst = 4
PHY-1002 : len = 1.5739e+06, over cnt = 79(0%), over = 94, worst = 3
PHY-1001 : End global iterations;  1.065297s wall, 1.781250s user + 0.031250s system = 1.812500s CPU (170.1%)

PHY-1001 : Congestion index: top1 = 66.88, top5 = 58.75, top10 = 50.00, top15 = 45.00.
PHY-3001 : End congestion estimation;  1.737145s wall, 2.468750s user + 0.046875s system = 2.515625s CPU (144.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7833 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.497760s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (97.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000538696
PHY-3002 : Step(3778): len = 677717, overlap = 10.25
PHY-3002 : Step(3779): len = 666047, overlap = 11.75
PHY-3002 : Step(3780): len = 654954, overlap = 11.75
PHY-3002 : Step(3781): len = 647696, overlap = 14.25
PHY-3002 : Step(3782): len = 640996, overlap = 18.75
PHY-3002 : Step(3783): len = 636467, overlap = 21
PHY-3002 : Step(3784): len = 629802, overlap = 23.25
PHY-3002 : Step(3785): len = 626959, overlap = 22.75
PHY-3002 : Step(3786): len = 624571, overlap = 22
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.031650s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (98.7%)

PHY-3001 : Legalized: Len = 632558, Over = 0
PHY-3001 : Spreading special nets. 10 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.020135s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (77.6%)

PHY-3001 : 13 instances has been re-located, deltaX = 3, deltaY = 7, maxDist = 1.
PHY-3001 : Final: Len = 632626, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.4245e+06, over cnt = 404(1%), over = 455, worst = 3
PHY-1002 : len = 1.4257e+06, over cnt = 243(0%), over = 270, worst = 3
PHY-1002 : len = 1.42597e+06, over cnt = 176(0%), over = 197, worst = 2
PHY-1002 : len = 1.42259e+06, over cnt = 104(0%), over = 118, worst = 2
PHY-1002 : len = 1.42106e+06, over cnt = 73(0%), over = 84, worst = 2
PHY-1001 : End global iterations;  0.971930s wall, 1.625000s user + 0.046875s system = 1.671875s CPU (172.0%)

PHY-1001 : Congestion index: top1 = 71.88, top5 = 60.00, top10 = 51.25, top15 = 45.63.
PHY-1001 : End incremental global routing;  1.629151s wall, 2.265625s user + 0.046875s system = 2.312500s CPU (141.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7833 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.472803s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (102.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.087170s wall, 3.734375s user + 0.046875s system = 3.781250s CPU (122.5%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.4245e+06, over cnt = 404(1%), over = 455, worst = 3
PHY-1002 : len = 1.4257e+06, over cnt = 243(0%), over = 270, worst = 3
PHY-1002 : len = 1.42597e+06, over cnt = 176(0%), over = 197, worst = 2
PHY-1002 : len = 1.42259e+06, over cnt = 104(0%), over = 118, worst = 2
PHY-1002 : len = 1.42106e+06, over cnt = 73(0%), over = 84, worst = 2
PHY-1001 : End global iterations;  1.006190s wall, 1.703125s user + 0.000000s system = 1.703125s CPU (169.3%)

PHY-1001 : Congestion index: top1 = 71.88, top5 = 60.00, top10 = 51.25, top15 = 45.63.
OPT-1001 : End congestion update;  1.643615s wall, 2.343750s user + 0.015625s system = 2.359375s CPU (143.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7833 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.401226s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (105.1%)

OPT-1001 : Start: WNS 1505 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 64 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3668 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3738 instances, 3630 slices, 20 macros(145 instances: 90 mslices 55 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 634356, Over = 0
PHY-3001 : End spreading;  0.017903s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (87.3%)

PHY-3001 : Final: Len = 634356, Over = 0
PHY-3001 : End incremental legalization;  0.195347s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (112.0%)

OPT-1001 : Iter 1: improved WNS 2171 TNS 0 NUM_FEPS 0 with 8 cells processed and 707 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 64 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3668 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3738 instances, 3630 slices, 20 macros(145 instances: 90 mslices 55 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 635592, Over = 0
PHY-3001 : End spreading;  0.021929s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (71.3%)

PHY-3001 : Final: Len = 635592, Over = 0
PHY-3001 : End incremental legalization;  0.193859s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (104.8%)

OPT-1001 : Iter 2: improved WNS 2504 TNS 0 NUM_FEPS 0 with 8 cells processed and 2781 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 64 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3668 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3738 instances, 3630 slices, 20 macros(145 instances: 90 mslices 55 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 638646, Over = 0
PHY-3001 : End spreading;  0.016862s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 638646, Over = 0
PHY-3001 : End incremental legalization;  0.186758s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (133.9%)

OPT-1001 : Iter 3: improved WNS 2820 TNS 0 NUM_FEPS 0 with 15 cells processed and 2469 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 64 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3668 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3738 instances, 3630 slices, 20 macros(145 instances: 90 mslices 55 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 640654, Over = 0
PHY-3001 : End spreading;  0.017733s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (88.1%)

PHY-3001 : Final: Len = 640654, Over = 0
PHY-3001 : End incremental legalization;  0.183890s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (161.4%)

OPT-1001 : Iter 4: improved WNS 2953 TNS 0 NUM_FEPS 0 with 12 cells processed and 3153 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 64 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3668 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3738 instances, 3630 slices, 20 macros(145 instances: 90 mslices 55 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 643842, Over = 0
PHY-3001 : End spreading;  0.019749s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (79.1%)

PHY-3001 : Final: Len = 643842, Over = 0
PHY-3001 : End incremental legalization;  0.224050s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (111.6%)

OPT-1001 : Iter 5: improved WNS 3120 TNS 0 NUM_FEPS 0 with 23 cells processed and 5136 slack improved
OPT-1001 : End path based optimization;  13.069099s wall, 14.218750s user + 0.140625s system = 14.359375s CPU (109.9%)

OPT-1001 : End physical optimization;  16.161749s wall, 17.953125s user + 0.187500s system = 18.140625s CPU (112.2%)

RUN-1003 : finish command "place" in  61.314212s wall, 104.265625s user + 11.500000s system = 115.765625s CPU (188.8%)

RUN-1004 : used memory is 1635 MB, reserved memory is 1833 MB, peak memory is 2062 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Utilization Statistics
#lut                     6877   out of  19600   35.09%
#reg                     1739   out of  19600    8.87%
#le                      6922
  #lut only              5183   out of   6922   74.88%
  #reg only                45   out of   6922    0.65%
  #lut&reg               1694   out of   6922   24.47%
#dsp                        3   out of     29   10.34%
#bram                      35   out of     64   54.69%
  #bram9k                  35
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       64   out of    188   34.04%
  #ireg                     0
  #oreg                     9
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn           INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO         INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
      SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
       en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
       en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR       OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS         OUTPUT        K12        LVCMOS33           8            NONE       OREG    
  LCD_DATA[15]      OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]      OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]      OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]      OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]      OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]      OUTPUT        K11        LVCMOS33           8            NONE       NONE    
   LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
   LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD         OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS         OUTPUT        H13        LVCMOS33           8            NONE       OREG    
     LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR         OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]         OUTPUT         L7        LVCMOS33           8            N/A        NONE    
     LED[6]         OUTPUT         K2        LVCMOS33           8            N/A        NONE    
     LED[5]         OUTPUT        R12        LVCMOS33           8            N/A        NONE    
     LED[4]         OUTPUT        N12        LVCMOS33           8            N/A        NONE    
     LED[3]         OUTPUT        M12        LVCMOS33           8            N/A        NONE    
     LED[2]         OUTPUT        P13        LVCMOS33           8            N/A        NONE    
     LED[1]         OUTPUT        R16        LVCMOS33           8            N/A        NONE    
     LED[0]         OUTPUT        P12        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL       OUTPUT         P7        LVCMOS33           8            NONE       OREG    
   QN_REF24MHz      OUTPUT         H1        LVCMOS33           8            N/A        NONE    
     Row[3]         OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     Row[2]         OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     Row[1]         OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     Row[0]         OUTPUT        E10        LVCMOS33           8            NONE       NONE    
     SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS         OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI        OUTPUT        F14        LVCMOS33           8            NONE       OREG    
      TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep          OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  led_test_mode     OUTPUT        B15        LVCMOS33           8            NONE       NONE    
      IO[7]          INOUT        F16        LVCMOS33           8           PULLUP      NONE    
      IO[6]          INOUT        E16        LVCMOS33           8           PULLUP      NONE    
      IO[5]          INOUT        E13        LVCMOS33           8           PULLUP      NONE    
      IO[4]          INOUT        C16        LVCMOS33           8           PULLUP      NONE    
      IO[3]          INOUT        C15        LVCMOS33           8           PULLUP      NONE    
      IO[2]          INOUT        B16        LVCMOS33           8           PULLUP      NONE    
      IO[1]          INOUT        H16        LVCMOS33           8            N/A        NONE    
      IO[0]          INOUT         E4        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA        INOUT         L8        LVCMOS33           8           PULLUP      OREG    
      SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6922  |6744   |133    |1748   |35     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3740 instances
RUN-1001 : 1815 mslices, 1815 lslices, 64 pads, 35 brams, 3 dsps
RUN-1001 : There are total 7879 nets
RUN-1001 : 3151 nets have 2 pins
RUN-1001 : 3374 nets have [3 - 5] pins
RUN-1001 : 760 nets have [6 - 10] pins
RUN-1001 : 311 nets have [11 - 20] pins
RUN-1001 : 280 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.4435e+06, over cnt = 457(1%), over = 520, worst = 3
PHY-1002 : len = 1.44467e+06, over cnt = 305(0%), over = 335, worst = 3
PHY-1002 : len = 1.43809e+06, over cnt = 165(0%), over = 179, worst = 2
PHY-1002 : len = 1.42538e+06, over cnt = 74(0%), over = 81, worst = 2
PHY-1002 : len = 1.3989e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.166438s wall, 1.937500s user + 0.031250s system = 1.968750s CPU (168.8%)

PHY-1001 : Congestion index: top1 = 70.63, top5 = 59.38, top10 = 51.88, top15 = 45.00.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7833 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 34 out of 7879 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7833 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 732 to 4
PHY-1001 : End pin swap;  0.422630s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (99.8%)

PHY-1001 : End global routing;  4.777611s wall, 5.546875s user + 0.031250s system = 5.578125s CPU (116.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 100856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.198177s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (102.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 123440, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End Routed; 0.437238s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (100.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 123296, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.011768s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (398.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 123296, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.005683s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 123296, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 3; 0.005896s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (265.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 123296, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 4; 0.006302s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (495.9%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 123296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 5; 0.005772s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 1.20635e+06, over cnt = 830(0%), over = 835, worst = 2
PHY-1001 : End Routed; 31.457947s wall, 50.593750s user + 0.515625s system = 51.109375s CPU (162.5%)

PHY-1001 : Update timing.....
PHY-1001 : 2418/7652(31%) critical/total net(s), WNS -3.450ns, TNS -857.836ns, False end point 591.
PHY-1001 : End update timing;  1.924688s wall, 1.937500s user + 0.000000s system = 1.937500s CPU (100.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.21262e+06, over cnt = 362(0%), over = 366, worst = 2
PHY-1001 : End DR Iter 1; 2.101924s wall, 2.562500s user + 0.015625s system = 2.578125s CPU (122.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.21527e+06, over cnt = 79(0%), over = 79, worst = 1
PHY-1001 : End DR Iter 2; 1.211305s wall, 1.531250s user + 0.015625s system = 1.546875s CPU (127.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.21618e+06, over cnt = 18(0%), over = 18, worst = 1
PHY-1001 : End DR Iter 3; 0.188881s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (115.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.2166e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.164775s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (113.8%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 1.2167e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.2167e+06
PHY-1001 : End DR Iter 5; 0.087253s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (107.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  42.316499s wall, 62.203125s user + 0.656250s system = 62.859375s CPU (148.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  47.929307s wall, 68.625000s user + 0.687500s system = 69.312500s CPU (144.6%)

RUN-1004 : used memory is 1638 MB, reserved memory is 1833 MB, peak memory is 2062 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Utilization Statistics
#lut                     6877   out of  19600   35.09%
#reg                     1739   out of  19600    8.87%
#le                      6922
  #lut only              5183   out of   6922   74.88%
  #reg only                45   out of   6922    0.65%
  #lut&reg               1694   out of   6922   24.47%
#dsp                        3   out of     29   10.34%
#bram                      35   out of     64   54.69%
  #bram9k                  35
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       64   out of    188   34.04%
  #ireg                     0
  #oreg                     9
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       7   out of     16   43.75%


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn           INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO         INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
      SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
       en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
       en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR       OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS         OUTPUT        K12        LVCMOS33           8            NONE       OREG    
  LCD_DATA[15]      OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]      OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]      OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]      OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]      OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]      OUTPUT        K11        LVCMOS33           8            NONE       NONE    
   LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
   LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD         OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS         OUTPUT        H13        LVCMOS33           8            NONE       OREG    
     LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR         OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]         OUTPUT         L7        LVCMOS33           8            N/A        NONE    
     LED[6]         OUTPUT         K2        LVCMOS33           8            N/A        NONE    
     LED[5]         OUTPUT        R12        LVCMOS33           8            N/A        NONE    
     LED[4]         OUTPUT        N12        LVCMOS33           8            N/A        NONE    
     LED[3]         OUTPUT        M12        LVCMOS33           8            N/A        NONE    
     LED[2]         OUTPUT        P13        LVCMOS33           8            N/A        NONE    
     LED[1]         OUTPUT        R16        LVCMOS33           8            N/A        NONE    
     LED[0]         OUTPUT        P12        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL       OUTPUT         P7        LVCMOS33           8            NONE       OREG    
   QN_REF24MHz      OUTPUT         H1        LVCMOS33           8            N/A        NONE    
     Row[3]         OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     Row[2]         OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     Row[1]         OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     Row[0]         OUTPUT        E10        LVCMOS33           8            NONE       NONE    
     SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS         OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI        OUTPUT        F14        LVCMOS33           8            NONE       OREG    
      TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep          OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  led_test_mode     OUTPUT        B15        LVCMOS33           8            NONE       NONE    
      IO[7]          INOUT        F16        LVCMOS33           8           PULLUP      NONE    
      IO[6]          INOUT        E16        LVCMOS33           8           PULLUP      NONE    
      IO[5]          INOUT        E13        LVCMOS33           8           PULLUP      NONE    
      IO[4]          INOUT        C16        LVCMOS33           8           PULLUP      NONE    
      IO[3]          INOUT        C15        LVCMOS33           8           PULLUP      NONE    
      IO[2]          INOUT        B16        LVCMOS33           8           PULLUP      NONE    
      IO[1]          INOUT        H16        LVCMOS33           8            N/A        NONE    
      IO[0]          INOUT         E4        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA        INOUT         L8        LVCMOS33           8           PULLUP      OREG    
      SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6922  |6744   |133    |1748   |35     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       3085  
    #2         2       2054  
    #3         3       849   
    #4         4       470   
    #5        5-10     821   
    #6       11-50     509   
    #7       51-100     17   
  Average     3.78           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  3.338157s wall, 3.296875s user + 0.046875s system = 3.343750s CPU (100.2%)

RUN-1004 : used memory is 1638 MB, reserved memory is 1833 MB, peak memory is 2062 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 38927, tnet num: 7833, tinst num: 3738, tnode num: 43895, tedge num: 65801.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.251660s wall, 1.265625s user + 0.015625s system = 1.281250s CPU (102.4%)

RUN-1004 : used memory is 1638 MB, reserved memory is 1833 MB, peak memory is 2062 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_gclk_net will be merged with clock keyboard/scan_clk
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 7833 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 7 (5 unconstrainted).
TMR-5009 WARNING: No clock constraint on 5 clock net(s): 
	LED_Interface/light_clk
	Pwm_CLK
	QN_REF24MHz_pad
	keyboard/scan_clk
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  2.342697s wall, 2.343750s user + 0.015625s system = 2.359375s CPU (100.7%)

RUN-1004 : used memory is 1953 MB, reserved memory is 2149 MB, peak memory is 2062 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:111100110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3740
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7879, pip num: 95296
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 3017 valid insts, and 251998 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:111100110000000000000000" in  12.676749s wall, 92.140625s user + 0.156250s system = 92.296875s CPU (728.1%)

RUN-1004 : used memory is 1980 MB, reserved memory is 2177 MB, peak memory is 2095 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1325, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.480253s wall, 1.453125s user + 0.015625s system = 1.468750s CPU (99.2%)

RUN-1004 : used memory is 2077 MB, reserved memory is 2278 MB, peak memory is 2095 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.182943s wall, 0.203125s user + 0.046875s system = 0.250000s CPU (3.5%)

RUN-1004 : used memory is 2107 MB, reserved memory is 2309 MB, peak memory is 2107 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.146050s wall, 1.781250s user + 0.125000s system = 1.906250s CPU (20.8%)

RUN-1004 : used memory is 2065 MB, reserved memory is 2267 MB, peak memory is 2107 MB
GUI-1001 : Download success!
