// Seed: 3463382360
module module_0 (
    input  id_0,
    input  id_1,
    output id_2,
    input  id_3,
    input  id_4
);
  reg   id_5 = 1;
  logic id_6;
  assign id_6 = 1;
  logic id_7;
  if (id_0) begin
    defparam id_8.id_9 = 1;
    assign id_9 = id_9;
    assign id_7 = 1 + 1;
  end
  reg id_10;
  for (id_11 = 1; id_10; id_10 = id_3) reg id_12;
  for (id_13 = id_5; id_10; id_5 = 1) begin
    always begin
      id_13 = id_5;
    end
  end
  logic id_14;
  initial begin
    if (1'h0 & "") id_10 <= 1 - 1;
  end
  for (id_15 = id_14; 1; id_5 = 1'b0) begin
    logic id_16 = 1;
    assign id_16 = 1;
    logic id_17;
    defparam id_18.id_19 = id_15;
    always begin
      id_12 <= 1;
    end
    assign id_13 = 1'b0;
    logic id_20;
  end
  logic id_21;
  type_31(
      1, 1'b0, id_11
  );
endmodule
