Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/cpu_top_level_tb_isim_beh.exe -prj C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/cpu_top_level_tb_beh.prj cpu_top_level_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/register.vhd" into library work
Parsing VHDL file "C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/MicroprocessorMisc.vhd" into library work
Parsing VHDL file "C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/DependencyDetector.vhd" into library work
Parsing VHDL file "C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/demo_rom.vhd" into library work
Parsing VHDL file "C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/writeback.vhd" into library work
Parsing VHDL file "C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/memory.vhd" into library work
Parsing VHDL file "C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/instruction_fetch.vhd" into library work
Parsing VHDL file "C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/control.vhd" into library work
Parsing VHDL file "C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/ALU.vhd" into library work
Parsing VHDL file "C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/cpu_top_level.vhd" into library work
Parsing VHDL file "C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/cpu_top_level_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package microprocessormisc
Compiling package vcomponents
Compiling architecture bhv of entity ROM_VHDL [rom_vhdl_default]
Compiling architecture behavioral of entity instruction_fetch [instruction_fetch_default]
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioural of entity register_file [register_file_default]
Compiling architecture behavioral of entity DependencyDetector [dependencydetector_default]
Compiling architecture behavioral of entity Control [control_default]
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavioral of entity memory [memory_default]
Compiling architecture behavioral of entity writeback [writeback_default]
Compiling architecture behavioral of entity cpu_top_level [cpu_top_level_default]
Compiling architecture behavior of entity cpu_top_level_tb
Time Resolution for simulation is 1ps.
Waiting for 5 sub-compilation(s) to finish...
Compiled 26 VHDL Units
Built simulation executable C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/cpu_top_level_tb_isim_beh.exe
Fuse Memory Usage: 48640 KB
Fuse CPU Usage: 859 ms
