Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu May 11 08:51:33 2023
| Host         : edabknam-Precision-3650-Tower running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file xilinx_kc705_timing.rpt
| Design       : xilinx_kc705
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
----------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 71 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 122 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.175        0.000                      0                76872        0.054        0.000                      0                76872        0.264        0.000                       0                 20922  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
clk200_p                   {0.000 2.500}        5.000           200.000         
  builder_basesoc_mmcm_fb  {0.000 2.500}        5.000           200.000         
  main_crg_clkout0         {0.000 4.000}        8.000           125.000         
  main_crg_clkout1         {0.000 1.000}        2.000           500.000         
  main_crg_clkout2         {0.000 2.500}        5.000           200.000         
  main_s7mmcm_clkout       {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk200_p                         4.080        0.000                      0                    7        0.108        0.000                      0                    7        1.100        0.000                       0                    10  
  builder_basesoc_mmcm_fb                                                                                                                                                    3.929        0.000                       0                     2  
  main_crg_clkout0               0.175        0.000                      0                38404        0.054        0.000                      0                38404        3.232        0.000                       0                 10772  
  main_crg_clkout1                                                                                                                                                           0.591        0.000                       0                   237  
  main_crg_clkout2               1.596        0.000                      0                   14        0.108        0.000                      0                   14        0.264        0.000                       0                    12  
  main_s7mmcm_clkout             0.231        0.000                      0                38281        0.098        0.000                      0                38281        4.232        0.000                       0                  9889  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  main_crg_clkout0   main_crg_clkout0         0.186        0.000                      0                  166        0.975        0.000                      0                  166  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk200_p
  To Clock:  clk200_p

Setup :            0  Failing Endpoints,  Worst Slack        4.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.080ns  (required time - arrival time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.204ns (29.930%)  route 0.478ns (70.070%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.655ns = ( 9.655 - 5.000 ) 
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.716     5.014    main_crg_clkin
    SLICE_X77Y24         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y24         FDCE (Prop_fdce_C_Q)         0.204     5.218 r  FDCE_5/Q
                         net (fo=1, routed)           0.478     5.695    builder_basesoc_reset5
    SLICE_X81Y21         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.596     9.655    main_crg_clkin
    SLICE_X81Y21         FDCE                                         r  FDCE_6/C
                         clock pessimism              0.257     9.913    
                         clock uncertainty           -0.035     9.877    
    SLICE_X81Y21         FDCE (Setup_fdce_C_D)       -0.102     9.775    FDCE_6
  -------------------------------------------------------------------
                         required time                          9.775    
                         arrival time                          -5.695    
  -------------------------------------------------------------------
                         slack                                  4.080    

Slack (MET) :             4.316ns  (required time - arrival time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.223ns (35.412%)  route 0.407ns (64.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.642ns = ( 9.642 - 5.000 ) 
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.716     5.014    main_crg_clkin
    SLICE_X77Y24         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y24         FDCE (Prop_fdce_C_Q)         0.223     5.237 r  FDCE_3/Q
                         net (fo=1, routed)           0.407     5.643    builder_basesoc_reset3
    SLICE_X77Y24         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.583     9.642    main_crg_clkin
    SLICE_X77Y24         FDCE                                         r  FDCE_4/C
                         clock pessimism              0.371    10.014    
                         clock uncertainty           -0.035     9.978    
    SLICE_X77Y24         FDCE (Setup_fdce_C_D)       -0.019     9.959    FDCE_4
  -------------------------------------------------------------------
                         required time                          9.959    
                         arrival time                          -5.643    
  -------------------------------------------------------------------
                         slack                                  4.316    

Slack (MET) :             4.349ns  (required time - arrival time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.223ns (38.117%)  route 0.362ns (61.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.655ns = ( 9.655 - 5.000 ) 
    Source Clock Delay      (SCD):    5.028ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.730     5.028    main_crg_clkin
    SLICE_X81Y21         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y21         FDCE (Prop_fdce_C_Q)         0.223     5.251 r  FDCE_6/Q
                         net (fo=1, routed)           0.362     5.613    builder_basesoc_reset6
    SLICE_X81Y21         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.596     9.655    main_crg_clkin
    SLICE_X81Y21         FDCE                                         r  FDCE_7/C
                         clock pessimism              0.372    10.028    
                         clock uncertainty           -0.035     9.992    
    SLICE_X81Y21         FDCE (Setup_fdce_C_D)       -0.031     9.961    FDCE_7
  -------------------------------------------------------------------
                         required time                          9.961    
                         arrival time                          -5.613    
  -------------------------------------------------------------------
                         slack                                  4.349    

Slack (MET) :             4.391ns  (required time - arrival time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.223ns (40.210%)  route 0.332ns (59.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.642ns = ( 9.642 - 5.000 ) 
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.716     5.014    main_crg_clkin
    SLICE_X77Y24         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y24         FDCE (Prop_fdce_C_Q)         0.223     5.237 r  FDCE_2/Q
                         net (fo=1, routed)           0.332     5.568    builder_basesoc_reset2
    SLICE_X77Y24         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.583     9.642    main_crg_clkin
    SLICE_X77Y24         FDCE                                         r  FDCE_3/C
                         clock pessimism              0.371    10.014    
                         clock uncertainty           -0.035     9.978    
    SLICE_X77Y24         FDCE (Setup_fdce_C_D)       -0.019     9.959    FDCE_3
  -------------------------------------------------------------------
                         required time                          9.959    
                         arrival time                          -5.568    
  -------------------------------------------------------------------
                         slack                                  4.391    

Slack (MET) :             4.501ns  (required time - arrival time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.223ns (50.199%)  route 0.221ns (49.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.642ns = ( 9.642 - 5.000 ) 
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.716     5.014    main_crg_clkin
    SLICE_X77Y24         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y24         FDCE (Prop_fdce_C_Q)         0.223     5.237 r  FDCE_4/Q
                         net (fo=1, routed)           0.221     5.458    builder_basesoc_reset4
    SLICE_X77Y24         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.583     9.642    main_crg_clkin
    SLICE_X77Y24         FDCE                                         r  FDCE_5/C
                         clock pessimism              0.371    10.014    
                         clock uncertainty           -0.035     9.978    
    SLICE_X77Y24         FDCE (Setup_fdce_C_D)       -0.019     9.959    FDCE_5
  -------------------------------------------------------------------
                         required time                          9.959    
                         arrival time                          -5.458    
  -------------------------------------------------------------------
                         slack                                  4.501    

Slack (MET) :             4.568ns  (required time - arrival time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.204ns (67.178%)  route 0.100ns (32.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.642ns = ( 9.642 - 5.000 ) 
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.716     5.014    main_crg_clkin
    SLICE_X77Y24         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y24         FDCE (Prop_fdce_C_Q)         0.204     5.218 r  FDCE_1/Q
                         net (fo=1, routed)           0.100     5.317    builder_basesoc_reset1
    SLICE_X77Y24         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.583     9.642    main_crg_clkin
    SLICE_X77Y24         FDCE                                         r  FDCE_2/C
                         clock pessimism              0.371    10.014    
                         clock uncertainty           -0.035     9.978    
    SLICE_X77Y24         FDCE (Setup_fdce_C_D)       -0.093     9.885    FDCE_2
  -------------------------------------------------------------------
                         required time                          9.885    
                         arrival time                          -5.317    
  -------------------------------------------------------------------
                         slack                                  4.568    

Slack (MET) :             4.621ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.223ns (66.790%)  route 0.111ns (33.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.642ns = ( 9.642 - 5.000 ) 
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.716     5.014    main_crg_clkin
    SLICE_X77Y24         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y24         FDCE (Prop_fdce_C_Q)         0.223     5.237 r  FDCE/Q
                         net (fo=1, routed)           0.111     5.348    builder_basesoc_reset0
    SLICE_X77Y24         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.583     9.642    main_crg_clkin
    SLICE_X77Y24         FDCE                                         r  FDCE_1/C
                         clock pessimism              0.371    10.014    
                         clock uncertainty           -0.035     9.978    
    SLICE_X77Y24         FDCE (Setup_fdce_C_D)       -0.010     9.968    FDCE_1
  -------------------------------------------------------------------
                         required time                          9.968    
                         arrival time                          -5.348    
  -------------------------------------------------------------------
                         slack                                  4.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.593ns
    Source Clock Delay      (SCD):    2.179ns
    Clock Pessimism Removal (CPR):    0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.682     2.179    main_crg_clkin
    SLICE_X77Y24         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y24         FDCE (Prop_fdce_C_Q)         0.100     2.279 r  FDCE/Q
                         net (fo=1, routed)           0.055     2.334    builder_basesoc_reset0
    SLICE_X77Y24         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.939     2.593    main_crg_clkin
    SLICE_X77Y24         FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.413     2.179    
    SLICE_X77Y24         FDCE (Hold_fdce_C_D)         0.047     2.226    FDCE_1
  -------------------------------------------------------------------
                         required time                         -2.226    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.091ns (27.610%)  route 0.239ns (72.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    2.179ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.682     2.179    main_crg_clkin
    SLICE_X77Y24         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y24         FDCE (Prop_fdce_C_Q)         0.091     2.270 r  FDCE_5/Q
                         net (fo=1, routed)           0.239     2.509    builder_basesoc_reset5
    SLICE_X81Y21         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.946     2.600    main_crg_clkin
    SLICE_X81Y21         FDCE                                         r  FDCE_6/C
                         clock pessimism             -0.224     2.375    
    SLICE_X81Y21         FDCE (Hold_fdce_C_D)         0.004     2.379    FDCE_6
  -------------------------------------------------------------------
                         required time                         -2.379    
                         arrival time                           2.509    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.091ns (64.233%)  route 0.051ns (35.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.593ns
    Source Clock Delay      (SCD):    2.179ns
    Clock Pessimism Removal (CPR):    0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.682     2.179    main_crg_clkin
    SLICE_X77Y24         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y24         FDCE (Prop_fdce_C_Q)         0.091     2.270 r  FDCE_1/Q
                         net (fo=1, routed)           0.051     2.321    builder_basesoc_reset1
    SLICE_X77Y24         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.939     2.593    main_crg_clkin
    SLICE_X77Y24         FDCE                                         r  FDCE_2/C
                         clock pessimism             -0.413     2.179    
    SLICE_X77Y24         FDCE (Hold_fdce_C_D)        -0.006     2.173    FDCE_2
  -------------------------------------------------------------------
                         required time                         -2.173    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.593ns
    Source Clock Delay      (SCD):    2.179ns
    Clock Pessimism Removal (CPR):    0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.682     2.179    main_crg_clkin
    SLICE_X77Y24         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y24         FDCE (Prop_fdce_C_Q)         0.100     2.279 r  FDCE_4/Q
                         net (fo=1, routed)           0.107     2.387    builder_basesoc_reset4
    SLICE_X77Y24         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.939     2.593    main_crg_clkin
    SLICE_X77Y24         FDCE                                         r  FDCE_5/C
                         clock pessimism             -0.413     2.179    
    SLICE_X77Y24         FDCE (Hold_fdce_C_D)         0.044     2.223    FDCE_5
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.387    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.522%)  route 0.160ns (61.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.593ns
    Source Clock Delay      (SCD):    2.179ns
    Clock Pessimism Removal (CPR):    0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.682     2.179    main_crg_clkin
    SLICE_X77Y24         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y24         FDCE (Prop_fdce_C_Q)         0.100     2.279 r  FDCE_2/Q
                         net (fo=1, routed)           0.160     2.439    builder_basesoc_reset2
    SLICE_X77Y24         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.939     2.593    main_crg_clkin
    SLICE_X77Y24         FDCE                                         r  FDCE_3/C
                         clock pessimism             -0.413     2.179    
    SLICE_X77Y24         FDCE (Hold_fdce_C_D)         0.041     2.220    FDCE_3
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.100ns (35.331%)  route 0.183ns (64.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    2.186ns
    Clock Pessimism Removal (CPR):    0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.689     2.186    main_crg_clkin
    SLICE_X81Y21         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y21         FDCE (Prop_fdce_C_Q)         0.100     2.286 r  FDCE_6/Q
                         net (fo=1, routed)           0.183     2.469    builder_basesoc_reset6
    SLICE_X81Y21         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.946     2.600    main_crg_clkin
    SLICE_X81Y21         FDCE                                         r  FDCE_7/C
                         clock pessimism             -0.413     2.186    
    SLICE_X81Y21         FDCE (Hold_fdce_C_D)         0.038     2.224    FDCE_7
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.100ns (31.276%)  route 0.220ns (68.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.593ns
    Source Clock Delay      (SCD):    2.179ns
    Clock Pessimism Removal (CPR):    0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.682     2.179    main_crg_clkin
    SLICE_X77Y24         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y24         FDCE (Prop_fdce_C_Q)         0.100     2.279 r  FDCE_3/Q
                         net (fo=1, routed)           0.220     2.499    builder_basesoc_reset3
    SLICE_X77Y24         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.939     2.593    main_crg_clkin
    SLICE_X77Y24         FDCE                                         r  FDCE_4/C
                         clock pessimism             -0.413     2.179    
    SLICE_X77Y24         FDCE (Hold_fdce_C_D)         0.043     2.222    FDCE_4
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.499    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk200_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk200_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.409         5.000       3.592      BUFGCTRL_X0Y4    IBUFDS_n_0_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Min Period        n/a     FDCE/C             n/a            0.750         5.000       4.250      SLICE_X77Y24     FDCE_1/C
Min Period        n/a     FDCE/C             n/a            0.750         5.000       4.250      SLICE_X77Y24     FDCE_5/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X77Y24     FDCE/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X77Y24     FDCE_2/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X77Y24     FDCE_3/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X77Y24     FDCE_4/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X81Y21     FDCE_6/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X81Y21     FDCE_7/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Slow    FDCE/C             n/a            0.400         2.500       2.100      SLICE_X77Y24     FDCE_1/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         2.500       2.100      SLICE_X77Y24     FDCE_5/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         2.500       2.100      SLICE_X77Y24     FDCE_1/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         2.500       2.100      SLICE_X77Y24     FDCE_5/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X77Y24     FDCE/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X77Y24     FDCE_2/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X77Y24     FDCE_3/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X77Y24     FDCE_4/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X81Y21     FDCE_6/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X81Y21     FDCE_7/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X77Y24     FDCE/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X77Y24     FDCE/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X77Y24     FDCE_1/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X77Y24     FDCE_1/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X77Y24     FDCE_2/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X77Y24     FDCE_2/C



---------------------------------------------------------------------------------------------------
From Clock:  builder_basesoc_mmcm_fb
  To Clock:  builder_basesoc_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         builder_basesoc_mmcm_fb
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MMCME2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout0
  To Clock:  main_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_222_224/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.676ns  (logic 0.223ns (2.905%)  route 7.453ns (97.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.916ns = ( 16.916 - 8.000 ) 
    Source Clock Delay      (SCD):    9.514ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10770, routed)       1.641     9.514    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/out
    SLICE_X127Y50        FDCE                                         r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y50        FDCE (Prop_fdce_C_Q)         0.223     9.737 r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[2]/Q
                         net (fo=641, routed)         7.453    17.189    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_222_224/ADDRD2
    SLICE_X70Y29         RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_222_224/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10770, routed)       1.589    16.916    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_222_224/WCLK
    SLICE_X70Y29         RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_222_224/RAMA/CLK
                         clock pessimism              0.562    17.479    
                         clock uncertainty           -0.064    17.414    
    SLICE_X70Y29         RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.050    17.364    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_222_224/RAMA
  -------------------------------------------------------------------
                         required time                         17.364    
                         arrival time                         -17.189    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_222_224/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.676ns  (logic 0.223ns (2.905%)  route 7.453ns (97.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.916ns = ( 16.916 - 8.000 ) 
    Source Clock Delay      (SCD):    9.514ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10770, routed)       1.641     9.514    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/out
    SLICE_X127Y50        FDCE                                         r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y50        FDCE (Prop_fdce_C_Q)         0.223     9.737 r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[2]/Q
                         net (fo=641, routed)         7.453    17.189    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_222_224/ADDRD2
    SLICE_X70Y29         RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_222_224/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10770, routed)       1.589    16.916    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_222_224/WCLK
    SLICE_X70Y29         RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_222_224/RAMB/CLK
                         clock pessimism              0.562    17.479    
                         clock uncertainty           -0.064    17.414    
    SLICE_X70Y29         RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.050    17.364    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_222_224/RAMB
  -------------------------------------------------------------------
                         required time                         17.364    
                         arrival time                         -17.189    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_222_224/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.676ns  (logic 0.223ns (2.905%)  route 7.453ns (97.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.916ns = ( 16.916 - 8.000 ) 
    Source Clock Delay      (SCD):    9.514ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10770, routed)       1.641     9.514    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/out
    SLICE_X127Y50        FDCE                                         r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y50        FDCE (Prop_fdce_C_Q)         0.223     9.737 r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[2]/Q
                         net (fo=641, routed)         7.453    17.189    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_222_224/ADDRD2
    SLICE_X70Y29         RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_222_224/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10770, routed)       1.589    16.916    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_222_224/WCLK
    SLICE_X70Y29         RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_222_224/RAMC/CLK
                         clock pessimism              0.562    17.479    
                         clock uncertainty           -0.064    17.414    
    SLICE_X70Y29         RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.050    17.364    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_222_224/RAMC
  -------------------------------------------------------------------
                         required time                         17.364    
                         arrival time                         -17.189    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_222_224/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.676ns  (logic 0.223ns (2.905%)  route 7.453ns (97.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.916ns = ( 16.916 - 8.000 ) 
    Source Clock Delay      (SCD):    9.514ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10770, routed)       1.641     9.514    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/out
    SLICE_X127Y50        FDCE                                         r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y50        FDCE (Prop_fdce_C_Q)         0.223     9.737 r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[2]/Q
                         net (fo=641, routed)         7.453    17.189    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_222_224/ADDRD2
    SLICE_X70Y29         RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_222_224/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10770, routed)       1.589    16.916    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_222_224/WCLK
    SLICE_X70Y29         RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_222_224/RAMD/CLK
                         clock pessimism              0.562    17.479    
                         clock uncertainty           -0.064    17.414    
    SLICE_X70Y29         RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.050    17.364    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_222_224/RAMD
  -------------------------------------------------------------------
                         required time                         17.364    
                         arrival time                         -17.189    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_basesoc_sdram_phaseinjector0_rddata_status_reg[64]/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.419ns  (logic 0.236ns (3.181%)  route 7.183ns (96.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.044ns = ( 17.044 - 8.000 ) 
    Source Clock Delay      (SCD):    9.555ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10770, routed)       1.682     9.555    sys_clk
    SLICE_X152Y75        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y75        FDPE (Prop_fdpe_C_Q)         0.236     9.791 r  FDPE_1/Q
                         net (fo=8718, routed)        7.183    16.974    sys_rst
    SLICE_X146Y23        FDRE                                         r  main_basesoc_sdram_phaseinjector0_rddata_status_reg[64]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10770, routed)       1.717    17.044    sys_clk
    SLICE_X146Y23        FDRE                                         r  main_basesoc_sdram_phaseinjector0_rddata_status_reg[64]/C
                         clock pessimism              0.562    17.607    
                         clock uncertainty           -0.064    17.542    
    SLICE_X146Y23        FDRE (Setup_fdre_C_R)       -0.384    17.158    main_basesoc_sdram_phaseinjector0_rddata_status_reg[64]
  -------------------------------------------------------------------
                         required time                         17.158    
                         arrival time                         -16.974    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_basesoc_sdram_phaseinjector2_rddata_status_reg[64]/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.419ns  (logic 0.236ns (3.181%)  route 7.183ns (96.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.044ns = ( 17.044 - 8.000 ) 
    Source Clock Delay      (SCD):    9.555ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10770, routed)       1.682     9.555    sys_clk
    SLICE_X152Y75        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y75        FDPE (Prop_fdpe_C_Q)         0.236     9.791 r  FDPE_1/Q
                         net (fo=8718, routed)        7.183    16.974    sys_rst
    SLICE_X146Y23        FDRE                                         r  main_basesoc_sdram_phaseinjector2_rddata_status_reg[64]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10770, routed)       1.717    17.044    sys_clk
    SLICE_X146Y23        FDRE                                         r  main_basesoc_sdram_phaseinjector2_rddata_status_reg[64]/C
                         clock pessimism              0.562    17.607    
                         clock uncertainty           -0.064    17.542    
    SLICE_X146Y23        FDRE (Setup_fdre_C_R)       -0.384    17.158    main_basesoc_sdram_phaseinjector2_rddata_status_reg[64]
  -------------------------------------------------------------------
                         required time                         17.158    
                         arrival time                         -16.974    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_basesoc_sdram_phaseinjector0_rddata_status_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.444ns  (logic 0.236ns (3.170%)  route 7.208ns (96.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.049ns = ( 17.049 - 8.000 ) 
    Source Clock Delay      (SCD):    9.555ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10770, routed)       1.682     9.555    sys_clk
    SLICE_X152Y75        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y75        FDPE (Prop_fdpe_C_Q)         0.236     9.791 r  FDPE_1/Q
                         net (fo=8718, routed)        7.208    16.999    sys_rst
    SLICE_X148Y30        FDRE                                         r  main_basesoc_sdram_phaseinjector0_rddata_status_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10770, routed)       1.722    17.049    sys_clk
    SLICE_X148Y30        FDRE                                         r  main_basesoc_sdram_phaseinjector0_rddata_status_reg[1]/C
                         clock pessimism              0.562    17.612    
                         clock uncertainty           -0.064    17.547    
    SLICE_X148Y30        FDRE (Setup_fdre_C_R)       -0.361    17.186    main_basesoc_sdram_phaseinjector0_rddata_status_reg[1]
  -------------------------------------------------------------------
                         required time                         17.186    
                         arrival time                         -16.999    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_basesoc_sdram_phaseinjector1_rddata_status_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.444ns  (logic 0.236ns (3.170%)  route 7.208ns (96.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.049ns = ( 17.049 - 8.000 ) 
    Source Clock Delay      (SCD):    9.555ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10770, routed)       1.682     9.555    sys_clk
    SLICE_X152Y75        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y75        FDPE (Prop_fdpe_C_Q)         0.236     9.791 r  FDPE_1/Q
                         net (fo=8718, routed)        7.208    16.999    sys_rst
    SLICE_X148Y30        FDRE                                         r  main_basesoc_sdram_phaseinjector1_rddata_status_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10770, routed)       1.722    17.049    sys_clk
    SLICE_X148Y30        FDRE                                         r  main_basesoc_sdram_phaseinjector1_rddata_status_reg[1]/C
                         clock pessimism              0.562    17.612    
                         clock uncertainty           -0.064    17.547    
    SLICE_X148Y30        FDRE (Setup_fdre_C_R)       -0.361    17.186    main_basesoc_sdram_phaseinjector1_rddata_status_reg[1]
  -------------------------------------------------------------------
                         required time                         17.186    
                         arrival time                         -16.999    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_basesoc_sdram_phaseinjector2_rddata_status_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.444ns  (logic 0.236ns (3.170%)  route 7.208ns (96.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.049ns = ( 17.049 - 8.000 ) 
    Source Clock Delay      (SCD):    9.555ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10770, routed)       1.682     9.555    sys_clk
    SLICE_X152Y75        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y75        FDPE (Prop_fdpe_C_Q)         0.236     9.791 r  FDPE_1/Q
                         net (fo=8718, routed)        7.208    16.999    sys_rst
    SLICE_X148Y30        FDRE                                         r  main_basesoc_sdram_phaseinjector2_rddata_status_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10770, routed)       1.722    17.049    sys_clk
    SLICE_X148Y30        FDRE                                         r  main_basesoc_sdram_phaseinjector2_rddata_status_reg[1]/C
                         clock pessimism              0.562    17.612    
                         clock uncertainty           -0.064    17.547    
    SLICE_X148Y30        FDRE (Setup_fdre_C_R)       -0.361    17.186    main_basesoc_sdram_phaseinjector2_rddata_status_reg[1]
  -------------------------------------------------------------------
                         required time                         17.186    
                         arrival time                         -16.999    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_basesoc_sdram_phaseinjector3_rddata_status_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.444ns  (logic 0.236ns (3.170%)  route 7.208ns (96.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.049ns = ( 17.049 - 8.000 ) 
    Source Clock Delay      (SCD):    9.555ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10770, routed)       1.682     9.555    sys_clk
    SLICE_X152Y75        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y75        FDPE (Prop_fdpe_C_Q)         0.236     9.791 r  FDPE_1/Q
                         net (fo=8718, routed)        7.208    16.999    sys_rst
    SLICE_X148Y30        FDRE                                         r  main_basesoc_sdram_phaseinjector3_rddata_status_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10770, routed)       1.722    17.049    sys_clk
    SLICE_X148Y30        FDRE                                         r  main_basesoc_sdram_phaseinjector3_rddata_status_reg[1]/C
                         clock pessimism              0.562    17.612    
                         clock uncertainty           -0.064    17.547    
    SLICE_X148Y30        FDRE (Setup_fdre_C_R)       -0.361    17.186    main_basesoc_sdram_phaseinjector3_rddata_status_reg[1]
  -------------------------------------------------------------------
                         required time                         17.186    
                         arrival time                         -16.999    
  -------------------------------------------------------------------
                         slack                                  0.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 main_edabk_snn_param9_storage_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_303_305/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.824%)  route 0.114ns (53.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.952ns
    Source Clock Delay      (SCD):    4.194ns
    Clock Pessimism Removal (CPR):    0.729ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10770, routed)       0.733     4.194    sys_clk
    SLICE_X128Y26        FDRE                                         r  main_edabk_snn_param9_storage_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y26        FDRE (Prop_fdre_C_Q)         0.100     4.294 r  main_edabk_snn_param9_storage_reg[16]/Q
                         net (fo=5, routed)           0.114     4.408    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_303_305/DIB
    SLICE_X126Y26        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_303_305/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10770, routed)       0.989     4.952    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_303_305/WCLK
    SLICE_X126Y26        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_303_305/RAMB/CLK
                         clock pessimism             -0.729     4.222    
    SLICE_X126Y26        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     4.354    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_303_305/RAMB
  -------------------------------------------------------------------
                         required time                         -4.354    
                         arrival time                           4.408    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 main_edabk_snn_param9_storage_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_297_299/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.311%)  route 0.099ns (49.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10770, routed)       0.704     4.165    sys_clk
    SLICE_X119Y27        FDRE                                         r  main_edabk_snn_param9_storage_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y27        FDRE (Prop_fdre_C_Q)         0.100     4.265 r  main_edabk_snn_param9_storage_reg[9]/Q
                         net (fo=5, routed)           0.099     4.364    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_297_299/DIA
    SLICE_X120Y28        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_297_299/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10770, routed)       0.963     4.926    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_297_299/WCLK
    SLICE_X120Y28        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_297_299/RAMA/CLK
                         clock pessimism             -0.747     4.178    
    SLICE_X120Y28        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.131     4.309    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_297_299/RAMA
  -------------------------------------------------------------------
                         required time                         -4.309    
                         arrival time                           4.364    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 main_edabk_snn_param5_storage_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_180_182/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.192%)  route 0.103ns (50.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    4.120ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10770, routed)       0.659     4.120    sys_clk
    SLICE_X109Y61        FDRE                                         r  main_edabk_snn_param5_storage_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y61        FDRE (Prop_fdre_C_Q)         0.100     4.220 r  main_edabk_snn_param5_storage_reg[21]/Q
                         net (fo=5, routed)           0.103     4.324    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_180_182/DIB
    SLICE_X110Y62        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_180_182/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10770, routed)       0.897     4.860    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_180_182/WCLK
    SLICE_X110Y62        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_180_182/RAMB/CLK
                         clock pessimism             -0.727     4.132    
    SLICE_X110Y62        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     4.264    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_180_182/RAMB
  -------------------------------------------------------------------
                         required time                         -4.264    
                         arrival time                           4.324    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 main_edabk_snn_param9_storage_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_303_305/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.100ns (45.460%)  route 0.120ns (54.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.952ns
    Source Clock Delay      (SCD):    4.194ns
    Clock Pessimism Removal (CPR):    0.729ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10770, routed)       0.733     4.194    sys_clk
    SLICE_X128Y26        FDRE                                         r  main_edabk_snn_param9_storage_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y26        FDRE (Prop_fdre_C_Q)         0.100     4.294 r  main_edabk_snn_param9_storage_reg[15]/Q
                         net (fo=5, routed)           0.120     4.414    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_303_305/DIA
    SLICE_X126Y26        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_303_305/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10770, routed)       0.989     4.952    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_303_305/WCLK
    SLICE_X126Y26        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_303_305/RAMA/CLK
                         clock pessimism             -0.729     4.222    
    SLICE_X126Y26        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.131     4.353    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_303_305/RAMA
  -------------------------------------------------------------------
                         required time                         -4.353    
                         arrival time                           4.414    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 main_edabk_snn_param10_storage_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_339_341/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.457%)  route 0.106ns (51.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.862ns
    Source Clock Delay      (SCD):    4.122ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10770, routed)       0.661     4.122    sys_clk
    SLICE_X121Y60        FDRE                                         r  main_edabk_snn_param10_storage_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y60        FDRE (Prop_fdre_C_Q)         0.100     4.222 r  main_edabk_snn_param10_storage_reg[19]/Q
                         net (fo=5, routed)           0.106     4.329    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_339_341/DIA
    SLICE_X120Y62        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_339_341/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10770, routed)       0.899     4.862    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_339_341/WCLK
    SLICE_X120Y62        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_339_341/RAMA/CLK
                         clock pessimism             -0.727     4.134    
    SLICE_X120Y62        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.131     4.265    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_339_341/RAMA
  -------------------------------------------------------------------
                         required time                         -4.265    
                         arrival time                           4.329    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 main_basesoc_sdram_bankmachine5_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg_0_7_18_21/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.091ns (32.147%)  route 0.192ns (67.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.899ns
    Source Clock Delay      (SCD):    4.158ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10770, routed)       0.697     4.158    sys_clk
    SLICE_X141Y56        FDRE                                         r  main_basesoc_sdram_bankmachine5_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y56        FDRE (Prop_fdre_C_Q)         0.091     4.249 r  main_basesoc_sdram_bankmachine5_produce_reg[2]/Q
                         net (fo=33, routed)          0.192     4.442    storage_11_reg_0_7_18_21/ADDRD2
    SLICE_X142Y57        RAMD32                                       r  storage_11_reg_0_7_18_21/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10770, routed)       0.936     4.899    storage_11_reg_0_7_18_21/WCLK
    SLICE_X142Y57        RAMD32                                       r  storage_11_reg_0_7_18_21/RAMA/CLK
                         clock pessimism             -0.727     4.171    
    SLICE_X142Y57        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     4.376    storage_11_reg_0_7_18_21/RAMA
  -------------------------------------------------------------------
                         required time                         -4.376    
                         arrival time                           4.442    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 main_basesoc_sdram_bankmachine5_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg_0_7_18_21/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.091ns (32.147%)  route 0.192ns (67.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.899ns
    Source Clock Delay      (SCD):    4.158ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10770, routed)       0.697     4.158    sys_clk
    SLICE_X141Y56        FDRE                                         r  main_basesoc_sdram_bankmachine5_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y56        FDRE (Prop_fdre_C_Q)         0.091     4.249 r  main_basesoc_sdram_bankmachine5_produce_reg[2]/Q
                         net (fo=33, routed)          0.192     4.442    storage_11_reg_0_7_18_21/ADDRD2
    SLICE_X142Y57        RAMD32                                       r  storage_11_reg_0_7_18_21/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10770, routed)       0.936     4.899    storage_11_reg_0_7_18_21/WCLK
    SLICE_X142Y57        RAMD32                                       r  storage_11_reg_0_7_18_21/RAMA_D1/CLK
                         clock pessimism             -0.727     4.171    
    SLICE_X142Y57        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     4.376    storage_11_reg_0_7_18_21/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -4.376    
                         arrival time                           4.442    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 main_basesoc_sdram_bankmachine5_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg_0_7_18_21/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.091ns (32.147%)  route 0.192ns (67.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.899ns
    Source Clock Delay      (SCD):    4.158ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10770, routed)       0.697     4.158    sys_clk
    SLICE_X141Y56        FDRE                                         r  main_basesoc_sdram_bankmachine5_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y56        FDRE (Prop_fdre_C_Q)         0.091     4.249 r  main_basesoc_sdram_bankmachine5_produce_reg[2]/Q
                         net (fo=33, routed)          0.192     4.442    storage_11_reg_0_7_18_21/ADDRD2
    SLICE_X142Y57        RAMD32                                       r  storage_11_reg_0_7_18_21/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10770, routed)       0.936     4.899    storage_11_reg_0_7_18_21/WCLK
    SLICE_X142Y57        RAMD32                                       r  storage_11_reg_0_7_18_21/RAMB/CLK
                         clock pessimism             -0.727     4.171    
    SLICE_X142Y57        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     4.376    storage_11_reg_0_7_18_21/RAMB
  -------------------------------------------------------------------
                         required time                         -4.376    
                         arrival time                           4.442    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 main_basesoc_sdram_bankmachine5_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg_0_7_18_21/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.091ns (32.147%)  route 0.192ns (67.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.899ns
    Source Clock Delay      (SCD):    4.158ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10770, routed)       0.697     4.158    sys_clk
    SLICE_X141Y56        FDRE                                         r  main_basesoc_sdram_bankmachine5_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y56        FDRE (Prop_fdre_C_Q)         0.091     4.249 r  main_basesoc_sdram_bankmachine5_produce_reg[2]/Q
                         net (fo=33, routed)          0.192     4.442    storage_11_reg_0_7_18_21/ADDRD2
    SLICE_X142Y57        RAMD32                                       r  storage_11_reg_0_7_18_21/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10770, routed)       0.936     4.899    storage_11_reg_0_7_18_21/WCLK
    SLICE_X142Y57        RAMD32                                       r  storage_11_reg_0_7_18_21/RAMB_D1/CLK
                         clock pessimism             -0.727     4.171    
    SLICE_X142Y57        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     4.376    storage_11_reg_0_7_18_21/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -4.376    
                         arrival time                           4.442    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 main_basesoc_sdram_bankmachine5_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg_0_7_18_21/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.091ns (32.147%)  route 0.192ns (67.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.899ns
    Source Clock Delay      (SCD):    4.158ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10770, routed)       0.697     4.158    sys_clk
    SLICE_X141Y56        FDRE                                         r  main_basesoc_sdram_bankmachine5_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y56        FDRE (Prop_fdre_C_Q)         0.091     4.249 r  main_basesoc_sdram_bankmachine5_produce_reg[2]/Q
                         net (fo=33, routed)          0.192     4.442    storage_11_reg_0_7_18_21/ADDRD2
    SLICE_X142Y57        RAMD32                                       r  storage_11_reg_0_7_18_21/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10770, routed)       0.936     4.899    storage_11_reg_0_7_18_21/WCLK
    SLICE_X142Y57        RAMD32                                       r  storage_11_reg_0_7_18_21/RAMC/CLK
                         clock pessimism             -0.727     4.171    
    SLICE_X142Y57        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     4.376    storage_11_reg_0_7_18_21/RAMC
  -------------------------------------------------------------------
                         required time                         -4.376    
                         arrival time                           4.442    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCME2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X2Y18     storage_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X1Y18     storage_5_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB36_X2Y5      VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X2Y14     VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         8.000       5.905      RAMB18_X2Y14     VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X2Y6      VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         8.000       5.905      RAMB18_X2Y6      VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X2Y7      VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         8.000       5.905      RAMB18_X2Y7      VexRiscv/RegFilePlugin_regFile_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X2Y16     VexRiscv/dataCache_1/ways_0_data_symbol0_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X108Y82    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_126_128/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X108Y82    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_126_128/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X130Y28    storage_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X130Y28    storage_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X130Y28    storage_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X130Y28    storage_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X130Y28    storage_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X130Y28    storage_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         4.000       3.232      SLICE_X130Y28    storage_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         4.000       3.232      SLICE_X130Y28    storage_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X132Y53    storage_9_reg_0_7_18_21/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         4.000       3.232      SLICE_X132Y53    storage_9_reg_0_7_18_21/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         4.000       3.232      SLICE_X132Y53    storage_9_reg_0_7_18_21/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X132Y51    storage_9_reg_0_7_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X132Y51    storage_9_reg_0_7_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X132Y51    storage_9_reg_0_7_6_11/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X132Y51    storage_9_reg_0_7_6_11/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X132Y51    storage_9_reg_0_7_6_11/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X132Y51    storage_9_reg_0_7_6_11/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         4.000       3.232      SLICE_X132Y51    storage_9_reg_0_7_6_11/RAMD/CLK



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout1
  To Clock:  main_crg_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout1
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { MMCME2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         2.000       0.591      BUFGCTRL_X0Y1    BUFG_1/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         2.000       0.929      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT1
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         2.000       0.930      ILOGIC_X1Y10     ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         2.000       0.930      ILOGIC_X1Y10     ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         2.000       0.930      ILOGIC_X1Y3      ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         2.000       0.930      ILOGIC_X1Y3      ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         2.000       0.930      ILOGIC_X1Y15     ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         2.000       0.930      ILOGIC_X1Y15     ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         2.000       0.930      ILOGIC_X1Y22     ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         2.000       0.930      ILOGIC_X1Y22     ISERDESE2_11/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.000       211.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout2
  To Clock:  main_crg_clkout2

Setup :            0  Failing Endpoints,  Worst Slack        1.596ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.596ns  (required time - arrival time)
  Source:                 FDPE_4/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_5/D
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.334ns  (logic 0.223ns (66.790%)  route 0.111ns (33.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.875ns
    Source Clock Delay      (SCD):    9.555ns
    Clock Pessimism Removal (CPR):    0.679ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.682     9.555    idelay_clk
    SLICE_X153Y75        FDPE                                         r  FDPE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y75        FDPE (Prop_fdpe_C_Q)         0.223     9.778 r  FDPE_4/Q
                         net (fo=1, routed)           0.111     9.889    builder_impl_xilinxasyncresetsynchronizerimpl2_rst_meta
    SLICE_X153Y75        FDPE                                         r  FDPE_5/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    AD12                                              0.000     2.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     2.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     2.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     4.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     5.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     6.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336     9.244    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     9.327 r  BUFG_2/O
                         net (fo=10, routed)          1.548    10.875    idelay_clk
    SLICE_X153Y75        FDPE                                         r  FDPE_5/C
                         clock pessimism              0.679    11.555    
                         clock uncertainty           -0.060    11.494    
    SLICE_X153Y75        FDPE (Setup_fdpe_C_D)       -0.010    11.484    FDPE_5
  -------------------------------------------------------------------
                         required time                         11.484    
                         arrival time                          -9.889    
  -------------------------------------------------------------------
                         slack                                  1.596    

Slack (MET) :             3.693ns  (required time - arrival time)
  Source:                 main_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout2 rise@5.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.330ns (31.569%)  route 0.715ns (68.431%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.882ns = ( 13.882 - 5.000 ) 
    Source Clock Delay      (SCD):    9.564ns
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.691     9.564    idelay_clk
    SLICE_X153Y82        FDSE                                         r  main_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y82        FDSE (Prop_fdse_C_Q)         0.204     9.768 r  main_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.496    10.263    main_crg_reset_counter[1]
    SLICE_X153Y82        LUT4 (Prop_lut4_I0_O)        0.126    10.389 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.220    10.609    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X153Y82        FDSE                                         r  main_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.555    13.882    idelay_clk
    SLICE_X153Y82        FDSE                                         r  main_crg_reset_counter_reg[0]/C
                         clock pessimism              0.681    14.564    
                         clock uncertainty           -0.060    14.503    
    SLICE_X153Y82        FDSE (Setup_fdse_C_CE)      -0.201    14.302    main_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.302    
                         arrival time                         -10.609    
  -------------------------------------------------------------------
                         slack                                  3.693    

Slack (MET) :             3.693ns  (required time - arrival time)
  Source:                 main_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout2 rise@5.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.330ns (31.569%)  route 0.715ns (68.431%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.882ns = ( 13.882 - 5.000 ) 
    Source Clock Delay      (SCD):    9.564ns
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.691     9.564    idelay_clk
    SLICE_X153Y82        FDSE                                         r  main_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y82        FDSE (Prop_fdse_C_Q)         0.204     9.768 r  main_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.496    10.263    main_crg_reset_counter[1]
    SLICE_X153Y82        LUT4 (Prop_lut4_I0_O)        0.126    10.389 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.220    10.609    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X153Y82        FDSE                                         r  main_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.555    13.882    idelay_clk
    SLICE_X153Y82        FDSE                                         r  main_crg_reset_counter_reg[1]/C
                         clock pessimism              0.681    14.564    
                         clock uncertainty           -0.060    14.503    
    SLICE_X153Y82        FDSE (Setup_fdse_C_CE)      -0.201    14.302    main_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.302    
                         arrival time                         -10.609    
  -------------------------------------------------------------------
                         slack                                  3.693    

Slack (MET) :             3.693ns  (required time - arrival time)
  Source:                 main_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout2 rise@5.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.330ns (31.569%)  route 0.715ns (68.431%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.882ns = ( 13.882 - 5.000 ) 
    Source Clock Delay      (SCD):    9.564ns
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.691     9.564    idelay_clk
    SLICE_X153Y82        FDSE                                         r  main_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y82        FDSE (Prop_fdse_C_Q)         0.204     9.768 r  main_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.496    10.263    main_crg_reset_counter[1]
    SLICE_X153Y82        LUT4 (Prop_lut4_I0_O)        0.126    10.389 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.220    10.609    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X153Y82        FDSE                                         r  main_crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.555    13.882    idelay_clk
    SLICE_X153Y82        FDSE                                         r  main_crg_reset_counter_reg[2]/C
                         clock pessimism              0.681    14.564    
                         clock uncertainty           -0.060    14.503    
    SLICE_X153Y82        FDSE (Setup_fdse_C_CE)      -0.201    14.302    main_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.302    
                         arrival time                         -10.609    
  -------------------------------------------------------------------
                         slack                                  3.693    

Slack (MET) :             3.693ns  (required time - arrival time)
  Source:                 main_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout2 rise@5.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.330ns (31.569%)  route 0.715ns (68.431%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.882ns = ( 13.882 - 5.000 ) 
    Source Clock Delay      (SCD):    9.564ns
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.691     9.564    idelay_clk
    SLICE_X153Y82        FDSE                                         r  main_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y82        FDSE (Prop_fdse_C_Q)         0.204     9.768 r  main_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.496    10.263    main_crg_reset_counter[1]
    SLICE_X153Y82        LUT4 (Prop_lut4_I0_O)        0.126    10.389 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.220    10.609    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X153Y82        FDSE                                         r  main_crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.555    13.882    idelay_clk
    SLICE_X153Y82        FDSE                                         r  main_crg_reset_counter_reg[3]/C
                         clock pessimism              0.681    14.564    
                         clock uncertainty           -0.060    14.503    
    SLICE_X153Y82        FDSE (Setup_fdse_C_CE)      -0.201    14.302    main_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.302    
                         arrival time                         -10.609    
  -------------------------------------------------------------------
                         slack                                  3.693    

Slack (MET) :             3.816ns  (required time - arrival time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout2 rise@5.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.330ns (29.797%)  route 0.777ns (70.203%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.882ns = ( 13.882 - 5.000 ) 
    Source Clock Delay      (SCD):    9.555ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.682     9.555    idelay_clk
    SLICE_X153Y75        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y75        FDPE (Prop_fdpe_C_Q)         0.204     9.759 r  FDPE_5/Q
                         net (fo=5, routed)           0.576    10.335    idelay_rst
    SLICE_X153Y82        LUT6 (Prop_lut6_I5_O)        0.126    10.461 r  main_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.202    10.662    main_crg_ic_reset_i_1_n_0
    SLICE_X152Y82        FDRE                                         r  main_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.555    13.882    idelay_clk
    SLICE_X152Y82        FDRE                                         r  main_crg_ic_reset_reg/C
                         clock pessimism              0.658    14.541    
                         clock uncertainty           -0.060    14.480    
    SLICE_X152Y82        FDRE (Setup_fdre_C_D)       -0.002    14.478    main_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         14.478    
                         arrival time                         -10.662    
  -------------------------------------------------------------------
                         slack                                  3.816    

Slack (MET) :             3.981ns  (required time - arrival time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout2 rise@5.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.204ns (36.568%)  route 0.354ns (63.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.882ns = ( 13.882 - 5.000 ) 
    Source Clock Delay      (SCD):    9.555ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.682     9.555    idelay_clk
    SLICE_X153Y75        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y75        FDPE (Prop_fdpe_C_Q)         0.204     9.759 r  FDPE_5/Q
                         net (fo=5, routed)           0.354    10.113    idelay_rst
    SLICE_X153Y82        FDSE                                         r  main_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.555    13.882    idelay_clk
    SLICE_X153Y82        FDSE                                         r  main_crg_reset_counter_reg[0]/C
                         clock pessimism              0.658    14.541    
                         clock uncertainty           -0.060    14.480    
    SLICE_X153Y82        FDSE (Setup_fdse_C_S)       -0.387    14.093    main_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.093    
                         arrival time                         -10.113    
  -------------------------------------------------------------------
                         slack                                  3.981    

Slack (MET) :             3.981ns  (required time - arrival time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout2 rise@5.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.204ns (36.568%)  route 0.354ns (63.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.882ns = ( 13.882 - 5.000 ) 
    Source Clock Delay      (SCD):    9.555ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.682     9.555    idelay_clk
    SLICE_X153Y75        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y75        FDPE (Prop_fdpe_C_Q)         0.204     9.759 r  FDPE_5/Q
                         net (fo=5, routed)           0.354    10.113    idelay_rst
    SLICE_X153Y82        FDSE                                         r  main_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.555    13.882    idelay_clk
    SLICE_X153Y82        FDSE                                         r  main_crg_reset_counter_reg[1]/C
                         clock pessimism              0.658    14.541    
                         clock uncertainty           -0.060    14.480    
    SLICE_X153Y82        FDSE (Setup_fdse_C_S)       -0.387    14.093    main_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.093    
                         arrival time                         -10.113    
  -------------------------------------------------------------------
                         slack                                  3.981    

Slack (MET) :             3.981ns  (required time - arrival time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout2 rise@5.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.204ns (36.568%)  route 0.354ns (63.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.882ns = ( 13.882 - 5.000 ) 
    Source Clock Delay      (SCD):    9.555ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.682     9.555    idelay_clk
    SLICE_X153Y75        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y75        FDPE (Prop_fdpe_C_Q)         0.204     9.759 r  FDPE_5/Q
                         net (fo=5, routed)           0.354    10.113    idelay_rst
    SLICE_X153Y82        FDSE                                         r  main_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.555    13.882    idelay_clk
    SLICE_X153Y82        FDSE                                         r  main_crg_reset_counter_reg[2]/C
                         clock pessimism              0.658    14.541    
                         clock uncertainty           -0.060    14.480    
    SLICE_X153Y82        FDSE (Setup_fdse_C_S)       -0.387    14.093    main_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.093    
                         arrival time                         -10.113    
  -------------------------------------------------------------------
                         slack                                  3.981    

Slack (MET) :             3.981ns  (required time - arrival time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout2 rise@5.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.204ns (36.568%)  route 0.354ns (63.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.882ns = ( 13.882 - 5.000 ) 
    Source Clock Delay      (SCD):    9.555ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.682     9.555    idelay_clk
    SLICE_X153Y75        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y75        FDPE (Prop_fdpe_C_Q)         0.204     9.759 r  FDPE_5/Q
                         net (fo=5, routed)           0.354    10.113    idelay_rst
    SLICE_X153Y82        FDSE                                         r  main_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.555    13.882    idelay_clk
    SLICE_X153Y82        FDSE                                         r  main_crg_reset_counter_reg[3]/C
                         clock pessimism              0.658    14.541    
                         clock uncertainty           -0.060    14.480    
    SLICE_X153Y82        FDSE (Setup_fdse_C_S)       -0.387    14.093    main_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.093    
                         arrival time                         -10.113    
  -------------------------------------------------------------------
                         slack                                  3.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 FDPE_4/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_5/D
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout2 rise@0.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.915ns
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.738ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.715     4.176    idelay_clk
    SLICE_X153Y75        FDPE                                         r  FDPE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y75        FDPE (Prop_fdpe_C_Q)         0.100     4.276 r  FDPE_4/Q
                         net (fo=1, routed)           0.055     4.331    builder_impl_xilinxasyncresetsynchronizerimpl2_rst_meta
    SLICE_X153Y75        FDPE                                         r  FDPE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          0.952     4.915    idelay_clk
    SLICE_X153Y75        FDPE                                         r  FDPE_5/C
                         clock pessimism             -0.738     4.176    
    SLICE_X153Y75        FDPE (Hold_fdpe_C_D)         0.047     4.223    FDPE_5
  -------------------------------------------------------------------
                         required time                         -4.223    
                         arrival time                           4.331    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout2 rise@0.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.129ns (46.967%)  route 0.146ns (53.033%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    4.183ns
    Clock Pessimism Removal (CPR):    0.739ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.722     4.183    idelay_clk
    SLICE_X153Y82        FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y82        FDSE (Prop_fdse_C_Q)         0.100     4.283 r  main_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.146     4.429    main_crg_reset_counter[0]
    SLICE_X153Y82        LUT2 (Prop_lut2_I0_O)        0.029     4.458 r  main_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     4.458    main_crg_reset_counter[1]_i_1_n_0
    SLICE_X153Y82        FDSE                                         r  main_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          0.960     4.923    idelay_clk
    SLICE_X153Y82        FDSE                                         r  main_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.739     4.183    
    SLICE_X153Y82        FDSE (Hold_fdse_C_D)         0.075     4.258    main_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.258    
                         arrival time                           4.458    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout2 rise@0.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.130ns (46.820%)  route 0.148ns (53.180%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    4.183ns
    Clock Pessimism Removal (CPR):    0.739ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.722     4.183    idelay_clk
    SLICE_X153Y82        FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y82        FDSE (Prop_fdse_C_Q)         0.100     4.283 r  main_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.148     4.431    main_crg_reset_counter[0]
    SLICE_X153Y82        LUT4 (Prop_lut4_I1_O)        0.030     4.461 r  main_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     4.461    main_crg_reset_counter[3]_i_2_n_0
    SLICE_X153Y82        FDSE                                         r  main_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          0.960     4.923    idelay_clk
    SLICE_X153Y82        FDSE                                         r  main_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.739     4.183    
    SLICE_X153Y82        FDSE (Hold_fdse_C_D)         0.075     4.258    main_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.258    
                         arrival time                           4.461    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout2 rise@0.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.128ns (46.773%)  route 0.146ns (53.227%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    4.183ns
    Clock Pessimism Removal (CPR):    0.739ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.722     4.183    idelay_clk
    SLICE_X153Y82        FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y82        FDSE (Prop_fdse_C_Q)         0.100     4.283 f  main_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.146     4.429    main_crg_reset_counter[0]
    SLICE_X153Y82        LUT1 (Prop_lut1_I0_O)        0.028     4.457 r  main_crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     4.457    main_crg_reset_counter0[0]
    SLICE_X153Y82        FDSE                                         r  main_crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          0.960     4.923    idelay_clk
    SLICE_X153Y82        FDSE                                         r  main_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.739     4.183    
    SLICE_X153Y82        FDSE (Hold_fdse_C_D)         0.060     4.243    main_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.243    
                         arrival time                           4.457    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout2 rise@0.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.434%)  route 0.148ns (53.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    4.183ns
    Clock Pessimism Removal (CPR):    0.739ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.722     4.183    idelay_clk
    SLICE_X153Y82        FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y82        FDSE (Prop_fdse_C_Q)         0.100     4.283 r  main_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.148     4.431    main_crg_reset_counter[0]
    SLICE_X153Y82        LUT3 (Prop_lut3_I1_O)        0.028     4.459 r  main_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     4.459    main_crg_reset_counter[2]_i_1_n_0
    SLICE_X153Y82        FDSE                                         r  main_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          0.960     4.923    idelay_clk
    SLICE_X153Y82        FDSE                                         r  main_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.739     4.183    
    SLICE_X153Y82        FDSE (Hold_fdse_C_D)         0.060     4.243    main_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.243    
                         arrival time                           4.459    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout2 rise@0.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.091ns (34.751%)  route 0.171ns (65.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.715     4.176    idelay_clk
    SLICE_X153Y75        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y75        FDPE (Prop_fdpe_C_Q)         0.091     4.267 r  FDPE_5/Q
                         net (fo=5, routed)           0.171     4.438    idelay_rst
    SLICE_X153Y82        FDSE                                         r  main_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          0.960     4.923    idelay_clk
    SLICE_X153Y82        FDSE                                         r  main_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.727     4.195    
    SLICE_X153Y82        FDSE (Hold_fdse_C_S)        -0.052     4.143    main_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.143    
                         arrival time                           4.438    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout2 rise@0.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.091ns (34.751%)  route 0.171ns (65.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.715     4.176    idelay_clk
    SLICE_X153Y75        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y75        FDPE (Prop_fdpe_C_Q)         0.091     4.267 r  FDPE_5/Q
                         net (fo=5, routed)           0.171     4.438    idelay_rst
    SLICE_X153Y82        FDSE                                         r  main_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          0.960     4.923    idelay_clk
    SLICE_X153Y82        FDSE                                         r  main_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.727     4.195    
    SLICE_X153Y82        FDSE (Hold_fdse_C_S)        -0.052     4.143    main_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.143    
                         arrival time                           4.438    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout2 rise@0.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.091ns (34.751%)  route 0.171ns (65.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.715     4.176    idelay_clk
    SLICE_X153Y75        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y75        FDPE (Prop_fdpe_C_Q)         0.091     4.267 r  FDPE_5/Q
                         net (fo=5, routed)           0.171     4.438    idelay_rst
    SLICE_X153Y82        FDSE                                         r  main_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          0.960     4.923    idelay_clk
    SLICE_X153Y82        FDSE                                         r  main_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.727     4.195    
    SLICE_X153Y82        FDSE (Hold_fdse_C_S)        -0.052     4.143    main_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.143    
                         arrival time                           4.438    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout2 rise@0.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.091ns (34.751%)  route 0.171ns (65.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.715     4.176    idelay_clk
    SLICE_X153Y75        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y75        FDPE (Prop_fdpe_C_Q)         0.091     4.267 r  FDPE_5/Q
                         net (fo=5, routed)           0.171     4.438    idelay_rst
    SLICE_X153Y82        FDSE                                         r  main_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          0.960     4.923    idelay_clk
    SLICE_X153Y82        FDSE                                         r  main_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.727     4.195    
    SLICE_X153Y82        FDSE (Hold_fdse_C_S)        -0.052     4.143    main_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.143    
                         arrival time                           4.438    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout2 rise@0.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.155ns (42.852%)  route 0.207ns (57.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    4.183ns
    Clock Pessimism Removal (CPR):    0.728ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.722     4.183    idelay_clk
    SLICE_X153Y82        FDSE                                         r  main_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y82        FDSE (Prop_fdse_C_Q)         0.091     4.274 r  main_crg_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.108     4.383    main_crg_reset_counter[3]
    SLICE_X153Y82        LUT6 (Prop_lut6_I3_O)        0.064     4.447 r  main_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.099     4.545    main_crg_ic_reset_i_1_n_0
    SLICE_X152Y82        FDRE                                         r  main_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          0.960     4.923    idelay_clk
    SLICE_X152Y82        FDRE                                         r  main_crg_ic_reset_reg/C
                         clock pessimism             -0.728     4.194    
    SLICE_X152Y82        FDRE (Hold_fdre_C_D)         0.037     4.231    main_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -4.231    
                         arrival time                           4.545    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MMCME2_ADV/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y1  IDELAYCTRL_REPLICATED_0/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y2  IDELAYCTRL_REPLICATED_0_2/REFCLK
Min Period        n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y2    BUFG_2/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT2
Min Period        n/a     FDPE/C              n/a            0.750         5.000       4.250      SLICE_X153Y75    FDPE_5/C
Min Period        n/a     FDSE/C              n/a            0.750         5.000       4.250      SLICE_X153Y82    main_crg_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C              n/a            0.750         5.000       4.250      SLICE_X153Y82    main_crg_reset_counter_reg[3]/C
Min Period        n/a     FDPE/C              n/a            0.700         5.000       4.300      SLICE_X153Y75    FDPE_4/C
Min Period        n/a     FDRE/C              n/a            0.700         5.000       4.300      SLICE_X152Y82    main_crg_ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  IDELAYCTRL_REPLICATED_0/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  IDELAYCTRL_REPLICATED_0_2/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT2
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X153Y82    main_crg_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X153Y82    main_crg_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X153Y82    main_crg_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X153Y82    main_crg_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X153Y75    FDPE_5/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X153Y75    FDPE_5/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X152Y82    main_crg_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X153Y82    main_crg_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X153Y82    main_crg_reset_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X152Y82    main_crg_ic_reset_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X153Y75    FDPE_4/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X153Y75    FDPE_5/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X152Y82    main_crg_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X153Y82    main_crg_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X153Y82    main_crg_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X153Y82    main_crg_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X153Y82    main_crg_reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X153Y75    FDPE_4/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X153Y75    FDPE_5/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X152Y82    main_crg_ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  main_s7mmcm_clkout
  To Clock:  main_s7mmcm_clkout

Setup :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[2]_rep__1/C
                            (falling edge-triggered cell FDPE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_s7mmcm_clkout rise@10.000ns - main_s7mmcm_clkout fall@5.000ns)
  Data Path Delay:        4.336ns  (logic 1.107ns (25.533%)  route 3.229ns (74.467%))
  Logic Levels:           9  (LUT6=3 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.938ns = ( 18.938 - 10.000 ) 
    Source Clock Delay      (SCD):    9.669ns = ( 14.669 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout fall edge)
                                                      5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     5.906 f  IBUFDS/O
                         net (fo=1, routed)           2.299     8.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     8.298 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936    10.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    10.311 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469    12.780    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.873 f  BUFG_3/O
                         net (fo=9887, routed)        1.796    14.669    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/snn_clk_clk
    SLICE_X48Y10         FDPE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[2]_rep__1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDPE (Prop_fdpe_C_Q)         0.228    14.897 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[2]_rep__1/Q
                         net (fo=107, routed)         1.085    15.982    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_373_0
    SLICE_X68Y19         MUXF7 (Prop_muxf7_S_O)       0.163    16.145 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_856/O
                         net (fo=1, routed)           0.000    16.145    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_856_n_0
    SLICE_X68Y19         MUXF8 (Prop_muxf8_I0_O)      0.045    16.190 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_448/O
                         net (fo=1, routed)           0.452    16.642    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/axon_spikes[171]
    SLICE_X66Y18         LUT6 (Prop_lut6_I0_O)        0.126    16.768 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_206/O
                         net (fo=1, routed)           0.000    16.768    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_206_n_0
    SLICE_X66Y18         MUXF7 (Prop_muxf7_I0_O)      0.101    16.869 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_95/O
                         net (fo=1, routed)           0.000    16.869    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_95_n_0
    SLICE_X66Y18         MUXF8 (Prop_muxf8_I1_O)      0.043    16.912 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_39/O
                         net (fo=1, routed)           0.776    17.688    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_39_n_0
    SLICE_X88Y19         LUT6 (Prop_lut6_I1_O)        0.125    17.813 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_17/O
                         net (fo=1, routed)           0.000    17.813    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_17_n_0
    SLICE_X88Y19         MUXF7 (Prop_muxf7_I0_O)      0.107    17.920 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_8/O
                         net (fo=1, routed)           0.000    17.920    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_8_n_0
    SLICE_X88Y19         MUXF8 (Prop_muxf8_I1_O)      0.043    17.963 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_3/O
                         net (fo=1, routed)           0.619    18.581    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/reg_en0__254
    SLICE_X96Y35         LUT6 (Prop_lut6_I1_O)        0.126    18.707 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1/O
                         net (fo=9, routed)           0.297    19.004    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1_n_0
    SLICE_X97Y38         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    10.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    12.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    14.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    14.908 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    17.244    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    17.327 r  BUFG_3/O
                         net (fo=9887, routed)        1.611    18.938    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/snn_clk_clk
    SLICE_X97Y38         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]/C
                         clock pessimism              0.564    19.503    
                         clock uncertainty           -0.066    19.436    
    SLICE_X97Y38         FDCE (Setup_fdce_C_CE)      -0.201    19.235    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]
  -------------------------------------------------------------------
                         required time                         19.235    
                         arrival time                         -19.004    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[2]_rep__1/C
                            (falling edge-triggered cell FDPE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_s7mmcm_clkout rise@10.000ns - main_s7mmcm_clkout fall@5.000ns)
  Data Path Delay:        4.327ns  (logic 1.107ns (25.586%)  route 3.220ns (74.414%))
  Logic Levels:           9  (LUT6=3 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.938ns = ( 18.938 - 10.000 ) 
    Source Clock Delay      (SCD):    9.669ns = ( 14.669 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout fall edge)
                                                      5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     5.906 f  IBUFDS/O
                         net (fo=1, routed)           2.299     8.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     8.298 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936    10.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    10.311 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469    12.780    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.873 f  BUFG_3/O
                         net (fo=9887, routed)        1.796    14.669    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/snn_clk_clk
    SLICE_X48Y10         FDPE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[2]_rep__1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDPE (Prop_fdpe_C_Q)         0.228    14.897 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[2]_rep__1/Q
                         net (fo=107, routed)         1.085    15.982    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_373_0
    SLICE_X68Y19         MUXF7 (Prop_muxf7_S_O)       0.163    16.145 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_856/O
                         net (fo=1, routed)           0.000    16.145    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_856_n_0
    SLICE_X68Y19         MUXF8 (Prop_muxf8_I0_O)      0.045    16.190 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_448/O
                         net (fo=1, routed)           0.452    16.642    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/axon_spikes[171]
    SLICE_X66Y18         LUT6 (Prop_lut6_I0_O)        0.126    16.768 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_206/O
                         net (fo=1, routed)           0.000    16.768    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_206_n_0
    SLICE_X66Y18         MUXF7 (Prop_muxf7_I0_O)      0.101    16.869 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_95/O
                         net (fo=1, routed)           0.000    16.869    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_95_n_0
    SLICE_X66Y18         MUXF8 (Prop_muxf8_I1_O)      0.043    16.912 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_39/O
                         net (fo=1, routed)           0.776    17.688    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_39_n_0
    SLICE_X88Y19         LUT6 (Prop_lut6_I1_O)        0.125    17.813 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_17/O
                         net (fo=1, routed)           0.000    17.813    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_17_n_0
    SLICE_X88Y19         MUXF7 (Prop_muxf7_I0_O)      0.107    17.920 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_8/O
                         net (fo=1, routed)           0.000    17.920    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_8_n_0
    SLICE_X88Y19         MUXF8 (Prop_muxf8_I1_O)      0.043    17.963 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_3/O
                         net (fo=1, routed)           0.619    18.581    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/reg_en0__254
    SLICE_X96Y35         LUT6 (Prop_lut6_I1_O)        0.126    18.707 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1/O
                         net (fo=9, routed)           0.288    18.995    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1_n_0
    SLICE_X97Y37         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    10.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    12.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    14.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    14.908 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    17.244    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    17.327 r  BUFG_3/O
                         net (fo=9887, routed)        1.611    18.938    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/snn_clk_clk
    SLICE_X97Y37         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[4]/C
                         clock pessimism              0.564    19.503    
                         clock uncertainty           -0.066    19.436    
    SLICE_X97Y37         FDCE (Setup_fdce_C_CE)      -0.201    19.235    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[4]
  -------------------------------------------------------------------
                         required time                         19.235    
                         arrival time                         -18.995    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[2]_rep__1/C
                            (falling edge-triggered cell FDPE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_s7mmcm_clkout rise@10.000ns - main_s7mmcm_clkout fall@5.000ns)
  Data Path Delay:        4.327ns  (logic 1.107ns (25.586%)  route 3.220ns (74.414%))
  Logic Levels:           9  (LUT6=3 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.938ns = ( 18.938 - 10.000 ) 
    Source Clock Delay      (SCD):    9.669ns = ( 14.669 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout fall edge)
                                                      5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     5.906 f  IBUFDS/O
                         net (fo=1, routed)           2.299     8.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     8.298 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936    10.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    10.311 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469    12.780    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.873 f  BUFG_3/O
                         net (fo=9887, routed)        1.796    14.669    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/snn_clk_clk
    SLICE_X48Y10         FDPE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[2]_rep__1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDPE (Prop_fdpe_C_Q)         0.228    14.897 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[2]_rep__1/Q
                         net (fo=107, routed)         1.085    15.982    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_373_0
    SLICE_X68Y19         MUXF7 (Prop_muxf7_S_O)       0.163    16.145 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_856/O
                         net (fo=1, routed)           0.000    16.145    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_856_n_0
    SLICE_X68Y19         MUXF8 (Prop_muxf8_I0_O)      0.045    16.190 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_448/O
                         net (fo=1, routed)           0.452    16.642    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/axon_spikes[171]
    SLICE_X66Y18         LUT6 (Prop_lut6_I0_O)        0.126    16.768 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_206/O
                         net (fo=1, routed)           0.000    16.768    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_206_n_0
    SLICE_X66Y18         MUXF7 (Prop_muxf7_I0_O)      0.101    16.869 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_95/O
                         net (fo=1, routed)           0.000    16.869    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_95_n_0
    SLICE_X66Y18         MUXF8 (Prop_muxf8_I1_O)      0.043    16.912 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_39/O
                         net (fo=1, routed)           0.776    17.688    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_39_n_0
    SLICE_X88Y19         LUT6 (Prop_lut6_I1_O)        0.125    17.813 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_17/O
                         net (fo=1, routed)           0.000    17.813    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_17_n_0
    SLICE_X88Y19         MUXF7 (Prop_muxf7_I0_O)      0.107    17.920 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_8/O
                         net (fo=1, routed)           0.000    17.920    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_8_n_0
    SLICE_X88Y19         MUXF8 (Prop_muxf8_I1_O)      0.043    17.963 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_3/O
                         net (fo=1, routed)           0.619    18.581    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/reg_en0__254
    SLICE_X96Y35         LUT6 (Prop_lut6_I1_O)        0.126    18.707 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1/O
                         net (fo=9, routed)           0.288    18.995    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1_n_0
    SLICE_X97Y37         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    10.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    12.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    14.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    14.908 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    17.244    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    17.327 r  BUFG_3/O
                         net (fo=9887, routed)        1.611    18.938    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/snn_clk_clk
    SLICE_X97Y37         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[5]/C
                         clock pessimism              0.564    19.503    
                         clock uncertainty           -0.066    19.436    
    SLICE_X97Y37         FDCE (Setup_fdce_C_CE)      -0.201    19.235    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[5]
  -------------------------------------------------------------------
                         required time                         19.235    
                         arrival time                         -18.995    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[2]_rep__1/C
                            (falling edge-triggered cell FDPE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_s7mmcm_clkout rise@10.000ns - main_s7mmcm_clkout fall@5.000ns)
  Data Path Delay:        4.327ns  (logic 1.107ns (25.586%)  route 3.220ns (74.414%))
  Logic Levels:           9  (LUT6=3 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.938ns = ( 18.938 - 10.000 ) 
    Source Clock Delay      (SCD):    9.669ns = ( 14.669 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout fall edge)
                                                      5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     5.906 f  IBUFDS/O
                         net (fo=1, routed)           2.299     8.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     8.298 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936    10.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    10.311 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469    12.780    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.873 f  BUFG_3/O
                         net (fo=9887, routed)        1.796    14.669    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/snn_clk_clk
    SLICE_X48Y10         FDPE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[2]_rep__1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDPE (Prop_fdpe_C_Q)         0.228    14.897 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[2]_rep__1/Q
                         net (fo=107, routed)         1.085    15.982    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_373_0
    SLICE_X68Y19         MUXF7 (Prop_muxf7_S_O)       0.163    16.145 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_856/O
                         net (fo=1, routed)           0.000    16.145    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_856_n_0
    SLICE_X68Y19         MUXF8 (Prop_muxf8_I0_O)      0.045    16.190 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_448/O
                         net (fo=1, routed)           0.452    16.642    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/axon_spikes[171]
    SLICE_X66Y18         LUT6 (Prop_lut6_I0_O)        0.126    16.768 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_206/O
                         net (fo=1, routed)           0.000    16.768    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_206_n_0
    SLICE_X66Y18         MUXF7 (Prop_muxf7_I0_O)      0.101    16.869 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_95/O
                         net (fo=1, routed)           0.000    16.869    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_95_n_0
    SLICE_X66Y18         MUXF8 (Prop_muxf8_I1_O)      0.043    16.912 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_39/O
                         net (fo=1, routed)           0.776    17.688    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_39_n_0
    SLICE_X88Y19         LUT6 (Prop_lut6_I1_O)        0.125    17.813 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_17/O
                         net (fo=1, routed)           0.000    17.813    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_17_n_0
    SLICE_X88Y19         MUXF7 (Prop_muxf7_I0_O)      0.107    17.920 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_8/O
                         net (fo=1, routed)           0.000    17.920    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_8_n_0
    SLICE_X88Y19         MUXF8 (Prop_muxf8_I1_O)      0.043    17.963 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_3/O
                         net (fo=1, routed)           0.619    18.581    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/reg_en0__254
    SLICE_X96Y35         LUT6 (Prop_lut6_I1_O)        0.126    18.707 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1/O
                         net (fo=9, routed)           0.288    18.995    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1_n_0
    SLICE_X97Y37         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    10.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    12.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    14.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    14.908 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    17.244    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    17.327 r  BUFG_3/O
                         net (fo=9887, routed)        1.611    18.938    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/snn_clk_clk
    SLICE_X97Y37         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[6]/C
                         clock pessimism              0.564    19.503    
                         clock uncertainty           -0.066    19.436    
    SLICE_X97Y37         FDCE (Setup_fdce_C_CE)      -0.201    19.235    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[6]
  -------------------------------------------------------------------
                         required time                         19.235    
                         arrival time                         -18.995    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[2]_rep__1/C
                            (falling edge-triggered cell FDPE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_s7mmcm_clkout rise@10.000ns - main_s7mmcm_clkout fall@5.000ns)
  Data Path Delay:        4.327ns  (logic 1.107ns (25.586%)  route 3.220ns (74.414%))
  Logic Levels:           9  (LUT6=3 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.938ns = ( 18.938 - 10.000 ) 
    Source Clock Delay      (SCD):    9.669ns = ( 14.669 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout fall edge)
                                                      5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     5.906 f  IBUFDS/O
                         net (fo=1, routed)           2.299     8.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     8.298 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936    10.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    10.311 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469    12.780    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.873 f  BUFG_3/O
                         net (fo=9887, routed)        1.796    14.669    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/snn_clk_clk
    SLICE_X48Y10         FDPE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[2]_rep__1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDPE (Prop_fdpe_C_Q)         0.228    14.897 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[2]_rep__1/Q
                         net (fo=107, routed)         1.085    15.982    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_373_0
    SLICE_X68Y19         MUXF7 (Prop_muxf7_S_O)       0.163    16.145 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_856/O
                         net (fo=1, routed)           0.000    16.145    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_856_n_0
    SLICE_X68Y19         MUXF8 (Prop_muxf8_I0_O)      0.045    16.190 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_448/O
                         net (fo=1, routed)           0.452    16.642    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/axon_spikes[171]
    SLICE_X66Y18         LUT6 (Prop_lut6_I0_O)        0.126    16.768 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_206/O
                         net (fo=1, routed)           0.000    16.768    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_206_n_0
    SLICE_X66Y18         MUXF7 (Prop_muxf7_I0_O)      0.101    16.869 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_95/O
                         net (fo=1, routed)           0.000    16.869    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_95_n_0
    SLICE_X66Y18         MUXF8 (Prop_muxf8_I1_O)      0.043    16.912 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_39/O
                         net (fo=1, routed)           0.776    17.688    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_39_n_0
    SLICE_X88Y19         LUT6 (Prop_lut6_I1_O)        0.125    17.813 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_17/O
                         net (fo=1, routed)           0.000    17.813    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_17_n_0
    SLICE_X88Y19         MUXF7 (Prop_muxf7_I0_O)      0.107    17.920 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_8/O
                         net (fo=1, routed)           0.000    17.920    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_8_n_0
    SLICE_X88Y19         MUXF8 (Prop_muxf8_I1_O)      0.043    17.963 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_3/O
                         net (fo=1, routed)           0.619    18.581    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/reg_en0__254
    SLICE_X96Y35         LUT6 (Prop_lut6_I1_O)        0.126    18.707 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1/O
                         net (fo=9, routed)           0.288    18.995    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1_n_0
    SLICE_X97Y37         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    10.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    12.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    14.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    14.908 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    17.244    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    17.327 r  BUFG_3/O
                         net (fo=9887, routed)        1.611    18.938    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/snn_clk_clk
    SLICE_X97Y37         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[7]/C
                         clock pessimism              0.564    19.503    
                         clock uncertainty           -0.066    19.436    
    SLICE_X97Y37         FDCE (Setup_fdce_C_CE)      -0.201    19.235    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[7]
  -------------------------------------------------------------------
                         required time                         19.235    
                         arrival time                         -18.995    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[2]_rep__1/C
                            (falling edge-triggered cell FDPE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_s7mmcm_clkout rise@10.000ns - main_s7mmcm_clkout fall@5.000ns)
  Data Path Delay:        4.242ns  (logic 1.107ns (26.099%)  route 3.135ns (73.901%))
  Logic Levels:           9  (LUT6=3 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.938ns = ( 18.938 - 10.000 ) 
    Source Clock Delay      (SCD):    9.669ns = ( 14.669 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout fall edge)
                                                      5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     5.906 f  IBUFDS/O
                         net (fo=1, routed)           2.299     8.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     8.298 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936    10.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    10.311 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469    12.780    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.873 f  BUFG_3/O
                         net (fo=9887, routed)        1.796    14.669    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/snn_clk_clk
    SLICE_X48Y10         FDPE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[2]_rep__1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDPE (Prop_fdpe_C_Q)         0.228    14.897 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[2]_rep__1/Q
                         net (fo=107, routed)         1.085    15.982    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_373_0
    SLICE_X68Y19         MUXF7 (Prop_muxf7_S_O)       0.163    16.145 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_856/O
                         net (fo=1, routed)           0.000    16.145    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_856_n_0
    SLICE_X68Y19         MUXF8 (Prop_muxf8_I0_O)      0.045    16.190 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_448/O
                         net (fo=1, routed)           0.452    16.642    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/axon_spikes[171]
    SLICE_X66Y18         LUT6 (Prop_lut6_I0_O)        0.126    16.768 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_206/O
                         net (fo=1, routed)           0.000    16.768    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_206_n_0
    SLICE_X66Y18         MUXF7 (Prop_muxf7_I0_O)      0.101    16.869 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_95/O
                         net (fo=1, routed)           0.000    16.869    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_95_n_0
    SLICE_X66Y18         MUXF8 (Prop_muxf8_I1_O)      0.043    16.912 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_39/O
                         net (fo=1, routed)           0.776    17.688    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_39_n_0
    SLICE_X88Y19         LUT6 (Prop_lut6_I1_O)        0.125    17.813 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_17/O
                         net (fo=1, routed)           0.000    17.813    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_17_n_0
    SLICE_X88Y19         MUXF7 (Prop_muxf7_I0_O)      0.107    17.920 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_8/O
                         net (fo=1, routed)           0.000    17.920    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_8_n_0
    SLICE_X88Y19         MUXF8 (Prop_muxf8_I1_O)      0.043    17.963 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_3/O
                         net (fo=1, routed)           0.619    18.581    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/reg_en0__254
    SLICE_X96Y35         LUT6 (Prop_lut6_I1_O)        0.126    18.707 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1/O
                         net (fo=9, routed)           0.203    18.910    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1_n_0
    SLICE_X97Y36         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    10.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    12.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    14.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    14.908 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    17.244    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    17.327 r  BUFG_3/O
                         net (fo=9887, routed)        1.611    18.938    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/snn_clk_clk
    SLICE_X97Y36         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[0]/C
                         clock pessimism              0.564    19.503    
                         clock uncertainty           -0.066    19.436    
    SLICE_X97Y36         FDCE (Setup_fdce_C_CE)      -0.201    19.235    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[0]
  -------------------------------------------------------------------
                         required time                         19.235    
                         arrival time                         -18.910    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[2]_rep__1/C
                            (falling edge-triggered cell FDPE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_s7mmcm_clkout rise@10.000ns - main_s7mmcm_clkout fall@5.000ns)
  Data Path Delay:        4.242ns  (logic 1.107ns (26.099%)  route 3.135ns (73.901%))
  Logic Levels:           9  (LUT6=3 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.938ns = ( 18.938 - 10.000 ) 
    Source Clock Delay      (SCD):    9.669ns = ( 14.669 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout fall edge)
                                                      5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     5.906 f  IBUFDS/O
                         net (fo=1, routed)           2.299     8.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     8.298 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936    10.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    10.311 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469    12.780    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.873 f  BUFG_3/O
                         net (fo=9887, routed)        1.796    14.669    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/snn_clk_clk
    SLICE_X48Y10         FDPE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[2]_rep__1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDPE (Prop_fdpe_C_Q)         0.228    14.897 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[2]_rep__1/Q
                         net (fo=107, routed)         1.085    15.982    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_373_0
    SLICE_X68Y19         MUXF7 (Prop_muxf7_S_O)       0.163    16.145 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_856/O
                         net (fo=1, routed)           0.000    16.145    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_856_n_0
    SLICE_X68Y19         MUXF8 (Prop_muxf8_I0_O)      0.045    16.190 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_448/O
                         net (fo=1, routed)           0.452    16.642    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/axon_spikes[171]
    SLICE_X66Y18         LUT6 (Prop_lut6_I0_O)        0.126    16.768 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_206/O
                         net (fo=1, routed)           0.000    16.768    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_206_n_0
    SLICE_X66Y18         MUXF7 (Prop_muxf7_I0_O)      0.101    16.869 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_95/O
                         net (fo=1, routed)           0.000    16.869    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_95_n_0
    SLICE_X66Y18         MUXF8 (Prop_muxf8_I1_O)      0.043    16.912 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_39/O
                         net (fo=1, routed)           0.776    17.688    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_39_n_0
    SLICE_X88Y19         LUT6 (Prop_lut6_I1_O)        0.125    17.813 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_17/O
                         net (fo=1, routed)           0.000    17.813    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_17_n_0
    SLICE_X88Y19         MUXF7 (Prop_muxf7_I0_O)      0.107    17.920 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_8/O
                         net (fo=1, routed)           0.000    17.920    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_8_n_0
    SLICE_X88Y19         MUXF8 (Prop_muxf8_I1_O)      0.043    17.963 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_3/O
                         net (fo=1, routed)           0.619    18.581    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/reg_en0__254
    SLICE_X96Y35         LUT6 (Prop_lut6_I1_O)        0.126    18.707 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1/O
                         net (fo=9, routed)           0.203    18.910    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1_n_0
    SLICE_X97Y36         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    10.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    12.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    14.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    14.908 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    17.244    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    17.327 r  BUFG_3/O
                         net (fo=9887, routed)        1.611    18.938    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/snn_clk_clk
    SLICE_X97Y36         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[1]/C
                         clock pessimism              0.564    19.503    
                         clock uncertainty           -0.066    19.436    
    SLICE_X97Y36         FDCE (Setup_fdce_C_CE)      -0.201    19.235    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[1]
  -------------------------------------------------------------------
                         required time                         19.235    
                         arrival time                         -18.910    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[2]_rep__1/C
                            (falling edge-triggered cell FDPE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_s7mmcm_clkout rise@10.000ns - main_s7mmcm_clkout fall@5.000ns)
  Data Path Delay:        4.242ns  (logic 1.107ns (26.099%)  route 3.135ns (73.901%))
  Logic Levels:           9  (LUT6=3 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.938ns = ( 18.938 - 10.000 ) 
    Source Clock Delay      (SCD):    9.669ns = ( 14.669 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout fall edge)
                                                      5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     5.906 f  IBUFDS/O
                         net (fo=1, routed)           2.299     8.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     8.298 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936    10.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    10.311 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469    12.780    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.873 f  BUFG_3/O
                         net (fo=9887, routed)        1.796    14.669    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/snn_clk_clk
    SLICE_X48Y10         FDPE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[2]_rep__1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDPE (Prop_fdpe_C_Q)         0.228    14.897 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[2]_rep__1/Q
                         net (fo=107, routed)         1.085    15.982    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_373_0
    SLICE_X68Y19         MUXF7 (Prop_muxf7_S_O)       0.163    16.145 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_856/O
                         net (fo=1, routed)           0.000    16.145    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_856_n_0
    SLICE_X68Y19         MUXF8 (Prop_muxf8_I0_O)      0.045    16.190 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_448/O
                         net (fo=1, routed)           0.452    16.642    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/axon_spikes[171]
    SLICE_X66Y18         LUT6 (Prop_lut6_I0_O)        0.126    16.768 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_206/O
                         net (fo=1, routed)           0.000    16.768    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_206_n_0
    SLICE_X66Y18         MUXF7 (Prop_muxf7_I0_O)      0.101    16.869 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_95/O
                         net (fo=1, routed)           0.000    16.869    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_95_n_0
    SLICE_X66Y18         MUXF8 (Prop_muxf8_I1_O)      0.043    16.912 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_39/O
                         net (fo=1, routed)           0.776    17.688    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_39_n_0
    SLICE_X88Y19         LUT6 (Prop_lut6_I1_O)        0.125    17.813 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_17/O
                         net (fo=1, routed)           0.000    17.813    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_17_n_0
    SLICE_X88Y19         MUXF7 (Prop_muxf7_I0_O)      0.107    17.920 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_8/O
                         net (fo=1, routed)           0.000    17.920    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_8_n_0
    SLICE_X88Y19         MUXF8 (Prop_muxf8_I1_O)      0.043    17.963 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_3/O
                         net (fo=1, routed)           0.619    18.581    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/reg_en0__254
    SLICE_X96Y35         LUT6 (Prop_lut6_I1_O)        0.126    18.707 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1/O
                         net (fo=9, routed)           0.203    18.910    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1_n_0
    SLICE_X97Y36         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    10.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    12.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    14.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    14.908 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    17.244    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    17.327 r  BUFG_3/O
                         net (fo=9887, routed)        1.611    18.938    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/snn_clk_clk
    SLICE_X97Y36         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[2]/C
                         clock pessimism              0.564    19.503    
                         clock uncertainty           -0.066    19.436    
    SLICE_X97Y36         FDCE (Setup_fdce_C_CE)      -0.201    19.235    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[2]
  -------------------------------------------------------------------
                         required time                         19.235    
                         arrival time                         -18.910    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[2]_rep__1/C
                            (falling edge-triggered cell FDPE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_s7mmcm_clkout rise@10.000ns - main_s7mmcm_clkout fall@5.000ns)
  Data Path Delay:        4.242ns  (logic 1.107ns (26.099%)  route 3.135ns (73.901%))
  Logic Levels:           9  (LUT6=3 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.938ns = ( 18.938 - 10.000 ) 
    Source Clock Delay      (SCD):    9.669ns = ( 14.669 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout fall edge)
                                                      5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     5.906 f  IBUFDS/O
                         net (fo=1, routed)           2.299     8.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     8.298 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936    10.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    10.311 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469    12.780    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.873 f  BUFG_3/O
                         net (fo=9887, routed)        1.796    14.669    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/snn_clk_clk
    SLICE_X48Y10         FDPE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[2]_rep__1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDPE (Prop_fdpe_C_Q)         0.228    14.897 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[2]_rep__1/Q
                         net (fo=107, routed)         1.085    15.982    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_373_0
    SLICE_X68Y19         MUXF7 (Prop_muxf7_S_O)       0.163    16.145 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_856/O
                         net (fo=1, routed)           0.000    16.145    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_856_n_0
    SLICE_X68Y19         MUXF8 (Prop_muxf8_I0_O)      0.045    16.190 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_448/O
                         net (fo=1, routed)           0.452    16.642    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/axon_spikes[171]
    SLICE_X66Y18         LUT6 (Prop_lut6_I0_O)        0.126    16.768 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_206/O
                         net (fo=1, routed)           0.000    16.768    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_206_n_0
    SLICE_X66Y18         MUXF7 (Prop_muxf7_I0_O)      0.101    16.869 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_95/O
                         net (fo=1, routed)           0.000    16.869    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_95_n_0
    SLICE_X66Y18         MUXF8 (Prop_muxf8_I1_O)      0.043    16.912 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_39/O
                         net (fo=1, routed)           0.776    17.688    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_39_n_0
    SLICE_X88Y19         LUT6 (Prop_lut6_I1_O)        0.125    17.813 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_17/O
                         net (fo=1, routed)           0.000    17.813    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_17_n_0
    SLICE_X88Y19         MUXF7 (Prop_muxf7_I0_O)      0.107    17.920 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_8/O
                         net (fo=1, routed)           0.000    17.920    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_8_n_0
    SLICE_X88Y19         MUXF8 (Prop_muxf8_I1_O)      0.043    17.963 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_3/O
                         net (fo=1, routed)           0.619    18.581    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/reg_en0__254
    SLICE_X96Y35         LUT6 (Prop_lut6_I1_O)        0.126    18.707 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1/O
                         net (fo=9, routed)           0.203    18.910    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1_n_0
    SLICE_X97Y36         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    10.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    12.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    14.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    14.908 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    17.244    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    17.327 r  BUFG_3/O
                         net (fo=9887, routed)        1.611    18.938    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/snn_clk_clk
    SLICE_X97Y36         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[3]/C
                         clock pessimism              0.564    19.503    
                         clock uncertainty           -0.066    19.436    
    SLICE_X97Y36         FDCE (Setup_fdce_C_CE)      -0.201    19.235    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[3]
  -------------------------------------------------------------------
                         required time                         19.235    
                         arrival time                         -18.910    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.486ns  (required time - arrival time)
  Source:                 snn_1x1_wrapper/load_param_fifo/async_fifo_ins/rptr_empty/rbin_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r2_0_63_207_209/RAMC/I
                            (falling edge-triggered cell RAMD64E clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_s7mmcm_clkout fall@5.000ns - main_s7mmcm_clkout rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 0.309ns (7.275%)  route 3.938ns (92.725%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.932ns = ( 13.932 - 5.000 ) 
    Source Clock Delay      (SCD):    9.495ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469     7.780    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_3/O
                         net (fo=9887, routed)        1.622     9.495    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/rptr_empty/snn_clk_clk
    SLICE_X125Y75        FDCE                                         r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/rptr_empty/rbin_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y75        FDCE (Prop_fdce_C_Q)         0.223     9.718 r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/rptr_empty/rbin_reg[6]/Q
                         net (fo=373, routed)         2.637    12.354    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/Q[6]
    SLICE_X95Y3          LUT6 (Prop_lut6_I4_O)        0.043    12.397 r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/neuron_parameter_reg_r1_0_63_207_209_i_12/O
                         net (fo=1, routed)           0.522    12.919    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/param_data_in[142]
    SLICE_X95Y13         LUT5 (Prop_lut5_I4_O)        0.043    12.962 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r1_0_63_207_209_i_3/O
                         net (fo=8, routed)           0.779    13.742    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r2_0_63_207_209/DIC
    SLICE_X98Y29         RAMD64E                                      r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r2_0_63_207_209/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout fall edge)
                                                      5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 f  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.908 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    12.244    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.327 f  BUFG_3/O
                         net (fo=9887, routed)        1.605    13.932    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r2_0_63_207_209/WCLK
    SLICE_X98Y29         RAMD64E                                      r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r2_0_63_207_209/RAMC/CLK  (IS_INVERTED)
                         clock pessimism              0.562    14.495    
                         clock uncertainty           -0.066    14.428    
    SLICE_X98Y29         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.201    14.227    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r2_0_63_207_209/RAMC
  -------------------------------------------------------------------
                         required time                         14.227    
                         arrival time                         -13.742    
  -------------------------------------------------------------------
                         slack                                  0.486    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 snn_1x1_wrapper/load_neuron_inst_fifo/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_128_255_0_0/DP.HIGH/WADR0
                            (rising edge-triggered cell RAMD64E clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_s7mmcm_clkout rise@0.000ns - main_s7mmcm_clkout rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.100ns (23.423%)  route 0.327ns (76.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.866ns
    Source Clock Delay      (SCD):    4.124ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_3/O
                         net (fo=9887, routed)        0.663     4.124    snn_1x1_wrapper/load_neuron_inst_fifo/snn_clk_clk
    SLICE_X113Y50        FDCE                                         r  snn_1x1_wrapper/load_neuron_inst_fifo/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y50        FDCE (Prop_fdce_C_Q)         0.100     4.224 r  snn_1x1_wrapper/load_neuron_inst_fifo/count_reg[0]/Q
                         net (fo=31, routed)          0.327     4.551    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_128_255_0_0/A0
    SLICE_X116Y50        RAMD64E                                      r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_128_255_0_0/DP.HIGH/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_3/O
                         net (fo=9887, routed)        0.903     4.866    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_128_255_0_0/WCLK
    SLICE_X116Y50        RAMD64E                                      r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_128_255_0_0/DP.HIGH/CLK
                         clock pessimism             -0.709     4.156    
    SLICE_X116Y50        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.297     4.453    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_128_255_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -4.453    
                         arrival time                           4.551    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 snn_1x1_wrapper/load_neuron_inst_fifo/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_128_255_0_0/DP.LOW/WADR0
                            (rising edge-triggered cell RAMD64E clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_s7mmcm_clkout rise@0.000ns - main_s7mmcm_clkout rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.100ns (23.423%)  route 0.327ns (76.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.866ns
    Source Clock Delay      (SCD):    4.124ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_3/O
                         net (fo=9887, routed)        0.663     4.124    snn_1x1_wrapper/load_neuron_inst_fifo/snn_clk_clk
    SLICE_X113Y50        FDCE                                         r  snn_1x1_wrapper/load_neuron_inst_fifo/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y50        FDCE (Prop_fdce_C_Q)         0.100     4.224 r  snn_1x1_wrapper/load_neuron_inst_fifo/count_reg[0]/Q
                         net (fo=31, routed)          0.327     4.551    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_128_255_0_0/A0
    SLICE_X116Y50        RAMD64E                                      r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_128_255_0_0/DP.LOW/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_3/O
                         net (fo=9887, routed)        0.903     4.866    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_128_255_0_0/WCLK
    SLICE_X116Y50        RAMD64E                                      r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_128_255_0_0/DP.LOW/CLK
                         clock pessimism             -0.709     4.156    
    SLICE_X116Y50        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.297     4.453    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_128_255_0_0/DP.LOW
  -------------------------------------------------------------------
                         required time                         -4.453    
                         arrival time                           4.551    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 snn_1x1_wrapper/load_neuron_inst_fifo/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_128_255_0_0/SP.HIGH/WADR0
                            (rising edge-triggered cell RAMD64E clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_s7mmcm_clkout rise@0.000ns - main_s7mmcm_clkout rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.100ns (23.423%)  route 0.327ns (76.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.866ns
    Source Clock Delay      (SCD):    4.124ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_3/O
                         net (fo=9887, routed)        0.663     4.124    snn_1x1_wrapper/load_neuron_inst_fifo/snn_clk_clk
    SLICE_X113Y50        FDCE                                         r  snn_1x1_wrapper/load_neuron_inst_fifo/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y50        FDCE (Prop_fdce_C_Q)         0.100     4.224 r  snn_1x1_wrapper/load_neuron_inst_fifo/count_reg[0]/Q
                         net (fo=31, routed)          0.327     4.551    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_128_255_0_0/A0
    SLICE_X116Y50        RAMD64E                                      r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_128_255_0_0/SP.HIGH/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_3/O
                         net (fo=9887, routed)        0.903     4.866    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_128_255_0_0/WCLK
    SLICE_X116Y50        RAMD64E                                      r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_128_255_0_0/SP.HIGH/CLK
                         clock pessimism             -0.709     4.156    
    SLICE_X116Y50        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.297     4.453    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_128_255_0_0/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -4.453    
                         arrival time                           4.551    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 snn_1x1_wrapper/load_neuron_inst_fifo/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_128_255_0_0/SP.LOW/WADR0
                            (rising edge-triggered cell RAMD64E clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_s7mmcm_clkout rise@0.000ns - main_s7mmcm_clkout rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.100ns (23.423%)  route 0.327ns (76.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.866ns
    Source Clock Delay      (SCD):    4.124ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_3/O
                         net (fo=9887, routed)        0.663     4.124    snn_1x1_wrapper/load_neuron_inst_fifo/snn_clk_clk
    SLICE_X113Y50        FDCE                                         r  snn_1x1_wrapper/load_neuron_inst_fifo/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y50        FDCE (Prop_fdce_C_Q)         0.100     4.224 r  snn_1x1_wrapper/load_neuron_inst_fifo/count_reg[0]/Q
                         net (fo=31, routed)          0.327     4.551    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_128_255_0_0/A0
    SLICE_X116Y50        RAMD64E                                      r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_128_255_0_0/SP.LOW/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_3/O
                         net (fo=9887, routed)        0.903     4.866    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_128_255_0_0/WCLK
    SLICE_X116Y50        RAMD64E                                      r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_128_255_0_0/SP.LOW/CLK
                         clock pessimism             -0.709     4.156    
    SLICE_X116Y50        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.297     4.453    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_128_255_0_0/SP.LOW
  -------------------------------------------------------------------
                         required time                         -4.453    
                         arrival time                           4.551    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_num_reg[2]_rep__5/C
                            (falling edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_num_reg[5]_rep__7/D
                            (falling edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_s7mmcm_clkout fall@5.000ns - main_s7mmcm_clkout fall@5.000ns)
  Data Path Delay:        0.371ns  (logic 0.135ns (36.366%)  route 0.236ns (63.634%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 9.921 - 5.000 ) 
    Source Clock Delay      (SCD):    4.155ns = ( 9.155 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout fall edge)
                                                      5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     5.388 f  IBUFDS/O
                         net (fo=1, routed)           1.083     6.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     6.497 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     7.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     7.308 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     8.435    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     8.461 f  BUFG_3/O
                         net (fo=9887, routed)        0.694     9.155    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/snn_clk_clk
    SLICE_X79Y45         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_num_reg[2]_rep__5/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y45         FDCE (Prop_fdce_C_Q)         0.107     9.262 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_num_reg[2]_rep__5/Q
                         net (fo=117, routed)         0.236     9.499    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_num_reg[2]_rep__5_n_0
    SLICE_X81Y45         LUT6 (Prop_lut6_I2_O)        0.028     9.527 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_num[5]_rep__7_i_1/O
                         net (fo=1, routed)           0.000     9.527    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_num[5]_rep__7_i_1_n_0
    SLICE_X81Y45         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_num_reg[5]_rep__7/D
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout fall edge)
                                                      5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     5.470 f  IBUFDS/O
                         net (fo=1, routed)           1.154     6.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     6.654 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     7.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     7.737 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     8.933    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     8.963 f  BUFG_3/O
                         net (fo=9887, routed)        0.958     9.921    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/snn_clk_clk
    SLICE_X81Y45         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_num_reg[5]_rep__7/C  (IS_INVERTED)
                         clock pessimism             -0.569     9.351    
    SLICE_X81Y45         FDCE (Hold_fdce_C_D)         0.068     9.419    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_num_reg[5]_rep__7
  -------------------------------------------------------------------
                         required time                         -9.419    
                         arrival time                           9.527    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_south/local_buffer/data_reg[0][3]/C
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_south/local_buffer/output_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_s7mmcm_clkout rise@0.000ns - main_s7mmcm_clkout rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.383%)  route 0.054ns (29.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    4.115ns
    Clock Pessimism Removal (CPR):    0.730ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_3/O
                         net (fo=9887, routed)        0.654     4.115    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_south/local_buffer/snn_clk_clk
    SLICE_X100Y89        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_south/local_buffer/data_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y89        FDCE (Prop_fdce_C_Q)         0.100     4.215 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_south/local_buffer/data_reg[0][3]/Q
                         net (fo=1, routed)           0.054     4.269    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_south/local_buffer/data_reg_n_0_[0][3]
    SLICE_X101Y89        LUT6 (Prop_lut6_I2_O)        0.028     4.297 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_south/local_buffer/output_data[3]_i_1/O
                         net (fo=1, routed)           0.000     4.297    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_south/local_buffer/output_data[3]_i_1_n_0
    SLICE_X101Y89        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_south/local_buffer/output_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_3/O
                         net (fo=9887, routed)        0.894     4.857    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_south/local_buffer/snn_clk_clk
    SLICE_X101Y89        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_south/local_buffer/output_data_reg[3]/C
                         clock pessimism             -0.730     4.126    
    SLICE_X101Y89        FDCE (Hold_fdce_C_D)         0.060     4.186    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_south/local_buffer/output_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.186    
                         arrival time                           4.297    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 snn_1x1_wrapper/packet_out_fifo/sync_r2w/wq1_rptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/packet_out_fifo/sync_r2w/wq2_rptr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_s7mmcm_clkout rise@0.000ns - main_s7mmcm_clkout rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    4.098ns
    Clock Pessimism Removal (CPR):    0.739ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_3/O
                         net (fo=9887, routed)        0.637     4.098    snn_1x1_wrapper/packet_out_fifo/sync_r2w/snn_clk_clk
    SLICE_X75Y82         FDCE                                         r  snn_1x1_wrapper/packet_out_fifo/sync_r2w/wq1_rptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y82         FDCE (Prop_fdce_C_Q)         0.100     4.198 r  snn_1x1_wrapper/packet_out_fifo/sync_r2w/wq1_rptr_reg[8]/Q
                         net (fo=1, routed)           0.055     4.253    snn_1x1_wrapper/packet_out_fifo/sync_r2w/wq1_rptr_reg_n_0_[8]
    SLICE_X75Y82         FDCE                                         r  snn_1x1_wrapper/packet_out_fifo/sync_r2w/wq2_rptr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_3/O
                         net (fo=9887, routed)        0.875     4.838    snn_1x1_wrapper/packet_out_fifo/sync_r2w/snn_clk_clk
    SLICE_X75Y82         FDCE                                         r  snn_1x1_wrapper/packet_out_fifo/sync_r2w/wq2_rptr_reg[8]/C
                         clock pessimism             -0.739     4.098    
    SLICE_X75Y82         FDCE (Hold_fdce_C_D)         0.044     4.142    snn_1x1_wrapper/packet_out_fifo/sync_r2w/wq2_rptr_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.142    
                         arrival time                           4.253    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 snn_1x1_wrapper/packet_out_fifo/wptr_full/wbin_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/packet_out_fifo/wptr_full/wptr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_s7mmcm_clkout rise@0.000ns - main_s7mmcm_clkout rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.175%)  route 0.081ns (38.825%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    4.099ns
    Clock Pessimism Removal (CPR):    0.728ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_3/O
                         net (fo=9887, routed)        0.638     4.099    snn_1x1_wrapper/packet_out_fifo/wptr_full/snn_clk_clk
    SLICE_X75Y83         FDCE                                         r  snn_1x1_wrapper/packet_out_fifo/wptr_full/wbin_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y83         FDCE (Prop_fdce_C_Q)         0.100     4.199 r  snn_1x1_wrapper/packet_out_fifo/wptr_full/wbin_reg[7]/Q
                         net (fo=8, routed)           0.081     4.281    snn_1x1_wrapper/packet_out_fifo/wptr_full/wbin_reg_n_0_[7]
    SLICE_X74Y83         LUT6 (Prop_lut6_I5_O)        0.028     4.309 r  snn_1x1_wrapper/packet_out_fifo/wptr_full/wptr[7]_i_1__2/O
                         net (fo=2, routed)           0.000     4.309    snn_1x1_wrapper/packet_out_fifo/wptr_full/wptr_reg[8]_0[1]
    SLICE_X74Y83         FDCE                                         r  snn_1x1_wrapper/packet_out_fifo/wptr_full/wptr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_3/O
                         net (fo=9887, routed)        0.876     4.839    snn_1x1_wrapper/packet_out_fifo/wptr_full/snn_clk_clk
    SLICE_X74Y83         FDCE                                         r  snn_1x1_wrapper/packet_out_fifo/wptr_full/wptr_reg[7]/C
                         clock pessimism             -0.728     4.110    
    SLICE_X74Y83         FDCE (Hold_fdce_C_D)         0.087     4.197    snn_1x1_wrapper/packet_out_fifo/wptr_full/wptr_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.197    
                         arrival time                           4.309    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/south_buffer/data_reg[0][15]/C
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/south_buffer/output_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_s7mmcm_clkout rise@0.000ns - main_s7mmcm_clkout rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.998%)  route 0.055ns (30.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    4.118ns
    Clock Pessimism Removal (CPR):    0.730ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_3/O
                         net (fo=9887, routed)        0.657     4.118    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/south_buffer/snn_clk_clk
    SLICE_X100Y98        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/south_buffer/data_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y98        FDCE (Prop_fdce_C_Q)         0.100     4.218 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/south_buffer/data_reg[0][15]/Q
                         net (fo=1, routed)           0.055     4.273    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/south_buffer/data_reg_n_0_[0][15]
    SLICE_X101Y98        LUT6 (Prop_lut6_I2_O)        0.028     4.301 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/south_buffer/output_data[15]_i_1/O
                         net (fo=1, routed)           0.000     4.301    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/south_buffer/output_data[15]_i_1_n_0
    SLICE_X101Y98        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/south_buffer/output_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_3/O
                         net (fo=9887, routed)        0.897     4.860    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/south_buffer/snn_clk_clk
    SLICE_X101Y98        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/south_buffer/output_data_reg[15]/C
                         clock pessimism             -0.730     4.129    
    SLICE_X101Y98        FDCE (Hold_fdce_C_D)         0.060     4.189    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/south_buffer/output_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.189    
                         arrival time                           4.301    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/north_buffer/data_reg[0][15]/C
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/north_buffer/output_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_s7mmcm_clkout rise@0.000ns - main_s7mmcm_clkout rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.408%)  route 0.056ns (30.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    4.117ns
    Clock Pessimism Removal (CPR):    0.729ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_3/O
                         net (fo=9887, routed)        0.656     4.117    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/north_buffer/snn_clk_clk
    SLICE_X97Y97         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/north_buffer/data_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y97         FDCE (Prop_fdce_C_Q)         0.100     4.217 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/north_buffer/data_reg[0][15]/Q
                         net (fo=1, routed)           0.056     4.274    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/north_buffer/data_reg_n_0_[0][15]
    SLICE_X96Y97         LUT6 (Prop_lut6_I2_O)        0.028     4.302 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/north_buffer/output_data[15]_i_1/O
                         net (fo=1, routed)           0.000     4.302    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/north_buffer/output_data[15]_i_1_n_0
    SLICE_X96Y97         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/north_buffer/output_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_3/O
                         net (fo=9887, routed)        0.895     4.858    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/north_buffer/snn_clk_clk
    SLICE_X96Y97         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/north_buffer/output_data_reg[15]/C
                         clock pessimism             -0.729     4.128    
    SLICE_X96Y97         FDCE (Hold_fdce_C_D)         0.060     4.188    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/north_buffer/output_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.188    
                         arrival time                           4.302    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_s7mmcm_clkout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_ADV/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y3    BUFG_3/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT3
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X121Y16    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/packet_count_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X121Y16    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/packet_count_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X119Y17    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/packet_count_reg[7]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X121Y14    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/packet_to_router_count_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X121Y14    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/packet_to_router_count_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X121Y12    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/packet_to_router_count_reg[7]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X97Y97     snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/north_buffer/data_reg[0][19]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X97Y97     snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/north_buffer/data_reg[0][20]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT3
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X78Y83     snn_1x1_wrapper/packet_out_fifo/fifomem/mem_reg_0_63_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X78Y83     snn_1x1_wrapper/packet_out_fifo/fifomem/mem_reg_0_63_6_6/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X78Y83     snn_1x1_wrapper/packet_out_fifo/fifomem/mem_reg_0_63_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X78Y83     snn_1x1_wrapper/packet_out_fifo/fifomem/mem_reg_0_63_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X116Y49    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X116Y49    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X116Y49    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X116Y49    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X114Y49    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_0_127_1_1/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X114Y49    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_0_127_1_1/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X94Y21     snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r2_64_127_204_206/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X94Y26     snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r2_64_127_213_215/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X94Y26     snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r2_64_127_213_215/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X94Y26     snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r2_64_127_213_215/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X94Y26     snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r2_64_127_213_215/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X120Y73    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r1_192_255_72_74/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X120Y73    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r1_192_255_72_74/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X120Y73    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r1_192_255_72_74/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X120Y73    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r1_192_255_72_74/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X120Y67    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r1_192_255_75_77/RAMA/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  main_crg_clkout0
  To Clock:  main_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.975ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/packet_out_fifo/rptr_empty/rptr_reg[2]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.212ns  (logic 0.236ns (3.272%)  route 6.976ns (96.728%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.746ns = ( 16.746 - 8.000 ) 
    Source Clock Delay      (SCD):    9.555ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10770, routed)       1.682     9.555    sys_clk
    SLICE_X152Y75        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y75        FDPE (Prop_fdpe_C_Q)         0.236     9.791 f  FDPE_1/Q
                         net (fo=8718, routed)        6.976    16.767    snn_1x1_wrapper/packet_out_fifo/rptr_empty/sys_rst
    SLICE_X75Y81         FDCE                                         f  snn_1x1_wrapper/packet_out_fifo/rptr_empty/rptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10770, routed)       1.419    16.746    snn_1x1_wrapper/packet_out_fifo/rptr_empty/out
    SLICE_X75Y81         FDCE                                         r  snn_1x1_wrapper/packet_out_fifo/rptr_empty/rptr_reg[2]/C
                         clock pessimism              0.562    17.309    
                         clock uncertainty           -0.064    17.244    
    SLICE_X75Y81         FDCE (Recov_fdce_C_CLR)     -0.292    16.952    snn_1x1_wrapper/packet_out_fifo/rptr_empty/rptr_reg[2]
  -------------------------------------------------------------------
                         required time                         16.952    
                         arrival time                         -16.767    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[0]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.212ns  (logic 0.236ns (3.272%)  route 6.976ns (96.728%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.746ns = ( 16.746 - 8.000 ) 
    Source Clock Delay      (SCD):    9.555ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10770, routed)       1.682     9.555    sys_clk
    SLICE_X152Y75        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y75        FDPE (Prop_fdpe_C_Q)         0.236     9.791 f  FDPE_1/Q
                         net (fo=8718, routed)        6.976    16.767    snn_1x1_wrapper/packet_out_fifo/sync_w2r/sys_rst
    SLICE_X75Y81         FDCE                                         f  snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10770, routed)       1.419    16.746    snn_1x1_wrapper/packet_out_fifo/sync_w2r/out
    SLICE_X75Y81         FDCE                                         r  snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[0]/C
                         clock pessimism              0.562    17.309    
                         clock uncertainty           -0.064    17.244    
    SLICE_X75Y81         FDCE (Recov_fdce_C_CLR)     -0.292    16.952    snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[0]
  -------------------------------------------------------------------
                         required time                         16.952    
                         arrival time                         -16.767    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[1]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.212ns  (logic 0.236ns (3.272%)  route 6.976ns (96.728%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.746ns = ( 16.746 - 8.000 ) 
    Source Clock Delay      (SCD):    9.555ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10770, routed)       1.682     9.555    sys_clk
    SLICE_X152Y75        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y75        FDPE (Prop_fdpe_C_Q)         0.236     9.791 f  FDPE_1/Q
                         net (fo=8718, routed)        6.976    16.767    snn_1x1_wrapper/packet_out_fifo/sync_w2r/sys_rst
    SLICE_X75Y81         FDCE                                         f  snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10770, routed)       1.419    16.746    snn_1x1_wrapper/packet_out_fifo/sync_w2r/out
    SLICE_X75Y81         FDCE                                         r  snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[1]/C
                         clock pessimism              0.562    17.309    
                         clock uncertainty           -0.064    17.244    
    SLICE_X75Y81         FDCE (Recov_fdce_C_CLR)     -0.292    16.952    snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[1]
  -------------------------------------------------------------------
                         required time                         16.952    
                         arrival time                         -16.767    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[4]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.212ns  (logic 0.236ns (3.272%)  route 6.976ns (96.728%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.746ns = ( 16.746 - 8.000 ) 
    Source Clock Delay      (SCD):    9.555ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10770, routed)       1.682     9.555    sys_clk
    SLICE_X152Y75        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y75        FDPE (Prop_fdpe_C_Q)         0.236     9.791 f  FDPE_1/Q
                         net (fo=8718, routed)        6.976    16.767    snn_1x1_wrapper/packet_out_fifo/sync_w2r/sys_rst
    SLICE_X75Y81         FDCE                                         f  snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10770, routed)       1.419    16.746    snn_1x1_wrapper/packet_out_fifo/sync_w2r/out
    SLICE_X75Y81         FDCE                                         r  snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[4]/C
                         clock pessimism              0.562    17.309    
                         clock uncertainty           -0.064    17.244    
    SLICE_X75Y81         FDCE (Recov_fdce_C_CLR)     -0.292    16.952    snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[4]
  -------------------------------------------------------------------
                         required time                         16.952    
                         arrival time                         -16.767    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq2_wptr_reg[0]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.212ns  (logic 0.236ns (3.272%)  route 6.976ns (96.728%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.746ns = ( 16.746 - 8.000 ) 
    Source Clock Delay      (SCD):    9.555ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10770, routed)       1.682     9.555    sys_clk
    SLICE_X152Y75        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y75        FDPE (Prop_fdpe_C_Q)         0.236     9.791 f  FDPE_1/Q
                         net (fo=8718, routed)        6.976    16.767    snn_1x1_wrapper/packet_out_fifo/sync_w2r/sys_rst
    SLICE_X75Y81         FDCE                                         f  snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq2_wptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10770, routed)       1.419    16.746    snn_1x1_wrapper/packet_out_fifo/sync_w2r/out
    SLICE_X75Y81         FDCE                                         r  snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq2_wptr_reg[0]/C
                         clock pessimism              0.562    17.309    
                         clock uncertainty           -0.064    17.244    
    SLICE_X75Y81         FDCE (Recov_fdce_C_CLR)     -0.292    16.952    snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq2_wptr_reg[0]
  -------------------------------------------------------------------
                         required time                         16.952    
                         arrival time                         -16.767    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq2_wptr_reg[1]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.212ns  (logic 0.236ns (3.272%)  route 6.976ns (96.728%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.746ns = ( 16.746 - 8.000 ) 
    Source Clock Delay      (SCD):    9.555ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10770, routed)       1.682     9.555    sys_clk
    SLICE_X152Y75        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y75        FDPE (Prop_fdpe_C_Q)         0.236     9.791 f  FDPE_1/Q
                         net (fo=8718, routed)        6.976    16.767    snn_1x1_wrapper/packet_out_fifo/sync_w2r/sys_rst
    SLICE_X75Y81         FDCE                                         f  snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq2_wptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10770, routed)       1.419    16.746    snn_1x1_wrapper/packet_out_fifo/sync_w2r/out
    SLICE_X75Y81         FDCE                                         r  snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq2_wptr_reg[1]/C
                         clock pessimism              0.562    17.309    
                         clock uncertainty           -0.064    17.244    
    SLICE_X75Y81         FDCE (Recov_fdce_C_CLR)     -0.292    16.952    snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq2_wptr_reg[1]
  -------------------------------------------------------------------
                         required time                         16.952    
                         arrival time                         -16.767    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/packet_out_fifo/rptr_empty/rempty_reg/PRE
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.218ns  (logic 0.236ns (3.270%)  route 6.982ns (96.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.746ns = ( 16.746 - 8.000 ) 
    Source Clock Delay      (SCD):    9.555ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10770, routed)       1.682     9.555    sys_clk
    SLICE_X152Y75        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y75        FDPE (Prop_fdpe_C_Q)         0.236     9.791 f  FDPE_1/Q
                         net (fo=8718, routed)        6.982    16.772    snn_1x1_wrapper/packet_out_fifo/rptr_empty/sys_rst
    SLICE_X77Y81         FDPE                                         f  snn_1x1_wrapper/packet_out_fifo/rptr_empty/rempty_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10770, routed)       1.419    16.746    snn_1x1_wrapper/packet_out_fifo/rptr_empty/out
    SLICE_X77Y81         FDPE                                         r  snn_1x1_wrapper/packet_out_fifo/rptr_empty/rempty_reg/C
                         clock pessimism              0.562    17.309    
                         clock uncertainty           -0.064    17.244    
    SLICE_X77Y81         FDPE (Recov_fdpe_C_PRE)     -0.258    16.986    snn_1x1_wrapper/packet_out_fifo/rptr_empty/rempty_reg
  -------------------------------------------------------------------
                         required time                         16.986    
                         arrival time                         -16.772    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[6]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.144ns  (logic 0.236ns (3.303%)  route 6.908ns (96.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.749ns = ( 16.749 - 8.000 ) 
    Source Clock Delay      (SCD):    9.555ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10770, routed)       1.682     9.555    sys_clk
    SLICE_X152Y75        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y75        FDPE (Prop_fdpe_C_Q)         0.236     9.791 f  FDPE_1/Q
                         net (fo=8718, routed)        6.908    16.699    snn_1x1_wrapper/packet_out_fifo/sync_w2r/sys_rst
    SLICE_X72Y83         FDCE                                         f  snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10770, routed)       1.422    16.749    snn_1x1_wrapper/packet_out_fifo/sync_w2r/out
    SLICE_X72Y83         FDCE                                         r  snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[6]/C
                         clock pessimism              0.562    17.312    
                         clock uncertainty           -0.064    17.247    
    SLICE_X72Y83         FDCE (Recov_fdce_C_CLR)     -0.292    16.955    snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[6]
  -------------------------------------------------------------------
                         required time                         16.955    
                         arrival time                         -16.699    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[7]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.144ns  (logic 0.236ns (3.303%)  route 6.908ns (96.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.749ns = ( 16.749 - 8.000 ) 
    Source Clock Delay      (SCD):    9.555ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10770, routed)       1.682     9.555    sys_clk
    SLICE_X152Y75        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y75        FDPE (Prop_fdpe_C_Q)         0.236     9.791 f  FDPE_1/Q
                         net (fo=8718, routed)        6.908    16.699    snn_1x1_wrapper/packet_out_fifo/sync_w2r/sys_rst
    SLICE_X72Y83         FDCE                                         f  snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10770, routed)       1.422    16.749    snn_1x1_wrapper/packet_out_fifo/sync_w2r/out
    SLICE_X72Y83         FDCE                                         r  snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[7]/C
                         clock pessimism              0.562    17.312    
                         clock uncertainty           -0.064    17.247    
    SLICE_X72Y83         FDCE (Recov_fdce_C_CLR)     -0.292    16.955    snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[7]
  -------------------------------------------------------------------
                         required time                         16.955    
                         arrival time                         -16.699    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[8]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.144ns  (logic 0.236ns (3.303%)  route 6.908ns (96.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.749ns = ( 16.749 - 8.000 ) 
    Source Clock Delay      (SCD):    9.555ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10770, routed)       1.682     9.555    sys_clk
    SLICE_X152Y75        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y75        FDPE (Prop_fdpe_C_Q)         0.236     9.791 f  FDPE_1/Q
                         net (fo=8718, routed)        6.908    16.699    snn_1x1_wrapper/packet_out_fifo/sync_w2r/sys_rst
    SLICE_X72Y83         FDCE                                         f  snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10770, routed)       1.422    16.749    snn_1x1_wrapper/packet_out_fifo/sync_w2r/out
    SLICE_X72Y83         FDCE                                         r  snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[8]/C
                         clock pessimism              0.562    17.312    
                         clock uncertainty           -0.064    17.247    
    SLICE_X72Y83         FDCE (Recov_fdce_C_CLR)     -0.292    16.955    snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[8]
  -------------------------------------------------------------------
                         required time                         16.955    
                         arrival time                         -16.699    
  -------------------------------------------------------------------
                         slack                                  0.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.975ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_packet_fifo/sync_r2w/wq1_rptr_reg[0]/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.107ns (12.869%)  route 0.724ns (87.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10770, routed)       0.715     4.176    sys_clk
    SLICE_X152Y75        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y75        FDPE (Prop_fdpe_C_Q)         0.107     4.283 f  FDPE_1/Q
                         net (fo=8718, routed)        0.724     5.008    snn_1x1_wrapper/load_packet_fifo/sync_r2w/sys_rst
    SLICE_X91Y84         FDCE                                         f  snn_1x1_wrapper/load_packet_fifo/sync_r2w/wq1_rptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10770, routed)       0.884     4.847    snn_1x1_wrapper/load_packet_fifo/sync_r2w/out
    SLICE_X91Y84         FDCE                                         r  snn_1x1_wrapper/load_packet_fifo/sync_r2w/wq1_rptr_reg[0]/C
                         clock pessimism             -0.709     4.137    
    SLICE_X91Y84         FDCE (Remov_fdce_C_CLR)     -0.105     4.032    snn_1x1_wrapper/load_packet_fifo/sync_r2w/wq1_rptr_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.032    
                         arrival time                           5.008    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             0.975ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_packet_fifo/sync_r2w/wq1_rptr_reg[7]/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.107ns (12.869%)  route 0.724ns (87.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10770, routed)       0.715     4.176    sys_clk
    SLICE_X152Y75        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y75        FDPE (Prop_fdpe_C_Q)         0.107     4.283 f  FDPE_1/Q
                         net (fo=8718, routed)        0.724     5.008    snn_1x1_wrapper/load_packet_fifo/sync_r2w/sys_rst
    SLICE_X91Y84         FDCE                                         f  snn_1x1_wrapper/load_packet_fifo/sync_r2w/wq1_rptr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10770, routed)       0.884     4.847    snn_1x1_wrapper/load_packet_fifo/sync_r2w/out
    SLICE_X91Y84         FDCE                                         r  snn_1x1_wrapper/load_packet_fifo/sync_r2w/wq1_rptr_reg[7]/C
                         clock pessimism             -0.709     4.137    
    SLICE_X91Y84         FDCE (Remov_fdce_C_CLR)     -0.105     4.032    snn_1x1_wrapper/load_packet_fifo/sync_r2w/wq1_rptr_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.032    
                         arrival time                           5.008    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             0.975ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_packet_fifo/sync_r2w/wq2_rptr_reg[0]/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.107ns (12.869%)  route 0.724ns (87.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10770, routed)       0.715     4.176    sys_clk
    SLICE_X152Y75        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y75        FDPE (Prop_fdpe_C_Q)         0.107     4.283 f  FDPE_1/Q
                         net (fo=8718, routed)        0.724     5.008    snn_1x1_wrapper/load_packet_fifo/sync_r2w/sys_rst
    SLICE_X91Y84         FDCE                                         f  snn_1x1_wrapper/load_packet_fifo/sync_r2w/wq2_rptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10770, routed)       0.884     4.847    snn_1x1_wrapper/load_packet_fifo/sync_r2w/out
    SLICE_X91Y84         FDCE                                         r  snn_1x1_wrapper/load_packet_fifo/sync_r2w/wq2_rptr_reg[0]/C
                         clock pessimism             -0.709     4.137    
    SLICE_X91Y84         FDCE (Remov_fdce_C_CLR)     -0.105     4.032    snn_1x1_wrapper/load_packet_fifo/sync_r2w/wq2_rptr_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.032    
                         arrival time                           5.008    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             0.975ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_packet_fifo/sync_r2w/wq2_rptr_reg[7]/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.107ns (12.869%)  route 0.724ns (87.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10770, routed)       0.715     4.176    sys_clk
    SLICE_X152Y75        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y75        FDPE (Prop_fdpe_C_Q)         0.107     4.283 f  FDPE_1/Q
                         net (fo=8718, routed)        0.724     5.008    snn_1x1_wrapper/load_packet_fifo/sync_r2w/sys_rst
    SLICE_X91Y84         FDCE                                         f  snn_1x1_wrapper/load_packet_fifo/sync_r2w/wq2_rptr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10770, routed)       0.884     4.847    snn_1x1_wrapper/load_packet_fifo/sync_r2w/out
    SLICE_X91Y84         FDCE                                         r  snn_1x1_wrapper/load_packet_fifo/sync_r2w/wq2_rptr_reg[7]/C
                         clock pessimism             -0.709     4.137    
    SLICE_X91Y84         FDCE (Remov_fdce_C_CLR)     -0.105     4.032    snn_1x1_wrapper/load_packet_fifo/sync_r2w/wq2_rptr_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.032    
                         arrival time                           5.008    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             1.015ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_packet_fifo/wptr_full/wptr_reg[2]/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.107ns (12.311%)  route 0.762ns (87.689%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10770, routed)       0.715     4.176    sys_clk
    SLICE_X152Y75        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y75        FDPE (Prop_fdpe_C_Q)         0.107     4.283 f  FDPE_1/Q
                         net (fo=8718, routed)        0.762     5.046    snn_1x1_wrapper/load_packet_fifo/wptr_full/sys_rst
    SLICE_X84Y84         FDCE                                         f  snn_1x1_wrapper/load_packet_fifo/wptr_full/wptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10770, routed)       0.882     4.845    snn_1x1_wrapper/load_packet_fifo/wptr_full/out
    SLICE_X84Y84         FDCE                                         r  snn_1x1_wrapper/load_packet_fifo/wptr_full/wptr_reg[2]/C
                         clock pessimism             -0.709     4.135    
    SLICE_X84Y84         FDCE (Remov_fdce_C_CLR)     -0.105     4.030    snn_1x1_wrapper/load_packet_fifo/wptr_full/wptr_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.030    
                         arrival time                           5.046    
  -------------------------------------------------------------------
                         slack                                  1.015    

Slack (MET) :             1.111ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/packet_out_fifo/rptr_empty/rbin_reg[2]/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.107ns (11.144%)  route 0.853ns (88.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10770, routed)       0.715     4.176    sys_clk
    SLICE_X152Y75        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y75        FDPE (Prop_fdpe_C_Q)         0.107     4.283 f  FDPE_1/Q
                         net (fo=8718, routed)        0.853     5.137    snn_1x1_wrapper/packet_out_fifo/rptr_empty/sys_rst
    SLICE_X80Y81         FDCE                                         f  snn_1x1_wrapper/packet_out_fifo/rptr_empty/rbin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10770, routed)       0.877     4.840    snn_1x1_wrapper/packet_out_fifo/rptr_empty/out
    SLICE_X80Y81         FDCE                                         r  snn_1x1_wrapper/packet_out_fifo/rptr_empty/rbin_reg[2]/C
                         clock pessimism             -0.709     4.130    
    SLICE_X80Y81         FDCE (Remov_fdce_C_CLR)     -0.105     4.025    snn_1x1_wrapper/packet_out_fifo/rptr_empty/rbin_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.025    
                         arrival time                           5.137    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.111ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[2]/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.107ns (11.144%)  route 0.853ns (88.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10770, routed)       0.715     4.176    sys_clk
    SLICE_X152Y75        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y75        FDPE (Prop_fdpe_C_Q)         0.107     4.283 f  FDPE_1/Q
                         net (fo=8718, routed)        0.853     5.137    snn_1x1_wrapper/packet_out_fifo/sync_w2r/sys_rst
    SLICE_X80Y81         FDCE                                         f  snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10770, routed)       0.877     4.840    snn_1x1_wrapper/packet_out_fifo/sync_w2r/out
    SLICE_X80Y81         FDCE                                         r  snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[2]/C
                         clock pessimism             -0.709     4.130    
    SLICE_X80Y81         FDCE (Remov_fdce_C_CLR)     -0.105     4.025    snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.025    
                         arrival time                           5.137    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.111ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq2_wptr_reg[2]/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.107ns (11.144%)  route 0.853ns (88.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10770, routed)       0.715     4.176    sys_clk
    SLICE_X152Y75        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y75        FDPE (Prop_fdpe_C_Q)         0.107     4.283 f  FDPE_1/Q
                         net (fo=8718, routed)        0.853     5.137    snn_1x1_wrapper/packet_out_fifo/sync_w2r/sys_rst
    SLICE_X80Y81         FDCE                                         f  snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq2_wptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10770, routed)       0.877     4.840    snn_1x1_wrapper/packet_out_fifo/sync_w2r/out
    SLICE_X80Y81         FDCE                                         r  snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq2_wptr_reg[2]/C
                         clock pessimism             -0.709     4.130    
    SLICE_X80Y81         FDCE (Remov_fdce_C_CLR)     -0.105     4.025    snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq2_wptr_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.025    
                         arrival time                           5.137    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.209ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/packet_out_fifo/rptr_empty/rptr_reg[6]/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.107ns (8.809%)  route 1.108ns (91.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10770, routed)       0.715     4.176    sys_clk
    SLICE_X152Y75        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y75        FDPE (Prop_fdpe_C_Q)         0.107     4.283 f  FDPE_1/Q
                         net (fo=8718, routed)        1.108     5.391    snn_1x1_wrapper/packet_out_fifo/rptr_empty/sys_rst
    SLICE_X76Y81         FDCE                                         f  snn_1x1_wrapper/packet_out_fifo/rptr_empty/rptr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10770, routed)       0.874     4.837    snn_1x1_wrapper/packet_out_fifo/rptr_empty/out
    SLICE_X76Y81         FDCE                                         r  snn_1x1_wrapper/packet_out_fifo/rptr_empty/rptr_reg[6]/C
                         clock pessimism             -0.549     4.287    
    SLICE_X76Y81         FDCE (Remov_fdce_C_CLR)     -0.105     4.182    snn_1x1_wrapper/packet_out_fifo/rptr_empty/rptr_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.182    
                         arrival time                           5.391    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.209ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[3]/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.107ns (8.809%)  route 1.108ns (91.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10770, routed)       0.715     4.176    sys_clk
    SLICE_X152Y75        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y75        FDPE (Prop_fdpe_C_Q)         0.107     4.283 f  FDPE_1/Q
                         net (fo=8718, routed)        1.108     5.391    snn_1x1_wrapper/packet_out_fifo/sync_w2r/sys_rst
    SLICE_X76Y81         FDCE                                         f  snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10770, routed)       0.874     4.837    snn_1x1_wrapper/packet_out_fifo/sync_w2r/out
    SLICE_X76Y81         FDCE                                         r  snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[3]/C
                         clock pessimism             -0.549     4.287    
    SLICE_X76Y81         FDCE (Remov_fdce_C_CLR)     -0.105     4.182    snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.182    
                         arrival time                           5.391    
  -------------------------------------------------------------------
                         slack                                  1.209    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+----------------+----------------+----------+---------------+---------+---------------+---------+------------------+
Reference | Input          | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal         |
Clock     | Port           | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock            |
----------+----------------+----------------+----------+---------------+---------+---------------+---------+------------------+
clk200_p  | cpu_reset      | FDCE           | -        |     0.018 (r) | FAST    |     2.335 (r) | SLOW    |                  |
clk200_p  | sdcard_cmd     | IDDR (IO)      | -        |    -3.489 (r) | FAST    |     8.894 (r) | SLOW    | main_crg_clkout0 |
clk200_p  | sdcard_cmd     | IDDR (IO)      | -        |    -3.489 (f) | FAST    |     8.894 (f) | SLOW    | main_crg_clkout0 |
clk200_p  | sdcard_data[0] | IDDR (IO)      | -        |    -3.513 (r) | FAST    |     8.919 (r) | SLOW    | main_crg_clkout0 |
clk200_p  | sdcard_data[0] | IDDR (IO)      | -        |    -3.513 (f) | FAST    |     8.919 (f) | SLOW    | main_crg_clkout0 |
clk200_p  | sdcard_data[1] | IDDR (IO)      | -        |    -3.489 (r) | FAST    |     8.894 (r) | SLOW    | main_crg_clkout0 |
clk200_p  | sdcard_data[1] | IDDR (IO)      | -        |    -3.489 (f) | FAST    |     8.894 (f) | SLOW    | main_crg_clkout0 |
clk200_p  | sdcard_data[2] | IDDR (IO)      | -        |    -3.498 (r) | FAST    |     8.903 (r) | SLOW    | main_crg_clkout0 |
clk200_p  | sdcard_data[2] | IDDR (IO)      | -        |    -3.498 (f) | FAST    |     8.903 (f) | SLOW    | main_crg_clkout0 |
clk200_p  | sdcard_data[3] | IDDR (IO)      | -        |    -3.503 (r) | FAST    |     8.909 (r) | SLOW    | main_crg_clkout0 |
clk200_p  | sdcard_data[3] | IDDR (IO)      | -        |    -3.503 (f) | FAST    |     8.909 (f) | SLOW    | main_crg_clkout0 |
clk200_p  | serial_rx      | FDRE           | -        |    -1.118 (r) | FAST    |     5.768 (r) | SLOW    | main_crg_clkout0 |
clk200_p  | ddram_dq[0]    | ISERDESE2 (IO) | VARIABLE |    -3.553 (r) | FAST    |     8.717 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[0]    | ISERDESE2 (IO) | VARIABLE |    -3.475 (f) | FAST    |     8.717 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[1]    | ISERDESE2 (IO) | VARIABLE |    -3.539 (r) | FAST    |     8.703 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[1]    | ISERDESE2 (IO) | VARIABLE |    -3.461 (f) | FAST    |     8.703 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[2]    | ISERDESE2 (IO) | VARIABLE |    -3.552 (r) | FAST    |     8.715 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[2]    | ISERDESE2 (IO) | VARIABLE |    -3.474 (f) | FAST    |     8.715 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[3]    | ISERDESE2 (IO) | VARIABLE |    -3.561 (r) | FAST    |     8.724 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[3]    | ISERDESE2 (IO) | VARIABLE |    -3.483 (f) | FAST    |     8.724 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[4]    | ISERDESE2 (IO) | VARIABLE |    -3.526 (r) | FAST    |     8.690 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[4]    | ISERDESE2 (IO) | VARIABLE |    -3.448 (f) | FAST    |     8.690 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[5]    | ISERDESE2 (IO) | VARIABLE |    -3.559 (r) | FAST    |     8.722 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[5]    | ISERDESE2 (IO) | VARIABLE |    -3.481 (f) | FAST    |     8.722 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[6]    | ISERDESE2 (IO) | VARIABLE |    -3.536 (r) | FAST    |     8.700 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[6]    | ISERDESE2 (IO) | VARIABLE |    -3.458 (f) | FAST    |     8.700 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[7]    | ISERDESE2 (IO) | VARIABLE |    -3.531 (r) | FAST    |     8.695 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[7]    | ISERDESE2 (IO) | VARIABLE |    -3.453 (f) | FAST    |     8.695 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[8]    | ISERDESE2 (IO) | VARIABLE |    -3.485 (r) | FAST    |     8.649 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[8]    | ISERDESE2 (IO) | VARIABLE |    -3.407 (f) | FAST    |     8.649 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[9]    | ISERDESE2 (IO) | VARIABLE |    -3.491 (r) | FAST    |     8.652 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[9]    | ISERDESE2 (IO) | VARIABLE |    -3.413 (f) | FAST    |     8.652 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[10]   | ISERDESE2 (IO) | VARIABLE |    -3.476 (r) | FAST    |     8.640 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[10]   | ISERDESE2 (IO) | VARIABLE |    -3.398 (f) | FAST    |     8.640 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[11]   | ISERDESE2 (IO) | VARIABLE |    -3.494 (r) | FAST    |     8.656 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[11]   | ISERDESE2 (IO) | VARIABLE |    -3.416 (f) | FAST    |     8.656 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[12]   | ISERDESE2 (IO) | VARIABLE |    -3.467 (r) | FAST    |     8.630 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[12]   | ISERDESE2 (IO) | VARIABLE |    -3.389 (f) | FAST    |     8.630 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[13]   | ISERDESE2 (IO) | VARIABLE |    -3.479 (r) | FAST    |     8.642 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[13]   | ISERDESE2 (IO) | VARIABLE |    -3.401 (f) | FAST    |     8.642 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[14]   | ISERDESE2 (IO) | VARIABLE |    -3.473 (r) | FAST    |     8.634 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[14]   | ISERDESE2 (IO) | VARIABLE |    -3.395 (f) | FAST    |     8.634 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[15]   | ISERDESE2 (IO) | VARIABLE |    -3.473 (r) | FAST    |     8.634 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[15]   | ISERDESE2 (IO) | VARIABLE |    -3.395 (f) | FAST    |     8.634 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[16]   | ISERDESE2 (IO) | VARIABLE |    -3.480 (r) | FAST    |     8.643 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[16]   | ISERDESE2 (IO) | VARIABLE |    -3.402 (f) | FAST    |     8.643 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[17]   | ISERDESE2 (IO) | VARIABLE |    -3.462 (r) | FAST    |     8.626 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[17]   | ISERDESE2 (IO) | VARIABLE |    -3.384 (f) | FAST    |     8.626 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[18]   | ISERDESE2 (IO) | VARIABLE |    -3.490 (r) | FAST    |     8.651 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[18]   | ISERDESE2 (IO) | VARIABLE |    -3.412 (f) | FAST    |     8.651 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[19]   | ISERDESE2 (IO) | VARIABLE |    -3.489 (r) | FAST    |     8.650 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[19]   | ISERDESE2 (IO) | VARIABLE |    -3.411 (f) | FAST    |     8.650 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[20]   | ISERDESE2 (IO) | VARIABLE |    -3.464 (r) | FAST    |     8.628 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[20]   | ISERDESE2 (IO) | VARIABLE |    -3.386 (f) | FAST    |     8.628 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[21]   | ISERDESE2 (IO) | VARIABLE |    -3.473 (r) | FAST    |     8.637 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[21]   | ISERDESE2 (IO) | VARIABLE |    -3.395 (f) | FAST    |     8.637 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[22]   | ISERDESE2 (IO) | VARIABLE |    -3.475 (r) | FAST    |     8.636 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[22]   | ISERDESE2 (IO) | VARIABLE |    -3.397 (f) | FAST    |     8.636 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[23]   | ISERDESE2 (IO) | VARIABLE |    -3.483 (r) | FAST    |     8.644 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[23]   | ISERDESE2 (IO) | VARIABLE |    -3.405 (f) | FAST    |     8.644 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[24]   | ISERDESE2 (IO) | VARIABLE |    -3.481 (r) | FAST    |     8.645 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[24]   | ISERDESE2 (IO) | VARIABLE |    -3.403 (f) | FAST    |     8.645 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[25]   | ISERDESE2 (IO) | VARIABLE |    -3.484 (r) | FAST    |     8.648 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[25]   | ISERDESE2 (IO) | VARIABLE |    -3.406 (f) | FAST    |     8.648 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[26]   | ISERDESE2 (IO) | VARIABLE |    -3.504 (r) | FAST    |     8.668 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[26]   | ISERDESE2 (IO) | VARIABLE |    -3.426 (f) | FAST    |     8.668 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[27]   | ISERDESE2 (IO) | VARIABLE |    -3.507 (r) | FAST    |     8.671 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[27]   | ISERDESE2 (IO) | VARIABLE |    -3.429 (f) | FAST    |     8.671 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[28]   | ISERDESE2 (IO) | VARIABLE |    -3.489 (r) | FAST    |     8.654 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[28]   | ISERDESE2 (IO) | VARIABLE |    -3.411 (f) | FAST    |     8.654 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[29]   | ISERDESE2 (IO) | VARIABLE |    -3.501 (r) | FAST    |     8.665 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[29]   | ISERDESE2 (IO) | VARIABLE |    -3.423 (f) | FAST    |     8.665 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[30]   | ISERDESE2 (IO) | VARIABLE |    -3.491 (r) | FAST    |     8.655 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[30]   | ISERDESE2 (IO) | VARIABLE |    -3.413 (f) | FAST    |     8.655 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[31]   | ISERDESE2 (IO) | VARIABLE |    -3.487 (r) | FAST    |     8.651 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[31]   | ISERDESE2 (IO) | VARIABLE |    -3.409 (f) | FAST    |     8.651 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[32]   | ISERDESE2 (IO) | VARIABLE |    -3.378 (r) | FAST    |     8.303 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[32]   | ISERDESE2 (IO) | VARIABLE |    -3.300 (f) | FAST    |     8.303 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[33]   | ISERDESE2 (IO) | VARIABLE |    -3.376 (r) | FAST    |     8.299 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[33]   | ISERDESE2 (IO) | VARIABLE |    -3.298 (f) | FAST    |     8.299 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[34]   | ISERDESE2 (IO) | VARIABLE |    -3.398 (r) | FAST    |     8.323 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[34]   | ISERDESE2 (IO) | VARIABLE |    -3.320 (f) | FAST    |     8.323 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[35]   | ISERDESE2 (IO) | VARIABLE |    -3.399 (r) | FAST    |     8.323 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[35]   | ISERDESE2 (IO) | VARIABLE |    -3.321 (f) | FAST    |     8.323 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[36]   | ISERDESE2 (IO) | VARIABLE |    -3.394 (r) | FAST    |     8.318 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[36]   | ISERDESE2 (IO) | VARIABLE |    -3.316 (f) | FAST    |     8.318 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[37]   | ISERDESE2 (IO) | VARIABLE |    -3.357 (r) | FAST    |     8.282 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[37]   | ISERDESE2 (IO) | VARIABLE |    -3.279 (f) | FAST    |     8.282 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[38]   | ISERDESE2 (IO) | VARIABLE |    -3.379 (r) | FAST    |     8.304 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[38]   | ISERDESE2 (IO) | VARIABLE |    -3.301 (f) | FAST    |     8.304 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[39]   | ISERDESE2 (IO) | VARIABLE |    -3.379 (r) | FAST    |     8.303 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[39]   | ISERDESE2 (IO) | VARIABLE |    -3.301 (f) | FAST    |     8.303 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[40]   | ISERDESE2 (IO) | VARIABLE |    -3.363 (r) | FAST    |     8.285 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[40]   | ISERDESE2 (IO) | VARIABLE |    -3.285 (f) | FAST    |     8.285 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[41]   | ISERDESE2 (IO) | VARIABLE |    -3.364 (r) | FAST    |     8.286 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[41]   | ISERDESE2 (IO) | VARIABLE |    -3.286 (f) | FAST    |     8.286 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[42]   | ISERDESE2 (IO) | VARIABLE |    -3.347 (r) | FAST    |     8.270 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[42]   | ISERDESE2 (IO) | VARIABLE |    -3.269 (f) | FAST    |     8.270 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[43]   | ISERDESE2 (IO) | VARIABLE |    -3.342 (r) | FAST    |     8.265 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[43]   | ISERDESE2 (IO) | VARIABLE |    -3.264 (f) | FAST    |     8.265 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[44]   | ISERDESE2 (IO) | VARIABLE |    -3.361 (r) | FAST    |     8.282 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[44]   | ISERDESE2 (IO) | VARIABLE |    -3.283 (f) | FAST    |     8.282 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[45]   | ISERDESE2 (IO) | VARIABLE |    -3.360 (r) | FAST    |     8.280 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[45]   | ISERDESE2 (IO) | VARIABLE |    -3.282 (f) | FAST    |     8.280 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[46]   | ISERDESE2 (IO) | VARIABLE |    -3.334 (r) | FAST    |     8.258 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[46]   | ISERDESE2 (IO) | VARIABLE |    -3.256 (f) | FAST    |     8.258 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[47]   | ISERDESE2 (IO) | VARIABLE |    -3.325 (r) | FAST    |     8.249 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[47]   | ISERDESE2 (IO) | VARIABLE |    -3.247 (f) | FAST    |     8.249 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[48]   | ISERDESE2 (IO) | VARIABLE |    -3.357 (r) | FAST    |     8.281 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[48]   | ISERDESE2 (IO) | VARIABLE |    -3.279 (f) | FAST    |     8.281 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[49]   | ISERDESE2 (IO) | VARIABLE |    -3.367 (r) | FAST    |     8.290 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[49]   | ISERDESE2 (IO) | VARIABLE |    -3.289 (f) | FAST    |     8.290 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[50]   | ISERDESE2 (IO) | VARIABLE |    -3.388 (r) | FAST    |     8.309 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[50]   | ISERDESE2 (IO) | VARIABLE |    -3.310 (f) | FAST    |     8.309 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[51]   | ISERDESE2 (IO) | VARIABLE |    -3.376 (r) | FAST    |     8.297 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[51]   | ISERDESE2 (IO) | VARIABLE |    -3.298 (f) | FAST    |     8.297 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[52]   | ISERDESE2 (IO) | VARIABLE |    -3.376 (r) | FAST    |     8.300 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[52]   | ISERDESE2 (IO) | VARIABLE |    -3.298 (f) | FAST    |     8.300 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[53]   | ISERDESE2 (IO) | VARIABLE |    -3.387 (r) | FAST    |     8.308 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[53]   | ISERDESE2 (IO) | VARIABLE |    -3.309 (f) | FAST    |     8.308 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[54]   | ISERDESE2 (IO) | VARIABLE |    -3.370 (r) | FAST    |     8.294 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[54]   | ISERDESE2 (IO) | VARIABLE |    -3.292 (f) | FAST    |     8.294 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[55]   | ISERDESE2 (IO) | VARIABLE |    -3.389 (r) | FAST    |     8.311 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[55]   | ISERDESE2 (IO) | VARIABLE |    -3.311 (f) | FAST    |     8.311 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[56]   | ISERDESE2 (IO) | VARIABLE |    -3.370 (r) | FAST    |     8.294 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[56]   | ISERDESE2 (IO) | VARIABLE |    -3.292 (f) | FAST    |     8.294 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[57]   | ISERDESE2 (IO) | VARIABLE |    -3.390 (r) | FAST    |     8.314 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[57]   | ISERDESE2 (IO) | VARIABLE |    -3.312 (f) | FAST    |     8.314 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[58]   | ISERDESE2 (IO) | VARIABLE |    -3.396 (r) | FAST    |     8.319 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[58]   | ISERDESE2 (IO) | VARIABLE |    -3.318 (f) | FAST    |     8.319 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[59]   | ISERDESE2 (IO) | VARIABLE |    -3.400 (r) | FAST    |     8.323 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[59]   | ISERDESE2 (IO) | VARIABLE |    -3.322 (f) | FAST    |     8.323 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[60]   | ISERDESE2 (IO) | VARIABLE |    -3.397 (r) | FAST    |     8.321 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[60]   | ISERDESE2 (IO) | VARIABLE |    -3.319 (f) | FAST    |     8.321 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[61]   | ISERDESE2 (IO) | VARIABLE |    -3.396 (r) | FAST    |     8.321 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[61]   | ISERDESE2 (IO) | VARIABLE |    -3.318 (f) | FAST    |     8.321 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[62]   | ISERDESE2 (IO) | VARIABLE |    -3.370 (r) | FAST    |     8.295 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[62]   | ISERDESE2 (IO) | VARIABLE |    -3.292 (f) | FAST    |     8.295 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[63]   | ISERDESE2 (IO) | VARIABLE |    -3.385 (r) | FAST    |     8.309 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[63]   | ISERDESE2 (IO) | VARIABLE |    -3.307 (f) | FAST    |     8.309 (f) | SLOW    | main_crg_clkout1 |
----------+----------------+----------------+----------+---------------+---------+---------------+---------+------------------+


Output Ports Clock-to-out

----------+----------------+----------------+----------+----------------+---------+----------------+---------+------------------+
Reference | Output         | IO Reg         | Delay    | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal         |
Clock     | Port           | Type           | Type     |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock            |
----------+----------------+----------------+----------+----------------+---------+----------------+---------+------------------+
clk200_p  | ddram_dq[0]    | FDRE           | -        |     14.313 (r) | SLOW    |      6.292 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[1]    | FDRE           | -        |     14.539 (r) | SLOW    |      6.409 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[2]    | FDRE           | -        |     14.509 (r) | SLOW    |      6.397 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[3]    | FDRE           | -        |     14.415 (r) | SLOW    |      6.353 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[4]    | FDRE           | -        |     14.639 (r) | SLOW    |      6.454 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[5]    | FDRE           | -        |     14.221 (r) | SLOW    |      6.248 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[6]    | FDRE           | -        |     14.061 (r) | SLOW    |      6.150 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[7]    | FDRE           | -        |     14.641 (r) | SLOW    |      6.458 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[8]    | FDRE           | -        |     14.017 (r) | SLOW    |      6.100 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[9]    | FDRE           | -        |     13.624 (r) | SLOW    |      5.895 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[10]   | FDRE           | -        |     13.940 (r) | SLOW    |      6.056 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[11]   | FDRE           | -        |     13.706 (r) | SLOW    |      5.939 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[12]   | FDRE           | -        |     13.931 (r) | SLOW    |      6.043 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[13]   | FDRE           | -        |     13.833 (r) | SLOW    |      5.999 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[14]   | FDRE           | -        |     13.538 (r) | SLOW    |      5.838 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[15]   | FDRE           | -        |     13.624 (r) | SLOW    |      5.882 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[16]   | FDRE           | -        |     12.938 (r) | SLOW    |      5.509 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[17]   | FDRE           | -        |     12.866 (r) | SLOW    |      5.460 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[18]   | FDRE           | -        |     13.316 (r) | SLOW    |      5.721 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[19]   | FDRE           | -        |     13.403 (r) | SLOW    |      5.765 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[20]   | FDRE           | -        |     13.050 (r) | SLOW    |      5.559 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[21]   | FDRE           | -        |     12.847 (r) | SLOW    |      5.457 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[22]   | FDRE           | -        |     13.230 (r) | SLOW    |      5.664 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[23]   | FDRE           | -        |     13.308 (r) | SLOW    |      5.708 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[24]   | FDRE           | -        |     13.021 (r) | SLOW    |      5.546 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[25]   | FDRE           | -        |     12.656 (r) | SLOW    |      5.359 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[26]   | FDRE           | -        |     12.899 (r) | SLOW    |      5.493 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[27]   | FDRE           | -        |     12.621 (r) | SLOW    |      5.350 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[28]   | FDRE           | -        |     12.737 (r) | SLOW    |      5.403 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[29]   | FDRE           | -        |     12.538 (r) | SLOW    |      5.302 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[30]   | FDRE           | -        |     12.828 (r) | SLOW    |      5.450 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[31]   | FDRE           | -        |     13.100 (r) | SLOW    |      5.589 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[32]   | FDRE           | -        |     14.294 (r) | SLOW    |      6.232 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[33]   | FDRE           | -        |     14.476 (r) | SLOW    |      6.328 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[34]   | FDRE           | -        |     14.650 (r) | SLOW    |      6.433 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[35]   | FDRE           | -        |     14.739 (r) | SLOW    |      6.481 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[36]   | FDRE           | -        |     14.842 (r) | SLOW    |      6.534 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[37]   | FDRE           | -        |     14.217 (r) | SLOW    |      6.179 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[38]   | FDRE           | -        |     14.388 (r) | SLOW    |      6.284 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[39]   | FDRE           | -        |     14.486 (r) | SLOW    |      6.337 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[40]   | FDRE           | -        |     15.603 (r) | SLOW    |      6.908 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[41]   | FDRE           | -        |     15.706 (r) | SLOW    |      6.969 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[42]   | FDRE           | -        |     15.337 (r) | SLOW    |      6.765 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[43]   | FDRE           | -        |     15.356 (r) | SLOW    |      6.774 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[44]   | FDRE           | -        |     15.795 (r) | SLOW    |      7.012 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[45]   | FDRE           | -        |     15.707 (r) | SLOW    |      6.964 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[46]   | FDRE           | -        |     15.173 (r) | SLOW    |      6.669 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[47]   | FDRE           | -        |     15.275 (r) | SLOW    |      6.721 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[48]   | FDRE           | -        |     16.377 (r) | SLOW    |      7.319 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[49]   | FDRE           | -        |     16.547 (r) | SLOW    |      7.415 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[50]   | FDRE           | -        |     16.159 (r) | SLOW    |      7.223 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[51]   | FDRE           | -        |     16.157 (r) | SLOW    |      7.215 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[52]   | FDRE           | -        |     16.551 (r) | SLOW    |      7.424 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[53]   | FDRE           | -        |     15.965 (r) | SLOW    |      7.118 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[54]   | FDRE           | -        |     16.458 (r) | SLOW    |      7.371 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[55]   | FDRE           | -        |     16.057 (r) | SLOW    |      7.170 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[56]   | FDRE           | -        |     17.122 (r) | SLOW    |      7.721 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[57]   | FDRE           | -        |     17.205 (r) | SLOW    |      7.778 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[58]   | FDRE           | -        |     16.996 (r) | SLOW    |      7.668 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[59]   | FDRE           | -        |     16.907 (r) | SLOW    |      7.625 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[60]   | FDRE           | -        |     16.716 (r) | SLOW    |      7.520 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[61]   | FDRE           | -        |     16.807 (r) | SLOW    |      7.568 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[62]   | FDRE           | -        |     17.310 (r) | SLOW    |      7.821 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[63]   | FDRE           | -        |     17.296 (r) | SLOW    |      7.822 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_n[0] | FDRE           | -        |     13.543 (r) | SLOW    |      5.850 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_n[1] | FDRE           | -        |     13.327 (r) | SLOW    |      5.708 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_n[2] | FDRE           | -        |     13.019 (r) | SLOW    |      5.539 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_n[3] | FDRE           | -        |     12.554 (r) | SLOW    |      5.297 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_n[4] | FDRE           | -        |     14.184 (r) | SLOW    |      6.226 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_n[5] | FDRE           | -        |     14.671 (r) | SLOW    |      6.468 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_n[6] | FDRE           | -        |     14.952 (r) | SLOW    |      6.635 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_n[7] | FDRE           | -        |     15.450 (r) | SLOW    |      6.955 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_p[0] | FDRE           | -        |     13.546 (r) | SLOW    |      5.850 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_p[1] | FDRE           | -        |     13.330 (r) | SLOW    |      5.708 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_p[2] | FDRE           | -        |     13.016 (r) | SLOW    |      5.539 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_p[3] | FDRE           | -        |     12.550 (r) | SLOW    |      5.297 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_p[4] | FDRE           | -        |     14.183 (r) | SLOW    |      6.226 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_p[5] | FDRE           | -        |     14.671 (r) | SLOW    |      6.468 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_p[6] | FDRE           | -        |     14.948 (r) | SLOW    |      6.635 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_p[7] | FDRE           | -        |     15.444 (r) | SLOW    |      6.955 (r) | FAST    | main_crg_clkout0 |
clk200_p  | sdcard_clk     | ODDR (IO)      | -        |     12.721 (r) | SLOW    |      5.339 (r) | FAST    | main_crg_clkout0 |
clk200_p  | sdcard_clk     | ODDR (IO)      | -        |     12.721 (f) | SLOW    |      5.339 (f) | FAST    | main_crg_clkout0 |
clk200_p  | sdcard_cmd     | ODDR (IO)      | -        |     12.718 (r) | SLOW    |      4.667 (r) | FAST    | main_crg_clkout0 |
clk200_p  | sdcard_cmd     | ODDR (IO)      | -        |     12.718 (f) | SLOW    |      4.667 (f) | FAST    | main_crg_clkout0 |
clk200_p  | sdcard_data[0] | ODDR (IO)      | -        |     12.693 (r) | SLOW    |      4.666 (r) | FAST    | main_crg_clkout0 |
clk200_p  | sdcard_data[0] | ODDR (IO)      | -        |     12.693 (f) | SLOW    |      4.666 (f) | FAST    | main_crg_clkout0 |
clk200_p  | sdcard_data[1] | ODDR (IO)      | -        |     12.718 (r) | SLOW    |      4.667 (r) | FAST    | main_crg_clkout0 |
clk200_p  | sdcard_data[1] | ODDR (IO)      | -        |     12.718 (f) | SLOW    |      4.667 (f) | FAST    | main_crg_clkout0 |
clk200_p  | sdcard_data[2] | ODDR (IO)      | -        |     12.709 (r) | SLOW    |      4.667 (r) | FAST    | main_crg_clkout0 |
clk200_p  | sdcard_data[2] | ODDR (IO)      | -        |     12.709 (f) | SLOW    |      4.667 (f) | FAST    | main_crg_clkout0 |
clk200_p  | sdcard_data[3] | ODDR (IO)      | -        |     12.703 (r) | SLOW    |      4.666 (r) | FAST    | main_crg_clkout0 |
clk200_p  | sdcard_data[3] | ODDR (IO)      | -        |     12.703 (f) | SLOW    |      4.666 (f) | FAST    | main_crg_clkout0 |
clk200_p  | serial_tx      | FDSE           | -        |     17.833 (r) | SLOW    |      7.948 (r) | FAST    | main_crg_clkout0 |
clk200_p  | user_led0      | FDRE           | -        |     16.290 (r) | SLOW    |      7.233 (r) | FAST    | main_crg_clkout0 |
clk200_p  | user_led1      | FDRE           | -        |     16.288 (r) | SLOW    |      7.310 (r) | FAST    | main_crg_clkout0 |
clk200_p  | user_led2      | FDRE           | -        |     15.977 (r) | SLOW    |      7.146 (r) | FAST    | main_crg_clkout0 |
clk200_p  | user_led3      | FDRE           | -        |     16.016 (r) | SLOW    |      7.003 (r) | FAST    | main_crg_clkout0 |
clk200_p  | user_led4      | FDRE           | -        |     16.051 (r) | SLOW    |      6.992 (r) | FAST    | main_crg_clkout0 |
clk200_p  | user_led5      | FDRE           | -        |     18.775 (r) | SLOW    |      8.184 (r) | FAST    | main_crg_clkout0 |
clk200_p  | user_led6      | FDRE           | -        |     18.877 (r) | SLOW    |      8.443 (r) | FAST    | main_crg_clkout0 |
clk200_p  | user_led7      | FDRE           | -        |     19.317 (r) | SLOW    |      8.613 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_a[0]     | OSERDESE2 (IO) | VARIABLE |     12.369 (r) | SLOW    |      5.331 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[1]     | OSERDESE2 (IO) | VARIABLE |     12.377 (r) | SLOW    |      5.339 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[2]     | OSERDESE2 (IO) | VARIABLE |     12.366 (r) | SLOW    |      5.328 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[3]     | OSERDESE2 (IO) | VARIABLE |     12.369 (r) | SLOW    |      5.331 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[4]     | OSERDESE2 (IO) | VARIABLE |     12.378 (r) | SLOW    |      5.341 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[5]     | OSERDESE2 (IO) | VARIABLE |     12.390 (r) | SLOW    |      5.353 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[6]     | OSERDESE2 (IO) | VARIABLE |     12.389 (r) | SLOW    |      5.352 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[7]     | OSERDESE2 (IO) | VARIABLE |     12.390 (r) | SLOW    |      5.352 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[8]     | OSERDESE2 (IO) | VARIABLE |     12.400 (r) | SLOW    |      5.361 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[9]     | OSERDESE2 (IO) | VARIABLE |     12.407 (r) | SLOW    |      5.368 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[10]    | OSERDESE2 (IO) | VARIABLE |     12.370 (r) | SLOW    |      5.333 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[11]    | OSERDESE2 (IO) | VARIABLE |     12.381 (r) | SLOW    |      5.344 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[12]    | OSERDESE2 (IO) | VARIABLE |     12.371 (r) | SLOW    |      5.333 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[13]    | OSERDESE2 (IO) | VARIABLE |     12.363 (r) | SLOW    |      5.326 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[14]    | OSERDESE2 (IO) | VARIABLE |     12.372 (r) | SLOW    |      5.335 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[15]    | OSERDESE2 (IO) | VARIABLE |     12.384 (r) | SLOW    |      5.347 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_ba[0]    | OSERDESE2 (IO) | VARIABLE |     12.360 (r) | SLOW    |      5.324 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_ba[1]    | OSERDESE2 (IO) | VARIABLE |     12.357 (r) | SLOW    |      5.321 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_ba[2]    | OSERDESE2 (IO) | VARIABLE |     12.366 (r) | SLOW    |      5.331 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_cas_n    | OSERDESE2 (IO) | VARIABLE |     12.337 (r) | SLOW    |      5.301 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_cke      | OSERDESE2 (IO) | VARIABLE |     12.350 (r) | SLOW    |      5.315 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_clk_n    | OSERDESE2 (IO) | VARIABLE |     12.355 (r) | SLOW    |      5.321 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_clk_p    | OSERDESE2 (IO) | VARIABLE |     12.355 (r) | SLOW    |      5.321 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_cs_n     | OSERDESE2 (IO) | VARIABLE |     12.341 (r) | SLOW    |      5.305 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dm[0]    | OSERDESE2 (IO) | VARIABLE |     12.508 (r) | SLOW    |      5.350 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dm[1]    | OSERDESE2 (IO) | VARIABLE |     12.547 (r) | SLOW    |      5.390 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dm[2]    | OSERDESE2 (IO) | VARIABLE |     12.533 (r) | SLOW    |      5.379 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dm[3]    | OSERDESE2 (IO) | VARIABLE |     12.543 (r) | SLOW    |      5.386 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dm[4]    | OSERDESE2 (IO) | VARIABLE |     12.236 (r) | SLOW    |      5.318 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dm[5]    | OSERDESE2 (IO) | VARIABLE |     12.237 (r) | SLOW    |      5.320 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dm[6]    | OSERDESE2 (IO) | VARIABLE |     12.196 (r) | SLOW    |      5.282 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dm[7]    | OSERDESE2 (IO) | VARIABLE |     12.198 (r) | SLOW    |      5.281 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[0]    | OSERDESE2 (IO) | VARIABLE |     12.491 (r) | SLOW    |      4.675 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[1]    | OSERDESE2 (IO) | VARIABLE |     12.509 (r) | SLOW    |      4.677 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[2]    | OSERDESE2 (IO) | VARIABLE |     12.493 (r) | SLOW    |      4.676 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[3]    | OSERDESE2 (IO) | VARIABLE |     12.484 (r) | SLOW    |      4.676 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[4]    | OSERDESE2 (IO) | VARIABLE |     12.522 (r) | SLOW    |      4.677 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[5]    | OSERDESE2 (IO) | VARIABLE |     12.485 (r) | SLOW    |      4.675 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[6]    | OSERDESE2 (IO) | VARIABLE |     12.506 (r) | SLOW    |      4.675 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[7]    | OSERDESE2 (IO) | VARIABLE |     12.517 (r) | SLOW    |      4.677 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[8]    | OSERDESE2 (IO) | VARIABLE |     12.554 (r) | SLOW    |      4.673 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[9]    | OSERDESE2 (IO) | VARIABLE |     12.536 (r) | SLOW    |      4.668 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[10]   | OSERDESE2 (IO) | VARIABLE |     12.563 (r) | SLOW    |      4.673 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[11]   | OSERDESE2 (IO) | VARIABLE |     12.533 (r) | SLOW    |      4.668 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[12]   | OSERDESE2 (IO) | VARIABLE |     12.566 (r) | SLOW    |      4.671 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[13]   | OSERDESE2 (IO) | VARIABLE |     12.555 (r) | SLOW    |      4.671 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[14]   | OSERDESE2 (IO) | VARIABLE |     12.551 (r) | SLOW    |      4.667 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[15]   | OSERDESE2 (IO) | VARIABLE |     12.550 (r) | SLOW    |      4.667 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[16]   | OSERDESE2 (IO) | VARIABLE |     12.559 (r) | SLOW    |      4.673 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[17]   | OSERDESE2 (IO) | VARIABLE |     12.576 (r) | SLOW    |      4.673 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[18]   | OSERDESE2 (IO) | VARIABLE |     12.537 (r) | SLOW    |      4.668 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[19]   | OSERDESE2 (IO) | VARIABLE |     12.538 (r) | SLOW    |      4.668 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[20]   | OSERDESE2 (IO) | VARIABLE |     12.575 (r) | SLOW    |      4.673 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[21]   | OSERDESE2 (IO) | VARIABLE |     12.566 (r) | SLOW    |      4.673 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[22]   | OSERDESE2 (IO) | VARIABLE |     12.554 (r) | SLOW    |      4.669 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[23]   | OSERDESE2 (IO) | VARIABLE |     12.546 (r) | SLOW    |      4.669 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[24]   | OSERDESE2 (IO) | VARIABLE |     12.567 (r) | SLOW    |      4.677 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[25]   | OSERDESE2 (IO) | VARIABLE |     12.560 (r) | SLOW    |      4.675 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[26]   | OSERDESE2 (IO) | VARIABLE |     12.544 (r) | SLOW    |      4.677 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[27]   | OSERDESE2 (IO) | VARIABLE |     12.537 (r) | SLOW    |      4.676 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[28]   | OSERDESE2 (IO) | VARIABLE |     12.555 (r) | SLOW    |      4.675 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[29]   | OSERDESE2 (IO) | VARIABLE |     12.544 (r) | SLOW    |      4.676 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[30]   | OSERDESE2 (IO) | VARIABLE |     12.557 (r) | SLOW    |      4.677 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[31]   | OSERDESE2 (IO) | VARIABLE |     12.561 (r) | SLOW    |      4.677 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[32]   | OSERDESE2 (IO) | VARIABLE |     12.221 (r) | SLOW    |      4.573 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[33]   | OSERDESE2 (IO) | VARIABLE |     12.221 (r) | SLOW    |      4.572 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[34]   | OSERDESE2 (IO) | VARIABLE |     12.198 (r) | SLOW    |      4.571 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[35]   | OSERDESE2 (IO) | VARIABLE |     12.197 (r) | SLOW    |      4.571 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[36]   | OSERDESE2 (IO) | VARIABLE |     12.201 (r) | SLOW    |      4.571 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[37]   | OSERDESE2 (IO) | VARIABLE |     12.243 (r) | SLOW    |      4.573 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[38]   | OSERDESE2 (IO) | VARIABLE |     12.221 (r) | SLOW    |      4.573 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[39]   | OSERDESE2 (IO) | VARIABLE |     12.218 (r) | SLOW    |      4.572 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[40]   | OSERDESE2 (IO) | VARIABLE |     12.216 (r) | SLOW    |      4.564 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[41]   | OSERDESE2 (IO) | VARIABLE |     12.215 (r) | SLOW    |      4.564 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[42]   | OSERDESE2 (IO) | VARIABLE |     12.239 (r) | SLOW    |      4.567 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[43]   | OSERDESE2 (IO) | VARIABLE |     12.244 (r) | SLOW    |      4.567 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[44]   | OSERDESE2 (IO) | VARIABLE |     12.215 (r) | SLOW    |      4.563 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[45]   | OSERDESE2 (IO) | VARIABLE |     12.216 (r) | SLOW    |      4.563 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[46]   | OSERDESE2 (IO) | VARIABLE |     12.257 (r) | SLOW    |      4.569 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[47]   | OSERDESE2 (IO) | VARIABLE |     12.266 (r) | SLOW    |      4.569 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[48]   | OSERDESE2 (IO) | VARIABLE |     12.234 (r) | SLOW    |      4.569 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[49]   | OSERDESE2 (IO) | VARIABLE |     12.224 (r) | SLOW    |      4.569 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[50]   | OSERDESE2 (IO) | VARIABLE |     12.193 (r) | SLOW    |      4.565 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[51]   | OSERDESE2 (IO) | VARIABLE |     12.205 (r) | SLOW    |      4.565 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[52]   | OSERDESE2 (IO) | VARIABLE |     12.215 (r) | SLOW    |      4.569 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[53]   | OSERDESE2 (IO) | VARIABLE |     12.192 (r) | SLOW    |      4.564 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[54]   | OSERDESE2 (IO) | VARIABLE |     12.221 (r) | SLOW    |      4.569 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[55]   | OSERDESE2 (IO) | VARIABLE |     12.189 (r) | SLOW    |      4.564 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[56]   | OSERDESE2 (IO) | VARIABLE |     12.230 (r) | SLOW    |      4.573 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[57]   | OSERDESE2 (IO) | VARIABLE |     12.210 (r) | SLOW    |      4.573 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[58]   | OSERDESE2 (IO) | VARIABLE |     12.201 (r) | SLOW    |      4.572 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[59]   | OSERDESE2 (IO) | VARIABLE |     12.197 (r) | SLOW    |      4.572 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[60]   | OSERDESE2 (IO) | VARIABLE |     12.199 (r) | SLOW    |      4.571 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[61]   | OSERDESE2 (IO) | VARIABLE |     12.200 (r) | SLOW    |      4.571 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[62]   | OSERDESE2 (IO) | VARIABLE |     12.230 (r) | SLOW    |      4.573 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[63]   | OSERDESE2 (IO) | VARIABLE |     12.215 (r) | SLOW    |      4.573 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_n[0] | OSERDESE2 (IO) | VARIABLE |     12.884 (r) | SLOW    |      4.676 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_n[1] | OSERDESE2 (IO) | VARIABLE |     12.931 (r) | SLOW    |      4.669 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_n[2] | OSERDESE2 (IO) | VARIABLE |     12.927 (r) | SLOW    |      4.671 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_n[3] | OSERDESE2 (IO) | VARIABLE |     12.930 (r) | SLOW    |      4.676 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_n[4] | OSERDESE2 (IO) | VARIABLE |     12.584 (r) | SLOW    |      4.572 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_n[5] | OSERDESE2 (IO) | VARIABLE |     12.602 (r) | SLOW    |      4.565 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_n[6] | OSERDESE2 (IO) | VARIABLE |     12.588 (r) | SLOW    |      4.567 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_n[7] | OSERDESE2 (IO) | VARIABLE |     12.598 (r) | SLOW    |      4.572 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_p[0] | OSERDESE2 (IO) | VARIABLE |     12.887 (r) | SLOW    |      4.676 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_p[1] | OSERDESE2 (IO) | VARIABLE |     12.935 (r) | SLOW    |      4.669 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_p[2] | OSERDESE2 (IO) | VARIABLE |     12.924 (r) | SLOW    |      4.671 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_p[3] | OSERDESE2 (IO) | VARIABLE |     12.926 (r) | SLOW    |      4.676 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_p[4] | OSERDESE2 (IO) | VARIABLE |     12.583 (r) | SLOW    |      4.572 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_p[5] | OSERDESE2 (IO) | VARIABLE |     12.601 (r) | SLOW    |      4.565 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_p[6] | OSERDESE2 (IO) | VARIABLE |     12.585 (r) | SLOW    |      4.567 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_p[7] | OSERDESE2 (IO) | VARIABLE |     12.593 (r) | SLOW    |      4.572 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_odt      | OSERDESE2 (IO) | VARIABLE |     12.330 (r) | SLOW    |      5.293 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_ras_n    | OSERDESE2 (IO) | VARIABLE |     12.331 (r) | SLOW    |      5.297 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_reset_n  | OSERDESE2 (IO) | VARIABLE |     12.568 (r) | SLOW    |      5.551 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_we_n     | OSERDESE2 (IO) | VARIABLE |     12.341 (r) | SLOW    |      5.306 (r) | FAST    | main_crg_clkout1 |
----------+----------------+----------------+----------+----------------+---------+----------------+---------+------------------+


Setup between Clocks

---------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source   | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock    | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
---------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk200_p | clk200_p    |        13.093 | SLOW    |        12.943 | SLOW    |         4.769 | SLOW    |         6.055 | SLOW    |
---------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk200_p
Worst Case Data Window: 5.476 ns
Ideal Clock Offset to Actual Clock: 5.985 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -3.553 (r) | FAST    |   8.717 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -3.475 (f) | FAST    |   8.717 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -3.539 (r) | FAST    |   8.703 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -3.461 (f) | FAST    |   8.703 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -3.552 (r) | FAST    |   8.715 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -3.474 (f) | FAST    |   8.715 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -3.561 (r) | FAST    |   8.724 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -3.483 (f) | FAST    |   8.724 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -3.526 (r) | FAST    |   8.690 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -3.448 (f) | FAST    |   8.690 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -3.559 (r) | FAST    |   8.722 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -3.481 (f) | FAST    |   8.722 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -3.536 (r) | FAST    |   8.700 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -3.458 (f) | FAST    |   8.700 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -3.531 (r) | FAST    |   8.695 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -3.453 (f) | FAST    |   8.695 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -3.485 (r) | FAST    |   8.649 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -3.407 (f) | FAST    |   8.649 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -3.491 (r) | FAST    |   8.652 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -3.413 (f) | FAST    |   8.652 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -3.476 (r) | FAST    |   8.640 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -3.398 (f) | FAST    |   8.640 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -3.494 (r) | FAST    |   8.656 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -3.416 (f) | FAST    |   8.656 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -3.467 (r) | FAST    |   8.630 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -3.389 (f) | FAST    |   8.630 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -3.479 (r) | FAST    |   8.642 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -3.401 (f) | FAST    |   8.642 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -3.473 (r) | FAST    |   8.634 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -3.395 (f) | FAST    |   8.634 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -3.473 (r) | FAST    |   8.634 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -3.395 (f) | FAST    |   8.634 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[16]       |  -3.480 (r) | FAST    |   8.643 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[16]       |  -3.402 (f) | FAST    |   8.643 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[17]       |  -3.462 (r) | FAST    |   8.626 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[17]       |  -3.384 (f) | FAST    |   8.626 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[18]       |  -3.490 (r) | FAST    |   8.651 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[18]       |  -3.412 (f) | FAST    |   8.651 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[19]       |  -3.489 (r) | FAST    |   8.650 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[19]       |  -3.411 (f) | FAST    |   8.650 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[20]       |  -3.464 (r) | FAST    |   8.628 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[20]       |  -3.386 (f) | FAST    |   8.628 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[21]       |  -3.473 (r) | FAST    |   8.637 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[21]       |  -3.395 (f) | FAST    |   8.637 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[22]       |  -3.475 (r) | FAST    |   8.636 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[22]       |  -3.397 (f) | FAST    |   8.636 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[23]       |  -3.483 (r) | FAST    |   8.644 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[23]       |  -3.405 (f) | FAST    |   8.644 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[24]       |  -3.481 (r) | FAST    |   8.645 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[24]       |  -3.403 (f) | FAST    |   8.645 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[25]       |  -3.484 (r) | FAST    |   8.648 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[25]       |  -3.406 (f) | FAST    |   8.648 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[26]       |  -3.504 (r) | FAST    |   8.668 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[26]       |  -3.426 (f) | FAST    |   8.668 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[27]       |  -3.507 (r) | FAST    |   8.671 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[27]       |  -3.429 (f) | FAST    |   8.671 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[28]       |  -3.489 (r) | FAST    |   8.654 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[28]       |  -3.411 (f) | FAST    |   8.654 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[29]       |  -3.501 (r) | FAST    |   8.665 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[29]       |  -3.423 (f) | FAST    |   8.665 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[30]       |  -3.491 (r) | FAST    |   8.655 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[30]       |  -3.413 (f) | FAST    |   8.655 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[31]       |  -3.487 (r) | FAST    |   8.651 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[31]       |  -3.409 (f) | FAST    |   8.651 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[32]       |  -3.378 (r) | FAST    |   8.303 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[32]       |  -3.300 (f) | FAST    |   8.303 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[33]       |  -3.376 (r) | FAST    |   8.299 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[33]       |  -3.298 (f) | FAST    |   8.299 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[34]       |  -3.398 (r) | FAST    |   8.323 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[34]       |  -3.320 (f) | FAST    |   8.323 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[35]       |  -3.399 (r) | FAST    |   8.323 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[35]       |  -3.321 (f) | FAST    |   8.323 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[36]       |  -3.394 (r) | FAST    |   8.318 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[36]       |  -3.316 (f) | FAST    |   8.318 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[37]       |  -3.357 (r) | FAST    |   8.282 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[37]       |  -3.279 (f) | FAST    |   8.282 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[38]       |  -3.379 (r) | FAST    |   8.304 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[38]       |  -3.301 (f) | FAST    |   8.304 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[39]       |  -3.379 (r) | FAST    |   8.303 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[39]       |  -3.301 (f) | FAST    |   8.303 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[40]       |  -3.363 (r) | FAST    |   8.285 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[40]       |  -3.285 (f) | FAST    |   8.285 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[41]       |  -3.364 (r) | FAST    |   8.286 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[41]       |  -3.286 (f) | FAST    |   8.286 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[42]       |  -3.347 (r) | FAST    |   8.270 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[42]       |  -3.269 (f) | FAST    |   8.270 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[43]       |  -3.342 (r) | FAST    |   8.265 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[43]       |  -3.264 (f) | FAST    |   8.265 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[44]       |  -3.361 (r) | FAST    |   8.282 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[44]       |  -3.283 (f) | FAST    |   8.282 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[45]       |  -3.360 (r) | FAST    |   8.280 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[45]       |  -3.282 (f) | FAST    |   8.280 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[46]       |  -3.334 (r) | FAST    |   8.258 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[46]       |  -3.256 (f) | FAST    |   8.258 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[47]       |  -3.325 (r) | FAST    |   8.249 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[47]       |  -3.247 (f) | FAST    |   8.249 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[48]       |  -3.357 (r) | FAST    |   8.281 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[48]       |  -3.279 (f) | FAST    |   8.281 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[49]       |  -3.367 (r) | FAST    |   8.290 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[49]       |  -3.289 (f) | FAST    |   8.290 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[50]       |  -3.388 (r) | FAST    |   8.309 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[50]       |  -3.310 (f) | FAST    |   8.309 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[51]       |  -3.376 (r) | FAST    |   8.297 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[51]       |  -3.298 (f) | FAST    |   8.297 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[52]       |  -3.376 (r) | FAST    |   8.300 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[52]       |  -3.298 (f) | FAST    |   8.300 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[53]       |  -3.387 (r) | FAST    |   8.308 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[53]       |  -3.309 (f) | FAST    |   8.308 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[54]       |  -3.370 (r) | FAST    |   8.294 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[54]       |  -3.292 (f) | FAST    |   8.294 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[55]       |  -3.389 (r) | FAST    |   8.311 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[55]       |  -3.311 (f) | FAST    |   8.311 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[56]       |  -3.370 (r) | FAST    |   8.294 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[56]       |  -3.292 (f) | FAST    |   8.294 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[57]       |  -3.390 (r) | FAST    |   8.314 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[57]       |  -3.312 (f) | FAST    |   8.314 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[58]       |  -3.396 (r) | FAST    |   8.319 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[58]       |  -3.318 (f) | FAST    |   8.319 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[59]       |  -3.400 (r) | FAST    |   8.323 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[59]       |  -3.322 (f) | FAST    |   8.323 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[60]       |  -3.397 (r) | FAST    |   8.321 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[60]       |  -3.319 (f) | FAST    |   8.321 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[61]       |  -3.396 (r) | FAST    |   8.321 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[61]       |  -3.318 (f) | FAST    |   8.321 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[62]       |  -3.370 (r) | FAST    |   8.295 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[62]       |  -3.292 (f) | FAST    |   8.295 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[63]       |  -3.385 (r) | FAST    |   8.309 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[63]       |  -3.307 (f) | FAST    |   8.309 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -3.247 (f) | FAST    |   8.724 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk200_p
Worst Case Data Window: 5.430 ns
Ideal Clock Offset to Actual Clock: 6.204 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
sdcard_data[0]     |  -3.513 (r) | FAST    |   8.919 (r) | SLOW    |       inf |       inf |             - |
sdcard_data[0]     |  -3.513 (f) | FAST    |   8.919 (f) | SLOW    |       inf |       inf |             - |
sdcard_data[1]     |  -3.489 (r) | FAST    |   8.894 (r) | SLOW    |       inf |       inf |             - |
sdcard_data[1]     |  -3.489 (f) | FAST    |   8.894 (f) | SLOW    |       inf |       inf |             - |
sdcard_data[2]     |  -3.498 (r) | FAST    |   8.903 (r) | SLOW    |       inf |       inf |             - |
sdcard_data[2]     |  -3.498 (f) | FAST    |   8.903 (f) | SLOW    |       inf |       inf |             - |
sdcard_data[3]     |  -3.503 (r) | FAST    |   8.909 (r) | SLOW    |       inf |       inf |             - |
sdcard_data[3]     |  -3.503 (f) | FAST    |   8.909 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -3.489 (r) | FAST    |   8.919 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.044 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_a[0]         |   12.369 (r) | SLOW    |   5.331 (r) | FAST    |    0.005 |
ddram_a[1]         |   12.377 (r) | SLOW    |   5.339 (r) | FAST    |    0.014 |
ddram_a[2]         |   12.366 (r) | SLOW    |   5.328 (r) | FAST    |    0.003 |
ddram_a[3]         |   12.369 (r) | SLOW    |   5.331 (r) | FAST    |    0.006 |
ddram_a[4]         |   12.378 (r) | SLOW    |   5.341 (r) | FAST    |    0.015 |
ddram_a[5]         |   12.390 (r) | SLOW    |   5.353 (r) | FAST    |    0.027 |
ddram_a[6]         |   12.389 (r) | SLOW    |   5.352 (r) | FAST    |    0.026 |
ddram_a[7]         |   12.390 (r) | SLOW    |   5.352 (r) | FAST    |    0.026 |
ddram_a[8]         |   12.400 (r) | SLOW    |   5.361 (r) | FAST    |    0.036 |
ddram_a[9]         |   12.407 (r) | SLOW    |   5.368 (r) | FAST    |    0.044 |
ddram_a[10]        |   12.370 (r) | SLOW    |   5.333 (r) | FAST    |    0.007 |
ddram_a[11]        |   12.381 (r) | SLOW    |   5.344 (r) | FAST    |    0.018 |
ddram_a[12]        |   12.371 (r) | SLOW    |   5.333 (r) | FAST    |    0.007 |
ddram_a[13]        |   12.363 (r) | SLOW    |   5.326 (r) | FAST    |    0.000 |
ddram_a[14]        |   12.372 (r) | SLOW    |   5.335 (r) | FAST    |    0.009 |
ddram_a[15]        |   12.384 (r) | SLOW    |   5.347 (r) | FAST    |    0.021 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.407 (r) | SLOW    |   5.326 (r) | FAST    |    0.044 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.009 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_ba[0]        |   12.360 (r) | SLOW    |   5.324 (r) | FAST    |    0.003 |
ddram_ba[1]        |   12.357 (r) | SLOW    |   5.321 (r) | FAST    |    0.000 |
ddram_ba[2]        |   12.366 (r) | SLOW    |   5.331 (r) | FAST    |    0.009 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.366 (r) | SLOW    |   5.321 (r) | FAST    |    0.009 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.351 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dm[0]        |   12.508 (r) | SLOW    |   5.350 (r) | FAST    |    0.312 |
ddram_dm[1]        |   12.547 (r) | SLOW    |   5.390 (r) | FAST    |    0.351 |
ddram_dm[2]        |   12.533 (r) | SLOW    |   5.379 (r) | FAST    |    0.337 |
ddram_dm[3]        |   12.543 (r) | SLOW    |   5.386 (r) | FAST    |    0.347 |
ddram_dm[4]        |   12.236 (r) | SLOW    |   5.318 (r) | FAST    |    0.040 |
ddram_dm[5]        |   12.237 (r) | SLOW    |   5.320 (r) | FAST    |    0.041 |
ddram_dm[6]        |   12.196 (r) | SLOW    |   5.282 (r) | FAST    |    0.001 |
ddram_dm[7]        |   12.198 (r) | SLOW    |   5.281 (r) | FAST    |    0.002 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.547 (r) | SLOW    |   5.281 (r) | FAST    |    0.351 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 4.766 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dq[0]        |   14.313 (r) | SLOW    |   4.675 (r) | FAST    |    1.769 |
ddram_dq[1]        |   14.539 (r) | SLOW    |   4.677 (r) | FAST    |    1.996 |
ddram_dq[2]        |   14.509 (r) | SLOW    |   4.676 (r) | FAST    |    1.966 |
ddram_dq[3]        |   14.415 (r) | SLOW    |   4.676 (r) | FAST    |    1.871 |
ddram_dq[4]        |   14.639 (r) | SLOW    |   4.677 (r) | FAST    |    2.095 |
ddram_dq[5]        |   14.221 (r) | SLOW    |   4.675 (r) | FAST    |    1.677 |
ddram_dq[6]        |   14.061 (r) | SLOW    |   4.675 (r) | FAST    |    1.517 |
ddram_dq[7]        |   14.641 (r) | SLOW    |   4.677 (r) | FAST    |    2.097 |
ddram_dq[8]        |   14.017 (r) | SLOW    |   4.673 (r) | FAST    |    1.473 |
ddram_dq[9]        |   13.624 (r) | SLOW    |   4.668 (r) | FAST    |    1.080 |
ddram_dq[10]       |   13.940 (r) | SLOW    |   4.673 (r) | FAST    |    1.396 |
ddram_dq[11]       |   13.706 (r) | SLOW    |   4.668 (r) | FAST    |    1.163 |
ddram_dq[12]       |   13.931 (r) | SLOW    |   4.671 (r) | FAST    |    1.387 |
ddram_dq[13]       |   13.833 (r) | SLOW    |   4.671 (r) | FAST    |    1.289 |
ddram_dq[14]       |   13.538 (r) | SLOW    |   4.667 (r) | FAST    |    0.995 |
ddram_dq[15]       |   13.624 (r) | SLOW    |   4.667 (r) | FAST    |    1.080 |
ddram_dq[16]       |   12.938 (r) | SLOW    |   4.673 (r) | FAST    |    0.395 |
ddram_dq[17]       |   12.866 (r) | SLOW    |   4.673 (r) | FAST    |    0.322 |
ddram_dq[18]       |   13.316 (r) | SLOW    |   4.668 (r) | FAST    |    0.772 |
ddram_dq[19]       |   13.403 (r) | SLOW    |   4.668 (r) | FAST    |    0.859 |
ddram_dq[20]       |   13.050 (r) | SLOW    |   4.673 (r) | FAST    |    0.506 |
ddram_dq[21]       |   12.847 (r) | SLOW    |   4.673 (r) | FAST    |    0.304 |
ddram_dq[22]       |   13.230 (r) | SLOW    |   4.669 (r) | FAST    |    0.686 |
ddram_dq[23]       |   13.308 (r) | SLOW    |   4.669 (r) | FAST    |    0.764 |
ddram_dq[24]       |   13.021 (r) | SLOW    |   4.677 (r) | FAST    |    0.477 |
ddram_dq[25]       |   12.656 (r) | SLOW    |   4.675 (r) | FAST    |    0.112 |
ddram_dq[26]       |   12.899 (r) | SLOW    |   4.677 (r) | FAST    |    0.355 |
ddram_dq[27]       |   12.621 (r) | SLOW    |   4.676 (r) | FAST    |    0.113 |
ddram_dq[28]       |   12.737 (r) | SLOW    |   4.675 (r) | FAST    |    0.193 |
ddram_dq[29]       |   12.544 (r) | SLOW    |   4.676 (r) | FAST    |    0.113 |
ddram_dq[30]       |   12.828 (r) | SLOW    |   4.677 (r) | FAST    |    0.284 |
ddram_dq[31]       |   13.100 (r) | SLOW    |   4.677 (r) | FAST    |    0.556 |
ddram_dq[32]       |   14.294 (r) | SLOW    |   4.573 (r) | FAST    |    1.751 |
ddram_dq[33]       |   14.476 (r) | SLOW    |   4.572 (r) | FAST    |    1.933 |
ddram_dq[34]       |   14.650 (r) | SLOW    |   4.571 (r) | FAST    |    2.106 |
ddram_dq[35]       |   14.739 (r) | SLOW    |   4.571 (r) | FAST    |    2.196 |
ddram_dq[36]       |   14.842 (r) | SLOW    |   4.571 (r) | FAST    |    2.299 |
ddram_dq[37]       |   14.217 (r) | SLOW    |   4.573 (r) | FAST    |    1.673 |
ddram_dq[38]       |   14.388 (r) | SLOW    |   4.573 (r) | FAST    |    1.844 |
ddram_dq[39]       |   14.486 (r) | SLOW    |   4.572 (r) | FAST    |    1.942 |
ddram_dq[40]       |   15.603 (r) | SLOW    |   4.564 (r) | FAST    |    3.059 |
ddram_dq[41]       |   15.706 (r) | SLOW    |   4.564 (r) | FAST    |    3.163 |
ddram_dq[42]       |   15.337 (r) | SLOW    |   4.567 (r) | FAST    |    2.794 |
ddram_dq[43]       |   15.356 (r) | SLOW    |   4.567 (r) | FAST    |    2.812 |
ddram_dq[44]       |   15.795 (r) | SLOW    |   4.563 (r) | FAST    |    3.252 |
ddram_dq[45]       |   15.707 (r) | SLOW    |   4.563 (r) | FAST    |    3.163 |
ddram_dq[46]       |   15.173 (r) | SLOW    |   4.569 (r) | FAST    |    2.629 |
ddram_dq[47]       |   15.275 (r) | SLOW    |   4.569 (r) | FAST    |    2.731 |
ddram_dq[48]       |   16.377 (r) | SLOW    |   4.569 (r) | FAST    |    3.833 |
ddram_dq[49]       |   16.547 (r) | SLOW    |   4.569 (r) | FAST    |    4.004 |
ddram_dq[50]       |   16.159 (r) | SLOW    |   4.565 (r) | FAST    |    3.615 |
ddram_dq[51]       |   16.157 (r) | SLOW    |   4.565 (r) | FAST    |    3.614 |
ddram_dq[52]       |   16.551 (r) | SLOW    |   4.569 (r) | FAST    |    4.007 |
ddram_dq[53]       |   15.965 (r) | SLOW    |   4.564 (r) | FAST    |    3.422 |
ddram_dq[54]       |   16.458 (r) | SLOW    |   4.569 (r) | FAST    |    3.914 |
ddram_dq[55]       |   16.057 (r) | SLOW    |   4.564 (r) | FAST    |    3.513 |
ddram_dq[56]       |   17.122 (r) | SLOW    |   4.573 (r) | FAST    |    4.578 |
ddram_dq[57]       |   17.205 (r) | SLOW    |   4.573 (r) | FAST    |    4.661 |
ddram_dq[58]       |   16.996 (r) | SLOW    |   4.572 (r) | FAST    |    4.453 |
ddram_dq[59]       |   16.907 (r) | SLOW    |   4.572 (r) | FAST    |    4.364 |
ddram_dq[60]       |   16.716 (r) | SLOW    |   4.571 (r) | FAST    |    4.173 |
ddram_dq[61]       |   16.807 (r) | SLOW    |   4.571 (r) | FAST    |    4.263 |
ddram_dq[62]       |   17.310 (r) | SLOW    |   4.573 (r) | FAST    |    4.766 |
ddram_dq[63]       |   17.296 (r) | SLOW    |   4.573 (r) | FAST    |    4.752 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   17.310 (r) | SLOW    |   4.563 (r) | FAST    |    4.766 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 2.524 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   13.543 (r) | SLOW    |   4.676 (r) | FAST    |    0.617 |
ddram_dqs_n[1]     |   13.327 (r) | SLOW    |   4.669 (r) | FAST    |    0.401 |
ddram_dqs_n[2]     |   13.019 (r) | SLOW    |   4.671 (r) | FAST    |    0.106 |
ddram_dqs_n[3]     |   12.930 (r) | SLOW    |   4.676 (r) | FAST    |    0.111 |
ddram_dqs_n[4]     |   14.184 (r) | SLOW    |   4.572 (r) | FAST    |    1.258 |
ddram_dqs_n[5]     |   14.671 (r) | SLOW    |   4.565 (r) | FAST    |    1.746 |
ddram_dqs_n[6]     |   14.952 (r) | SLOW    |   4.567 (r) | FAST    |    2.026 |
ddram_dqs_n[7]     |   15.450 (r) | SLOW    |   4.572 (r) | FAST    |    2.524 |
ddram_dqs_p[0]     |   13.546 (r) | SLOW    |   4.676 (r) | FAST    |    0.621 |
ddram_dqs_p[1]     |   13.330 (r) | SLOW    |   4.669 (r) | FAST    |    0.404 |
ddram_dqs_p[2]     |   13.016 (r) | SLOW    |   4.671 (r) | FAST    |    0.106 |
ddram_dqs_p[3]     |   12.926 (r) | SLOW    |   4.676 (r) | FAST    |    0.111 |
ddram_dqs_p[4]     |   14.183 (r) | SLOW    |   4.572 (r) | FAST    |    1.257 |
ddram_dqs_p[5]     |   14.671 (r) | SLOW    |   4.565 (r) | FAST    |    1.745 |
ddram_dqs_p[6]     |   14.948 (r) | SLOW    |   4.567 (r) | FAST    |    2.022 |
ddram_dqs_p[7]     |   15.444 (r) | SLOW    |   4.572 (r) | FAST    |    2.519 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   15.450 (r) | SLOW    |   4.565 (r) | FAST    |    2.524 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.025 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
sdcard_data[0]     |   12.693 (r) | SLOW    |   4.666 (r) | FAST    |    0.000 |
sdcard_data[0]     |   12.693 (f) | SLOW    |   4.666 (f) | FAST    |    0.000 |
sdcard_data[1]     |   12.718 (r) | SLOW    |   4.667 (r) | FAST    |    0.025 |
sdcard_data[1]     |   12.718 (f) | SLOW    |   4.667 (f) | FAST    |    0.025 |
sdcard_data[2]     |   12.709 (r) | SLOW    |   4.667 (r) | FAST    |    0.016 |
sdcard_data[2]     |   12.709 (f) | SLOW    |   4.667 (f) | FAST    |    0.016 |
sdcard_data[3]     |   12.703 (r) | SLOW    |   4.666 (r) | FAST    |    0.010 |
sdcard_data[3]     |   12.703 (f) | SLOW    |   4.666 (f) | FAST    |    0.010 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.718 (r) | SLOW    |   4.666 (r) | FAST    |    0.025 |
-------------------+--------------+---------+-------------+---------+----------+




