{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609356800300 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609356800301 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 30 20:33:20 2020 " "Processing started: Wed Dec 30 20:33:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609356800301 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356800301 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off max_frequency -c max_index_memory " "Command: quartus_map --read_settings_files=on --write_settings_files=off max_frequency -c max_index_memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356800301 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" { { "Info" "IQCU_OPT_MODE_OVERRIDE" "Physical Synthesis Effort Level Normal " "Mode behavior is affected by advanced setting Physical Synthesis Effort Level (default for this mode is Normal)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1609356801736 ""}  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356801736 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1609356801805 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1609356801805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_5_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_5_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_32-rtl " "Found design unit 1: TWDLROM_5_32-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_5_32.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_32.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809637 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_32 " "Found entity 1: TWDLROM_5_32" {  } { { "vhdl/max_frequency_index/TWDLROM_5_32.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_32.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_5_30.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_5_30.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_30-rtl " "Found design unit 1: TWDLROM_5_30-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_5_30.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_30.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809641 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_30 " "Found entity 1: TWDLROM_5_30" {  } { { "vhdl/max_frequency_index/TWDLROM_5_30.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_30.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_5_28.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_5_28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_28-rtl " "Found design unit 1: TWDLROM_5_28-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_5_28.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_28.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809644 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_28 " "Found entity 1: TWDLROM_5_28" {  } { { "vhdl/max_frequency_index/TWDLROM_5_28.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_28.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_5_26.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_5_26.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_26-rtl " "Found design unit 1: TWDLROM_5_26-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_5_26.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_26.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809649 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_26 " "Found entity 1: TWDLROM_5_26" {  } { { "vhdl/max_frequency_index/TWDLROM_5_26.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_26.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_5_24.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_5_24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_24-rtl " "Found design unit 1: TWDLROM_5_24-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_5_24.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_24.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809652 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_24 " "Found entity 1: TWDLROM_5_24" {  } { { "vhdl/max_frequency_index/TWDLROM_5_24.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_24.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_5_22.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_5_22.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_22-rtl " "Found design unit 1: TWDLROM_5_22-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_5_22.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_22.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809656 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_22 " "Found entity 1: TWDLROM_5_22" {  } { { "vhdl/max_frequency_index/TWDLROM_5_22.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_22.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_5_20.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_5_20.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_20-rtl " "Found design unit 1: TWDLROM_5_20-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_5_20.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_20.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809659 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_20 " "Found entity 1: TWDLROM_5_20" {  } { { "vhdl/max_frequency_index/TWDLROM_5_20.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_20.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_5_18.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_5_18.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_18-rtl " "Found design unit 1: TWDLROM_5_18-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_5_18.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_18.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809663 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_18 " "Found entity 1: TWDLROM_5_18" {  } { { "vhdl/max_frequency_index/TWDLROM_5_18.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_18.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_5_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_5_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_16-rtl " "Found design unit 1: TWDLROM_5_16-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_5_16.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_16.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809666 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_16 " "Found entity 1: TWDLROM_5_16" {  } { { "vhdl/max_frequency_index/TWDLROM_5_16.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_16.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_5_14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_5_14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_14-rtl " "Found design unit 1: TWDLROM_5_14-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_5_14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_14.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809670 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_14 " "Found entity 1: TWDLROM_5_14" {  } { { "vhdl/max_frequency_index/TWDLROM_5_14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_14.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_5_12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_5_12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_12-rtl " "Found design unit 1: TWDLROM_5_12-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_5_12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_12.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809674 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_12 " "Found entity 1: TWDLROM_5_12" {  } { { "vhdl/max_frequency_index/TWDLROM_5_12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_12.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_5_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_5_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_10-rtl " "Found design unit 1: TWDLROM_5_10-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_5_10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_10.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809680 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_10 " "Found entity 1: TWDLROM_5_10" {  } { { "vhdl/max_frequency_index/TWDLROM_5_10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_10.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_5_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_5_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_8-rtl " "Found design unit 1: TWDLROM_5_8-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_5_8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_8.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809684 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_8 " "Found entity 1: TWDLROM_5_8" {  } { { "vhdl/max_frequency_index/TWDLROM_5_8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_8.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_5_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_5_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_6-rtl " "Found design unit 1: TWDLROM_5_6-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_5_6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_6.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809687 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_6 " "Found entity 1: TWDLROM_5_6" {  } { { "vhdl/max_frequency_index/TWDLROM_5_6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_6.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_5_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_5_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_4-rtl " "Found design unit 1: TWDLROM_5_4-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_5_4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_4.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809691 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_4 " "Found entity 1: TWDLROM_5_4" {  } { { "vhdl/max_frequency_index/TWDLROM_5_4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_4.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_5_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_5_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_2-rtl " "Found design unit 1: TWDLROM_5_2-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_5_2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_2.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809694 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_2 " "Found entity 1: TWDLROM_5_2" {  } { { "vhdl/max_frequency_index/TWDLROM_5_2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_32-rtl " "Found design unit 1: TWDLROM_3_32-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_32.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_32.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809698 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_32 " "Found entity 1: TWDLROM_3_32" {  } { { "vhdl/max_frequency_index/TWDLROM_3_32.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_32.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_31.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_31.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_31-rtl " "Found design unit 1: TWDLROM_3_31-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_31.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_31.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809701 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_31 " "Found entity 1: TWDLROM_3_31" {  } { { "vhdl/max_frequency_index/TWDLROM_3_31.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_31.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_30.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_30.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_30-rtl " "Found design unit 1: TWDLROM_3_30-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_30.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_30.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809705 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_30 " "Found entity 1: TWDLROM_3_30" {  } { { "vhdl/max_frequency_index/TWDLROM_3_30.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_30.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_29.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_29.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_29-rtl " "Found design unit 1: TWDLROM_3_29-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_29.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_29.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809708 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_29 " "Found entity 1: TWDLROM_3_29" {  } { { "vhdl/max_frequency_index/TWDLROM_3_29.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_29.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_28.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_28-rtl " "Found design unit 1: TWDLROM_3_28-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_28.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_28.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809712 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_28 " "Found entity 1: TWDLROM_3_28" {  } { { "vhdl/max_frequency_index/TWDLROM_3_28.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_28.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_27.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_27.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_27-rtl " "Found design unit 1: TWDLROM_3_27-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_27.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_27.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809717 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_27 " "Found entity 1: TWDLROM_3_27" {  } { { "vhdl/max_frequency_index/TWDLROM_3_27.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_27.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_26.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_26.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_26-rtl " "Found design unit 1: TWDLROM_3_26-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_26.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_26.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809720 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_26 " "Found entity 1: TWDLROM_3_26" {  } { { "vhdl/max_frequency_index/TWDLROM_3_26.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_26.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_24.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_24-rtl " "Found design unit 1: TWDLROM_3_24-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_24.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_24.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809723 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_24 " "Found entity 1: TWDLROM_3_24" {  } { { "vhdl/max_frequency_index/TWDLROM_3_24.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_24.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_23.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_23.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_23-rtl " "Found design unit 1: TWDLROM_3_23-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_23.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_23.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809727 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_23 " "Found entity 1: TWDLROM_3_23" {  } { { "vhdl/max_frequency_index/TWDLROM_3_23.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_23.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_22.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_22.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_22-rtl " "Found design unit 1: TWDLROM_3_22-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_22.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_22.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809730 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_22 " "Found entity 1: TWDLROM_3_22" {  } { { "vhdl/max_frequency_index/TWDLROM_3_22.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_22.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_21-rtl " "Found design unit 1: TWDLROM_3_21-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_21.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_21.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809734 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_21 " "Found entity 1: TWDLROM_3_21" {  } { { "vhdl/max_frequency_index/TWDLROM_3_21.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_21.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_20.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_20.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_20-rtl " "Found design unit 1: TWDLROM_3_20-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_20.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_20.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809738 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_20 " "Found entity 1: TWDLROM_3_20" {  } { { "vhdl/max_frequency_index/TWDLROM_3_20.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_20.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_19.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_19.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_19-rtl " "Found design unit 1: TWDLROM_3_19-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_19.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_19.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809742 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_19 " "Found entity 1: TWDLROM_3_19" {  } { { "vhdl/max_frequency_index/TWDLROM_3_19.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_19.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_18.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_18.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_18-rtl " "Found design unit 1: TWDLROM_3_18-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_18.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_18.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809746 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_18 " "Found entity 1: TWDLROM_3_18" {  } { { "vhdl/max_frequency_index/TWDLROM_3_18.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_18.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_16-rtl " "Found design unit 1: TWDLROM_3_16-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_16.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_16.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809750 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_16 " "Found entity 1: TWDLROM_3_16" {  } { { "vhdl/max_frequency_index/TWDLROM_3_16.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_16.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_15.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_15-rtl " "Found design unit 1: TWDLROM_3_15-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_15.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_15.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809754 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_15 " "Found entity 1: TWDLROM_3_15" {  } { { "vhdl/max_frequency_index/TWDLROM_3_15.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_15.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_14-rtl " "Found design unit 1: TWDLROM_3_14-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_14.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809758 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_14 " "Found entity 1: TWDLROM_3_14" {  } { { "vhdl/max_frequency_index/TWDLROM_3_14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_14.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_13-rtl " "Found design unit 1: TWDLROM_3_13-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_13.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_13.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809761 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_13 " "Found entity 1: TWDLROM_3_13" {  } { { "vhdl/max_frequency_index/TWDLROM_3_13.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_13.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_12-rtl " "Found design unit 1: TWDLROM_3_12-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_12.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809765 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_12 " "Found entity 1: TWDLROM_3_12" {  } { { "vhdl/max_frequency_index/TWDLROM_3_12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_12.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_11-rtl " "Found design unit 1: TWDLROM_3_11-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_11.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_11.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809768 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_11 " "Found entity 1: TWDLROM_3_11" {  } { { "vhdl/max_frequency_index/TWDLROM_3_11.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_11.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_10-rtl " "Found design unit 1: TWDLROM_3_10-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_10.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809773 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_10 " "Found entity 1: TWDLROM_3_10" {  } { { "vhdl/max_frequency_index/TWDLROM_3_10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_10.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_8-rtl " "Found design unit 1: TWDLROM_3_8-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_8.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809779 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_8 " "Found entity 1: TWDLROM_3_8" {  } { { "vhdl/max_frequency_index/TWDLROM_3_8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_8.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_7-rtl " "Found design unit 1: TWDLROM_3_7-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_7.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809783 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_7 " "Found entity 1: TWDLROM_3_7" {  } { { "vhdl/max_frequency_index/TWDLROM_3_7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_7.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_6-rtl " "Found design unit 1: TWDLROM_3_6-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_6.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809788 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_6 " "Found entity 1: TWDLROM_3_6" {  } { { "vhdl/max_frequency_index/TWDLROM_3_6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_6.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_5-rtl " "Found design unit 1: TWDLROM_3_5-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_5.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809791 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_5 " "Found entity 1: TWDLROM_3_5" {  } { { "vhdl/max_frequency_index/TWDLROM_3_5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_5.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_4-rtl " "Found design unit 1: TWDLROM_3_4-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_4.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809795 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_4 " "Found entity 1: TWDLROM_3_4" {  } { { "vhdl/max_frequency_index/TWDLROM_3_4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_4.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_3-rtl " "Found design unit 1: TWDLROM_3_3-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_3.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809798 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_3 " "Found entity 1: TWDLROM_3_3" {  } { { "vhdl/max_frequency_index/TWDLROM_3_3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_3.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_2-rtl " "Found design unit 1: TWDLROM_3_2-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_2.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809802 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_2 " "Found entity 1: TWDLROM_3_2" {  } { { "vhdl/max_frequency_index/TWDLROM_3_2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlmult_sdnf1_3_block14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlmult_sdnf1_3_block14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block14-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block14-rtl" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block14.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809805 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block14 " "Found entity 1: TWDLMULT_SDNF1_3_block14" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block14.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlmult_sdnf1_3_block13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlmult_sdnf1_3_block13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block13-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block13-rtl" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block13.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block13.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809808 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block13 " "Found entity 1: TWDLMULT_SDNF1_3_block13" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block13.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block13.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlmult_sdnf1_3_block12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlmult_sdnf1_3_block12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block12-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block12-rtl" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block12.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809812 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block12 " "Found entity 1: TWDLMULT_SDNF1_3_block12" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block12.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlmult_sdnf1_3_block11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlmult_sdnf1_3_block11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block11-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block11-rtl" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block11.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block11.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809819 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block11 " "Found entity 1: TWDLMULT_SDNF1_3_block11" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block11.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlmult_sdnf1_3_block10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlmult_sdnf1_3_block10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block10-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block10-rtl" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block10.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809826 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block10 " "Found entity 1: TWDLMULT_SDNF1_3_block10" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block10.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlmult_sdnf1_3_block9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlmult_sdnf1_3_block9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block9-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block9-rtl" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block9.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809830 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block9 " "Found entity 1: TWDLMULT_SDNF1_3_block9" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block9.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlmult_sdnf1_3_block8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlmult_sdnf1_3_block8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block8-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block8-rtl" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block8.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809833 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block8 " "Found entity 1: TWDLMULT_SDNF1_3_block8" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block8.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlmult_sdnf1_3_block7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlmult_sdnf1_3_block7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block7-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block7-rtl" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block7.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809837 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block7 " "Found entity 1: TWDLMULT_SDNF1_3_block7" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block7.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlmult_sdnf1_3_block6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlmult_sdnf1_3_block6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block6-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block6-rtl" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block6.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809840 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block6 " "Found entity 1: TWDLMULT_SDNF1_3_block6" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block6.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlmult_sdnf1_3_block5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlmult_sdnf1_3_block5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block5-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block5-rtl" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block5.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809844 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block5 " "Found entity 1: TWDLMULT_SDNF1_3_block5" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlmult_sdnf1_3_block4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlmult_sdnf1_3_block4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block4-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block4-rtl" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block4.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809847 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block4 " "Found entity 1: TWDLMULT_SDNF1_3_block4" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlmult_sdnf1_3_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlmult_sdnf1_3_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block3-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block3-rtl" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block3.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809851 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block3 " "Found entity 1: TWDLMULT_SDNF1_3_block3" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlmult_sdnf1_3_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlmult_sdnf1_3_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block2-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block2-rtl" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block2.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809855 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block2 " "Found entity 1: TWDLMULT_SDNF1_3_block2" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlmult_sdnf1_3_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlmult_sdnf1_3_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block1-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block1-rtl" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block1.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809866 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block1 " "Found entity 1: TWDLMULT_SDNF1_3_block1" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlmult_sdnf1_3_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlmult_sdnf1_3_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block-rtl" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809871 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block " "Found entity 1: TWDLMULT_SDNF1_3_block" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlmult_sdnf1_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlmult_sdnf1_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3-rtl " "Found design unit 1: TWDLMULT_SDNF1_3-rtl" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809874 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3 " "Found entity 1: TWDLMULT_SDNF1_3" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/serial2parallel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/serial2parallel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial2parallel-rtl " "Found design unit 1: serial2parallel-rtl" {  } { { "vhdl/max_frequency_index/serial2parallel.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/serial2parallel.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809879 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial2parallel " "Found entity 1: serial2parallel" {  } { { "vhdl/max_frequency_index/serial2parallel.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/serial2parallel.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_4_block14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_4_block14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block14-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block14-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block14.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809882 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block14 " "Found entity 1: RADIX22FFT_SDNF2_4_block14" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block14.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_4_block13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_4_block13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block13-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block13-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block13.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block13.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809885 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block13 " "Found entity 1: RADIX22FFT_SDNF2_4_block13" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block13.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block13.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_4_block12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_4_block12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block12-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block12-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block12.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809888 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block12 " "Found entity 1: RADIX22FFT_SDNF2_4_block12" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block12.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_4_block11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_4_block11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block11-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block11-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block11.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block11.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809892 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block11 " "Found entity 1: RADIX22FFT_SDNF2_4_block11" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block11.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_4_block10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_4_block10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block10-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block10-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block10.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809897 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block10 " "Found entity 1: RADIX22FFT_SDNF2_4_block10" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block10.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_4_block9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_4_block9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block9-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block9-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block9.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809900 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block9 " "Found entity 1: RADIX22FFT_SDNF2_4_block9" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block9.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_4_block8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_4_block8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block8-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block8-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block8.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809903 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block8 " "Found entity 1: RADIX22FFT_SDNF2_4_block8" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block8.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_4_block7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_4_block7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block7-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block7-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block7.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809908 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block7 " "Found entity 1: RADIX22FFT_SDNF2_4_block7" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block7.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_4_block6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_4_block6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block6-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block6-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block6.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809911 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block6 " "Found entity 1: RADIX22FFT_SDNF2_4_block6" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block6.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_4_block5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_4_block5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block5-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block5-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block5.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809916 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block5 " "Found entity 1: RADIX22FFT_SDNF2_4_block5" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_4_block4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_4_block4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block4-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block4-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block4.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809919 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block4 " "Found entity 1: RADIX22FFT_SDNF2_4_block4" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_4_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_4_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block3-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block3-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block3.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809923 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block3 " "Found entity 1: RADIX22FFT_SDNF2_4_block3" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_4_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_4_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block2-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block2-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block2.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809926 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block2 " "Found entity 1: RADIX22FFT_SDNF2_4_block2" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_4_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_4_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block1-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block1-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block1.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809931 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block1 " "Found entity 1: RADIX22FFT_SDNF2_4_block1" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_4_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_4_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809935 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block " "Found entity 1: RADIX22FFT_SDNF2_4_block" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809940 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4 " "Found entity 1: RADIX22FFT_SDNF2_4" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_2_block14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_2_block14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block14-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block14-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block14.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809946 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block14 " "Found entity 1: RADIX22FFT_SDNF2_2_block14" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block14.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_2_block13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_2_block13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block13-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block13-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block13.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block13.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809950 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block13 " "Found entity 1: RADIX22FFT_SDNF2_2_block13" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block13.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block13.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_2_block12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_2_block12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block12-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block12-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block12.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809953 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block12 " "Found entity 1: RADIX22FFT_SDNF2_2_block12" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block12.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_2_block11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_2_block11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block11-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block11-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block11.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block11.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809956 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block11 " "Found entity 1: RADIX22FFT_SDNF2_2_block11" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block11.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_2_block10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_2_block10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block10-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block10-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block10.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809959 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block10 " "Found entity 1: RADIX22FFT_SDNF2_2_block10" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block10.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_2_block9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_2_block9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block9-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block9-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block9.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809963 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block9 " "Found entity 1: RADIX22FFT_SDNF2_2_block9" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block9.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_2_block8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_2_block8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block8-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block8-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block8.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809966 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block8 " "Found entity 1: RADIX22FFT_SDNF2_2_block8" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block8.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_2_block7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_2_block7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block7-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block7-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block7.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809970 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block7 " "Found entity 1: RADIX22FFT_SDNF2_2_block7" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block7.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_2_block6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_2_block6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block6-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block6-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block6.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809973 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block6 " "Found entity 1: RADIX22FFT_SDNF2_2_block6" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block6.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_2_block5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_2_block5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block5-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block5-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block5.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809976 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block5 " "Found entity 1: RADIX22FFT_SDNF2_2_block5" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_2_block4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_2_block4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block4-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block4-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block4.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809979 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block4 " "Found entity 1: RADIX22FFT_SDNF2_2_block4" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_2_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_2_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block3-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block3-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block3.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809984 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block3 " "Found entity 1: RADIX22FFT_SDNF2_2_block3" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_2_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_2_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block2-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block2-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block2.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809987 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block2 " "Found entity 1: RADIX22FFT_SDNF2_2_block2" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_2_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_2_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block1-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block1-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block1.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809991 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block1 " "Found entity 1: RADIX22FFT_SDNF2_2_block1" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_2_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_2_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809994 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block " "Found entity 1: RADIX22FFT_SDNF2_2_block" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809998 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2 " "Found entity 1: RADIX22FFT_SDNF2_2" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356809998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356809998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_5_block14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_5_block14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block14-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block14-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block14.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810004 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block14 " "Found entity 1: RADIX22FFT_SDNF1_5_block14" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block14.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_5_block13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_5_block13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block13-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block13-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block13.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block13.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810008 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block13 " "Found entity 1: RADIX22FFT_SDNF1_5_block13" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block13.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block13.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_5_block12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_5_block12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block12-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block12-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block12.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810012 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block12 " "Found entity 1: RADIX22FFT_SDNF1_5_block12" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block12.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_5_block11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_5_block11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block11-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block11-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block11.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block11.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810016 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block11 " "Found entity 1: RADIX22FFT_SDNF1_5_block11" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block11.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_5_block10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_5_block10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block10-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block10-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block10.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810020 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block10 " "Found entity 1: RADIX22FFT_SDNF1_5_block10" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block10.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_5_block9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_5_block9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block9-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block9-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block9.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810023 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block9 " "Found entity 1: RADIX22FFT_SDNF1_5_block9" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block9.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_5_block8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_5_block8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block8-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block8-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block8.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810027 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block8 " "Found entity 1: RADIX22FFT_SDNF1_5_block8" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block8.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_5_block7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_5_block7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block7-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block7-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block7.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810031 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block7 " "Found entity 1: RADIX22FFT_SDNF1_5_block7" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block7.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_5_block6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_5_block6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block6-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block6-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block6.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810035 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block6 " "Found entity 1: RADIX22FFT_SDNF1_5_block6" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block6.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_5_block5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_5_block5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block5-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block5-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block5.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810039 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block5 " "Found entity 1: RADIX22FFT_SDNF1_5_block5" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_5_block4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_5_block4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block4-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block4-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block4.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810044 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block4 " "Found entity 1: RADIX22FFT_SDNF1_5_block4" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_5_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_5_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block3-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block3-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block3.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810048 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block3 " "Found entity 1: RADIX22FFT_SDNF1_5_block3" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_5_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_5_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block2-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block2-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block2.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810053 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block2 " "Found entity 1: RADIX22FFT_SDNF1_5_block2" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_5_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_5_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block1-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block1-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block1.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810057 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block1 " "Found entity 1: RADIX22FFT_SDNF1_5_block1" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_5_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_5_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810060 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block " "Found entity 1: RADIX22FFT_SDNF1_5_block" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810065 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5 " "Found entity 1: RADIX22FFT_SDNF1_5" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_3_block14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_3_block14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block14-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block14-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block14.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810067 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block14 " "Found entity 1: RADIX22FFT_SDNF1_3_block14" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block14.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_3_block13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_3_block13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block13-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block13-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block13.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block13.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810072 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block13 " "Found entity 1: RADIX22FFT_SDNF1_3_block13" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block13.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block13.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_3_block12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_3_block12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block12-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block12-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block12.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810075 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block12 " "Found entity 1: RADIX22FFT_SDNF1_3_block12" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block12.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_3_block11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_3_block11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block11-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block11-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block11.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block11.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810078 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block11 " "Found entity 1: RADIX22FFT_SDNF1_3_block11" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block11.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_3_block10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_3_block10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block10-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block10-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block10.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810081 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block10 " "Found entity 1: RADIX22FFT_SDNF1_3_block10" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block10.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_3_block9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_3_block9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block9-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block9-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block9.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810086 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block9 " "Found entity 1: RADIX22FFT_SDNF1_3_block9" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block9.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_3_block8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_3_block8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block8-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block8-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block8.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810089 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block8 " "Found entity 1: RADIX22FFT_SDNF1_3_block8" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block8.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_3_block7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_3_block7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block7-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block7-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block7.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810092 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block7 " "Found entity 1: RADIX22FFT_SDNF1_3_block7" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block7.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_3_block6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_3_block6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block6-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block6-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block6.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810095 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block6 " "Found entity 1: RADIX22FFT_SDNF1_3_block6" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block6.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_3_block5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_3_block5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block5-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block5-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block5.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810098 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block5 " "Found entity 1: RADIX22FFT_SDNF1_3_block5" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_3_block4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_3_block4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block4-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block4-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block4.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810102 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block4 " "Found entity 1: RADIX22FFT_SDNF1_3_block4" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_3_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_3_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block3-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block3-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block3.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810105 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block3 " "Found entity 1: RADIX22FFT_SDNF1_3_block3" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_3_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_3_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block2-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block2-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block2.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810109 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block2 " "Found entity 1: RADIX22FFT_SDNF1_3_block2" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_3_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_3_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block1-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block1-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block1.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810112 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block1 " "Found entity 1: RADIX22FFT_SDNF1_3_block1" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_3_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_3_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810115 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block " "Found entity 1: RADIX22FFT_SDNF1_3_block" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810122 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3 " "Found entity 1: RADIX22FFT_SDNF1_3" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_1_block14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_1_block14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block14-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block14-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block14.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810125 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block14 " "Found entity 1: RADIX22FFT_SDNF1_1_block14" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block14.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_1_block13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_1_block13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block13-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block13-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block13.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block13.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810129 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block13 " "Found entity 1: RADIX22FFT_SDNF1_1_block13" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block13.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block13.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_1_block12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_1_block12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block12-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block12-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block12.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810132 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block12 " "Found entity 1: RADIX22FFT_SDNF1_1_block12" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block12.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_1_block11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_1_block11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block11-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block11-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block11.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block11.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810137 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block11 " "Found entity 1: RADIX22FFT_SDNF1_1_block11" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block11.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_1_block10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_1_block10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block10-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block10-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block10.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810140 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block10 " "Found entity 1: RADIX22FFT_SDNF1_1_block10" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block10.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_1_block9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_1_block9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block9-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block9-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block9.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810143 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block9 " "Found entity 1: RADIX22FFT_SDNF1_1_block9" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block9.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_1_block8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_1_block8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block8-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block8-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block8.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810146 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block8 " "Found entity 1: RADIX22FFT_SDNF1_1_block8" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block8.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_1_block7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_1_block7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block7-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block7-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block7.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810150 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block7 " "Found entity 1: RADIX22FFT_SDNF1_1_block7" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block7.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_1_block6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_1_block6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block6-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block6-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block6.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810153 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block6 " "Found entity 1: RADIX22FFT_SDNF1_1_block6" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block6.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_1_block5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_1_block5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block5-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block5-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block5.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810156 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block5 " "Found entity 1: RADIX22FFT_SDNF1_1_block5" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_1_block4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_1_block4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block4-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block4-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block4.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810161 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block4 " "Found entity 1: RADIX22FFT_SDNF1_1_block4" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_1_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_1_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block3-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block3-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block3.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810166 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block3 " "Found entity 1: RADIX22FFT_SDNF1_1_block3" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_1_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_1_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block2-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block2-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block2.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810169 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block2 " "Found entity 1: RADIX22FFT_SDNF1_1_block2" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_1_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_1_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block1-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block1-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block1.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810172 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block1 " "Found entity 1: RADIX22FFT_SDNF1_1_block1" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_1_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_1_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810176 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block " "Found entity 1: RADIX22FFT_SDNF1_1_block" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810179 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1 " "Found entity 1: RADIX22FFT_SDNF1_1" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/quadrant_mapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/quadrant_mapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Quadrant_Mapper-rtl " "Found design unit 1: Quadrant_Mapper-rtl" {  } { { "vhdl/max_frequency_index/Quadrant_Mapper.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Quadrant_Mapper.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810183 ""} { "Info" "ISGN_ENTITY_NAME" "1 Quadrant_Mapper " "Found entity 1: Quadrant_Mapper" {  } { { "vhdl/max_frequency_index/Quadrant_Mapper.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Quadrant_Mapper.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/maximum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/maximum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Maximum-rtl " "Found design unit 1: Maximum-rtl" {  } { { "vhdl/max_frequency_index/Maximum.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Maximum.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810187 ""} { "Info" "ISGN_ENTITY_NAME" "1 Maximum " "Found entity 1: Maximum" {  } { { "vhdl/max_frequency_index/Maximum.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Maximum.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/max_index_frequency_tc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/max_index_frequency_tc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 max_index_frequency_tc-rtl " "Found design unit 1: max_index_frequency_tc-rtl" {  } { { "vhdl/max_frequency_index/max_index_frequency_tc.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/max_index_frequency_tc.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810190 ""} { "Info" "ISGN_ENTITY_NAME" "1 max_index_frequency_tc " "Found entity 1: max_index_frequency_tc" {  } { { "vhdl/max_frequency_index/max_index_frequency_tc.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/max_index_frequency_tc.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/max_index_frequency_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file vhdl/max_frequency_index/max_index_frequency_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 max_index_frequency_pkg " "Found design unit 1: max_index_frequency_pkg" {  } { { "vhdl/max_frequency_index/max_index_frequency_pkg.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/max_index_frequency_pkg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/max_index_frequency.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/max_index_frequency.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 max_index_frequency-rtl " "Found design unit 1: max_index_frequency-rtl" {  } { { "vhdl/max_frequency_index/max_index_frequency.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/max_index_frequency.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810196 ""} { "Info" "ISGN_ENTITY_NAME" "1 max_index_frequency " "Found entity 1: max_index_frequency" {  } { { "vhdl/max_frequency_index/max_index_frequency.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/max_index_frequency.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/index_finder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/index_finder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 index_finder-rtl " "Found design unit 1: index_finder-rtl" {  } { { "vhdl/max_frequency_index/index_finder.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/index_finder.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810200 ""} { "Info" "ISGN_ENTITY_NAME" "1 index_finder " "Found entity 1: index_finder" {  } { { "vhdl/max_frequency_index/index_finder.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/index_finder.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/frequency_max.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/frequency_max.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frequency_max-rtl " "Found design unit 1: frequency_max-rtl" {  } { { "vhdl/max_frequency_index/frequency_max.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/frequency_max.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810203 ""} { "Info" "ISGN_ENTITY_NAME" "1 frequency_max " "Found entity 1: frequency_max" {  } { { "vhdl/max_frequency_index/frequency_max.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/frequency_max.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/for_each.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/for_each.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 for_each-rtl " "Found design unit 1: for_each-rtl" {  } { { "vhdl/max_frequency_index/for_each.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/for_each.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810207 ""} { "Info" "ISGN_ENTITY_NAME" "1 for_each " "Found entity 1: for_each" {  } { { "vhdl/max_frequency_index/for_each.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/for_each.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/fft_streamer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/fft_streamer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFT_streamer-rtl " "Found design unit 1: FFT_streamer-rtl" {  } { { "vhdl/max_frequency_index/FFT_streamer.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_streamer.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810210 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFT_streamer " "Found entity 1: FFT_streamer" {  } { { "vhdl/max_frequency_index/FFT_streamer.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_streamer.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/fft_hdl_optimized.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/fft_hdl_optimized.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFT_HDL_Optimized-rtl " "Found design unit 1: FFT_HDL_Optimized-rtl" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810220 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFT_HDL_Optimized " "Found entity 1: FFT_HDL_Optimized" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/cordickernelmag_block9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/cordickernelmag_block9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CordicKernelMag_block9-rtl " "Found design unit 1: CordicKernelMag_block9-rtl" {  } { { "vhdl/max_frequency_index/CordicKernelMag_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block9.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810225 ""} { "Info" "ISGN_ENTITY_NAME" "1 CordicKernelMag_block9 " "Found entity 1: CordicKernelMag_block9" {  } { { "vhdl/max_frequency_index/CordicKernelMag_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block9.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/cordickernelmag_block8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/cordickernelmag_block8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CordicKernelMag_block8-rtl " "Found design unit 1: CordicKernelMag_block8-rtl" {  } { { "vhdl/max_frequency_index/CordicKernelMag_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block8.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810230 ""} { "Info" "ISGN_ENTITY_NAME" "1 CordicKernelMag_block8 " "Found entity 1: CordicKernelMag_block8" {  } { { "vhdl/max_frequency_index/CordicKernelMag_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block8.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/cordickernelmag_block7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/cordickernelmag_block7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CordicKernelMag_block7-rtl " "Found design unit 1: CordicKernelMag_block7-rtl" {  } { { "vhdl/max_frequency_index/CordicKernelMag_block7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block7.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810233 ""} { "Info" "ISGN_ENTITY_NAME" "1 CordicKernelMag_block7 " "Found entity 1: CordicKernelMag_block7" {  } { { "vhdl/max_frequency_index/CordicKernelMag_block7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block7.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/cordickernelmag_block6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/cordickernelmag_block6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CordicKernelMag_block6-rtl " "Found design unit 1: CordicKernelMag_block6-rtl" {  } { { "vhdl/max_frequency_index/CordicKernelMag_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block6.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810236 ""} { "Info" "ISGN_ENTITY_NAME" "1 CordicKernelMag_block6 " "Found entity 1: CordicKernelMag_block6" {  } { { "vhdl/max_frequency_index/CordicKernelMag_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block6.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/cordickernelmag_block5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/cordickernelmag_block5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CordicKernelMag_block5-rtl " "Found design unit 1: CordicKernelMag_block5-rtl" {  } { { "vhdl/max_frequency_index/CordicKernelMag_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block5.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810239 ""} { "Info" "ISGN_ENTITY_NAME" "1 CordicKernelMag_block5 " "Found entity 1: CordicKernelMag_block5" {  } { { "vhdl/max_frequency_index/CordicKernelMag_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/cordickernelmag_block4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/cordickernelmag_block4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CordicKernelMag_block4-rtl " "Found design unit 1: CordicKernelMag_block4-rtl" {  } { { "vhdl/max_frequency_index/CordicKernelMag_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block4.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810242 ""} { "Info" "ISGN_ENTITY_NAME" "1 CordicKernelMag_block4 " "Found entity 1: CordicKernelMag_block4" {  } { { "vhdl/max_frequency_index/CordicKernelMag_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/cordickernelmag_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/cordickernelmag_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CordicKernelMag_block3-rtl " "Found design unit 1: CordicKernelMag_block3-rtl" {  } { { "vhdl/max_frequency_index/CordicKernelMag_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block3.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810245 ""} { "Info" "ISGN_ENTITY_NAME" "1 CordicKernelMag_block3 " "Found entity 1: CordicKernelMag_block3" {  } { { "vhdl/max_frequency_index/CordicKernelMag_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/cordickernelmag_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/cordickernelmag_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CordicKernelMag_block2-rtl " "Found design unit 1: CordicKernelMag_block2-rtl" {  } { { "vhdl/max_frequency_index/CordicKernelMag_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810249 ""} { "Info" "ISGN_ENTITY_NAME" "1 CordicKernelMag_block2 " "Found entity 1: CordicKernelMag_block2" {  } { { "vhdl/max_frequency_index/CordicKernelMag_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/cordickernelmag_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/cordickernelmag_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CordicKernelMag_block1-rtl " "Found design unit 1: CordicKernelMag_block1-rtl" {  } { { "vhdl/max_frequency_index/CordicKernelMag_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block1.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810253 ""} { "Info" "ISGN_ENTITY_NAME" "1 CordicKernelMag_block1 " "Found entity 1: CordicKernelMag_block1" {  } { { "vhdl/max_frequency_index/CordicKernelMag_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/cordickernelmag_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/cordickernelmag_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CordicKernelMag_block-rtl " "Found design unit 1: CordicKernelMag_block-rtl" {  } { { "vhdl/max_frequency_index/CordicKernelMag_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810256 ""} { "Info" "ISGN_ENTITY_NAME" "1 CordicKernelMag_block " "Found entity 1: CordicKernelMag_block" {  } { { "vhdl/max_frequency_index/CordicKernelMag_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/cordickernelmag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/cordickernelmag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CordicKernelMag-rtl " "Found design unit 1: CordicKernelMag-rtl" {  } { { "vhdl/max_frequency_index/CordicKernelMag.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810260 ""} { "Info" "ISGN_ENTITY_NAME" "1 CordicKernelMag " "Found entity 1: CordicKernelMag" {  } { { "vhdl/max_frequency_index/CordicKernelMag.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block42.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block42.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block42-rtl " "Found design unit 1: Complex3Multiply_block42-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block42.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block42.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810264 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block42 " "Found entity 1: Complex3Multiply_block42" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block42.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block42.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block41.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block41.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block41-rtl " "Found design unit 1: Complex3Multiply_block41-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block41.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block41.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810271 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block41 " "Found entity 1: Complex3Multiply_block41" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block41.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block41.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block40.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block40.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block40-rtl " "Found design unit 1: Complex3Multiply_block40-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block40.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block40.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810274 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block40 " "Found entity 1: Complex3Multiply_block40" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block40.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block40.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block39.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block39.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block39-rtl " "Found design unit 1: Complex3Multiply_block39-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block39.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block39.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810278 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block39 " "Found entity 1: Complex3Multiply_block39" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block39.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block39.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block38.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block38.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block38-rtl " "Found design unit 1: Complex3Multiply_block38-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block38.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block38.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810282 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block38 " "Found entity 1: Complex3Multiply_block38" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block38.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block38.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block37.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block37.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block37-rtl " "Found design unit 1: Complex3Multiply_block37-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block37.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block37.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810287 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block37 " "Found entity 1: Complex3Multiply_block37" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block37.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block37.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block36.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block36.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block36-rtl " "Found design unit 1: Complex3Multiply_block36-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block36.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block36.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810290 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block36 " "Found entity 1: Complex3Multiply_block36" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block36.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block36.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block35.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block35.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block35-rtl " "Found design unit 1: Complex3Multiply_block35-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block35.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block35.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810293 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block35 " "Found entity 1: Complex3Multiply_block35" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block35.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block35.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block34.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block34.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block34-rtl " "Found design unit 1: Complex3Multiply_block34-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block34.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block34.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810297 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block34 " "Found entity 1: Complex3Multiply_block34" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block34.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block34.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block33.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block33.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block33-rtl " "Found design unit 1: Complex3Multiply_block33-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block33.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block33.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810301 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block33 " "Found entity 1: Complex3Multiply_block33" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block33.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block33.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block32-rtl " "Found design unit 1: Complex3Multiply_block32-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block32.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block32.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810304 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block32 " "Found entity 1: Complex3Multiply_block32" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block32.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block32.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block31.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block31.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block31-rtl " "Found design unit 1: Complex3Multiply_block31-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block31.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block31.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810308 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block31 " "Found entity 1: Complex3Multiply_block31" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block31.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block31.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block30.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block30.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block30-rtl " "Found design unit 1: Complex3Multiply_block30-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block30.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block30.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810311 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block30 " "Found entity 1: Complex3Multiply_block30" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block30.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block30.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block29.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block29.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block29-rtl " "Found design unit 1: Complex3Multiply_block29-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block29.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block29.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810315 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block29 " "Found entity 1: Complex3Multiply_block29" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block29.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block29.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block28.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block28-rtl " "Found design unit 1: Complex3Multiply_block28-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block28.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block28.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810318 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block28 " "Found entity 1: Complex3Multiply_block28" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block28.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block28.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block27.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block27.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block27-rtl " "Found design unit 1: Complex3Multiply_block27-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block27.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block27.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810321 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block27 " "Found entity 1: Complex3Multiply_block27" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block27.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block27.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block26.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block26.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block26-rtl " "Found design unit 1: Complex3Multiply_block26-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block26.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block26.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810325 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block26 " "Found entity 1: Complex3Multiply_block26" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block26.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block26.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block25.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block25.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block25-rtl " "Found design unit 1: Complex3Multiply_block25-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block25.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block25.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810328 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block25 " "Found entity 1: Complex3Multiply_block25" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block25.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block25.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block24.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block24-rtl " "Found design unit 1: Complex3Multiply_block24-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block24.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block24.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810333 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block24 " "Found entity 1: Complex3Multiply_block24" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block24.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block24.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block23.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block23.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block23-rtl " "Found design unit 1: Complex3Multiply_block23-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block23.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block23.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810337 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block23 " "Found entity 1: Complex3Multiply_block23" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block23.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block23.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block22.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block22.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block22-rtl " "Found design unit 1: Complex3Multiply_block22-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block22.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block22.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810343 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block22 " "Found entity 1: Complex3Multiply_block22" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block22.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block22.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block21-rtl " "Found design unit 1: Complex3Multiply_block21-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block21.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block21.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810353 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block21 " "Found entity 1: Complex3Multiply_block21" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block21.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block21.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block20.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block20.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block20-rtl " "Found design unit 1: Complex3Multiply_block20-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block20.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block20.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810357 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block20 " "Found entity 1: Complex3Multiply_block20" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block20.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block20.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block19.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block19.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block19-rtl " "Found design unit 1: Complex3Multiply_block19-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block19.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block19.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810361 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block19 " "Found entity 1: Complex3Multiply_block19" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block19.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block19.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block18.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block18.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block18-rtl " "Found design unit 1: Complex3Multiply_block18-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block18.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block18.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810371 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block18 " "Found entity 1: Complex3Multiply_block18" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block18.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block18.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block17.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block17.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block17-rtl " "Found design unit 1: Complex3Multiply_block17-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block17.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block17.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810376 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block17 " "Found entity 1: Complex3Multiply_block17" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block17.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block17.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block16-rtl " "Found design unit 1: Complex3Multiply_block16-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block16.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block16.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810380 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block16 " "Found entity 1: Complex3Multiply_block16" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block16.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block16.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block15.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block15-rtl " "Found design unit 1: Complex3Multiply_block15-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block15.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block15.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810387 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block15 " "Found entity 1: Complex3Multiply_block15" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block15.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block15.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block14-rtl " "Found design unit 1: Complex3Multiply_block14-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block14.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810390 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block14 " "Found entity 1: Complex3Multiply_block14" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block14.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block13-rtl " "Found design unit 1: Complex3Multiply_block13-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block13.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block13.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810393 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block13 " "Found entity 1: Complex3Multiply_block13" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block13.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block13.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block12-rtl " "Found design unit 1: Complex3Multiply_block12-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block12.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810397 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block12 " "Found entity 1: Complex3Multiply_block12" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block12.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block11-rtl " "Found design unit 1: Complex3Multiply_block11-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block11.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block11.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810402 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block11 " "Found entity 1: Complex3Multiply_block11" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block11.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block10-rtl " "Found design unit 1: Complex3Multiply_block10-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block10.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810406 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block10 " "Found entity 1: Complex3Multiply_block10" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block10.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block9-rtl " "Found design unit 1: Complex3Multiply_block9-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block9.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810410 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block9 " "Found entity 1: Complex3Multiply_block9" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block9.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block8-rtl " "Found design unit 1: Complex3Multiply_block8-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block8.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810414 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block8 " "Found entity 1: Complex3Multiply_block8" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block8.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block7-rtl " "Found design unit 1: Complex3Multiply_block7-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block7.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810418 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block7 " "Found entity 1: Complex3Multiply_block7" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block7.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block6-rtl " "Found design unit 1: Complex3Multiply_block6-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block6.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810422 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block6 " "Found entity 1: Complex3Multiply_block6" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block6.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block5-rtl " "Found design unit 1: Complex3Multiply_block5-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block5.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810425 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block5 " "Found entity 1: Complex3Multiply_block5" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block4-rtl " "Found design unit 1: Complex3Multiply_block4-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block4.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810429 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block4 " "Found entity 1: Complex3Multiply_block4" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block3-rtl " "Found design unit 1: Complex3Multiply_block3-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block3.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810433 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block3 " "Found entity 1: Complex3Multiply_block3" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block2-rtl " "Found design unit 1: Complex3Multiply_block2-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block2.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810438 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block2 " "Found entity 1: Complex3Multiply_block2" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block1-rtl " "Found design unit 1: Complex3Multiply_block1-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block1.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810441 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block1 " "Found entity 1: Complex3Multiply_block1" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block-rtl " "Found design unit 1: Complex3Multiply_block-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810444 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block " "Found entity 1: Complex3Multiply_block" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply-rtl " "Found design unit 1: Complex3Multiply-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810448 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply " "Found entity 1: Complex3Multiply" {  } { { "vhdl/max_frequency_index/Complex3Multiply.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/complex_memory_synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/complex_memory_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 complex_memory_synchronizer-arch " "Found design unit 1: complex_memory_synchronizer-arch" {  } { { "vhdl/complex_memory_synchronizer.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/complex_memory_synchronizer.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810451 ""} { "Info" "ISGN_ENTITY_NAME" "1 complex_memory_synchronizer " "Found entity 1: complex_memory_synchronizer" {  } { { "vhdl/complex_memory_synchronizer.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/complex_memory_synchronizer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 max_frequency_top-arch " "Found design unit 1: max_frequency_top-arch" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810456 ""} { "Info" "ISGN_ENTITY_NAME" "1 max_frequency_top " "Found entity 1: max_frequency_top" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_index_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_index_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 max_index_memory-arch " "Found design unit 1: max_index_memory-arch" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810462 ""} { "Info" "ISGN_ENTITY_NAME" "1 max_index_memory " "Found entity 1: max_index_memory" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/index_synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/index_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 index_synchronizer-arch " "Found design unit 1: index_synchronizer-arch" {  } { { "vhdl/index_synchronizer.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/index_synchronizer.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810465 ""} { "Info" "ISGN_ENTITY_NAME" "1 index_synchronizer " "Found entity 1: index_synchronizer" {  } { { "vhdl/index_synchronizer.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/index_synchronizer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_counter-SYN " "Found design unit 1: test_counter-SYN" {  } { { "test_counter.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/test_counter.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810468 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_counter " "Found entity 1: test_counter" {  } { { "test_counter.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/test_counter.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356810468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810468 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "max_index_memory " "Elaborating entity \"max_index_memory\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1609356810824 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ce_out_signal max_index_memory.vhd(42) " "Verilog HDL or VHDL warning at max_index_memory.vhd(42): object \"ce_out_signal\" assigned a value but never read" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810827 "|max_index_memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enb max_index_memory.vhd(51) " "Verilog HDL or VHDL warning at max_index_memory.vhd(51): object \"enb\" assigned a value but never read" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810827 "|max_index_memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enb_1_32_1 max_index_memory.vhd(52) " "Verilog HDL or VHDL warning at max_index_memory.vhd(52): object \"enb_1_32_1\" assigned a value but never read" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810827 "|max_index_memory"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "fft_data_memory max_index_memory.vhd(40) " "Using initial value X (don't care) for net \"fft_data_memory\" at max_index_memory.vhd(40)" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 40 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356810827 "|max_index_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max_index_frequency_tc max_index_frequency_tc:u_max_index_memory_tc " "Elaborating entity \"max_index_frequency_tc\" for hierarchy \"max_index_frequency_tc:u_max_index_memory_tc\"" {  } { { "vhdl/max_index_memory.vhd" "u_max_index_memory_tc" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356810829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max_index_frequency max_index_frequency:u_Max_Frequency " "Elaborating entity \"max_index_frequency\" for hierarchy \"max_index_frequency:u_Max_Frequency\"" {  } { { "vhdl/max_index_memory.vhd" "u_Max_Frequency" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356810832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "max_index_frequency_tc max_index_frequency:u_Max_Frequency\|max_index_frequency_tc:u_max_index_frequency_tc A:rtl " "Elaborating entity \"max_index_frequency_tc\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|max_index_frequency_tc:u_max_index_frequency_tc\"" {  } { { "vhdl/max_frequency_index/max_index_frequency.vhd" "u_max_index_frequency_tc" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/max_index_frequency.vhd" 137 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356810837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "serial2parallel max_index_frequency:u_Max_Frequency\|serial2parallel:u_serial2parallel A:rtl " "Elaborating entity \"serial2parallel\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|serial2parallel:u_serial2parallel\"" {  } { { "vhdl/max_frequency_index/max_index_frequency.vhd" "u_serial2parallel" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/max_index_frequency.vhd" 146 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356810841 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Deserializer_outBypassEn serial2parallel.vhd(55) " "Verilog HDL or VHDL warning at serial2parallel.vhd(55): object \"Deserializer_outBypassEn\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/serial2parallel.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/serial2parallel.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810848 "|max_index_memory|max_index_frequency:u_Max_Frequency|serial2parallel:u_serial2parallel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FFT_streamer max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer A:rtl " "Elaborating entity \"FFT_streamer\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\"" {  } { { "vhdl/max_frequency_index/max_index_frequency.vhd" "u_FFT_streamer" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/max_index_frequency.vhd" 157 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356810850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FFT_HDL_Optimized max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized A:rtl " "Elaborating entity \"FFT_HDL_Optimized\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\"" {  } { { "vhdl/max_frequency_index/FFT_streamer.vhd" "u_FFT_HDL_Optimized" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_streamer.vhd" 65 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356810855 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_17_vld FFT_HDL_Optimized.vhd(2927) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2927): object \"dout_17_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 2927 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810870 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_3_vld FFT_HDL_Optimized.vhd(2938) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2938): object \"dout_3_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 2938 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810870 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_19_vld FFT_HDL_Optimized.vhd(2943) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2943): object \"dout_19_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 2943 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810870 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_1 FFT_HDL_Optimized.vhd(2948) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2948): object \"dout_2_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 2948 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810870 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_9_vld FFT_HDL_Optimized.vhd(2964) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2964): object \"dout_9_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 2964 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810870 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_25_vld FFT_HDL_Optimized.vhd(2969) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2969): object \"dout_25_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 2969 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810870 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_2 FFT_HDL_Optimized.vhd(2974) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2974): object \"dout_2_vld_2\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 2974 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810870 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_11_vld FFT_HDL_Optimized.vhd(2980) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2980): object \"dout_11_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 2980 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810870 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_27_vld FFT_HDL_Optimized.vhd(2985) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2985): object \"dout_27_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 2985 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810870 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_3 FFT_HDL_Optimized.vhd(2990) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2990): object \"dout_2_vld_3\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 2990 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810870 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_5_vld FFT_HDL_Optimized.vhd(2993) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2993): object \"twdl_3_5_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 2993 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810870 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_5_vld FFT_HDL_Optimized.vhd(3001) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3001): object \"twdlXdin_5_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3001 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810870 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_5_vld FFT_HDL_Optimized.vhd(3012) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3012): object \"dout_5_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3012 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810870 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_21_vld FFT_HDL_Optimized.vhd(3017) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3017): object \"dout_21_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3017 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810870 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_4 FFT_HDL_Optimized.vhd(3022) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3022): object \"dout_2_vld_4\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3022 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810870 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_7_vld FFT_HDL_Optimized.vhd(3028) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3028): object \"dout_7_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3028 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810870 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_23_vld FFT_HDL_Optimized.vhd(3033) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3033): object \"dout_23_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3033 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810870 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_5 FFT_HDL_Optimized.vhd(3038) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3038): object \"dout_2_vld_5\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3038 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810870 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_3_vld FFT_HDL_Optimized.vhd(3041) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3041): object \"twdl_3_3_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3041 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810870 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_3_vld FFT_HDL_Optimized.vhd(3049) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3049): object \"twdlXdin_3_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3049 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810870 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_13_vld FFT_HDL_Optimized.vhd(3055) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3055): object \"dout_13_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3055 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810870 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_29_vld FFT_HDL_Optimized.vhd(3060) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3060): object \"dout_29_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3060 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810870 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_6 FFT_HDL_Optimized.vhd(3065) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3065): object \"dout_2_vld_6\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3065 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810870 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_15_vld FFT_HDL_Optimized.vhd(3071) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3071): object \"dout_15_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3071 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810870 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_31_vld FFT_HDL_Optimized.vhd(3076) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3076): object \"dout_31_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3076 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810871 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_7 FFT_HDL_Optimized.vhd(3081) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3081): object \"dout_2_vld_7\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3081 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810871 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_7_vld FFT_HDL_Optimized.vhd(3084) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3084): object \"twdl_3_7_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3084 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810871 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_7_vld FFT_HDL_Optimized.vhd(3092) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3092): object \"twdlXdin_7_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3092 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810871 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_5_vld_1 FFT_HDL_Optimized.vhd(3097) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3097): object \"dout_5_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3097 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810871 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_3_vld_1 FFT_HDL_Optimized.vhd(3108) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3108): object \"dout_3_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810871 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_7_vld_1 FFT_HDL_Optimized.vhd(3113) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3113): object \"dout_7_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810871 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_1 FFT_HDL_Optimized.vhd(3118) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3118): object \"dout_4_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810871 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_9 FFT_HDL_Optimized.vhd(3131) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3131): object \"dout_2_vld_9\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810871 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_10 FFT_HDL_Optimized.vhd(3137) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3137): object \"dout_2_vld_10\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810871 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_17_vld FFT_HDL_Optimized.vhd(3147) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3147): object \"twdlXdin_17_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810871 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_11 FFT_HDL_Optimized.vhd(3153) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3153): object \"dout_2_vld_11\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810871 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_12 FFT_HDL_Optimized.vhd(3159) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3159): object \"dout_2_vld_12\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810871 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_21_vld FFT_HDL_Optimized.vhd(3162) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3162): object \"twdl_3_21_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810871 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_21_vld FFT_HDL_Optimized.vhd(3170) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3170): object \"twdlXdin_21_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810871 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_17_vld_1 FFT_HDL_Optimized.vhd(3175) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3175): object \"dout_17_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810871 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_13 FFT_HDL_Optimized.vhd(3181) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3181): object \"dout_2_vld_13\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810871 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_14 FFT_HDL_Optimized.vhd(3187) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3187): object \"dout_2_vld_14\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810871 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_19_vld FFT_HDL_Optimized.vhd(3190) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3190): object \"twdl_3_19_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810871 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_19_vld FFT_HDL_Optimized.vhd(3198) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3198): object \"twdlXdin_19_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810871 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_15 FFT_HDL_Optimized.vhd(3204) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3204): object \"dout_2_vld_15\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3204 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810871 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_16 FFT_HDL_Optimized.vhd(3210) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3210): object \"dout_2_vld_16\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3210 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810871 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_23_vld FFT_HDL_Optimized.vhd(3213) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3213): object \"twdl_3_23_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810871 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_23_vld FFT_HDL_Optimized.vhd(3221) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3221): object \"twdlXdin_23_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3221 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810871 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_21_vld_1 FFT_HDL_Optimized.vhd(3226) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3226): object \"dout_21_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810871 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_2 FFT_HDL_Optimized.vhd(3231) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3231): object \"dout_4_vld_2\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810871 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_19_vld_1 FFT_HDL_Optimized.vhd(3237) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3237): object \"dout_19_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3237 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810871 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_23_vld_1 FFT_HDL_Optimized.vhd(3242) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3242): object \"dout_23_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3242 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810871 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_3 FFT_HDL_Optimized.vhd(3247) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3247): object \"dout_4_vld_3\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3247 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810871 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_1 FFT_HDL_Optimized.vhd(3252) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3252): object \"twdl_5_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3252 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810872 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_18_vld FFT_HDL_Optimized.vhd(3253) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3253): object \"dout_18_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3253 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810872 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_9_vld FFT_HDL_Optimized.vhd(3264) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3264): object \"twdlXdin_9_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3264 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810872 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_13_vld FFT_HDL_Optimized.vhd(3267) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3267): object \"twdl_3_13_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3267 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810872 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_13_vld FFT_HDL_Optimized.vhd(3275) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3275): object \"twdlXdin_13_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3275 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810872 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_9_vld_1 FFT_HDL_Optimized.vhd(3280) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3280): object \"dout_9_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3280 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810872 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_11_vld FFT_HDL_Optimized.vhd(3283) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3283): object \"twdl_3_11_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810872 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_11_vld FFT_HDL_Optimized.vhd(3291) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3291): object \"twdlXdin_11_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3291 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810872 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_15_vld FFT_HDL_Optimized.vhd(3294) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3294): object \"twdl_3_15_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3294 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810872 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_15_vld FFT_HDL_Optimized.vhd(3302) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3302): object \"twdlXdin_15_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3302 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810872 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_13_vld_1 FFT_HDL_Optimized.vhd(3307) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3307): object \"dout_13_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3307 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810872 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_4 FFT_HDL_Optimized.vhd(3312) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3312): object \"dout_4_vld_4\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3312 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810872 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_11_vld_1 FFT_HDL_Optimized.vhd(3318) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3318): object \"dout_11_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3318 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810872 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_15_vld_1 FFT_HDL_Optimized.vhd(3323) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3323): object \"dout_15_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3323 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810872 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_5 FFT_HDL_Optimized.vhd(3328) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3328): object \"dout_4_vld_5\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3328 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810872 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_2 FFT_HDL_Optimized.vhd(3333) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3333): object \"twdl_5_vld_2\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3333 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810872 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_10_vld FFT_HDL_Optimized.vhd(3334) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3334): object \"dout_10_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3334 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810872 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_25_vld FFT_HDL_Optimized.vhd(3345) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3345): object \"twdlXdin_25_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3345 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810872 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_29_vld FFT_HDL_Optimized.vhd(3348) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3348): object \"twdl_3_29_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3348 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810872 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_29_vld FFT_HDL_Optimized.vhd(3356) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3356): object \"twdlXdin_29_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3356 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810872 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_25_vld_1 FFT_HDL_Optimized.vhd(3361) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3361): object \"dout_25_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3361 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810872 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_27_vld FFT_HDL_Optimized.vhd(3364) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3364): object \"twdl_3_27_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3364 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810872 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_27_vld FFT_HDL_Optimized.vhd(3372) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3372): object \"twdlXdin_27_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3372 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810872 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_31_vld FFT_HDL_Optimized.vhd(3375) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3375): object \"twdl_3_31_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3375 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810872 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_31_vld FFT_HDL_Optimized.vhd(3383) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3383): object \"twdlXdin_31_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3383 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810872 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_29_vld_1 FFT_HDL_Optimized.vhd(3388) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3388): object \"dout_29_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3388 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810872 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_6 FFT_HDL_Optimized.vhd(3393) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3393): object \"dout_4_vld_6\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3393 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810872 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_27_vld_1 FFT_HDL_Optimized.vhd(3399) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3399): object \"dout_27_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3399 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810872 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_31_vld_1 FFT_HDL_Optimized.vhd(3404) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3404): object \"dout_31_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3404 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810872 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_7 FFT_HDL_Optimized.vhd(3409) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3409): object \"dout_4_vld_7\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3409 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810872 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_3 FFT_HDL_Optimized.vhd(3414) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3414): object \"twdl_5_vld_3\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3414 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810872 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_26_vld FFT_HDL_Optimized.vhd(3415) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3415): object \"dout_26_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3415 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810873 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_8 FFT_HDL_Optimized.vhd(3421) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3421): object \"dout_4_vld_8\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3421 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810873 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_9 FFT_HDL_Optimized.vhd(3427) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3427): object \"dout_4_vld_9\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3427 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810873 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_4 FFT_HDL_Optimized.vhd(3432) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3432): object \"twdl_5_vld_4\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3432 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810873 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_6_vld FFT_HDL_Optimized.vhd(3433) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3433): object \"dout_6_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3433 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810873 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_10 FFT_HDL_Optimized.vhd(3439) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3439): object \"dout_4_vld_10\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3439 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810873 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_11 FFT_HDL_Optimized.vhd(3445) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3445): object \"dout_4_vld_11\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3445 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810873 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_5 FFT_HDL_Optimized.vhd(3450) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3450): object \"twdl_5_vld_5\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3450 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810873 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_22_vld FFT_HDL_Optimized.vhd(3451) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3451): object \"dout_22_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3451 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810873 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_12 FFT_HDL_Optimized.vhd(3457) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3457): object \"dout_4_vld_12\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3457 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810873 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_13 FFT_HDL_Optimized.vhd(3463) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3463): object \"dout_4_vld_13\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3463 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810873 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_6 FFT_HDL_Optimized.vhd(3468) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3468): object \"twdl_5_vld_6\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3468 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810873 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_14_vld FFT_HDL_Optimized.vhd(3469) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3469): object \"dout_14_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3469 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810873 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_14 FFT_HDL_Optimized.vhd(3475) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3475): object \"dout_4_vld_14\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3475 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810873 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_15 FFT_HDL_Optimized.vhd(3481) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3481): object \"dout_4_vld_15\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3481 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810873 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_7 FFT_HDL_Optimized.vhd(3486) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3486): object \"twdl_5_vld_7\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3486 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810873 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_30_vld FFT_HDL_Optimized.vhd(3487) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3487): object \"dout_30_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3487 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810873 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_8 FFT_HDL_Optimized.vhd(3492) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3492): object \"twdl_5_vld_8\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3492 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810873 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_16 FFT_HDL_Optimized.vhd(3493) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3493): object \"dout_4_vld_16\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3493 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810873 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_9 FFT_HDL_Optimized.vhd(3498) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3498): object \"twdl_5_vld_9\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3498 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810873 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_20_vld FFT_HDL_Optimized.vhd(3499) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3499): object \"dout_20_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3499 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810873 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_10 FFT_HDL_Optimized.vhd(3504) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3504): object \"twdl_5_vld_10\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3504 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810873 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_12_vld FFT_HDL_Optimized.vhd(3505) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3505): object \"dout_12_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3505 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810873 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_11 FFT_HDL_Optimized.vhd(3510) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3510): object \"twdl_5_vld_11\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3510 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810873 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_28_vld FFT_HDL_Optimized.vhd(3511) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3511): object \"dout_28_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3511 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810873 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_12 FFT_HDL_Optimized.vhd(3516) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3516): object \"twdl_5_vld_12\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3516 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810873 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_8_vld FFT_HDL_Optimized.vhd(3517) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3517): object \"dout_8_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3517 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810873 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_13 FFT_HDL_Optimized.vhd(3522) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3522): object \"twdl_5_vld_13\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3522 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810873 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_24_vld FFT_HDL_Optimized.vhd(3523) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3523): object \"dout_24_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3523 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810873 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_14 FFT_HDL_Optimized.vhd(3528) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3528): object \"twdl_5_vld_14\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3528 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810874 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_16_vld FFT_HDL_Optimized.vhd(3529) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3529): object \"dout_16_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3529 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810874 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_15 FFT_HDL_Optimized.vhd(3534) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3534): object \"twdl_5_vld_15\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3534 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810874 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_32_vld FFT_HDL_Optimized.vhd(3535) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3535): object \"dout_32_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3535 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810874 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1:u_SDNF1_1_1 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1:u_SDNF1_1_1\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_1_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3540 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356810875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block7 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block7:u_SDNF1_1_17 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block7\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block7:u_SDNF1_1_17\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_1_17" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3557 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356810879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2:u_SDNF2_2_1 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2:u_SDNF2_2_1\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_2_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3574 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356810882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block:u_SDNF1_1_3 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block:u_SDNF1_1_3\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_1_3" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3592 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356810885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block8 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block8:u_SDNF1_1_19 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block8\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block8:u_SDNF1_1_19\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_1_19" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3609 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356810889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block:u_SDNF2_2_3 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block:u_SDNF2_2_3\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_2_3" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3626 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356810891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_2 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_2:u_twdlROM_3_2 A:rtl " "Elaborating entity \"TWDLROM_3_2\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_2:u_twdlROM_3_2\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3644 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356810894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3655 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356810898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1\|Complex3Multiply:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1\|Complex3Multiply:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3.vhd" 105 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356810901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block3 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block3:u_SDNF1_1_9 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block3\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block3:u_SDNF1_1_9\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_1_9" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3677 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356810909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block11 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block11:u_SDNF1_1_25 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block11\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block11:u_SDNF1_1_25\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_1_25" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3694 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356810912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block3 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block3:u_SDNF2_2_9 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block3\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block3:u_SDNF2_2_9\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_2_9" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3711 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356810915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block4 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block4:u_SDNF1_1_11 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block4\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block4:u_SDNF1_1_11\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_1_11" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3729 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356810920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block12 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block12:u_SDNF1_1_27 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block12\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block12:u_SDNF1_1_27\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_1_27" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3746 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356810923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block4 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block4:u_SDNF2_2_11 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block4\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block4:u_SDNF2_2_11\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_2_11" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3763 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356810927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_5 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_5:u_twdlROM_3_5 A:rtl " "Elaborating entity \"TWDLROM_3_5\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_5:u_twdlROM_3_5\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_5" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3781 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356810930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_6 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_6:u_twdlROM_3_6 A:rtl " "Elaborating entity \"TWDLROM_3_6\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_6:u_twdlROM_3_6\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_6" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3792 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356810933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block1 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block1\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_5" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3803 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356810936 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block1.vhd(102) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block1.vhd(102): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block1.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810938 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block2 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex3Multiply_block2:u_MUL3_1 A:rtl " "Elaborating entity \"Complex3Multiply_block2\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex3Multiply_block2:u_MUL3_1\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block1.vhd" "u_MUL3_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block1.vhd" 118 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356810939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block3 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex3Multiply_block3:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block3\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex3Multiply_block3:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block1.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block1.vhd" 133 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356810943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3:u_SDNF1_3_1 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3:u_SDNF1_3_1\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_3_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3825 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356810948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block1 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block1:u_SDNF1_1_5 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block1\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block1:u_SDNF1_1_5\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_1_5" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3842 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356810953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block9 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block9:u_SDNF1_1_21 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block9\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block9:u_SDNF1_1_21\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_1_21" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3859 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356810955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block1 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block1:u_SDNF2_2_5 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block1\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block1:u_SDNF2_2_5\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_2_5" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3876 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356810958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block2 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block2:u_SDNF1_1_7 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block2\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block2:u_SDNF1_1_7\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_1_7" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3894 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356810961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block10 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block10:u_SDNF1_1_23 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block10\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block10:u_SDNF1_1_23\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_1_23" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3911 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356810966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block2 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block2:u_SDNF2_2_7 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block2\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block2:u_SDNF2_2_7\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_2_7" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3928 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356810971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_3 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_3:u_twdlROM_3_3 A:rtl " "Elaborating entity \"TWDLROM_3_3\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_3:u_twdlROM_3_3\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_3" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3946 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356810974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_4 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_4:u_twdlROM_3_4 A:rtl " "Elaborating entity \"TWDLROM_3_4\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_4:u_twdlROM_3_4\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_4" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3957 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356810977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_3" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3968 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356810980 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block.vhd(102) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block.vhd(102): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356810982 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3\|Complex3Multiply_block:u_MUL3_1 A:rtl " "Elaborating entity \"Complex3Multiply_block\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3\|Complex3Multiply_block:u_MUL3_1\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block.vhd" "u_MUL3_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block.vhd" 118 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356810983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block1 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3\|Complex3Multiply_block1:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block1\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3\|Complex3Multiply_block1:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block.vhd" 133 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356810987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block5 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block5:u_SDNF1_1_13 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block5\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block5:u_SDNF1_1_13\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_1_13" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3990 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356810992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block13 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block13:u_SDNF1_1_29 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block13\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block13:u_SDNF1_1_29\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_1_29" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4007 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356810994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block5 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block5:u_SDNF2_2_13 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block5\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block5:u_SDNF2_2_13\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_2_13" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4024 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356810997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block6 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block6:u_SDNF1_1_15 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block6\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block6:u_SDNF1_1_15\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_1_15" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4042 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block14 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block14:u_SDNF1_1_31 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block14\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block14:u_SDNF1_1_31\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_1_31" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4059 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block6 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block6:u_SDNF2_2_15 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block6\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block6:u_SDNF2_2_15\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_2_15" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4076 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_7 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_7:u_twdlROM_3_7 A:rtl " "Elaborating entity \"TWDLROM_3_7\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_7:u_twdlROM_3_7\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_7" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4094 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_8 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_8:u_twdlROM_3_8 A:rtl " "Elaborating entity \"TWDLROM_3_8\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_8:u_twdlROM_3_8\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_8" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4105 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block2 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block2\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_7" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4116 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811016 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block2.vhd(102) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block2.vhd(102): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block2.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356811018 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block4 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7\|Complex3Multiply_block4:u_MUL3_1 A:rtl " "Elaborating entity \"Complex3Multiply_block4\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7\|Complex3Multiply_block4:u_MUL3_1\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block2.vhd" "u_MUL3_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block2.vhd" 118 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block5 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7\|Complex3Multiply_block5:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block5\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7\|Complex3Multiply_block5:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block2.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block2.vhd" 133 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block1 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block1:u_SDNF1_3_5 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block1\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block1:u_SDNF1_3_5\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_3_5" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4138 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4:u_SDNF2_4_1 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4:u_SDNF2_4_1\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_4_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4155 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block:u_SDNF1_3_3 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block:u_SDNF1_3_3\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_3_3" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4173 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block2 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block2:u_SDNF1_3_7 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block2\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block2:u_SDNF1_3_7\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_3_7" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4190 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block:u_SDNF2_4_3 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block:u_SDNF2_4_3\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_4_3" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4207 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_2 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_2:u_twdlROM_5_2 A:rtl " "Elaborating entity \"TWDLROM_5_2\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_2:u_twdlROM_5_2\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_5_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4225 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5:u_SDNF1_5_1 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5:u_SDNF1_5_1\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_5_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4236 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811050 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5.vhd(103) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5.vhd(103): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356811053 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5:u_SDNF1_5_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block27 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5:u_SDNF1_5_1\|Complex3Multiply_block27:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block27\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5:u_SDNF1_5_1\|Complex3Multiply_block27:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5.vhd" 131 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block7 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block7:u_SDNF2_2_17 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block7\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block7:u_SDNF2_2_17\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_2_17" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4258 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block8 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block8:u_SDNF2_2_19 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block8\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block8:u_SDNF2_2_19\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_2_19" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4276 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_18 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_18:u_twdlROM_3_18 A:rtl " "Elaborating entity \"TWDLROM_3_18\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_18:u_twdlROM_3_18\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_18" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4294 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block7 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block7:u_TWDLMULT_SDNF1_3_17 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block7\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block7:u_TWDLMULT_SDNF1_3_17\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_17" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4305 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block13 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block7:u_TWDLMULT_SDNF1_3_17\|Complex3Multiply_block13:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block13\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block7:u_TWDLMULT_SDNF1_3_17\|Complex3Multiply_block13:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block7.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block7.vhd" 105 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block11 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block11:u_SDNF2_2_25 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block11\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block11:u_SDNF2_2_25\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_2_25" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4327 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block12 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block12:u_SDNF2_2_27 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block12\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block12:u_SDNF2_2_27\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_2_27" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4345 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_21 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_21:u_twdlROM_3_21 A:rtl " "Elaborating entity \"TWDLROM_3_21\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_21:u_twdlROM_3_21\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_21" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4363 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_22 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_22:u_twdlROM_3_22 A:rtl " "Elaborating entity \"TWDLROM_3_22\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_22:u_twdlROM_3_22\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_22" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4374 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block9 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block9:u_TWDLMULT_SDNF1_3_21 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block9\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block9:u_TWDLMULT_SDNF1_3_21\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_21" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4385 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811090 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block9.vhd(102) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block9.vhd(102): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block9.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356811093 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block9:u_TWDLMULT_SDNF1_3_21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block16 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block9:u_TWDLMULT_SDNF1_3_21\|Complex3Multiply_block16:u_MUL3_1 A:rtl " "Elaborating entity \"Complex3Multiply_block16\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block9:u_TWDLMULT_SDNF1_3_21\|Complex3Multiply_block16:u_MUL3_1\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block9.vhd" "u_MUL3_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block9.vhd" 118 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block17 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block9:u_TWDLMULT_SDNF1_3_21\|Complex3Multiply_block17:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block17\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block9:u_TWDLMULT_SDNF1_3_21\|Complex3Multiply_block17:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block9.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block9.vhd" 133 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block7 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block7:u_SDNF1_3_17 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block7\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block7:u_SDNF1_3_17\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_3_17" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4407 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block9 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block9:u_SDNF2_2_21 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block9\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block9:u_SDNF2_2_21\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_2_21" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4424 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block10 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block10:u_SDNF2_2_23 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block10\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block10:u_SDNF2_2_23\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_2_23" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4442 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_19 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_19:u_twdlROM_3_19 A:rtl " "Elaborating entity \"TWDLROM_3_19\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_19:u_twdlROM_3_19\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_19" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4460 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_20 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_20:u_twdlROM_3_20 A:rtl " "Elaborating entity \"TWDLROM_3_20\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_20:u_twdlROM_3_20\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_20" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4471 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block8 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block8:u_TWDLMULT_SDNF1_3_19 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block8\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block8:u_TWDLMULT_SDNF1_3_19\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_19" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4482 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811124 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block8.vhd(102) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block8.vhd(102): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block8.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356811128 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block8:u_TWDLMULT_SDNF1_3_19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block14 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block8:u_TWDLMULT_SDNF1_3_19\|Complex3Multiply_block14:u_MUL3_1 A:rtl " "Elaborating entity \"Complex3Multiply_block14\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block8:u_TWDLMULT_SDNF1_3_19\|Complex3Multiply_block14:u_MUL3_1\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block8.vhd" "u_MUL3_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block8.vhd" 118 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block15 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block8:u_TWDLMULT_SDNF1_3_19\|Complex3Multiply_block15:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block15\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block8:u_TWDLMULT_SDNF1_3_19\|Complex3Multiply_block15:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block8.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block8.vhd" 133 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block13 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block13:u_SDNF2_2_29 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block13\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block13:u_SDNF2_2_29\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_2_29" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4504 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block14 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block14:u_SDNF2_2_31 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block14\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block14:u_SDNF2_2_31\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_2_31" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4522 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_23 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_23:u_twdlROM_3_23 A:rtl " "Elaborating entity \"TWDLROM_3_23\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_23:u_twdlROM_3_23\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_23" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4540 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_24 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_24:u_twdlROM_3_24 A:rtl " "Elaborating entity \"TWDLROM_3_24\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_24:u_twdlROM_3_24\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_24" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4551 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block10 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block10:u_TWDLMULT_SDNF1_3_23 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block10\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block10:u_TWDLMULT_SDNF1_3_23\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_23" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4562 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811155 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block10.vhd(102) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block10.vhd(102): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block10.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356811157 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block10:u_TWDLMULT_SDNF1_3_23"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block18 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block10:u_TWDLMULT_SDNF1_3_23\|Complex3Multiply_block18:u_MUL3_1 A:rtl " "Elaborating entity \"Complex3Multiply_block18\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block10:u_TWDLMULT_SDNF1_3_23\|Complex3Multiply_block18:u_MUL3_1\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block10.vhd" "u_MUL3_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block10.vhd" 118 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block19 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block10:u_TWDLMULT_SDNF1_3_23\|Complex3Multiply_block19:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block19\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block10:u_TWDLMULT_SDNF1_3_23\|Complex3Multiply_block19:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block10.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block10.vhd" 133 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block9 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block9:u_SDNF1_3_21 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block9\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block9:u_SDNF1_3_21\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_3_21" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4584 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block7 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block7:u_SDNF2_4_17 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block7\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block7:u_SDNF2_4_17\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_4_17" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4601 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block8 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block8:u_SDNF1_3_19 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block8\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block8:u_SDNF1_3_19\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_3_19" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4619 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block10 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block10:u_SDNF1_3_23 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block10\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block10:u_SDNF1_3_23\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_3_23" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4636 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block8 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block8:u_SDNF2_4_19 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block8\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block8:u_SDNF2_4_19\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_4_19" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4653 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_18 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_18:u_twdlROM_5_18 A:rtl " "Elaborating entity \"TWDLROM_5_18\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_18:u_twdlROM_5_18\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_5_18" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4671 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block7 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block7:u_SDNF1_5_17 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block7\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block7:u_SDNF1_5_17\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_5_17" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4682 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811191 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block7.vhd(103) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block7.vhd(103): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block7.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356811193 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block7:u_SDNF1_5_17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block35 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block7:u_SDNF1_5_17\|Complex3Multiply_block35:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block35\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block7:u_SDNF1_5_17\|Complex3Multiply_block35:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block7.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block7.vhd" 131 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_10 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_10:u_twdlROM_3_10 A:rtl " "Elaborating entity \"TWDLROM_3_10\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_10:u_twdlROM_3_10\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_10" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4704 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block3 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block3\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_9" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4715 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block6 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9\|Complex3Multiply_block6:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block6\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9\|Complex3Multiply_block6:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block3.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block3.vhd" 105 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_13 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_13:u_twdlROM_3_13 A:rtl " "Elaborating entity \"TWDLROM_3_13\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_13:u_twdlROM_3_13\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_13" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4737 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_14 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_14:u_twdlROM_3_14 A:rtl " "Elaborating entity \"TWDLROM_3_14\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_14:u_twdlROM_3_14\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_14" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4748 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block5 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block5\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_13" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4759 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811221 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block5.vhd(102) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block5.vhd(102): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block5.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356811223 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block9 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13\|Complex3Multiply_block9:u_MUL3_1 A:rtl " "Elaborating entity \"Complex3Multiply_block9\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13\|Complex3Multiply_block9:u_MUL3_1\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block5.vhd" "u_MUL3_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block5.vhd" 118 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block10 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13\|Complex3Multiply_block10:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block10\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13\|Complex3Multiply_block10:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block5.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block5.vhd" 133 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block3 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block3:u_SDNF1_3_9 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block3\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block3:u_SDNF1_3_9\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_3_9" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4781 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_11 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_11:u_twdlROM_3_11 A:rtl " "Elaborating entity \"TWDLROM_3_11\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_11:u_twdlROM_3_11\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_11" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4798 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_12 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_12:u_twdlROM_3_12 A:rtl " "Elaborating entity \"TWDLROM_3_12\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_12:u_twdlROM_3_12\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_12" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4809 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block4 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block4\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_11" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4820 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811242 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block4.vhd(102) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block4.vhd(102): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block4.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356811245 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block7 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11\|Complex3Multiply_block7:u_MUL3_1 A:rtl " "Elaborating entity \"Complex3Multiply_block7\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11\|Complex3Multiply_block7:u_MUL3_1\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block4.vhd" "u_MUL3_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block4.vhd" 118 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block8 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11\|Complex3Multiply_block8:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block8\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11\|Complex3Multiply_block8:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block4.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block4.vhd" 133 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_15 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_15:u_twdlROM_3_15 A:rtl " "Elaborating entity \"TWDLROM_3_15\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_15:u_twdlROM_3_15\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_15" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4842 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_16 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_16:u_twdlROM_3_16 A:rtl " "Elaborating entity \"TWDLROM_3_16\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_16:u_twdlROM_3_16\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_16" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4853 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block6 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block6\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_15" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4864 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811270 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block6.vhd(102) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block6.vhd(102): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block6.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356811273 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block11 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15\|Complex3Multiply_block11:u_MUL3_1 A:rtl " "Elaborating entity \"Complex3Multiply_block11\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15\|Complex3Multiply_block11:u_MUL3_1\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block6.vhd" "u_MUL3_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block6.vhd" 118 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block12 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15\|Complex3Multiply_block12:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block12\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15\|Complex3Multiply_block12:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block6.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block6.vhd" 133 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block5 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block5:u_SDNF1_3_13 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block5\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block5:u_SDNF1_3_13\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_3_13" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4886 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block3 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block3:u_SDNF2_4_9 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block3\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block3:u_SDNF2_4_9\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_4_9" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4903 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block4 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block4:u_SDNF1_3_11 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block4\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block4:u_SDNF1_3_11\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_3_11" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4921 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block6 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block6:u_SDNF1_3_15 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block6\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block6:u_SDNF1_3_15\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_3_15" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4938 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block4 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block4:u_SDNF2_4_11 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block4\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block4:u_SDNF2_4_11\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_4_11" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4955 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_10 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_10:u_twdlROM_5_10 A:rtl " "Elaborating entity \"TWDLROM_5_10\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_10:u_twdlROM_5_10\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_5_10" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4973 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block3 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block3:u_SDNF1_5_9 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block3\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block3:u_SDNF1_5_9\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_5_9" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4984 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811307 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block3.vhd(103) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block3.vhd(103): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block3.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356811309 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block3:u_SDNF1_5_9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block31 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block3:u_SDNF1_5_9\|Complex3Multiply_block31:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block31\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block3:u_SDNF1_5_9\|Complex3Multiply_block31:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block3.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block3.vhd" 131 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_26 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_26:u_twdlROM_3_26 A:rtl " "Elaborating entity \"TWDLROM_3_26\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_26:u_twdlROM_3_26\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_26" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5006 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block11 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block11:u_TWDLMULT_SDNF1_3_25 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block11\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block11:u_TWDLMULT_SDNF1_3_25\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_25" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5017 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block20 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block11:u_TWDLMULT_SDNF1_3_25\|Complex3Multiply_block20:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block20\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block11:u_TWDLMULT_SDNF1_3_25\|Complex3Multiply_block20:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block11.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block11.vhd" 105 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_29 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_29:u_twdlROM_3_29 A:rtl " "Elaborating entity \"TWDLROM_3_29\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_29:u_twdlROM_3_29\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_29" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5039 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_30 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_30:u_twdlROM_3_30 A:rtl " "Elaborating entity \"TWDLROM_3_30\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_30:u_twdlROM_3_30\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_30" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5050 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block13 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block13:u_TWDLMULT_SDNF1_3_29 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block13\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block13:u_TWDLMULT_SDNF1_3_29\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_29" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5061 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811336 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block13.vhd(102) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block13.vhd(102): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block13.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block13.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356811339 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block13:u_TWDLMULT_SDNF1_3_29"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block23 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block13:u_TWDLMULT_SDNF1_3_29\|Complex3Multiply_block23:u_MUL3_1 A:rtl " "Elaborating entity \"Complex3Multiply_block23\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block13:u_TWDLMULT_SDNF1_3_29\|Complex3Multiply_block23:u_MUL3_1\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block13.vhd" "u_MUL3_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block13.vhd" 118 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block24 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block13:u_TWDLMULT_SDNF1_3_29\|Complex3Multiply_block24:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block24\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block13:u_TWDLMULT_SDNF1_3_29\|Complex3Multiply_block24:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block13.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block13.vhd" 133 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block11 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block11:u_SDNF1_3_25 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block11\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block11:u_SDNF1_3_25\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_3_25" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5083 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_27 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_27:u_twdlROM_3_27 A:rtl " "Elaborating entity \"TWDLROM_3_27\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_27:u_twdlROM_3_27\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_27" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5100 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_28 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_28:u_twdlROM_3_28 A:rtl " "Elaborating entity \"TWDLROM_3_28\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_28:u_twdlROM_3_28\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_28" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5111 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block12 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block12:u_TWDLMULT_SDNF1_3_27 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block12\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block12:u_TWDLMULT_SDNF1_3_27\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_27" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5122 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811360 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block12.vhd(102) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block12.vhd(102): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block12.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356811362 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block12:u_TWDLMULT_SDNF1_3_27"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block21 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block12:u_TWDLMULT_SDNF1_3_27\|Complex3Multiply_block21:u_MUL3_1 A:rtl " "Elaborating entity \"Complex3Multiply_block21\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block12:u_TWDLMULT_SDNF1_3_27\|Complex3Multiply_block21:u_MUL3_1\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block12.vhd" "u_MUL3_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block12.vhd" 118 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block22 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block12:u_TWDLMULT_SDNF1_3_27\|Complex3Multiply_block22:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block22\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block12:u_TWDLMULT_SDNF1_3_27\|Complex3Multiply_block22:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block12.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block12.vhd" 133 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_31 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_31:u_twdlROM_3_31 A:rtl " "Elaborating entity \"TWDLROM_3_31\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_31:u_twdlROM_3_31\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_31" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5144 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_32 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_32:u_twdlROM_3_32 A:rtl " "Elaborating entity \"TWDLROM_3_32\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_32:u_twdlROM_3_32\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_32" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5155 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block14 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block14:u_TWDLMULT_SDNF1_3_31 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block14\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block14:u_TWDLMULT_SDNF1_3_31\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_31" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5166 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811387 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block14.vhd(102) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block14.vhd(102): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block14.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356811390 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block14:u_TWDLMULT_SDNF1_3_31"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block25 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block14:u_TWDLMULT_SDNF1_3_31\|Complex3Multiply_block25:u_MUL3_1 A:rtl " "Elaborating entity \"Complex3Multiply_block25\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block14:u_TWDLMULT_SDNF1_3_31\|Complex3Multiply_block25:u_MUL3_1\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block14.vhd" "u_MUL3_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block14.vhd" 118 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block26 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block14:u_TWDLMULT_SDNF1_3_31\|Complex3Multiply_block26:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block26\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block14:u_TWDLMULT_SDNF1_3_31\|Complex3Multiply_block26:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block14.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block14.vhd" 133 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block13 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block13:u_SDNF1_3_29 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block13\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block13:u_SDNF1_3_29\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_3_29" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5188 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block11 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block11:u_SDNF2_4_25 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block11\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block11:u_SDNF2_4_25\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_4_25" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5205 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block12 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block12:u_SDNF1_3_27 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block12\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block12:u_SDNF1_3_27\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_3_27" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5223 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block14 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block14:u_SDNF1_3_31 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block14\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block14:u_SDNF1_3_31\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_3_31" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5240 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block12 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block12:u_SDNF2_4_27 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block12\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block12:u_SDNF2_4_27\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_4_27" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5257 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_26 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_26:u_twdlROM_5_26 A:rtl " "Elaborating entity \"TWDLROM_5_26\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_26:u_twdlROM_5_26\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_5_26" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5275 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block11 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block11:u_SDNF1_5_25 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block11\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block11:u_SDNF1_5_25\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_5_25" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5286 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811419 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block11.vhd(103) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block11.vhd(103): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block11.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block11.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356811421 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block11:u_SDNF1_5_25"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block39 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block11:u_SDNF1_5_25\|Complex3Multiply_block39:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block39\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block11:u_SDNF1_5_25\|Complex3Multiply_block39:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block11.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block11.vhd" 131 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block1 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block1:u_SDNF2_4_5 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block1\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block1:u_SDNF2_4_5\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_4_5" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5308 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block2 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block2:u_SDNF2_4_7 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block2\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block2:u_SDNF2_4_7\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_4_7" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5326 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_6 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_6:u_twdlROM_5_6 A:rtl " "Elaborating entity \"TWDLROM_5_6\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_6:u_twdlROM_5_6\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_5_6" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5344 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block1 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block1:u_SDNF1_5_5 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block1\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block1:u_SDNF1_5_5\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_5_5" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5355 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811437 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block1.vhd(103) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block1.vhd(103): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block1.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356811440 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block1:u_SDNF1_5_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block29 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block1:u_SDNF1_5_5\|Complex3Multiply_block29:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block29\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block1:u_SDNF1_5_5\|Complex3Multiply_block29:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block1.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block1.vhd" 131 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block9 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block9:u_SDNF2_4_21 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block9\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block9:u_SDNF2_4_21\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_4_21" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5377 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block10 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block10:u_SDNF2_4_23 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block10\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block10:u_SDNF2_4_23\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_4_23" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5395 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_22 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_22:u_twdlROM_5_22 A:rtl " "Elaborating entity \"TWDLROM_5_22\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_22:u_twdlROM_5_22\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_5_22" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5413 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block9 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block9:u_SDNF1_5_21 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block9\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block9:u_SDNF1_5_21\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_5_21" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5424 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811462 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block9.vhd(103) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block9.vhd(103): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block9.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356811465 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block9:u_SDNF1_5_21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block37 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block9:u_SDNF1_5_21\|Complex3Multiply_block37:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block37\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block9:u_SDNF1_5_21\|Complex3Multiply_block37:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block9.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block9.vhd" 131 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block5 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block5:u_SDNF2_4_13 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block5\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block5:u_SDNF2_4_13\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_4_13" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5446 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block6 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block6:u_SDNF2_4_15 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block6\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block6:u_SDNF2_4_15\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_4_15" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5464 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_14 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_14:u_twdlROM_5_14 A:rtl " "Elaborating entity \"TWDLROM_5_14\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_14:u_twdlROM_5_14\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_5_14" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5482 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block5 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block5:u_SDNF1_5_13 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block5\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block5:u_SDNF1_5_13\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_5_13" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5493 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811480 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block5.vhd(103) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block5.vhd(103): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block5.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356811483 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block5:u_SDNF1_5_13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block33 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block5:u_SDNF1_5_13\|Complex3Multiply_block33:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block33\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block5:u_SDNF1_5_13\|Complex3Multiply_block33:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block5.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block5.vhd" 131 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block13 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block13:u_SDNF2_4_29 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block13\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block13:u_SDNF2_4_29\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_4_29" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5515 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block14 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block14:u_SDNF2_4_31 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block14\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block14:u_SDNF2_4_31\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_4_31" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5533 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_30 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_30:u_twdlROM_5_30 A:rtl " "Elaborating entity \"TWDLROM_5_30\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_30:u_twdlROM_5_30\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_5_30" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5551 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block13 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block13:u_SDNF1_5_29 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block13\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block13:u_SDNF1_5_29\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_5_29" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5562 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811502 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block13.vhd(103) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block13.vhd(103): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block13.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block13.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356811505 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block13:u_SDNF1_5_29"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block41 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block13:u_SDNF1_5_29\|Complex3Multiply_block41:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block41\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block13:u_SDNF1_5_29\|Complex3Multiply_block41:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block13.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block13.vhd" 131 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_4 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_4:u_twdlROM_5_4 A:rtl " "Elaborating entity \"TWDLROM_5_4\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_4:u_twdlROM_5_4\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_5_4" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5584 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block:u_SDNF1_5_3 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block:u_SDNF1_5_3\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_5_3" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5595 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811514 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block.vhd(103) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block.vhd(103): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356811516 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block:u_SDNF1_5_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block28 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block:u_SDNF1_5_3\|Complex3Multiply_block28:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block28\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block:u_SDNF1_5_3\|Complex3Multiply_block28:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block.vhd" 132 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_20 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_20:u_twdlROM_5_20 A:rtl " "Elaborating entity \"TWDLROM_5_20\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_20:u_twdlROM_5_20\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_5_20" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5617 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block8 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block8:u_SDNF1_5_19 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block8\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block8:u_SDNF1_5_19\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_5_19" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5628 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811531 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block8.vhd(103) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block8.vhd(103): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block8.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356811534 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block8:u_SDNF1_5_19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block36 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block8:u_SDNF1_5_19\|Complex3Multiply_block36:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block36\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block8:u_SDNF1_5_19\|Complex3Multiply_block36:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block8.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block8.vhd" 131 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_12 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_12:u_twdlROM_5_12 A:rtl " "Elaborating entity \"TWDLROM_5_12\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_12:u_twdlROM_5_12\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_5_12" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5650 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block4 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block4:u_SDNF1_5_11 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block4\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block4:u_SDNF1_5_11\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_5_11" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5661 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811542 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block4.vhd(103) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block4.vhd(103): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block4.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356811545 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block4:u_SDNF1_5_11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block32 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block4:u_SDNF1_5_11\|Complex3Multiply_block32:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block32\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block4:u_SDNF1_5_11\|Complex3Multiply_block32:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block4.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block4.vhd" 131 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_28 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_28:u_twdlROM_5_28 A:rtl " "Elaborating entity \"TWDLROM_5_28\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_28:u_twdlROM_5_28\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_5_28" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5683 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block12 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block12:u_SDNF1_5_27 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block12\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block12:u_SDNF1_5_27\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_5_27" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5694 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811554 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block12.vhd(103) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block12.vhd(103): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block12.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356811557 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block12:u_SDNF1_5_27"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block40 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block12:u_SDNF1_5_27\|Complex3Multiply_block40:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block40\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block12:u_SDNF1_5_27\|Complex3Multiply_block40:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block12.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block12.vhd" 131 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_8 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_8:u_twdlROM_5_8 A:rtl " "Elaborating entity \"TWDLROM_5_8\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_8:u_twdlROM_5_8\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_5_8" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5716 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block2 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block2:u_SDNF1_5_7 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block2\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block2:u_SDNF1_5_7\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_5_7" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5727 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811573 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block2.vhd(103) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block2.vhd(103): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block2.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356811575 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block2:u_SDNF1_5_7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block30 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block2:u_SDNF1_5_7\|Complex3Multiply_block30:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block30\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block2:u_SDNF1_5_7\|Complex3Multiply_block30:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block2.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block2.vhd" 131 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_24 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_24:u_twdlROM_5_24 A:rtl " "Elaborating entity \"TWDLROM_5_24\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_24:u_twdlROM_5_24\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_5_24" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5749 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block10 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block10:u_SDNF1_5_23 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block10\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block10:u_SDNF1_5_23\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_5_23" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5760 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811586 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block10.vhd(103) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block10.vhd(103): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block10.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356811589 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block10:u_SDNF1_5_23"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block38 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block10:u_SDNF1_5_23\|Complex3Multiply_block38:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block38\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block10:u_SDNF1_5_23\|Complex3Multiply_block38:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block10.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block10.vhd" 131 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_16 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_16:u_twdlROM_5_16 A:rtl " "Elaborating entity \"TWDLROM_5_16\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_16:u_twdlROM_5_16\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_5_16" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5782 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block6 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block6:u_SDNF1_5_15 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block6\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block6:u_SDNF1_5_15\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_5_15" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5793 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811600 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block6.vhd(103) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block6.vhd(103): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block6.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356811604 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block6:u_SDNF1_5_15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block34 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block6:u_SDNF1_5_15\|Complex3Multiply_block34:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block34\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block6:u_SDNF1_5_15\|Complex3Multiply_block34:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block6.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block6.vhd" 131 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_32 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_32:u_twdlROM_5_32 A:rtl " "Elaborating entity \"TWDLROM_5_32\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_32:u_twdlROM_5_32\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_5_32" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5815 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block14 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block14\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_5_31" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5826 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811613 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block14.vhd(103) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block14.vhd(103): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block14.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356811615 "|max_index_memory|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block42 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31\|Complex3Multiply_block42:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block42\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31\|Complex3Multiply_block42:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block14.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block14.vhd" 131 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "frequency_max max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max A:rtl " "Elaborating entity \"frequency_max\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\"" {  } { { "vhdl/max_frequency_index/max_index_frequency.vhd" "u_frequency_max" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/max_index_frequency.vhd" 169 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "index_finder max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder A:rtl " "Elaborating entity \"index_finder\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\"" {  } { { "vhdl/max_frequency_index/frequency_max.vhd" "u_index_finder" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/frequency_max.vhd" 60 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "for_each max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1 A:rtl " "Elaborating entity \"for_each\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\"" {  } { { "vhdl/max_frequency_index/index_finder.vhd" "u_for_each_instance1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/index_finder.vhd" 78 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811631 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "yout11 for_each.vhd(271) " "Verilog HDL or VHDL warning at for_each.vhd(271): object \"yout11\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/for_each.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/for_each.vhd" 271 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609356811634 "|max_index_memory|max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Quadrant_Mapper max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|Quadrant_Mapper:u_QuadrantMapper A:rtl " "Elaborating entity \"Quadrant_Mapper\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|Quadrant_Mapper:u_QuadrantMapper\"" {  } { { "vhdl/max_frequency_index/for_each.vhd" "u_QuadrantMapper" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/for_each.vhd" 284 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CordicKernelMag max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag:u_Iteration A:rtl " "Elaborating entity \"CordicKernelMag\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag:u_Iteration\"" {  } { { "vhdl/max_frequency_index/for_each.vhd" "u_Iteration" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/for_each.vhd" 294 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CordicKernelMag_block max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block:u_Iteration1 A:rtl " "Elaborating entity \"CordicKernelMag_block\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block:u_Iteration1\"" {  } { { "vhdl/max_frequency_index/for_each.vhd" "u_Iteration1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/for_each.vhd" 302 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CordicKernelMag_block1 max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block1:u_Iteration2 A:rtl " "Elaborating entity \"CordicKernelMag_block1\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block1:u_Iteration2\"" {  } { { "vhdl/max_frequency_index/for_each.vhd" "u_Iteration2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/for_each.vhd" 310 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CordicKernelMag_block2 max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block2:u_Iteration3 A:rtl " "Elaborating entity \"CordicKernelMag_block2\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block2:u_Iteration3\"" {  } { { "vhdl/max_frequency_index/for_each.vhd" "u_Iteration3" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/for_each.vhd" 318 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CordicKernelMag_block3 max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block3:u_Iteration4 A:rtl " "Elaborating entity \"CordicKernelMag_block3\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block3:u_Iteration4\"" {  } { { "vhdl/max_frequency_index/for_each.vhd" "u_Iteration4" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/for_each.vhd" 326 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CordicKernelMag_block4 max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block4:u_Iteration5 A:rtl " "Elaborating entity \"CordicKernelMag_block4\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block4:u_Iteration5\"" {  } { { "vhdl/max_frequency_index/for_each.vhd" "u_Iteration5" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/for_each.vhd" 334 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CordicKernelMag_block5 max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block5:u_Iteration6 A:rtl " "Elaborating entity \"CordicKernelMag_block5\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block5:u_Iteration6\"" {  } { { "vhdl/max_frequency_index/for_each.vhd" "u_Iteration6" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/for_each.vhd" 342 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CordicKernelMag_block6 max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block6:u_Iteration7 A:rtl " "Elaborating entity \"CordicKernelMag_block6\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block6:u_Iteration7\"" {  } { { "vhdl/max_frequency_index/for_each.vhd" "u_Iteration7" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/for_each.vhd" 350 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CordicKernelMag_block7 max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block7:u_Iteration8 A:rtl " "Elaborating entity \"CordicKernelMag_block7\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block7:u_Iteration8\"" {  } { { "vhdl/max_frequency_index/for_each.vhd" "u_Iteration8" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/for_each.vhd" 358 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CordicKernelMag_block8 max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block8:u_Iteration9 A:rtl " "Elaborating entity \"CordicKernelMag_block8\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block8:u_Iteration9\"" {  } { { "vhdl/max_frequency_index/for_each.vhd" "u_Iteration9" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/for_each.vhd" 366 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CordicKernelMag_block9 max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block9:u_Iteration10 A:rtl " "Elaborating entity \"CordicKernelMag_block9\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block9:u_Iteration10\"" {  } { { "vhdl/max_frequency_index/for_each.vhd" "u_Iteration10" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/for_each.vhd" 374 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Maximum max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|Maximum:u_max_frequency_index_max_index_frequency_frequency_max_index_finder_Maximum A:rtl " "Elaborating entity \"Maximum\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|Maximum:u_max_frequency_index_max_index_frequency_frequency_max_index_finder_Maximum\"" {  } { { "vhdl/max_frequency_index/index_finder.vhd" "u_max_frequency_index_max_index_frequency_frequency_max_index_finder_Maximum" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/index_finder.vhd" 430 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complex_memory_synchronizer complex_memory_synchronizer:U_sync_fft_data_memory " "Elaborating entity \"complex_memory_synchronizer\" for hierarchy \"complex_memory_synchronizer:U_sync_fft_data_memory\"" {  } { { "vhdl/max_index_memory.vhd" "U_sync_fft_data_memory" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "index_synchronizer index_synchronizer:U_sync_index_memory " "Elaborating entity \"index_synchronizer\" for hierarchy \"index_synchronizer:U_sync_index_memory\"" {  } { { "vhdl/max_index_memory.vhd" "U_sync_index_memory" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356811992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_counter test_counter:u_counter_32 " "Elaborating entity \"test_counter\" for hierarchy \"test_counter:u_counter_32\"" {  } { { "vhdl/max_index_memory.vhd" "u_counter_32" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356812000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter test_counter:u_counter_32\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"test_counter:u_counter_32\|lpm_counter:LPM_COUNTER_component\"" {  } { { "test_counter.vhd" "LPM_COUNTER_component" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/test_counter.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356812075 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "test_counter:u_counter_32\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"test_counter:u_counter_32\|lpm_counter:LPM_COUNTER_component\"" {  } { { "test_counter.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/test_counter.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356812077 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test_counter:u_counter_32\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"test_counter:u_counter_32\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609356812077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609356812077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609356812077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609356812077 ""}  } { { "test_counter.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/test_counter.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609356812077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_thh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_thh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_thh " "Found entity 1: cntr_thh" {  } { { "db/cntr_thh.tdf" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/db/cntr_thh.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356812123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356812123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_thh test_counter:u_counter_32\|lpm_counter:LPM_COUNTER_component\|cntr_thh:auto_generated " "Elaborating entity \"cntr_thh\" for hierarchy \"test_counter:u_counter_32\|lpm_counter:LPM_COUNTER_component\|cntr_thh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356812124 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1609356967675 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance32\|Delay_ValidIn_reg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance32\|Delay_ValidIn_reg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609356974502 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 14 " "Parameter TAP_DISTANCE set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609356974502 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609356974502 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609356974502 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1609356974502 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31\|din1_re_dly1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31\|din1_re_dly1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609356974502 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 9 " "Parameter TAP_DISTANCE set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609356974502 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 496 " "Parameter WIDTH set to 496" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609356974502 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609356974502 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1609356974502 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31\|din2_re_dly1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31\|din2_re_dly1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609356974502 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609356974502 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 1056 " "Parameter WIDTH set to 1056" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609356974502 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609356974502 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1609356974502 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1609356974502 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31\|altshift_taps:din2_re_dly1_rtl_0 " "Elaborated megafunction instantiation \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31\|altshift_taps:din2_re_dly1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356974670 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31\|altshift_taps:din2_re_dly1_rtl_0 " "Instantiated megafunction \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31\|altshift_taps:din2_re_dly1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609356974670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609356974670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1056 " "Parameter \"WIDTH\" = \"1056\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609356974670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609356974670 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609356974670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_i101.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_i101.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_i101 " "Found entity 1: shift_taps_i101" {  } { { "db/shift_taps_i101.tdf" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/db/shift_taps_i101.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356974716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356974716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tlc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tlc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tlc1 " "Found entity 1: altsyncram_tlc1" {  } { { "db/altsyncram_tlc1.tdf" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/db/altsyncram_tlc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356974928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356974928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_phf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_phf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_phf " "Found entity 1: cntr_phf" {  } { { "db/cntr_phf.tdf" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/db/cntr_phf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356974986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356974986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d1h " "Found entity 1: cntr_d1h" {  } { { "db/cntr_d1h.tdf" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/db/cntr_d1h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356975033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356975033 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31\|altshift_taps:din1_re_dly1_rtl_0 " "Elaborated megafunction instantiation \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31\|altshift_taps:din1_re_dly1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356975136 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31\|altshift_taps:din1_re_dly1_rtl_0 " "Instantiated megafunction \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31\|altshift_taps:din1_re_dly1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609356975136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 9 " "Parameter \"TAP_DISTANCE\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609356975136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 496 " "Parameter \"WIDTH\" = \"496\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609356975136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609356975136 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609356975136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_e001.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_e001.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_e001 " "Found entity 1: shift_taps_e001" {  } { { "db/shift_taps_e001.tdf" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/db/shift_taps_e001.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356975190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356975190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pjc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pjc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pjc1 " "Found entity 1: altsyncram_pjc1" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/db/altsyncram_pjc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356975330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356975330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0if.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0if.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0if " "Found entity 1: cntr_0if" {  } { { "db/cntr_0if.tdf" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/db/cntr_0if.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356975383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356975383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356975431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356975431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_j1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_j1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_j1h " "Found entity 1: cntr_j1h" {  } { { "db/cntr_j1h.tdf" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/db/cntr_j1h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356975494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356975494 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance32\|altshift_taps:Delay_ValidIn_reg_rtl_0 " "Elaborated megafunction instantiation \"max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance32\|altshift_taps:Delay_ValidIn_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356975565 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance32\|altshift_taps:Delay_ValidIn_reg_rtl_0 " "Instantiated megafunction \"max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance32\|altshift_taps:Delay_ValidIn_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609356975565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 14 " "Parameter \"TAP_DISTANCE\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609356975565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609356975565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609356975565 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609356975565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_tvv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_tvv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_tvv " "Found entity 1: shift_taps_tvv" {  } { { "db/shift_taps_tvv.tdf" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/db/shift_taps_tvv.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356975610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356975610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lic1 " "Found entity 1: altsyncram_lic1" {  } { { "db/altsyncram_lic1.tdf" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/db/altsyncram_lic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356975662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356975662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_djf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_djf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_djf " "Found entity 1: cntr_djf" {  } { { "db/cntr_djf.tdf" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/db/cntr_djf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356975712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356975712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_03h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_03h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_03h " "Found entity 1: cntr_03h" {  } { { "db/cntr_03h.tdf" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/db/cntr_03h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609356975760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609356975760 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[8\] GND " "Pin \"dout\[8\]\" is stuck at GND" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609356983505 "|max_index_memory|dout[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[9\] GND " "Pin \"dout\[9\]\" is stuck at GND" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609356983505 "|max_index_memory|dout[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[10\] GND " "Pin \"dout\[10\]\" is stuck at GND" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609356983505 "|max_index_memory|dout[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[11\] GND " "Pin \"dout\[11\]\" is stuck at GND" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609356983505 "|max_index_memory|dout[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[12\] GND " "Pin \"dout\[12\]\" is stuck at GND" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609356983505 "|max_index_memory|dout[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[13\] GND " "Pin \"dout\[13\]\" is stuck at GND" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609356983505 "|max_index_memory|dout[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[14\] GND " "Pin \"dout\[14\]\" is stuck at GND" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609356983505 "|max_index_memory|dout[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[15\] GND " "Pin \"dout\[15\]\" is stuck at GND" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609356983505 "|max_index_memory|dout[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[16\] GND " "Pin \"dout\[16\]\" is stuck at GND" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609356983505 "|max_index_memory|dout[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[17\] GND " "Pin \"dout\[17\]\" is stuck at GND" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609356983505 "|max_index_memory|dout[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[18\] GND " "Pin \"dout\[18\]\" is stuck at GND" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609356983505 "|max_index_memory|dout[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[19\] GND " "Pin \"dout\[19\]\" is stuck at GND" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609356983505 "|max_index_memory|dout[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[20\] GND " "Pin \"dout\[20\]\" is stuck at GND" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609356983505 "|max_index_memory|dout[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[21\] GND " "Pin \"dout\[21\]\" is stuck at GND" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609356983505 "|max_index_memory|dout[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[22\] GND " "Pin \"dout\[22\]\" is stuck at GND" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609356983505 "|max_index_memory|dout[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[23\] GND " "Pin \"dout\[23\]\" is stuck at GND" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609356983505 "|max_index_memory|dout[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[24\] GND " "Pin \"dout\[24\]\" is stuck at GND" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609356983505 "|max_index_memory|dout[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[25\] GND " "Pin \"dout\[25\]\" is stuck at GND" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609356983505 "|max_index_memory|dout[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[26\] GND " "Pin \"dout\[26\]\" is stuck at GND" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609356983505 "|max_index_memory|dout[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[27\] GND " "Pin \"dout\[27\]\" is stuck at GND" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609356983505 "|max_index_memory|dout[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[28\] GND " "Pin \"dout\[28\]\" is stuck at GND" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609356983505 "|max_index_memory|dout[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[29\] GND " "Pin \"dout\[29\]\" is stuck at GND" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609356983505 "|max_index_memory|dout[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[30\] GND " "Pin \"dout\[30\]\" is stuck at GND" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609356983505 "|max_index_memory|dout[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[31\] GND " "Pin \"dout\[31\]\" is stuck at GND" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609356983505 "|max_index_memory|dout[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1609356983505 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1413 " "1413 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1609356994296 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1609356999187 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609356999187 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "37 " "Design contains 37 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[0\] " "No output dependent on input pin \"addr\[0\]\"" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609357002793 "|max_index_memory|addr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[1\] " "No output dependent on input pin \"addr\[1\]\"" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609357002793 "|max_index_memory|addr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[2\] " "No output dependent on input pin \"addr\[2\]\"" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609357002793 "|max_index_memory|addr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[3\] " "No output dependent on input pin \"addr\[3\]\"" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609357002793 "|max_index_memory|addr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[4\] " "No output dependent on input pin \"addr\[4\]\"" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609357002793 "|max_index_memory|addr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[0\] " "No output dependent on input pin \"din\[0\]\"" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609357002793 "|max_index_memory|din[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[1\] " "No output dependent on input pin \"din\[1\]\"" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609357002793 "|max_index_memory|din[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[2\] " "No output dependent on input pin \"din\[2\]\"" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609357002793 "|max_index_memory|din[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[3\] " "No output dependent on input pin \"din\[3\]\"" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609357002793 "|max_index_memory|din[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[4\] " "No output dependent on input pin \"din\[4\]\"" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609357002793 "|max_index_memory|din[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[5\] " "No output dependent on input pin \"din\[5\]\"" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609357002793 "|max_index_memory|din[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[6\] " "No output dependent on input pin \"din\[6\]\"" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609357002793 "|max_index_memory|din[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[7\] " "No output dependent on input pin \"din\[7\]\"" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609357002793 "|max_index_memory|din[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[8\] " "No output dependent on input pin \"din\[8\]\"" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609357002793 "|max_index_memory|din[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[9\] " "No output dependent on input pin \"din\[9\]\"" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609357002793 "|max_index_memory|din[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[10\] " "No output dependent on input pin \"din\[10\]\"" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609357002793 "|max_index_memory|din[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[11\] " "No output dependent on input pin \"din\[11\]\"" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609357002793 "|max_index_memory|din[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[12\] " "No output dependent on input pin \"din\[12\]\"" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609357002793 "|max_index_memory|din[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[13\] " "No output dependent on input pin \"din\[13\]\"" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609357002793 "|max_index_memory|din[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[14\] " "No output dependent on input pin \"din\[14\]\"" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609357002793 "|max_index_memory|din[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[15\] " "No output dependent on input pin \"din\[15\]\"" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609357002793 "|max_index_memory|din[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[16\] " "No output dependent on input pin \"din\[16\]\"" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609357002793 "|max_index_memory|din[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[17\] " "No output dependent on input pin \"din\[17\]\"" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609357002793 "|max_index_memory|din[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[18\] " "No output dependent on input pin \"din\[18\]\"" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609357002793 "|max_index_memory|din[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[19\] " "No output dependent on input pin \"din\[19\]\"" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609357002793 "|max_index_memory|din[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[20\] " "No output dependent on input pin \"din\[20\]\"" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609357002793 "|max_index_memory|din[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[21\] " "No output dependent on input pin \"din\[21\]\"" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609357002793 "|max_index_memory|din[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[22\] " "No output dependent on input pin \"din\[22\]\"" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609357002793 "|max_index_memory|din[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[23\] " "No output dependent on input pin \"din\[23\]\"" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609357002793 "|max_index_memory|din[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[24\] " "No output dependent on input pin \"din\[24\]\"" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609357002793 "|max_index_memory|din[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[25\] " "No output dependent on input pin \"din\[25\]\"" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609357002793 "|max_index_memory|din[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[26\] " "No output dependent on input pin \"din\[26\]\"" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609357002793 "|max_index_memory|din[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[27\] " "No output dependent on input pin \"din\[27\]\"" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609357002793 "|max_index_memory|din[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[28\] " "No output dependent on input pin \"din\[28\]\"" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609357002793 "|max_index_memory|din[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[29\] " "No output dependent on input pin \"din\[29\]\"" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609357002793 "|max_index_memory|din[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[30\] " "No output dependent on input pin \"din\[30\]\"" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609357002793 "|max_index_memory|din[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[31\] " "No output dependent on input pin \"din\[31\]\"" {  } { { "vhdl/max_index_memory.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_index_memory.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609357002793 "|max_index_memory|din[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1609357002793 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36678 " "Implemented 36678 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "65 " "Implemented 65 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1609357002914 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1609357002914 ""} { "Info" "ICUT_CUT_TM_LCELLS" "34855 " "Implemented 34855 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1609357002914 ""} { "Info" "ICUT_CUT_TM_RAMS" "1584 " "Implemented 1584 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1609357002914 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "132 " "Implemented 132 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1609357002914 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1609357002914 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 215 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 215 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5530 " "Peak virtual memory: 5530 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609357003176 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 30 20:36:43 2020 " "Processing ended: Wed Dec 30 20:36:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609357003176 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:23 " "Elapsed time: 00:03:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609357003176 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:00 " "Total CPU time (on all processors): 00:04:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609357003176 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1609357003176 ""}
