# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Bresenham.srcs/sources_1/imports/imports/BresenhamPackage.vhd" \
"../../../../Bresenham.srcs/sources_1/imports/imports/VGAPackage.vhd" \
"../../../../Bresenham.srcs/sources_1/new/Bresenham.vhd" \
"../../../../Bresenham.srcs/sources_1/imports/imports/Components.vhd" \
"../../../../Bresenham.srcs/sim_1/imports/imports/TB_bresenham.vhd" \

# Do not sort compile order
nosort
