head	1.5;
access;
symbols
	OPENBSD_6_1:1.5.0.84
	OPENBSD_6_1_BASE:1.5
	OPENBSD_6_0:1.5.0.80
	OPENBSD_6_0_BASE:1.5
	OPENBSD_5_9:1.5.0.70
	OPENBSD_5_9_BASE:1.5
	OPENBSD_5_8:1.5.0.78
	OPENBSD_5_8_BASE:1.5
	OPENBSD_5_7:1.5.0.76
	OPENBSD_5_7_BASE:1.5
	OPENBSD_5_6:1.5.0.74
	OPENBSD_5_6_BASE:1.5
	OPENBSD_5_5:1.5.0.72
	OPENBSD_5_5_BASE:1.5
	OPENBSD_5_4:1.5.0.68
	OPENBSD_5_4_BASE:1.5
	OPENBSD_5_3:1.5.0.66
	OPENBSD_5_3_BASE:1.5
	OPENBSD_5_2:1.5.0.64
	OPENBSD_5_2_BASE:1.5
	OPENBSD_5_1_BASE:1.5
	OPENBSD_5_1:1.5.0.62
	OPENBSD_5_0:1.5.0.60
	OPENBSD_5_0_BASE:1.5
	OPENBSD_4_9:1.5.0.58
	OPENBSD_4_9_BASE:1.5
	OPENBSD_4_8:1.5.0.56
	OPENBSD_4_8_BASE:1.5
	OPENBSD_4_7:1.5.0.52
	OPENBSD_4_7_BASE:1.5
	OPENBSD_4_6:1.5.0.54
	OPENBSD_4_6_BASE:1.5
	OPENBSD_4_5:1.5.0.50
	OPENBSD_4_5_BASE:1.5
	OPENBSD_4_4:1.5.0.48
	OPENBSD_4_4_BASE:1.5
	OPENBSD_4_3:1.5.0.46
	OPENBSD_4_3_BASE:1.5
	OPENBSD_4_2:1.5.0.44
	OPENBSD_4_2_BASE:1.5
	OPENBSD_4_1:1.5.0.42
	OPENBSD_4_1_BASE:1.5
	OPENBSD_4_0:1.5.0.40
	OPENBSD_4_0_BASE:1.5
	OPENBSD_3_9:1.5.0.38
	OPENBSD_3_9_BASE:1.5
	OPENBSD_3_8:1.5.0.36
	OPENBSD_3_8_BASE:1.5
	OPENBSD_3_7:1.5.0.34
	OPENBSD_3_7_BASE:1.5
	OPENBSD_3_6:1.5.0.32
	OPENBSD_3_6_BASE:1.5
	SMP_SYNC_A:1.5
	SMP_SYNC_B:1.5
	OPENBSD_3_5:1.5.0.30
	OPENBSD_3_5_BASE:1.5
	OPENBSD_3_4:1.5.0.28
	OPENBSD_3_4_BASE:1.5
	UBC_SYNC_A:1.5
	OPENBSD_3_3:1.5.0.26
	OPENBSD_3_3_BASE:1.5
	OPENBSD_3_2:1.5.0.24
	OPENBSD_3_2_BASE:1.5
	OPENBSD_3_1:1.5.0.22
	OPENBSD_3_1_BASE:1.5
	UBC_SYNC_B:1.5
	UBC:1.5.0.20
	UBC_BASE:1.5
	OPENBSD_3_0:1.5.0.18
	OPENBSD_3_0_BASE:1.5
	OPENBSD_2_9_BASE:1.5
	OPENBSD_2_9:1.5.0.16
	OPENBSD_2_8:1.5.0.14
	OPENBSD_2_8_BASE:1.5
	OPENBSD_2_7:1.5.0.12
	OPENBSD_2_7_BASE:1.5
	SMP:1.5.0.10
	SMP_BASE:1.5
	kame_19991208:1.5
	OPENBSD_2_6:1.5.0.8
	OPENBSD_2_6_BASE:1.5
	OPENBSD_2_5:1.5.0.6
	OPENBSD_2_5_BASE:1.5
	OPENBSD_2_4:1.5.0.4
	OPENBSD_2_4_BASE:1.5
	OPENBSD_2_3:1.5.0.2
	OPENBSD_2_3_BASE:1.5
	OPENBSD_2_2:1.3.0.4
	OPENBSD_2_2_BASE:1.3
	OPENBSD_2_1:1.3.0.2
	OPENBSD_2_1_BASE:1.3
	NIKLAS:1.2.0.2
	OPENBSD_2_0:1.1.1.1.0.2
	OPENBSD_2_0_BASE:1.1.1.1
	netbsd:1.1.1
	netbsd_1_1:1.1.1.1;
locks; strict;
comment	@ * @;


1.5
date	98.01.20.18.40.30;	author niklas;	state Exp;
branches;
next	1.4;

1.4
date	97.11.07.08.07.02;	author niklas;	state Exp;
branches;
next	1.3;

1.3
date	96.12.12.00.22.01;	author niklas;	state Exp;
branches;
next	1.2;

1.2
date	96.11.29.22.55.02;	author niklas;	state Exp;
branches;
next	1.1;

1.1
date	95.10.18.08.52.36;	author deraadt;	state Exp;
branches
	1.1.1.1;
next	;

1.1.1.1
date	95.10.18.08.52.36;	author deraadt;	state Exp;
branches;
next	;


desc
@@


1.5
log
@Merge bus_dma support from NetBSD, mostly by Jason Thorpe.  Only i386 uses it
 so far, the other archs gets placeholders for now.  I wrote a compatibility
layer for OpenBSD's old isadma code so we can still use our old
driver sources.  They will however get changed to native bus_dma use,
on a case by case basis.   Oh yes, I almost forgot, I kept our notion
of isadma being a device so DMA-less ISA-busses still work
@
text
@/*	$OpenBSD: isadmareg.h,v 1.4 1997/11/07 08:07:02 niklas Exp $	*/
/*	$NetBSD: isadmareg.h,v 1.4 1995/06/28 04:31:48 cgd Exp $	*/

#include <dev/ic/i8237reg.h>

/*
 * Register definitions for DMA controller 1 (channels 0..3):
 */
#define	DMA1_CHN(c)	(1*(2*(c)))	/* addr reg for channel c */
#define	DMA1_SR		(1*8)		/* status register */
#define	DMA1_SMSK	(1*10)	/* single mask register */
#define	DMA1_MODE	(1*11)	/* mode register */
#define	DMA1_FFC	(1*12)	/* clear first/last FF */

#define DMA1_IOSIZE	(1*12)

/*
 * Register definitions for DMA controller 2 (channels 4..7):
 */
#define	DMA2_CHN(c)	(2*(2*(c)))	/* addr reg for channel c */
#define	DMA2_SR		(2*8)		/* status register */
#define	DMA2_SMSK	(2*10)	/* single mask register */
#define	DMA2_MODE	(2*11)	/* mode register */
#define	DMA2_FFC	(2*12)	/* clear first/last FF */

#define DMA2_IOSIZE	(2*12)
@


1.4
log
@$OpenBSD$
@
text
@d1 1
a1 1
/*	$OpenBSD: isadmareg.h,v 1.4 1995/06/28 04:31:48 cgd Exp $	*/
d9 7
a15 5
#define	DMA1_CHN(c)	(IO_DMA1 + 1*(2*(c)))	/* addr reg for channel c */
#define	DMA1_SR		(IO_DMA1 + 1*8)		/* status register */
#define	DMA1_SMSK	(IO_DMA1 + 1*10)	/* single mask register */
#define	DMA1_MODE	(IO_DMA1 + 1*11)	/* mode register */
#define	DMA1_FFC	(IO_DMA1 + 1*12)	/* clear first/last FF */
d20 7
a26 5
#define	DMA2_CHN(c)	(IO_DMA2 + 2*(2*(c)))	/* addr reg for channel c */
#define	DMA2_SR		(IO_DMA2 + 2*8)		/* status register */
#define	DMA2_SMSK	(IO_DMA2 + 2*10)	/* single mask register */
#define	DMA2_MODE	(IO_DMA2 + 2*11)	/* mode register */
#define	DMA2_FFC	(IO_DMA2 + 2*12)	/* clear first/last FF */
@


1.3
log
@Revert to non-bus.h versions for the time being
@
text
@d1 1
@


1.2
log
@Missing pieces of new bus.h that CVS lost behind my back
@
text
@a0 1
/*	$OpenBSD$	*/
d6 1
a6 1
 * Register definitions for the DMA controllers
d8 5
a12 5
#define	DMA_CHN(u, c)	((u) * (2 * (c)))	/* addr reg for channel c */
#define	DMA_SR(u)	((u) * 8)		/* status register */
#define	DMA_SMSK(u)	((u) * 10)		/* single mask register */
#define	DMA_MODE(u)	((u) * 11)		/* mode register */
#define	DMA_FFC(u)	((u) * 12)		/* clear first/last FF */
d14 8
a21 1
#define DMA_NREGS(u)	((u) * 13)		/* XXX true? */	
@


1.1
log
@Initial revision
@
text
@d1 1
d7 1
a7 1
 * Register definitions for DMA controller 1 (channels 0..3):
d9 5
a13 5
#define	DMA1_CHN(c)	(IO_DMA1 + 1*(2*(c)))	/* addr reg for channel c */
#define	DMA1_SR		(IO_DMA1 + 1*8)		/* status register */
#define	DMA1_SMSK	(IO_DMA1 + 1*10)	/* single mask register */
#define	DMA1_MODE	(IO_DMA1 + 1*11)	/* mode register */
#define	DMA1_FFC	(IO_DMA1 + 1*12)	/* clear first/last FF */
d15 1
a15 8
/*
 * Register definitions for DMA controller 2 (channels 4..7):
 */
#define	DMA2_CHN(c)	(IO_DMA2 + 2*(2*(c)))	/* addr reg for channel c */
#define	DMA2_SR		(IO_DMA2 + 2*8)		/* status register */
#define	DMA2_SMSK	(IO_DMA2 + 2*10)	/* single mask register */
#define	DMA2_MODE	(IO_DMA2 + 2*11)	/* mode register */
#define	DMA2_FFC	(IO_DMA2 + 2*12)	/* clear first/last FF */
@


1.1.1.1
log
@initial import of NetBSD tree
@
text
@@
