{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1594212018500 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1594212018506 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 08 20:40:18 2020 " "Processing started: Wed Jul 08 20:40:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1594212018506 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212018506 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lijiantao2018114266_13 -c lijiantao2018114266_13 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lijiantao2018114266_13 -c lijiantao2018114266_13" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212018506 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1594212018860 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1594212018860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lijiantao2018114266_13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lijiantao2018114266_13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lijiantao2018114266_13-A " "Found design unit 1: lijiantao2018114266_13-A" {  } { { "lijiantao2018114266_13.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_13/lijiantao2018114266_13.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594212027607 ""} { "Info" "ISGN_ENTITY_NAME" "1 lijiantao2018114266_13 " "Found entity 1: lijiantao2018114266_13" {  } { { "lijiantao2018114266_13.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_13/lijiantao2018114266_13.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594212027607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212027607 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lijiantao2018114266_13 " "Elaborating entity \"lijiantao2018114266_13\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1594212027698 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TMP lijiantao2018114266_13.vhd(29) " "VHDL Process Statement warning at lijiantao2018114266_13.vhd(29): signal \"TMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_13.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_13/lijiantao2018114266_13.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212027714 "|lijiantao2018114266_13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TMP lijiantao2018114266_13.vhd(35) " "VHDL Process Statement warning at lijiantao2018114266_13.vhd(35): signal \"TMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_13.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_13/lijiantao2018114266_13.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212027714 "|lijiantao2018114266_13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TMP lijiantao2018114266_13.vhd(37) " "VHDL Process Statement warning at lijiantao2018114266_13.vhd(37): signal \"TMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_13.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_13/lijiantao2018114266_13.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212027714 "|lijiantao2018114266_13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TMP lijiantao2018114266_13.vhd(39) " "VHDL Process Statement warning at lijiantao2018114266_13.vhd(39): signal \"TMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_13.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_13/lijiantao2018114266_13.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212027714 "|lijiantao2018114266_13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TMP lijiantao2018114266_13.vhd(41) " "VHDL Process Statement warning at lijiantao2018114266_13.vhd(41): signal \"TMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_13.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_13/lijiantao2018114266_13.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212027715 "|lijiantao2018114266_13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TMP lijiantao2018114266_13.vhd(43) " "VHDL Process Statement warning at lijiantao2018114266_13.vhd(43): signal \"TMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_13.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_13/lijiantao2018114266_13.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212027715 "|lijiantao2018114266_13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TMP lijiantao2018114266_13.vhd(45) " "VHDL Process Statement warning at lijiantao2018114266_13.vhd(45): signal \"TMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_13.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_13/lijiantao2018114266_13.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212027715 "|lijiantao2018114266_13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TMP lijiantao2018114266_13.vhd(47) " "VHDL Process Statement warning at lijiantao2018114266_13.vhd(47): signal \"TMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_13.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_13/lijiantao2018114266_13.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212027715 "|lijiantao2018114266_13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TMP lijiantao2018114266_13.vhd(49) " "VHDL Process Statement warning at lijiantao2018114266_13.vhd(49): signal \"TMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_13.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_13/lijiantao2018114266_13.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212027715 "|lijiantao2018114266_13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TMP lijiantao2018114266_13.vhd(51) " "VHDL Process Statement warning at lijiantao2018114266_13.vhd(51): signal \"TMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_13.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_13/lijiantao2018114266_13.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212027715 "|lijiantao2018114266_13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TMP lijiantao2018114266_13.vhd(53) " "VHDL Process Statement warning at lijiantao2018114266_13.vhd(53): signal \"TMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_13.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_13/lijiantao2018114266_13.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212027715 "|lijiantao2018114266_13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TMP lijiantao2018114266_13.vhd(55) " "VHDL Process Statement warning at lijiantao2018114266_13.vhd(55): signal \"TMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_13.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_13/lijiantao2018114266_13.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212027715 "|lijiantao2018114266_13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TMP lijiantao2018114266_13.vhd(57) " "VHDL Process Statement warning at lijiantao2018114266_13.vhd(57): signal \"TMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_13.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_13/lijiantao2018114266_13.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212027715 "|lijiantao2018114266_13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TMP lijiantao2018114266_13.vhd(59) " "VHDL Process Statement warning at lijiantao2018114266_13.vhd(59): signal \"TMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_13.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_13/lijiantao2018114266_13.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212027716 "|lijiantao2018114266_13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TMP lijiantao2018114266_13.vhd(61) " "VHDL Process Statement warning at lijiantao2018114266_13.vhd(61): signal \"TMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_13.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_13/lijiantao2018114266_13.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212027716 "|lijiantao2018114266_13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TMP lijiantao2018114266_13.vhd(63) " "VHDL Process Statement warning at lijiantao2018114266_13.vhd(63): signal \"TMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_13.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_13/lijiantao2018114266_13.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212027716 "|lijiantao2018114266_13"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TEMP lijiantao2018114266_13.vhd(23) " "VHDL Process Statement warning at lijiantao2018114266_13.vhd(23): inferring latch(es) for signal or variable \"TEMP\", which holds its previous value in one or more paths through the process" {  } { { "lijiantao2018114266_13.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_13/lijiantao2018114266_13.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1594212027716 "|lijiantao2018114266_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[0\] lijiantao2018114266_13.vhd(23) " "Inferred latch for \"TEMP\[0\]\" at lijiantao2018114266_13.vhd(23)" {  } { { "lijiantao2018114266_13.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_13/lijiantao2018114266_13.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212027717 "|lijiantao2018114266_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[1\] lijiantao2018114266_13.vhd(23) " "Inferred latch for \"TEMP\[1\]\" at lijiantao2018114266_13.vhd(23)" {  } { { "lijiantao2018114266_13.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_13/lijiantao2018114266_13.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212027717 "|lijiantao2018114266_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[2\] lijiantao2018114266_13.vhd(23) " "Inferred latch for \"TEMP\[2\]\" at lijiantao2018114266_13.vhd(23)" {  } { { "lijiantao2018114266_13.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_13/lijiantao2018114266_13.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212027717 "|lijiantao2018114266_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[3\] lijiantao2018114266_13.vhd(23) " "Inferred latch for \"TEMP\[3\]\" at lijiantao2018114266_13.vhd(23)" {  } { { "lijiantao2018114266_13.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_13/lijiantao2018114266_13.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212027717 "|lijiantao2018114266_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[4\] lijiantao2018114266_13.vhd(23) " "Inferred latch for \"TEMP\[4\]\" at lijiantao2018114266_13.vhd(23)" {  } { { "lijiantao2018114266_13.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_13/lijiantao2018114266_13.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212027717 "|lijiantao2018114266_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[5\] lijiantao2018114266_13.vhd(23) " "Inferred latch for \"TEMP\[5\]\" at lijiantao2018114266_13.vhd(23)" {  } { { "lijiantao2018114266_13.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_13/lijiantao2018114266_13.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212027717 "|lijiantao2018114266_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[6\] lijiantao2018114266_13.vhd(23) " "Inferred latch for \"TEMP\[6\]\" at lijiantao2018114266_13.vhd(23)" {  } { { "lijiantao2018114266_13.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_13/lijiantao2018114266_13.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212027717 "|lijiantao2018114266_13"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1594212028214 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1594212028463 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594212028463 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28 " "Implemented 28 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1594212028491 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1594212028491 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1594212028491 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1594212028491 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1594212028501 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 08 20:40:28 2020 " "Processing ended: Wed Jul 08 20:40:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1594212028501 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1594212028501 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1594212028501 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212028501 ""}
