{"name":"MPU","description":"Memory Protection Unit","groupName":"MPU","baseAddress":"0xE000ED90","registers":[{"name":"TYPE","description":"The MPU Type Register indicates how many regions the MPU support. Software can use it to determine if the processor implements an MPU.","addressOffset":0,"size":32,"access":"read-only","resetValue":"0","resetMask":"0","fields":[{"name":"SEPARATE","description":"Indicates support for separate instruction and data address maps. RAZ. Armv7-M only supports a unified MPU","bitOffset":0,"bitWidth":1,"access":"read-only"},{"name":"DREGION","description":"Number of regions supported by the MPU. If this field reads-as-zero the processor does not implement an MPU.","bitOffset":8,"bitWidth":8,"access":"read-only"},{"name":"IREGION","description":"Instruction region. RAZ. Armv7-M only supports a unified MPU.","bitOffset":16,"bitWidth":8,"access":"read-only"}]},{"name":"CTRL","description":"MPU Control Register.","addressOffset":4,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"ENABLE","description":"Enables the MPU.","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"MPU_DISABLE","description":"The MPU is disabled.","value":0},{"name":"MPU_ENABLED","description":"The MPU is enabled.","value":1}]},{"name":"HFNMIENA","description":"Controls whether handlers executing with priority less than 0 access memory with the MPU enabled or with the MPU disabled.","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLE","description":"Disables the MPU for these handlers.","value":0},{"name":"ENABLE","description":"Use the MPU for memory accesses by these handlers.","value":1}]},{"name":"PRIVDEFENA","description":"no description available","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ENABLE","description":"Disables the default memory map. Any instruction or data access that does not access a defined region faults.","value":0},{"name":"DISABLE","description":"Enables the default memory map as a background region for privileged access. The background region acts as region number -1. All memory regions configured in the MPU take priority over the default memory map.","value":1}]}]},{"name":"RNR","description":"MPU Region Number Register.","addressOffset":8,"size":32,"access":"read-write","resetValue":"0","resetMask":"0","fields":[{"name":"REGION","description":"Indicates the memory region accessed by MPU_RBAR and MPU_RASR.","bitOffset":0,"bitWidth":8,"access":"read-write"}]},{"name":"RBAR","description":"MPU Region Base Address Register.","addressOffset":12,"size":32,"access":"read-write","resetValue":"0","resetMask":"0","fields":[{"name":"REGION","description":"On writes, can specify the number of the region to update. On reads, returns bits[3:0] of MPU_RNR.","bitOffset":0,"bitWidth":4,"access":"read-write"},{"name":"VALID","description":"On writes, indicates whether the region to update is specified by MPU_RNR.REGION, or by the REGION value specified in this write. When using the REGION value specified by this write, MPU_RNR.REGION is updated to this value.","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"IGNORE_RBAR_REGION","description":"Apply the base address update to the region specified by MPU_RNR.REGION. The REGION field value is ignored.","value":0},{"name":"USE_RBAR_REGION","description":"Update MPU_RNR.REGION to the value obtained by zero extending the REGION value specified in this write, and apply the base address update to this region.","value":1}]},{"name":"ADDR","description":"Base address of the region.","bitOffset":5,"bitWidth":27,"access":"read-write"}]},{"name":"RASR","description":"MPU Region Attribute and Size Register.","addressOffset":16,"size":32,"access":"read-write","resetValue":"0","resetMask":"0","fields":[{"name":"ENABLE","description":"Enables this region.","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"When the MPU is enabled, this region is disabled.","value":0},{"name":"ENABLED","description":"When the MPU is enabled, this region is enabled.","value":1}]},{"name":"SIZE","description":"Indicates the region size. The region size, in bytes, is 2**(SIZE+1). SIZE field values less than 4 are reserved, because the smallest supported region size is 32 bytes.","bitOffset":1,"bitWidth":5,"access":"read-write"},{"name":"SRD","description":"Subregion Disable. For regions of 256 bytes or larger, each bit of this field controls whether one of the eight equal subregions is enabled. SRD[0-7]=0 - subregion enabled. SRD[0-7]=1 - subregion disabled.","bitOffset":8,"bitWidth":8,"access":"read-write"},{"name":"B","description":"Memory type attribute B. The TEX[2:0], C, and B bits together indicate the memory type of the region.","bitOffset":16,"bitWidth":1,"access":"read-write"},{"name":"C","description":"Memory type attribute C. The TEX[2:0], C, and B bits together indicate the memory type of the region.","bitOffset":17,"bitWidth":1,"access":"read-write"},{"name":"S","description":"For Normal memory regions, the S bit indicates whether the region is shareable. For Strongly-ordered and Device memory, the S bit is ignored.","bitOffset":18,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NON_SHAREABLE","description":"Non-shareable memory.","value":0},{"name":"SHAREABLE","description":"Shareable memory.","value":1}]},{"name":"TEX","description":"Memory type attribute TEX. The TEX[2:0], C, and B bits together indicate the memory type of the region","bitOffset":19,"bitWidth":3,"access":"read-write"},{"name":"AP","description":"The AP[2:0] bits indicate the access and privilege properties of the region.","bitOffset":24,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"NO_ACCESS","description":"Any access generates a permission fault.","value":0},{"name":"PRIVILEGED_ACCESS","description":"Privileged access only.","value":1},{"name":"UNPRIVILEGED_READ_ACCESS","description":"Any unprivileged write generates a permission fault (Priviledge read/write, unprivileged read-only).","value":2},{"name":"FULL_ACCESS","description":"Full access","value":3},{"name":"PRIVILEGED_READ_ONLY","description":"Privileged read-only access.","value":5},{"name":"READ_ONLY","description":"Privileged and unprivileged read-only access.","value":6},{"name":"READ_ONLY_2","description":"Privileged and unprivileged read-only access.","value":7}]},{"name":"XN","description":"The XN bit is an Execute Never bit, that indicates whether the processor can execute instructions from the region.","bitOffset":28,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"EXECUTE","description":"Execution of an instruction fetched from this region permitted.","value":0},{"name":"EXECUTE_NEVER","description":"Execution of an instruction fetched from this region not permitted.","value":1}]}]},{"name":"RBAR_A1","description":"MPU Region Base Address Register.","addressOffset":20,"size":32,"access":"read-write","resetValue":"0","resetMask":"0","fields":[{"name":"REGION","description":"On writes, can specify the number of the region to update. On reads, returns bits[3:0] of MPU_RNR.","bitOffset":0,"bitWidth":4,"access":"read-write"},{"name":"VALID","description":"On writes, indicates whether the region to update is specified by MPU_RNR.REGION, or by the REGION value specified in this write. When using the REGION value specified by this write, MPU_RNR.REGION is updated to this value.","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"IGNORE_RBAR_REGION","description":"Apply the base address update to the region specified by MPU_RNR.REGION. The REGION field value is ignored.","value":0},{"name":"USE_RBAR_REGION","description":"Update MPU_RNR.REGION to the value obtained by zero extending the REGION value specified in this write, and apply the base address update to this region.","value":1}]},{"name":"ADDR","description":"Base address of the region.","bitOffset":5,"bitWidth":27,"access":"read-write"}]},{"name":"RASR_A1","description":"MPU Region Attribute and Size Register.","addressOffset":24,"size":32,"access":"read-write","resetValue":"0","resetMask":"0","fields":[{"name":"ENABLE","description":"Enables this region.","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"When the MPU is enabled, this region is disabled.","value":0},{"name":"ENABLED","description":"When the MPU is enabled, this region is enabled.","value":1}]},{"name":"SIZE","description":"Indicates the region size. The region size, in bytes, is 2**(SIZE+1). SIZE field values less than 4 are reserved, because the smallest supported region size is 32 bytes.","bitOffset":1,"bitWidth":5,"access":"read-write"},{"name":"SRD","description":"Subregion Disable. For regions of 256 bytes or larger, each bit of this field controls whether one of the eight equal subregions is enabled. SRD[0-7]=0 - subregion enabled. SRD[0-7]=1 - subregion disabled.","bitOffset":8,"bitWidth":8,"access":"read-write"},{"name":"B","description":"Memory type attribute B. The TEX[2:0], C, and B bits together indicate the memory type of the region.","bitOffset":16,"bitWidth":1,"access":"read-write"},{"name":"C","description":"Memory type attribute C. The TEX[2:0], C, and B bits together indicate the memory type of the region.","bitOffset":17,"bitWidth":1,"access":"read-write"},{"name":"S","description":"For Normal memory regions, the S bit indicates whether the region is shareable. For Strongly-ordered and Device memory, the S bit is ignored.","bitOffset":18,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NON_SHAREABLE","description":"Non-shareable memory.","value":0},{"name":"SHAREABLE","description":"Shareable memory.","value":1}]},{"name":"TEX","description":"Memory type attribute TEX. The TEX[2:0], C, and B bits together indicate the memory type of the region","bitOffset":19,"bitWidth":3,"access":"read-write"},{"name":"AP","description":"The AP[2:0] bits indicate the access and privilege properties of the region.","bitOffset":24,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"NO_ACCESS","description":"Any access generates a permission fault.","value":0},{"name":"PRIVILEGED_ACCESS","description":"Privileged access only.","value":1},{"name":"UNPRIVILEGED_READ_ACCESS","description":"Any unprivileged write generates a permission fault (Priviledge read/write, unprivileged read-only).","value":2},{"name":"FULL_ACCESS","description":"Full access","value":3},{"name":"PRIVILEGED_READ_ONLY","description":"Privileged read-only access.","value":5},{"name":"READ_ONLY","description":"Privileged and unprivileged read-only access.","value":6},{"name":"READ_ONLY_2","description":"Privileged and unprivileged read-only access.","value":7}]},{"name":"XN","description":"The XN bit is an Execute Never bit, that indicates whether the processor can execute instructions from the region.","bitOffset":28,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"EXECUTE","description":"Execution of an instruction fetched from this region permitted.","value":0},{"name":"EXECUTE_NEVER","description":"Execution of an instruction fetched from this region not permitted.","value":1}]}]},{"name":"RBAR_A2","description":"MPU Region Base Address Register.","addressOffset":28,"size":32,"access":"read-write","resetValue":"0","resetMask":"0","fields":[{"name":"REGION","description":"On writes, can specify the number of the region to update. On reads, returns bits[3:0] of MPU_RNR.","bitOffset":0,"bitWidth":4,"access":"read-write"},{"name":"VALID","description":"On writes, indicates whether the region to update is specified by MPU_RNR.REGION, or by the REGION value specified in this write. When using the REGION value specified by this write, MPU_RNR.REGION is updated to this value.","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"IGNORE_RBAR_REGION","description":"Apply the base address update to the region specified by MPU_RNR.REGION. The REGION field value is ignored.","value":0},{"name":"USE_RBAR_REGION","description":"Update MPU_RNR.REGION to the value obtained by zero extending the REGION value specified in this write, and apply the base address update to this region.","value":1}]},{"name":"ADDR","description":"Base address of the region.","bitOffset":5,"bitWidth":27,"access":"read-write"}]},{"name":"RASR_A2","description":"MPU Region Attribute and Size Register.","addressOffset":32,"size":32,"access":"read-write","resetValue":"0","resetMask":"0","fields":[{"name":"ENABLE","description":"Enables this region.","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"When the MPU is enabled, this region is disabled.","value":0},{"name":"ENABLED","description":"When the MPU is enabled, this region is enabled.","value":1}]},{"name":"SIZE","description":"Indicates the region size. The region size, in bytes, is 2**(SIZE+1). SIZE field values less than 4 are reserved, because the smallest supported region size is 32 bytes.","bitOffset":1,"bitWidth":5,"access":"read-write"},{"name":"SRD","description":"Subregion Disable. For regions of 256 bytes or larger, each bit of this field controls whether one of the eight equal subregions is enabled. SRD[0-7]=0 - subregion enabled. SRD[0-7]=1 - subregion disabled.","bitOffset":8,"bitWidth":8,"access":"read-write"},{"name":"B","description":"Memory type attribute B. The TEX[2:0], C, and B bits together indicate the memory type of the region.","bitOffset":16,"bitWidth":1,"access":"read-write"},{"name":"C","description":"Memory type attribute C. The TEX[2:0], C, and B bits together indicate the memory type of the region.","bitOffset":17,"bitWidth":1,"access":"read-write"},{"name":"S","description":"For Normal memory regions, the S bit indicates whether the region is shareable. For Strongly-ordered and Device memory, the S bit is ignored.","bitOffset":18,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NON_SHAREABLE","description":"Non-shareable memory.","value":0},{"name":"SHAREABLE","description":"Shareable memory.","value":1}]},{"name":"TEX","description":"Memory type attribute TEX. The TEX[2:0], C, and B bits together indicate the memory type of the region","bitOffset":19,"bitWidth":3,"access":"read-write"},{"name":"AP","description":"The AP[2:0] bits indicate the access and privilege properties of the region.","bitOffset":24,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"NO_ACCESS","description":"Any access generates a permission fault.","value":0},{"name":"PRIVILEGED_ACCESS","description":"Privileged access only.","value":1},{"name":"UNPRIVILEGED_READ_ACCESS","description":"Any unprivileged write generates a permission fault (Priviledge read/write, unprivileged read-only).","value":2},{"name":"FULL_ACCESS","description":"Full access","value":3},{"name":"PRIVILEGED_READ_ONLY","description":"Privileged read-only access.","value":5},{"name":"READ_ONLY","description":"Privileged and unprivileged read-only access.","value":6},{"name":"READ_ONLY_2","description":"Privileged and unprivileged read-only access.","value":7}]},{"name":"XN","description":"The XN bit is an Execute Never bit, that indicates whether the processor can execute instructions from the region.","bitOffset":28,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"EXECUTE","description":"Execution of an instruction fetched from this region permitted.","value":0},{"name":"EXECUTE_NEVER","description":"Execution of an instruction fetched from this region not permitted.","value":1}]}]},{"name":"RBAR_A3","description":"MPU Region Base Address Register.","addressOffset":36,"size":32,"access":"read-write","resetValue":"0","resetMask":"0","fields":[{"name":"REGION","description":"On writes, can specify the number of the region to update. On reads, returns bits[3:0] of MPU_RNR.","bitOffset":0,"bitWidth":4,"access":"read-write"},{"name":"VALID","description":"On writes, indicates whether the region to update is specified by MPU_RNR.REGION, or by the REGION value specified in this write. When using the REGION value specified by this write, MPU_RNR.REGION is updated to this value.","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"IGNORE_RBAR_REGION","description":"Apply the base address update to the region specified by MPU_RNR.REGION. The REGION field value is ignored.","value":0},{"name":"USE_RBAR_REGION","description":"Update MPU_RNR.REGION to the value obtained by zero extending the REGION value specified in this write, and apply the base address update to this region.","value":1}]},{"name":"ADDR","description":"Base address of the region.","bitOffset":5,"bitWidth":27,"access":"read-write"}]},{"name":"RASR_A3","description":"MPU Region Attribute and Size Register.","addressOffset":40,"size":32,"access":"read-write","resetValue":"0","resetMask":"0","fields":[{"name":"ENABLE","description":"Enables this region.","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"When the MPU is enabled, this region is disabled.","value":0},{"name":"ENABLED","description":"When the MPU is enabled, this region is enabled.","value":1}]},{"name":"SIZE","description":"Indicates the region size. The region size, in bytes, is 2**(SIZE+1). SIZE field values less than 4 are reserved, because the smallest supported region size is 32 bytes.","bitOffset":1,"bitWidth":5,"access":"read-write"},{"name":"SRD","description":"Subregion Disable. For regions of 256 bytes or larger, each bit of this field controls whether one of the eight equal subregions is enabled. SRD[0-7]=0 - subregion enabled. SRD[0-7]=1 - subregion disabled.","bitOffset":8,"bitWidth":8,"access":"read-write"},{"name":"B","description":"Memory type attribute B. The TEX[2:0], C, and B bits together indicate the memory type of the region.","bitOffset":16,"bitWidth":1,"access":"read-write"},{"name":"C","description":"Memory type attribute C. The TEX[2:0], C, and B bits together indicate the memory type of the region.","bitOffset":17,"bitWidth":1,"access":"read-write"},{"name":"S","description":"For Normal memory regions, the S bit indicates whether the region is shareable. For Strongly-ordered and Device memory, the S bit is ignored.","bitOffset":18,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NON_SHAREABLE","description":"Non-shareable memory.","value":0},{"name":"SHAREABLE","description":"Shareable memory.","value":1}]},{"name":"TEX","description":"Memory type attribute TEX. The TEX[2:0], C, and B bits together indicate the memory type of the region","bitOffset":19,"bitWidth":3,"access":"read-write"},{"name":"AP","description":"The AP[2:0] bits indicate the access and privilege properties of the region.","bitOffset":24,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"NO_ACCESS","description":"Any access generates a permission fault.","value":0},{"name":"PRIVILEGED_ACCESS","description":"Privileged access only.","value":1},{"name":"UNPRIVILEGED_READ_ACCESS","description":"Any unprivileged write generates a permission fault (Priviledge read/write, unprivileged read-only).","value":2},{"name":"FULL_ACCESS","description":"Full access","value":3},{"name":"PRIVILEGED_READ_ONLY","description":"Privileged read-only access.","value":5},{"name":"READ_ONLY","description":"Privileged and unprivileged read-only access.","value":6},{"name":"READ_ONLY_2","description":"Privileged and unprivileged read-only access.","value":7}]},{"name":"XN","description":"The XN bit is an Execute Never bit, that indicates whether the processor can execute instructions from the region.","bitOffset":28,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"EXECUTE","description":"Execution of an instruction fetched from this region permitted.","value":0},{"name":"EXECUTE_NEVER","description":"Execution of an instruction fetched from this region not permitted.","value":1}]}]}],"addressBlock":{"offset":"0","size":"0x2C","usage":"registers"}}