INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/LAB0/Logic/addc_32/addc_32.srcs/sources_1/new/addc_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addc_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/LAB0/Logic/addc_32/addc_32.srcs/sim_1/new/addc_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addc_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/LAB0/Logic/addc_32/addc_32.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
