\hypertarget{group___d_m_a__interrupt__enable__definitions}{}\section{D\+MA interrupt enable definitions}
\label{group___d_m_a__interrupt__enable__definitions}\index{DMA interrupt enable definitions@{DMA interrupt enable definitions}}


D\+MA interrupts definition.  


\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___d_m_a__interrupt__enable__definitions_ga06e83dd277e0d3e5635cf8ce8dfd6e16}\label{group___d_m_a__interrupt__enable__definitions_ga06e83dd277e0d3e5635cf8ce8dfd6e16}} 
\#define {\bfseries D\+M\+A\+\_\+\+I\+T\+\_\+\+TC}~D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+T\+C\+IE
\item 
\mbox{\Hypertarget{group___d_m_a__interrupt__enable__definitions_gadf11c572b9797e04a14b105fdc2e5f66}\label{group___d_m_a__interrupt__enable__definitions_gadf11c572b9797e04a14b105fdc2e5f66}} 
\#define {\bfseries D\+M\+A\+\_\+\+I\+T\+\_\+\+HT}~D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+H\+T\+IE
\item 
\mbox{\Hypertarget{group___d_m_a__interrupt__enable__definitions_gaf9d92649d2a0146f663ff253d8f3b59e}\label{group___d_m_a__interrupt__enable__definitions_gaf9d92649d2a0146f663ff253d8f3b59e}} 
\#define {\bfseries D\+M\+A\+\_\+\+I\+T\+\_\+\+TE}~D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+T\+E\+IE
\item 
\mbox{\Hypertarget{group___d_m_a__interrupt__enable__definitions_ga71137443f7bdced1ee80697596e9ea98}\label{group___d_m_a__interrupt__enable__definitions_ga71137443f7bdced1ee80697596e9ea98}} 
\#define {\bfseries D\+M\+A\+\_\+\+I\+T\+\_\+\+D\+ME}~D\+M\+A\+\_\+\+Sx\+C\+R\+\_\+\+D\+M\+E\+IE
\item 
\mbox{\Hypertarget{group___d_m_a__interrupt__enable__definitions_ga93164ec039fc5579662c382e68d7d13f}\label{group___d_m_a__interrupt__enable__definitions_ga93164ec039fc5579662c382e68d7d13f}} 
\#define {\bfseries D\+M\+A\+\_\+\+I\+T\+\_\+\+FE}~0x00000080U
\end{DoxyCompactItemize}


\subsection{Detailed Description}
D\+MA interrupts definition. 

