
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Workspaces/Xilinx/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11788 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 384.270 ; gain = 102.496
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [D:/Workspaces/Xilinx/ip_test/Arty_RGB_RTL/Arty_RGB_RTL.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:22]
INFO: [Synth 8-3491] module 'design_1' declared at 'D:/Workspaces/Xilinx/ip_test/Arty_RGB_RTL/Arty_RGB_RTL.srcs/sources_1/bd/design_1/synth/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [D:/Workspaces/Xilinx/ip_test/Arty_RGB_RTL/Arty_RGB_RTL.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:31]
INFO: [Synth 8-638] synthesizing module 'design_1' [D:/Workspaces/Xilinx/ip_test/Arty_RGB_RTL/Arty_RGB_RTL.srcs/sources_1/bd/design_1/synth/design_1.vhd:26]
INFO: [Synth 8-3491] module 'design_1_Arty_RGB_RTL_0_1' declared at 'D:/Workspaces/Xilinx/ip_test/Arty_RGB_RTL/Arty_RGB_RTL.runs/synth_1/.Xil/Vivado-3768-DESKTOP-1OJ86MR/realtime/design_1_Arty_RGB_RTL_0_1_stub.vhdl:5' bound to instance 'Arty_RGB_RTL_0' of component 'design_1_Arty_RGB_RTL_0_1' [D:/Workspaces/Xilinx/ip_test/Arty_RGB_RTL/Arty_RGB_RTL.srcs/sources_1/bd/design_1/synth/design_1.vhd:78]
INFO: [Synth 8-638] synthesizing module 'design_1_Arty_RGB_RTL_0_1' [D:/Workspaces/Xilinx/ip_test/Arty_RGB_RTL/Arty_RGB_RTL.runs/synth_1/.Xil/Vivado-3768-DESKTOP-1OJ86MR/realtime/design_1_Arty_RGB_RTL_0_1_stub.vhdl:20]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_0' declared at 'D:/Workspaces/Xilinx/ip_test/Arty_RGB_RTL/Arty_RGB_RTL.runs/synth_1/.Xil/Vivado-3768-DESKTOP-1OJ86MR/realtime/design_1_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'design_1_clk_wiz_0_0' [D:/Workspaces/Xilinx/ip_test/Arty_RGB_RTL/Arty_RGB_RTL.srcs/sources_1/bd/design_1/synth/design_1.vhd:90]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [D:/Workspaces/Xilinx/ip_test/Arty_RGB_RTL/Arty_RGB_RTL.runs/synth_1/.Xil/Vivado-3768-DESKTOP-1OJ86MR/realtime/design_1_clk_wiz_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_vio_0_0' declared at 'D:/Workspaces/Xilinx/ip_test/Arty_RGB_RTL/Arty_RGB_RTL.runs/synth_1/.Xil/Vivado-3768-DESKTOP-1OJ86MR/realtime/design_1_vio_0_0_stub.vhdl:5' bound to instance 'vio_0' of component 'design_1_vio_0_0' [D:/Workspaces/Xilinx/ip_test/Arty_RGB_RTL/Arty_RGB_RTL.srcs/sources_1/bd/design_1/synth/design_1.vhd:96]
INFO: [Synth 8-638] synthesizing module 'design_1_vio_0_0' [D:/Workspaces/Xilinx/ip_test/Arty_RGB_RTL/Arty_RGB_RTL.runs/synth_1/.Xil/Vivado-3768-DESKTOP-1OJ86MR/realtime/design_1_vio_0_0_stub.vhdl:18]
INFO: [Synth 8-256] done synthesizing module 'design_1' (1#1) [D:/Workspaces/Xilinx/ip_test/Arty_RGB_RTL/Arty_RGB_RTL.srcs/sources_1/bd/design_1/synth/design_1.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (2#1) [D:/Workspaces/Xilinx/ip_test/Arty_RGB_RTL/Arty_RGB_RTL.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 436.984 ; gain = 155.211
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 436.984 ; gain = 155.211
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Workspaces/Xilinx/ip_test/Arty_RGB_RTL/Arty_RGB_RTL.runs/synth_1/.Xil/Vivado-3768-DESKTOP-1OJ86MR/dcp3/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [D:/Workspaces/Xilinx/ip_test/Arty_RGB_RTL/Arty_RGB_RTL.runs/synth_1/.Xil/Vivado-3768-DESKTOP-1OJ86MR/dcp3/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [D:/Workspaces/Xilinx/ip_test/Arty_RGB_RTL/Arty_RGB_RTL.runs/synth_1/.Xil/Vivado-3768-DESKTOP-1OJ86MR/dcp4/design_1_vio_0_0_in_context.xdc] for cell 'design_1_i/vio_0'
Finished Parsing XDC File [D:/Workspaces/Xilinx/ip_test/Arty_RGB_RTL/Arty_RGB_RTL.runs/synth_1/.Xil/Vivado-3768-DESKTOP-1OJ86MR/dcp4/design_1_vio_0_0_in_context.xdc] for cell 'design_1_i/vio_0'
Parsing XDC File [D:/Workspaces/Xilinx/ip_test/Arty_RGB_RTL/Arty_RGB_RTL.runs/synth_1/.Xil/Vivado-3768-DESKTOP-1OJ86MR/dcp5/design_1_Arty_RGB_RTL_0_0_in_context.xdc] for cell 'design_1_i/Arty_RGB_RTL_0'
Finished Parsing XDC File [D:/Workspaces/Xilinx/ip_test/Arty_RGB_RTL/Arty_RGB_RTL.runs/synth_1/.Xil/Vivado-3768-DESKTOP-1OJ86MR/dcp5/design_1_Arty_RGB_RTL_0_0_in_context.xdc] for cell 'design_1_i/Arty_RGB_RTL_0'
Parsing XDC File [D:/Workspaces/Xilinx/ip_test/Arty_RGB_RTL/Arty_RGB_RTL.srcs/constrs_1/imports/Desktop/Arty-S7-50-Master.xdc]
Finished Parsing XDC File [D:/Workspaces/Xilinx/ip_test/Arty_RGB_RTL/Arty_RGB_RTL.srcs/constrs_1/imports/Desktop/Arty-S7-50-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Workspaces/Xilinx/ip_test/Arty_RGB_RTL/Arty_RGB_RTL.srcs/constrs_1/imports/Desktop/Arty-S7-50-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Workspaces/Xilinx/ip_test/Arty_RGB_RTL/Arty_RGB_RTL.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Workspaces/Xilinx/ip_test/Arty_RGB_RTL/Arty_RGB_RTL.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 688.676 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 688.676 ; gain = 406.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 688.676 ; gain = 406.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  D:/Workspaces/Xilinx/ip_test/Arty_RGB_RTL/Arty_RGB_RTL.runs/synth_1/.Xil/Vivado-3768-DESKTOP-1OJ86MR/dcp3/design_1_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  D:/Workspaces/Xilinx/ip_test/Arty_RGB_RTL/Arty_RGB_RTL.runs/synth_1/.Xil/Vivado-3768-DESKTOP-1OJ86MR/dcp3/design_1_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Arty_RGB_RTL_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/vio_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 688.676 ; gain = 406.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 688.676 ; gain = 406.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 688.676 ; gain = 406.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 730.395 ; gain = 448.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 730.395 ; gain = 448.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 739.926 ; gain = 458.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 739.926 ; gain = 458.152
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 739.926 ; gain = 458.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 739.926 ; gain = 458.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 739.926 ; gain = 458.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 739.926 ; gain = 458.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 739.926 ; gain = 458.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------+----------+
|      |BlackBox name             |Instances |
+------+--------------------------+----------+
|1     |design_1_Arty_RGB_RTL_0_1 |         1|
|2     |design_1_clk_wiz_0_0      |         1|
|3     |design_1_vio_0_0          |         1|
+------+--------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |design_1_Arty_RGB_RTL_0_1_bbox_0 |     1|
|2     |design_1_clk_wiz_0_0_bbox_1      |     1|
|3     |design_1_vio_0_0_bbox_2          |     1|
|4     |IBUF                             |     1|
|5     |OBUF                             |     6|
+------+---------------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |    62|
|2     |  design_1_i |design_1 |    55|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 739.926 ; gain = 458.152
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 739.926 ; gain = 206.461
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 739.926 ; gain = 458.152
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:56 . Memory (MB): peak = 746.320 ; gain = 468.535
INFO: [Common 17-1381] The checkpoint 'D:/Workspaces/Xilinx/ip_test/Arty_RGB_RTL/Arty_RGB_RTL.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 746.320 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Apr  7 15:03:35 2018...
