/*
Developer   - Sriram Venkata Krishna
Date        - 14-09-2025
Platform    - HDL Bits
*/

//061. 2 to 1 Multiplexer

module top_module
    ( 
        input a, b, sel,
        output out 
    ); 

    always @(*) begin
        case(sel)
            1'b0 : out = a;
            1'b1 : out = b;
        endcase
    end
    
endmodule
