/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [2:0] _03_;
  wire [3:0] _04_;
  reg [4:0] _05_;
  wire [4:0] _06_;
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [22:0] celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [24:0] celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire [6:0] celloutsig_0_23z;
  wire [9:0] celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [5:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [45:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [4:0] celloutsig_0_33z;
  wire [13:0] celloutsig_0_34z;
  wire [22:0] celloutsig_0_35z;
  wire [11:0] celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire [18:0] celloutsig_0_47z;
  wire [13:0] celloutsig_0_49z;
  wire [3:0] celloutsig_0_4z;
  wire [9:0] celloutsig_0_50z;
  wire [26:0] celloutsig_0_52z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire [5:0] celloutsig_0_65z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [10:0] celloutsig_0_90z;
  wire celloutsig_0_91z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire celloutsig_1_19z;
  wire [40:0] celloutsig_1_1z;
  wire [23:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_4z;
  wire [23:0] celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [22:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_38z = !(celloutsig_0_19z ? celloutsig_0_18z : celloutsig_0_20z);
  assign celloutsig_0_44z = !(celloutsig_0_42z ? celloutsig_0_25z[3] : celloutsig_0_42z);
  assign celloutsig_0_57z = !(celloutsig_0_43z ? celloutsig_0_52z[14] : celloutsig_0_50z[3]);
  assign celloutsig_0_91z = !(1'h0 ? celloutsig_0_49z[2] : celloutsig_0_65z[0]);
  assign celloutsig_0_13z = !(_01_ ? celloutsig_0_7z : _00_);
  assign celloutsig_0_3z = !(in_data[54] ? celloutsig_0_0z[6] : celloutsig_0_0z[0]);
  assign celloutsig_0_29z = !(celloutsig_0_18z ? celloutsig_0_15z : celloutsig_0_20z);
  assign celloutsig_0_46z = ~((celloutsig_0_24z[7] | celloutsig_0_44z) & celloutsig_0_9z);
  assign celloutsig_0_7z = ~((celloutsig_0_4z[1] | in_data[10]) & celloutsig_0_6z);
  assign celloutsig_0_15z = ~((celloutsig_0_4z[0] | celloutsig_0_13z) & celloutsig_0_4z[2]);
  assign celloutsig_0_9z = celloutsig_0_3z | celloutsig_0_4z[2];
  assign celloutsig_0_10z = celloutsig_0_1z[1] | celloutsig_0_6z;
  assign celloutsig_0_18z = celloutsig_0_4z[0] | _02_;
  assign celloutsig_0_2z = in_data[66] ^ celloutsig_0_1z[3];
  reg [2:0] _21_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _21_ <= 3'h0;
    else _21_ <= { in_data[12], celloutsig_0_6z, celloutsig_0_6z };
  assign { _03_[2:1], _01_ } = _21_;
  reg [3:0] _22_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _22_ <= 4'h0;
    else _22_ <= { celloutsig_1_2z[11:9], celloutsig_1_0z };
  assign { _04_[3], out_data[130], _04_[1], out_data[128] } = _22_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _05_ <= 5'h00;
    else _05_ <= celloutsig_1_8z[15:11];
  reg [4:0] _24_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _24_ <= 5'h00;
    else _24_ <= celloutsig_0_0z[4:0];
  assign { _02_, _06_[3:2], _00_, _06_[0] } = _24_;
  assign celloutsig_0_40z = celloutsig_0_17z[6:4] & celloutsig_0_28z[3:1];
  assign celloutsig_0_24z = { celloutsig_0_21z[23:22], celloutsig_0_0z, celloutsig_0_9z } & { _06_[3:2], _00_, _03_[2:1], _01_, _03_[2:1], _01_, celloutsig_0_3z };
  assign celloutsig_0_25z = { celloutsig_0_0z[2:0], celloutsig_0_11z, celloutsig_0_2z } & celloutsig_0_21z[4:0];
  assign celloutsig_0_28z = { celloutsig_0_16z[6:5], _03_[2:1], _01_, celloutsig_0_18z } & { celloutsig_0_1z, celloutsig_0_13z };
  assign celloutsig_0_6z = { celloutsig_0_4z[1], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z } > { celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_1_13z = { celloutsig_1_4z[5:2], 3'h6, _04_[3], out_data[130], _04_[1], out_data[128] } > { celloutsig_1_5z[21:15], _04_[3], out_data[130], _04_[1], out_data[128] };
  assign celloutsig_0_42z = { celloutsig_0_7z, celloutsig_0_40z, celloutsig_0_22z, celloutsig_0_27z, _03_[2:1], _01_ } <= { _03_[2:1], _01_, celloutsig_0_23z, celloutsig_0_32z };
  assign celloutsig_1_19z = out_data[131:129] <= in_data[174:172];
  assign celloutsig_0_11z = ! celloutsig_0_1z[2:0];
  assign celloutsig_0_20z = ! { celloutsig_0_1z, _03_[2:1], _01_, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_9z };
  assign celloutsig_1_8z = { celloutsig_1_2z[22:1], celloutsig_1_0z } % { 1'h1, celloutsig_1_2z[13:0], 1'h0, celloutsig_1_6z[6:2], 2'h3 };
  assign celloutsig_0_0z = in_data[26:20] * in_data[81:75];
  assign celloutsig_0_47z = { celloutsig_0_36z, celloutsig_0_0z } * { celloutsig_0_31z[13:3], celloutsig_0_22z, celloutsig_0_13z, celloutsig_0_4z };
  assign celloutsig_0_14z = { _01_, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_11z } * { _02_, _06_[3], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_9z };
  assign celloutsig_0_4z = in_data[31] ? in_data[45:42] : { celloutsig_0_1z[3:2], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_5z = { celloutsig_0_4z[3:2], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z } != in_data[61:40];
  assign celloutsig_1_0z = in_data[145:142] != in_data[118:115];
  assign celloutsig_0_49z = - { celloutsig_0_34z[11], celloutsig_0_5z, celloutsig_0_32z, celloutsig_0_27z, celloutsig_0_46z, celloutsig_0_27z, celloutsig_0_43z, celloutsig_0_23z };
  assign celloutsig_0_1z = - in_data[46:42];
  assign celloutsig_0_31z = - { celloutsig_0_21z[19:1], celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_25z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_19z, celloutsig_0_3z };
  assign celloutsig_0_33z = celloutsig_0_23z[5:1] | celloutsig_0_25z;
  assign celloutsig_0_35z = { celloutsig_0_21z[15:7], celloutsig_0_26z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_26z, celloutsig_0_32z, celloutsig_0_27z, celloutsig_0_5z, celloutsig_0_29z, celloutsig_0_22z } | { celloutsig_0_0z[3:1], celloutsig_0_26z, celloutsig_0_1z, celloutsig_0_34z };
  assign celloutsig_0_60z = celloutsig_0_47z[9] & celloutsig_0_0z[3];
  assign celloutsig_0_19z = celloutsig_0_6z & celloutsig_0_15z;
  assign celloutsig_0_32z = | { _01_, celloutsig_0_11z, _03_[2:1], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_39z = | celloutsig_0_1z[4:1];
  assign celloutsig_0_43z = | { celloutsig_0_42z, celloutsig_0_40z, celloutsig_0_35z[14:6], celloutsig_0_18z };
  assign celloutsig_1_7z = | { celloutsig_1_1z[28:22], celloutsig_1_0z };
  assign celloutsig_0_26z = | in_data[14:10];
  assign celloutsig_0_27z = | celloutsig_0_16z[18:16];
  assign celloutsig_0_50z = { celloutsig_0_47z[4:0], _02_, _06_[3:2], _00_, _06_[0] } >> { celloutsig_0_16z[22:17], celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_38z, celloutsig_0_39z };
  assign celloutsig_0_65z = { celloutsig_0_0z[4:1], celloutsig_0_11z, celloutsig_0_2z } >> { celloutsig_0_49z[12:9], celloutsig_0_27z, celloutsig_0_60z };
  assign celloutsig_0_17z = { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_14z } >> { celloutsig_0_1z[3:0], celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_2z };
  assign celloutsig_0_34z = { celloutsig_0_1z[2:1], celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_32z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_2z } - celloutsig_0_31z[22:9];
  assign celloutsig_0_52z = { celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_38z, celloutsig_0_49z, celloutsig_0_1z, celloutsig_0_1z } - { celloutsig_0_23z[6:4], celloutsig_0_34z, celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_33z, celloutsig_0_7z };
  assign celloutsig_0_16z = { _06_[3:2], celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_15z, _03_[2:1], _01_, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_10z, _03_[2:1], _01_ } - { in_data[15:11], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_7z, _03_[2:1], _01_, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_21z = { celloutsig_0_14z[3:0], celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_11z } - { celloutsig_0_16z[6:5], celloutsig_0_7z, celloutsig_0_3z, _02_, _06_[3:2], _00_, _06_[0], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_22z = { celloutsig_0_0z[2:1], celloutsig_0_15z } - { in_data[38:37], celloutsig_0_9z };
  assign celloutsig_0_23z = { celloutsig_0_14z[2], celloutsig_0_2z, celloutsig_0_14z } - { in_data[81:78], _03_[2:1], _01_ };
  assign celloutsig_0_36z = { celloutsig_0_16z[19:9], celloutsig_0_20z } ~^ { celloutsig_0_4z[3], celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_1z };
  assign celloutsig_0_90z = celloutsig_0_35z[19:9] ~^ { celloutsig_0_36z[11:2], celloutsig_0_57z };
  assign celloutsig_1_1z = in_data[180:140] ^ in_data[176:136];
  assign celloutsig_1_2z = { celloutsig_1_1z[33:11], celloutsig_1_0z } ^ celloutsig_1_1z[36:13];
  assign celloutsig_1_4z[5:2] = ~ celloutsig_1_2z[16:13];
  assign celloutsig_1_5z[23:1] = celloutsig_1_1z[39:17] | celloutsig_1_2z[23:1];
  assign celloutsig_1_6z[6:2] = { celloutsig_1_5z[13], celloutsig_1_4z[5:2] } | in_data[191:187];
  assign { out_data[131], out_data[129], out_data[132] } = { _04_[3], _04_[1], celloutsig_1_7z } ^ { _05_[3], celloutsig_1_13z, _05_[4] };
  assign _03_[0] = _01_;
  assign { _04_[2], _04_[0] } = { out_data[130], out_data[128] };
  assign { _06_[4], _06_[1] } = { _02_, _00_ };
  assign celloutsig_1_4z[1:0] = 2'h3;
  assign celloutsig_1_5z[0] = celloutsig_1_2z[0];
  assign celloutsig_1_6z[1:0] = 2'h3;
  assign { out_data[96], out_data[42:32], out_data[0] } = { celloutsig_1_19z, celloutsig_0_90z, celloutsig_0_91z };
endmodule
