<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml unoxt2_top.twx unoxt2_top.ncd -o unoxt2_top.twr
unoxt2_top.pcf

</twCmdLine><twDesign>unoxt2_top.ncd</twDesign><twDesignPath>unoxt2_top.ncd</twDesignPath><twPCF>unoxt2_top.pcf</twPCF><twPcfPath>unoxt2_top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="ftg256"><twDevName>xc6slx25</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3223 - Timing constraint PATH &quot;TS_IGNORE1_path&quot; TIG; ignored during timing analysis.</twWarn><twWarn anchorID="3">WARNING:Timing:3223 - Timing constraint PATH &quot;TS_IGNORE3_path&quot; TIG; ignored during timing analysis.</twWarn><twInfo anchorID="4">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="5">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="6">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="7">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="8" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_clk50 = PERIOD TIMEGRP &quot;clock_50_i&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.000</twMinPer></twConstHead><twPinLimitRpt anchorID="9"><twPinLimitBanner>Component Switching Limit Checks: TS_clk50 = PERIOD TIMEGRP &quot;clock_50_i&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="10" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="8.948" period="10.000" constraintValue="10.000" deviceLimit="1.052" freqLimit="950.570" physResource="dcm_system/pll_base_inst/PLL_ADV/CLKOUT0" logResource="dcm_system/pll_base_inst/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y0.CLKOUT0" clockNet="dcm_system/clkout0"/><twPinLimit anchorID="11" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="15.000" period="20.000" constraintValue="10.000" deviceLimit="2.500" physResource="dcm_system/pll_base_inst/PLL_ADV/CLKIN1" logResource="dcm_system/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="dcm_system/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="12" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="15.000" period="20.000" constraintValue="10.000" deviceLimit="2.500" physResource="dcm_system/pll_base_inst/PLL_ADV/CLKIN1" logResource="dcm_system/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="dcm_system/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="13" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_IGNORE1_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="14" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_IGNORE2_path&quot; TIG;</twConstName><twItemCnt>10890710</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>345</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1814364" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/sndval_30 (SLICE_X24Y56.CIN), 1814364 paths
</twPathRptBanner><twPathRpt anchorID="15"><twUnconstPath anchorID="16" twDataPathType="twDataPathMaxDelay" ><twTotDel>17.942</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_3</twSrc><twDest BELType="FF">sys_inst/sndval_30</twDest><twDel>16.799</twDel><twSUTime>0.319</twSUTime><twTotPathDel>17.118</twTotPathDel><twClkSkew dest = "1.820" src = "2.376">0.556</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_3</twSrc><twDest BELType='FF'>sys_inst/sndval_30</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X9Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X9Y29.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y37.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.607</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/a_q&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o51</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y36.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y36.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_lut&lt;0&gt;</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y37.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_01</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_s&lt;4&gt;</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.256</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd2</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">1.128</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_32</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;1</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_cy&lt;0&gt;_2</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd_22_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y49.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.424</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_22</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y49.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/n0114&lt;11&gt;</twComp><twBEL>sys_inst/Madd_n0114_Madd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y49.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>sys_inst/Madd_n0114_Madd2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y49.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">1.087</twDelInfo><twComp>sys_inst/n0114&lt;11&gt;</twComp><twBEL>sys_inst/Madd_n0114_Madd_lut&lt;0&gt;8</twBEL><twBEL>sys_inst/Madd_n0114_Madd_cy&lt;0&gt;_10</twBEL><twBEL>sys_inst/n0114&lt;10&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>sys_inst/n0114&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/rhy_oen</twComp><twBEL>sys_inst/Mmux_sndamp21</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y52.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.516</twDelInfo><twComp>sys_inst/sndamp&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y52.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp><twBEL>sys_inst/Mcompar_sndsign_lut&lt;5&gt;</twBEL><twBEL>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y53.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>audioext_l_o_OBUF</twComp><twBEL>sys_inst/Mcompar_sndsign_cy&lt;7&gt;_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y55.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>audioext_l_o_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y55.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y55.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y55.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.134</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy&lt;0&gt;_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy&lt;0&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y56.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>sys_inst/sndval&lt;31&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_xor&lt;0&gt;_30</twBEL><twBEL>sys_inst/sndval_30</twBEL></twPathDel><twLogDel>5.793</twLogDel><twRouteDel>11.325</twRouteDel><twTotDel>17.118</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="105.000">clk_28_571</twDestClk><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="17"><twUnconstPath anchorID="18" twDataPathType="twDataPathMaxDelay" ><twTotDel>17.918</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_3</twSrc><twDest BELType="FF">sys_inst/sndval_30</twDest><twDel>16.775</twDel><twSUTime>0.319</twSUTime><twTotPathDel>17.094</twTotPathDel><twClkSkew dest = "1.820" src = "2.376">0.556</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_3</twSrc><twDest BELType='FF'>sys_inst/sndval_30</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X9Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X9Y29.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y37.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.607</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/a_q&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o51</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y36.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y36.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_lut&lt;0&gt;</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y37.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_01</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_s&lt;4&gt;</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.256</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd2</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">1.128</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_32</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;1</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_cy&lt;0&gt;_2</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd_22_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y49.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.424</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_22</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y49.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/n0114&lt;11&gt;</twComp><twBEL>sys_inst/Madd_n0114_Madd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y49.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>sys_inst/Madd_n0114_Madd2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y49.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">1.087</twDelInfo><twComp>sys_inst/n0114&lt;11&gt;</twComp><twBEL>sys_inst/Madd_n0114_Madd_lut&lt;0&gt;8</twBEL><twBEL>sys_inst/Madd_n0114_Madd_cy&lt;0&gt;_10</twBEL><twBEL>sys_inst/n0114&lt;10&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>sys_inst/n0114&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/rhy_oen</twComp><twBEL>sys_inst/Mmux_sndamp21</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y52.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.516</twDelInfo><twComp>sys_inst/sndamp&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y52.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp><twBEL>sys_inst/Mcompar_sndsign_lutdi5</twBEL><twBEL>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y53.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>audioext_l_o_OBUF</twComp><twBEL>sys_inst/Mcompar_sndsign_cy&lt;7&gt;_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y55.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>audioext_l_o_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y55.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y55.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y55.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.134</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy&lt;0&gt;_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy&lt;0&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y56.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>sys_inst/sndval&lt;31&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_xor&lt;0&gt;_30</twBEL><twBEL>sys_inst/sndval_30</twBEL></twPathDel><twLogDel>5.769</twLogDel><twRouteDel>11.325</twRouteDel><twTotDel>17.094</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="105.000">clk_28_571</twDestClk><twPctLog>33.7</twPctLog><twPctRoute>66.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="19"><twUnconstPath anchorID="20" twDataPathType="twDataPathMaxDelay" ><twTotDel>17.889</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_3</twSrc><twDest BELType="FF">sys_inst/sndval_30</twDest><twDel>16.746</twDel><twSUTime>0.319</twSUTime><twTotPathDel>17.065</twTotPathDel><twClkSkew dest = "1.820" src = "2.376">0.556</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_3</twSrc><twDest BELType='FF'>sys_inst/sndval_30</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X9Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X9Y29.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y37.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.607</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/a_q&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o51</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y36.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y36.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_lut&lt;0&gt;</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y37.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_01</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_s&lt;4&gt;</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.256</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd2</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">1.128</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_32</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;1</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_cy&lt;0&gt;_2</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd_22_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y49.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.424</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_22</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y49.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/n0114&lt;11&gt;</twComp><twBEL>sys_inst/Madd_n0114_Madd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y49.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>sys_inst/Madd_n0114_Madd2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y49.BQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>sys_inst/n0114&lt;11&gt;</twComp><twBEL>sys_inst/Madd_n0114_Madd_lut&lt;0&gt;8</twBEL><twBEL>sys_inst/Madd_n0114_Madd_cy&lt;0&gt;_10</twBEL><twBEL>sys_inst/n0114&lt;9&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y50.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.985</twDelInfo><twComp>sys_inst/n0114&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y50.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/sndamp&lt;12&gt;</twComp><twBEL>sys_inst/Mmux_sndamp161</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.295</twDelInfo><twComp>sys_inst/sndamp&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y52.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp><twBEL>sys_inst/Mcompar_sndsign_lut&lt;4&gt;</twBEL><twBEL>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y53.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>audioext_l_o_OBUF</twComp><twBEL>sys_inst/Mcompar_sndsign_cy&lt;7&gt;_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y55.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>audioext_l_o_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y55.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y55.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y55.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.134</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy&lt;0&gt;_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy&lt;0&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y56.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>sys_inst/sndval&lt;31&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_xor&lt;0&gt;_30</twBEL><twBEL>sys_inst/sndval_30</twBEL></twPathDel><twLogDel>5.676</twLogDel><twRouteDel>11.389</twRouteDel><twTotDel>17.065</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="105.000">clk_28_571</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1814364" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/sndval_31 (SLICE_X24Y56.CIN), 1814364 paths
</twPathRptBanner><twPathRpt anchorID="21"><twUnconstPath anchorID="22" twDataPathType="twDataPathMaxDelay" ><twTotDel>17.942</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_3</twSrc><twDest BELType="FF">sys_inst/sndval_31</twDest><twDel>16.799</twDel><twSUTime>0.319</twSUTime><twTotPathDel>17.118</twTotPathDel><twClkSkew dest = "1.820" src = "2.376">0.556</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_3</twSrc><twDest BELType='FF'>sys_inst/sndval_31</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X9Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X9Y29.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y37.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.607</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/a_q&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o51</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y36.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y36.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_lut&lt;0&gt;</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y37.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_01</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_s&lt;4&gt;</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.256</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd2</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">1.128</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_32</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;1</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_cy&lt;0&gt;_2</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd_22_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y49.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.424</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_22</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y49.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/n0114&lt;11&gt;</twComp><twBEL>sys_inst/Madd_n0114_Madd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y49.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>sys_inst/Madd_n0114_Madd2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y49.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">1.087</twDelInfo><twComp>sys_inst/n0114&lt;11&gt;</twComp><twBEL>sys_inst/Madd_n0114_Madd_lut&lt;0&gt;8</twBEL><twBEL>sys_inst/Madd_n0114_Madd_cy&lt;0&gt;_10</twBEL><twBEL>sys_inst/n0114&lt;10&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>sys_inst/n0114&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/rhy_oen</twComp><twBEL>sys_inst/Mmux_sndamp21</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y52.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.516</twDelInfo><twComp>sys_inst/sndamp&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y52.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp><twBEL>sys_inst/Mcompar_sndsign_lut&lt;5&gt;</twBEL><twBEL>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y53.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>audioext_l_o_OBUF</twComp><twBEL>sys_inst/Mcompar_sndsign_cy&lt;7&gt;_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y55.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>audioext_l_o_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y55.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y55.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y55.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.134</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy&lt;0&gt;_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy&lt;0&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y56.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>sys_inst/sndval&lt;31&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_xor&lt;0&gt;_30</twBEL><twBEL>sys_inst/sndval_31</twBEL></twPathDel><twLogDel>5.793</twLogDel><twRouteDel>11.325</twRouteDel><twTotDel>17.118</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="105.000">clk_28_571</twDestClk><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="23"><twUnconstPath anchorID="24" twDataPathType="twDataPathMaxDelay" ><twTotDel>17.918</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_3</twSrc><twDest BELType="FF">sys_inst/sndval_31</twDest><twDel>16.775</twDel><twSUTime>0.319</twSUTime><twTotPathDel>17.094</twTotPathDel><twClkSkew dest = "1.820" src = "2.376">0.556</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_3</twSrc><twDest BELType='FF'>sys_inst/sndval_31</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X9Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X9Y29.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y37.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.607</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/a_q&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o51</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y36.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y36.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_lut&lt;0&gt;</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y37.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_01</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_s&lt;4&gt;</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.256</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd2</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">1.128</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_32</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;1</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_cy&lt;0&gt;_2</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd_22_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y49.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.424</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_22</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y49.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/n0114&lt;11&gt;</twComp><twBEL>sys_inst/Madd_n0114_Madd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y49.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>sys_inst/Madd_n0114_Madd2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y49.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">1.087</twDelInfo><twComp>sys_inst/n0114&lt;11&gt;</twComp><twBEL>sys_inst/Madd_n0114_Madd_lut&lt;0&gt;8</twBEL><twBEL>sys_inst/Madd_n0114_Madd_cy&lt;0&gt;_10</twBEL><twBEL>sys_inst/n0114&lt;10&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>sys_inst/n0114&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/rhy_oen</twComp><twBEL>sys_inst/Mmux_sndamp21</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y52.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.516</twDelInfo><twComp>sys_inst/sndamp&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y52.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp><twBEL>sys_inst/Mcompar_sndsign_lutdi5</twBEL><twBEL>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y53.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>audioext_l_o_OBUF</twComp><twBEL>sys_inst/Mcompar_sndsign_cy&lt;7&gt;_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y55.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>audioext_l_o_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y55.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y55.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y55.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.134</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy&lt;0&gt;_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy&lt;0&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y56.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>sys_inst/sndval&lt;31&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_xor&lt;0&gt;_30</twBEL><twBEL>sys_inst/sndval_31</twBEL></twPathDel><twLogDel>5.769</twLogDel><twRouteDel>11.325</twRouteDel><twTotDel>17.094</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="105.000">clk_28_571</twDestClk><twPctLog>33.7</twPctLog><twPctRoute>66.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="25"><twUnconstPath anchorID="26" twDataPathType="twDataPathMaxDelay" ><twTotDel>17.889</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_3</twSrc><twDest BELType="FF">sys_inst/sndval_31</twDest><twDel>16.746</twDel><twSUTime>0.319</twSUTime><twTotPathDel>17.065</twTotPathDel><twClkSkew dest = "1.820" src = "2.376">0.556</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_3</twSrc><twDest BELType='FF'>sys_inst/sndval_31</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X9Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X9Y29.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y37.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.607</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/a_q&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o51</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y36.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y36.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_lut&lt;0&gt;</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y37.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_01</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone2_s&lt;4&gt;</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.256</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd2</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">1.128</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_32</twComp><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_lut&lt;0&gt;1</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd2_cy&lt;0&gt;_2</twBEL><twBEL>sys_inst/ADDERTREE_INTERNAL_Madd_22_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y49.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.424</twDelInfo><twComp>sys_inst/ADDERTREE_INTERNAL_Madd_22</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y49.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/n0114&lt;11&gt;</twComp><twBEL>sys_inst/Madd_n0114_Madd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y49.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>sys_inst/Madd_n0114_Madd2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y49.BQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>sys_inst/n0114&lt;11&gt;</twComp><twBEL>sys_inst/Madd_n0114_Madd_lut&lt;0&gt;8</twBEL><twBEL>sys_inst/Madd_n0114_Madd_cy&lt;0&gt;_10</twBEL><twBEL>sys_inst/n0114&lt;9&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y50.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.985</twDelInfo><twComp>sys_inst/n0114&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y50.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/sndamp&lt;12&gt;</twComp><twBEL>sys_inst/Mmux_sndamp161</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.295</twDelInfo><twComp>sys_inst/sndamp&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y52.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp><twBEL>sys_inst/Mcompar_sndsign_lut&lt;4&gt;</twBEL><twBEL>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y53.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>sys_inst/Mcompar_sndsign_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>audioext_l_o_OBUF</twComp><twBEL>sys_inst/Mcompar_sndsign_cy&lt;7&gt;_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y55.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>audioext_l_o_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y55.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y55.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y55.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.134</twDelInfo><twComp>sys_inst/sndval&lt;27&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy&lt;0&gt;_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy&lt;0&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y56.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>sys_inst/sndval&lt;31&gt;</twComp><twBEL>sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_xor&lt;0&gt;_30</twBEL><twBEL>sys_inst/sndval_31</twBEL></twPathDel><twLogDel>5.676</twLogDel><twRouteDel>11.389</twRouteDel><twTotDel>17.065</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="105.000">clk_28_571</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="136" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6 (SLICE_X23Y50.D1), 136 paths
</twPathRptBanner><twPathRpt anchorID="27"><twUnconstPath anchorID="28" twDataPathType="twDataPathMaxDelay" ><twTotDel>17.933</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/bios/tandy_byte_1</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6</twDest><twDel>16.803</twDel><twSUTime>0.373</twSUTime><twTotPathDel>17.176</twTotPathDel><twClkSkew dest = "1.843" src = "2.332">0.489</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/bios/tandy_byte_1</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X17Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X17Y12.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/bios/tandy_byte&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/bios/tandy_byte_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y12.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.731</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/bios/tandy_byte&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y12.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/bios/tandy_byte&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/bios/istandy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y45.A2</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">4.569</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_video</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;5&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y46.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.148</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/c_start&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y47.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>N851</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y47.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y47.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y49.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.339</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y49.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y56.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.336</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;13&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y50.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.511</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_cga&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y50.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/Mram_video[3]_PWR_117_o_wide_mux_4_OUT101</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6</twBEL></twPathDel><twLogDel>2.611</twLogDel><twRouteDel>14.565</twRouteDel><twTotDel>17.176</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="105.000">clk_28_571</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="29"><twUnconstPath anchorID="30" twDataPathType="twDataPathMaxDelay" ><twTotDel>17.635</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/bios/tandy_byte_1</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6</twDest><twDel>16.505</twDel><twSUTime>0.373</twSUTime><twTotPathDel>16.878</twTotPathDel><twClkSkew dest = "1.843" src = "2.332">0.489</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/bios/tandy_byte_1</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X17Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X17Y12.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/bios/tandy_byte&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/bios/tandy_byte_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y12.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.731</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/bios/tandy_byte&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y12.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/bios/tandy_byte&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/bios/istandy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y45.A2</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">4.569</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_video</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;5&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y45.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;5&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out23</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y47.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.489</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y47.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y49.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.339</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y49.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y56.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.336</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;13&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y50.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.511</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_cga&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y50.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/Mram_video[3]_PWR_117_o_wide_mux_4_OUT101</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6</twBEL></twPathDel><twLogDel>2.352</twLogDel><twRouteDel>14.526</twRouteDel><twTotDel>16.878</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="105.000">clk_28_571</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="31"><twUnconstPath anchorID="32" twDataPathType="twDataPathMaxDelay" ><twTotDel>17.264</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/bios/tandy_byte_1</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6</twDest><twDel>16.134</twDel><twSUTime>0.373</twSUTime><twTotPathDel>16.507</twTotPathDel><twClkSkew dest = "1.843" src = "2.332">0.489</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/bios/tandy_byte_1</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X17Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X17Y12.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/bios/tandy_byte&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/bios/tandy_byte_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y12.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.731</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/bios/tandy_byte&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y12.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/bios/tandy_byte&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/bios/istandy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y45.A2</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">4.569</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_video</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;5&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y47.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.422</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out6_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y47.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>N535</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out6</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y49.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.118</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y49.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y56.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.336</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;13&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y50.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.511</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_cga&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y50.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/Mram_video[3]_PWR_117_o_wide_mux_4_OUT101</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6</twBEL></twPathDel><twLogDel>2.352</twLogDel><twRouteDel>14.155</twRouteDel><twTotDel>16.507</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="105.000">clk_28_571</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_IGNORE2_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/bus_iow_synced_l (SLICE_X27Y40.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twUnconstPath anchorID="34" twDataPathType="twDataPathMinDelay" ><twTotDel>0.271</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/prev_io_write_n</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/bus_iow_synced_l</twDest><twDel>0.574</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.633</twTotPathDel><twClkSkew dest = "0.817" src = "0.723">-0.094</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/prev_io_write_n</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/bus_iow_synced_l</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="120.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X28Y38.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/prev_io_write_n</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/prev_io_write_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y40.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/prev_io_write_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y40.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/bus_iow_synced_l</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/bus_iow_synced_l</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.374</twRouteDel><twTotDel>0.633</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="105.000">clk_28_571</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_4 (SLICE_X12Y35.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twUnconstPath anchorID="36" twDataPathType="twDataPathMinDelay" ><twTotDel>0.487</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_page_data_0</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_4</twDest><twDel>0.636</twDel><twSUTime>-0.190</twSUTime><twTotPathDel>0.826</twTotPathDel><twClkSkew dest = "0.940" src = "0.869">-0.071</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_page_data_0</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="120.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X13Y33.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_page_data&lt;5&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_page_data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y35.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_page_data&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y35.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/Mmux_n043561</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_4</twBEL></twPathDel><twLogDel>0.388</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>0.826</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="105.000">clk_28_571</twDestClk><twPctLog>47.0</twPctLog><twPctRoute>53.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="32" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_4 (SLICE_X23Y45.CE), 32 paths
</twPathRptBanner><twPathRpt anchorID="37"><twUnconstPath anchorID="38" twDataPathType="twDataPathMinDelay" ><twTotDel>0.672</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_2</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_4</twDest><twDel>0.843</twDel><twSUTime>-0.181</twSUTime><twTotPathDel>1.024</twTotPathDel><twClkSkew dest = "0.852" src = "0.768">-0.084</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_2</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="120.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X23Y42.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y45.B5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/_n0173_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y45.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.162</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/_n0173_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y45.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">0.181</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg&lt;7&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_4</twBEL></twPathDel><twLogDel>0.535</twLogDel><twRouteDel>0.489</twRouteDel><twTotDel>1.024</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="105.000">clk_28_571</twDestClk><twPctLog>52.2</twPctLog><twPctRoute>47.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="39"><twUnconstPath anchorID="40" twDataPathType="twDataPathMinDelay" ><twTotDel>0.965</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_1</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_4</twDest><twDel>1.136</twDel><twSUTime>-0.181</twSUTime><twTotPathDel>1.317</twTotPathDel><twClkSkew dest = "0.852" src = "0.768">-0.084</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_1</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="120.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X23Y42.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y45.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/_n0173_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y45.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.162</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/_n0173_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y45.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">0.181</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg&lt;7&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_4</twBEL></twPathDel><twLogDel>0.535</twLogDel><twRouteDel>0.782</twRouteDel><twTotDel>1.317</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="105.000">clk_28_571</twDestClk><twPctLog>40.6</twPctLog><twPctRoute>59.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="41"><twUnconstPath anchorID="42" twDataPathType="twDataPathMinDelay" ><twTotDel>1.196</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_3</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_4</twDest><twDel>1.367</twDel><twSUTime>-0.181</twSUTime><twTotPathDel>1.548</twTotPathDel><twClkSkew dest = "0.852" src = "0.768">-0.084</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_3</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X23Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="120.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X23Y42.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y45.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y45.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/_n0173_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y45.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.162</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/_n0173_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y45.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">0.181</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg&lt;7&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_4</twBEL></twPathDel><twLogDel>0.691</twLogDel><twRouteDel>0.857</twRouteDel><twTotDel>1.548</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="105.000">clk_28_571</twDestClk><twPctLog>44.6</twPctLog><twPctRoute>55.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="43" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_IGNORE3_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="44" twConstType="PATHBLOCK" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_IGNORE4_path&quot; TIG;</twConstName><twItemCnt>247</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>40</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="28" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_0 (SLICE_X31Y43.AX), 28 paths
</twPathRptBanner><twPathRpt anchorID="45"><twUnconstPath anchorID="46" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.161</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_1</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_0</twDest><twDel>6.335</twDel><twSUTime>0.114</twSUTime><twTotPathDel>6.449</twTotPathDel><twClkSkew dest = "1.799" src = "2.243">0.444</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_1</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X26Y45.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y49.D5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.781</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y49.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/v_disp&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out14</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y45.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.716</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out13</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out15</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out15</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y45.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.998</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out14</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out15</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out16</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y46.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out15</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y46.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/display_enable_del&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out17</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y43.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.811</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y43.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_0</twBEL></twPathDel><twLogDel>1.729</twLogDel><twRouteDel>4.720</twRouteDel><twTotDel>6.449</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_50</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="47"><twUnconstPath anchorID="48" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.158</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_1</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_0</twDest><twDel>6.332</twDel><twSUTime>0.114</twSUTime><twTotPathDel>6.446</twTotPathDel><twClkSkew dest = "1.799" src = "2.243">0.444</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_1</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X26Y45.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y48.C1</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.746</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_syncwidth&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out13</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y45.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out12</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out15</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out15</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y45.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.998</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out14</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out15</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out16</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y46.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out15</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y46.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/display_enable_del&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out17</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y43.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.811</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y43.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_0</twBEL></twPathDel><twLogDel>1.729</twLogDel><twRouteDel>4.717</twRouteDel><twTotDel>6.446</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_50</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="49"><twUnconstPath anchorID="50" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.906</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_disp_0</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_0</twDest><twDel>6.070</twDel><twSUTime>0.114</twSUTime><twTotPathDel>6.184</twTotPathDel><twClkSkew dest = "1.799" src = "2.253">0.454</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_disp_0</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X25Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X25Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_disp&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_disp_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y48.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.579</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_disp&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/h_syncwidth&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out13</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y45.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out12</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out15</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out15</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y45.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.998</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out14</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out15</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out16</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y46.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out15</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y46.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/display_enable_del&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out17</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y43.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.811</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y43.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_0</twBEL></twPathDel><twLogDel>1.634</twLogDel><twRouteDel>4.550</twRouteDel><twTotDel>6.184</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_50</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X0Y8.ENB), 2 paths
</twPathRptBanner><twPathRpt anchorID="51"><twUnconstPath anchorID="52" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.082</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType="RAM">sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twDest><twDel>6.335</twDel><twSUTime>0.250</twSUTime><twTotPathDel>6.585</twTotPathDel><twClkSkew dest = "2.003" src = "2.232">0.229</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType='RAM'>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X28Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X28Y45.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.582</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR&lt;20&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_16_gfx_latch_address[20]_AND_2062_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y33.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_16_gfx_latch_address[20]_AND_2062_o</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y33.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR&lt;15&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/n0436&lt;14&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y23.D5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.686</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/n0436&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y23.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_enb</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out281</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y8.ENB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.006</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_enb</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y8.CLKB</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twBEL></twPathDel><twLogDel>1.596</twLogDel><twRouteDel>4.989</twRouteDel><twTotDel>6.585</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_50</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="53"><twUnconstPath anchorID="54" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.020</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_1</twSrc><twDest BELType="RAM">sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twDest><twDel>6.273</twDel><twSUTime>0.250</twSUTime><twTotPathDel>6.523</twTotPathDel><twClkSkew dest = "2.003" src = "2.232">0.229</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_1</twSrc><twDest BELType='RAM'>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X28Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X28Y45.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y35.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.520</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR&lt;20&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_16_gfx_latch_address[20]_AND_2062_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y33.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_16_gfx_latch_address[20]_AND_2062_o</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y33.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR&lt;15&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/n0436&lt;14&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y23.D5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.686</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/n0436&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y23.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_enb</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out281</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y8.ENB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.006</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_enb</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y8.CLKB</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twBEL></twPathDel><twLogDel>1.596</twLogDel><twRouteDel>4.927</twRouteDel><twTotDel>6.523</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_50</twDestClk><twPctLog>24.5</twPctLog><twPctRoute>75.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X0Y10.ENB), 2 paths
</twPathRptBanner><twPathRpt anchorID="55"><twUnconstPath anchorID="56" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.071</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType="RAM">sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twDest><twDel>6.317</twDel><twSUTime>0.250</twSUTime><twTotPathDel>6.567</twTotPathDel><twClkSkew dest = "1.996" src = "2.232">0.236</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType='RAM'>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X28Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X28Y45.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.582</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR&lt;20&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_16_gfx_latch_address[20]_AND_2062_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y33.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_16_gfx_latch_address[20]_AND_2062_o</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y33.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR&lt;15&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/n0436&lt;14&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y23.D5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.686</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/n0436&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_enb</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out291</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y10.ENB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_enb</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y10.CLKB</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twBEL></twPathDel><twLogDel>1.533</twLogDel><twRouteDel>5.034</twRouteDel><twTotDel>6.567</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_50</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="57"><twUnconstPath anchorID="58" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.009</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_1</twSrc><twDest BELType="RAM">sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twDest><twDel>6.255</twDel><twSUTime>0.250</twSUTime><twTotPathDel>6.505</twTotPathDel><twClkSkew dest = "1.996" src = "2.232">0.236</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_1</twSrc><twDest BELType='RAM'>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X28Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X28Y45.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y35.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.520</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR&lt;20&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_16_gfx_latch_address[20]_AND_2062_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y33.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_16_gfx_latch_address[20]_AND_2062_o</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y33.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR&lt;15&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/n0436&lt;14&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y23.D5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.686</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/n0436&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_enb</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out291</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y10.ENB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_enb</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y10.CLKB</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twBEL></twPathDel><twLogDel>1.533</twLogDel><twRouteDel>4.972</twRouteDel><twTotDel>6.505</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_50</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_IGNORE4_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_2 (SLICE_X26Y44.B2), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twUnconstPath anchorID="60" twDataPathType="twDataPathMinDelay" ><twTotDel>0.419</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_4</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_2</twDest><twDel>0.566</twDel><twSUTime>-0.197</twSUTime><twTotPathDel>0.763</twTotPathDel><twClkSkew dest = "0.828" src = "0.752">-0.076</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_4</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X27Y45.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr&lt;4&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y44.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y44.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out36</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_2</twBEL></twPathDel><twLogDel>0.395</twLogDel><twRouteDel>0.368</twRouteDel><twTotDel>0.763</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>51.8</twPctLog><twPctRoute>48.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_4 (SLICE_X27Y42.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twUnconstPath anchorID="62" twDataPathType="twDataPathMinDelay" ><twTotDel>0.478</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_4</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_4</twDest><twDel>0.603</twDel><twSUTime>-0.215</twSUTime><twTotPathDel>0.818</twTotPathDel><twClkSkew dest = "0.824" src = "0.752">-0.072</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_4</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X27Y45.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr&lt;4&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y42.A3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y42.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1&lt;5&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out56</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_4</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.405</twRouteDel><twTotDel>0.818</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>50.5</twPctLog><twPctRoute>49.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="25" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_3 (SLICE_X26Y44.C6), 25 paths
</twPathRptBanner><twPathRpt anchorID="63"><twUnconstPath anchorID="64" twDataPathType="twDataPathMinDelay" ><twTotDel>0.557</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_3</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_3</twDest><twDel>0.704</twDel><twSUTime>-0.197</twSUTime><twTotPathDel>0.901</twTotPathDel><twClkSkew dest = "0.828" src = "0.752">-0.076</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_3</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X26Y45.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y44.D3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out45</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y44.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.011</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out44</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y44.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out47</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_3</twBEL></twPathDel><twLogDel>0.587</twLogDel><twRouteDel>0.314</twRouteDel><twTotDel>0.901</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="65"><twUnconstPath anchorID="66" twDataPathType="twDataPathMinDelay" ><twTotDel>0.693</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_3</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_3</twDest><twDel>0.855</twDel><twSUTime>-0.197</twSUTime><twTotPathDel>1.052</twTotPathDel><twClkSkew dest = "0.828" src = "0.737">-0.091</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_3</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X28Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X28Y43.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y43.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/start_a&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out41</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y44.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.145</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out4</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out45</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y44.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.011</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out44</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y44.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out47</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_3</twBEL></twPathDel><twLogDel>0.695</twLogDel><twRouteDel>0.357</twRouteDel><twTotDel>1.052</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>66.1</twPctLog><twPctRoute>33.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="67"><twUnconstPath anchorID="68" twDataPathType="twDataPathMinDelay" ><twTotDel>0.701</twTotDel><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_0</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_3</twDest><twDel>0.848</twDel><twSUTime>-0.197</twSUTime><twTotPathDel>1.045</twTotPathDel><twClkSkew dest = "0.828" src = "0.752">-0.076</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_0</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X26Y45.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y44.D1</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out45</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y44.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.011</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out44</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y44.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out47</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_3</twBEL></twPathDel><twLogDel>0.587</twLogDel><twRouteDel>0.458</twRouteDel><twTotDel>1.045</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>56.2</twPctLog><twPctRoute>43.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="69" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_dcm_system_clkout2 = PERIOD TIMEGRP &quot;dcm_system_clkout2&quot; TS_clk50 /         0.571428571 HIGH 50%;</twConstName><twItemCnt>36798</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1332</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>17.991</twMinPer></twConstHead><twPathRptBanner iPaths="1070" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6 (SLICE_X23Y50.D1), 1070 paths
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.009</twSlack><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6</twDest><twTotPathDel>17.839</twTotPathDel><twClkSkew dest = "0.550" src = "0.554">0.004</twClkSkew><twDelConst>35.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X28Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X28Y45.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y39.D3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.283</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y43.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.592</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y43.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_4</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y43.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y43.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y45.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;5&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y46.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.148</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/c_start&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y47.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>N851</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y47.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y47.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y49.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.339</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y49.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y56.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.336</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;13&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y50.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.511</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_cga&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y50.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/Mram_video[3]_PWR_117_o_wide_mux_4_OUT101</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6</twBEL></twPathDel><twLogDel>3.333</twLogDel><twRouteDel>14.506</twRouteDel><twTotDel>17.839</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.018</twSlack><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6</twDest><twTotPathDel>17.830</twTotPathDel><twClkSkew dest = "0.550" src = "0.554">0.004</twClkSkew><twDelConst>35.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X28Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X28Y45.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y39.D3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.283</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y39.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y43.D4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.520</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y43.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_4</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y43.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y43.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y45.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;5&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y46.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.148</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/c_start&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y47.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>N851</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y47.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y47.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y49.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.339</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y49.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y56.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.336</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;13&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y50.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.511</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_cga&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y50.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/Mram_video[3]_PWR_117_o_wide_mux_4_OUT101</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6</twBEL></twPathDel><twLogDel>3.396</twLogDel><twRouteDel>14.434</twRouteDel><twTotDel>17.830</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.059</twSlack><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6</twDest><twTotPathDel>17.789</twTotPathDel><twClkSkew dest = "0.550" src = "0.554">0.004</twClkSkew><twDelConst>35.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X28Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X28Y45.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y39.D3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.283</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y43.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.541</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y43.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_3</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y43.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y43.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y45.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;5&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y46.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.148</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/c_start&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y47.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>N851</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y47.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y47.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y49.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.339</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y49.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y56.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.336</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;13&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y50.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.511</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_cga&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y50.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/Mram_video[3]_PWR_117_o_wide_mux_4_OUT101</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6</twBEL></twPathDel><twLogDel>3.334</twLogDel><twRouteDel>14.455</twRouteDel><twTotDel>17.789</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1070" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7 (SLICE_X23Y50.D1), 1070 paths
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.118</twSlack><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7</twDest><twTotPathDel>17.730</twTotPathDel><twClkSkew dest = "0.550" src = "0.554">0.004</twClkSkew><twDelConst>35.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X28Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X28Y45.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y39.D3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.283</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y43.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.592</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y43.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_4</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y43.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y43.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y45.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;5&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y46.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.148</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/c_start&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y47.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>N851</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y47.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y47.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y49.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.339</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y49.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y56.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.336</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;13&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y50.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.511</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_cga&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y50.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/Mram_video[3]_PWR_117_o_wide_mux_4_OUT111</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7</twBEL></twPathDel><twLogDel>3.224</twLogDel><twRouteDel>14.506</twRouteDel><twTotDel>17.730</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.127</twSlack><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7</twDest><twTotPathDel>17.721</twTotPathDel><twClkSkew dest = "0.550" src = "0.554">0.004</twClkSkew><twDelConst>35.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X28Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X28Y45.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y39.D3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.283</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y39.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y43.D4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.520</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y43.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_4</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y43.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y43.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y45.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;5&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y46.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.148</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/c_start&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y47.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>N851</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y47.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y47.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y49.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.339</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y49.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y56.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.336</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;13&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y50.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.511</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_cga&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y50.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/Mram_video[3]_PWR_117_o_wide_mux_4_OUT111</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7</twBEL></twPathDel><twLogDel>3.287</twLogDel><twRouteDel>14.434</twRouteDel><twTotDel>17.721</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.168</twSlack><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7</twDest><twTotPathDel>17.680</twTotPathDel><twClkSkew dest = "0.550" src = "0.554">0.004</twClkSkew><twDelConst>35.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X28Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X28Y45.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y39.D3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.283</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y43.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.541</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y43.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_3</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y43.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y43.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y45.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;5&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y46.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.148</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/c_start&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y47.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>N851</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y47.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y47.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y49.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.339</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y49.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y56.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.336</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;13&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y50.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.511</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_cga&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y50.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/Mram_video[3]_PWR_117_o_wide_mux_4_OUT111</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7</twBEL></twPathDel><twLogDel>3.225</twLogDel><twRouteDel>14.455</twRouteDel><twTotDel>17.680</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="863" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_13 (SLICE_X13Y56.A3), 863 paths
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.851</twSlack><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_13</twDest><twTotPathDel>15.069</twTotPathDel><twClkSkew dest = "0.622" src = "0.554">-0.068</twClkSkew><twDelConst>35.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_13</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X28Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X28Y45.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y39.D3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.283</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y43.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.592</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y43.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_4</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y43.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y43.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y45.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;5&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y46.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.148</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/c_start&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y47.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>N851</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y47.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y47.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y49.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.339</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y49.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y56.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.336</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;13&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video&lt;2&gt;1</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_13</twBEL></twPathDel><twLogDel>3.074</twLogDel><twRouteDel>11.995</twRouteDel><twTotDel>15.069</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.860</twSlack><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_13</twDest><twTotPathDel>15.060</twTotPathDel><twClkSkew dest = "0.622" src = "0.554">-0.068</twClkSkew><twDelConst>35.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_13</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X28Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X28Y45.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y39.D3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.283</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y39.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y43.D4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.520</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y43.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_4</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y43.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y43.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y45.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;5&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y46.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.148</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/c_start&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y47.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>N851</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y47.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y47.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y49.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.339</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y49.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y56.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.336</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;13&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video&lt;2&gt;1</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_13</twBEL></twPathDel><twLogDel>3.137</twLogDel><twRouteDel>11.923</twRouteDel><twTotDel>15.060</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.901</twSlack><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_13</twDest><twTotPathDel>15.019</twTotPathDel><twClkSkew dest = "0.622" src = "0.554">-0.068</twClkSkew><twDelConst>35.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_13</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X28Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X28Y45.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y39.D3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.283</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y43.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.541</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y43.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_3</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y43.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y43.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y45.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg&lt;5&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y46.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.148</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/c_start&lt;6&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y47.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>N851</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y47.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y47.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y49.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.339</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y49.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y56.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.336</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c&lt;13&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video&lt;2&gt;1</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_13</twBEL></twPathDel><twLogDel>3.075</twLogDel><twRouteDel>11.944</twRouteDel><twTotDel>15.019</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dcm_system_clkout2 = PERIOD TIMEGRP &quot;dcm_system_clkout2&quot; TS_clk50 /
        0.571428571 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette4/SP (SLICE_X22Y49.DI), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.220</twSlack><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_newcolor_3</twSrc><twDest BELType="RAM">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette4/SP</twDest><twTotPathDel>0.222</twTotPathDel><twClkSkew dest = "0.043" src = "0.041">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_newcolor_3</twSrc><twDest BELType='RAM'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette4/SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X23Y49.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_newcolor&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_newcolor_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y49.DI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.026</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_newcolor&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y49.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.002</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette4/SP</twBEL></twPathDel><twLogDel>0.196</twLogDel><twRouteDel>0.026</twRouteDel><twTotDel>0.222</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twDestClk><twPctLog>88.3</twPctLog><twPctRoute>11.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette1/DP (SLICE_X22Y49.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.394</twSlack><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_0</twSrc><twDest BELType="RAM">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette1/DP</twDest><twTotPathDel>0.395</twTotPathDel><twClkSkew dest = "0.192" src = "0.191">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_0</twSrc><twDest BELType='RAM'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette1/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X23Y46.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y49.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.492</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y49.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.295</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette1/DP</twBEL></twPathDel><twLogDel>-0.097</twLogDel><twRouteDel>0.492</twRouteDel><twTotDel>0.395</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twDestClk><twPctLog>-24.6</twPctLog><twPctRoute>124.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette2/DP (SLICE_X22Y49.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.394</twSlack><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_0</twSrc><twDest BELType="RAM">sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette2/DP</twDest><twTotPathDel>0.395</twTotPathDel><twClkSkew dest = "0.192" src = "0.191">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_0</twSrc><twDest BELType='RAM'>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette2/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twSrcClk><twPathDel><twSite>SLICE_X23Y46.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y49.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.492</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y49.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.295</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette2/DP</twBEL></twPathDel><twLogDel>-0.097</twLogDel><twRouteDel>0.492</twRouteDel><twTotDel>0.395</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.000">clk_28_571</twDestClk><twPctLog>-24.6</twPctLog><twPctRoute>124.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="94"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_system_clkout2 = PERIOD TIMEGRP &quot;dcm_system_clkout2&quot; TS_clk50 /
        0.571428571 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="95" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="31.430" period="35.000" constraintValue="35.000" deviceLimit="3.570" freqLimit="280.112" physResource="sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel_Mram_char_rom1/CLKA" logResource="sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel_Mram_char_rom1/CLKA" locationPin="RAMB16_X2Y18.CLKA" clockNet="clk_28_571"/><twPinLimit anchorID="96" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="31.430" period="35.000" constraintValue="35.000" deviceLimit="3.570" freqLimit="280.112" physResource="sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel_Mram_char_rom2/CLKA" logResource="sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel_Mram_char_rom2/CLKA" locationPin="RAMB16_X2Y20.CLKA" clockNet="clk_28_571"/><twPinLimit anchorID="97" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="31.430" period="35.000" constraintValue="35.000" deviceLimit="3.570" freqLimit="280.112" physResource="sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA" logResource="sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA" locationPin="RAMB16_X0Y14.CLKA" clockNet="clk_28_571"/></twPinLimitRpt></twConst><twConst anchorID="98" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_dcm_system_clkout4 = PERIOD TIMEGRP &quot;dcm_system_clkout4&quot; TS_clk50 /         0.071428571 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.666</twMinPer></twConstHead><twPinLimitRpt anchorID="99"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_system_clkout4 = PERIOD TIMEGRP &quot;dcm_system_clkout4&quot; TS_clk50 /
        0.071428571 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="100" type="MINPERIOD" name="Tbcper_I" slack="277.334" period="280.000" constraintValue="280.000" deviceLimit="2.666" freqLimit="375.094" physResource="dcm_system/clkout5_buf/I0" logResource="dcm_system/clkout5_buf/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="dcm_system/clkout4"/><twPinLimit anchorID="101" type="MINPERIOD" name="Tcp" slack="278.601" period="280.000" constraintValue="280.000" deviceLimit="1.399" freqLimit="714.796" physResource="sys_inst/clk_opl2_ff_3/CLK" logResource="sys_inst/Mshreg_clk_opl2_ff_2/CLK" locationPin="SLICE_X26Y39.CLK" clockNet="clk_50"/></twPinLimitRpt></twConst><twConst anchorID="102" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_dcm_system_clkout3 = PERIOD TIMEGRP &quot;dcm_system_clkout3&quot; TS_clk50 /         0.296296296 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.666</twMinPer></twConstHead><twPinLimitRpt anchorID="103"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_system_clkout3 = PERIOD TIMEGRP &quot;dcm_system_clkout3&quot; TS_clk50 /
        0.296296296 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="104" type="MINPERIOD" name="Tbcper_I" slack="64.834" period="67.500" constraintValue="67.500" deviceLimit="2.666" freqLimit="375.094" physResource="dcm_system/clkout4_buf/I0" logResource="dcm_system/clkout4_buf/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="dcm_system/clkout3"/><twPinLimit anchorID="105" type="MINPERIOD" name="Tcp" slack="66.101" period="67.500" constraintValue="67.500" deviceLimit="1.399" freqLimit="714.796" physResource="sys_inst/clk_uart_ff_3/CLK" logResource="sys_inst/Mshreg_clk_uart_ff_2/CLK" locationPin="SLICE_X38Y42.CLK" clockNet="clk_50"/></twPinLimitRpt></twConst><twConst anchorID="106" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_dcm_system_clkout1 = PERIOD TIMEGRP &quot;dcm_system_clkout1&quot; TS_clk50 HIGH 50%;</twConstName><twItemCnt>19351184</twItemCnt><twErrCntSetup>77</twErrCntSetup><twErrCntEndPt>77</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>19750</twEndPtCnt><twPathErrCnt>5018</twPathErrCnt><twMinPer>23.630</twMinPer></twConstHead><twPathRptBanner iPaths="14930" iCriticalPaths="200" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_4 (SLICE_X31Y34.B1), 14930 paths
</twPathRptBanner><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.815</twSlack><twSrc BELType="FF">sys_inst/cpu_address_5</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_4</twDest><twTotPathDel>11.038</twTotPathDel><twClkSkew dest = "1.797" src = "2.320">0.523</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.258" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.254</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/cpu_address_5</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_4</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X16Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X16Y26.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/cpu_address&lt;6&gt;</twComp><twBEL>sys_inst/cpu_address_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y28.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>sys_inst/cpu_address&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/address&lt;5&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_address161</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>51</twFanCnt><twDelInfo twEdge="twRising">1.387</twDelInfo><twComp>sys_inst/u_CHIPSET/address&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/prev_read_signal</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y34.C6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.849</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y34.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24_G</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y34.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_11_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_n00541</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y34.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/n0054</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_11_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1368_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y32.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1368_o</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/in_service_register&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register&lt;1&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y33.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_10_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y34.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y34.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y33.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_2_f71</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y33.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/priority_rotate[2]_PWR_29_o_equal_13_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service131</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service121</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service12</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_rotate_mode</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service51</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_4</twBEL></twPathDel><twLogDel>3.605</twLogDel><twRouteDel>7.433</twRouteDel><twTotDel>11.038</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.721</twSlack><twSrc BELType="FF">sys_inst/cpu_address_5</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_4</twDest><twTotPathDel>10.944</twTotPathDel><twClkSkew dest = "1.797" src = "2.320">0.523</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.258" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.254</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/cpu_address_5</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_4</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X16Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X16Y26.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/cpu_address&lt;6&gt;</twComp><twBEL>sys_inst/cpu_address_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y28.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>sys_inst/cpu_address&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/address&lt;5&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_address161</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>51</twFanCnt><twDelInfo twEdge="twRising">1.387</twDelInfo><twComp>sys_inst/u_CHIPSET/address&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/prev_read_signal</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y34.C6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.849</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y34.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24_G</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y34.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_11_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_n00541</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y34.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/n0054</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_11_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1368_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y32.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1368_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/in_service_register&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y32.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/in_service_register&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y34.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.685</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y34.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y33.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_2_f71</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y33.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/priority_rotate[2]_PWR_29_o_equal_13_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service131</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service121</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service12</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_rotate_mode</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service51</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_4</twBEL></twPathDel><twLogDel>3.615</twLogDel><twRouteDel>7.329</twRouteDel><twTotDel>10.944</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.695</twSlack><twSrc BELType="FF">sys_inst/cpu_address_7</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_4</twDest><twTotPathDel>10.913</twTotPathDel><twClkSkew dest = "1.797" src = "2.325">0.528</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.258" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.254</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/cpu_address_7</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_4</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X16Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X16Y28.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/cpu_address&lt;7&gt;</twComp><twBEL>sys_inst/cpu_address_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>sys_inst/cpu_address&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/cpu_address&lt;7&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n111</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y27.D4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n11</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/prev_read_signal</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y34.C6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.849</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y34.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24_G</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y34.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_11_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_n00541</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y34.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/n0054</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_11_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1368_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y32.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1368_o</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/in_service_register&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register&lt;1&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y33.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_10_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y34.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y34.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y33.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_2_f71</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y33.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/priority_rotate[2]_PWR_29_o_equal_13_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service131</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service121</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service12</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_rotate_mode</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service51</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_4</twBEL></twPathDel><twLogDel>3.581</twLogDel><twRouteDel>7.332</twRouteDel><twTotDel>10.913</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="14930" iCriticalPaths="190" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_0 (SLICE_X34Y34.A5), 14930 paths
</twPathRptBanner><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.788</twSlack><twSrc BELType="FF">sys_inst/cpu_address_5</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_0</twDest><twTotPathDel>11.031</twTotPathDel><twClkSkew dest = "1.817" src = "2.320">0.503</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.258" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.254</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/cpu_address_5</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_0</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X16Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X16Y26.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/cpu_address&lt;6&gt;</twComp><twBEL>sys_inst/cpu_address_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y28.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>sys_inst/cpu_address&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/address&lt;5&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_address161</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>51</twFanCnt><twDelInfo twEdge="twRising">1.387</twDelInfo><twComp>sys_inst/u_CHIPSET/address&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/prev_read_signal</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y34.C6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.849</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y34.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24_G</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y34.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_11_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_n00541</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y34.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/n0054</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_11_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1368_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y32.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1368_o</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/in_service_register&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register&lt;1&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y33.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_10_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y34.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y34.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y33.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_2_f71</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y33.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/priority_rotate[2]_PWR_29_o_equal_13_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service131</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service121</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y34.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service12</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service11</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_0</twBEL></twPathDel><twLogDel>3.571</twLogDel><twRouteDel>7.460</twRouteDel><twTotDel>11.031</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.694</twSlack><twSrc BELType="FF">sys_inst/cpu_address_5</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_0</twDest><twTotPathDel>10.937</twTotPathDel><twClkSkew dest = "1.817" src = "2.320">0.503</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.258" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.254</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/cpu_address_5</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_0</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X16Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X16Y26.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/cpu_address&lt;6&gt;</twComp><twBEL>sys_inst/cpu_address_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y28.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>sys_inst/cpu_address&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/address&lt;5&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_address161</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>51</twFanCnt><twDelInfo twEdge="twRising">1.387</twDelInfo><twComp>sys_inst/u_CHIPSET/address&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/prev_read_signal</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y34.C6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.849</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y34.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24_G</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y34.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_11_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_n00541</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y34.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/n0054</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_11_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1368_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y32.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1368_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/in_service_register&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y32.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/in_service_register&lt;0&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y34.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.685</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y34.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y33.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_2_f71</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y33.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/priority_rotate[2]_PWR_29_o_equal_13_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service131</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service121</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y34.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service12</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service11</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_0</twBEL></twPathDel><twLogDel>3.581</twLogDel><twRouteDel>7.356</twRouteDel><twTotDel>10.937</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.668</twSlack><twSrc BELType="FF">sys_inst/cpu_address_7</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_0</twDest><twTotPathDel>10.906</twTotPathDel><twClkSkew dest = "1.817" src = "2.325">0.508</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.258" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.254</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/cpu_address_7</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_0</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X16Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X16Y28.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/cpu_address&lt;7&gt;</twComp><twBEL>sys_inst/cpu_address_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>sys_inst/cpu_address&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/cpu_address&lt;7&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n111</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y27.D4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n11</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/prev_read_signal</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y34.C6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.849</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y34.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24_G</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y34.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_11_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_n00541</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y34.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/n0054</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_11_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1368_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y32.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1368_o</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/in_service_register&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register&lt;1&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y33.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_10_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y34.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y34.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y33.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_2_f71</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y33.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/priority_rotate[2]_PWR_29_o_equal_13_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service131</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service121</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y34.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service12</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service11</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_0</twBEL></twPathDel><twLogDel>3.547</twLogDel><twRouteDel>7.359</twRouteDel><twTotDel>10.906</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="14930" iCriticalPaths="200" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_1 (SLICE_X34Y34.D1), 14930 paths
</twPathRptBanner><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.751</twSlack><twSrc BELType="FF">sys_inst/cpu_address_5</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_1</twDest><twTotPathDel>10.994</twTotPathDel><twClkSkew dest = "1.817" src = "2.320">0.503</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.258" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.254</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/cpu_address_5</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_1</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X16Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X16Y26.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/cpu_address&lt;6&gt;</twComp><twBEL>sys_inst/cpu_address_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y28.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>sys_inst/cpu_address&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/address&lt;5&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_address161</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>51</twFanCnt><twDelInfo twEdge="twRising">1.387</twDelInfo><twComp>sys_inst/u_CHIPSET/address&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/prev_read_signal</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y34.C6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.849</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y34.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24_G</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y34.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_11_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_n00541</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y34.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/n0054</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_11_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1368_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y32.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1368_o</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/in_service_register&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register&lt;1&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y33.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_10_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y34.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y34.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_11_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_11_o_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y33.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_11_o_3</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y33.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service131</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_11_o_2_f71</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y34.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/priority_rotate[2]_PWR_29_o_equal_11_o</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service21</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y34.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service2</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service26_F</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service26</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_1</twBEL></twPathDel><twLogDel>3.734</twLogDel><twRouteDel>7.260</twRouteDel><twTotDel>10.994</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.667</twSlack><twSrc BELType="FF">sys_inst/cpu_address_5</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_1</twDest><twTotPathDel>10.910</twTotPathDel><twClkSkew dest = "1.817" src = "2.320">0.503</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.258" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.254</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/cpu_address_5</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_1</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X16Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X16Y26.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/cpu_address&lt;6&gt;</twComp><twBEL>sys_inst/cpu_address_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y28.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>sys_inst/cpu_address&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/address&lt;5&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_address161</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>51</twFanCnt><twDelInfo twEdge="twRising">1.387</twDelInfo><twComp>sys_inst/u_CHIPSET/address&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/prev_read_signal</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y34.C6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.849</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y34.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24_G</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y34.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_11_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_n00541</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y34.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/n0054</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_11_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1368_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y32.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1368_o</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/in_service_register&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register&lt;1&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y33.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_10_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y34.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y34.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y33.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_2_f71</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y34.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/priority_rotate[2]_PWR_29_o_equal_13_o</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service21</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y34.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service2</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service26_F</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service26</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_1</twBEL></twPathDel><twLogDel>3.676</twLogDel><twRouteDel>7.234</twRouteDel><twTotDel>10.910</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>33.7</twPctLog><twPctRoute>66.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.631</twSlack><twSrc BELType="FF">sys_inst/cpu_address_7</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_1</twDest><twTotPathDel>10.869</twTotPathDel><twClkSkew dest = "1.817" src = "2.325">0.508</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.258" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.254</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_inst/cpu_address_7</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_1</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X16Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X16Y28.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sys_inst/cpu_address&lt;7&gt;</twComp><twBEL>sys_inst/cpu_address_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>sys_inst/cpu_address&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sys_inst/cpu_address&lt;7&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n111</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y27.D4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n11</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/prev_read_signal</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y34.C6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.849</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y34.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24_G</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y34.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_11_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_n00541</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y34.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/n0054</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_11_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1368_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y32.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1368_o</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/in_service_register&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register&lt;1&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y33.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_10_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y34.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y34.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_11_o_3</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_11_o_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y33.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_11_o_3</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y33.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service131</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_11_o_2_f71</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y34.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/priority_rotate[2]_PWR_29_o_equal_11_o</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service21</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y34.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service2</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service&lt;1&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service26_F</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service26</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_1</twBEL></twPathDel><twLogDel>3.710</twLogDel><twRouteDel>7.159</twRouteDel><twTotDel>10.869</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dcm_system_clkout1 = PERIOD TIMEGRP &quot;dcm_system_clkout1&quot; TS_clk50 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/stable_address_3 (SLICE_X16Y25.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.191</twSlack><twSrc BELType="FF">sys_inst/cpu_address_3</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/stable_address_3</twDest><twTotPathDel>0.524</twTotPathDel><twClkSkew dest = "0.908" src = "0.829">-0.079</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.258" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.254</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/cpu_address_3</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/stable_address_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X17Y26.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>sys_inst/cpu_address&lt;3&gt;</twComp><twBEL>sys_inst/cpu_address_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y25.C6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>sys_inst/cpu_address&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y25.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/stable_address&lt;3&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_address141</twBEL><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/stable_address_3</twBEL></twPathDel><twLogDel>0.388</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.524</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>74.0</twPctLog><twPctRoute>26.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_14 (SLICE_X21Y33.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.194</twSlack><twSrc BELType="FF">sys_inst/cpu_address_14</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_14</twDest><twTotPathDel>0.530</twTotPathDel><twClkSkew dest = "0.859" src = "0.777">-0.082</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.258" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.254</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/cpu_address_14</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_14</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X20Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>sys_inst/cpu_address&lt;15&gt;</twComp><twBEL>sys_inst/cpu_address_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y33.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>sys_inst/cpu_address&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y33.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address&lt;14&gt;</twComp><twBEL>sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_address61</twBEL><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_14</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.115</twRouteDel><twTotDel>0.530</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>78.3</twPctLog><twPctRoute>21.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_22_17 (SLICE_X10Y55.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.244</twSlack><twSrc BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_22_0</twSrc><twDest BELType="FF">sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_22_17</twDest><twTotPathDel>0.246</twTotPathDel><twClkSkew dest = "0.032" src = "0.030">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_22_0</twSrc><twDest BELType='FF'>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_22_17</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X11Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twSrcClk><twPathDel><twSite>SLICE_X11Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_20_17</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_22_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y55.AI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.018</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_22_0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y55.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.030</twDelInfo><twComp>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_19_171</twComp><twBEL>sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_22_17</twBEL></twPathDel><twLogDel>0.228</twLogDel><twRouteDel>0.018</twRouteDel><twTotDel>0.246</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50</twDestClk><twPctLog>92.7</twPctLog><twPctRoute>7.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="131"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_system_clkout1 = PERIOD TIMEGRP &quot;dcm_system_clkout1&quot; TS_clk50 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="132" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="16.430" period="20.000" constraintValue="20.000" deviceLimit="3.570" freqLimit="280.112" physResource="sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB" logResource="sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB" locationPin="RAMB16_X0Y14.CLKB" clockNet="clk_50"/><twPinLimit anchorID="133" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="16.430" period="20.000" constraintValue="20.000" deviceLimit="3.570" freqLimit="280.112" physResource="sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB" logResource="sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB" locationPin="RAMB16_X0Y12.CLKB" clockNet="clk_50"/><twPinLimit anchorID="134" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="16.430" period="20.000" constraintValue="20.000" deviceLimit="3.570" freqLimit="280.112" physResource="sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB" logResource="sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB" locationPin="RAMB16_X0Y22.CLKB" clockNet="clk_50"/></twPinLimitRpt></twConst><twConst anchorID="135" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_dcm_system_clkout0 = PERIOD TIMEGRP &quot;dcm_system_clkout0&quot; TS_clk50 / 2 HIGH         50%;</twConstName><twItemCnt>205230</twItemCnt><twErrCntSetup>73</twErrCntSetup><twErrCntEndPt>73</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3290</twEndPtCnt><twPathErrCnt>6518</twPathErrCnt><twMinPer>11.228</twMinPer></twConstHead><twPathRptBanner iPaths="963" iCriticalPaths="194" sType="EndPoint">Paths for end point sys_inst/B1/EU_CORE/eu_register_r1_15 (SLICE_X45Y59.DX), 963 paths
</twPathRptBanner><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.228</twSlack><twSrc BELType="RAM">sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twSrc><twDest BELType="FF">sys_inst/B1/EU_CORE/eu_register_r1_15</twDest><twTotPathDel>11.064</twTotPathDel><twClkSkew dest = "0.358" src = "0.404">0.046</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.226" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twSrc><twDest BELType='FF'>sys_inst/B1/EU_CORE/eu_register_r1_15</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X2Y26.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>RAMB16_X2Y26.DOA2</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twComp><twBEL>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y55.CX</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">1.460</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_rom_data&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y55.BMUX</twSite><twDelType>Tcxb</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_si&lt;3&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/mux24_4_f7</twBEL><twBEL>sys_inst/B1/EU_CORE/mux24_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y56.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.799</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_operand0&lt;2&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r0&lt;7&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y56.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.151</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r0&lt;7&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y56.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y56.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y56.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;9&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y57.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_alu_last_result&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y57.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_alu_last_result&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y57.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_overflow16</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y57.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y57.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_dx&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/Mmux_n045772</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y59.DX</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>sys_inst/B1/EU_CORE/n0457&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y59.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r1&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/eu_register_r1_15</twBEL></twPathDel><twLogDel>4.517</twLogDel><twRouteDel>6.547</twRouteDel><twTotDel>11.064</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.186</twSlack><twSrc BELType="RAM">sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1</twSrc><twDest BELType="FF">sys_inst/B1/EU_CORE/eu_register_r1_15</twDest><twTotPathDel>11.025</twTotPathDel><twClkSkew dest = "0.358" src = "0.401">0.043</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.226" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1</twSrc><twDest BELType='FF'>sys_inst/B1/EU_CORE/eu_register_r1_15</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X2Y28.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>RAMB16_X2Y28.DOA2</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1</twComp><twBEL>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y58.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.144</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_rom_data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y58.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r2&lt;7&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/mux8_4</twBEL><twBEL>sys_inst/B1/EU_CORE/mux8_3_f7</twBEL><twBEL>sys_inst/B1/EU_CORE/mux8_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y56.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_operand1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r0&lt;7&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y56.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.151</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r0&lt;7&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y56.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y56.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y56.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;9&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y57.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_alu_last_result&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y57.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_alu_last_result&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y57.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_overflow16</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y57.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y57.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_dx&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/Mmux_n045772</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y59.DX</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>sys_inst/B1/EU_CORE/n0457&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y59.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r1&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/eu_register_r1_15</twBEL></twPathDel><twLogDel>4.753</twLogDel><twRouteDel>6.272</twRouteDel><twTotDel>11.025</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>43.1</twPctLog><twPctRoute>56.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.147</twSlack><twSrc BELType="RAM">sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twSrc><twDest BELType="FF">sys_inst/B1/EU_CORE/eu_register_r1_15</twDest><twTotPathDel>10.978</twTotPathDel><twClkSkew dest = "0.358" src = "0.409">0.051</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.226" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twSrc><twDest BELType='FF'>sys_inst/B1/EU_CORE/eu_register_r1_15</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X2Y30.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>RAMB16_X2Y30.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twComp><twBEL>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y58.A5</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">1.097</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_rom_data&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y58.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r2&lt;7&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/mux8_4</twBEL><twBEL>sys_inst/B1/EU_CORE/mux8_3_f7</twBEL><twBEL>sys_inst/B1/EU_CORE/mux8_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y56.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_operand1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r0&lt;7&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y56.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.151</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r0&lt;7&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y56.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y56.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y56.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;9&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y57.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_alu_last_result&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y57.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_alu_last_result&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y57.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_overflow16</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y57.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y57.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_dx&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/Mmux_n045772</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y59.DX</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>sys_inst/B1/EU_CORE/n0457&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y59.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r1&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/eu_register_r1_15</twBEL></twPathDel><twLogDel>4.753</twLogDel><twRouteDel>6.225</twRouteDel><twTotDel>10.978</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="963" iCriticalPaths="194" sType="EndPoint">Paths for end point sys_inst/B1/EU_CORE/eu_register_bx_15 (SLICE_X45Y55.DX), 963 paths
</twPathRptBanner><twPathRpt anchorID="142"><twConstPath anchorID="143" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.216</twSlack><twSrc BELType="RAM">sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twSrc><twDest BELType="FF">sys_inst/B1/EU_CORE/eu_register_bx_15</twDest><twTotPathDel>11.044</twTotPathDel><twClkSkew dest = "0.350" src = "0.404">0.054</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.226" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twSrc><twDest BELType='FF'>sys_inst/B1/EU_CORE/eu_register_bx_15</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X2Y26.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>RAMB16_X2Y26.DOA2</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twComp><twBEL>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y55.CX</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">1.460</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_rom_data&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y55.BMUX</twSite><twDelType>Tcxb</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_si&lt;3&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/mux24_4_f7</twBEL><twBEL>sys_inst/B1/EU_CORE/mux24_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y56.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.799</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_operand0&lt;2&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r0&lt;7&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y56.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.151</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r0&lt;7&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y56.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y56.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y56.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;9&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y57.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_alu_last_result&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y57.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_alu_last_result&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y57.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_overflow16</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y57.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y57.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_dx&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/Mmux_n045772</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y55.DX</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.998</twDelInfo><twComp>sys_inst/B1/EU_CORE/n0457&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y55.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_bx&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/eu_register_bx_15</twBEL></twPathDel><twLogDel>4.517</twLogDel><twRouteDel>6.527</twRouteDel><twTotDel>11.044</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="144"><twConstPath anchorID="145" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.174</twSlack><twSrc BELType="RAM">sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1</twSrc><twDest BELType="FF">sys_inst/B1/EU_CORE/eu_register_bx_15</twDest><twTotPathDel>11.005</twTotPathDel><twClkSkew dest = "0.350" src = "0.401">0.051</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.226" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1</twSrc><twDest BELType='FF'>sys_inst/B1/EU_CORE/eu_register_bx_15</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X2Y28.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>RAMB16_X2Y28.DOA2</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1</twComp><twBEL>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y58.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.144</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_rom_data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y58.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r2&lt;7&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/mux8_4</twBEL><twBEL>sys_inst/B1/EU_CORE/mux8_3_f7</twBEL><twBEL>sys_inst/B1/EU_CORE/mux8_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y56.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_operand1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r0&lt;7&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y56.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.151</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r0&lt;7&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y56.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y56.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y56.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;9&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y57.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_alu_last_result&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y57.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_alu_last_result&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y57.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_overflow16</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y57.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y57.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_dx&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/Mmux_n045772</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y55.DX</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.998</twDelInfo><twComp>sys_inst/B1/EU_CORE/n0457&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y55.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_bx&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/eu_register_bx_15</twBEL></twPathDel><twLogDel>4.753</twLogDel><twRouteDel>6.252</twRouteDel><twTotDel>11.005</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="146"><twConstPath anchorID="147" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.135</twSlack><twSrc BELType="RAM">sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twSrc><twDest BELType="FF">sys_inst/B1/EU_CORE/eu_register_bx_15</twDest><twTotPathDel>10.958</twTotPathDel><twClkSkew dest = "0.350" src = "0.409">0.059</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.226" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twSrc><twDest BELType='FF'>sys_inst/B1/EU_CORE/eu_register_bx_15</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X2Y30.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>RAMB16_X2Y30.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twComp><twBEL>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y58.A5</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">1.097</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_rom_data&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y58.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r2&lt;7&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/mux8_4</twBEL><twBEL>sys_inst/B1/EU_CORE/mux8_3_f7</twBEL><twBEL>sys_inst/B1/EU_CORE/mux8_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y56.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_operand1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r0&lt;7&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y56.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.151</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r0&lt;7&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y56.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y56.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y56.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;9&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y57.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_alu_last_result&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y57.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_alu_last_result&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y57.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_overflow16</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y57.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y57.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_dx&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/Mmux_n045772</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y55.DX</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.998</twDelInfo><twComp>sys_inst/B1/EU_CORE/n0457&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y55.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_bx&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/eu_register_bx_15</twBEL></twPathDel><twLogDel>4.753</twLogDel><twRouteDel>6.205</twRouteDel><twTotDel>10.958</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>43.4</twPctLog><twPctRoute>56.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="963" iCriticalPaths="194" sType="EndPoint">Paths for end point sys_inst/B1/EU_CORE/eu_register_sp_15 (SLICE_X45Y60.CX), 963 paths
</twPathRptBanner><twPathRpt anchorID="148"><twConstPath anchorID="149" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.210</twSlack><twSrc BELType="RAM">sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twSrc><twDest BELType="FF">sys_inst/B1/EU_CORE/eu_register_sp_15</twDest><twTotPathDel>11.049</twTotPathDel><twClkSkew dest = "0.361" src = "0.404">0.043</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.226" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twSrc><twDest BELType='FF'>sys_inst/B1/EU_CORE/eu_register_sp_15</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X2Y26.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>RAMB16_X2Y26.DOA2</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twComp><twBEL>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y55.CX</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">1.460</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_rom_data&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y55.BMUX</twSite><twDelType>Tcxb</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_si&lt;3&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/mux24_4_f7</twBEL><twBEL>sys_inst/B1/EU_CORE/mux24_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y56.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.799</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_operand0&lt;2&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r0&lt;7&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y56.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.151</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r0&lt;7&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y56.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y56.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y56.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;9&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y57.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_alu_last_result&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y57.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_alu_last_result&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y57.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_overflow16</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y57.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y57.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_dx&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/Mmux_n045772</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y60.CX</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>sys_inst/B1/EU_CORE/n0457&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y60.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_sp&lt;12&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/eu_register_sp_15</twBEL></twPathDel><twLogDel>4.517</twLogDel><twRouteDel>6.532</twRouteDel><twTotDel>11.049</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="150"><twConstPath anchorID="151" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.168</twSlack><twSrc BELType="RAM">sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1</twSrc><twDest BELType="FF">sys_inst/B1/EU_CORE/eu_register_sp_15</twDest><twTotPathDel>11.010</twTotPathDel><twClkSkew dest = "0.361" src = "0.401">0.040</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.226" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1</twSrc><twDest BELType='FF'>sys_inst/B1/EU_CORE/eu_register_sp_15</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X2Y28.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>RAMB16_X2Y28.DOA2</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1</twComp><twBEL>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y58.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.144</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_rom_data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y58.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r2&lt;7&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/mux8_4</twBEL><twBEL>sys_inst/B1/EU_CORE/mux8_3_f7</twBEL><twBEL>sys_inst/B1/EU_CORE/mux8_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y56.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_operand1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r0&lt;7&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y56.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.151</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r0&lt;7&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y56.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y56.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y56.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;9&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y57.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_alu_last_result&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y57.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_alu_last_result&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y57.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_overflow16</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y57.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y57.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_dx&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/Mmux_n045772</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y60.CX</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>sys_inst/B1/EU_CORE/n0457&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y60.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_sp&lt;12&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/eu_register_sp_15</twBEL></twPathDel><twLogDel>4.753</twLogDel><twRouteDel>6.257</twRouteDel><twTotDel>11.010</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="152"><twConstPath anchorID="153" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.129</twSlack><twSrc BELType="RAM">sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twSrc><twDest BELType="FF">sys_inst/B1/EU_CORE/eu_register_sp_15</twDest><twTotPathDel>10.963</twTotPathDel><twClkSkew dest = "0.361" src = "0.409">0.048</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.226" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twSrc><twDest BELType='FF'>sys_inst/B1/EU_CORE/eu_register_sp_15</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X2Y30.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>RAMB16_X2Y30.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twComp><twBEL>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y58.A5</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">1.097</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_rom_data&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y58.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r2&lt;7&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/mux8_4</twBEL><twBEL>sys_inst/B1/EU_CORE/mux8_3_f7</twBEL><twBEL>sys_inst/B1/EU_CORE/mux8_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y56.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_operand1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r0&lt;7&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y56.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.151</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_r0&lt;7&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y56.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y56.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y56.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_carry8</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;9&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y57.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_alu_last_result&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y57.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_alu_last_result&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y57.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_add_overflow16</twComp><twBEL>sys_inst/B1/EU_CORE/carry&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y57.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>sys_inst/B1/EU_CORE/carry&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y57.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_dx&lt;15&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/Mmux_n045772</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y60.CX</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>sys_inst/B1/EU_CORE/n0457&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y60.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_register_sp&lt;12&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/eu_register_sp_15</twBEL></twPathDel><twLogDel>4.753</twLogDel><twRouteDel>6.210</twRouteDel><twTotDel>10.963</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>43.4</twPctLog><twPctRoute>56.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dcm_system_clkout0 = PERIOD TIMEGRP &quot;dcm_system_clkout0&quot; TS_clk50 / 2 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5 (RAMB16_X2Y30.ADDRA12), 1 path
</twPathRptBanner><twPathRpt anchorID="154"><twConstPath anchorID="155" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.283</twSlack><twSrc BELType="FF">sys_inst/B1/EU_CORE/eu_rom_address_10</twSrc><twDest BELType="RAM">sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twDest><twTotPathDel>0.289</twTotPathDel><twClkSkew dest = "0.173" src = "0.167">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/B1/EU_CORE/eu_rom_address_10</twSrc><twDest BELType='RAM'>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X49Y61.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_rom_address&lt;11&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/eu_rom_address_10</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y30.ADDRA12</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twFalling">0.157</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_rom_address&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y30.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twComp><twBEL>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.157</twRouteDel><twTotDel>0.289</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>45.7</twPctLog><twPctRoute>54.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5 (RAMB16_X2Y30.ADDRA10), 1 path
</twPathRptBanner><twPathRpt anchorID="156"><twConstPath anchorID="157" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.288</twSlack><twSrc BELType="FF">sys_inst/B1/EU_CORE/eu_rom_address_8</twSrc><twDest BELType="RAM">sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twDest><twTotPathDel>0.294</twTotPathDel><twClkSkew dest = "0.173" src = "0.167">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/B1/EU_CORE/eu_rom_address_8</twSrc><twDest BELType='RAM'>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X49Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_rom_address&lt;11&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/eu_rom_address_8</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y30.ADDRA10</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twFalling">0.162</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_rom_address&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y30.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twComp><twBEL>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.162</twRouteDel><twTotDel>0.294</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>44.9</twPctLog><twPctRoute>55.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5 (RAMB16_X2Y30.ADDRA11), 1 path
</twPathRptBanner><twPathRpt anchorID="158"><twConstPath anchorID="159" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.289</twSlack><twSrc BELType="FF">sys_inst/B1/EU_CORE/eu_rom_address_9</twSrc><twDest BELType="RAM">sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twDest><twTotPathDel>0.295</twTotPathDel><twClkSkew dest = "0.173" src = "0.167">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sys_inst/B1/EU_CORE/eu_rom_address_9</twSrc><twDest BELType='RAM'>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X49Y61.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_rom_address&lt;11&gt;</twComp><twBEL>sys_inst/B1/EU_CORE/eu_rom_address_9</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y30.ADDRA11</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twFalling">0.163</twDelInfo><twComp>sys_inst/B1/EU_CORE/eu_rom_address&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y30.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twComp><twBEL>sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.163</twRouteDel><twTotDel>0.295</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>44.7</twPctLog><twPctRoute>55.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="160"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_system_clkout0 = PERIOD TIMEGRP &quot;dcm_system_clkout0&quot; TS_clk50 / 2 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="161" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1/CLKA" logResource="sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1/CLKA" locationPin="RAMB16_X2Y28.CLKA" clockNet="clk_100"/><twPinLimit anchorID="162" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory2/CLKA" logResource="sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory2/CLKA" locationPin="RAMB16_X2Y32.CLKA" clockNet="clk_100"/><twPinLimit anchorID="163" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory3/CLKA" logResource="sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory3/CLKA" locationPin="RAMB16_X2Y34.CLKA" clockNet="clk_100"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="164"><twConstRollup name="TS_clk50" fullName="TS_clk50 = PERIOD TIMEGRP &quot;clock_50_i&quot; 20 ns HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="5.000" actualRollup="23.630" errors="0" errorRollup="150" items="0" itemsRollup="19593212"/><twConstRollup name="TS_dcm_system_clkout2" fullName="TS_dcm_system_clkout2 = PERIOD TIMEGRP &quot;dcm_system_clkout2&quot; TS_clk50 /         0.571428571 HIGH 50%;" type="child" depth="1" requirement="35.000" prefType="period" actual="17.991" actualRollup="N/A" errors="0" errorRollup="0" items="36798" itemsRollup="0"/><twConstRollup name="TS_dcm_system_clkout4" fullName="TS_dcm_system_clkout4 = PERIOD TIMEGRP &quot;dcm_system_clkout4&quot; TS_clk50 /         0.071428571 HIGH 50%;" type="child" depth="1" requirement="280.000" prefType="period" actual="2.666" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_dcm_system_clkout3" fullName="TS_dcm_system_clkout3 = PERIOD TIMEGRP &quot;dcm_system_clkout3&quot; TS_clk50 /         0.296296296 HIGH 50%;" type="child" depth="1" requirement="67.500" prefType="period" actual="2.666" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_dcm_system_clkout1" fullName="TS_dcm_system_clkout1 = PERIOD TIMEGRP &quot;dcm_system_clkout1&quot; TS_clk50 HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="23.630" actualRollup="N/A" errors="77" errorRollup="0" items="19351184" itemsRollup="0"/><twConstRollup name="TS_dcm_system_clkout0" fullName="TS_dcm_system_clkout0 = PERIOD TIMEGRP &quot;dcm_system_clkout0&quot; TS_clk50 / 2 HIGH         50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="11.228" actualRollup="N/A" errors="73" errorRollup="0" items="205230" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="165">2</twUnmetConstCnt><twDataSheet anchorID="166" twNameLen="15"><twClk2SUList anchorID="167" twDestWidth="10"><twDest>clock_50_i</twDest><twClk2SU><twSrc>clock_50_i</twSrc><twRiseRise>19.015</twRiseRise><twFallRise>9.499</twFallRise><twRiseFall>1.990</twRiseFall><twFallFall>4.445</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="168"><twErrCnt>150</twErrCnt><twScore>82448</twScore><twSetupScore>82448</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>30484169</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>34839</twConnCnt></twConstCov><twStats anchorID="169"><twMinPer>23.630</twMinPer><twFootnote number="1" /><twMaxFreq>42.319</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sat Mar 04 21:39:48 2023 </twTimestamp></twFoot><twClientInfo anchorID="170"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 4744 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
