
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack max INF

==========================================================================
floorplan final report_clock_min_period
--------------------------------------------------------------------------

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
No paths found.

==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
No paths found.

==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: reset (input port)
Endpoint: clockp[0] (output port)
Path Group: unconstrained
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00 v input external delay
     1    0.01    0.00    0.00    0.00 v reset (in)
                                         reset (net)
                  0.00    0.00    0.00 v _1_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     2    0.01    0.19    0.13    0.13 ^ _1_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         ireset (net)
                  0.19    0.00    0.13 ^ iss.reseten0/EN (gf180mcu_fd_sc_mcu7t5v0__invz_1)
     2    0.03    0.32    0.43    0.55 v iss.reseten0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_1)
                                         dstage[0].id.in (net)
                  0.32    0.00    0.55 v dstage[0].id.delaybuf0/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.02    0.15    0.23    0.78 v dstage[0].id.delaybuf0/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         dstage[0].id.ts (net)
                  0.15    0.00    0.78 v dstage[0].id.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     1    0.02    0.08    0.39    1.17 ^ dstage[0].id.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[0].id.out (net)
                  0.08    0.00    1.17 ^ dstage[1].id.delaybuf0/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.02    0.16    0.25    1.41 ^ dstage[1].id.delaybuf0/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         dstage[1].id.ts (net)
                  0.16    0.00    1.41 ^ dstage[1].id.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     1    0.02    0.08    0.31    1.72 v dstage[1].id.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[1].id.out (net)
                  0.08    0.00    1.72 v dstage[2].id.delaybuf0/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.02    0.15    0.25    1.97 v dstage[2].id.delaybuf0/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         dstage[2].id.ts (net)
                  0.15    0.00    1.97 v dstage[2].id.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     1    0.02    0.08    0.39    2.36 ^ dstage[2].id.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[2].id.out (net)
                  0.08    0.00    2.36 ^ dstage[3].id.delaybuf0/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.02    0.16    0.25    2.60 ^ dstage[3].id.delaybuf0/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         dstage[3].id.ts (net)
                  0.16    0.00    2.60 ^ dstage[3].id.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     1    0.02    0.08    0.31    2.91 v dstage[3].id.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[3].id.out (net)
                  0.08    0.00    2.91 v dstage[4].id.delaybuf0/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.02    0.15    0.25    3.16 v dstage[4].id.delaybuf0/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         dstage[4].id.ts (net)
                  0.15    0.00    3.16 v dstage[4].id.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     1    0.02    0.08    0.39    3.55 ^ dstage[4].id.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[4].id.out (net)
                  0.08    0.00    3.55 ^ dstage[5].id.delaybuf0/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.02    0.16    0.25    3.79 ^ dstage[5].id.delaybuf0/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         dstage[5].id.ts (net)
                  0.16    0.00    3.79 ^ dstage[5].id.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     2    0.03    0.09    0.33    4.12 v dstage[5].id.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[5].id.out (net)
                  0.09    0.00    4.12 v dstage[6].id.delaybuf0/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.02    0.15    0.25    4.37 v dstage[6].id.delaybuf0/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         dstage[6].id.ts (net)
                  0.15    0.00    4.37 v dstage[6].id.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     1    0.02    0.08    0.39    4.76 ^ dstage[6].id.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[6].id.out (net)
                  0.08    0.00    4.76 ^ dstage[7].id.delaybuf0/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.02    0.16    0.25    5.01 ^ dstage[7].id.delaybuf0/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         dstage[7].id.ts (net)
                  0.16    0.00    5.01 ^ dstage[7].id.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     1    0.02    0.08    0.31    5.32 v dstage[7].id.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[7].id.out (net)
                  0.08    0.00    5.32 v dstage[8].id.delaybuf0/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.02    0.15    0.25    5.57 v dstage[8].id.delaybuf0/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         dstage[8].id.ts (net)
                  0.15    0.00    5.57 v dstage[8].id.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     1    0.02    0.08    0.39    5.95 ^ dstage[8].id.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[8].id.out (net)
                  0.08    0.00    5.95 ^ dstage[9].id.delaybuf0/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.02    0.16    0.25    6.20 ^ dstage[9].id.delaybuf0/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         dstage[9].id.ts (net)
                  0.16    0.00    6.20 ^ dstage[9].id.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     1    0.02    0.08    0.31    6.51 v dstage[9].id.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[10].id.in (net)
                  0.08    0.00    6.51 v dstage[10].id.delaybuf0/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.02    0.15    0.25    6.76 v dstage[10].id.delaybuf0/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         dstage[10].id.ts (net)
                  0.15    0.00    6.76 v dstage[10].id.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     1    0.02    0.08    0.39    7.14 ^ dstage[10].id.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[10].id.out (net)
                  0.08    0.00    7.14 ^ dstage[11].id.delaybuf0/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.02    0.16    0.25    7.39 ^ dstage[11].id.delaybuf0/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         dstage[11].id.ts (net)
                  0.16    0.00    7.39 ^ dstage[11].id.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     3    0.03    0.10    0.34    7.73 v dstage[11].id.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[11].id.out (net)
                  0.10    0.00    7.73 v iss.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     2    0.03    0.11    0.40    8.12 ^ iss.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[0].id.in (net)
                  0.52    0.00    8.12 ^ ibufp00/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.03    0.30    0.25    8.37 v ibufp00/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         c[0] (net)
                  0.30    0.00    8.37 v ibufp01/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
     1    0.00    0.07    0.08    8.45 ^ ibufp01/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
                                         clockp[0] (net)
                  0.07    0.00    8.45 ^ clockp[0] (out)
                                  8.45   data arrival time
-----------------------------------------------------------------------------
(Path is unconstrained)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          2.58e-03   9.69e-04   1.08e-08   3.55e-03 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.58e-03   9.69e-04   1.08e-08   3.55e-03 100.0%
                          72.7%      27.3%       0.0%
