//
// Generated by Bluespec Compiler, version 2016.07.beta1 (build 34806, 2016-07-05)
//
// On Tue Mar 28 10:39:51 IST 2017
//
//
// Ports:
// Name                         I/O  size props
// RDY_sin                        O     1 const
// sout                           O     1 reg
// RDY_sout                       O     1 const
// CLK                            I     1 clock
// RST_N                          I     1 reset
// sin_in                         I     1 reg
// EN_sin                         I     1
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkproc(CLK,
	      RST_N,

	      sin_in,
	      EN_sin,
	      RDY_sin,

	      sout,
	      RDY_sout);
  input  CLK;
  input  RST_N;

  // action method sin
  input  sin_in;
  input  EN_sin;
  output RDY_sin;

  // value method sout
  output sout;
  output RDY_sout;

  // signals for module outputs
  wire RDY_sin, RDY_sout, sout;

  // inlined wires
  wire [103 : 0] rtc_pendingReq_rd$port0__write_1,
		 rtc_pendingReq_rd$port1__read,
		 rtc_pendingReq_rd$port1__write_1,
		 rtc_pendingReq_rd$port2__read,
		 rtc_pendingReq_wr$port1__read,
		 rtc_pendingReq_wr$port1__write_1,
		 rtc_pendingReq_wr$port2__read;
  wire [100 : 0] rd_masters_0_fifo_rx_rv$port0__write_1,
		 rd_masters_0_fifo_rx_rv$port1__read,
		 rd_masters_0_fifo_rx_rv$port1__write_1,
		 rd_masters_0_fifo_rx_rv$port2__read,
		 slave_config_mem_rd_fifo_tx_rv$port0__write_1,
		 slave_config_mem_rd_fifo_tx_rv$port1__read,
		 slave_config_mem_rd_fifo_tx_rv$port2__read,
		 slave_config_mem_wr_fifo_tx_rv$port0__write_1,
		 slave_config_mem_wr_fifo_tx_rv$port1__read,
		 slave_config_mem_wr_fifo_tx_rv$port2__read,
		 slave_main_mem_rd_fifo_tx_rv$port0__write_1,
		 slave_main_mem_rd_fifo_tx_rv$port1__read,
		 slave_main_mem_rd_fifo_tx_rv$port2__read,
		 slave_main_mem_wr_fifo_tx_rv$port0__write_1,
		 slave_main_mem_wr_fifo_tx_rv$port1__read,
		 slave_main_mem_wr_fifo_tx_rv$port2__read,
		 slave_rtc_rd_fifo_tx_rv$port0__write_1,
		 slave_rtc_rd_fifo_tx_rv$port1__read,
		 slave_rtc_rd_fifo_tx_rv$port2__read,
		 slave_rtc_wr_fifo_tx_rv$port0__write_1,
		 slave_rtc_wr_fifo_tx_rv$port1__read,
		 slave_rtc_wr_fifo_tx_rv$port2__read,
		 wr_masters_0_fifo_rx_rv$port0__write_1,
		 wr_masters_0_fifo_rx_rv$port1__read,
		 wr_masters_0_fifo_rx_rv$port2__read;
  wire [54 : 0] rd_masters_0_rd_addr_fifo_fifof_rv$port0__write_1,
		rd_masters_0_rd_addr_fifo_fifof_rv$port1__read,
		rd_masters_0_rd_addr_fifo_fifof_rv$port1__write_1,
		rd_masters_0_rd_addr_fifo_fifof_rv$port2__read,
		slave_config_mem_rd_rd_addr_fifo_fifof_rv$port0__write_1,
		slave_config_mem_rd_rd_addr_fifo_fifof_rv$port1__read,
		slave_config_mem_rd_rd_addr_fifo_fifof_rv$port2__read,
		slave_config_mem_wr_wr_addr_fifo_fifof_rv$port0__write_1,
		slave_config_mem_wr_wr_addr_fifo_fifof_rv$port1__read,
		slave_config_mem_wr_wr_addr_fifo_fifof_rv$port2__read,
		slave_main_mem_rd_rd_addr_fifo_fifof_rv$port0__write_1,
		slave_main_mem_rd_rd_addr_fifo_fifof_rv$port1__read,
		slave_main_mem_rd_rd_addr_fifo_fifof_rv$port2__read,
		slave_main_mem_wr_wr_addr_fifo_fifof_rv$port0__write_1,
		slave_main_mem_wr_wr_addr_fifo_fifof_rv$port1__read,
		slave_main_mem_wr_wr_addr_fifo_fifof_rv$port2__read,
		slave_rtc_rd_rd_addr_fifo_fifof_rv$port0__write_1,
		slave_rtc_rd_rd_addr_fifo_fifof_rv$port1__read,
		slave_rtc_rd_rd_addr_fifo_fifof_rv$port2__read,
		slave_rtc_wr_wr_addr_fifo_fifof_rv$port0__write_1,
		slave_rtc_wr_wr_addr_fifo_fifof_rv$port1__read,
		slave_rtc_wr_wr_addr_fifo_fifof_rv$port2__read,
		wr_masters_0_wr_addr_fifo_fifof_rv$port0__write_1,
		wr_masters_0_wr_addr_fifo_fifof_rv$port1__read,
		wr_masters_0_wr_addr_fifo_fifof_rv$port2__read;
  wire [53 : 0] addr_switch_data_wire$wget,
		addr_switch_data_wire_1$wget,
		config_memory_ff_rd_rsps_rv$port0__write_1,
		config_memory_ff_rd_rsps_rv$port1__read,
		config_memory_ff_rd_rsps_rv$port1__write_1,
		config_memory_ff_rd_rsps_rv$port2__read,
		config_memory_ff_wr_rsps_rv$port0__write_1,
		config_memory_ff_wr_rsps_rv$port1__read,
		config_memory_ff_wr_rsps_rv$port2__read,
		main_memory_ff_rd_rsps_rv$port0__write_1,
		main_memory_ff_rd_rsps_rv$port1__read,
		main_memory_ff_rd_rsps_rv$port2__read,
		main_memory_ff_wr_rsps_rv$port0__write_1,
		main_memory_ff_wr_rsps_rv$port1__read,
		main_memory_ff_wr_rsps_rv$port2__read,
		rd_masters_0_fifo_tx_rv$port0__write_1,
		rd_masters_0_fifo_tx_rv$port1__read,
		rd_masters_0_fifo_tx_rv$port2__read,
		rd_masters_0_rd_addr_fifo_data_wire$wget,
		slave_config_mem_rd_fifo_rx_rv$port0__write_1,
		slave_config_mem_rd_fifo_rx_rv$port1__read,
		slave_config_mem_rd_fifo_rx_rv$port2__read,
		slave_config_mem_rd_rd_addr_fifo_data_wire$wget,
		slave_config_mem_wr_fifo_rx_rv$port0__write_1,
		slave_config_mem_wr_fifo_rx_rv$port1__read,
		slave_config_mem_wr_fifo_rx_rv$port2__read,
		slave_config_mem_wr_wr_addr_fifo_data_wire$wget,
		slave_main_mem_rd_fifo_rx_rv$port0__write_1,
		slave_main_mem_rd_fifo_rx_rv$port1__read,
		slave_main_mem_rd_fifo_rx_rv$port2__read,
		slave_main_mem_rd_rd_addr_fifo_data_wire$wget,
		slave_main_mem_wr_fifo_rx_rv$port0__write_1,
		slave_main_mem_wr_fifo_rx_rv$port1__read,
		slave_main_mem_wr_fifo_rx_rv$port2__read,
		slave_main_mem_wr_wr_addr_fifo_data_wire$wget,
		slave_rtc_rd_fifo_rx_rv$port0__write_1,
		slave_rtc_rd_fifo_rx_rv$port1__read,
		slave_rtc_rd_fifo_rx_rv$port2__read,
		slave_rtc_rd_rd_addr_fifo_data_wire$wget,
		slave_rtc_wr_fifo_rx_rv$port0__write_1,
		slave_rtc_wr_fifo_rx_rv$port1__read,
		slave_rtc_wr_fifo_rx_rv$port2__read,
		slave_rtc_wr_wr_addr_fifo_data_wire$wget,
		wr_masters_0_fifo_tx_rv$port0__write_1,
		wr_masters_0_fifo_tx_rv$port1__read,
		wr_masters_0_fifo_tx_rv$port2__read,
		wr_masters_0_wr_addr_fifo_data_wire$wget;
  wire [41 : 0] slave_config_mem_wr_wr_data_fifo_fifof_rv$port0__write_1,
		slave_config_mem_wr_wr_data_fifo_fifof_rv$port1__read,
		slave_config_mem_wr_wr_data_fifo_fifof_rv$port1__write_1,
		slave_config_mem_wr_wr_data_fifo_fifof_rv$port2__read,
		slave_main_mem_wr_wr_data_fifo_fifof_rv$port0__write_1,
		slave_main_mem_wr_wr_data_fifo_fifof_rv$port1__read,
		slave_main_mem_wr_wr_data_fifo_fifof_rv$port2__read,
		slave_rtc_wr_wr_data_fifo_fifof_rv$port0__write_1,
		slave_rtc_wr_wr_data_fifo_fifof_rv$port1__read,
		slave_rtc_wr_wr_data_fifo_fifof_rv$port2__read,
		wr_masters_0_wr_data_fifo_fifof_rv$port0__write_1,
		wr_masters_0_wr_data_fifo_fifof_rv$port1__read,
		wr_masters_0_wr_data_fifo_fifof_rv$port2__read;
  wire [40 : 0] data_switch_data_wire$wget,
		slave_config_mem_wr_wr_data_fifo_data_wire$wget,
		slave_main_mem_wr_wr_data_fifo_data_wire$wget,
		slave_rtc_wr_wr_data_fifo_data_wire$wget,
		wr_masters_0_wr_data_fifo_data_wire$wget;
  wire [39 : 0] rd_masters_0_rd_resp_fifo_fifof_rv$port0__write_1,
		rd_masters_0_rd_resp_fifo_fifof_rv$port1__read,
		rd_masters_0_rd_resp_fifo_fifof_rv$port1__write_1,
		rd_masters_0_rd_resp_fifo_fifof_rv$port2__read,
		slave_config_mem_rd_rd_resp_fifo_fifof_rv$port0__write_1,
		slave_config_mem_rd_rd_resp_fifo_fifof_rv$port1__read,
		slave_config_mem_rd_rd_resp_fifo_fifof_rv$port2__read,
		slave_main_mem_rd_rd_resp_fifo_fifof_rv$port0__write_1,
		slave_main_mem_rd_rd_resp_fifo_fifof_rv$port1__read,
		slave_main_mem_rd_rd_resp_fifo_fifof_rv$port2__read,
		slave_rtc_rd_rd_resp_fifo_fifof_rv$port0__write_1,
		slave_rtc_rd_rd_resp_fifo_fifof_rv$port1__read,
		slave_rtc_rd_rd_resp_fifo_fifof_rv$port2__read;
  wire [38 : 0] rd_masters_0_rd_resp_fifo_data_wire$wget,
		resp_switch_data_wire$wget,
		slave_config_mem_rd_rd_resp_fifo_data_wire$wget,
		slave_main_mem_rd_rd_resp_fifo_data_wire$wget,
		slave_rtc_rd_rd_resp_fifo_data_wire$wget;
  wire [16 : 0] addr_path_fifo_rv$port0__write_1,
		addr_path_fifo_rv$port1__read,
		addr_path_fifo_rv$port1__write_1,
		addr_path_fifo_rv$port2__read,
		addr_path_fifo_rv_1$port0__write_1,
		addr_path_fifo_rv_1$port1__read,
		addr_path_fifo_rv_1$port2__read,
		data_path_fifo_rv$port0__write_1,
		data_path_fifo_rv$port1__read,
		data_path_fifo_rv$port2__read,
		resp_path_fifo_rv$port0__write_1,
		resp_path_fifo_rv$port1__read,
		resp_path_fifo_rv$port2__read,
		resp_path_fifo_rv_1$port0__write_1,
		resp_path_fifo_rv_1$port1__read,
		resp_path_fifo_rv_1$port2__read;
  wire [15 : 0] addr_switch_path_wire$wget,
		addr_switch_path_wire_1$wget,
		data_switch_path_wire$wget,
		resp_switch_path_wire$wget,
		resp_switch_path_wire_1$wget;
  wire [6 : 0] wr_masters_0_wr_resp_fifo_fifof_rv$port0__write_1,
	       wr_masters_0_wr_resp_fifo_fifof_rv$port1__read,
	       wr_masters_0_wr_resp_fifo_fifof_rv$port1__write_1,
	       wr_masters_0_wr_resp_fifo_fifof_rv$port2__read;
  wire [5 : 0] resp_switch_data_wire_1$wget,
	       wr_masters_0_wr_resp_fifo_data_wire$wget;
  wire [1 : 0] rd_masters_0_rRESP_wire$wget,
	       slave_main_mem_rd_arBURST_wire$wget,
	       slave_main_mem_rd_arLOCK_wire$wget,
	       slave_main_mem_wr_awBURST_wire$wget,
	       slave_main_mem_wr_awLOCK_wire$wget,
	       wr_masters_0_bRESP_wire$wget;
  wire addr_switch_handoff_wire$wget,
       addr_switch_handoff_wire_1$wget,
       config_memory_ff_wr_rsps_rv$EN_port0__write,
       config_memory_rg_state_1$whas,
       data_switch_handoff_wire$wget,
       dummy_wARReset$wget,
       dummy_wARSet$wget,
       main_memory_ff_wr_rsps_rv$EN_port0__write,
       main_memory_rg_state_1$whas,
       rd_masters_0_fifo_rx_rv$EN_port1__write,
       rd_masters_0_rLAST_wire$wget,
       resp_switch_handoff_wire$wget,
       resp_switch_handoff_wire_1$wget,
       rtc_pendingReq_rd$EN_port1__write,
       rtc_pendingReq_wr$EN_port1__write,
       slave_config_mem_wr_fifo_rx_rv$EN_port1__write,
       slave_config_mem_wr_fifo_tx_rv$EN_port0__write,
       slave_config_mem_wr_wr_data_fifo_fifof_rv$EN_port1__write,
       slave_main_mem_wr_fifo_rx_rv$EN_port1__write,
       slave_main_mem_wr_fifo_tx_rv$EN_port0__write,
       slave_main_mem_wr_wLAST_wire$wget,
       slave_main_mem_wr_wr_data_fifo_fifof_rv$EN_port1__write,
       slave_rtc_wr_fifo_rx_rv$EN_port1__write,
       slave_rtc_wr_fifo_tx_rv$EN_port0__write,
       slave_rtc_wr_wr_data_fifo_fifof_rv$EN_port1__write,
       wr_masters_0_fifo_rx_rv$EN_port1__write,
       wr_masters_0_wr_data_fifo_fifof_rv$EN_port0__write;

  // register addr_path_fifo_rv
  reg [16 : 0] addr_path_fifo_rv;
  wire [16 : 0] addr_path_fifo_rv$D_IN;
  wire addr_path_fifo_rv$EN;

  // register addr_path_fifo_rv_1
  reg [16 : 0] addr_path_fifo_rv_1;
  wire [16 : 0] addr_path_fifo_rv_1$D_IN;
  wire addr_path_fifo_rv_1$EN;

  // register addr_switch_done_reg
  reg addr_switch_done_reg;
  wire addr_switch_done_reg$D_IN, addr_switch_done_reg$EN;

  // register addr_switch_done_reg_2
  reg addr_switch_done_reg_2;
  wire addr_switch_done_reg_2$D_IN, addr_switch_done_reg_2$EN;

  // register arbiter_priority_vector
  reg arbiter_priority_vector;
  wire arbiter_priority_vector$D_IN, arbiter_priority_vector$EN;

  // register arbiter_priority_vector_1
  reg arbiter_priority_vector_1;
  wire arbiter_priority_vector_1$D_IN, arbiter_priority_vector_1$EN;

  // register config_memory_ff_rd_rsps_rv
  reg [53 : 0] config_memory_ff_rd_rsps_rv;
  wire [53 : 0] config_memory_ff_rd_rsps_rv$D_IN;
  wire config_memory_ff_rd_rsps_rv$EN;

  // register config_memory_ff_wr_rsps_rv
  reg [53 : 0] config_memory_ff_wr_rsps_rv;
  wire [53 : 0] config_memory_ff_wr_rsps_rv$D_IN;
  wire config_memory_ff_wr_rsps_rv$EN;

  // register config_memory_mem_write_ctr
  reg config_memory_mem_write_ctr;
  wire config_memory_mem_write_ctr$D_IN, config_memory_mem_write_ctr$EN;

  // register config_memory_rg_id
  reg [3 : 0] config_memory_rg_id;
  wire [3 : 0] config_memory_rg_id$D_IN;
  wire config_memory_rg_id$EN;

  // register config_memory_rg_req
  reg [99 : 0] config_memory_rg_req;
  wire [99 : 0] config_memory_rg_req$D_IN;
  wire config_memory_rg_req$EN;

  // register config_memory_rg_state
  reg config_memory_rg_state;
  wire config_memory_rg_state$D_IN, config_memory_rg_state$EN;

  // register config_memory_rg_word_count
  reg [4 : 0] config_memory_rg_word_count;
  wire [4 : 0] config_memory_rg_word_count$D_IN;
  wire config_memory_rg_word_count$EN;

  // register data_path_fifo_rv
  reg [16 : 0] data_path_fifo_rv;
  wire [16 : 0] data_path_fifo_rv$D_IN;
  wire data_path_fifo_rv$EN;

  // register data_switch_done_reg
  reg data_switch_done_reg;
  wire data_switch_done_reg$D_IN, data_switch_done_reg$EN;

  // register dummy_rARId
  reg [3 : 0] dummy_rARId;
  wire [3 : 0] dummy_rARId$D_IN;
  wire dummy_rARId$EN;

  // register dummy_rARValid
  reg dummy_rARValid;
  wire dummy_rARValid$D_IN, dummy_rARValid$EN;

  // register dummy_rAWId
  reg [3 : 0] dummy_rAWId;
  wire [3 : 0] dummy_rAWId$D_IN;
  wire dummy_rAWId$EN;

  // register dummy_rBReady
  reg dummy_rBReady;
  wire dummy_rBReady$D_IN, dummy_rBReady$EN;

  // register dummy_rwLast
  reg dummy_rwLast;
  wire dummy_rwLast$D_IN, dummy_rwLast$EN;

  // register main_memory_ff_rd_rsps_rv
  reg [53 : 0] main_memory_ff_rd_rsps_rv;
  wire [53 : 0] main_memory_ff_rd_rsps_rv$D_IN;
  wire main_memory_ff_rd_rsps_rv$EN;

  // register main_memory_ff_wr_rsps_rv
  reg [53 : 0] main_memory_ff_wr_rsps_rv;
  wire [53 : 0] main_memory_ff_wr_rsps_rv$D_IN;
  wire main_memory_ff_wr_rsps_rv$EN;

  // register main_memory_mem_write_ctr
  reg main_memory_mem_write_ctr;
  wire main_memory_mem_write_ctr$D_IN, main_memory_mem_write_ctr$EN;

  // register main_memory_rg_id
  reg [3 : 0] main_memory_rg_id;
  wire [3 : 0] main_memory_rg_id$D_IN;
  wire main_memory_rg_id$EN;

  // register main_memory_rg_req
  reg [99 : 0] main_memory_rg_req;
  wire [99 : 0] main_memory_rg_req$D_IN;
  wire main_memory_rg_req$EN;

  // register main_memory_rg_state
  reg main_memory_rg_state;
  wire main_memory_rg_state$D_IN, main_memory_rg_state$EN;

  // register main_memory_rg_word_count
  reg [4 : 0] main_memory_rg_word_count;
  wire [4 : 0] main_memory_rg_word_count$D_IN;
  wire main_memory_rg_word_count$EN;

  // register rd_masters_0_count
  reg [4 : 0] rd_masters_0_count;
  wire [4 : 0] rd_masters_0_count$D_IN;
  wire rd_masters_0_count$EN;

  // register rd_masters_0_fifo_rx_rv
  reg [100 : 0] rd_masters_0_fifo_rx_rv;
  wire [100 : 0] rd_masters_0_fifo_rx_rv$D_IN;
  wire rd_masters_0_fifo_rx_rv$EN;

  // register rd_masters_0_fifo_tx_rv
  reg [53 : 0] rd_masters_0_fifo_tx_rv;
  wire [53 : 0] rd_masters_0_fifo_tx_rv$D_IN;
  wire rd_masters_0_fifo_tx_rv$EN;

  // register rd_masters_0_rd_addr_fifo_fifof_rv
  reg [54 : 0] rd_masters_0_rd_addr_fifo_fifof_rv;
  wire [54 : 0] rd_masters_0_rd_addr_fifo_fifof_rv$D_IN;
  wire rd_masters_0_rd_addr_fifo_fifof_rv$EN;

  // register rd_masters_0_rd_resp_fifo_fifof_rv
  reg [39 : 0] rd_masters_0_rd_resp_fifo_fifof_rv;
  wire [39 : 0] rd_masters_0_rd_resp_fifo_fifof_rv$D_IN;
  wire rd_masters_0_rd_resp_fifo_fifof_rv$EN;

  // register resp_path_fifo_rv
  reg [16 : 0] resp_path_fifo_rv;
  wire [16 : 0] resp_path_fifo_rv$D_IN;
  wire resp_path_fifo_rv$EN;

  // register resp_path_fifo_rv_1
  reg [16 : 0] resp_path_fifo_rv_1;
  wire [16 : 0] resp_path_fifo_rv_1$D_IN;
  wire resp_path_fifo_rv_1$EN;

  // register resp_switch_done_reg
  reg resp_switch_done_reg;
  wire resp_switch_done_reg$D_IN, resp_switch_done_reg$EN;

  // register resp_switch_done_reg_2
  reg resp_switch_done_reg_2;
  wire resp_switch_done_reg_2$D_IN, resp_switch_done_reg_2$EN;

  // register rtc_counter_cycle
  reg [3 : 0] rtc_counter_cycle;
  wire [3 : 0] rtc_counter_cycle$D_IN;
  wire rtc_counter_cycle$EN;

  // register rtc_pendingReq_rd
  reg [103 : 0] rtc_pendingReq_rd;
  wire [103 : 0] rtc_pendingReq_rd$D_IN;
  wire rtc_pendingReq_rd$EN;

  // register rtc_pendingReq_wr
  reg [103 : 0] rtc_pendingReq_wr;
  wire [103 : 0] rtc_pendingReq_wr$D_IN;
  wire rtc_pendingReq_wr$EN;

  // register rtc_timeCmpHi
  reg [31 : 0] rtc_timeCmpHi;
  wire [31 : 0] rtc_timeCmpHi$D_IN;
  wire rtc_timeCmpHi$EN;

  // register rtc_timeCmpLo
  reg [31 : 0] rtc_timeCmpLo;
  wire [31 : 0] rtc_timeCmpLo$D_IN;
  wire rtc_timeCmpLo$EN;

  // register rtc_timeRegHi
  reg [31 : 0] rtc_timeRegHi;
  wire [31 : 0] rtc_timeRegHi$D_IN;
  wire rtc_timeRegHi$EN;

  // register rtc_timeRegLo
  reg [31 : 0] rtc_timeRegLo;
  wire [31 : 0] rtc_timeRegLo$D_IN;
  wire rtc_timeRegLo$EN;

  // register slave_config_mem_rd_count
  reg [4 : 0] slave_config_mem_rd_count;
  wire [4 : 0] slave_config_mem_rd_count$D_IN;
  wire slave_config_mem_rd_count$EN;

  // register slave_config_mem_rd_desc_prev
  reg [98 : 0] slave_config_mem_rd_desc_prev;
  wire [98 : 0] slave_config_mem_rd_desc_prev$D_IN;
  wire slave_config_mem_rd_desc_prev$EN;

  // register slave_config_mem_rd_fifo_rx_rv
  reg [53 : 0] slave_config_mem_rd_fifo_rx_rv;
  wire [53 : 0] slave_config_mem_rd_fifo_rx_rv$D_IN;
  wire slave_config_mem_rd_fifo_rx_rv$EN;

  // register slave_config_mem_rd_fifo_tx_rv
  reg [100 : 0] slave_config_mem_rd_fifo_tx_rv;
  wire [100 : 0] slave_config_mem_rd_fifo_tx_rv$D_IN;
  wire slave_config_mem_rd_fifo_tx_rv$EN;

  // register slave_config_mem_rd_rd_addr_fifo_fifof_rv
  reg [54 : 0] slave_config_mem_rd_rd_addr_fifo_fifof_rv;
  wire [54 : 0] slave_config_mem_rd_rd_addr_fifo_fifof_rv$D_IN;
  wire slave_config_mem_rd_rd_addr_fifo_fifof_rv$EN;

  // register slave_config_mem_rd_rd_resp_fifo_fifof_rv
  reg [39 : 0] slave_config_mem_rd_rd_resp_fifo_fifof_rv;
  wire [39 : 0] slave_config_mem_rd_rd_resp_fifo_fifof_rv$D_IN;
  wire slave_config_mem_rd_rd_resp_fifo_fifof_rv$EN;

  // register slave_config_mem_wr_count
  reg [4 : 0] slave_config_mem_wr_count;
  wire [4 : 0] slave_config_mem_wr_count$D_IN;
  wire slave_config_mem_wr_count$EN;

  // register slave_config_mem_wr_desc_prev
  reg [98 : 0] slave_config_mem_wr_desc_prev;
  wire [98 : 0] slave_config_mem_wr_desc_prev$D_IN;
  wire slave_config_mem_wr_desc_prev$EN;

  // register slave_config_mem_wr_fifo_rx_rv
  reg [53 : 0] slave_config_mem_wr_fifo_rx_rv;
  wire [53 : 0] slave_config_mem_wr_fifo_rx_rv$D_IN;
  wire slave_config_mem_wr_fifo_rx_rv$EN;

  // register slave_config_mem_wr_fifo_tx_rv
  reg [100 : 0] slave_config_mem_wr_fifo_tx_rv;
  wire [100 : 0] slave_config_mem_wr_fifo_tx_rv$D_IN;
  wire slave_config_mem_wr_fifo_tx_rv$EN;

  // register slave_config_mem_wr_wr_addr_fifo_fifof_rv
  reg [54 : 0] slave_config_mem_wr_wr_addr_fifo_fifof_rv;
  wire [54 : 0] slave_config_mem_wr_wr_addr_fifo_fifof_rv$D_IN;
  wire slave_config_mem_wr_wr_addr_fifo_fifof_rv$EN;

  // register slave_config_mem_wr_wr_data_fifo_fifof_rv
  reg [41 : 0] slave_config_mem_wr_wr_data_fifo_fifof_rv;
  wire [41 : 0] slave_config_mem_wr_wr_data_fifo_fifof_rv$D_IN;
  wire slave_config_mem_wr_wr_data_fifo_fifof_rv$EN;

  // register slave_config_mem_wr_wr_resp_fifo_fifof_cntr_r
  reg [1 : 0] slave_config_mem_wr_wr_resp_fifo_fifof_cntr_r;
  wire [1 : 0] slave_config_mem_wr_wr_resp_fifo_fifof_cntr_r$D_IN;
  wire slave_config_mem_wr_wr_resp_fifo_fifof_cntr_r$EN;

  // register slave_config_mem_wr_wr_resp_fifo_fifof_q_0
  reg [5 : 0] slave_config_mem_wr_wr_resp_fifo_fifof_q_0;
  reg [5 : 0] slave_config_mem_wr_wr_resp_fifo_fifof_q_0$D_IN;
  wire slave_config_mem_wr_wr_resp_fifo_fifof_q_0$EN;

  // register slave_config_mem_wr_wr_resp_fifo_fifof_q_1
  reg [5 : 0] slave_config_mem_wr_wr_resp_fifo_fifof_q_1;
  reg [5 : 0] slave_config_mem_wr_wr_resp_fifo_fifof_q_1$D_IN;
  wire slave_config_mem_wr_wr_resp_fifo_fifof_q_1$EN;

  // register slave_main_mem_rd_count
  reg [4 : 0] slave_main_mem_rd_count;
  wire [4 : 0] slave_main_mem_rd_count$D_IN;
  wire slave_main_mem_rd_count$EN;

  // register slave_main_mem_rd_desc_prev
  reg [98 : 0] slave_main_mem_rd_desc_prev;
  wire [98 : 0] slave_main_mem_rd_desc_prev$D_IN;
  wire slave_main_mem_rd_desc_prev$EN;

  // register slave_main_mem_rd_fifo_rx_rv
  reg [53 : 0] slave_main_mem_rd_fifo_rx_rv;
  wire [53 : 0] slave_main_mem_rd_fifo_rx_rv$D_IN;
  wire slave_main_mem_rd_fifo_rx_rv$EN;

  // register slave_main_mem_rd_fifo_tx_rv
  reg [100 : 0] slave_main_mem_rd_fifo_tx_rv;
  wire [100 : 0] slave_main_mem_rd_fifo_tx_rv$D_IN;
  wire slave_main_mem_rd_fifo_tx_rv$EN;

  // register slave_main_mem_rd_rd_addr_fifo_fifof_rv
  reg [54 : 0] slave_main_mem_rd_rd_addr_fifo_fifof_rv;
  wire [54 : 0] slave_main_mem_rd_rd_addr_fifo_fifof_rv$D_IN;
  wire slave_main_mem_rd_rd_addr_fifo_fifof_rv$EN;

  // register slave_main_mem_rd_rd_resp_fifo_fifof_rv
  reg [39 : 0] slave_main_mem_rd_rd_resp_fifo_fifof_rv;
  wire [39 : 0] slave_main_mem_rd_rd_resp_fifo_fifof_rv$D_IN;
  wire slave_main_mem_rd_rd_resp_fifo_fifof_rv$EN;

  // register slave_main_mem_wr_count
  reg [4 : 0] slave_main_mem_wr_count;
  wire [4 : 0] slave_main_mem_wr_count$D_IN;
  wire slave_main_mem_wr_count$EN;

  // register slave_main_mem_wr_desc_prev
  reg [98 : 0] slave_main_mem_wr_desc_prev;
  wire [98 : 0] slave_main_mem_wr_desc_prev$D_IN;
  wire slave_main_mem_wr_desc_prev$EN;

  // register slave_main_mem_wr_fifo_rx_rv
  reg [53 : 0] slave_main_mem_wr_fifo_rx_rv;
  wire [53 : 0] slave_main_mem_wr_fifo_rx_rv$D_IN;
  wire slave_main_mem_wr_fifo_rx_rv$EN;

  // register slave_main_mem_wr_fifo_tx_rv
  reg [100 : 0] slave_main_mem_wr_fifo_tx_rv;
  wire [100 : 0] slave_main_mem_wr_fifo_tx_rv$D_IN;
  wire slave_main_mem_wr_fifo_tx_rv$EN;

  // register slave_main_mem_wr_wr_addr_fifo_fifof_rv
  reg [54 : 0] slave_main_mem_wr_wr_addr_fifo_fifof_rv;
  wire [54 : 0] slave_main_mem_wr_wr_addr_fifo_fifof_rv$D_IN;
  wire slave_main_mem_wr_wr_addr_fifo_fifof_rv$EN;

  // register slave_main_mem_wr_wr_data_fifo_fifof_rv
  reg [41 : 0] slave_main_mem_wr_wr_data_fifo_fifof_rv;
  wire [41 : 0] slave_main_mem_wr_wr_data_fifo_fifof_rv$D_IN;
  wire slave_main_mem_wr_wr_data_fifo_fifof_rv$EN;

  // register slave_main_mem_wr_wr_resp_fifo_fifof_cntr_r
  reg [1 : 0] slave_main_mem_wr_wr_resp_fifo_fifof_cntr_r;
  wire [1 : 0] slave_main_mem_wr_wr_resp_fifo_fifof_cntr_r$D_IN;
  wire slave_main_mem_wr_wr_resp_fifo_fifof_cntr_r$EN;

  // register slave_main_mem_wr_wr_resp_fifo_fifof_q_0
  reg [5 : 0] slave_main_mem_wr_wr_resp_fifo_fifof_q_0;
  reg [5 : 0] slave_main_mem_wr_wr_resp_fifo_fifof_q_0$D_IN;
  wire slave_main_mem_wr_wr_resp_fifo_fifof_q_0$EN;

  // register slave_main_mem_wr_wr_resp_fifo_fifof_q_1
  reg [5 : 0] slave_main_mem_wr_wr_resp_fifo_fifof_q_1;
  reg [5 : 0] slave_main_mem_wr_wr_resp_fifo_fifof_q_1$D_IN;
  wire slave_main_mem_wr_wr_resp_fifo_fifof_q_1$EN;

  // register slave_rtc_rd_count
  reg [4 : 0] slave_rtc_rd_count;
  wire [4 : 0] slave_rtc_rd_count$D_IN;
  wire slave_rtc_rd_count$EN;

  // register slave_rtc_rd_desc_prev
  reg [98 : 0] slave_rtc_rd_desc_prev;
  wire [98 : 0] slave_rtc_rd_desc_prev$D_IN;
  wire slave_rtc_rd_desc_prev$EN;

  // register slave_rtc_rd_fifo_rx_rv
  reg [53 : 0] slave_rtc_rd_fifo_rx_rv;
  wire [53 : 0] slave_rtc_rd_fifo_rx_rv$D_IN;
  wire slave_rtc_rd_fifo_rx_rv$EN;

  // register slave_rtc_rd_fifo_tx_rv
  reg [100 : 0] slave_rtc_rd_fifo_tx_rv;
  wire [100 : 0] slave_rtc_rd_fifo_tx_rv$D_IN;
  wire slave_rtc_rd_fifo_tx_rv$EN;

  // register slave_rtc_rd_rd_addr_fifo_fifof_rv
  reg [54 : 0] slave_rtc_rd_rd_addr_fifo_fifof_rv;
  wire [54 : 0] slave_rtc_rd_rd_addr_fifo_fifof_rv$D_IN;
  wire slave_rtc_rd_rd_addr_fifo_fifof_rv$EN;

  // register slave_rtc_rd_rd_resp_fifo_fifof_rv
  reg [39 : 0] slave_rtc_rd_rd_resp_fifo_fifof_rv;
  wire [39 : 0] slave_rtc_rd_rd_resp_fifo_fifof_rv$D_IN;
  wire slave_rtc_rd_rd_resp_fifo_fifof_rv$EN;

  // register slave_rtc_wr_count
  reg [4 : 0] slave_rtc_wr_count;
  wire [4 : 0] slave_rtc_wr_count$D_IN;
  wire slave_rtc_wr_count$EN;

  // register slave_rtc_wr_desc_prev
  reg [98 : 0] slave_rtc_wr_desc_prev;
  wire [98 : 0] slave_rtc_wr_desc_prev$D_IN;
  wire slave_rtc_wr_desc_prev$EN;

  // register slave_rtc_wr_fifo_rx_rv
  reg [53 : 0] slave_rtc_wr_fifo_rx_rv;
  wire [53 : 0] slave_rtc_wr_fifo_rx_rv$D_IN;
  wire slave_rtc_wr_fifo_rx_rv$EN;

  // register slave_rtc_wr_fifo_tx_rv
  reg [100 : 0] slave_rtc_wr_fifo_tx_rv;
  wire [100 : 0] slave_rtc_wr_fifo_tx_rv$D_IN;
  wire slave_rtc_wr_fifo_tx_rv$EN;

  // register slave_rtc_wr_wr_addr_fifo_fifof_rv
  reg [54 : 0] slave_rtc_wr_wr_addr_fifo_fifof_rv;
  wire [54 : 0] slave_rtc_wr_wr_addr_fifo_fifof_rv$D_IN;
  wire slave_rtc_wr_wr_addr_fifo_fifof_rv$EN;

  // register slave_rtc_wr_wr_data_fifo_fifof_rv
  reg [41 : 0] slave_rtc_wr_wr_data_fifo_fifof_rv;
  wire [41 : 0] slave_rtc_wr_wr_data_fifo_fifof_rv$D_IN;
  wire slave_rtc_wr_wr_data_fifo_fifof_rv$EN;

  // register slave_rtc_wr_wr_resp_fifo_fifof_cntr_r
  reg [1 : 0] slave_rtc_wr_wr_resp_fifo_fifof_cntr_r;
  wire [1 : 0] slave_rtc_wr_wr_resp_fifo_fifof_cntr_r$D_IN;
  wire slave_rtc_wr_wr_resp_fifo_fifof_cntr_r$EN;

  // register slave_rtc_wr_wr_resp_fifo_fifof_q_0
  reg [5 : 0] slave_rtc_wr_wr_resp_fifo_fifof_q_0;
  reg [5 : 0] slave_rtc_wr_wr_resp_fifo_fifof_q_0$D_IN;
  wire slave_rtc_wr_wr_resp_fifo_fifof_q_0$EN;

  // register slave_rtc_wr_wr_resp_fifo_fifof_q_1
  reg [5 : 0] slave_rtc_wr_wr_resp_fifo_fifof_q_1;
  reg [5 : 0] slave_rtc_wr_wr_resp_fifo_fifof_q_1$D_IN;
  wire slave_rtc_wr_wr_resp_fifo_fifof_q_1$EN;

  // register wr_masters_0_count
  reg [4 : 0] wr_masters_0_count;
  wire [4 : 0] wr_masters_0_count$D_IN;
  wire wr_masters_0_count$EN;

  // register wr_masters_0_descriptor
  reg [98 : 0] wr_masters_0_descriptor;
  wire [98 : 0] wr_masters_0_descriptor$D_IN;
  wire wr_masters_0_descriptor$EN;

  // register wr_masters_0_fifo_rx_rv
  reg [100 : 0] wr_masters_0_fifo_rx_rv;
  wire [100 : 0] wr_masters_0_fifo_rx_rv$D_IN;
  wire wr_masters_0_fifo_rx_rv$EN;

  // register wr_masters_0_fifo_tx_rv
  reg [53 : 0] wr_masters_0_fifo_tx_rv;
  wire [53 : 0] wr_masters_0_fifo_tx_rv$D_IN;
  wire wr_masters_0_fifo_tx_rv$EN;

  // register wr_masters_0_saved_data
  reg [40 : 0] wr_masters_0_saved_data;
  wire [40 : 0] wr_masters_0_saved_data$D_IN;
  wire wr_masters_0_saved_data$EN;

  // register wr_masters_0_wr_addr_fifo_fifof_rv
  reg [54 : 0] wr_masters_0_wr_addr_fifo_fifof_rv;
  wire [54 : 0] wr_masters_0_wr_addr_fifo_fifof_rv$D_IN;
  wire wr_masters_0_wr_addr_fifo_fifof_rv$EN;

  // register wr_masters_0_wr_data_fifo_fifof_rv
  reg [41 : 0] wr_masters_0_wr_data_fifo_fifof_rv;
  wire [41 : 0] wr_masters_0_wr_data_fifo_fifof_rv$D_IN;
  wire wr_masters_0_wr_data_fifo_fifof_rv$EN;

  // register wr_masters_0_wr_resp_fifo_fifof_rv
  reg [6 : 0] wr_masters_0_wr_resp_fifo_fifof_rv;
  wire [6 : 0] wr_masters_0_wr_resp_fifo_fifof_rv$D_IN;
  wire wr_masters_0_wr_resp_fifo_fifof_rv$EN;

  // ports of submodule config_memory_dmem
  reg [3 : 0] config_memory_dmem$WEB;
  wire [31 : 0] config_memory_dmem$DIA,
		config_memory_dmem$DIB,
		config_memory_dmem$DOA;
  wire [9 : 0] config_memory_dmem$ADDRA, config_memory_dmem$ADDRB;
  wire [3 : 0] config_memory_dmem$WEA;
  wire config_memory_dmem$ENA, config_memory_dmem$ENB;

  // ports of submodule config_memory_ff_rd_reqs
  wire [99 : 0] config_memory_ff_rd_reqs$D_IN, config_memory_ff_rd_reqs$D_OUT;
  wire config_memory_ff_rd_reqs$CLR,
       config_memory_ff_rd_reqs$DEQ,
       config_memory_ff_rd_reqs$EMPTY_N,
       config_memory_ff_rd_reqs$ENQ,
       config_memory_ff_rd_reqs$FULL_N;

  // ports of submodule config_memory_ff_wr_reqs
  wire [99 : 0] config_memory_ff_wr_reqs$D_IN, config_memory_ff_wr_reqs$D_OUT;
  wire config_memory_ff_wr_reqs$CLR,
       config_memory_ff_wr_reqs$DEQ,
       config_memory_ff_wr_reqs$EMPTY_N,
       config_memory_ff_wr_reqs$ENQ,
       config_memory_ff_wr_reqs$FULL_N;

  // ports of submodule core
  wire [99 : 0] core$bus_rd_ifc_tx_get, core$bus_wr_ifc_tx_get;
  wire [52 : 0] core$bus_rd_ifc_rx_put, core$bus_wr_ifc_rx_put;
  wire core$EN_bus_rd_ifc_rx_put,
       core$EN_bus_rd_ifc_tx_get,
       core$EN_bus_wr_ifc_rx_put,
       core$EN_bus_wr_ifc_tx_get,
       core$EN_mtip,
       core$EN_sin,
       core$RDY_bus_rd_ifc_rx_put,
       core$RDY_bus_rd_ifc_tx_get,
       core$RDY_bus_wr_ifc_rx_put,
       core$RDY_bus_wr_ifc_tx_get,
       core$mtip_mtip,
       core$sin_in,
       core$sout;

  // ports of submodule main_memory_dmem
  reg [3 : 0] main_memory_dmem$WEB;
  wire [31 : 0] main_memory_dmem$DIA,
		main_memory_dmem$DIB,
		main_memory_dmem$DOA;
  wire [14 : 0] main_memory_dmem$ADDRA, main_memory_dmem$ADDRB;
  wire [3 : 0] main_memory_dmem$WEA;
  wire main_memory_dmem$ENA, main_memory_dmem$ENB;

  // ports of submodule main_memory_ff_rd_reqs
  wire [99 : 0] main_memory_ff_rd_reqs$D_IN, main_memory_ff_rd_reqs$D_OUT;
  wire main_memory_ff_rd_reqs$CLR,
       main_memory_ff_rd_reqs$DEQ,
       main_memory_ff_rd_reqs$EMPTY_N,
       main_memory_ff_rd_reqs$ENQ,
       main_memory_ff_rd_reqs$FULL_N;

  // ports of submodule main_memory_ff_wr_reqs
  wire [99 : 0] main_memory_ff_wr_reqs$D_IN, main_memory_ff_wr_reqs$D_OUT;
  wire main_memory_ff_wr_reqs$CLR,
       main_memory_ff_wr_reqs$DEQ,
       main_memory_ff_wr_reqs$EMPTY_N,
       main_memory_ff_wr_reqs$ENQ,
       main_memory_ff_wr_reqs$FULL_N;

  // ports of submodule slave_config_mem_rd_fifo_buffer
  wire slave_config_mem_rd_fifo_buffer$CLR,
       slave_config_mem_rd_fifo_buffer$DEQ,
       slave_config_mem_rd_fifo_buffer$D_IN,
       slave_config_mem_rd_fifo_buffer$D_OUT,
       slave_config_mem_rd_fifo_buffer$EMPTY_N,
       slave_config_mem_rd_fifo_buffer$ENQ,
       slave_config_mem_rd_fifo_buffer$FULL_N;

  // ports of submodule slave_config_mem_wr_fifo_buffer
  wire [4 : 0] slave_config_mem_wr_fifo_buffer$D_IN,
	       slave_config_mem_wr_fifo_buffer$D_OUT;
  wire slave_config_mem_wr_fifo_buffer$CLR,
       slave_config_mem_wr_fifo_buffer$DEQ,
       slave_config_mem_wr_fifo_buffer$EMPTY_N,
       slave_config_mem_wr_fifo_buffer$ENQ,
       slave_config_mem_wr_fifo_buffer$FULL_N;

  // ports of submodule slave_main_mem_rd_fifo_buffer
  wire slave_main_mem_rd_fifo_buffer$CLR,
       slave_main_mem_rd_fifo_buffer$DEQ,
       slave_main_mem_rd_fifo_buffer$D_IN,
       slave_main_mem_rd_fifo_buffer$D_OUT,
       slave_main_mem_rd_fifo_buffer$EMPTY_N,
       slave_main_mem_rd_fifo_buffer$ENQ,
       slave_main_mem_rd_fifo_buffer$FULL_N;

  // ports of submodule slave_main_mem_wr_fifo_buffer
  wire [4 : 0] slave_main_mem_wr_fifo_buffer$D_IN,
	       slave_main_mem_wr_fifo_buffer$D_OUT;
  wire slave_main_mem_wr_fifo_buffer$CLR,
       slave_main_mem_wr_fifo_buffer$DEQ,
       slave_main_mem_wr_fifo_buffer$EMPTY_N,
       slave_main_mem_wr_fifo_buffer$ENQ,
       slave_main_mem_wr_fifo_buffer$FULL_N;

  // ports of submodule slave_rtc_rd_fifo_buffer
  wire slave_rtc_rd_fifo_buffer$CLR,
       slave_rtc_rd_fifo_buffer$DEQ,
       slave_rtc_rd_fifo_buffer$D_IN,
       slave_rtc_rd_fifo_buffer$D_OUT,
       slave_rtc_rd_fifo_buffer$EMPTY_N,
       slave_rtc_rd_fifo_buffer$ENQ,
       slave_rtc_rd_fifo_buffer$FULL_N;

  // ports of submodule slave_rtc_wr_fifo_buffer
  wire [4 : 0] slave_rtc_wr_fifo_buffer$D_IN, slave_rtc_wr_fifo_buffer$D_OUT;
  wire slave_rtc_wr_fifo_buffer$CLR,
       slave_rtc_wr_fifo_buffer$DEQ,
       slave_rtc_wr_fifo_buffer$EMPTY_N,
       slave_rtc_wr_fifo_buffer$ENQ,
       slave_rtc_wr_fifo_buffer$FULL_N;

  // rule scheduling signals
  wire CAN_FIRE_RL_addr_switch_connect_confirm,
       CAN_FIRE_RL_addr_switch_connect_confirm_1,
       CAN_FIRE_RL_addr_switch_connect_data,
       CAN_FIRE_RL_addr_switch_connect_data_1,
       CAN_FIRE_RL_addr_switch_done_reg__dreg_update,
       CAN_FIRE_RL_addr_switch_done_reg__dreg_update_1,
       CAN_FIRE_RL_addr_switch_keep_done,
       CAN_FIRE_RL_addr_switch_keep_done_1,
       CAN_FIRE_RL_addr_switch_update_data,
       CAN_FIRE_RL_addr_switch_update_data_1,
       CAN_FIRE_RL_addr_switch_update_handoff,
       CAN_FIRE_RL_addr_switch_update_handoff_1,
       CAN_FIRE_RL_arbiter_every,
       CAN_FIRE_RL_arbiter_every_1,
       CAN_FIRE_RL_config_memory_generate_burst_request,
       CAN_FIRE_RL_config_memory_keep_removing_requests_from_AXI,
       CAN_FIRE_RL_config_memory_read_request_from_AXI,
       CAN_FIRE_RL_config_memory_read_response_to_AXI,
       CAN_FIRE_RL_config_memory_rg_state__dreg_update,
       CAN_FIRE_RL_config_memory_write_requests_from_AXI,
       CAN_FIRE_RL_connect_timer,
       CAN_FIRE_RL_data_switch_connect_confirm,
       CAN_FIRE_RL_data_switch_connect_data,
       CAN_FIRE_RL_data_switch_done_reg__dreg_update,
       CAN_FIRE_RL_data_switch_keep_done,
       CAN_FIRE_RL_data_switch_update_data,
       CAN_FIRE_RL_data_switch_update_handoff,
       CAN_FIRE_RL_dummy_valid_toggle,
       CAN_FIRE_RL_finish_addr,
       CAN_FIRE_RL_finish_addr_1,
       CAN_FIRE_RL_finish_data,
       CAN_FIRE_RL_finish_resp,
       CAN_FIRE_RL_finish_resp_1,
       CAN_FIRE_RL_main_memory_generate_burst_request,
       CAN_FIRE_RL_main_memory_keep_removing_requests_from_AXI,
       CAN_FIRE_RL_main_memory_read_request_from_AXI,
       CAN_FIRE_RL_main_memory_read_response_to_AXI,
       CAN_FIRE_RL_main_memory_rg_state__dreg_update,
       CAN_FIRE_RL_main_memory_write_requests_from_AXI,
       CAN_FIRE_RL_mkConnectionGetPut,
       CAN_FIRE_RL_mkConnectionGetPut_1,
       CAN_FIRE_RL_mkConnectionGetPut_10,
       CAN_FIRE_RL_mkConnectionGetPut_11,
       CAN_FIRE_RL_mkConnectionGetPut_12,
       CAN_FIRE_RL_mkConnectionGetPut_13,
       CAN_FIRE_RL_mkConnectionGetPut_14,
       CAN_FIRE_RL_mkConnectionGetPut_15,
       CAN_FIRE_RL_mkConnectionGetPut_2,
       CAN_FIRE_RL_mkConnectionGetPut_3,
       CAN_FIRE_RL_mkConnectionGetPut_4,
       CAN_FIRE_RL_mkConnectionGetPut_5,
       CAN_FIRE_RL_mkConnectionGetPut_6,
       CAN_FIRE_RL_mkConnectionGetPut_7,
       CAN_FIRE_RL_mkConnectionGetPut_8,
       CAN_FIRE_RL_mkConnectionGetPut_9,
       CAN_FIRE_RL_pre_select_path,
       CAN_FIRE_RL_pre_select_path_1,
       CAN_FIRE_RL_rd_masters_0_every,
       CAN_FIRE_RL_rd_masters_0_grab_response,
       CAN_FIRE_RL_rd_masters_0_rd_addr_fifo_do_deq,
       CAN_FIRE_RL_rd_masters_0_rd_addr_fifo_get_data,
       CAN_FIRE_RL_rd_masters_0_rd_resp_fifo_do_enq,
       CAN_FIRE_RL_rd_masters_0_start_read,
       CAN_FIRE_RL_rd_masters_0_start_write,
       CAN_FIRE_RL_resp_switch_connect_confirm,
       CAN_FIRE_RL_resp_switch_connect_confirm_1,
       CAN_FIRE_RL_resp_switch_connect_data,
       CAN_FIRE_RL_resp_switch_connect_data_1,
       CAN_FIRE_RL_resp_switch_done_reg__dreg_update,
       CAN_FIRE_RL_resp_switch_done_reg__dreg_update_1,
       CAN_FIRE_RL_resp_switch_keep_done,
       CAN_FIRE_RL_resp_switch_keep_done_1,
       CAN_FIRE_RL_resp_switch_update_data,
       CAN_FIRE_RL_resp_switch_update_data_1,
       CAN_FIRE_RL_resp_switch_update_handoff,
       CAN_FIRE_RL_resp_switch_update_handoff_1,
       CAN_FIRE_RL_rtc_incrementTimer,
       CAN_FIRE_RL_rtc_rl_count_cycle,
       CAN_FIRE_RL_select_path,
       CAN_FIRE_RL_select_path_1,
       CAN_FIRE_RL_send_grant,
       CAN_FIRE_RL_send_grant_1,
       CAN_FIRE_RL_send_lock,
       CAN_FIRE_RL_send_lock_1,
       CAN_FIRE_RL_send_request,
       CAN_FIRE_RL_send_request_1,
       CAN_FIRE_RL_set_addr_path,
       CAN_FIRE_RL_set_addr_path_1,
       CAN_FIRE_RL_set_data_path,
       CAN_FIRE_RL_set_resp_path,
       CAN_FIRE_RL_set_resp_path_1,
       CAN_FIRE_RL_slave_config_mem_rd_do_read,
       CAN_FIRE_RL_slave_config_mem_rd_every,
       CAN_FIRE_RL_slave_config_mem_rd_grab_addr,
       CAN_FIRE_RL_slave_config_mem_rd_grap_tlm_response,
       CAN_FIRE_RL_slave_config_mem_rd_rd_addr_fifo_do_enq,
       CAN_FIRE_RL_slave_config_mem_rd_rd_resp_fifo_do_deq,
       CAN_FIRE_RL_slave_config_mem_rd_rd_resp_fifo_get_data,
       CAN_FIRE_RL_slave_config_mem_wr_every,
       CAN_FIRE_RL_slave_config_mem_wr_grab_addr,
       CAN_FIRE_RL_slave_config_mem_wr_grab_data,
       CAN_FIRE_RL_slave_config_mem_wr_grap_tlm_response,
       CAN_FIRE_RL_slave_config_mem_wr_send_axi_response,
       CAN_FIRE_RL_slave_config_mem_wr_wr_addr_fifo_do_enq,
       CAN_FIRE_RL_slave_config_mem_wr_wr_data_fifo_do_enq,
       CAN_FIRE_RL_slave_config_mem_wr_wr_resp_fifo_do_deq,
       CAN_FIRE_RL_slave_config_mem_wr_wr_resp_fifo_fifof_both,
       CAN_FIRE_RL_slave_config_mem_wr_wr_resp_fifo_fifof_decCtr,
       CAN_FIRE_RL_slave_config_mem_wr_wr_resp_fifo_fifof_incCtr,
       CAN_FIRE_RL_slave_main_mem_rd_do_read,
       CAN_FIRE_RL_slave_main_mem_rd_every,
       CAN_FIRE_RL_slave_main_mem_rd_grab_addr,
       CAN_FIRE_RL_slave_main_mem_rd_grap_tlm_response,
       CAN_FIRE_RL_slave_main_mem_rd_rd_addr_fifo_do_enq,
       CAN_FIRE_RL_slave_main_mem_rd_rd_resp_fifo_do_deq,
       CAN_FIRE_RL_slave_main_mem_rd_rd_resp_fifo_get_data,
       CAN_FIRE_RL_slave_main_mem_wr_every,
       CAN_FIRE_RL_slave_main_mem_wr_grab_addr,
       CAN_FIRE_RL_slave_main_mem_wr_grab_data,
       CAN_FIRE_RL_slave_main_mem_wr_grap_tlm_response,
       CAN_FIRE_RL_slave_main_mem_wr_send_axi_response,
       CAN_FIRE_RL_slave_main_mem_wr_wr_addr_fifo_do_enq,
       CAN_FIRE_RL_slave_main_mem_wr_wr_data_fifo_do_enq,
       CAN_FIRE_RL_slave_main_mem_wr_wr_resp_fifo_do_deq,
       CAN_FIRE_RL_slave_main_mem_wr_wr_resp_fifo_fifof_both,
       CAN_FIRE_RL_slave_main_mem_wr_wr_resp_fifo_fifof_decCtr,
       CAN_FIRE_RL_slave_main_mem_wr_wr_resp_fifo_fifof_incCtr,
       CAN_FIRE_RL_slave_rtc_rd_do_read,
       CAN_FIRE_RL_slave_rtc_rd_every,
       CAN_FIRE_RL_slave_rtc_rd_grab_addr,
       CAN_FIRE_RL_slave_rtc_rd_grap_tlm_response,
       CAN_FIRE_RL_slave_rtc_rd_rd_addr_fifo_do_enq,
       CAN_FIRE_RL_slave_rtc_rd_rd_resp_fifo_do_deq,
       CAN_FIRE_RL_slave_rtc_rd_rd_resp_fifo_get_data,
       CAN_FIRE_RL_slave_rtc_wr_every,
       CAN_FIRE_RL_slave_rtc_wr_grab_addr,
       CAN_FIRE_RL_slave_rtc_wr_grab_data,
       CAN_FIRE_RL_slave_rtc_wr_grap_tlm_response,
       CAN_FIRE_RL_slave_rtc_wr_send_axi_response,
       CAN_FIRE_RL_slave_rtc_wr_wr_addr_fifo_do_enq,
       CAN_FIRE_RL_slave_rtc_wr_wr_data_fifo_do_enq,
       CAN_FIRE_RL_slave_rtc_wr_wr_resp_fifo_do_deq,
       CAN_FIRE_RL_slave_rtc_wr_wr_resp_fifo_fifof_both,
       CAN_FIRE_RL_slave_rtc_wr_wr_resp_fifo_fifof_decCtr,
       CAN_FIRE_RL_slave_rtc_wr_wr_resp_fifo_fifof_incCtr,
       CAN_FIRE_RL_wr_masters_0_data_write,
       CAN_FIRE_RL_wr_masters_0_every,
       CAN_FIRE_RL_wr_masters_0_grab_response,
       CAN_FIRE_RL_wr_masters_0_start_read,
       CAN_FIRE_RL_wr_masters_0_start_write,
       CAN_FIRE_RL_wr_masters_0_wr_addr_fifo_do_deq,
       CAN_FIRE_RL_wr_masters_0_wr_addr_fifo_get_data,
       CAN_FIRE_RL_wr_masters_0_wr_data_fifo_do_deq,
       CAN_FIRE_RL_wr_masters_0_wr_data_fifo_get_data,
       CAN_FIRE_RL_wr_masters_0_wr_resp_fifo_do_enq,
       CAN_FIRE_sin,
       WILL_FIRE_RL_addr_switch_connect_confirm,
       WILL_FIRE_RL_addr_switch_connect_confirm_1,
       WILL_FIRE_RL_addr_switch_connect_data,
       WILL_FIRE_RL_addr_switch_connect_data_1,
       WILL_FIRE_RL_addr_switch_done_reg__dreg_update,
       WILL_FIRE_RL_addr_switch_done_reg__dreg_update_1,
       WILL_FIRE_RL_addr_switch_keep_done,
       WILL_FIRE_RL_addr_switch_keep_done_1,
       WILL_FIRE_RL_addr_switch_update_data,
       WILL_FIRE_RL_addr_switch_update_data_1,
       WILL_FIRE_RL_addr_switch_update_handoff,
       WILL_FIRE_RL_addr_switch_update_handoff_1,
       WILL_FIRE_RL_arbiter_every,
       WILL_FIRE_RL_arbiter_every_1,
       WILL_FIRE_RL_config_memory_generate_burst_request,
       WILL_FIRE_RL_config_memory_keep_removing_requests_from_AXI,
       WILL_FIRE_RL_config_memory_read_request_from_AXI,
       WILL_FIRE_RL_config_memory_read_response_to_AXI,
       WILL_FIRE_RL_config_memory_rg_state__dreg_update,
       WILL_FIRE_RL_config_memory_write_requests_from_AXI,
       WILL_FIRE_RL_connect_timer,
       WILL_FIRE_RL_data_switch_connect_confirm,
       WILL_FIRE_RL_data_switch_connect_data,
       WILL_FIRE_RL_data_switch_done_reg__dreg_update,
       WILL_FIRE_RL_data_switch_keep_done,
       WILL_FIRE_RL_data_switch_update_data,
       WILL_FIRE_RL_data_switch_update_handoff,
       WILL_FIRE_RL_dummy_valid_toggle,
       WILL_FIRE_RL_finish_addr,
       WILL_FIRE_RL_finish_addr_1,
       WILL_FIRE_RL_finish_data,
       WILL_FIRE_RL_finish_resp,
       WILL_FIRE_RL_finish_resp_1,
       WILL_FIRE_RL_main_memory_generate_burst_request,
       WILL_FIRE_RL_main_memory_keep_removing_requests_from_AXI,
       WILL_FIRE_RL_main_memory_read_request_from_AXI,
       WILL_FIRE_RL_main_memory_read_response_to_AXI,
       WILL_FIRE_RL_main_memory_rg_state__dreg_update,
       WILL_FIRE_RL_main_memory_write_requests_from_AXI,
       WILL_FIRE_RL_mkConnectionGetPut,
       WILL_FIRE_RL_mkConnectionGetPut_1,
       WILL_FIRE_RL_mkConnectionGetPut_10,
       WILL_FIRE_RL_mkConnectionGetPut_11,
       WILL_FIRE_RL_mkConnectionGetPut_12,
       WILL_FIRE_RL_mkConnectionGetPut_13,
       WILL_FIRE_RL_mkConnectionGetPut_14,
       WILL_FIRE_RL_mkConnectionGetPut_15,
       WILL_FIRE_RL_mkConnectionGetPut_2,
       WILL_FIRE_RL_mkConnectionGetPut_3,
       WILL_FIRE_RL_mkConnectionGetPut_4,
       WILL_FIRE_RL_mkConnectionGetPut_5,
       WILL_FIRE_RL_mkConnectionGetPut_6,
       WILL_FIRE_RL_mkConnectionGetPut_7,
       WILL_FIRE_RL_mkConnectionGetPut_8,
       WILL_FIRE_RL_mkConnectionGetPut_9,
       WILL_FIRE_RL_pre_select_path,
       WILL_FIRE_RL_pre_select_path_1,
       WILL_FIRE_RL_rd_masters_0_every,
       WILL_FIRE_RL_rd_masters_0_grab_response,
       WILL_FIRE_RL_rd_masters_0_rd_addr_fifo_do_deq,
       WILL_FIRE_RL_rd_masters_0_rd_addr_fifo_get_data,
       WILL_FIRE_RL_rd_masters_0_rd_resp_fifo_do_enq,
       WILL_FIRE_RL_rd_masters_0_start_read,
       WILL_FIRE_RL_rd_masters_0_start_write,
       WILL_FIRE_RL_resp_switch_connect_confirm,
       WILL_FIRE_RL_resp_switch_connect_confirm_1,
       WILL_FIRE_RL_resp_switch_connect_data,
       WILL_FIRE_RL_resp_switch_connect_data_1,
       WILL_FIRE_RL_resp_switch_done_reg__dreg_update,
       WILL_FIRE_RL_resp_switch_done_reg__dreg_update_1,
       WILL_FIRE_RL_resp_switch_keep_done,
       WILL_FIRE_RL_resp_switch_keep_done_1,
       WILL_FIRE_RL_resp_switch_update_data,
       WILL_FIRE_RL_resp_switch_update_data_1,
       WILL_FIRE_RL_resp_switch_update_handoff,
       WILL_FIRE_RL_resp_switch_update_handoff_1,
       WILL_FIRE_RL_rtc_incrementTimer,
       WILL_FIRE_RL_rtc_rl_count_cycle,
       WILL_FIRE_RL_select_path,
       WILL_FIRE_RL_select_path_1,
       WILL_FIRE_RL_send_grant,
       WILL_FIRE_RL_send_grant_1,
       WILL_FIRE_RL_send_lock,
       WILL_FIRE_RL_send_lock_1,
       WILL_FIRE_RL_send_request,
       WILL_FIRE_RL_send_request_1,
       WILL_FIRE_RL_set_addr_path,
       WILL_FIRE_RL_set_addr_path_1,
       WILL_FIRE_RL_set_data_path,
       WILL_FIRE_RL_set_resp_path,
       WILL_FIRE_RL_set_resp_path_1,
       WILL_FIRE_RL_slave_config_mem_rd_do_read,
       WILL_FIRE_RL_slave_config_mem_rd_every,
       WILL_FIRE_RL_slave_config_mem_rd_grab_addr,
       WILL_FIRE_RL_slave_config_mem_rd_grap_tlm_response,
       WILL_FIRE_RL_slave_config_mem_rd_rd_addr_fifo_do_enq,
       WILL_FIRE_RL_slave_config_mem_rd_rd_resp_fifo_do_deq,
       WILL_FIRE_RL_slave_config_mem_rd_rd_resp_fifo_get_data,
       WILL_FIRE_RL_slave_config_mem_wr_every,
       WILL_FIRE_RL_slave_config_mem_wr_grab_addr,
       WILL_FIRE_RL_slave_config_mem_wr_grab_data,
       WILL_FIRE_RL_slave_config_mem_wr_grap_tlm_response,
       WILL_FIRE_RL_slave_config_mem_wr_send_axi_response,
       WILL_FIRE_RL_slave_config_mem_wr_wr_addr_fifo_do_enq,
       WILL_FIRE_RL_slave_config_mem_wr_wr_data_fifo_do_enq,
       WILL_FIRE_RL_slave_config_mem_wr_wr_resp_fifo_do_deq,
       WILL_FIRE_RL_slave_config_mem_wr_wr_resp_fifo_fifof_both,
       WILL_FIRE_RL_slave_config_mem_wr_wr_resp_fifo_fifof_decCtr,
       WILL_FIRE_RL_slave_config_mem_wr_wr_resp_fifo_fifof_incCtr,
       WILL_FIRE_RL_slave_main_mem_rd_do_read,
       WILL_FIRE_RL_slave_main_mem_rd_every,
       WILL_FIRE_RL_slave_main_mem_rd_grab_addr,
       WILL_FIRE_RL_slave_main_mem_rd_grap_tlm_response,
       WILL_FIRE_RL_slave_main_mem_rd_rd_addr_fifo_do_enq,
       WILL_FIRE_RL_slave_main_mem_rd_rd_resp_fifo_do_deq,
       WILL_FIRE_RL_slave_main_mem_rd_rd_resp_fifo_get_data,
       WILL_FIRE_RL_slave_main_mem_wr_every,
       WILL_FIRE_RL_slave_main_mem_wr_grab_addr,
       WILL_FIRE_RL_slave_main_mem_wr_grab_data,
       WILL_FIRE_RL_slave_main_mem_wr_grap_tlm_response,
       WILL_FIRE_RL_slave_main_mem_wr_send_axi_response,
       WILL_FIRE_RL_slave_main_mem_wr_wr_addr_fifo_do_enq,
       WILL_FIRE_RL_slave_main_mem_wr_wr_data_fifo_do_enq,
       WILL_FIRE_RL_slave_main_mem_wr_wr_resp_fifo_do_deq,
       WILL_FIRE_RL_slave_main_mem_wr_wr_resp_fifo_fifof_both,
       WILL_FIRE_RL_slave_main_mem_wr_wr_resp_fifo_fifof_decCtr,
       WILL_FIRE_RL_slave_main_mem_wr_wr_resp_fifo_fifof_incCtr,
       WILL_FIRE_RL_slave_rtc_rd_do_read,
       WILL_FIRE_RL_slave_rtc_rd_every,
       WILL_FIRE_RL_slave_rtc_rd_grab_addr,
       WILL_FIRE_RL_slave_rtc_rd_grap_tlm_response,
       WILL_FIRE_RL_slave_rtc_rd_rd_addr_fifo_do_enq,
       WILL_FIRE_RL_slave_rtc_rd_rd_resp_fifo_do_deq,
       WILL_FIRE_RL_slave_rtc_rd_rd_resp_fifo_get_data,
       WILL_FIRE_RL_slave_rtc_wr_every,
       WILL_FIRE_RL_slave_rtc_wr_grab_addr,
       WILL_FIRE_RL_slave_rtc_wr_grab_data,
       WILL_FIRE_RL_slave_rtc_wr_grap_tlm_response,
       WILL_FIRE_RL_slave_rtc_wr_send_axi_response,
       WILL_FIRE_RL_slave_rtc_wr_wr_addr_fifo_do_enq,
       WILL_FIRE_RL_slave_rtc_wr_wr_data_fifo_do_enq,
       WILL_FIRE_RL_slave_rtc_wr_wr_resp_fifo_do_deq,
       WILL_FIRE_RL_slave_rtc_wr_wr_resp_fifo_fifof_both,
       WILL_FIRE_RL_slave_rtc_wr_wr_resp_fifo_fifof_decCtr,
       WILL_FIRE_RL_slave_rtc_wr_wr_resp_fifo_fifof_incCtr,
       WILL_FIRE_RL_wr_masters_0_data_write,
       WILL_FIRE_RL_wr_masters_0_every,
       WILL_FIRE_RL_wr_masters_0_grab_response,
       WILL_FIRE_RL_wr_masters_0_start_read,
       WILL_FIRE_RL_wr_masters_0_start_write,
       WILL_FIRE_RL_wr_masters_0_wr_addr_fifo_do_deq,
       WILL_FIRE_RL_wr_masters_0_wr_addr_fifo_get_data,
       WILL_FIRE_RL_wr_masters_0_wr_data_fifo_do_deq,
       WILL_FIRE_RL_wr_masters_0_wr_data_fifo_get_data,
       WILL_FIRE_RL_wr_masters_0_wr_resp_fifo_do_enq,
       WILL_FIRE_sin;

  // inputs to muxes for submodule ports
  wire [100 : 0] MUX_slave_config_mem_wr_fifo_tx_rv$port0__write_1__VAL_1,
		 MUX_slave_config_mem_wr_fifo_tx_rv$port0__write_1__VAL_2,
		 MUX_slave_main_mem_wr_fifo_tx_rv$port0__write_1__VAL_1,
		 MUX_slave_main_mem_wr_fifo_tx_rv$port0__write_1__VAL_2,
		 MUX_slave_rtc_wr_fifo_tx_rv$port0__write_1__VAL_1,
		 MUX_slave_rtc_wr_fifo_tx_rv$port0__write_1__VAL_2;
  wire [99 : 0] MUX_config_memory_rg_req$write_1__VAL_1,
		MUX_config_memory_rg_req$write_1__VAL_2,
		MUX_main_memory_rg_req$write_1__VAL_1,
		MUX_main_memory_rg_req$write_1__VAL_2;
  wire [98 : 0] MUX_slave_config_mem_rd_desc_prev$write_1__VAL_1,
		MUX_slave_config_mem_rd_desc_prev$write_1__VAL_2,
		MUX_slave_config_mem_wr_desc_prev$write_1__VAL_1,
		MUX_slave_config_mem_wr_desc_prev$write_1__VAL_2,
		MUX_slave_main_mem_rd_desc_prev$write_1__VAL_1,
		MUX_slave_main_mem_rd_desc_prev$write_1__VAL_2,
		MUX_slave_main_mem_wr_desc_prev$write_1__VAL_1,
		MUX_slave_main_mem_wr_desc_prev$write_1__VAL_2,
		MUX_slave_rtc_rd_desc_prev$write_1__VAL_1,
		MUX_slave_rtc_rd_desc_prev$write_1__VAL_2,
		MUX_slave_rtc_wr_desc_prev$write_1__VAL_1,
		MUX_slave_rtc_wr_desc_prev$write_1__VAL_2,
		MUX_wr_masters_0_descriptor$write_1__VAL_1,
		MUX_wr_masters_0_descriptor$write_1__VAL_2;
  wire [41 : 0] MUX_wr_masters_0_wr_data_fifo_fifof_rv$port0__write_1__VAL_1,
		MUX_wr_masters_0_wr_data_fifo_fifof_rv$port0__write_1__VAL_2;
  wire [40 : 0] MUX_wr_masters_0_saved_data$write_1__VAL_1,
		MUX_wr_masters_0_saved_data$write_1__VAL_2;
  wire [5 : 0] MUX_slave_config_mem_wr_wr_resp_fifo_fifof_q_0$write_1__VAL_1,
	       MUX_slave_config_mem_wr_wr_resp_fifo_fifof_q_0$write_1__VAL_2,
	       MUX_slave_config_mem_wr_wr_resp_fifo_fifof_q_1$write_1__VAL_1,
	       MUX_slave_main_mem_wr_wr_resp_fifo_fifof_q_0$write_1__VAL_1,
	       MUX_slave_main_mem_wr_wr_resp_fifo_fifof_q_0$write_1__VAL_2,
	       MUX_slave_main_mem_wr_wr_resp_fifo_fifof_q_1$write_1__VAL_1,
	       MUX_slave_rtc_wr_wr_resp_fifo_fifof_q_0$write_1__VAL_1,
	       MUX_slave_rtc_wr_wr_resp_fifo_fifof_q_0$write_1__VAL_2,
	       MUX_slave_rtc_wr_wr_resp_fifo_fifof_q_1$write_1__VAL_1;
  wire [4 : 0] MUX_config_memory_rg_word_count$write_1__VAL_2,
	       MUX_main_memory_rg_word_count$write_1__VAL_2,
	       MUX_slave_config_mem_rd_count$write_1__VAL_2,
	       MUX_slave_config_mem_wr_count$write_1__VAL_2,
	       MUX_slave_main_mem_rd_count$write_1__VAL_2,
	       MUX_slave_main_mem_wr_count$write_1__VAL_2,
	       MUX_slave_rtc_rd_count$write_1__VAL_2,
	       MUX_slave_rtc_wr_count$write_1__VAL_2,
	       MUX_wr_masters_0_count$write_1__VAL_2;
  wire [1 : 0] MUX_slave_config_mem_wr_wr_resp_fifo_fifof_cntr_r$write_1__VAL_2,
	       MUX_slave_main_mem_wr_wr_resp_fifo_fifof_cntr_r$write_1__VAL_2,
	       MUX_slave_rtc_wr_wr_resp_fifo_fifof_cntr_r$write_1__VAL_2;
  wire MUX_config_memory_dmem$a_put_1__SEL_1,
       MUX_config_memory_rg_req$write_1__SEL_1,
       MUX_main_memory_dmem$a_put_1__SEL_1,
       MUX_main_memory_rg_req$write_1__SEL_1,
       MUX_rtc_timeRegHi$write_1__SEL_1,
       MUX_rtc_timeRegLo$write_1__SEL_1,
       MUX_slave_config_mem_wr_wr_resp_fifo_fifof_q_0$write_1__SEL_1,
       MUX_slave_config_mem_wr_wr_resp_fifo_fifof_q_0$write_1__SEL_2,
       MUX_slave_config_mem_wr_wr_resp_fifo_fifof_q_1$write_1__SEL_1,
       MUX_slave_config_mem_wr_wr_resp_fifo_fifof_q_1$write_1__SEL_2,
       MUX_slave_main_mem_wr_wr_resp_fifo_fifof_q_0$write_1__SEL_1,
       MUX_slave_main_mem_wr_wr_resp_fifo_fifof_q_0$write_1__SEL_2,
       MUX_slave_main_mem_wr_wr_resp_fifo_fifof_q_1$write_1__SEL_1,
       MUX_slave_main_mem_wr_wr_resp_fifo_fifof_q_1$write_1__SEL_2,
       MUX_slave_rtc_wr_wr_resp_fifo_fifof_q_0$write_1__SEL_1,
       MUX_slave_rtc_wr_wr_resp_fifo_fifof_q_0$write_1__SEL_2,
       MUX_slave_rtc_wr_wr_resp_fifo_fifof_q_1$write_1__SEL_1,
       MUX_slave_rtc_wr_wr_resp_fifo_fifof_q_1$write_1__SEL_2;

  // remaining internal signals
  reg [63 : 0] v__h11103,
	       v__h1354,
	       v__h2404,
	       v__h2508,
	       v__h3275,
	       v__h39896,
	       v__h4953,
	       v__h5997,
	       v__h6101,
	       v__h6865;
  reg [31 : 0] CASE_config_memory_ff_rd_reqsD_OUT_BITS_30_TO_ETC__q1,
	       CASE_config_memory_rg_req_BITS_30_TO_26_4_IF_c_ETC__q4,
	       CASE_main_memory_ff_rd_reqsD_OUT_BITS_30_TO_2_ETC__q2,
	       CASE_main_memory_rg_req_BITS_30_TO_26_4_IF_mai_ETC__q3,
	       IF_config_memory_ff_rd_reqs_first__03_BITS_19__ETC___d254,
	       IF_config_memory_ff_rd_reqs_first__03_BITS_19__ETC___d267,
	       IF_config_memory_rg_req_00_BITS_19_TO_18_97_EQ_ETC___d322,
	       IF_config_memory_rg_req_00_BITS_19_TO_18_97_EQ_ETC___d335,
	       IF_main_memory_ff_rd_reqs_first_BITS_19_TO_18__ETC___d59,
	       IF_main_memory_ff_rd_reqs_first_BITS_19_TO_18__ETC___d72,
	       IF_main_memory_rg_req_BITS_19_TO_18_02_EQ_0_08_ETC___d127,
	       IF_main_memory_rg_req_BITS_19_TO_18_02_EQ_0_08_ETC___d140,
	       IF_rtc_pendingReq_rd_port0__read__893_BITS_102_ETC___d1908,
	       new_value_data__h184806;
  reg [3 : 0] CASE_config_memory_ff_wr_reqsD_OUT_BITS_64_TO_ETC__q46,
	      CASE_main_memory_ff_wr_reqsD_OUT_BITS_64_TO_6_ETC__q48,
	      wr_data_strb__h14377,
	      wr_data_strb__h27216;
  reg [2 : 0] x__h10441, x__h14862;
  reg [1 : 0] CASE_rd_masters_0_fifo_rx_rvport1__read_BITS__ETC__q9,
	      CASE_rd_masters_0_rd_resp_fifo_fifof_rvport1__ETC__q31,
	      CASE_resp_path_fifo_rvport1__read_BITS_15_TO_0_ETC__q27,
	      CASE_resp_switch_path_wire_1wget_BITS_15_TO_1_ETC__q44,
	      CASE_slave_config_mem_rd_fifo_rx_rvport1__rea_ETC__q16,
	      CASE_slave_config_mem_rd_rd_addr_fifo_fifof_rv_ETC__q29,
	      CASE_slave_config_mem_wr_fifo_rx_rvport1__rea_ETC__q21,
	      CASE_slave_config_mem_wr_wr_addr_fifo_fifof_rv_ETC__q39,
	      CASE_slave_main_mem_rd_fifo_rx_rvport1__read__ETC__q14,
	      CASE_slave_main_mem_rd_rd_addr_fifo_fifof_rvp_ETC__q28,
	      CASE_slave_main_mem_wr_fifo_rx_rvport1__read__ETC__q20,
	      CASE_slave_main_mem_wr_wr_addr_fifo_fifof_rvp_ETC__q38,
	      CASE_slave_rtc_rd_fifo_rx_rvport1__read_BITS__ETC__q18,
	      CASE_slave_rtc_rd_rd_addr_fifo_fifof_rvport1__ETC__q30,
	      CASE_slave_rtc_wr_fifo_rx_rvport1__read_BITS__ETC__q22,
	      CASE_slave_rtc_wr_wr_addr_fifo_fifof_rvport1__ETC__q40,
	      CASE_wr_masters_0_fifo_rx_rvport1__read_BITS__ETC__q11,
	      CASE_wr_masters_0_wr_resp_fifo_fifof_rvport1__ETC__q45;
  reg CASE_addr_path_fifo_rv_1port1__read_BITS_15_TO_ETC__q34,
      CASE_addr_path_fifo_rvport1__read_BITS_15_TO_0_ETC__q25,
      CASE_data_path_fifo_rvport1__read_BITS_15_TO_0_ETC__q37,
      CASE_resp_path_fifo_rv_1port1__read_BITS_15_TO_ETC__q43,
      CASE_x__read81749_0_1_1_NOT_slave_main_mem_rd__ETC__q23,
      CASE_x__read90839_0_1_1_NOT_slave_main_mem_wr__ETC__q32,
      CASE_x__read93793_0_1_1_NOT_slave_main_mem_wr__ETC__q35,
      CASE_x__read95947_0_1_1_NOT_slave_main_mem_wr__ETC__q41,
      SEL_ARR_1_slave_main_mem_rd_rd_resp_fifo_data__ETC___d3693,
      SEL_ARR_dummy_rARValid_537_slave_main_mem_rd_r_ETC___d3700,
      SEL_ARR_dummy_rARValid_537_slave_main_mem_rd_r_ETC___d3741;
  wire [63 : 0] rtc_timeRegHi_94_CONCAT_rtc_timeRegLo_95_96_PL_ETC___d397,
		timeValue__h7904;
  wire [53 : 0] rd_masters_0_rd_addr_fifo_fifof_rvport1__read_ETC__q10,
		wr_masters_0_wr_addr_fifo_fifof_rvport1__read_ETC__q12;
  wire [40 : 0] wr_masters_0_wr_data_fifo_fifof_rvport1__read_ETC__q13;
  wire [38 : 0] slave_config_mem_rd_rd_resp_fifo_fifof_rvport_ETC__q17,
		slave_main_mem_rd_rd_resp_fifo_fifof_rvport1__ETC__q15,
		slave_rtc_rd_rd_resp_fifo_fifof_rvport1__read_ETC__q19;
  wire [31 : 0] _0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531,
		_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008,
		_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054,
		_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367,
		_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747,
		_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086,
		_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224,
		_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648,
		_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270,
		_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795,
		_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577,
		addr___1__h105717,
		addr___1__h122059,
		addr___1__h134714,
		addr___1__h151061,
		addr___1__h15229,
		addr___1__h163716,
		addr___1__h27521,
		addr___1__h43619,
		addr___1__h59115,
		addr___1__h74613,
		addr___1__h93062,
		addr__h105618,
		addr__h121707,
		addr__h134615,
		addr__h150709,
		addr__h15199,
		addr__h163617,
		addr__h186308,
		addr__h197448,
		addr__h27492,
		addr__h43548,
		addr__h59044,
		addr__h74542,
		addr__h92710,
		config_memory_ff_rd_reqsD_OUT_BITS_94_TO_63_M_ETC__q6,
		config_memory_ff_wr_reqsD_OUT_BITS_94_TO_63_M_ETC__q47,
		config_memory_rg_req_BITS_94_TO_63_MINUS_4096__q5,
		increment__h1471,
		increment__h2429,
		increment__h5067,
		increment__h6022,
		log_length__h105714,
		log_length__h122056,
		log_length__h134711,
		log_length__h151058,
		log_length__h15226,
		log_length__h163713,
		log_length__h27518,
		log_length__h43616,
		log_length__h59112,
		log_length__h74610,
		log_length__h93059,
		log_size__h105713,
		log_size__h122055,
		log_size__h134710,
		log_size__h151057,
		log_size__h15225,
		log_size__h163712,
		log_size__h27517,
		log_size__h43615,
		log_size__h59111,
		log_size__h74609,
		log_size__h93058,
		main_memory_ff_rd_reqsD_OUT_BITS_94_TO_63_MIN_ETC__q8,
		main_memory_ff_wr_reqsD_OUT_BITS_94_TO_63_MIN_ETC__q49,
		main_memory_rg_req_BITS_94_TO_63_MINUS_2147483648__q7,
		mask__h105716,
		mask__h122058,
		mask__h134713,
		mask__h151060,
		mask__h15228,
		mask__h163715,
		mask__h27520,
		mask__h43618,
		mask__h59114,
		mask__h74612,
		mask__h93061,
		new_addr___1__h1675,
		new_addr___1__h2693,
		new_addr___1__h5269,
		new_addr___1__h6283,
		out_data__h194016,
		resp_data__h185025,
		resp_data__h185030,
		resp_data__h185035,
		total__h105715,
		total__h122057,
		total__h134712,
		total__h151059,
		total__h15227,
		total__h163714,
		total__h27519,
		total__h43617,
		total__h59113,
		total__h74611,
		total__h93060,
		value_addr__h121490,
		value_addr__h150492,
		value_addr__h42765,
		value_addr__h58270,
		value_addr__h73768,
		value_addr__h92493,
		value_data__h121533,
		value_data__h150535,
		value_data__h92536,
		value_data__h9974,
		x__h105729,
		x__h105737,
		x__h122071,
		x__h122085,
		x__h134726,
		x__h134734,
		x__h151073,
		x__h151087,
		x__h15241,
		x__h15250,
		x__h163728,
		x__h163736,
		x__h1692,
		x__h2710,
		x__h27533,
		x__h27541,
		x__h43631,
		x__h43639,
		x__h5286,
		x__h59127,
		x__h59135,
		x__h6300,
		x__h74625,
		x__h74633,
		x__h93074,
		x__h93088,
		x_addr__h105621,
		x_addr__h121710,
		x_addr__h134618,
		x_addr__h150712,
		x_addr__h15202,
		x_addr__h163620,
		x_addr__h27495,
		x_addr__h43551,
		x_addr__h59047,
		x_addr__h74545,
		x_addr__h92713,
		y__h105078,
		y__h105730,
		y__h117643,
		y__h122072,
		y__h134075,
		y__h134727,
		y__h146640,
		y__h151074,
		y__h15242,
		y__h163077,
		y__h163729,
		y__h1694,
		y__h175642,
		y__h2712,
		y__h27155,
		y__h27534,
		y__h39445,
		y__h43632,
		y__h5288,
		y__h55545,
		y__h59128,
		y__h6302,
		y__h71041,
		y__h74626,
		y__h86539,
		y__h93075;
  wire [25 : 0] slave_config_mem_wr_wr_data_fifo_fifof_rv_port_ETC___d2722,
		slave_main_mem_wr_wr_data_fifo_fifof_rv_port1__ETC___d2199,
		slave_rtc_wr_wr_data_fifo_fifof_rv_port1__read_ETC___d3245;
  wire [15 : 0] addr_path_fifo_rv_1port1__read_BITS_15_TO_0__q33,
		addr_path_fifo_rvport1__read_BITS_15_TO_0__q24,
		data_path_fifo_rvport1__read_BITS_15_TO_0__q36,
		resp_path_fifo_rv_1port1__read_BITS_15_TO_0__q42,
		resp_path_fifo_rvport1__read_BITS_15_TO_0__q26;
  wire [4 : 0] remaining__h121597,
	       remaining__h150599,
	       remaining__h42844,
	       remaining__h58345,
	       remaining__h73843,
	       remaining__h92600,
	       value__h102407,
	       value__h10412,
	       value__h104324,
	       value__h111062,
	       value__h116889,
	       value__h127465,
	       value__h131404,
	       value__h133321,
	       value__h140059,
	       value__h145886,
	       value__h14834,
	       value__h156467,
	       value__h160406,
	       value__h162323,
	       value__h169061,
	       value__h174888,
	       value__h20574,
	       value__h26401,
	       value__h32864,
	       value__h38691,
	       value__h48964,
	       value__h54791,
	       value__h64460,
	       value__h70287,
	       value__h79958,
	       value__h85785,
	       value__h98468,
	       x__h3204,
	       x__h6794;
  wire [3 : 0] mask__h14487,
	       mask__h27297,
	       out___1__h14488,
	       out___1__h27298,
	       out_strb__h194017,
	       value_id__h121483,
	       value_id__h121532,
	       value_id__h14205,
	       value_id__h150485,
	       value_id__h150534,
	       value_id__h42758,
	       value_id__h58263,
	       value_id__h73761,
	       value_id__h92486,
	       value_id__h92535,
	       value_id__h9973,
	       value_strb__h121534,
	       value_strb__h150536,
	       value_strb__h92537,
	       x__h121494,
	       x__h121506,
	       x__h14500,
	       x__h150496,
	       x__h150508,
	       x__h186372,
	       x__h197512,
	       x__h27310,
	       x__h42769,
	       x__h42785,
	       x__h58274,
	       x__h58286,
	       x__h73772,
	       x__h73784,
	       x__h92497,
	       x__h92509,
	       x__read__h181749,
	       x__read__h184628,
	       x__read__h190839,
	       x__read__h193793,
	       x__read__h195947;
  wire [2 : 0] SEL_ARR_3_IF_slave_main_mem_rd_rd_resp_fifo_da_ETC___d3694,
	       incr__h122148,
	       incr__h151150,
	       incr__h43288,
	       incr__h58786,
	       incr__h74284,
	       incr__h93151,
	       spliced_bits__h1705,
	       spliced_bits__h1777,
	       spliced_bits__h1850,
	       spliced_bits__h2724,
	       spliced_bits__h2795,
	       spliced_bits__h2868,
	       spliced_bits__h5299,
	       spliced_bits__h5370,
	       spliced_bits__h5443,
	       spliced_bits__h6314,
	       spliced_bits__h6385,
	       spliced_bits__h6458,
	       value__h105738,
	       value__h122086,
	       value__h134735,
	       value__h151088,
	       value__h15251,
	       value__h163737,
	       value__h27542,
	       value__h43640,
	       value__h59136,
	       value__h74634,
	       value__h93089,
	       x__h121498,
	       x__h121508,
	       x__h150500,
	       x__h150510,
	       x__h42773,
	       x__h42787,
	       x__h58278,
	       x__h58288,
	       x__h73776,
	       x__h73786,
	       x__h92501,
	       x__h92511,
	       y__h14502,
	       y__h27312;
  wire [1 : 0] slave_config_mem_wr_wr_resp_fifo_fifof_cntr_r__ETC___d2467,
	       slave_main_mem_wr_wr_resp_fifo_fifof_cntr_r_93_ETC___d1944,
	       slave_port__h186310,
	       slave_port__h197450,
	       slave_rtc_wr_wr_resp_fifo_fifof_cntr_r_982_MIN_ETC___d2990,
	       spliced_bits__h1927,
	       spliced_bits__h1998,
	       spliced_bits__h2071,
	       spliced_bits__h2945,
	       spliced_bits__h3016,
	       spliced_bits__h3089,
	       spliced_bits__h5520,
	       spliced_bits__h5591,
	       spliced_bits__h5664,
	       spliced_bits__h6535,
	       spliced_bits__h6606,
	       spliced_bits__h6679;
  wire IF_addr_switch_recv_port_1_whas__839_THEN_addr_ETC___d3883,
       IF_addr_switch_recv_port_1_whas__839_THEN_addr_ETC___d3894,
       IF_addr_switch_recv_port_1_whas__839_THEN_addr_ETC___d3905,
       IF_addr_switch_recv_port_whas__578_THEN_addr_s_ETC___d3622,
       IF_addr_switch_recv_port_whas__578_THEN_addr_s_ETC___d3633,
       IF_addr_switch_recv_port_whas__578_THEN_addr_s_ETC___d3644,
       IF_addr_switch_send_port_1_whas__835_THEN_addr_ETC___d3848,
       IF_addr_switch_send_port_whas__574_THEN_addr_s_ETC___d3587,
       IF_data_switch_recv_port_whas__946_THEN_data_s_ETC___d3978,
       IF_data_switch_recv_port_whas__946_THEN_data_s_ETC___d3985,
       IF_data_switch_recv_port_whas__946_THEN_data_s_ETC___d3992,
       IF_data_switch_send_port_whas__942_THEN_data_s_ETC___d3955,
       IF_resp_switch_recv_port_1_whas__031_THEN_resp_ETC___d4062,
       IF_resp_switch_recv_port_whas__706_THEN_resp_s_ETC___d3743,
       IF_resp_switch_send_port_1_whas__027_THEN_resp_ETC___d4043,
       IF_resp_switch_send_port_1_whas__027_THEN_resp_ETC___d4046,
       IF_resp_switch_send_port_1_whas__027_THEN_resp_ETC___d4049,
       IF_resp_switch_send_port_whas__702_THEN_resp_s_ETC___d3718,
       IF_resp_switch_send_port_whas__702_THEN_resp_s_ETC___d3721,
       IF_resp_switch_send_port_whas__702_THEN_resp_s_ETC___d3724,
       NOT_config_memory_ff_rd_reqs_first__03_BITS_30_ETC___d226,
       NOT_main_memory_ff_rd_reqs_first_BITS_30_TO_26_ETC___d31,
       SEL_ARR_1_NOT_slave_main_mem_rd_rd_addr_fifo_f_ETC___d3586,
       SEL_ARR_1_NOT_slave_main_mem_wr_wr_addr_fifo_f_ETC___d3847,
       SEL_ARR_1_NOT_slave_main_mem_wr_wr_data_fifo_f_ETC___d3954,
       SEL_ARR_1_NOT_slave_main_mem_wr_wr_resp_fifo_f_ETC___d4061,
       _dfoo1,
       _dfoo11,
       _dfoo3,
       _dfoo5,
       _dfoo7,
       _dfoo9,
       addr_switch_handoff_wire_1_whas__906_AND_addr__ETC___d3911,
       addr_switch_handoff_wire_whas__645_AND_addr_sw_ETC___d3650,
       config_memory_rg_word_count_75_EQ_config_memor_ETC___d288,
       data_switch_handoff_wire_whas__993_AND_data_sw_ETC___d3998,
       main_memory_rg_word_count_0_EQ_main_memory_rg__ETC___d93,
       resp_switch_handoff_wire_1_whas__063_AND_resp__ETC___d4068,
       resp_switch_handoff_wire_whas__744_AND_resp_sw_ETC___d3749;

  // action method sin
  assign RDY_sin = 1'd1 ;
  assign CAN_FIRE_sin = 1'd1 ;
  assign WILL_FIRE_sin = EN_sin ;

  // value method sout
  assign sout = core$sout ;
  assign RDY_sout = 1'd1 ;

  // submodule config_memory_dmem
  BRAM2BELoad #(.FILENAME("config_string.hex"),
		.PIPELINED(1'd0),
		.ADDR_WIDTH(32'd10),
		.DATA_WIDTH(32'd32),
		.CHUNKSIZE(32'd8),
		.WE_WIDTH(32'd4),
		.MEMSIZE(11'd1024),
		.BINARY(1'd0)) config_memory_dmem(.CLKA(CLK),
						  .CLKB(CLK),
						  .ADDRA(config_memory_dmem$ADDRA),
						  .ADDRB(config_memory_dmem$ADDRB),
						  .DIA(config_memory_dmem$DIA),
						  .DIB(config_memory_dmem$DIB),
						  .WEA(config_memory_dmem$WEA),
						  .WEB(config_memory_dmem$WEB),
						  .ENA(config_memory_dmem$ENA),
						  .ENB(config_memory_dmem$ENB),
						  .DOA(config_memory_dmem$DOA),
						  .DOB());

  // submodule config_memory_ff_rd_reqs
  FIFOL1 #(.width(32'd100)) config_memory_ff_rd_reqs(.RST(RST_N),
						     .CLK(CLK),
						     .D_IN(config_memory_ff_rd_reqs$D_IN),
						     .ENQ(config_memory_ff_rd_reqs$ENQ),
						     .DEQ(config_memory_ff_rd_reqs$DEQ),
						     .CLR(config_memory_ff_rd_reqs$CLR),
						     .D_OUT(config_memory_ff_rd_reqs$D_OUT),
						     .FULL_N(config_memory_ff_rd_reqs$FULL_N),
						     .EMPTY_N(config_memory_ff_rd_reqs$EMPTY_N));

  // submodule config_memory_ff_wr_reqs
  FIFOL1 #(.width(32'd100)) config_memory_ff_wr_reqs(.RST(RST_N),
						     .CLK(CLK),
						     .D_IN(config_memory_ff_wr_reqs$D_IN),
						     .ENQ(config_memory_ff_wr_reqs$ENQ),
						     .DEQ(config_memory_ff_wr_reqs$DEQ),
						     .CLR(config_memory_ff_wr_reqs$CLR),
						     .D_OUT(config_memory_ff_wr_reqs$D_OUT),
						     .FULL_N(config_memory_ff_wr_reqs$FULL_N),
						     .EMPTY_N(config_memory_ff_wr_reqs$EMPTY_N));

  // submodule core
  mkcore core(.CLK(CLK),
	      .RST_N(RST_N),
	      .bus_rd_ifc_rx_put(core$bus_rd_ifc_rx_put),
	      .bus_wr_ifc_rx_put(core$bus_wr_ifc_rx_put),
	      .mtip_mtip(core$mtip_mtip),
	      .sin_in(core$sin_in),
	      .EN_sin(core$EN_sin),
	      .EN_mtip(core$EN_mtip),
	      .EN_bus_rd_ifc_tx_get(core$EN_bus_rd_ifc_tx_get),
	      .EN_bus_rd_ifc_rx_put(core$EN_bus_rd_ifc_rx_put),
	      .EN_bus_wr_ifc_tx_get(core$EN_bus_wr_ifc_tx_get),
	      .EN_bus_wr_ifc_rx_put(core$EN_bus_wr_ifc_rx_put),
	      .RDY_sin(),
	      .sout(core$sout),
	      .RDY_sout(),
	      .RDY_mtip(),
	      .bus_rd_ifc_tx_get(core$bus_rd_ifc_tx_get),
	      .RDY_bus_rd_ifc_tx_get(core$RDY_bus_rd_ifc_tx_get),
	      .RDY_bus_rd_ifc_rx_put(core$RDY_bus_rd_ifc_rx_put),
	      .bus_wr_ifc_tx_get(core$bus_wr_ifc_tx_get),
	      .RDY_bus_wr_ifc_tx_get(core$RDY_bus_wr_ifc_tx_get),
	      .RDY_bus_wr_ifc_rx_put(core$RDY_bus_wr_ifc_rx_put));

  // submodule main_memory_dmem
  BRAM2BELoad #(.FILENAME("code.mem"),
		.PIPELINED(1'd0),
		.ADDR_WIDTH(32'd15),
		.DATA_WIDTH(32'd32),
		.CHUNKSIZE(32'd8),
		.WE_WIDTH(32'd4),
		.MEMSIZE(16'd32768),
		.BINARY(1'd0)) main_memory_dmem(.CLKA(CLK),
						.CLKB(CLK),
						.ADDRA(main_memory_dmem$ADDRA),
						.ADDRB(main_memory_dmem$ADDRB),
						.DIA(main_memory_dmem$DIA),
						.DIB(main_memory_dmem$DIB),
						.WEA(main_memory_dmem$WEA),
						.WEB(main_memory_dmem$WEB),
						.ENA(main_memory_dmem$ENA),
						.ENB(main_memory_dmem$ENB),
						.DOA(main_memory_dmem$DOA),
						.DOB());

  // submodule main_memory_ff_rd_reqs
  FIFOL1 #(.width(32'd100)) main_memory_ff_rd_reqs(.RST(RST_N),
						   .CLK(CLK),
						   .D_IN(main_memory_ff_rd_reqs$D_IN),
						   .ENQ(main_memory_ff_rd_reqs$ENQ),
						   .DEQ(main_memory_ff_rd_reqs$DEQ),
						   .CLR(main_memory_ff_rd_reqs$CLR),
						   .D_OUT(main_memory_ff_rd_reqs$D_OUT),
						   .FULL_N(main_memory_ff_rd_reqs$FULL_N),
						   .EMPTY_N(main_memory_ff_rd_reqs$EMPTY_N));

  // submodule main_memory_ff_wr_reqs
  FIFOL1 #(.width(32'd100)) main_memory_ff_wr_reqs(.RST(RST_N),
						   .CLK(CLK),
						   .D_IN(main_memory_ff_wr_reqs$D_IN),
						   .ENQ(main_memory_ff_wr_reqs$ENQ),
						   .DEQ(main_memory_ff_wr_reqs$DEQ),
						   .CLR(main_memory_ff_wr_reqs$CLR),
						   .D_OUT(main_memory_ff_wr_reqs$D_OUT),
						   .FULL_N(main_memory_ff_wr_reqs$FULL_N),
						   .EMPTY_N(main_memory_ff_wr_reqs$EMPTY_N));

  // submodule slave_config_mem_rd_fifo_buffer
  SizedFIFO #(.p1width(32'd1),
	      .p2depth(32'd5),
	      .p3cntr_width(32'd2),
	      .guarded(32'd1)) slave_config_mem_rd_fifo_buffer(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(slave_config_mem_rd_fifo_buffer$D_IN),
							       .ENQ(slave_config_mem_rd_fifo_buffer$ENQ),
							       .DEQ(slave_config_mem_rd_fifo_buffer$DEQ),
							       .CLR(slave_config_mem_rd_fifo_buffer$CLR),
							       .D_OUT(slave_config_mem_rd_fifo_buffer$D_OUT),
							       .FULL_N(slave_config_mem_rd_fifo_buffer$FULL_N),
							       .EMPTY_N(slave_config_mem_rd_fifo_buffer$EMPTY_N));

  // submodule slave_config_mem_wr_fifo_buffer
  SizedFIFO #(.p1width(32'd5),
	      .p2depth(32'd5),
	      .p3cntr_width(32'd2),
	      .guarded(32'd1)) slave_config_mem_wr_fifo_buffer(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(slave_config_mem_wr_fifo_buffer$D_IN),
							       .ENQ(slave_config_mem_wr_fifo_buffer$ENQ),
							       .DEQ(slave_config_mem_wr_fifo_buffer$DEQ),
							       .CLR(slave_config_mem_wr_fifo_buffer$CLR),
							       .D_OUT(slave_config_mem_wr_fifo_buffer$D_OUT),
							       .FULL_N(slave_config_mem_wr_fifo_buffer$FULL_N),
							       .EMPTY_N(slave_config_mem_wr_fifo_buffer$EMPTY_N));

  // submodule slave_main_mem_rd_fifo_buffer
  SizedFIFO #(.p1width(32'd1),
	      .p2depth(32'd5),
	      .p3cntr_width(32'd2),
	      .guarded(32'd1)) slave_main_mem_rd_fifo_buffer(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(slave_main_mem_rd_fifo_buffer$D_IN),
							     .ENQ(slave_main_mem_rd_fifo_buffer$ENQ),
							     .DEQ(slave_main_mem_rd_fifo_buffer$DEQ),
							     .CLR(slave_main_mem_rd_fifo_buffer$CLR),
							     .D_OUT(slave_main_mem_rd_fifo_buffer$D_OUT),
							     .FULL_N(slave_main_mem_rd_fifo_buffer$FULL_N),
							     .EMPTY_N(slave_main_mem_rd_fifo_buffer$EMPTY_N));

  // submodule slave_main_mem_wr_fifo_buffer
  SizedFIFO #(.p1width(32'd5),
	      .p2depth(32'd5),
	      .p3cntr_width(32'd2),
	      .guarded(32'd1)) slave_main_mem_wr_fifo_buffer(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(slave_main_mem_wr_fifo_buffer$D_IN),
							     .ENQ(slave_main_mem_wr_fifo_buffer$ENQ),
							     .DEQ(slave_main_mem_wr_fifo_buffer$DEQ),
							     .CLR(slave_main_mem_wr_fifo_buffer$CLR),
							     .D_OUT(slave_main_mem_wr_fifo_buffer$D_OUT),
							     .FULL_N(slave_main_mem_wr_fifo_buffer$FULL_N),
							     .EMPTY_N(slave_main_mem_wr_fifo_buffer$EMPTY_N));

  // submodule slave_rtc_rd_fifo_buffer
  FIFO2 #(.width(32'd1),
	  .guarded(32'd1)) slave_rtc_rd_fifo_buffer(.RST(RST_N),
						    .CLK(CLK),
						    .D_IN(slave_rtc_rd_fifo_buffer$D_IN),
						    .ENQ(slave_rtc_rd_fifo_buffer$ENQ),
						    .DEQ(slave_rtc_rd_fifo_buffer$DEQ),
						    .CLR(slave_rtc_rd_fifo_buffer$CLR),
						    .D_OUT(slave_rtc_rd_fifo_buffer$D_OUT),
						    .FULL_N(slave_rtc_rd_fifo_buffer$FULL_N),
						    .EMPTY_N(slave_rtc_rd_fifo_buffer$EMPTY_N));

  // submodule slave_rtc_wr_fifo_buffer
  FIFO2 #(.width(32'd5),
	  .guarded(32'd1)) slave_rtc_wr_fifo_buffer(.RST(RST_N),
						    .CLK(CLK),
						    .D_IN(slave_rtc_wr_fifo_buffer$D_IN),
						    .ENQ(slave_rtc_wr_fifo_buffer$ENQ),
						    .DEQ(slave_rtc_wr_fifo_buffer$DEQ),
						    .CLR(slave_rtc_wr_fifo_buffer$CLR),
						    .D_OUT(slave_rtc_wr_fifo_buffer$D_OUT),
						    .FULL_N(slave_rtc_wr_fifo_buffer$FULL_N),
						    .EMPTY_N(slave_rtc_wr_fifo_buffer$EMPTY_N));

  // rule RL_connect_timer
  assign CAN_FIRE_RL_connect_timer = 1'd1 ;
  assign WILL_FIRE_RL_connect_timer = 1'd1 ;

  // rule RL_mkConnectionGetPut
  assign CAN_FIRE_RL_mkConnectionGetPut =
	     core$RDY_bus_rd_ifc_tx_get && !rd_masters_0_fifo_rx_rv[100] ;
  assign WILL_FIRE_RL_mkConnectionGetPut = CAN_FIRE_RL_mkConnectionGetPut ;

  // rule RL_mkConnectionGetPut_2
  assign CAN_FIRE_RL_mkConnectionGetPut_2 =
	     core$RDY_bus_wr_ifc_tx_get && !wr_masters_0_fifo_rx_rv[100] ;
  assign WILL_FIRE_RL_mkConnectionGetPut_2 =
	     CAN_FIRE_RL_mkConnectionGetPut_2 ;

  // rule RL_mkConnectionGetPut_9
  assign CAN_FIRE_RL_mkConnectionGetPut_9 =
	     rtc_pendingReq_rd[103] && !slave_rtc_rd_fifo_rx_rv[53] ;
  assign WILL_FIRE_RL_mkConnectionGetPut_9 =
	     CAN_FIRE_RL_mkConnectionGetPut_9 ;

  // rule RL_mkConnectionGetPut_15
  assign CAN_FIRE_RL_mkConnectionGetPut_15 =
	     rtc_pendingReq_wr[103] && !slave_rtc_wr_fifo_rx_rv[53] ;
  assign WILL_FIRE_RL_mkConnectionGetPut_15 =
	     CAN_FIRE_RL_mkConnectionGetPut_15 ;

  // rule RL_main_memory_read_request_from_AXI
  assign CAN_FIRE_RL_main_memory_read_request_from_AXI =
	     main_memory_ff_rd_reqs$EMPTY_N && !main_memory_rg_req[99] &&
	     !main_memory_ff_rd_reqs$D_OUT[99] &&
	     !main_memory_rg_state ;
  assign WILL_FIRE_RL_main_memory_read_request_from_AXI =
	     CAN_FIRE_RL_main_memory_read_request_from_AXI ;

  // rule RL_main_memory_keep_removing_requests_from_AXI
  assign CAN_FIRE_RL_main_memory_keep_removing_requests_from_AXI =
	     main_memory_ff_rd_reqs$EMPTY_N ;
  assign WILL_FIRE_RL_main_memory_keep_removing_requests_from_AXI =
	     main_memory_ff_rd_reqs$EMPTY_N ;

  // rule RL_main_memory_read_response_to_AXI
  assign CAN_FIRE_RL_main_memory_read_response_to_AXI =
	     !main_memory_ff_rd_rsps_rv[53] && main_memory_rg_state ;
  assign WILL_FIRE_RL_main_memory_read_response_to_AXI =
	     CAN_FIRE_RL_main_memory_read_response_to_AXI ;

  // rule RL_mkConnectionGetPut_5
  assign CAN_FIRE_RL_mkConnectionGetPut_5 =
	     main_memory_ff_rd_rsps_rv$port1__read[53] &&
	     !slave_main_mem_rd_fifo_rx_rv[53] ;
  assign WILL_FIRE_RL_mkConnectionGetPut_5 =
	     CAN_FIRE_RL_mkConnectionGetPut_5 ;

  // rule RL_main_memory_generate_burst_request
  assign CAN_FIRE_RL_main_memory_generate_burst_request =
	     main_memory_rg_req[99] ;
  assign WILL_FIRE_RL_main_memory_generate_burst_request =
	     CAN_FIRE_RL_main_memory_generate_burst_request ;

  // rule RL_main_memory_write_requests_from_AXI
  assign CAN_FIRE_RL_main_memory_write_requests_from_AXI =
	     main_memory_ff_wr_reqs$EMPTY_N &&
	     !main_memory_ff_wr_rsps_rv[53] &&
	     !main_memory_ff_wr_reqs$D_OUT[99] ;
  assign WILL_FIRE_RL_main_memory_write_requests_from_AXI =
	     CAN_FIRE_RL_main_memory_write_requests_from_AXI ;

  // rule RL_mkConnectionGetPut_11
  assign CAN_FIRE_RL_mkConnectionGetPut_11 =
	     main_memory_ff_wr_rsps_rv$port1__read[53] &&
	     !slave_main_mem_wr_fifo_rx_rv[53] ;
  assign WILL_FIRE_RL_mkConnectionGetPut_11 =
	     CAN_FIRE_RL_mkConnectionGetPut_11 ;

  // rule RL_main_memory_rg_state__dreg_update
  assign CAN_FIRE_RL_main_memory_rg_state__dreg_update = 1'd1 ;
  assign WILL_FIRE_RL_main_memory_rg_state__dreg_update = 1'd1 ;

  // rule RL_config_memory_read_request_from_AXI
  assign CAN_FIRE_RL_config_memory_read_request_from_AXI =
	     config_memory_ff_rd_reqs$EMPTY_N && !config_memory_rg_req[99] &&
	     !config_memory_ff_rd_reqs$D_OUT[99] &&
	     !config_memory_rg_state ;
  assign WILL_FIRE_RL_config_memory_read_request_from_AXI =
	     CAN_FIRE_RL_config_memory_read_request_from_AXI ;

  // rule RL_config_memory_keep_removing_requests_from_AXI
  assign CAN_FIRE_RL_config_memory_keep_removing_requests_from_AXI =
	     config_memory_ff_rd_reqs$EMPTY_N ;
  assign WILL_FIRE_RL_config_memory_keep_removing_requests_from_AXI =
	     config_memory_ff_rd_reqs$EMPTY_N ;

  // rule RL_config_memory_read_response_to_AXI
  assign CAN_FIRE_RL_config_memory_read_response_to_AXI =
	     !config_memory_ff_rd_rsps_rv[53] && config_memory_rg_state ;
  assign WILL_FIRE_RL_config_memory_read_response_to_AXI =
	     CAN_FIRE_RL_config_memory_read_response_to_AXI ;

  // rule RL_mkConnectionGetPut_7
  assign CAN_FIRE_RL_mkConnectionGetPut_7 =
	     config_memory_ff_rd_rsps_rv$port1__read[53] &&
	     !slave_config_mem_rd_fifo_rx_rv[53] ;
  assign WILL_FIRE_RL_mkConnectionGetPut_7 =
	     CAN_FIRE_RL_mkConnectionGetPut_7 ;

  // rule RL_config_memory_generate_burst_request
  assign CAN_FIRE_RL_config_memory_generate_burst_request =
	     config_memory_rg_req[99] ;
  assign WILL_FIRE_RL_config_memory_generate_burst_request =
	     CAN_FIRE_RL_config_memory_generate_burst_request ;

  // rule RL_config_memory_write_requests_from_AXI
  assign CAN_FIRE_RL_config_memory_write_requests_from_AXI =
	     config_memory_ff_wr_reqs$EMPTY_N &&
	     !config_memory_ff_wr_rsps_rv[53] &&
	     !config_memory_ff_wr_reqs$D_OUT[99] ;
  assign WILL_FIRE_RL_config_memory_write_requests_from_AXI =
	     CAN_FIRE_RL_config_memory_write_requests_from_AXI ;

  // rule RL_mkConnectionGetPut_13
  assign CAN_FIRE_RL_mkConnectionGetPut_13 =
	     config_memory_ff_wr_rsps_rv$port1__read[53] &&
	     !slave_config_mem_wr_fifo_rx_rv[53] ;
  assign WILL_FIRE_RL_mkConnectionGetPut_13 =
	     CAN_FIRE_RL_mkConnectionGetPut_13 ;

  // rule RL_config_memory_rg_state__dreg_update
  assign CAN_FIRE_RL_config_memory_rg_state__dreg_update = 1'd1 ;
  assign WILL_FIRE_RL_config_memory_rg_state__dreg_update = 1'd1 ;

  // rule RL_rtc_incrementTimer
  assign CAN_FIRE_RL_rtc_incrementTimer = rtc_counter_cycle == 4'd0 ;
  assign WILL_FIRE_RL_rtc_incrementTimer = CAN_FIRE_RL_rtc_incrementTimer ;

  // rule RL_rtc_rl_count_cycle
  assign CAN_FIRE_RL_rtc_rl_count_cycle = 1'd1 ;
  assign WILL_FIRE_RL_rtc_rl_count_cycle = 1'd1 ;

  // rule RL_rd_masters_0_start_read
  assign CAN_FIRE_RL_rd_masters_0_start_read =
	     rd_masters_0_fifo_rx_rv$port1__read[100] &&
	     !rd_masters_0_rd_addr_fifo_fifof_rv[54] &&
	     !rd_masters_0_fifo_rx_rv$port1__read[99] &&
	     rd_masters_0_fifo_rx_rv$port1__read[98:97] == 2'd0 ;
  assign WILL_FIRE_RL_rd_masters_0_start_read =
	     CAN_FIRE_RL_rd_masters_0_start_read ;

  // rule RL_send_request
  assign CAN_FIRE_RL_send_request =
	     CAN_FIRE_RL_rd_masters_0_rd_addr_fifo_get_data ;
  assign WILL_FIRE_RL_send_request =
	     CAN_FIRE_RL_rd_masters_0_rd_addr_fifo_get_data ;

  // rule RL_pre_select_path
  assign CAN_FIRE_RL_pre_select_path =
	     rd_masters_0_rd_addr_fifo_fifof_rv$port1__read[54] &&
	     !addr_path_fifo_rv[16] ;
  assign WILL_FIRE_RL_pre_select_path = CAN_FIRE_RL_pre_select_path ;

  // rule RL_rd_masters_0_start_write
  assign CAN_FIRE_RL_rd_masters_0_start_write =
	     rd_masters_0_fifo_rx_rv$port1__read[100] &&
	     !rd_masters_0_fifo_rx_rv$port1__read[99] &&
	     rd_masters_0_fifo_rx_rv$port1__read[98:97] == 2'd1 ;
  assign WILL_FIRE_RL_rd_masters_0_start_write =
	     CAN_FIRE_RL_rd_masters_0_start_write ;

  // rule RL_rd_masters_0_rd_addr_fifo_get_data
  assign CAN_FIRE_RL_rd_masters_0_rd_addr_fifo_get_data =
	     rd_masters_0_rd_addr_fifo_fifof_rv$port1__read[54] ;
  assign WILL_FIRE_RL_rd_masters_0_rd_addr_fifo_get_data =
	     CAN_FIRE_RL_rd_masters_0_rd_addr_fifo_get_data ;

  // rule RL_send_lock
  assign CAN_FIRE_RL_send_lock =
	     (rd_masters_0_rd_addr_fifo_fifof_rv$port1__read[54] ?
		rd_masters_0_rd_addr_fifo_fifof_rvport1__read_ETC__q10[40:39] :
		2'd0) ==
	     2'd2 ;
  assign WILL_FIRE_RL_send_lock = CAN_FIRE_RL_send_lock ;

  // rule RL_select_path
  assign CAN_FIRE_RL_select_path =
	     !addr_path_fifo_rv[16] &&
	     rd_masters_0_rd_addr_fifo_fifof_rv$port1__read[54] ;
  assign WILL_FIRE_RL_select_path = CAN_FIRE_RL_select_path ;

  // rule RL_set_addr_path
  assign CAN_FIRE_RL_set_addr_path = CAN_FIRE_RL_addr_switch_update_data ;
  assign WILL_FIRE_RL_set_addr_path = CAN_FIRE_RL_addr_switch_update_data ;

  // rule RL_wr_masters_0_start_write
  assign CAN_FIRE_RL_wr_masters_0_start_write =
	     wr_masters_0_fifo_rx_rv$port1__read[100] &&
	     !wr_masters_0_wr_addr_fifo_fifof_rv[54] &&
	     !wr_masters_0_wr_data_fifo_fifof_rv[41] &&
	     !wr_masters_0_fifo_rx_rv$port1__read[99] &&
	     wr_masters_0_fifo_rx_rv$port1__read[98:97] == 2'd1 ;
  assign WILL_FIRE_RL_wr_masters_0_start_write =
	     CAN_FIRE_RL_wr_masters_0_start_write ;

  // rule RL_send_request_1
  assign CAN_FIRE_RL_send_request_1 =
	     CAN_FIRE_RL_wr_masters_0_wr_addr_fifo_get_data ;
  assign WILL_FIRE_RL_send_request_1 =
	     CAN_FIRE_RL_wr_masters_0_wr_addr_fifo_get_data ;

  // rule RL_pre_select_path_1
  assign CAN_FIRE_RL_pre_select_path_1 =
	     wr_masters_0_wr_addr_fifo_fifof_rv$port1__read[54] &&
	     !addr_path_fifo_rv_1[16] ;
  assign WILL_FIRE_RL_pre_select_path_1 = CAN_FIRE_RL_pre_select_path_1 ;

  // rule RL_wr_masters_0_data_write
  assign CAN_FIRE_RL_wr_masters_0_data_write =
	     wr_masters_0_fifo_rx_rv$port1__read[100] &&
	     !wr_masters_0_wr_data_fifo_fifof_rv[41] &&
	     wr_masters_0_fifo_rx_rv$port1__read[99] ;
  assign WILL_FIRE_RL_wr_masters_0_data_write =
	     CAN_FIRE_RL_wr_masters_0_data_write ;

  // rule RL_wr_masters_0_start_read
  assign CAN_FIRE_RL_wr_masters_0_start_read =
	     wr_masters_0_fifo_rx_rv$port1__read[100] &&
	     !wr_masters_0_fifo_rx_rv$port1__read[99] &&
	     wr_masters_0_fifo_rx_rv$port1__read[98:97] == 2'd0 ;
  assign WILL_FIRE_RL_wr_masters_0_start_read =
	     CAN_FIRE_RL_wr_masters_0_start_read ;

  // rule RL_wr_masters_0_wr_addr_fifo_get_data
  assign CAN_FIRE_RL_wr_masters_0_wr_addr_fifo_get_data =
	     wr_masters_0_wr_addr_fifo_fifof_rv$port1__read[54] ;
  assign WILL_FIRE_RL_wr_masters_0_wr_addr_fifo_get_data =
	     CAN_FIRE_RL_wr_masters_0_wr_addr_fifo_get_data ;

  // rule RL_send_lock_1
  assign CAN_FIRE_RL_send_lock_1 =
	     (wr_masters_0_wr_addr_fifo_fifof_rv$port1__read[54] ?
		wr_masters_0_wr_addr_fifo_fifof_rvport1__read_ETC__q12[40:39] :
		2'd0) ==
	     2'd2 ;
  assign WILL_FIRE_RL_send_lock_1 = CAN_FIRE_RL_send_lock_1 ;

  // rule RL_select_path_1
  assign CAN_FIRE_RL_select_path_1 =
	     !addr_path_fifo_rv_1[16] &&
	     wr_masters_0_wr_addr_fifo_fifof_rv$port1__read[54] ;
  assign WILL_FIRE_RL_select_path_1 = CAN_FIRE_RL_select_path_1 ;

  // rule RL_set_addr_path_1
  assign CAN_FIRE_RL_set_addr_path_1 = CAN_FIRE_RL_addr_switch_update_data_1 ;
  assign WILL_FIRE_RL_set_addr_path_1 =
	     CAN_FIRE_RL_addr_switch_update_data_1 ;

  // rule RL_wr_masters_0_wr_data_fifo_get_data
  assign CAN_FIRE_RL_wr_masters_0_wr_data_fifo_get_data =
	     wr_masters_0_wr_data_fifo_fifof_rv$port1__read[41] ;
  assign WILL_FIRE_RL_wr_masters_0_wr_data_fifo_get_data =
	     CAN_FIRE_RL_wr_masters_0_wr_data_fifo_get_data ;

  // rule RL_slave_main_mem_rd_do_read
  assign CAN_FIRE_RL_slave_main_mem_rd_do_read =
	     !slave_main_mem_rd_fifo_tx_rv[100] &&
	     slave_main_mem_rd_fifo_buffer$FULL_N &&
	     slave_main_mem_rd_count != 5'd0 ;
  assign WILL_FIRE_RL_slave_main_mem_rd_do_read =
	     CAN_FIRE_RL_slave_main_mem_rd_do_read ;

  // rule RL_mkConnectionGetPut_4
  assign CAN_FIRE_RL_mkConnectionGetPut_4 =
	     slave_main_mem_rd_fifo_tx_rv$port1__read[100] &&
	     main_memory_ff_rd_reqs$FULL_N ;
  assign WILL_FIRE_RL_mkConnectionGetPut_4 =
	     CAN_FIRE_RL_mkConnectionGetPut_4 ;

  // rule RL_slave_main_mem_rd_grap_tlm_response
  assign CAN_FIRE_RL_slave_main_mem_rd_grap_tlm_response =
	     slave_main_mem_rd_fifo_rx_rv$port1__read[53] &&
	     slave_main_mem_rd_fifo_buffer$EMPTY_N &&
	     !slave_main_mem_rd_rd_resp_fifo_fifof_rv[39] ;
  assign WILL_FIRE_RL_slave_main_mem_rd_grap_tlm_response =
	     CAN_FIRE_RL_slave_main_mem_rd_grap_tlm_response ;

  // rule RL_slave_main_mem_rd_rd_resp_fifo_get_data
  assign CAN_FIRE_RL_slave_main_mem_rd_rd_resp_fifo_get_data =
	     slave_main_mem_rd_rd_resp_fifo_fifof_rv$port1__read[39] ;
  assign WILL_FIRE_RL_slave_main_mem_rd_rd_resp_fifo_get_data =
	     CAN_FIRE_RL_slave_main_mem_rd_rd_resp_fifo_get_data ;

  // rule RL_slave_config_mem_rd_do_read
  assign CAN_FIRE_RL_slave_config_mem_rd_do_read =
	     !slave_config_mem_rd_fifo_tx_rv[100] &&
	     slave_config_mem_rd_fifo_buffer$FULL_N &&
	     slave_config_mem_rd_count != 5'd0 ;
  assign WILL_FIRE_RL_slave_config_mem_rd_do_read =
	     CAN_FIRE_RL_slave_config_mem_rd_do_read ;

  // rule RL_mkConnectionGetPut_6
  assign CAN_FIRE_RL_mkConnectionGetPut_6 =
	     slave_config_mem_rd_fifo_tx_rv$port1__read[100] &&
	     config_memory_ff_rd_reqs$FULL_N ;
  assign WILL_FIRE_RL_mkConnectionGetPut_6 =
	     CAN_FIRE_RL_mkConnectionGetPut_6 ;

  // rule RL_slave_config_mem_rd_grap_tlm_response
  assign CAN_FIRE_RL_slave_config_mem_rd_grap_tlm_response =
	     slave_config_mem_rd_fifo_rx_rv$port1__read[53] &&
	     slave_config_mem_rd_fifo_buffer$EMPTY_N &&
	     !slave_config_mem_rd_rd_resp_fifo_fifof_rv[39] ;
  assign WILL_FIRE_RL_slave_config_mem_rd_grap_tlm_response =
	     CAN_FIRE_RL_slave_config_mem_rd_grap_tlm_response ;

  // rule RL_slave_config_mem_rd_rd_resp_fifo_get_data
  assign CAN_FIRE_RL_slave_config_mem_rd_rd_resp_fifo_get_data =
	     slave_config_mem_rd_rd_resp_fifo_fifof_rv$port1__read[39] ;
  assign WILL_FIRE_RL_slave_config_mem_rd_rd_resp_fifo_get_data =
	     CAN_FIRE_RL_slave_config_mem_rd_rd_resp_fifo_get_data ;

  // rule RL_slave_rtc_rd_do_read
  assign CAN_FIRE_RL_slave_rtc_rd_do_read =
	     !slave_rtc_rd_fifo_tx_rv[100] &&
	     slave_rtc_rd_fifo_buffer$FULL_N &&
	     slave_rtc_rd_count != 5'd0 ;
  assign WILL_FIRE_RL_slave_rtc_rd_do_read =
	     CAN_FIRE_RL_slave_rtc_rd_do_read ;

  // rule RL_mkConnectionGetPut_8
  assign CAN_FIRE_RL_mkConnectionGetPut_8 =
	     slave_rtc_rd_fifo_tx_rv$port1__read[100] &&
	     !rtc_pendingReq_rd$port1__read[103] ;
  assign WILL_FIRE_RL_mkConnectionGetPut_8 =
	     CAN_FIRE_RL_mkConnectionGetPut_8 ;

  // rule RL_slave_rtc_rd_grap_tlm_response
  assign CAN_FIRE_RL_slave_rtc_rd_grap_tlm_response =
	     slave_rtc_rd_fifo_rx_rv$port1__read[53] &&
	     slave_rtc_rd_fifo_buffer$EMPTY_N &&
	     !slave_rtc_rd_rd_resp_fifo_fifof_rv[39] ;
  assign WILL_FIRE_RL_slave_rtc_rd_grap_tlm_response =
	     CAN_FIRE_RL_slave_rtc_rd_grap_tlm_response ;

  // rule RL_slave_rtc_rd_rd_resp_fifo_get_data
  assign CAN_FIRE_RL_slave_rtc_rd_rd_resp_fifo_get_data =
	     slave_rtc_rd_rd_resp_fifo_fifof_rv$port1__read[39] ;
  assign WILL_FIRE_RL_slave_rtc_rd_rd_resp_fifo_get_data =
	     CAN_FIRE_RL_slave_rtc_rd_rd_resp_fifo_get_data ;

  // rule RL_slave_main_mem_wr_grap_tlm_response
  assign CAN_FIRE_RL_slave_main_mem_wr_grap_tlm_response =
	     slave_main_mem_wr_fifo_buffer$EMPTY_N &&
	     slave_main_mem_wr_fifo_rx_rv$port1__read[53] &&
	     !slave_main_mem_wr_fifo_buffer$D_OUT[4] ;
  assign WILL_FIRE_RL_slave_main_mem_wr_grap_tlm_response =
	     CAN_FIRE_RL_slave_main_mem_wr_grap_tlm_response ;

  // rule RL_slave_main_mem_wr_send_axi_response
  assign CAN_FIRE_RL_slave_main_mem_wr_send_axi_response =
	     slave_main_mem_wr_fifo_rx_rv$port1__read[53] &&
	     slave_main_mem_wr_wr_resp_fifo_fifof_cntr_r != 2'd2 &&
	     slave_main_mem_wr_fifo_buffer$EMPTY_N &&
	     slave_main_mem_wr_fifo_buffer$D_OUT[4] ;
  assign WILL_FIRE_RL_slave_main_mem_wr_send_axi_response =
	     CAN_FIRE_RL_slave_main_mem_wr_send_axi_response ;

  // rule RL_slave_config_mem_wr_grap_tlm_response
  assign CAN_FIRE_RL_slave_config_mem_wr_grap_tlm_response =
	     slave_config_mem_wr_fifo_buffer$EMPTY_N &&
	     slave_config_mem_wr_fifo_rx_rv$port1__read[53] &&
	     !slave_config_mem_wr_fifo_buffer$D_OUT[4] ;
  assign WILL_FIRE_RL_slave_config_mem_wr_grap_tlm_response =
	     CAN_FIRE_RL_slave_config_mem_wr_grap_tlm_response ;

  // rule RL_slave_config_mem_wr_send_axi_response
  assign CAN_FIRE_RL_slave_config_mem_wr_send_axi_response =
	     slave_config_mem_wr_fifo_rx_rv$port1__read[53] &&
	     slave_config_mem_wr_wr_resp_fifo_fifof_cntr_r != 2'd2 &&
	     slave_config_mem_wr_fifo_buffer$EMPTY_N &&
	     slave_config_mem_wr_fifo_buffer$D_OUT[4] ;
  assign WILL_FIRE_RL_slave_config_mem_wr_send_axi_response =
	     CAN_FIRE_RL_slave_config_mem_wr_send_axi_response ;

  // rule RL_slave_rtc_wr_grap_tlm_response
  assign CAN_FIRE_RL_slave_rtc_wr_grap_tlm_response =
	     slave_rtc_wr_fifo_buffer$EMPTY_N &&
	     slave_rtc_wr_fifo_rx_rv$port1__read[53] &&
	     !slave_rtc_wr_fifo_buffer$D_OUT[4] ;
  assign WILL_FIRE_RL_slave_rtc_wr_grap_tlm_response =
	     CAN_FIRE_RL_slave_rtc_wr_grap_tlm_response ;

  // rule RL_slave_rtc_wr_send_axi_response
  assign CAN_FIRE_RL_slave_rtc_wr_send_axi_response =
	     slave_rtc_wr_fifo_rx_rv$port1__read[53] &&
	     slave_rtc_wr_wr_resp_fifo_fifof_cntr_r != 2'd2 &&
	     slave_rtc_wr_fifo_buffer$EMPTY_N &&
	     slave_rtc_wr_fifo_buffer$D_OUT[4] ;
  assign WILL_FIRE_RL_slave_rtc_wr_send_axi_response =
	     CAN_FIRE_RL_slave_rtc_wr_send_axi_response ;

  // rule RL_arbiter_every
  assign CAN_FIRE_RL_arbiter_every = 1'd1 ;
  assign WILL_FIRE_RL_arbiter_every = 1'd1 ;

  // rule RL_send_grant
  assign CAN_FIRE_RL_send_grant =
	     arbiter_priority_vector &&
	     rd_masters_0_rd_addr_fifo_fifof_rv$port1__read[54] ;
  assign WILL_FIRE_RL_send_grant = CAN_FIRE_RL_send_grant ;

  // rule RL_addr_switch_update_data
  assign CAN_FIRE_RL_addr_switch_update_data =
	     addr_path_fifo_rv$port1__read[16] ;
  assign WILL_FIRE_RL_addr_switch_update_data =
	     CAN_FIRE_RL_addr_switch_update_data ;

  // rule RL_addr_switch_update_handoff
  assign CAN_FIRE_RL_addr_switch_update_handoff =
	     CAN_FIRE_RL_addr_switch_update_data ;
  assign WILL_FIRE_RL_addr_switch_update_handoff =
	     CAN_FIRE_RL_addr_switch_update_data ;

  // rule RL_addr_switch_connect_confirm
  assign CAN_FIRE_RL_addr_switch_connect_confirm = 1'd1 ;
  assign WILL_FIRE_RL_addr_switch_connect_confirm = 1'd1 ;

  // rule RL_addr_switch_connect_data
  assign CAN_FIRE_RL_addr_switch_connect_data = 1'd1 ;
  assign WILL_FIRE_RL_addr_switch_connect_data = 1'd1 ;

  // rule RL_finish_addr
  assign CAN_FIRE_RL_finish_addr =
	     addr_path_fifo_rv$port1__read[16] && !resp_path_fifo_rv[16] &&
	     addr_switch_handoff_wire_whas__645_AND_addr_sw_ETC___d3650 ;
  assign WILL_FIRE_RL_finish_addr = CAN_FIRE_RL_finish_addr ;

  // rule RL_set_resp_path
  assign CAN_FIRE_RL_set_resp_path = CAN_FIRE_RL_resp_switch_update_data ;
  assign WILL_FIRE_RL_set_resp_path = CAN_FIRE_RL_resp_switch_update_data ;

  // rule RL_rd_masters_0_rd_addr_fifo_do_deq
  assign CAN_FIRE_RL_rd_masters_0_rd_addr_fifo_do_deq =
	     rd_masters_0_rd_addr_fifo_fifof_rv$port1__read[54] &&
	     IF_addr_switch_send_port_whas__574_THEN_addr_s_ETC___d3587 ;
  assign WILL_FIRE_RL_rd_masters_0_rd_addr_fifo_do_deq =
	     CAN_FIRE_RL_rd_masters_0_rd_addr_fifo_do_deq ;

  // rule RL_slave_main_mem_rd_every
  assign CAN_FIRE_RL_slave_main_mem_rd_every = 1'd1 ;
  assign WILL_FIRE_RL_slave_main_mem_rd_every = 1'd1 ;

  // rule RL_slave_main_mem_rd_rd_addr_fifo_do_enq
  assign CAN_FIRE_RL_slave_main_mem_rd_rd_addr_fifo_do_enq =
	     !slave_main_mem_rd_rd_addr_fifo_fifof_rv[54] &&
	     IF_addr_switch_recv_port_whas__578_THEN_addr_s_ETC___d3622 ;
  assign WILL_FIRE_RL_slave_main_mem_rd_rd_addr_fifo_do_enq =
	     CAN_FIRE_RL_slave_main_mem_rd_rd_addr_fifo_do_enq ;

  // rule RL_slave_main_mem_rd_grab_addr
  assign CAN_FIRE_RL_slave_main_mem_rd_grab_addr =
	     slave_main_mem_rd_rd_addr_fifo_fifof_rv$port1__read[54] &&
	     slave_main_mem_rd_count == 5'd0 ;
  assign WILL_FIRE_RL_slave_main_mem_rd_grab_addr =
	     CAN_FIRE_RL_slave_main_mem_rd_grab_addr ;

  // rule RL_slave_config_mem_rd_every
  assign CAN_FIRE_RL_slave_config_mem_rd_every = 1'd1 ;
  assign WILL_FIRE_RL_slave_config_mem_rd_every = 1'd1 ;

  // rule RL_slave_config_mem_rd_rd_addr_fifo_do_enq
  assign CAN_FIRE_RL_slave_config_mem_rd_rd_addr_fifo_do_enq =
	     !slave_config_mem_rd_rd_addr_fifo_fifof_rv[54] &&
	     IF_addr_switch_recv_port_whas__578_THEN_addr_s_ETC___d3633 ;
  assign WILL_FIRE_RL_slave_config_mem_rd_rd_addr_fifo_do_enq =
	     CAN_FIRE_RL_slave_config_mem_rd_rd_addr_fifo_do_enq ;

  // rule RL_slave_config_mem_rd_grab_addr
  assign CAN_FIRE_RL_slave_config_mem_rd_grab_addr =
	     slave_config_mem_rd_rd_addr_fifo_fifof_rv$port1__read[54] &&
	     slave_config_mem_rd_count == 5'd0 ;
  assign WILL_FIRE_RL_slave_config_mem_rd_grab_addr =
	     CAN_FIRE_RL_slave_config_mem_rd_grab_addr ;

  // rule RL_slave_rtc_rd_every
  assign CAN_FIRE_RL_slave_rtc_rd_every = 1'd1 ;
  assign WILL_FIRE_RL_slave_rtc_rd_every = 1'd1 ;

  // rule RL_slave_rtc_rd_rd_addr_fifo_do_enq
  assign CAN_FIRE_RL_slave_rtc_rd_rd_addr_fifo_do_enq =
	     !slave_rtc_rd_rd_addr_fifo_fifof_rv[54] &&
	     IF_addr_switch_recv_port_whas__578_THEN_addr_s_ETC___d3644 ;
  assign WILL_FIRE_RL_slave_rtc_rd_rd_addr_fifo_do_enq =
	     CAN_FIRE_RL_slave_rtc_rd_rd_addr_fifo_do_enq ;

  // rule RL_slave_rtc_rd_grab_addr
  assign CAN_FIRE_RL_slave_rtc_rd_grab_addr =
	     slave_rtc_rd_rd_addr_fifo_fifof_rv$port1__read[54] &&
	     slave_rtc_rd_count == 5'd0 ;
  assign WILL_FIRE_RL_slave_rtc_rd_grab_addr =
	     CAN_FIRE_RL_slave_rtc_rd_grab_addr ;

  // rule RL_addr_switch_keep_done
  assign CAN_FIRE_RL_addr_switch_keep_done =
	     addr_switch_handoff_wire_whas__645_AND_addr_sw_ETC___d3650 &&
	     !CAN_FIRE_RL_finish_addr ;
  assign WILL_FIRE_RL_addr_switch_keep_done =
	     CAN_FIRE_RL_addr_switch_keep_done ;

  // rule RL_addr_switch_update_data_1
  assign CAN_FIRE_RL_addr_switch_update_data_1 =
	     addr_path_fifo_rv_1$port1__read[16] ;
  assign WILL_FIRE_RL_addr_switch_update_data_1 =
	     CAN_FIRE_RL_addr_switch_update_data_1 ;

  // rule RL_addr_switch_update_handoff_1
  assign CAN_FIRE_RL_addr_switch_update_handoff_1 =
	     CAN_FIRE_RL_addr_switch_update_data_1 ;
  assign WILL_FIRE_RL_addr_switch_update_handoff_1 =
	     CAN_FIRE_RL_addr_switch_update_data_1 ;

  // rule RL_addr_switch_connect_confirm_1
  assign CAN_FIRE_RL_addr_switch_connect_confirm_1 = 1'd1 ;
  assign WILL_FIRE_RL_addr_switch_connect_confirm_1 = 1'd1 ;

  // rule RL_addr_switch_connect_data_1
  assign CAN_FIRE_RL_addr_switch_connect_data_1 = 1'd1 ;
  assign WILL_FIRE_RL_addr_switch_connect_data_1 = 1'd1 ;

  // rule RL_finish_addr_1
  assign CAN_FIRE_RL_finish_addr_1 =
	     addr_path_fifo_rv_1$port1__read[16] && !data_path_fifo_rv[16] &&
	     addr_switch_handoff_wire_1_whas__906_AND_addr__ETC___d3911 ;
  assign WILL_FIRE_RL_finish_addr_1 = CAN_FIRE_RL_finish_addr_1 ;

  // rule RL_set_data_path
  assign CAN_FIRE_RL_set_data_path = CAN_FIRE_RL_data_switch_update_data ;
  assign WILL_FIRE_RL_set_data_path = CAN_FIRE_RL_data_switch_update_data ;

  // rule RL_wr_masters_0_wr_addr_fifo_do_deq
  assign CAN_FIRE_RL_wr_masters_0_wr_addr_fifo_do_deq =
	     wr_masters_0_wr_addr_fifo_fifof_rv$port1__read[54] &&
	     IF_addr_switch_send_port_1_whas__835_THEN_addr_ETC___d3848 ;
  assign WILL_FIRE_RL_wr_masters_0_wr_addr_fifo_do_deq =
	     CAN_FIRE_RL_wr_masters_0_wr_addr_fifo_do_deq ;

  // rule RL_addr_switch_keep_done_1
  assign CAN_FIRE_RL_addr_switch_keep_done_1 =
	     addr_switch_handoff_wire_1_whas__906_AND_addr__ETC___d3911 &&
	     !CAN_FIRE_RL_finish_addr_1 ;
  assign WILL_FIRE_RL_addr_switch_keep_done_1 =
	     CAN_FIRE_RL_addr_switch_keep_done_1 ;

  // rule RL_addr_switch_done_reg__dreg_update
  assign CAN_FIRE_RL_addr_switch_done_reg__dreg_update = 1'd1 ;
  assign WILL_FIRE_RL_addr_switch_done_reg__dreg_update = 1'd1 ;

  // rule RL_resp_switch_update_data
  assign CAN_FIRE_RL_resp_switch_update_data =
	     resp_path_fifo_rv$port1__read[16] ;
  assign WILL_FIRE_RL_resp_switch_update_data =
	     CAN_FIRE_RL_resp_switch_update_data ;

  // rule RL_resp_switch_update_handoff
  assign CAN_FIRE_RL_resp_switch_update_handoff =
	     CAN_FIRE_RL_resp_switch_update_data ;
  assign WILL_FIRE_RL_resp_switch_update_handoff =
	     CAN_FIRE_RL_resp_switch_update_data ;

  // rule RL_resp_switch_connect_confirm
  assign CAN_FIRE_RL_resp_switch_connect_confirm = 1'd1 ;
  assign WILL_FIRE_RL_resp_switch_connect_confirm = 1'd1 ;

  // rule RL_resp_switch_connect_data
  assign CAN_FIRE_RL_resp_switch_connect_data = 1'd1 ;
  assign WILL_FIRE_RL_resp_switch_connect_data = 1'd1 ;

  // rule RL_finish_resp
  assign CAN_FIRE_RL_finish_resp =
	     resp_path_fifo_rv$port1__read[16] &&
	     resp_switch_handoff_wire_whas__744_AND_resp_sw_ETC___d3749 ;
  assign WILL_FIRE_RL_finish_resp = CAN_FIRE_RL_finish_resp ;

  // rule RL_rd_masters_0_every
  assign CAN_FIRE_RL_rd_masters_0_every = 1'd1 ;
  assign WILL_FIRE_RL_rd_masters_0_every = 1'd1 ;

  // rule RL_rd_masters_0_rd_resp_fifo_do_enq
  assign CAN_FIRE_RL_rd_masters_0_rd_resp_fifo_do_enq =
	     !rd_masters_0_rd_resp_fifo_fifof_rv[39] &&
	     IF_resp_switch_recv_port_whas__706_THEN_resp_s_ETC___d3743 ;
  assign WILL_FIRE_RL_rd_masters_0_rd_resp_fifo_do_enq =
	     CAN_FIRE_RL_rd_masters_0_rd_resp_fifo_do_enq ;

  // rule RL_rd_masters_0_grab_response
  assign CAN_FIRE_RL_rd_masters_0_grab_response =
	     rd_masters_0_rd_resp_fifo_fifof_rv$port1__read[39] &&
	     !rd_masters_0_fifo_tx_rv[53] ;
  assign WILL_FIRE_RL_rd_masters_0_grab_response =
	     CAN_FIRE_RL_rd_masters_0_grab_response &&
	     !WILL_FIRE_RL_rd_masters_0_start_write ;

  // rule RL_mkConnectionGetPut_1
  assign CAN_FIRE_RL_mkConnectionGetPut_1 =
	     rd_masters_0_fifo_tx_rv$port1__read[53] &&
	     core$RDY_bus_rd_ifc_rx_put ;
  assign WILL_FIRE_RL_mkConnectionGetPut_1 =
	     CAN_FIRE_RL_mkConnectionGetPut_1 ;

  // rule RL_slave_main_mem_rd_rd_resp_fifo_do_deq
  assign CAN_FIRE_RL_slave_main_mem_rd_rd_resp_fifo_do_deq =
	     slave_main_mem_rd_rd_resp_fifo_fifof_rv$port1__read[39] &&
	     IF_resp_switch_send_port_whas__702_THEN_resp_s_ETC___d3718 ;
  assign WILL_FIRE_RL_slave_main_mem_rd_rd_resp_fifo_do_deq =
	     CAN_FIRE_RL_slave_main_mem_rd_rd_resp_fifo_do_deq ;

  // rule RL_slave_config_mem_rd_rd_resp_fifo_do_deq
  assign CAN_FIRE_RL_slave_config_mem_rd_rd_resp_fifo_do_deq =
	     slave_config_mem_rd_rd_resp_fifo_fifof_rv$port1__read[39] &&
	     IF_resp_switch_send_port_whas__702_THEN_resp_s_ETC___d3721 ;
  assign WILL_FIRE_RL_slave_config_mem_rd_rd_resp_fifo_do_deq =
	     CAN_FIRE_RL_slave_config_mem_rd_rd_resp_fifo_do_deq ;

  // rule RL_slave_rtc_rd_rd_resp_fifo_do_deq
  assign CAN_FIRE_RL_slave_rtc_rd_rd_resp_fifo_do_deq =
	     slave_rtc_rd_rd_resp_fifo_fifof_rv$port1__read[39] &&
	     IF_resp_switch_send_port_whas__702_THEN_resp_s_ETC___d3724 ;
  assign WILL_FIRE_RL_slave_rtc_rd_rd_resp_fifo_do_deq =
	     CAN_FIRE_RL_slave_rtc_rd_rd_resp_fifo_do_deq ;

  // rule RL_dummy_valid_toggle
  assign CAN_FIRE_RL_dummy_valid_toggle = 1'd1 ;
  assign WILL_FIRE_RL_dummy_valid_toggle = 1'd1 ;

  // rule RL_resp_switch_keep_done
  assign CAN_FIRE_RL_resp_switch_keep_done =
	     resp_switch_handoff_wire_whas__744_AND_resp_sw_ETC___d3749 &&
	     !CAN_FIRE_RL_finish_resp ;
  assign WILL_FIRE_RL_resp_switch_keep_done =
	     CAN_FIRE_RL_resp_switch_keep_done ;

  // rule RL_resp_switch_done_reg__dreg_update
  assign CAN_FIRE_RL_resp_switch_done_reg__dreg_update = 1'd1 ;
  assign WILL_FIRE_RL_resp_switch_done_reg__dreg_update = 1'd1 ;

  // rule RL_arbiter_every_1
  assign CAN_FIRE_RL_arbiter_every_1 = 1'd1 ;
  assign WILL_FIRE_RL_arbiter_every_1 = 1'd1 ;

  // rule RL_send_grant_1
  assign CAN_FIRE_RL_send_grant_1 =
	     arbiter_priority_vector_1 &&
	     wr_masters_0_wr_addr_fifo_fifof_rv$port1__read[54] ;
  assign WILL_FIRE_RL_send_grant_1 = CAN_FIRE_RL_send_grant_1 ;

  // rule RL_addr_switch_done_reg__dreg_update_1
  assign CAN_FIRE_RL_addr_switch_done_reg__dreg_update_1 = 1'd1 ;
  assign WILL_FIRE_RL_addr_switch_done_reg__dreg_update_1 = 1'd1 ;

  // rule RL_data_switch_update_data
  assign CAN_FIRE_RL_data_switch_update_data =
	     data_path_fifo_rv$port1__read[16] ;
  assign WILL_FIRE_RL_data_switch_update_data =
	     CAN_FIRE_RL_data_switch_update_data ;

  // rule RL_data_switch_update_handoff
  assign CAN_FIRE_RL_data_switch_update_handoff =
	     CAN_FIRE_RL_data_switch_update_data ;
  assign WILL_FIRE_RL_data_switch_update_handoff =
	     CAN_FIRE_RL_data_switch_update_data ;

  // rule RL_data_switch_connect_confirm
  assign CAN_FIRE_RL_data_switch_connect_confirm = 1'd1 ;
  assign WILL_FIRE_RL_data_switch_connect_confirm = 1'd1 ;

  // rule RL_data_switch_connect_data
  assign CAN_FIRE_RL_data_switch_connect_data = 1'd1 ;
  assign WILL_FIRE_RL_data_switch_connect_data = 1'd1 ;

  // rule RL_finish_data
  assign CAN_FIRE_RL_finish_data =
	     data_path_fifo_rv$port1__read[16] && !resp_path_fifo_rv_1[16] &&
	     data_switch_handoff_wire_whas__993_AND_data_sw_ETC___d3998 ;
  assign WILL_FIRE_RL_finish_data = CAN_FIRE_RL_finish_data ;

  // rule RL_set_resp_path_1
  assign CAN_FIRE_RL_set_resp_path_1 = CAN_FIRE_RL_resp_switch_update_data_1 ;
  assign WILL_FIRE_RL_set_resp_path_1 =
	     CAN_FIRE_RL_resp_switch_update_data_1 ;

  // rule RL_wr_masters_0_wr_data_fifo_do_deq
  assign CAN_FIRE_RL_wr_masters_0_wr_data_fifo_do_deq =
	     wr_masters_0_wr_data_fifo_fifof_rv$port1__read[41] &&
	     IF_data_switch_send_port_whas__942_THEN_data_s_ETC___d3955 ;
  assign WILL_FIRE_RL_wr_masters_0_wr_data_fifo_do_deq =
	     CAN_FIRE_RL_wr_masters_0_wr_data_fifo_do_deq ;

  // rule RL_slave_main_mem_wr_every
  assign CAN_FIRE_RL_slave_main_mem_wr_every = 1'd1 ;
  assign WILL_FIRE_RL_slave_main_mem_wr_every = 1'd1 ;

  // rule RL_slave_main_mem_wr_wr_addr_fifo_do_enq
  assign CAN_FIRE_RL_slave_main_mem_wr_wr_addr_fifo_do_enq =
	     !slave_main_mem_wr_wr_addr_fifo_fifof_rv[54] &&
	     IF_addr_switch_recv_port_1_whas__839_THEN_addr_ETC___d3883 ;
  assign WILL_FIRE_RL_slave_main_mem_wr_wr_addr_fifo_do_enq =
	     CAN_FIRE_RL_slave_main_mem_wr_wr_addr_fifo_do_enq ;

  // rule RL_slave_main_mem_wr_wr_data_fifo_do_enq
  assign CAN_FIRE_RL_slave_main_mem_wr_wr_data_fifo_do_enq =
	     !slave_main_mem_wr_wr_data_fifo_fifof_rv[41] &&
	     IF_data_switch_recv_port_whas__946_THEN_data_s_ETC___d3978 ;
  assign WILL_FIRE_RL_slave_main_mem_wr_wr_data_fifo_do_enq =
	     CAN_FIRE_RL_slave_main_mem_wr_wr_data_fifo_do_enq ;

  // rule RL_slave_main_mem_wr_grab_addr
  assign CAN_FIRE_RL_slave_main_mem_wr_grab_addr =
	     slave_main_mem_wr_wr_addr_fifo_fifof_rv$port1__read[54] &&
	     slave_main_mem_wr_wr_data_fifo_fifof_rv$port1__read[41] &&
	     !slave_main_mem_wr_fifo_tx_rv[100] &&
	     slave_main_mem_wr_fifo_buffer$FULL_N &&
	     slave_main_mem_wr_count == 5'd0 ;
  assign WILL_FIRE_RL_slave_main_mem_wr_grab_addr =
	     CAN_FIRE_RL_slave_main_mem_wr_grab_addr ;

  // rule RL_slave_main_mem_wr_grab_data
  assign CAN_FIRE_RL_slave_main_mem_wr_grab_data =
	     slave_main_mem_wr_wr_data_fifo_fifof_rv$port1__read[41] &&
	     !slave_main_mem_wr_fifo_tx_rv[100] &&
	     slave_main_mem_wr_fifo_buffer$FULL_N &&
	     slave_main_mem_wr_count != 5'd0 ;
  assign WILL_FIRE_RL_slave_main_mem_wr_grab_data =
	     CAN_FIRE_RL_slave_main_mem_wr_grab_data ;

  // rule RL_mkConnectionGetPut_10
  assign CAN_FIRE_RL_mkConnectionGetPut_10 =
	     slave_main_mem_wr_fifo_tx_rv$port1__read[100] &&
	     main_memory_ff_wr_reqs$FULL_N ;
  assign WILL_FIRE_RL_mkConnectionGetPut_10 =
	     CAN_FIRE_RL_mkConnectionGetPut_10 ;

  // rule RL_slave_config_mem_wr_every
  assign CAN_FIRE_RL_slave_config_mem_wr_every = 1'd1 ;
  assign WILL_FIRE_RL_slave_config_mem_wr_every = 1'd1 ;

  // rule RL_slave_config_mem_wr_wr_addr_fifo_do_enq
  assign CAN_FIRE_RL_slave_config_mem_wr_wr_addr_fifo_do_enq =
	     !slave_config_mem_wr_wr_addr_fifo_fifof_rv[54] &&
	     IF_addr_switch_recv_port_1_whas__839_THEN_addr_ETC___d3894 ;
  assign WILL_FIRE_RL_slave_config_mem_wr_wr_addr_fifo_do_enq =
	     CAN_FIRE_RL_slave_config_mem_wr_wr_addr_fifo_do_enq ;

  // rule RL_slave_config_mem_wr_wr_data_fifo_do_enq
  assign CAN_FIRE_RL_slave_config_mem_wr_wr_data_fifo_do_enq =
	     !slave_config_mem_wr_wr_data_fifo_fifof_rv[41] &&
	     IF_data_switch_recv_port_whas__946_THEN_data_s_ETC___d3985 ;
  assign WILL_FIRE_RL_slave_config_mem_wr_wr_data_fifo_do_enq =
	     CAN_FIRE_RL_slave_config_mem_wr_wr_data_fifo_do_enq ;

  // rule RL_slave_config_mem_wr_grab_addr
  assign CAN_FIRE_RL_slave_config_mem_wr_grab_addr =
	     slave_config_mem_wr_wr_addr_fifo_fifof_rv$port1__read[54] &&
	     slave_config_mem_wr_wr_data_fifo_fifof_rv$port1__read[41] &&
	     !slave_config_mem_wr_fifo_tx_rv[100] &&
	     slave_config_mem_wr_fifo_buffer$FULL_N &&
	     slave_config_mem_wr_count == 5'd0 ;
  assign WILL_FIRE_RL_slave_config_mem_wr_grab_addr =
	     CAN_FIRE_RL_slave_config_mem_wr_grab_addr ;

  // rule RL_slave_config_mem_wr_grab_data
  assign CAN_FIRE_RL_slave_config_mem_wr_grab_data =
	     slave_config_mem_wr_wr_data_fifo_fifof_rv$port1__read[41] &&
	     !slave_config_mem_wr_fifo_tx_rv[100] &&
	     slave_config_mem_wr_fifo_buffer$FULL_N &&
	     slave_config_mem_wr_count != 5'd0 ;
  assign WILL_FIRE_RL_slave_config_mem_wr_grab_data =
	     CAN_FIRE_RL_slave_config_mem_wr_grab_data ;

  // rule RL_mkConnectionGetPut_12
  assign CAN_FIRE_RL_mkConnectionGetPut_12 =
	     slave_config_mem_wr_fifo_tx_rv$port1__read[100] &&
	     config_memory_ff_wr_reqs$FULL_N ;
  assign WILL_FIRE_RL_mkConnectionGetPut_12 =
	     CAN_FIRE_RL_mkConnectionGetPut_12 ;

  // rule RL_slave_rtc_wr_every
  assign CAN_FIRE_RL_slave_rtc_wr_every = 1'd1 ;
  assign WILL_FIRE_RL_slave_rtc_wr_every = 1'd1 ;

  // rule RL_slave_rtc_wr_wr_addr_fifo_do_enq
  assign CAN_FIRE_RL_slave_rtc_wr_wr_addr_fifo_do_enq =
	     !slave_rtc_wr_wr_addr_fifo_fifof_rv[54] &&
	     IF_addr_switch_recv_port_1_whas__839_THEN_addr_ETC___d3905 ;
  assign WILL_FIRE_RL_slave_rtc_wr_wr_addr_fifo_do_enq =
	     CAN_FIRE_RL_slave_rtc_wr_wr_addr_fifo_do_enq ;

  // rule RL_slave_rtc_wr_wr_data_fifo_do_enq
  assign CAN_FIRE_RL_slave_rtc_wr_wr_data_fifo_do_enq =
	     !slave_rtc_wr_wr_data_fifo_fifof_rv[41] &&
	     IF_data_switch_recv_port_whas__946_THEN_data_s_ETC___d3992 ;
  assign WILL_FIRE_RL_slave_rtc_wr_wr_data_fifo_do_enq =
	     CAN_FIRE_RL_slave_rtc_wr_wr_data_fifo_do_enq ;

  // rule RL_slave_rtc_wr_grab_addr
  assign CAN_FIRE_RL_slave_rtc_wr_grab_addr =
	     slave_rtc_wr_wr_addr_fifo_fifof_rv$port1__read[54] &&
	     slave_rtc_wr_wr_data_fifo_fifof_rv$port1__read[41] &&
	     !slave_rtc_wr_fifo_tx_rv[100] &&
	     slave_rtc_wr_fifo_buffer$FULL_N &&
	     slave_rtc_wr_count == 5'd0 ;
  assign WILL_FIRE_RL_slave_rtc_wr_grab_addr =
	     CAN_FIRE_RL_slave_rtc_wr_grab_addr ;

  // rule RL_slave_rtc_wr_grab_data
  assign CAN_FIRE_RL_slave_rtc_wr_grab_data =
	     slave_rtc_wr_wr_data_fifo_fifof_rv$port1__read[41] &&
	     !slave_rtc_wr_fifo_tx_rv[100] &&
	     slave_rtc_wr_fifo_buffer$FULL_N &&
	     slave_rtc_wr_count != 5'd0 ;
  assign WILL_FIRE_RL_slave_rtc_wr_grab_data =
	     CAN_FIRE_RL_slave_rtc_wr_grab_data ;

  // rule RL_mkConnectionGetPut_14
  assign CAN_FIRE_RL_mkConnectionGetPut_14 =
	     slave_rtc_wr_fifo_tx_rv$port1__read[100] &&
	     !rtc_pendingReq_wr$port1__read[103] ;
  assign WILL_FIRE_RL_mkConnectionGetPut_14 =
	     CAN_FIRE_RL_mkConnectionGetPut_14 ;

  // rule RL_data_switch_keep_done
  assign CAN_FIRE_RL_data_switch_keep_done =
	     data_switch_handoff_wire_whas__993_AND_data_sw_ETC___d3998 &&
	     !CAN_FIRE_RL_finish_data ;
  assign WILL_FIRE_RL_data_switch_keep_done =
	     CAN_FIRE_RL_data_switch_keep_done ;

  // rule RL_data_switch_done_reg__dreg_update
  assign CAN_FIRE_RL_data_switch_done_reg__dreg_update = 1'd1 ;
  assign WILL_FIRE_RL_data_switch_done_reg__dreg_update = 1'd1 ;

  // rule RL_resp_switch_update_data_1
  assign CAN_FIRE_RL_resp_switch_update_data_1 =
	     resp_path_fifo_rv_1$port1__read[16] ;
  assign WILL_FIRE_RL_resp_switch_update_data_1 =
	     CAN_FIRE_RL_resp_switch_update_data_1 ;

  // rule RL_resp_switch_update_handoff_1
  assign CAN_FIRE_RL_resp_switch_update_handoff_1 =
	     CAN_FIRE_RL_resp_switch_update_data_1 ;
  assign WILL_FIRE_RL_resp_switch_update_handoff_1 =
	     CAN_FIRE_RL_resp_switch_update_data_1 ;

  // rule RL_resp_switch_connect_confirm_1
  assign CAN_FIRE_RL_resp_switch_connect_confirm_1 = 1'd1 ;
  assign WILL_FIRE_RL_resp_switch_connect_confirm_1 = 1'd1 ;

  // rule RL_slave_main_mem_wr_wr_resp_fifo_do_deq
  assign CAN_FIRE_RL_slave_main_mem_wr_wr_resp_fifo_do_deq =
	     slave_main_mem_wr_wr_resp_fifo_fifof_cntr_r != 2'd0 &&
	     IF_resp_switch_send_port_1_whas__027_THEN_resp_ETC___d4043 ;
  assign WILL_FIRE_RL_slave_main_mem_wr_wr_resp_fifo_do_deq =
	     CAN_FIRE_RL_slave_main_mem_wr_wr_resp_fifo_do_deq ;

  // rule RL_slave_main_mem_wr_wr_resp_fifo_fifof_both
  assign CAN_FIRE_RL_slave_main_mem_wr_wr_resp_fifo_fifof_both =
	     CAN_FIRE_RL_slave_main_mem_wr_send_axi_response &&
	     CAN_FIRE_RL_slave_main_mem_wr_wr_resp_fifo_do_deq &&
	     CAN_FIRE_RL_slave_main_mem_wr_send_axi_response ;
  assign WILL_FIRE_RL_slave_main_mem_wr_wr_resp_fifo_fifof_both =
	     CAN_FIRE_RL_slave_main_mem_wr_wr_resp_fifo_fifof_both ;

  // rule RL_slave_config_mem_wr_wr_resp_fifo_do_deq
  assign CAN_FIRE_RL_slave_config_mem_wr_wr_resp_fifo_do_deq =
	     slave_config_mem_wr_wr_resp_fifo_fifof_cntr_r != 2'd0 &&
	     IF_resp_switch_send_port_1_whas__027_THEN_resp_ETC___d4046 ;
  assign WILL_FIRE_RL_slave_config_mem_wr_wr_resp_fifo_do_deq =
	     CAN_FIRE_RL_slave_config_mem_wr_wr_resp_fifo_do_deq ;

  // rule RL_slave_config_mem_wr_wr_resp_fifo_fifof_both
  assign CAN_FIRE_RL_slave_config_mem_wr_wr_resp_fifo_fifof_both =
	     CAN_FIRE_RL_slave_config_mem_wr_send_axi_response &&
	     CAN_FIRE_RL_slave_config_mem_wr_wr_resp_fifo_do_deq &&
	     CAN_FIRE_RL_slave_config_mem_wr_send_axi_response ;
  assign WILL_FIRE_RL_slave_config_mem_wr_wr_resp_fifo_fifof_both =
	     CAN_FIRE_RL_slave_config_mem_wr_wr_resp_fifo_fifof_both ;

  // rule RL_slave_rtc_wr_wr_resp_fifo_do_deq
  assign CAN_FIRE_RL_slave_rtc_wr_wr_resp_fifo_do_deq =
	     slave_rtc_wr_wr_resp_fifo_fifof_cntr_r != 2'd0 &&
	     IF_resp_switch_send_port_1_whas__027_THEN_resp_ETC___d4049 ;
  assign WILL_FIRE_RL_slave_rtc_wr_wr_resp_fifo_do_deq =
	     CAN_FIRE_RL_slave_rtc_wr_wr_resp_fifo_do_deq ;

  // rule RL_slave_rtc_wr_wr_resp_fifo_fifof_both
  assign CAN_FIRE_RL_slave_rtc_wr_wr_resp_fifo_fifof_both =
	     CAN_FIRE_RL_slave_rtc_wr_send_axi_response &&
	     CAN_FIRE_RL_slave_rtc_wr_wr_resp_fifo_do_deq &&
	     CAN_FIRE_RL_slave_rtc_wr_send_axi_response ;
  assign WILL_FIRE_RL_slave_rtc_wr_wr_resp_fifo_fifof_both =
	     CAN_FIRE_RL_slave_rtc_wr_wr_resp_fifo_fifof_both ;

  // rule RL_resp_switch_connect_data_1
  assign CAN_FIRE_RL_resp_switch_connect_data_1 = 1'd1 ;
  assign WILL_FIRE_RL_resp_switch_connect_data_1 = 1'd1 ;

  // rule RL_finish_resp_1
  assign CAN_FIRE_RL_finish_resp_1 =
	     resp_path_fifo_rv_1$port1__read[16] &&
	     resp_switch_handoff_wire_1_whas__063_AND_resp__ETC___d4068 ;
  assign WILL_FIRE_RL_finish_resp_1 = CAN_FIRE_RL_finish_resp_1 ;

  // rule RL_wr_masters_0_every
  assign CAN_FIRE_RL_wr_masters_0_every = 1'd1 ;
  assign WILL_FIRE_RL_wr_masters_0_every = 1'd1 ;

  // rule RL_wr_masters_0_wr_resp_fifo_do_enq
  assign CAN_FIRE_RL_wr_masters_0_wr_resp_fifo_do_enq =
	     !wr_masters_0_wr_resp_fifo_fifof_rv[6] &&
	     IF_resp_switch_recv_port_1_whas__031_THEN_resp_ETC___d4062 ;
  assign WILL_FIRE_RL_wr_masters_0_wr_resp_fifo_do_enq =
	     CAN_FIRE_RL_wr_masters_0_wr_resp_fifo_do_enq ;

  // rule RL_wr_masters_0_grab_response
  assign CAN_FIRE_RL_wr_masters_0_grab_response =
	     wr_masters_0_wr_resp_fifo_fifof_rv$port1__read[6] &&
	     !wr_masters_0_fifo_tx_rv[53] ;
  assign WILL_FIRE_RL_wr_masters_0_grab_response =
	     CAN_FIRE_RL_wr_masters_0_grab_response &&
	     !WILL_FIRE_RL_wr_masters_0_start_read ;

  // rule RL_mkConnectionGetPut_3
  assign CAN_FIRE_RL_mkConnectionGetPut_3 =
	     wr_masters_0_fifo_tx_rv$port1__read[53] &&
	     core$RDY_bus_wr_ifc_rx_put ;
  assign WILL_FIRE_RL_mkConnectionGetPut_3 =
	     CAN_FIRE_RL_mkConnectionGetPut_3 ;

  // rule RL_slave_main_mem_wr_wr_resp_fifo_fifof_incCtr
  assign CAN_FIRE_RL_slave_main_mem_wr_wr_resp_fifo_fifof_incCtr =
	     CAN_FIRE_RL_slave_main_mem_wr_send_axi_response &&
	     CAN_FIRE_RL_slave_main_mem_wr_send_axi_response &&
	     !CAN_FIRE_RL_slave_main_mem_wr_wr_resp_fifo_do_deq ;
  assign WILL_FIRE_RL_slave_main_mem_wr_wr_resp_fifo_fifof_incCtr =
	     CAN_FIRE_RL_slave_main_mem_wr_wr_resp_fifo_fifof_incCtr ;

  // rule RL_slave_main_mem_wr_wr_resp_fifo_fifof_decCtr
  assign CAN_FIRE_RL_slave_main_mem_wr_wr_resp_fifo_fifof_decCtr =
	     CAN_FIRE_RL_slave_main_mem_wr_wr_resp_fifo_do_deq &&
	     !CAN_FIRE_RL_slave_main_mem_wr_send_axi_response ;
  assign WILL_FIRE_RL_slave_main_mem_wr_wr_resp_fifo_fifof_decCtr =
	     CAN_FIRE_RL_slave_main_mem_wr_wr_resp_fifo_fifof_decCtr ;

  // rule RL_slave_config_mem_wr_wr_resp_fifo_fifof_incCtr
  assign CAN_FIRE_RL_slave_config_mem_wr_wr_resp_fifo_fifof_incCtr =
	     CAN_FIRE_RL_slave_config_mem_wr_send_axi_response &&
	     CAN_FIRE_RL_slave_config_mem_wr_send_axi_response &&
	     !CAN_FIRE_RL_slave_config_mem_wr_wr_resp_fifo_do_deq ;
  assign WILL_FIRE_RL_slave_config_mem_wr_wr_resp_fifo_fifof_incCtr =
	     CAN_FIRE_RL_slave_config_mem_wr_wr_resp_fifo_fifof_incCtr ;

  // rule RL_slave_config_mem_wr_wr_resp_fifo_fifof_decCtr
  assign CAN_FIRE_RL_slave_config_mem_wr_wr_resp_fifo_fifof_decCtr =
	     CAN_FIRE_RL_slave_config_mem_wr_wr_resp_fifo_do_deq &&
	     !CAN_FIRE_RL_slave_config_mem_wr_send_axi_response ;
  assign WILL_FIRE_RL_slave_config_mem_wr_wr_resp_fifo_fifof_decCtr =
	     CAN_FIRE_RL_slave_config_mem_wr_wr_resp_fifo_fifof_decCtr ;

  // rule RL_slave_rtc_wr_wr_resp_fifo_fifof_incCtr
  assign CAN_FIRE_RL_slave_rtc_wr_wr_resp_fifo_fifof_incCtr =
	     CAN_FIRE_RL_slave_rtc_wr_send_axi_response &&
	     CAN_FIRE_RL_slave_rtc_wr_send_axi_response &&
	     !CAN_FIRE_RL_slave_rtc_wr_wr_resp_fifo_do_deq ;
  assign WILL_FIRE_RL_slave_rtc_wr_wr_resp_fifo_fifof_incCtr =
	     CAN_FIRE_RL_slave_rtc_wr_wr_resp_fifo_fifof_incCtr ;

  // rule RL_slave_rtc_wr_wr_resp_fifo_fifof_decCtr
  assign CAN_FIRE_RL_slave_rtc_wr_wr_resp_fifo_fifof_decCtr =
	     CAN_FIRE_RL_slave_rtc_wr_wr_resp_fifo_do_deq &&
	     !CAN_FIRE_RL_slave_rtc_wr_send_axi_response ;
  assign WILL_FIRE_RL_slave_rtc_wr_wr_resp_fifo_fifof_decCtr =
	     CAN_FIRE_RL_slave_rtc_wr_wr_resp_fifo_fifof_decCtr ;

  // rule RL_resp_switch_keep_done_1
  assign CAN_FIRE_RL_resp_switch_keep_done_1 =
	     resp_switch_handoff_wire_1_whas__063_AND_resp__ETC___d4068 &&
	     !CAN_FIRE_RL_finish_resp_1 ;
  assign WILL_FIRE_RL_resp_switch_keep_done_1 =
	     CAN_FIRE_RL_resp_switch_keep_done_1 ;

  // rule RL_resp_switch_done_reg__dreg_update_1
  assign CAN_FIRE_RL_resp_switch_done_reg__dreg_update_1 = 1'd1 ;
  assign WILL_FIRE_RL_resp_switch_done_reg__dreg_update_1 = 1'd1 ;

  // inputs to muxes for submodule ports
  assign MUX_config_memory_dmem$a_put_1__SEL_1 =
	     config_memory_rg_req[99] &&
	     !config_memory_rg_word_count_75_EQ_config_memor_ETC___d288 ;
  assign MUX_config_memory_rg_req$write_1__SEL_1 =
	     WILL_FIRE_RL_config_memory_read_request_from_AXI &&
	     NOT_config_memory_ff_rd_reqs_first__03_BITS_30_ETC___d226 ;
  assign MUX_main_memory_dmem$a_put_1__SEL_1 =
	     main_memory_rg_req[99] &&
	     !main_memory_rg_word_count_0_EQ_main_memory_rg__ETC___d93 ;
  assign MUX_main_memory_rg_req$write_1__SEL_1 =
	     WILL_FIRE_RL_main_memory_read_request_from_AXI &&
	     NOT_main_memory_ff_rd_reqs_first_BITS_30_TO_26_ETC___d31 ;
  assign MUX_rtc_timeRegHi$write_1__SEL_1 =
	     WILL_FIRE_RL_mkConnectionGetPut_14 &&
	     !slave_rtc_wr_fifo_tx_rv$port1__read[99] &&
	     slave_rtc_wr_fifo_tx_rv$port1__read[66:63] == 4'h4 ;
  assign MUX_rtc_timeRegLo$write_1__SEL_1 =
	     WILL_FIRE_RL_mkConnectionGetPut_14 &&
	     !slave_rtc_wr_fifo_tx_rv$port1__read[99] &&
	     slave_rtc_wr_fifo_tx_rv$port1__read[66:63] == 4'h0 ;
  assign MUX_slave_config_mem_wr_wr_resp_fifo_fifof_q_0$write_1__SEL_1 =
	     WILL_FIRE_RL_slave_config_mem_wr_wr_resp_fifo_fifof_both &&
	     _dfoo7 ;
  assign MUX_slave_config_mem_wr_wr_resp_fifo_fifof_q_0$write_1__SEL_2 =
	     WILL_FIRE_RL_slave_config_mem_wr_wr_resp_fifo_fifof_incCtr &&
	     slave_config_mem_wr_wr_resp_fifo_fifof_cntr_r == 2'd0 ;
  assign MUX_slave_config_mem_wr_wr_resp_fifo_fifof_q_1$write_1__SEL_1 =
	     WILL_FIRE_RL_slave_config_mem_wr_wr_resp_fifo_fifof_both &&
	     _dfoo5 ;
  assign MUX_slave_config_mem_wr_wr_resp_fifo_fifof_q_1$write_1__SEL_2 =
	     WILL_FIRE_RL_slave_config_mem_wr_wr_resp_fifo_fifof_incCtr &&
	     slave_config_mem_wr_wr_resp_fifo_fifof_cntr_r == 2'd1 ;
  assign MUX_slave_main_mem_wr_wr_resp_fifo_fifof_q_0$write_1__SEL_1 =
	     WILL_FIRE_RL_slave_main_mem_wr_wr_resp_fifo_fifof_both &&
	     _dfoo3 ;
  assign MUX_slave_main_mem_wr_wr_resp_fifo_fifof_q_0$write_1__SEL_2 =
	     WILL_FIRE_RL_slave_main_mem_wr_wr_resp_fifo_fifof_incCtr &&
	     slave_main_mem_wr_wr_resp_fifo_fifof_cntr_r == 2'd0 ;
  assign MUX_slave_main_mem_wr_wr_resp_fifo_fifof_q_1$write_1__SEL_1 =
	     WILL_FIRE_RL_slave_main_mem_wr_wr_resp_fifo_fifof_both &&
	     _dfoo1 ;
  assign MUX_slave_main_mem_wr_wr_resp_fifo_fifof_q_1$write_1__SEL_2 =
	     WILL_FIRE_RL_slave_main_mem_wr_wr_resp_fifo_fifof_incCtr &&
	     slave_main_mem_wr_wr_resp_fifo_fifof_cntr_r == 2'd1 ;
  assign MUX_slave_rtc_wr_wr_resp_fifo_fifof_q_0$write_1__SEL_1 =
	     WILL_FIRE_RL_slave_rtc_wr_wr_resp_fifo_fifof_both && _dfoo11 ;
  assign MUX_slave_rtc_wr_wr_resp_fifo_fifof_q_0$write_1__SEL_2 =
	     WILL_FIRE_RL_slave_rtc_wr_wr_resp_fifo_fifof_incCtr &&
	     slave_rtc_wr_wr_resp_fifo_fifof_cntr_r == 2'd0 ;
  assign MUX_slave_rtc_wr_wr_resp_fifo_fifof_q_1$write_1__SEL_1 =
	     WILL_FIRE_RL_slave_rtc_wr_wr_resp_fifo_fifof_both && _dfoo9 ;
  assign MUX_slave_rtc_wr_wr_resp_fifo_fifof_q_1$write_1__SEL_2 =
	     WILL_FIRE_RL_slave_rtc_wr_wr_resp_fifo_fifof_incCtr &&
	     slave_rtc_wr_wr_resp_fifo_fifof_cntr_r == 2'd1 ;
  assign MUX_config_memory_rg_req$write_1__VAL_1 =
	     { 1'd1,
	       config_memory_ff_rd_reqs$D_OUT[98:95],
	       increment__h5067,
	       config_memory_ff_rd_reqs$D_OUT[62:0] } ;
  assign MUX_config_memory_rg_req$write_1__VAL_2 =
	     { !config_memory_rg_word_count_75_EQ_config_memor_ETC___d288,
	       config_memory_rg_req[98:95],
	       increment__h6022,
	       config_memory_rg_req[62:0] } ;
  assign MUX_config_memory_rg_word_count$write_1__VAL_2 =
	     config_memory_rg_word_count_75_EQ_config_memor_ETC___d288 ?
	       5'd0 :
	       x__h6794 ;
  assign MUX_main_memory_rg_req$write_1__VAL_1 =
	     { 1'd1,
	       main_memory_ff_rd_reqs$D_OUT[98:95],
	       increment__h1471,
	       main_memory_ff_rd_reqs$D_OUT[62:0] } ;
  assign MUX_main_memory_rg_req$write_1__VAL_2 =
	     { !main_memory_rg_word_count_0_EQ_main_memory_rg__ETC___d93,
	       main_memory_rg_req[98:95],
	       increment__h2429,
	       main_memory_rg_req[62:0] } ;
  assign MUX_main_memory_rg_word_count$write_1__VAL_2 =
	     main_memory_rg_word_count_0_EQ_main_memory_rg__ETC___d93 ?
	       5'd0 :
	       x__h3204 ;
  assign MUX_slave_config_mem_rd_count$write_1__VAL_2 =
	     slave_config_mem_rd_count - 5'd1 ;
  assign MUX_slave_config_mem_rd_desc_prev$write_1__VAL_1 =
	     { 4'd0,
	       slave_config_mem_rd_rd_addr_fifo_fifof_rv$port1__read[31:0],
	       32'd0,
	       remaining__h58345,
	       4'd15,
	       CASE_slave_config_mem_rd_rd_addr_fifo_fifof_rv_ETC__q29,
	       incr__h58786[1:0],
	       10'd0,
	       slave_config_mem_rd_rd_addr_fifo_fifof_rv$port1__read[53:50],
	       4'd0 } ;
  assign MUX_slave_config_mem_rd_desc_prev$write_1__VAL_2 =
	     { slave_config_mem_rd_desc_prev[98:95],
	       x_addr__h59047,
	       slave_config_mem_rd_desc_prev[62:0] } ;
  assign MUX_slave_config_mem_wr_count$write_1__VAL_2 =
	     slave_config_mem_wr_count - 5'd1 ;
  assign MUX_slave_config_mem_wr_desc_prev$write_1__VAL_1 =
	     { 4'd4,
	       x_addr__h121710,
	       slave_config_mem_wr_wr_data_fifo_fifof_rv$port1__read[36:5],
	       value__h131404,
	       slave_config_mem_wr_wr_data_fifo_fifof_rv_port_ETC___d2722 } ;
  assign MUX_slave_config_mem_wr_desc_prev$write_1__VAL_2 =
	     { slave_config_mem_wr_desc_prev[98:95],
	       x_addr__h134618,
	       slave_config_mem_wr_wr_data_fifo_fifof_rv$port1__read[36:5],
	       slave_config_mem_wr_desc_prev[30:26],
	       slave_config_mem_wr_wr_data_fifo_fifof_rv$port1__read[4:1],
	       slave_config_mem_wr_desc_prev[21:0] } ;
  assign MUX_slave_config_mem_wr_fifo_tx_rv$port0__write_1__VAL_1 =
	     { 6'd36,
	       slave_config_mem_wr_wr_addr_fifo_fifof_rv$port1__read[31:0],
	       slave_config_mem_wr_wr_data_fifo_fifof_rv$port1__read[36:5],
	       5'd1,
	       slave_config_mem_wr_wr_data_fifo_fifof_rv_port_ETC___d2722 } ;
  assign MUX_slave_config_mem_wr_fifo_tx_rv$port0__write_1__VAL_2 =
	     { 2'd2,
	       slave_config_mem_wr_desc_prev[98:63],
	       slave_config_mem_wr_wr_data_fifo_fifof_rv$port1__read[36:5],
	       5'd1,
	       slave_config_mem_wr_wr_data_fifo_fifof_rv$port1__read[4:1],
	       slave_config_mem_wr_desc_prev[21:0] } ;
  assign MUX_slave_config_mem_wr_wr_resp_fifo_fifof_cntr_r$write_1__VAL_2 =
	     slave_config_mem_wr_wr_resp_fifo_fifof_cntr_r + 2'd1 ;
  assign MUX_slave_config_mem_wr_wr_resp_fifo_fifof_q_0$write_1__VAL_1 =
	     (slave_config_mem_wr_wr_resp_fifo_fifof_cntr_r == 2'd1) ?
	       MUX_slave_config_mem_wr_wr_resp_fifo_fifof_q_0$write_1__VAL_2 :
	       slave_config_mem_wr_wr_resp_fifo_fifof_q_1 ;
  assign MUX_slave_config_mem_wr_wr_resp_fifo_fifof_q_0$write_1__VAL_2 =
	     { slave_config_mem_wr_fifo_buffer$D_OUT[3:0],
	       CASE_slave_config_mem_wr_fifo_rx_rvport1__rea_ETC__q21 } ;
  assign MUX_slave_config_mem_wr_wr_resp_fifo_fifof_q_1$write_1__VAL_1 =
	     (slave_config_mem_wr_wr_resp_fifo_fifof_cntr_r == 2'd2) ?
	       MUX_slave_config_mem_wr_wr_resp_fifo_fifof_q_0$write_1__VAL_2 :
	       6'd0 ;
  assign MUX_slave_main_mem_rd_count$write_1__VAL_2 =
	     slave_main_mem_rd_count - 5'd1 ;
  assign MUX_slave_main_mem_rd_desc_prev$write_1__VAL_1 =
	     { 4'd0,
	       slave_main_mem_rd_rd_addr_fifo_fifof_rv$port1__read[31:0],
	       32'd0,
	       remaining__h42844,
	       4'd15,
	       CASE_slave_main_mem_rd_rd_addr_fifo_fifof_rvp_ETC__q28,
	       incr__h43288[1:0],
	       10'd0,
	       slave_main_mem_rd_rd_addr_fifo_fifof_rv$port1__read[53:50],
	       4'd0 } ;
  assign MUX_slave_main_mem_rd_desc_prev$write_1__VAL_2 =
	     { slave_main_mem_rd_desc_prev[98:95],
	       x_addr__h43551,
	       slave_main_mem_rd_desc_prev[62:0] } ;
  assign MUX_slave_main_mem_wr_count$write_1__VAL_2 =
	     slave_main_mem_wr_count - 5'd1 ;
  assign MUX_slave_main_mem_wr_desc_prev$write_1__VAL_1 =
	     { 4'd4,
	       x_addr__h92713,
	       slave_main_mem_wr_wr_data_fifo_fifof_rv$port1__read[36:5],
	       value__h102407,
	       slave_main_mem_wr_wr_data_fifo_fifof_rv_port1__ETC___d2199 } ;
  assign MUX_slave_main_mem_wr_desc_prev$write_1__VAL_2 =
	     { slave_main_mem_wr_desc_prev[98:95],
	       x_addr__h105621,
	       slave_main_mem_wr_wr_data_fifo_fifof_rv$port1__read[36:5],
	       slave_main_mem_wr_desc_prev[30:26],
	       slave_main_mem_wr_wr_data_fifo_fifof_rv$port1__read[4:1],
	       slave_main_mem_wr_desc_prev[21:0] } ;
  assign MUX_slave_main_mem_wr_fifo_tx_rv$port0__write_1__VAL_1 =
	     { 6'd36,
	       slave_main_mem_wr_wr_addr_fifo_fifof_rv$port1__read[31:0],
	       slave_main_mem_wr_wr_data_fifo_fifof_rv$port1__read[36:5],
	       5'd1,
	       slave_main_mem_wr_wr_data_fifo_fifof_rv_port1__ETC___d2199 } ;
  assign MUX_slave_main_mem_wr_fifo_tx_rv$port0__write_1__VAL_2 =
	     { 2'd2,
	       slave_main_mem_wr_desc_prev[98:63],
	       slave_main_mem_wr_wr_data_fifo_fifof_rv$port1__read[36:5],
	       5'd1,
	       slave_main_mem_wr_wr_data_fifo_fifof_rv$port1__read[4:1],
	       slave_main_mem_wr_desc_prev[21:0] } ;
  assign MUX_slave_main_mem_wr_wr_resp_fifo_fifof_cntr_r$write_1__VAL_2 =
	     slave_main_mem_wr_wr_resp_fifo_fifof_cntr_r + 2'd1 ;
  assign MUX_slave_main_mem_wr_wr_resp_fifo_fifof_q_0$write_1__VAL_1 =
	     (slave_main_mem_wr_wr_resp_fifo_fifof_cntr_r == 2'd1) ?
	       MUX_slave_main_mem_wr_wr_resp_fifo_fifof_q_0$write_1__VAL_2 :
	       slave_main_mem_wr_wr_resp_fifo_fifof_q_1 ;
  assign MUX_slave_main_mem_wr_wr_resp_fifo_fifof_q_0$write_1__VAL_2 =
	     { slave_main_mem_wr_fifo_buffer$D_OUT[3:0],
	       CASE_slave_main_mem_wr_fifo_rx_rvport1__read__ETC__q20 } ;
  assign MUX_slave_main_mem_wr_wr_resp_fifo_fifof_q_1$write_1__VAL_1 =
	     (slave_main_mem_wr_wr_resp_fifo_fifof_cntr_r == 2'd2) ?
	       MUX_slave_main_mem_wr_wr_resp_fifo_fifof_q_0$write_1__VAL_2 :
	       6'd0 ;
  assign MUX_slave_rtc_rd_count$write_1__VAL_2 = slave_rtc_rd_count - 5'd1 ;
  assign MUX_slave_rtc_rd_desc_prev$write_1__VAL_1 =
	     { 4'd0,
	       slave_rtc_rd_rd_addr_fifo_fifof_rv$port1__read[31:0],
	       32'd0,
	       remaining__h73843,
	       4'd15,
	       CASE_slave_rtc_rd_rd_addr_fifo_fifof_rvport1__ETC__q30,
	       incr__h74284[1:0],
	       10'd0,
	       slave_rtc_rd_rd_addr_fifo_fifof_rv$port1__read[53:50],
	       4'd0 } ;
  assign MUX_slave_rtc_rd_desc_prev$write_1__VAL_2 =
	     { slave_rtc_rd_desc_prev[98:95],
	       x_addr__h74545,
	       slave_rtc_rd_desc_prev[62:0] } ;
  assign MUX_slave_rtc_wr_count$write_1__VAL_2 = slave_rtc_wr_count - 5'd1 ;
  assign MUX_slave_rtc_wr_desc_prev$write_1__VAL_1 =
	     { 4'd4,
	       x_addr__h150712,
	       slave_rtc_wr_wr_data_fifo_fifof_rv$port1__read[36:5],
	       value__h160406,
	       slave_rtc_wr_wr_data_fifo_fifof_rv_port1__read_ETC___d3245 } ;
  assign MUX_slave_rtc_wr_desc_prev$write_1__VAL_2 =
	     { slave_rtc_wr_desc_prev[98:95],
	       x_addr__h163620,
	       slave_rtc_wr_wr_data_fifo_fifof_rv$port1__read[36:5],
	       slave_rtc_wr_desc_prev[30:26],
	       slave_rtc_wr_wr_data_fifo_fifof_rv$port1__read[4:1],
	       slave_rtc_wr_desc_prev[21:0] } ;
  assign MUX_slave_rtc_wr_fifo_tx_rv$port0__write_1__VAL_1 =
	     { 6'd36,
	       slave_rtc_wr_wr_addr_fifo_fifof_rv$port1__read[31:0],
	       slave_rtc_wr_wr_data_fifo_fifof_rv$port1__read[36:5],
	       5'd1,
	       slave_rtc_wr_wr_data_fifo_fifof_rv_port1__read_ETC___d3245 } ;
  assign MUX_slave_rtc_wr_fifo_tx_rv$port0__write_1__VAL_2 =
	     { 2'd2,
	       slave_rtc_wr_desc_prev[98:63],
	       slave_rtc_wr_wr_data_fifo_fifof_rv$port1__read[36:5],
	       5'd1,
	       slave_rtc_wr_wr_data_fifo_fifof_rv$port1__read[4:1],
	       slave_rtc_wr_desc_prev[21:0] } ;
  assign MUX_slave_rtc_wr_wr_resp_fifo_fifof_cntr_r$write_1__VAL_2 =
	     slave_rtc_wr_wr_resp_fifo_fifof_cntr_r + 2'd1 ;
  assign MUX_slave_rtc_wr_wr_resp_fifo_fifof_q_0$write_1__VAL_1 =
	     (slave_rtc_wr_wr_resp_fifo_fifof_cntr_r == 2'd1) ?
	       MUX_slave_rtc_wr_wr_resp_fifo_fifof_q_0$write_1__VAL_2 :
	       slave_rtc_wr_wr_resp_fifo_fifof_q_1 ;
  assign MUX_slave_rtc_wr_wr_resp_fifo_fifof_q_0$write_1__VAL_2 =
	     { slave_rtc_wr_fifo_buffer$D_OUT[3:0],
	       CASE_slave_rtc_wr_fifo_rx_rvport1__read_BITS__ETC__q22 } ;
  assign MUX_slave_rtc_wr_wr_resp_fifo_fifof_q_1$write_1__VAL_1 =
	     (slave_rtc_wr_wr_resp_fifo_fifof_cntr_r == 2'd2) ?
	       MUX_slave_rtc_wr_wr_resp_fifo_fifof_q_0$write_1__VAL_2 :
	       6'd0 ;
  assign MUX_wr_masters_0_count$write_1__VAL_2 = wr_masters_0_count - 5'd1 ;
  assign MUX_wr_masters_0_descriptor$write_1__VAL_1 =
	     { wr_masters_0_fifo_rx_rv$port1__read[98:95],
	       x_addr__h15202,
	       wr_masters_0_fifo_rx_rv$port1__read[62:0] } ;
  assign MUX_wr_masters_0_descriptor$write_1__VAL_2 =
	     { wr_masters_0_descriptor[98:95],
	       x_addr__h27495,
	       wr_masters_0_descriptor[62:0] } ;
  assign MUX_wr_masters_0_saved_data$write_1__VAL_1 =
	     { wr_masters_0_saved_data[40:37],
	       wr_masters_0_fifo_rx_rv$port1__read[35:4],
	       wr_data_strb__h27216,
	       wr_masters_0_count == 5'd1 } ;
  assign MUX_wr_masters_0_saved_data$write_1__VAL_2 =
	     { wr_masters_0_fifo_rx_rv$port1__read[7:4],
	       wr_masters_0_fifo_rx_rv$port1__read[62:31],
	       wr_data_strb__h14377,
	       wr_masters_0_fifo_rx_rv$port1__read[30:26] == 5'd1 } ;
  assign MUX_wr_masters_0_wr_data_fifo_fifof_rv$port0__write_1__VAL_1 =
	     { 1'd1,
	       wr_masters_0_fifo_rx_rv$port1__read[7:4],
	       wr_masters_0_fifo_rx_rv$port1__read[62:31],
	       wr_data_strb__h14377,
	       wr_masters_0_fifo_rx_rv$port1__read[30:26] == 5'd1 } ;
  assign MUX_wr_masters_0_wr_data_fifo_fifof_rv$port0__write_1__VAL_2 =
	     { 1'd1,
	       wr_masters_0_saved_data[40:37],
	       wr_masters_0_fifo_rx_rv$port1__read[35:4],
	       wr_data_strb__h27216,
	       wr_masters_0_count == 5'd1 } ;

  // inlined wires
  assign main_memory_rg_state_1$whas =
	     main_memory_rg_req[99] &&
	     !main_memory_rg_word_count_0_EQ_main_memory_rg__ETC___d93 ||
	     WILL_FIRE_RL_main_memory_read_request_from_AXI ;
  assign config_memory_rg_state_1$whas =
	     config_memory_rg_req[99] &&
	     !config_memory_rg_word_count_75_EQ_config_memor_ETC___d288 ||
	     WILL_FIRE_RL_config_memory_read_request_from_AXI ;
  assign rd_masters_0_rd_addr_fifo_data_wire$wget =
	     rd_masters_0_rd_addr_fifo_fifof_rv$port1__read[53:0] ;
  assign wr_masters_0_wr_addr_fifo_data_wire$wget =
	     wr_masters_0_wr_addr_fifo_fifof_rv$port1__read[53:0] ;
  assign wr_masters_0_wr_data_fifo_data_wire$wget =
	     wr_masters_0_wr_data_fifo_fifof_rv$port1__read[40:0] ;
  assign slave_main_mem_rd_rd_resp_fifo_data_wire$wget =
	     slave_main_mem_rd_rd_resp_fifo_fifof_rv$port1__read[38:0] ;
  assign slave_config_mem_rd_rd_resp_fifo_data_wire$wget =
	     slave_config_mem_rd_rd_resp_fifo_fifof_rv$port1__read[38:0] ;
  assign slave_rtc_rd_rd_resp_fifo_data_wire$wget =
	     slave_rtc_rd_rd_resp_fifo_fifof_rv$port1__read[38:0] ;
  assign addr_switch_handoff_wire$wget =
	     CASE_addr_path_fifo_rvport1__read_BITS_15_TO_0_ETC__q25 &&
	     rd_masters_0_rd_addr_fifo_fifof_rv$port1__read[54] ;
  assign addr_switch_path_wire$wget = addr_path_fifo_rv$port1__read[15:0] ;
  assign addr_switch_data_wire$wget =
	     { addr_switch_path_wire$wget[7:4],
	       rd_masters_0_rd_addr_fifo_fifof_rv$port1__read[54] ?
		 rd_masters_0_rd_addr_fifo_data_wire$wget[49:0] :
		 50'd0 } ;
  assign resp_switch_handoff_wire$wget =
	     !rd_masters_0_rd_resp_fifo_fifof_rv[39] &&
	     SEL_ARR_dummy_rARValid_537_slave_main_mem_rd_r_ETC___d3700 ;
  assign resp_switch_path_wire$wget = resp_path_fifo_rv$port1__read[15:0] ;
  assign resp_switch_data_wire$wget =
	     { resp_switch_path_wire$wget[7:4],
	       new_value_data__h184806,
	       SEL_ARR_3_IF_slave_main_mem_rd_rd_resp_fifo_da_ETC___d3694 } ;
  assign addr_switch_handoff_wire_1$wget =
	     CASE_addr_path_fifo_rv_1port1__read_BITS_15_TO_ETC__q34 &&
	     wr_masters_0_wr_addr_fifo_fifof_rv$port1__read[54] ;
  assign addr_switch_path_wire_1$wget =
	     addr_path_fifo_rv_1$port1__read[15:0] ;
  assign addr_switch_data_wire_1$wget =
	     { addr_switch_path_wire_1$wget[7:4],
	       wr_masters_0_wr_addr_fifo_fifof_rv$port1__read[54] ?
		 wr_masters_0_wr_addr_fifo_data_wire$wget[49:0] :
		 50'd0 } ;
  assign data_switch_handoff_wire$wget =
	     CASE_data_path_fifo_rvport1__read_BITS_15_TO_0_ETC__q37 &&
	     wr_masters_0_wr_data_fifo_fifof_rv$port1__read[41] ;
  assign data_switch_path_wire$wget = data_path_fifo_rv$port1__read[15:0] ;
  assign data_switch_data_wire$wget =
	     { data_switch_path_wire$wget[7:4],
	       out_data__h194016,
	       out_strb__h194017,
	       wr_masters_0_wr_data_fifo_fifof_rv$port1__read[41] &&
	       wr_masters_0_wr_data_fifo_data_wire$wget[0] } ;
  assign resp_switch_handoff_wire_1$wget =
	     !wr_masters_0_wr_resp_fifo_fifof_rv[6] &&
	     CASE_resp_path_fifo_rv_1port1__read_BITS_15_TO_ETC__q43 ;
  assign resp_switch_path_wire_1$wget =
	     resp_path_fifo_rv_1$port1__read[15:0] ;
  assign resp_switch_data_wire_1$wget =
	     { resp_switch_path_wire_1$wget[7:4],
	       CASE_resp_switch_path_wire_1wget_BITS_15_TO_1_ETC__q44 } ;
  assign rd_masters_0_rd_resp_fifo_data_wire$wget =
	     { value_id__h9973,
	       value_data__h9974,
	       rd_masters_0_rRESP_wire$wget,
	       rd_masters_0_rLAST_wire$wget } ;
  assign rd_masters_0_rRESP_wire$wget =
	     resp_path_fifo_rv$port1__read[16] ?
	       resp_switch_data_wire$wget[2:1] :
	       2'd0 ;
  assign rd_masters_0_rLAST_wire$wget =
	     resp_path_fifo_rv$port1__read[16] &&
	     resp_switch_data_wire$wget[0] ;
  assign wr_masters_0_wr_resp_fifo_data_wire$wget =
	     { value_id__h14205, wr_masters_0_bRESP_wire$wget } ;
  assign wr_masters_0_bRESP_wire$wget =
	     resp_path_fifo_rv_1$port1__read[16] ?
	       resp_switch_data_wire_1$wget[1:0] :
	       2'd0 ;
  assign slave_main_mem_rd_rd_addr_fifo_data_wire$wget =
	     { value_id__h42758,
	       x__h42769,
	       x__h42773,
	       slave_main_mem_rd_arBURST_wire$wget,
	       slave_main_mem_rd_arLOCK_wire$wget,
	       x__h42785,
	       x__h42787,
	       value_addr__h42765 } ;
  assign slave_main_mem_rd_arBURST_wire$wget =
	     addr_path_fifo_rv$port1__read[16] ?
	       addr_switch_data_wire$wget[42:41] :
	       2'd0 ;
  assign slave_main_mem_rd_arLOCK_wire$wget =
	     addr_path_fifo_rv$port1__read[16] ?
	       addr_switch_data_wire$wget[40:39] :
	       2'd0 ;
  assign slave_config_mem_rd_rd_addr_fifo_data_wire$wget =
	     { value_id__h58263,
	       x__h58274,
	       x__h58278,
	       slave_main_mem_rd_arBURST_wire$wget,
	       slave_main_mem_rd_arLOCK_wire$wget,
	       x__h58286,
	       x__h58288,
	       value_addr__h58270 } ;
  assign slave_rtc_rd_rd_addr_fifo_data_wire$wget =
	     { value_id__h73761,
	       x__h73772,
	       x__h73776,
	       slave_main_mem_rd_arBURST_wire$wget,
	       slave_main_mem_rd_arLOCK_wire$wget,
	       x__h73784,
	       x__h73786,
	       value_addr__h73768 } ;
  assign slave_main_mem_wr_wr_addr_fifo_data_wire$wget =
	     { value_id__h92486,
	       x__h92497,
	       x__h92501,
	       slave_main_mem_wr_awBURST_wire$wget,
	       slave_main_mem_wr_awLOCK_wire$wget,
	       x__h92509,
	       x__h92511,
	       value_addr__h92493 } ;
  assign slave_main_mem_wr_wr_data_fifo_data_wire$wget =
	     { value_id__h92535,
	       value_data__h92536,
	       value_strb__h92537,
	       slave_main_mem_wr_wLAST_wire$wget } ;
  assign slave_main_mem_wr_awBURST_wire$wget =
	     addr_path_fifo_rv_1$port1__read[16] ?
	       addr_switch_data_wire_1$wget[42:41] :
	       2'd0 ;
  assign slave_main_mem_wr_awLOCK_wire$wget =
	     addr_path_fifo_rv_1$port1__read[16] ?
	       addr_switch_data_wire_1$wget[40:39] :
	       2'd0 ;
  assign slave_main_mem_wr_wLAST_wire$wget =
	     data_path_fifo_rv$port1__read[16] &&
	     data_switch_data_wire$wget[0] ;
  assign slave_config_mem_wr_wr_addr_fifo_data_wire$wget =
	     { value_id__h121483,
	       x__h121494,
	       x__h121498,
	       slave_main_mem_wr_awBURST_wire$wget,
	       slave_main_mem_wr_awLOCK_wire$wget,
	       x__h121506,
	       x__h121508,
	       value_addr__h121490 } ;
  assign slave_config_mem_wr_wr_data_fifo_data_wire$wget =
	     { value_id__h121532,
	       value_data__h121533,
	       value_strb__h121534,
	       slave_main_mem_wr_wLAST_wire$wget } ;
  assign slave_rtc_wr_wr_addr_fifo_data_wire$wget =
	     { value_id__h150485,
	       x__h150496,
	       x__h150500,
	       slave_main_mem_wr_awBURST_wire$wget,
	       slave_main_mem_wr_awLOCK_wire$wget,
	       x__h150508,
	       x__h150510,
	       value_addr__h150492 } ;
  assign slave_rtc_wr_wr_data_fifo_data_wire$wget =
	     { value_id__h150534,
	       value_data__h150535,
	       value_strb__h150536,
	       slave_main_mem_wr_wLAST_wire$wget } ;
  assign dummy_wARSet$wget =
	     x__read__h181749 == 4'd0 &&
	     (addr_path_fifo_rv$port1__read[16] ?
		addr_path_fifo_rv$port1__read[15:12] :
		4'd1) ==
	     4'd0 &&
	     rd_masters_0_rd_addr_fifo_fifof_rv$port1__read[54] &&
	     !addr_switch_done_reg ;
  assign dummy_wARReset$wget =
	     x__read__h184628 == 4'd0 &&
	     (resp_path_fifo_rv$port1__read[16] ?
		resp_path_fifo_rv$port1__read[11:8] :
		4'd1) ==
	     4'd0 &&
	     !rd_masters_0_rd_resp_fifo_fifof_rv[39] &&
	     !resp_switch_done_reg ;
  assign main_memory_ff_rd_rsps_rv$port0__write_1 =
	     { 3'd4,
	       main_memory_dmem$DOA,
	       2'd0,
	       5'b01010 /* unspecified value */ ,
	       4'b1010 /* unspecified value */ ,
	       main_memory_rg_id,
	       4'b1010 /* unspecified value */  } ;
  assign main_memory_ff_rd_rsps_rv$port1__read =
	     CAN_FIRE_RL_main_memory_read_response_to_AXI ?
	       main_memory_ff_rd_rsps_rv$port0__write_1 :
	       main_memory_ff_rd_rsps_rv ;
  assign main_memory_ff_rd_rsps_rv$port2__read =
	     CAN_FIRE_RL_mkConnectionGetPut_5 ?
	       config_memory_ff_rd_rsps_rv$port1__write_1 :
	       main_memory_ff_rd_rsps_rv$port1__read ;
  assign main_memory_ff_wr_rsps_rv$EN_port0__write =
	     WILL_FIRE_RL_main_memory_write_requests_from_AXI &&
	     main_memory_ff_wr_reqs$D_OUT[98:97] == 2'd1 ;
  assign main_memory_ff_wr_rsps_rv$port0__write_1 =
	     { 3'd5,
	       main_memory_ff_wr_reqs$D_OUT[62:31],
	       2'd0,
	       main_memory_ff_wr_reqs$D_OUT[16:0] } ;
  assign main_memory_ff_wr_rsps_rv$port1__read =
	     main_memory_ff_wr_rsps_rv$EN_port0__write ?
	       main_memory_ff_wr_rsps_rv$port0__write_1 :
	       main_memory_ff_wr_rsps_rv ;
  assign main_memory_ff_wr_rsps_rv$port2__read =
	     CAN_FIRE_RL_mkConnectionGetPut_11 ?
	       config_memory_ff_rd_rsps_rv$port1__write_1 :
	       main_memory_ff_wr_rsps_rv$port1__read ;
  assign config_memory_ff_rd_rsps_rv$port0__write_1 =
	     { 3'd4,
	       config_memory_dmem$DOA,
	       2'd0,
	       5'b01010 /* unspecified value */ ,
	       4'b1010 /* unspecified value */ ,
	       config_memory_rg_id,
	       4'b1010 /* unspecified value */  } ;
  assign config_memory_ff_rd_rsps_rv$port1__read =
	     CAN_FIRE_RL_config_memory_read_response_to_AXI ?
	       config_memory_ff_rd_rsps_rv$port0__write_1 :
	       config_memory_ff_rd_rsps_rv ;
  assign config_memory_ff_rd_rsps_rv$port1__write_1 =
	     { 1'd0, 53'h0AAAAAAAAAAAAA /* unspecified value */  } ;
  assign config_memory_ff_rd_rsps_rv$port2__read =
	     CAN_FIRE_RL_mkConnectionGetPut_7 ?
	       config_memory_ff_rd_rsps_rv$port1__write_1 :
	       config_memory_ff_rd_rsps_rv$port1__read ;
  assign config_memory_ff_wr_rsps_rv$EN_port0__write =
	     WILL_FIRE_RL_config_memory_write_requests_from_AXI &&
	     config_memory_ff_wr_reqs$D_OUT[98:97] == 2'd1 ;
  assign config_memory_ff_wr_rsps_rv$port0__write_1 =
	     { 3'd5,
	       config_memory_ff_wr_reqs$D_OUT[62:31],
	       2'd0,
	       config_memory_ff_wr_reqs$D_OUT[16:0] } ;
  assign config_memory_ff_wr_rsps_rv$port1__read =
	     config_memory_ff_wr_rsps_rv$EN_port0__write ?
	       config_memory_ff_wr_rsps_rv$port0__write_1 :
	       config_memory_ff_wr_rsps_rv ;
  assign config_memory_ff_wr_rsps_rv$port2__read =
	     CAN_FIRE_RL_mkConnectionGetPut_13 ?
	       config_memory_ff_rd_rsps_rv$port1__write_1 :
	       config_memory_ff_wr_rsps_rv$port1__read ;
  assign rtc_pendingReq_rd$port0__write_1 =
	     { 1'd0,
	       103'h2AAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */  } ;
  assign rtc_pendingReq_rd$port1__read =
	     CAN_FIRE_RL_mkConnectionGetPut_9 ?
	       rtc_pendingReq_rd$port0__write_1 :
	       rtc_pendingReq_rd ;
  assign rtc_pendingReq_rd$EN_port1__write =
	     WILL_FIRE_RL_mkConnectionGetPut_8 &&
	     !slave_rtc_rd_fifo_tx_rv$port1__read[99] ;
  assign rtc_pendingReq_rd$port1__write_1 =
	     { 1'd1,
	       slave_rtc_rd_fifo_tx_rv$port1__read[66:63],
	       slave_rtc_rd_fifo_tx_rv$port1__read[98:0] } ;
  assign rtc_pendingReq_rd$port2__read =
	     rtc_pendingReq_rd$EN_port1__write ?
	       rtc_pendingReq_rd$port1__write_1 :
	       rtc_pendingReq_rd$port1__read ;
  assign rtc_pendingReq_wr$port1__read =
	     CAN_FIRE_RL_mkConnectionGetPut_15 ?
	       rtc_pendingReq_rd$port0__write_1 :
	       rtc_pendingReq_wr ;
  assign rtc_pendingReq_wr$EN_port1__write =
	     WILL_FIRE_RL_mkConnectionGetPut_14 &&
	     !slave_rtc_wr_fifo_tx_rv$port1__read[99] ;
  assign rtc_pendingReq_wr$port1__write_1 =
	     { 1'd1,
	       slave_rtc_wr_fifo_tx_rv$port1__read[66:63],
	       slave_rtc_wr_fifo_tx_rv$port1__read[98:0] } ;
  assign rtc_pendingReq_wr$port2__read =
	     rtc_pendingReq_wr$EN_port1__write ?
	       rtc_pendingReq_wr$port1__write_1 :
	       rtc_pendingReq_wr$port1__read ;
  assign rd_masters_0_rd_addr_fifo_fifof_rv$port0__write_1 =
	     { 1'd1,
	       rd_masters_0_fifo_rx_rv$port1__read[7:4],
	       value__h10412[3:0],
	       x__h10441,
	       CASE_rd_masters_0_fifo_rx_rvport1__read_BITS__ETC__q9,
	       9'd0,
	       rd_masters_0_fifo_rx_rv$port1__read[94:63] } ;
  assign rd_masters_0_rd_addr_fifo_fifof_rv$port1__read =
	     CAN_FIRE_RL_rd_masters_0_start_read ?
	       rd_masters_0_rd_addr_fifo_fifof_rv$port0__write_1 :
	       rd_masters_0_rd_addr_fifo_fifof_rv ;
  assign rd_masters_0_rd_addr_fifo_fifof_rv$port1__write_1 =
	     { 1'd0, 54'h2AAAAAAAAAAAAA /* unspecified value */  } ;
  assign rd_masters_0_rd_addr_fifo_fifof_rv$port2__read =
	     CAN_FIRE_RL_rd_masters_0_rd_addr_fifo_do_deq ?
	       rd_masters_0_rd_addr_fifo_fifof_rv$port1__write_1 :
	       rd_masters_0_rd_addr_fifo_fifof_rv$port1__read ;
  assign rd_masters_0_rd_resp_fifo_fifof_rv$port0__write_1 =
	     { 1'd1, rd_masters_0_rd_resp_fifo_data_wire$wget } ;
  assign rd_masters_0_rd_resp_fifo_fifof_rv$port1__read =
	     CAN_FIRE_RL_rd_masters_0_rd_resp_fifo_do_enq ?
	       rd_masters_0_rd_resp_fifo_fifof_rv$port0__write_1 :
	       rd_masters_0_rd_resp_fifo_fifof_rv ;
  assign rd_masters_0_rd_resp_fifo_fifof_rv$port1__write_1 =
	     { 1'd0, 39'h2AAAAAAAAA /* unspecified value */  } ;
  assign rd_masters_0_rd_resp_fifo_fifof_rv$port2__read =
	     WILL_FIRE_RL_rd_masters_0_grab_response ?
	       rd_masters_0_rd_resp_fifo_fifof_rv$port1__write_1 :
	       rd_masters_0_rd_resp_fifo_fifof_rv$port1__read ;
  assign rd_masters_0_fifo_rx_rv$port0__write_1 =
	     { 1'd1, core$bus_rd_ifc_tx_get } ;
  assign rd_masters_0_fifo_rx_rv$port1__read =
	     CAN_FIRE_RL_mkConnectionGetPut ?
	       rd_masters_0_fifo_rx_rv$port0__write_1 :
	       rd_masters_0_fifo_rx_rv ;
  assign rd_masters_0_fifo_rx_rv$EN_port1__write =
	     WILL_FIRE_RL_rd_masters_0_start_read ||
	     WILL_FIRE_RL_rd_masters_0_start_write ;
  assign rd_masters_0_fifo_rx_rv$port1__write_1 =
	     { 1'd0,
	       100'hAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */  } ;
  assign rd_masters_0_fifo_rx_rv$port2__read =
	     rd_masters_0_fifo_rx_rv$EN_port1__write ?
	       rd_masters_0_fifo_rx_rv$port1__write_1 :
	       rd_masters_0_fifo_rx_rv$port1__read ;
  assign rd_masters_0_fifo_tx_rv$port0__write_1 =
	     { 3'd4,
	       rd_masters_0_rd_resp_fifo_fifof_rv$port1__read[34:3],
	       CASE_rd_masters_0_rd_resp_fifo_fifof_rvport1__ETC__q31,
	       9'd0,
	       rd_masters_0_rd_resp_fifo_fifof_rv$port1__read[38:35],
	       4'd0 } ;
  assign rd_masters_0_fifo_tx_rv$port1__read =
	     WILL_FIRE_RL_rd_masters_0_grab_response ?
	       rd_masters_0_fifo_tx_rv$port0__write_1 :
	       rd_masters_0_fifo_tx_rv ;
  assign rd_masters_0_fifo_tx_rv$port2__read =
	     CAN_FIRE_RL_mkConnectionGetPut_1 ?
	       config_memory_ff_rd_rsps_rv$port1__write_1 :
	       rd_masters_0_fifo_tx_rv$port1__read ;
  assign wr_masters_0_wr_addr_fifo_fifof_rv$port0__write_1 =
	     { 1'd1,
	       wr_masters_0_fifo_rx_rv$port1__read[7:4],
	       value__h14834[3:0],
	       x__h14862,
	       CASE_wr_masters_0_fifo_rx_rvport1__read_BITS__ETC__q11,
	       9'd0,
	       wr_masters_0_fifo_rx_rv$port1__read[94:63] } ;
  assign wr_masters_0_wr_addr_fifo_fifof_rv$port1__read =
	     CAN_FIRE_RL_wr_masters_0_start_write ?
	       wr_masters_0_wr_addr_fifo_fifof_rv$port0__write_1 :
	       wr_masters_0_wr_addr_fifo_fifof_rv ;
  assign wr_masters_0_wr_addr_fifo_fifof_rv$port2__read =
	     CAN_FIRE_RL_wr_masters_0_wr_addr_fifo_do_deq ?
	       rd_masters_0_rd_addr_fifo_fifof_rv$port1__write_1 :
	       wr_masters_0_wr_addr_fifo_fifof_rv$port1__read ;
  assign wr_masters_0_wr_data_fifo_fifof_rv$EN_port0__write =
	     WILL_FIRE_RL_wr_masters_0_start_write ||
	     WILL_FIRE_RL_wr_masters_0_data_write ;
  assign wr_masters_0_wr_data_fifo_fifof_rv$port0__write_1 =
	     WILL_FIRE_RL_wr_masters_0_start_write ?
	       MUX_wr_masters_0_wr_data_fifo_fifof_rv$port0__write_1__VAL_1 :
	       MUX_wr_masters_0_wr_data_fifo_fifof_rv$port0__write_1__VAL_2 ;
  assign wr_masters_0_wr_data_fifo_fifof_rv$port1__read =
	     wr_masters_0_wr_data_fifo_fifof_rv$EN_port0__write ?
	       wr_masters_0_wr_data_fifo_fifof_rv$port0__write_1 :
	       wr_masters_0_wr_data_fifo_fifof_rv ;
  assign wr_masters_0_wr_data_fifo_fifof_rv$port2__read =
	     CAN_FIRE_RL_wr_masters_0_wr_data_fifo_do_deq ?
	       slave_config_mem_wr_wr_data_fifo_fifof_rv$port1__write_1 :
	       wr_masters_0_wr_data_fifo_fifof_rv$port1__read ;
  assign wr_masters_0_wr_resp_fifo_fifof_rv$port0__write_1 =
	     { 1'd1, wr_masters_0_wr_resp_fifo_data_wire$wget } ;
  assign wr_masters_0_wr_resp_fifo_fifof_rv$port1__read =
	     CAN_FIRE_RL_wr_masters_0_wr_resp_fifo_do_enq ?
	       wr_masters_0_wr_resp_fifo_fifof_rv$port0__write_1 :
	       wr_masters_0_wr_resp_fifo_fifof_rv ;
  assign wr_masters_0_wr_resp_fifo_fifof_rv$port1__write_1 =
	     { 1'd0, 6'b101010 /* unspecified value */  } ;
  assign wr_masters_0_wr_resp_fifo_fifof_rv$port2__read =
	     WILL_FIRE_RL_wr_masters_0_grab_response ?
	       wr_masters_0_wr_resp_fifo_fifof_rv$port1__write_1 :
	       wr_masters_0_wr_resp_fifo_fifof_rv$port1__read ;
  assign wr_masters_0_fifo_rx_rv$port0__write_1 =
	     { 1'd1, core$bus_wr_ifc_tx_get } ;
  assign wr_masters_0_fifo_rx_rv$port1__read =
	     CAN_FIRE_RL_mkConnectionGetPut_2 ?
	       wr_masters_0_fifo_rx_rv$port0__write_1 :
	       wr_masters_0_fifo_rx_rv ;
  assign wr_masters_0_fifo_rx_rv$EN_port1__write =
	     WILL_FIRE_RL_wr_masters_0_data_write ||
	     WILL_FIRE_RL_wr_masters_0_start_write ||
	     WILL_FIRE_RL_wr_masters_0_start_read ;
  assign wr_masters_0_fifo_rx_rv$port2__read =
	     wr_masters_0_fifo_rx_rv$EN_port1__write ?
	       rd_masters_0_fifo_rx_rv$port1__write_1 :
	       wr_masters_0_fifo_rx_rv$port1__read ;
  assign wr_masters_0_fifo_tx_rv$port0__write_1 =
	     { 35'h500000000,
	       CASE_wr_masters_0_wr_resp_fifo_fifof_rvport1__ETC__q45,
	       9'd0,
	       wr_masters_0_wr_resp_fifo_fifof_rv$port1__read[5:2],
	       4'd0 } ;
  assign wr_masters_0_fifo_tx_rv$port1__read =
	     WILL_FIRE_RL_wr_masters_0_grab_response ?
	       wr_masters_0_fifo_tx_rv$port0__write_1 :
	       wr_masters_0_fifo_tx_rv ;
  assign wr_masters_0_fifo_tx_rv$port2__read =
	     CAN_FIRE_RL_mkConnectionGetPut_3 ?
	       config_memory_ff_rd_rsps_rv$port1__write_1 :
	       wr_masters_0_fifo_tx_rv$port1__read ;
  assign slave_main_mem_rd_rd_addr_fifo_fifof_rv$port0__write_1 =
	     { 1'd1, slave_main_mem_rd_rd_addr_fifo_data_wire$wget } ;
  assign slave_main_mem_rd_rd_addr_fifo_fifof_rv$port1__read =
	     CAN_FIRE_RL_slave_main_mem_rd_rd_addr_fifo_do_enq ?
	       slave_main_mem_rd_rd_addr_fifo_fifof_rv$port0__write_1 :
	       slave_main_mem_rd_rd_addr_fifo_fifof_rv ;
  assign slave_main_mem_rd_rd_addr_fifo_fifof_rv$port2__read =
	     CAN_FIRE_RL_slave_main_mem_rd_grab_addr ?
	       rd_masters_0_rd_addr_fifo_fifof_rv$port1__write_1 :
	       slave_main_mem_rd_rd_addr_fifo_fifof_rv$port1__read ;
  assign slave_main_mem_rd_rd_resp_fifo_fifof_rv$port0__write_1 =
	     { 1'd1,
	       slave_main_mem_rd_fifo_rx_rv$port1__read[7:4],
	       slave_main_mem_rd_fifo_rx_rv$port1__read[50:19],
	       CASE_slave_main_mem_rd_fifo_rx_rvport1__read__ETC__q14,
	       slave_main_mem_rd_fifo_buffer$D_OUT } ;
  assign slave_main_mem_rd_rd_resp_fifo_fifof_rv$port1__read =
	     CAN_FIRE_RL_slave_main_mem_rd_grap_tlm_response ?
	       slave_main_mem_rd_rd_resp_fifo_fifof_rv$port0__write_1 :
	       slave_main_mem_rd_rd_resp_fifo_fifof_rv ;
  assign slave_main_mem_rd_rd_resp_fifo_fifof_rv$port2__read =
	     CAN_FIRE_RL_slave_main_mem_rd_rd_resp_fifo_do_deq ?
	       rd_masters_0_rd_resp_fifo_fifof_rv$port1__write_1 :
	       slave_main_mem_rd_rd_resp_fifo_fifof_rv$port1__read ;
  assign slave_main_mem_rd_fifo_tx_rv$port0__write_1 =
	     { 2'd2, slave_main_mem_rd_desc_prev } ;
  assign slave_main_mem_rd_fifo_tx_rv$port1__read =
	     CAN_FIRE_RL_slave_main_mem_rd_do_read ?
	       slave_main_mem_rd_fifo_tx_rv$port0__write_1 :
	       slave_main_mem_rd_fifo_tx_rv ;
  assign slave_main_mem_rd_fifo_tx_rv$port2__read =
	     CAN_FIRE_RL_mkConnectionGetPut_4 ?
	       rd_masters_0_fifo_rx_rv$port1__write_1 :
	       slave_main_mem_rd_fifo_tx_rv$port1__read ;
  assign slave_main_mem_rd_fifo_rx_rv$port0__write_1 =
	     { 1'd1, main_memory_ff_rd_rsps_rv$port1__read[52:0] } ;
  assign slave_main_mem_rd_fifo_rx_rv$port1__read =
	     CAN_FIRE_RL_mkConnectionGetPut_5 ?
	       slave_main_mem_rd_fifo_rx_rv$port0__write_1 :
	       slave_main_mem_rd_fifo_rx_rv ;
  assign slave_main_mem_rd_fifo_rx_rv$port2__read =
	     CAN_FIRE_RL_slave_main_mem_rd_grap_tlm_response ?
	       config_memory_ff_rd_rsps_rv$port1__write_1 :
	       slave_main_mem_rd_fifo_rx_rv$port1__read ;
  assign slave_config_mem_rd_rd_addr_fifo_fifof_rv$port0__write_1 =
	     { 1'd1, slave_config_mem_rd_rd_addr_fifo_data_wire$wget } ;
  assign slave_config_mem_rd_rd_addr_fifo_fifof_rv$port1__read =
	     CAN_FIRE_RL_slave_config_mem_rd_rd_addr_fifo_do_enq ?
	       slave_config_mem_rd_rd_addr_fifo_fifof_rv$port0__write_1 :
	       slave_config_mem_rd_rd_addr_fifo_fifof_rv ;
  assign slave_config_mem_rd_rd_addr_fifo_fifof_rv$port2__read =
	     CAN_FIRE_RL_slave_config_mem_rd_grab_addr ?
	       rd_masters_0_rd_addr_fifo_fifof_rv$port1__write_1 :
	       slave_config_mem_rd_rd_addr_fifo_fifof_rv$port1__read ;
  assign slave_config_mem_rd_rd_resp_fifo_fifof_rv$port0__write_1 =
	     { 1'd1,
	       slave_config_mem_rd_fifo_rx_rv$port1__read[7:4],
	       slave_config_mem_rd_fifo_rx_rv$port1__read[50:19],
	       CASE_slave_config_mem_rd_fifo_rx_rvport1__rea_ETC__q16,
	       slave_config_mem_rd_fifo_buffer$D_OUT } ;
  assign slave_config_mem_rd_rd_resp_fifo_fifof_rv$port1__read =
	     CAN_FIRE_RL_slave_config_mem_rd_grap_tlm_response ?
	       slave_config_mem_rd_rd_resp_fifo_fifof_rv$port0__write_1 :
	       slave_config_mem_rd_rd_resp_fifo_fifof_rv ;
  assign slave_config_mem_rd_rd_resp_fifo_fifof_rv$port2__read =
	     CAN_FIRE_RL_slave_config_mem_rd_rd_resp_fifo_do_deq ?
	       rd_masters_0_rd_resp_fifo_fifof_rv$port1__write_1 :
	       slave_config_mem_rd_rd_resp_fifo_fifof_rv$port1__read ;
  assign slave_config_mem_rd_fifo_tx_rv$port0__write_1 =
	     { 2'd2, slave_config_mem_rd_desc_prev } ;
  assign slave_config_mem_rd_fifo_tx_rv$port1__read =
	     CAN_FIRE_RL_slave_config_mem_rd_do_read ?
	       slave_config_mem_rd_fifo_tx_rv$port0__write_1 :
	       slave_config_mem_rd_fifo_tx_rv ;
  assign slave_config_mem_rd_fifo_tx_rv$port2__read =
	     CAN_FIRE_RL_mkConnectionGetPut_6 ?
	       rd_masters_0_fifo_rx_rv$port1__write_1 :
	       slave_config_mem_rd_fifo_tx_rv$port1__read ;
  assign slave_config_mem_rd_fifo_rx_rv$port0__write_1 =
	     { 1'd1, config_memory_ff_rd_rsps_rv$port1__read[52:0] } ;
  assign slave_config_mem_rd_fifo_rx_rv$port1__read =
	     CAN_FIRE_RL_mkConnectionGetPut_7 ?
	       slave_config_mem_rd_fifo_rx_rv$port0__write_1 :
	       slave_config_mem_rd_fifo_rx_rv ;
  assign slave_config_mem_rd_fifo_rx_rv$port2__read =
	     CAN_FIRE_RL_slave_config_mem_rd_grap_tlm_response ?
	       config_memory_ff_rd_rsps_rv$port1__write_1 :
	       slave_config_mem_rd_fifo_rx_rv$port1__read ;
  assign slave_rtc_rd_rd_addr_fifo_fifof_rv$port0__write_1 =
	     { 1'd1, slave_rtc_rd_rd_addr_fifo_data_wire$wget } ;
  assign slave_rtc_rd_rd_addr_fifo_fifof_rv$port1__read =
	     CAN_FIRE_RL_slave_rtc_rd_rd_addr_fifo_do_enq ?
	       slave_rtc_rd_rd_addr_fifo_fifof_rv$port0__write_1 :
	       slave_rtc_rd_rd_addr_fifo_fifof_rv ;
  assign slave_rtc_rd_rd_addr_fifo_fifof_rv$port2__read =
	     CAN_FIRE_RL_slave_rtc_rd_grab_addr ?
	       rd_masters_0_rd_addr_fifo_fifof_rv$port1__write_1 :
	       slave_rtc_rd_rd_addr_fifo_fifof_rv$port1__read ;
  assign slave_rtc_rd_rd_resp_fifo_fifof_rv$port0__write_1 =
	     { 1'd1,
	       slave_rtc_rd_fifo_rx_rv$port1__read[7:4],
	       slave_rtc_rd_fifo_rx_rv$port1__read[50:19],
	       CASE_slave_rtc_rd_fifo_rx_rvport1__read_BITS__ETC__q18,
	       slave_rtc_rd_fifo_buffer$D_OUT } ;
  assign slave_rtc_rd_rd_resp_fifo_fifof_rv$port1__read =
	     CAN_FIRE_RL_slave_rtc_rd_grap_tlm_response ?
	       slave_rtc_rd_rd_resp_fifo_fifof_rv$port0__write_1 :
	       slave_rtc_rd_rd_resp_fifo_fifof_rv ;
  assign slave_rtc_rd_rd_resp_fifo_fifof_rv$port2__read =
	     CAN_FIRE_RL_slave_rtc_rd_rd_resp_fifo_do_deq ?
	       rd_masters_0_rd_resp_fifo_fifof_rv$port1__write_1 :
	       slave_rtc_rd_rd_resp_fifo_fifof_rv$port1__read ;
  assign slave_rtc_rd_fifo_tx_rv$port0__write_1 =
	     { 2'd2, slave_rtc_rd_desc_prev } ;
  assign slave_rtc_rd_fifo_tx_rv$port1__read =
	     CAN_FIRE_RL_slave_rtc_rd_do_read ?
	       slave_rtc_rd_fifo_tx_rv$port0__write_1 :
	       slave_rtc_rd_fifo_tx_rv ;
  assign slave_rtc_rd_fifo_tx_rv$port2__read =
	     CAN_FIRE_RL_mkConnectionGetPut_8 ?
	       rd_masters_0_fifo_rx_rv$port1__write_1 :
	       slave_rtc_rd_fifo_tx_rv$port1__read ;
  assign slave_rtc_rd_fifo_rx_rv$port0__write_1 =
	     { 3'd4,
	       IF_rtc_pendingReq_rd_port0__read__893_BITS_102_ETC___d1908,
	       2'd0,
	       rtc_pendingReq_rd[16:0] } ;
  assign slave_rtc_rd_fifo_rx_rv$port1__read =
	     CAN_FIRE_RL_mkConnectionGetPut_9 ?
	       slave_rtc_rd_fifo_rx_rv$port0__write_1 :
	       slave_rtc_rd_fifo_rx_rv ;
  assign slave_rtc_rd_fifo_rx_rv$port2__read =
	     CAN_FIRE_RL_slave_rtc_rd_grap_tlm_response ?
	       config_memory_ff_rd_rsps_rv$port1__write_1 :
	       slave_rtc_rd_fifo_rx_rv$port1__read ;
  assign slave_main_mem_wr_wr_addr_fifo_fifof_rv$port0__write_1 =
	     { 1'd1, slave_main_mem_wr_wr_addr_fifo_data_wire$wget } ;
  assign slave_main_mem_wr_wr_addr_fifo_fifof_rv$port1__read =
	     CAN_FIRE_RL_slave_main_mem_wr_wr_addr_fifo_do_enq ?
	       slave_main_mem_wr_wr_addr_fifo_fifof_rv$port0__write_1 :
	       slave_main_mem_wr_wr_addr_fifo_fifof_rv ;
  assign slave_main_mem_wr_wr_addr_fifo_fifof_rv$port2__read =
	     CAN_FIRE_RL_slave_main_mem_wr_grab_addr ?
	       rd_masters_0_rd_addr_fifo_fifof_rv$port1__write_1 :
	       slave_main_mem_wr_wr_addr_fifo_fifof_rv$port1__read ;
  assign slave_main_mem_wr_wr_data_fifo_fifof_rv$port0__write_1 =
	     { 1'd1, slave_main_mem_wr_wr_data_fifo_data_wire$wget } ;
  assign slave_main_mem_wr_wr_data_fifo_fifof_rv$port1__read =
	     CAN_FIRE_RL_slave_main_mem_wr_wr_data_fifo_do_enq ?
	       slave_main_mem_wr_wr_data_fifo_fifof_rv$port0__write_1 :
	       slave_main_mem_wr_wr_data_fifo_fifof_rv ;
  assign slave_main_mem_wr_wr_data_fifo_fifof_rv$EN_port1__write =
	     WILL_FIRE_RL_slave_main_mem_wr_grab_data ||
	     WILL_FIRE_RL_slave_main_mem_wr_grab_addr ;
  assign slave_main_mem_wr_wr_data_fifo_fifof_rv$port2__read =
	     slave_main_mem_wr_wr_data_fifo_fifof_rv$EN_port1__write ?
	       slave_config_mem_wr_wr_data_fifo_fifof_rv$port1__write_1 :
	       slave_main_mem_wr_wr_data_fifo_fifof_rv$port1__read ;
  assign slave_main_mem_wr_fifo_tx_rv$EN_port0__write =
	     WILL_FIRE_RL_slave_main_mem_wr_grab_addr ||
	     WILL_FIRE_RL_slave_main_mem_wr_grab_data ;
  assign slave_main_mem_wr_fifo_tx_rv$port0__write_1 =
	     WILL_FIRE_RL_slave_main_mem_wr_grab_addr ?
	       MUX_slave_main_mem_wr_fifo_tx_rv$port0__write_1__VAL_1 :
	       MUX_slave_main_mem_wr_fifo_tx_rv$port0__write_1__VAL_2 ;
  assign slave_main_mem_wr_fifo_tx_rv$port1__read =
	     slave_main_mem_wr_fifo_tx_rv$EN_port0__write ?
	       slave_main_mem_wr_fifo_tx_rv$port0__write_1 :
	       slave_main_mem_wr_fifo_tx_rv ;
  assign slave_main_mem_wr_fifo_tx_rv$port2__read =
	     CAN_FIRE_RL_mkConnectionGetPut_10 ?
	       rd_masters_0_fifo_rx_rv$port1__write_1 :
	       slave_main_mem_wr_fifo_tx_rv$port1__read ;
  assign slave_main_mem_wr_fifo_rx_rv$port0__write_1 =
	     { 1'd1, main_memory_ff_wr_rsps_rv$port1__read[52:0] } ;
  assign slave_main_mem_wr_fifo_rx_rv$port1__read =
	     CAN_FIRE_RL_mkConnectionGetPut_11 ?
	       slave_main_mem_wr_fifo_rx_rv$port0__write_1 :
	       slave_main_mem_wr_fifo_rx_rv ;
  assign slave_main_mem_wr_fifo_rx_rv$EN_port1__write =
	     WILL_FIRE_RL_slave_main_mem_wr_send_axi_response ||
	     WILL_FIRE_RL_slave_main_mem_wr_grap_tlm_response ;
  assign slave_main_mem_wr_fifo_rx_rv$port2__read =
	     slave_main_mem_wr_fifo_rx_rv$EN_port1__write ?
	       config_memory_ff_rd_rsps_rv$port1__write_1 :
	       slave_main_mem_wr_fifo_rx_rv$port1__read ;
  assign slave_config_mem_wr_wr_addr_fifo_fifof_rv$port0__write_1 =
	     { 1'd1, slave_config_mem_wr_wr_addr_fifo_data_wire$wget } ;
  assign slave_config_mem_wr_wr_addr_fifo_fifof_rv$port1__read =
	     CAN_FIRE_RL_slave_config_mem_wr_wr_addr_fifo_do_enq ?
	       slave_config_mem_wr_wr_addr_fifo_fifof_rv$port0__write_1 :
	       slave_config_mem_wr_wr_addr_fifo_fifof_rv ;
  assign slave_config_mem_wr_wr_addr_fifo_fifof_rv$port2__read =
	     CAN_FIRE_RL_slave_config_mem_wr_grab_addr ?
	       rd_masters_0_rd_addr_fifo_fifof_rv$port1__write_1 :
	       slave_config_mem_wr_wr_addr_fifo_fifof_rv$port1__read ;
  assign slave_config_mem_wr_wr_data_fifo_fifof_rv$port0__write_1 =
	     { 1'd1, slave_config_mem_wr_wr_data_fifo_data_wire$wget } ;
  assign slave_config_mem_wr_wr_data_fifo_fifof_rv$port1__read =
	     CAN_FIRE_RL_slave_config_mem_wr_wr_data_fifo_do_enq ?
	       slave_config_mem_wr_wr_data_fifo_fifof_rv$port0__write_1 :
	       slave_config_mem_wr_wr_data_fifo_fifof_rv ;
  assign slave_config_mem_wr_wr_data_fifo_fifof_rv$EN_port1__write =
	     WILL_FIRE_RL_slave_config_mem_wr_grab_data ||
	     WILL_FIRE_RL_slave_config_mem_wr_grab_addr ;
  assign slave_config_mem_wr_wr_data_fifo_fifof_rv$port1__write_1 =
	     { 1'd0, 41'h0AAAAAAAAAA /* unspecified value */  } ;
  assign slave_config_mem_wr_wr_data_fifo_fifof_rv$port2__read =
	     slave_config_mem_wr_wr_data_fifo_fifof_rv$EN_port1__write ?
	       slave_config_mem_wr_wr_data_fifo_fifof_rv$port1__write_1 :
	       slave_config_mem_wr_wr_data_fifo_fifof_rv$port1__read ;
  assign slave_config_mem_wr_fifo_tx_rv$EN_port0__write =
	     WILL_FIRE_RL_slave_config_mem_wr_grab_addr ||
	     WILL_FIRE_RL_slave_config_mem_wr_grab_data ;
  assign slave_config_mem_wr_fifo_tx_rv$port0__write_1 =
	     WILL_FIRE_RL_slave_config_mem_wr_grab_addr ?
	       MUX_slave_config_mem_wr_fifo_tx_rv$port0__write_1__VAL_1 :
	       MUX_slave_config_mem_wr_fifo_tx_rv$port0__write_1__VAL_2 ;
  assign slave_config_mem_wr_fifo_tx_rv$port1__read =
	     slave_config_mem_wr_fifo_tx_rv$EN_port0__write ?
	       slave_config_mem_wr_fifo_tx_rv$port0__write_1 :
	       slave_config_mem_wr_fifo_tx_rv ;
  assign slave_config_mem_wr_fifo_tx_rv$port2__read =
	     CAN_FIRE_RL_mkConnectionGetPut_12 ?
	       rd_masters_0_fifo_rx_rv$port1__write_1 :
	       slave_config_mem_wr_fifo_tx_rv$port1__read ;
  assign slave_config_mem_wr_fifo_rx_rv$port0__write_1 =
	     { 1'd1, config_memory_ff_wr_rsps_rv$port1__read[52:0] } ;
  assign slave_config_mem_wr_fifo_rx_rv$port1__read =
	     CAN_FIRE_RL_mkConnectionGetPut_13 ?
	       slave_config_mem_wr_fifo_rx_rv$port0__write_1 :
	       slave_config_mem_wr_fifo_rx_rv ;
  assign slave_config_mem_wr_fifo_rx_rv$EN_port1__write =
	     WILL_FIRE_RL_slave_config_mem_wr_send_axi_response ||
	     WILL_FIRE_RL_slave_config_mem_wr_grap_tlm_response ;
  assign slave_config_mem_wr_fifo_rx_rv$port2__read =
	     slave_config_mem_wr_fifo_rx_rv$EN_port1__write ?
	       config_memory_ff_rd_rsps_rv$port1__write_1 :
	       slave_config_mem_wr_fifo_rx_rv$port1__read ;
  assign slave_rtc_wr_wr_addr_fifo_fifof_rv$port0__write_1 =
	     { 1'd1, slave_rtc_wr_wr_addr_fifo_data_wire$wget } ;
  assign slave_rtc_wr_wr_addr_fifo_fifof_rv$port1__read =
	     CAN_FIRE_RL_slave_rtc_wr_wr_addr_fifo_do_enq ?
	       slave_rtc_wr_wr_addr_fifo_fifof_rv$port0__write_1 :
	       slave_rtc_wr_wr_addr_fifo_fifof_rv ;
  assign slave_rtc_wr_wr_addr_fifo_fifof_rv$port2__read =
	     CAN_FIRE_RL_slave_rtc_wr_grab_addr ?
	       rd_masters_0_rd_addr_fifo_fifof_rv$port1__write_1 :
	       slave_rtc_wr_wr_addr_fifo_fifof_rv$port1__read ;
  assign slave_rtc_wr_wr_data_fifo_fifof_rv$port0__write_1 =
	     { 1'd1, slave_rtc_wr_wr_data_fifo_data_wire$wget } ;
  assign slave_rtc_wr_wr_data_fifo_fifof_rv$port1__read =
	     CAN_FIRE_RL_slave_rtc_wr_wr_data_fifo_do_enq ?
	       slave_rtc_wr_wr_data_fifo_fifof_rv$port0__write_1 :
	       slave_rtc_wr_wr_data_fifo_fifof_rv ;
  assign slave_rtc_wr_wr_data_fifo_fifof_rv$EN_port1__write =
	     WILL_FIRE_RL_slave_rtc_wr_grab_data ||
	     WILL_FIRE_RL_slave_rtc_wr_grab_addr ;
  assign slave_rtc_wr_wr_data_fifo_fifof_rv$port2__read =
	     slave_rtc_wr_wr_data_fifo_fifof_rv$EN_port1__write ?
	       slave_config_mem_wr_wr_data_fifo_fifof_rv$port1__write_1 :
	       slave_rtc_wr_wr_data_fifo_fifof_rv$port1__read ;
  assign slave_rtc_wr_fifo_tx_rv$EN_port0__write =
	     WILL_FIRE_RL_slave_rtc_wr_grab_addr ||
	     WILL_FIRE_RL_slave_rtc_wr_grab_data ;
  assign slave_rtc_wr_fifo_tx_rv$port0__write_1 =
	     WILL_FIRE_RL_slave_rtc_wr_grab_addr ?
	       MUX_slave_rtc_wr_fifo_tx_rv$port0__write_1__VAL_1 :
	       MUX_slave_rtc_wr_fifo_tx_rv$port0__write_1__VAL_2 ;
  assign slave_rtc_wr_fifo_tx_rv$port1__read =
	     slave_rtc_wr_fifo_tx_rv$EN_port0__write ?
	       slave_rtc_wr_fifo_tx_rv$port0__write_1 :
	       slave_rtc_wr_fifo_tx_rv ;
  assign slave_rtc_wr_fifo_tx_rv$port2__read =
	     CAN_FIRE_RL_mkConnectionGetPut_14 ?
	       rd_masters_0_fifo_rx_rv$port1__write_1 :
	       slave_rtc_wr_fifo_tx_rv$port1__read ;
  assign slave_rtc_wr_fifo_rx_rv$port0__write_1 =
	     { 37'h1400000000, rtc_pendingReq_wr[16:0] } ;
  assign slave_rtc_wr_fifo_rx_rv$port1__read =
	     CAN_FIRE_RL_mkConnectionGetPut_15 ?
	       slave_rtc_wr_fifo_rx_rv$port0__write_1 :
	       slave_rtc_wr_fifo_rx_rv ;
  assign slave_rtc_wr_fifo_rx_rv$EN_port1__write =
	     WILL_FIRE_RL_slave_rtc_wr_send_axi_response ||
	     WILL_FIRE_RL_slave_rtc_wr_grap_tlm_response ;
  assign slave_rtc_wr_fifo_rx_rv$port2__read =
	     slave_rtc_wr_fifo_rx_rv$EN_port1__write ?
	       config_memory_ff_rd_rsps_rv$port1__write_1 :
	       slave_rtc_wr_fifo_rx_rv$port1__read ;
  assign addr_path_fifo_rv$port0__write_1 =
	     { 5'd16,
	       x__h186372,
	       rd_masters_0_rd_addr_fifo_fifof_rv$port1__read[54] ?
		 {2{rd_masters_0_rd_addr_fifo_fifof_rvport1__read_ETC__q10[53:50]}} :
		 8'd0 } ;
  assign addr_path_fifo_rv$port1__read =
	     CAN_FIRE_RL_select_path ?
	       addr_path_fifo_rv$port0__write_1 :
	       addr_path_fifo_rv ;
  assign addr_path_fifo_rv$port1__write_1 =
	     { 1'd0, 16'b1010101010101010 /* unspecified value */  } ;
  assign addr_path_fifo_rv$port2__read =
	     CAN_FIRE_RL_finish_addr ?
	       addr_path_fifo_rv$port1__write_1 :
	       addr_path_fifo_rv$port1__read ;
  assign resp_path_fifo_rv$port0__write_1 =
	     { 1'd1,
	       addr_path_fifo_rv$port1__read[11:8],
	       addr_path_fifo_rv$port1__read[15:12],
	       addr_path_fifo_rv$port1__read[3:0],
	       addr_path_fifo_rv$port1__read[7:4] } ;
  assign resp_path_fifo_rv$port1__read =
	     CAN_FIRE_RL_finish_addr ?
	       resp_path_fifo_rv$port0__write_1 :
	       resp_path_fifo_rv ;
  assign resp_path_fifo_rv$port2__read =
	     CAN_FIRE_RL_finish_resp ?
	       addr_path_fifo_rv$port1__write_1 :
	       resp_path_fifo_rv$port1__read ;
  assign addr_path_fifo_rv_1$port0__write_1 =
	     { 5'd16,
	       x__h197512,
	       wr_masters_0_wr_addr_fifo_fifof_rv$port1__read[54] ?
		 {2{wr_masters_0_wr_addr_fifo_fifof_rvport1__read_ETC__q12[53:50]}} :
		 8'd0 } ;
  assign addr_path_fifo_rv_1$port1__read =
	     CAN_FIRE_RL_select_path_1 ?
	       addr_path_fifo_rv_1$port0__write_1 :
	       addr_path_fifo_rv_1 ;
  assign addr_path_fifo_rv_1$port2__read =
	     CAN_FIRE_RL_finish_addr_1 ?
	       addr_path_fifo_rv$port1__write_1 :
	       addr_path_fifo_rv_1$port1__read ;
  assign data_path_fifo_rv$port0__write_1 =
	     { 1'd1, addr_path_fifo_rv_1$port1__read[15:0] } ;
  assign data_path_fifo_rv$port1__read =
	     CAN_FIRE_RL_finish_addr_1 ?
	       data_path_fifo_rv$port0__write_1 :
	       data_path_fifo_rv ;
  assign data_path_fifo_rv$port2__read =
	     CAN_FIRE_RL_finish_data ?
	       addr_path_fifo_rv$port1__write_1 :
	       data_path_fifo_rv$port1__read ;
  assign resp_path_fifo_rv_1$port0__write_1 =
	     { 1'd1,
	       data_path_fifo_rv$port1__read[11:8],
	       data_path_fifo_rv$port1__read[15:12],
	       data_path_fifo_rv$port1__read[3:0],
	       data_path_fifo_rv$port1__read[7:4] } ;
  assign resp_path_fifo_rv_1$port1__read =
	     CAN_FIRE_RL_finish_data ?
	       resp_path_fifo_rv_1$port0__write_1 :
	       resp_path_fifo_rv_1 ;
  assign resp_path_fifo_rv_1$port2__read =
	     CAN_FIRE_RL_finish_resp_1 ?
	       addr_path_fifo_rv$port1__write_1 :
	       resp_path_fifo_rv_1$port1__read ;

  // register addr_path_fifo_rv
  assign addr_path_fifo_rv$D_IN = addr_path_fifo_rv$port2__read ;
  assign addr_path_fifo_rv$EN = 1'b1 ;

  // register addr_path_fifo_rv_1
  assign addr_path_fifo_rv_1$D_IN = addr_path_fifo_rv_1$port2__read ;
  assign addr_path_fifo_rv_1$EN = 1'b1 ;

  // register addr_switch_done_reg
  assign addr_switch_done_reg$D_IN = CAN_FIRE_RL_addr_switch_keep_done ;
  assign addr_switch_done_reg$EN = 1'd1 ;

  // register addr_switch_done_reg_2
  assign addr_switch_done_reg_2$D_IN = CAN_FIRE_RL_addr_switch_keep_done_1 ;
  assign addr_switch_done_reg_2$EN = 1'd1 ;

  // register arbiter_priority_vector
  assign arbiter_priority_vector$D_IN = CAN_FIRE_RL_send_grant ;
  assign arbiter_priority_vector$EN =
	     arbiter_priority_vector &&
	     rd_masters_0_rd_addr_fifo_fifof_rv$port1__read[54] &&
	     CAN_FIRE_RL_pre_select_path ;

  // register arbiter_priority_vector_1
  assign arbiter_priority_vector_1$D_IN = CAN_FIRE_RL_send_grant_1 ;
  assign arbiter_priority_vector_1$EN =
	     arbiter_priority_vector_1 &&
	     wr_masters_0_wr_addr_fifo_fifof_rv$port1__read[54] &&
	     CAN_FIRE_RL_pre_select_path_1 ;

  // register config_memory_ff_rd_rsps_rv
  assign config_memory_ff_rd_rsps_rv$D_IN =
	     config_memory_ff_rd_rsps_rv$port2__read ;
  assign config_memory_ff_rd_rsps_rv$EN = 1'b1 ;

  // register config_memory_ff_wr_rsps_rv
  assign config_memory_ff_wr_rsps_rv$D_IN =
	     config_memory_ff_wr_rsps_rv$port2__read ;
  assign config_memory_ff_wr_rsps_rv$EN = 1'b1 ;

  // register config_memory_mem_write_ctr
  assign config_memory_mem_write_ctr$D_IN = 1'b0 ;
  assign config_memory_mem_write_ctr$EN = 1'b0 ;

  // register config_memory_rg_id
  assign config_memory_rg_id$D_IN = config_memory_ff_rd_reqs$D_OUT[7:4] ;
  assign config_memory_rg_id$EN =
	     CAN_FIRE_RL_config_memory_read_request_from_AXI ;

  // register config_memory_rg_req
  assign config_memory_rg_req$D_IN =
	     MUX_config_memory_rg_req$write_1__SEL_1 ?
	       MUX_config_memory_rg_req$write_1__VAL_1 :
	       MUX_config_memory_rg_req$write_1__VAL_2 ;
  assign config_memory_rg_req$EN =
	     WILL_FIRE_RL_config_memory_read_request_from_AXI &&
	     NOT_config_memory_ff_rd_reqs_first__03_BITS_30_ETC___d226 ||
	     config_memory_rg_req[99] ;

  // register config_memory_rg_state
  assign config_memory_rg_state$D_IN = config_memory_rg_state_1$whas ;
  assign config_memory_rg_state$EN = 1'd1 ;

  // register config_memory_rg_word_count
  assign config_memory_rg_word_count$D_IN =
	     MUX_config_memory_rg_req$write_1__SEL_1 ?
	       x__h6794 :
	       MUX_config_memory_rg_word_count$write_1__VAL_2 ;
  assign config_memory_rg_word_count$EN =
	     WILL_FIRE_RL_config_memory_read_request_from_AXI &&
	     NOT_config_memory_ff_rd_reqs_first__03_BITS_30_ETC___d226 ||
	     config_memory_rg_req[99] ;

  // register data_path_fifo_rv
  assign data_path_fifo_rv$D_IN = data_path_fifo_rv$port2__read ;
  assign data_path_fifo_rv$EN = 1'b1 ;

  // register data_switch_done_reg
  assign data_switch_done_reg$D_IN = CAN_FIRE_RL_data_switch_keep_done ;
  assign data_switch_done_reg$EN = 1'd1 ;

  // register dummy_rARId
  assign dummy_rARId$D_IN = value_id__h42758 ;
  assign dummy_rARId$EN = 1'd1 ;

  // register dummy_rARValid
  assign dummy_rARValid$D_IN = dummy_wARSet$wget ;
  assign dummy_rARValid$EN =
	     dummy_wARSet$wget || dummy_wARReset$wget && dummy_rARValid ;

  // register dummy_rAWId
  assign dummy_rAWId$D_IN = value_id__h92486 ;
  assign dummy_rAWId$EN = 1'd1 ;

  // register dummy_rBReady
  assign dummy_rBReady$D_IN =
	     x__read__h195947 == 4'd0 &&
	     (resp_path_fifo_rv_1$port1__read[16] ?
		resp_path_fifo_rv_1$port1__read[11:8] :
		4'd1) ==
	     4'd0 &&
	     !wr_masters_0_wr_resp_fifo_fifof_rv[6] &&
	     !resp_switch_done_reg_2 ;
  assign dummy_rBReady$EN = 1'd1 ;

  // register dummy_rwLast
  assign dummy_rwLast$D_IN = slave_main_mem_wr_wLAST_wire$wget ;
  assign dummy_rwLast$EN = 1'd1 ;

  // register main_memory_ff_rd_rsps_rv
  assign main_memory_ff_rd_rsps_rv$D_IN =
	     main_memory_ff_rd_rsps_rv$port2__read ;
  assign main_memory_ff_rd_rsps_rv$EN = 1'b1 ;

  // register main_memory_ff_wr_rsps_rv
  assign main_memory_ff_wr_rsps_rv$D_IN =
	     main_memory_ff_wr_rsps_rv$port2__read ;
  assign main_memory_ff_wr_rsps_rv$EN = 1'b1 ;

  // register main_memory_mem_write_ctr
  assign main_memory_mem_write_ctr$D_IN = 1'b0 ;
  assign main_memory_mem_write_ctr$EN = 1'b0 ;

  // register main_memory_rg_id
  assign main_memory_rg_id$D_IN = main_memory_ff_rd_reqs$D_OUT[7:4] ;
  assign main_memory_rg_id$EN =
	     CAN_FIRE_RL_main_memory_read_request_from_AXI ;

  // register main_memory_rg_req
  assign main_memory_rg_req$D_IN =
	     MUX_main_memory_rg_req$write_1__SEL_1 ?
	       MUX_main_memory_rg_req$write_1__VAL_1 :
	       MUX_main_memory_rg_req$write_1__VAL_2 ;
  assign main_memory_rg_req$EN =
	     WILL_FIRE_RL_main_memory_read_request_from_AXI &&
	     NOT_main_memory_ff_rd_reqs_first_BITS_30_TO_26_ETC___d31 ||
	     main_memory_rg_req[99] ;

  // register main_memory_rg_state
  assign main_memory_rg_state$D_IN = main_memory_rg_state_1$whas ;
  assign main_memory_rg_state$EN = 1'd1 ;

  // register main_memory_rg_word_count
  assign main_memory_rg_word_count$D_IN =
	     MUX_main_memory_rg_req$write_1__SEL_1 ?
	       x__h3204 :
	       MUX_main_memory_rg_word_count$write_1__VAL_2 ;
  assign main_memory_rg_word_count$EN =
	     WILL_FIRE_RL_main_memory_read_request_from_AXI &&
	     NOT_main_memory_ff_rd_reqs_first_BITS_30_TO_26_ETC___d31 ||
	     main_memory_rg_req[99] ;

  // register rd_masters_0_count
  assign rd_masters_0_count$D_IN = 5'h0 ;
  assign rd_masters_0_count$EN = 1'b0 ;

  // register rd_masters_0_fifo_rx_rv
  assign rd_masters_0_fifo_rx_rv$D_IN = rd_masters_0_fifo_rx_rv$port2__read ;
  assign rd_masters_0_fifo_rx_rv$EN = 1'b1 ;

  // register rd_masters_0_fifo_tx_rv
  assign rd_masters_0_fifo_tx_rv$D_IN = rd_masters_0_fifo_tx_rv$port2__read ;
  assign rd_masters_0_fifo_tx_rv$EN = 1'b1 ;

  // register rd_masters_0_rd_addr_fifo_fifof_rv
  assign rd_masters_0_rd_addr_fifo_fifof_rv$D_IN =
	     rd_masters_0_rd_addr_fifo_fifof_rv$port2__read ;
  assign rd_masters_0_rd_addr_fifo_fifof_rv$EN = 1'b1 ;

  // register rd_masters_0_rd_resp_fifo_fifof_rv
  assign rd_masters_0_rd_resp_fifo_fifof_rv$D_IN =
	     rd_masters_0_rd_resp_fifo_fifof_rv$port2__read ;
  assign rd_masters_0_rd_resp_fifo_fifof_rv$EN = 1'b1 ;

  // register resp_path_fifo_rv
  assign resp_path_fifo_rv$D_IN = resp_path_fifo_rv$port2__read ;
  assign resp_path_fifo_rv$EN = 1'b1 ;

  // register resp_path_fifo_rv_1
  assign resp_path_fifo_rv_1$D_IN = resp_path_fifo_rv_1$port2__read ;
  assign resp_path_fifo_rv_1$EN = 1'b1 ;

  // register resp_switch_done_reg
  assign resp_switch_done_reg$D_IN = CAN_FIRE_RL_resp_switch_keep_done ;
  assign resp_switch_done_reg$EN = 1'd1 ;

  // register resp_switch_done_reg_2
  assign resp_switch_done_reg_2$D_IN = CAN_FIRE_RL_resp_switch_keep_done_1 ;
  assign resp_switch_done_reg_2$EN = 1'd1 ;

  // register rtc_counter_cycle
  assign rtc_counter_cycle$D_IN = rtc_counter_cycle + 4'd1 ;
  assign rtc_counter_cycle$EN = 1'd1 ;

  // register rtc_pendingReq_rd
  assign rtc_pendingReq_rd$D_IN = rtc_pendingReq_rd$port2__read ;
  assign rtc_pendingReq_rd$EN = 1'b1 ;

  // register rtc_pendingReq_wr
  assign rtc_pendingReq_wr$D_IN = rtc_pendingReq_wr$port2__read ;
  assign rtc_pendingReq_wr$EN = 1'b1 ;

  // register rtc_timeCmpHi
  assign rtc_timeCmpHi$D_IN = slave_rtc_wr_fifo_tx_rv$port1__read[62:31] ;
  assign rtc_timeCmpHi$EN =
	     WILL_FIRE_RL_mkConnectionGetPut_14 &&
	     !slave_rtc_wr_fifo_tx_rv$port1__read[99] &&
	     slave_rtc_wr_fifo_tx_rv$port1__read[66:63] == 4'hC ;

  // register rtc_timeCmpLo
  assign rtc_timeCmpLo$D_IN = slave_rtc_wr_fifo_tx_rv$port1__read[62:31] ;
  assign rtc_timeCmpLo$EN =
	     WILL_FIRE_RL_mkConnectionGetPut_14 &&
	     !slave_rtc_wr_fifo_tx_rv$port1__read[99] &&
	     slave_rtc_wr_fifo_tx_rv$port1__read[66:63] == 4'h8 ;

  // register rtc_timeRegHi
  assign rtc_timeRegHi$D_IN =
	     MUX_rtc_timeRegHi$write_1__SEL_1 ?
	       slave_rtc_wr_fifo_tx_rv$port1__read[62:31] :
	       rtc_timeRegHi_94_CONCAT_rtc_timeRegLo_95_96_PL_ETC___d397[63:32] ;
  assign rtc_timeRegHi$EN =
	     WILL_FIRE_RL_mkConnectionGetPut_14 &&
	     !slave_rtc_wr_fifo_tx_rv$port1__read[99] &&
	     slave_rtc_wr_fifo_tx_rv$port1__read[66:63] == 4'h4 ||
	     WILL_FIRE_RL_rtc_incrementTimer ;

  // register rtc_timeRegLo
  assign rtc_timeRegLo$D_IN =
	     MUX_rtc_timeRegLo$write_1__SEL_1 ?
	       slave_rtc_wr_fifo_tx_rv$port1__read[62:31] :
	       rtc_timeRegHi_94_CONCAT_rtc_timeRegLo_95_96_PL_ETC___d397[31:0] ;
  assign rtc_timeRegLo$EN =
	     WILL_FIRE_RL_mkConnectionGetPut_14 &&
	     !slave_rtc_wr_fifo_tx_rv$port1__read[99] &&
	     slave_rtc_wr_fifo_tx_rv$port1__read[66:63] == 4'h0 ||
	     WILL_FIRE_RL_rtc_incrementTimer ;

  // register slave_config_mem_rd_count
  assign slave_config_mem_rd_count$D_IN =
	     WILL_FIRE_RL_slave_config_mem_rd_grab_addr ?
	       remaining__h58345 :
	       MUX_slave_config_mem_rd_count$write_1__VAL_2 ;
  assign slave_config_mem_rd_count$EN =
	     WILL_FIRE_RL_slave_config_mem_rd_grab_addr ||
	     WILL_FIRE_RL_slave_config_mem_rd_do_read ;

  // register slave_config_mem_rd_desc_prev
  assign slave_config_mem_rd_desc_prev$D_IN =
	     WILL_FIRE_RL_slave_config_mem_rd_grab_addr ?
	       MUX_slave_config_mem_rd_desc_prev$write_1__VAL_1 :
	       MUX_slave_config_mem_rd_desc_prev$write_1__VAL_2 ;
  assign slave_config_mem_rd_desc_prev$EN =
	     WILL_FIRE_RL_slave_config_mem_rd_grab_addr ||
	     WILL_FIRE_RL_slave_config_mem_rd_do_read ;

  // register slave_config_mem_rd_fifo_rx_rv
  assign slave_config_mem_rd_fifo_rx_rv$D_IN =
	     slave_config_mem_rd_fifo_rx_rv$port2__read ;
  assign slave_config_mem_rd_fifo_rx_rv$EN = 1'b1 ;

  // register slave_config_mem_rd_fifo_tx_rv
  assign slave_config_mem_rd_fifo_tx_rv$D_IN =
	     slave_config_mem_rd_fifo_tx_rv$port2__read ;
  assign slave_config_mem_rd_fifo_tx_rv$EN = 1'b1 ;

  // register slave_config_mem_rd_rd_addr_fifo_fifof_rv
  assign slave_config_mem_rd_rd_addr_fifo_fifof_rv$D_IN =
	     slave_config_mem_rd_rd_addr_fifo_fifof_rv$port2__read ;
  assign slave_config_mem_rd_rd_addr_fifo_fifof_rv$EN = 1'b1 ;

  // register slave_config_mem_rd_rd_resp_fifo_fifof_rv
  assign slave_config_mem_rd_rd_resp_fifo_fifof_rv$D_IN =
	     slave_config_mem_rd_rd_resp_fifo_fifof_rv$port2__read ;
  assign slave_config_mem_rd_rd_resp_fifo_fifof_rv$EN = 1'b1 ;

  // register slave_config_mem_wr_count
  assign slave_config_mem_wr_count$D_IN =
	     WILL_FIRE_RL_slave_config_mem_wr_grab_addr ?
	       remaining__h121597 :
	       MUX_slave_config_mem_wr_count$write_1__VAL_2 ;
  assign slave_config_mem_wr_count$EN =
	     WILL_FIRE_RL_slave_config_mem_wr_grab_addr ||
	     WILL_FIRE_RL_slave_config_mem_wr_grab_data ;

  // register slave_config_mem_wr_desc_prev
  assign slave_config_mem_wr_desc_prev$D_IN =
	     WILL_FIRE_RL_slave_config_mem_wr_grab_addr ?
	       MUX_slave_config_mem_wr_desc_prev$write_1__VAL_1 :
	       MUX_slave_config_mem_wr_desc_prev$write_1__VAL_2 ;
  assign slave_config_mem_wr_desc_prev$EN =
	     WILL_FIRE_RL_slave_config_mem_wr_grab_addr ||
	     WILL_FIRE_RL_slave_config_mem_wr_grab_data ;

  // register slave_config_mem_wr_fifo_rx_rv
  assign slave_config_mem_wr_fifo_rx_rv$D_IN =
	     slave_config_mem_wr_fifo_rx_rv$port2__read ;
  assign slave_config_mem_wr_fifo_rx_rv$EN = 1'b1 ;

  // register slave_config_mem_wr_fifo_tx_rv
  assign slave_config_mem_wr_fifo_tx_rv$D_IN =
	     slave_config_mem_wr_fifo_tx_rv$port2__read ;
  assign slave_config_mem_wr_fifo_tx_rv$EN = 1'b1 ;

  // register slave_config_mem_wr_wr_addr_fifo_fifof_rv
  assign slave_config_mem_wr_wr_addr_fifo_fifof_rv$D_IN =
	     slave_config_mem_wr_wr_addr_fifo_fifof_rv$port2__read ;
  assign slave_config_mem_wr_wr_addr_fifo_fifof_rv$EN = 1'b1 ;

  // register slave_config_mem_wr_wr_data_fifo_fifof_rv
  assign slave_config_mem_wr_wr_data_fifo_fifof_rv$D_IN =
	     slave_config_mem_wr_wr_data_fifo_fifof_rv$port2__read ;
  assign slave_config_mem_wr_wr_data_fifo_fifof_rv$EN = 1'b1 ;

  // register slave_config_mem_wr_wr_resp_fifo_fifof_cntr_r
  assign slave_config_mem_wr_wr_resp_fifo_fifof_cntr_r$D_IN =
	     WILL_FIRE_RL_slave_config_mem_wr_wr_resp_fifo_fifof_decCtr ?
	       slave_config_mem_wr_wr_resp_fifo_fifof_cntr_r__ETC___d2467 :
	       MUX_slave_config_mem_wr_wr_resp_fifo_fifof_cntr_r$write_1__VAL_2 ;
  assign slave_config_mem_wr_wr_resp_fifo_fifof_cntr_r$EN =
	     WILL_FIRE_RL_slave_config_mem_wr_wr_resp_fifo_fifof_decCtr ||
	     WILL_FIRE_RL_slave_config_mem_wr_wr_resp_fifo_fifof_incCtr ;

  // register slave_config_mem_wr_wr_resp_fifo_fifof_q_0
  always@(MUX_slave_config_mem_wr_wr_resp_fifo_fifof_q_0$write_1__SEL_1 or
	  MUX_slave_config_mem_wr_wr_resp_fifo_fifof_q_0$write_1__VAL_1 or
	  MUX_slave_config_mem_wr_wr_resp_fifo_fifof_q_0$write_1__SEL_2 or
	  MUX_slave_config_mem_wr_wr_resp_fifo_fifof_q_0$write_1__VAL_2 or
	  WILL_FIRE_RL_slave_config_mem_wr_wr_resp_fifo_fifof_decCtr or
	  slave_config_mem_wr_wr_resp_fifo_fifof_q_1)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_slave_config_mem_wr_wr_resp_fifo_fifof_q_0$write_1__SEL_1:
	  slave_config_mem_wr_wr_resp_fifo_fifof_q_0$D_IN =
	      MUX_slave_config_mem_wr_wr_resp_fifo_fifof_q_0$write_1__VAL_1;
      MUX_slave_config_mem_wr_wr_resp_fifo_fifof_q_0$write_1__SEL_2:
	  slave_config_mem_wr_wr_resp_fifo_fifof_q_0$D_IN =
	      MUX_slave_config_mem_wr_wr_resp_fifo_fifof_q_0$write_1__VAL_2;
      WILL_FIRE_RL_slave_config_mem_wr_wr_resp_fifo_fifof_decCtr:
	  slave_config_mem_wr_wr_resp_fifo_fifof_q_0$D_IN =
	      slave_config_mem_wr_wr_resp_fifo_fifof_q_1;
      default: slave_config_mem_wr_wr_resp_fifo_fifof_q_0$D_IN =
		   6'b101010 /* unspecified value */ ;
    endcase
  end
  assign slave_config_mem_wr_wr_resp_fifo_fifof_q_0$EN =
	     WILL_FIRE_RL_slave_config_mem_wr_wr_resp_fifo_fifof_both &&
	     _dfoo7 ||
	     WILL_FIRE_RL_slave_config_mem_wr_wr_resp_fifo_fifof_incCtr &&
	     slave_config_mem_wr_wr_resp_fifo_fifof_cntr_r == 2'd0 ||
	     WILL_FIRE_RL_slave_config_mem_wr_wr_resp_fifo_fifof_decCtr ;

  // register slave_config_mem_wr_wr_resp_fifo_fifof_q_1
  always@(MUX_slave_config_mem_wr_wr_resp_fifo_fifof_q_1$write_1__SEL_1 or
	  MUX_slave_config_mem_wr_wr_resp_fifo_fifof_q_1$write_1__VAL_1 or
	  MUX_slave_config_mem_wr_wr_resp_fifo_fifof_q_1$write_1__SEL_2 or
	  MUX_slave_config_mem_wr_wr_resp_fifo_fifof_q_0$write_1__VAL_2 or
	  WILL_FIRE_RL_slave_config_mem_wr_wr_resp_fifo_fifof_decCtr)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_slave_config_mem_wr_wr_resp_fifo_fifof_q_1$write_1__SEL_1:
	  slave_config_mem_wr_wr_resp_fifo_fifof_q_1$D_IN =
	      MUX_slave_config_mem_wr_wr_resp_fifo_fifof_q_1$write_1__VAL_1;
      MUX_slave_config_mem_wr_wr_resp_fifo_fifof_q_1$write_1__SEL_2:
	  slave_config_mem_wr_wr_resp_fifo_fifof_q_1$D_IN =
	      MUX_slave_config_mem_wr_wr_resp_fifo_fifof_q_0$write_1__VAL_2;
      WILL_FIRE_RL_slave_config_mem_wr_wr_resp_fifo_fifof_decCtr:
	  slave_config_mem_wr_wr_resp_fifo_fifof_q_1$D_IN = 6'd0;
      default: slave_config_mem_wr_wr_resp_fifo_fifof_q_1$D_IN =
		   6'b101010 /* unspecified value */ ;
    endcase
  end
  assign slave_config_mem_wr_wr_resp_fifo_fifof_q_1$EN =
	     WILL_FIRE_RL_slave_config_mem_wr_wr_resp_fifo_fifof_both &&
	     _dfoo5 ||
	     WILL_FIRE_RL_slave_config_mem_wr_wr_resp_fifo_fifof_incCtr &&
	     slave_config_mem_wr_wr_resp_fifo_fifof_cntr_r == 2'd1 ||
	     WILL_FIRE_RL_slave_config_mem_wr_wr_resp_fifo_fifof_decCtr ;

  // register slave_main_mem_rd_count
  assign slave_main_mem_rd_count$D_IN =
	     WILL_FIRE_RL_slave_main_mem_rd_grab_addr ?
	       remaining__h42844 :
	       MUX_slave_main_mem_rd_count$write_1__VAL_2 ;
  assign slave_main_mem_rd_count$EN =
	     WILL_FIRE_RL_slave_main_mem_rd_grab_addr ||
	     WILL_FIRE_RL_slave_main_mem_rd_do_read ;

  // register slave_main_mem_rd_desc_prev
  assign slave_main_mem_rd_desc_prev$D_IN =
	     WILL_FIRE_RL_slave_main_mem_rd_grab_addr ?
	       MUX_slave_main_mem_rd_desc_prev$write_1__VAL_1 :
	       MUX_slave_main_mem_rd_desc_prev$write_1__VAL_2 ;
  assign slave_main_mem_rd_desc_prev$EN =
	     WILL_FIRE_RL_slave_main_mem_rd_grab_addr ||
	     WILL_FIRE_RL_slave_main_mem_rd_do_read ;

  // register slave_main_mem_rd_fifo_rx_rv
  assign slave_main_mem_rd_fifo_rx_rv$D_IN =
	     slave_main_mem_rd_fifo_rx_rv$port2__read ;
  assign slave_main_mem_rd_fifo_rx_rv$EN = 1'b1 ;

  // register slave_main_mem_rd_fifo_tx_rv
  assign slave_main_mem_rd_fifo_tx_rv$D_IN =
	     slave_main_mem_rd_fifo_tx_rv$port2__read ;
  assign slave_main_mem_rd_fifo_tx_rv$EN = 1'b1 ;

  // register slave_main_mem_rd_rd_addr_fifo_fifof_rv
  assign slave_main_mem_rd_rd_addr_fifo_fifof_rv$D_IN =
	     slave_main_mem_rd_rd_addr_fifo_fifof_rv$port2__read ;
  assign slave_main_mem_rd_rd_addr_fifo_fifof_rv$EN = 1'b1 ;

  // register slave_main_mem_rd_rd_resp_fifo_fifof_rv
  assign slave_main_mem_rd_rd_resp_fifo_fifof_rv$D_IN =
	     slave_main_mem_rd_rd_resp_fifo_fifof_rv$port2__read ;
  assign slave_main_mem_rd_rd_resp_fifo_fifof_rv$EN = 1'b1 ;

  // register slave_main_mem_wr_count
  assign slave_main_mem_wr_count$D_IN =
	     WILL_FIRE_RL_slave_main_mem_wr_grab_addr ?
	       remaining__h92600 :
	       MUX_slave_main_mem_wr_count$write_1__VAL_2 ;
  assign slave_main_mem_wr_count$EN =
	     WILL_FIRE_RL_slave_main_mem_wr_grab_addr ||
	     WILL_FIRE_RL_slave_main_mem_wr_grab_data ;

  // register slave_main_mem_wr_desc_prev
  assign slave_main_mem_wr_desc_prev$D_IN =
	     WILL_FIRE_RL_slave_main_mem_wr_grab_addr ?
	       MUX_slave_main_mem_wr_desc_prev$write_1__VAL_1 :
	       MUX_slave_main_mem_wr_desc_prev$write_1__VAL_2 ;
  assign slave_main_mem_wr_desc_prev$EN =
	     WILL_FIRE_RL_slave_main_mem_wr_grab_addr ||
	     WILL_FIRE_RL_slave_main_mem_wr_grab_data ;

  // register slave_main_mem_wr_fifo_rx_rv
  assign slave_main_mem_wr_fifo_rx_rv$D_IN =
	     slave_main_mem_wr_fifo_rx_rv$port2__read ;
  assign slave_main_mem_wr_fifo_rx_rv$EN = 1'b1 ;

  // register slave_main_mem_wr_fifo_tx_rv
  assign slave_main_mem_wr_fifo_tx_rv$D_IN =
	     slave_main_mem_wr_fifo_tx_rv$port2__read ;
  assign slave_main_mem_wr_fifo_tx_rv$EN = 1'b1 ;

  // register slave_main_mem_wr_wr_addr_fifo_fifof_rv
  assign slave_main_mem_wr_wr_addr_fifo_fifof_rv$D_IN =
	     slave_main_mem_wr_wr_addr_fifo_fifof_rv$port2__read ;
  assign slave_main_mem_wr_wr_addr_fifo_fifof_rv$EN = 1'b1 ;

  // register slave_main_mem_wr_wr_data_fifo_fifof_rv
  assign slave_main_mem_wr_wr_data_fifo_fifof_rv$D_IN =
	     slave_main_mem_wr_wr_data_fifo_fifof_rv$port2__read ;
  assign slave_main_mem_wr_wr_data_fifo_fifof_rv$EN = 1'b1 ;

  // register slave_main_mem_wr_wr_resp_fifo_fifof_cntr_r
  assign slave_main_mem_wr_wr_resp_fifo_fifof_cntr_r$D_IN =
	     WILL_FIRE_RL_slave_main_mem_wr_wr_resp_fifo_fifof_decCtr ?
	       slave_main_mem_wr_wr_resp_fifo_fifof_cntr_r_93_ETC___d1944 :
	       MUX_slave_main_mem_wr_wr_resp_fifo_fifof_cntr_r$write_1__VAL_2 ;
  assign slave_main_mem_wr_wr_resp_fifo_fifof_cntr_r$EN =
	     WILL_FIRE_RL_slave_main_mem_wr_wr_resp_fifo_fifof_decCtr ||
	     WILL_FIRE_RL_slave_main_mem_wr_wr_resp_fifo_fifof_incCtr ;

  // register slave_main_mem_wr_wr_resp_fifo_fifof_q_0
  always@(MUX_slave_main_mem_wr_wr_resp_fifo_fifof_q_0$write_1__SEL_1 or
	  MUX_slave_main_mem_wr_wr_resp_fifo_fifof_q_0$write_1__VAL_1 or
	  MUX_slave_main_mem_wr_wr_resp_fifo_fifof_q_0$write_1__SEL_2 or
	  MUX_slave_main_mem_wr_wr_resp_fifo_fifof_q_0$write_1__VAL_2 or
	  WILL_FIRE_RL_slave_main_mem_wr_wr_resp_fifo_fifof_decCtr or
	  slave_main_mem_wr_wr_resp_fifo_fifof_q_1)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_slave_main_mem_wr_wr_resp_fifo_fifof_q_0$write_1__SEL_1:
	  slave_main_mem_wr_wr_resp_fifo_fifof_q_0$D_IN =
	      MUX_slave_main_mem_wr_wr_resp_fifo_fifof_q_0$write_1__VAL_1;
      MUX_slave_main_mem_wr_wr_resp_fifo_fifof_q_0$write_1__SEL_2:
	  slave_main_mem_wr_wr_resp_fifo_fifof_q_0$D_IN =
	      MUX_slave_main_mem_wr_wr_resp_fifo_fifof_q_0$write_1__VAL_2;
      WILL_FIRE_RL_slave_main_mem_wr_wr_resp_fifo_fifof_decCtr:
	  slave_main_mem_wr_wr_resp_fifo_fifof_q_0$D_IN =
	      slave_main_mem_wr_wr_resp_fifo_fifof_q_1;
      default: slave_main_mem_wr_wr_resp_fifo_fifof_q_0$D_IN =
		   6'b101010 /* unspecified value */ ;
    endcase
  end
  assign slave_main_mem_wr_wr_resp_fifo_fifof_q_0$EN =
	     WILL_FIRE_RL_slave_main_mem_wr_wr_resp_fifo_fifof_both &&
	     _dfoo3 ||
	     WILL_FIRE_RL_slave_main_mem_wr_wr_resp_fifo_fifof_incCtr &&
	     slave_main_mem_wr_wr_resp_fifo_fifof_cntr_r == 2'd0 ||
	     WILL_FIRE_RL_slave_main_mem_wr_wr_resp_fifo_fifof_decCtr ;

  // register slave_main_mem_wr_wr_resp_fifo_fifof_q_1
  always@(MUX_slave_main_mem_wr_wr_resp_fifo_fifof_q_1$write_1__SEL_1 or
	  MUX_slave_main_mem_wr_wr_resp_fifo_fifof_q_1$write_1__VAL_1 or
	  MUX_slave_main_mem_wr_wr_resp_fifo_fifof_q_1$write_1__SEL_2 or
	  MUX_slave_main_mem_wr_wr_resp_fifo_fifof_q_0$write_1__VAL_2 or
	  WILL_FIRE_RL_slave_main_mem_wr_wr_resp_fifo_fifof_decCtr)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_slave_main_mem_wr_wr_resp_fifo_fifof_q_1$write_1__SEL_1:
	  slave_main_mem_wr_wr_resp_fifo_fifof_q_1$D_IN =
	      MUX_slave_main_mem_wr_wr_resp_fifo_fifof_q_1$write_1__VAL_1;
      MUX_slave_main_mem_wr_wr_resp_fifo_fifof_q_1$write_1__SEL_2:
	  slave_main_mem_wr_wr_resp_fifo_fifof_q_1$D_IN =
	      MUX_slave_main_mem_wr_wr_resp_fifo_fifof_q_0$write_1__VAL_2;
      WILL_FIRE_RL_slave_main_mem_wr_wr_resp_fifo_fifof_decCtr:
	  slave_main_mem_wr_wr_resp_fifo_fifof_q_1$D_IN = 6'd0;
      default: slave_main_mem_wr_wr_resp_fifo_fifof_q_1$D_IN =
		   6'b101010 /* unspecified value */ ;
    endcase
  end
  assign slave_main_mem_wr_wr_resp_fifo_fifof_q_1$EN =
	     WILL_FIRE_RL_slave_main_mem_wr_wr_resp_fifo_fifof_both &&
	     _dfoo1 ||
	     WILL_FIRE_RL_slave_main_mem_wr_wr_resp_fifo_fifof_incCtr &&
	     slave_main_mem_wr_wr_resp_fifo_fifof_cntr_r == 2'd1 ||
	     WILL_FIRE_RL_slave_main_mem_wr_wr_resp_fifo_fifof_decCtr ;

  // register slave_rtc_rd_count
  assign slave_rtc_rd_count$D_IN =
	     WILL_FIRE_RL_slave_rtc_rd_grab_addr ?
	       remaining__h73843 :
	       MUX_slave_rtc_rd_count$write_1__VAL_2 ;
  assign slave_rtc_rd_count$EN =
	     WILL_FIRE_RL_slave_rtc_rd_grab_addr ||
	     WILL_FIRE_RL_slave_rtc_rd_do_read ;

  // register slave_rtc_rd_desc_prev
  assign slave_rtc_rd_desc_prev$D_IN =
	     WILL_FIRE_RL_slave_rtc_rd_grab_addr ?
	       MUX_slave_rtc_rd_desc_prev$write_1__VAL_1 :
	       MUX_slave_rtc_rd_desc_prev$write_1__VAL_2 ;
  assign slave_rtc_rd_desc_prev$EN =
	     WILL_FIRE_RL_slave_rtc_rd_grab_addr ||
	     WILL_FIRE_RL_slave_rtc_rd_do_read ;

  // register slave_rtc_rd_fifo_rx_rv
  assign slave_rtc_rd_fifo_rx_rv$D_IN = slave_rtc_rd_fifo_rx_rv$port2__read ;
  assign slave_rtc_rd_fifo_rx_rv$EN = 1'b1 ;

  // register slave_rtc_rd_fifo_tx_rv
  assign slave_rtc_rd_fifo_tx_rv$D_IN = slave_rtc_rd_fifo_tx_rv$port2__read ;
  assign slave_rtc_rd_fifo_tx_rv$EN = 1'b1 ;

  // register slave_rtc_rd_rd_addr_fifo_fifof_rv
  assign slave_rtc_rd_rd_addr_fifo_fifof_rv$D_IN =
	     slave_rtc_rd_rd_addr_fifo_fifof_rv$port2__read ;
  assign slave_rtc_rd_rd_addr_fifo_fifof_rv$EN = 1'b1 ;

  // register slave_rtc_rd_rd_resp_fifo_fifof_rv
  assign slave_rtc_rd_rd_resp_fifo_fifof_rv$D_IN =
	     slave_rtc_rd_rd_resp_fifo_fifof_rv$port2__read ;
  assign slave_rtc_rd_rd_resp_fifo_fifof_rv$EN = 1'b1 ;

  // register slave_rtc_wr_count
  assign slave_rtc_wr_count$D_IN =
	     WILL_FIRE_RL_slave_rtc_wr_grab_addr ?
	       remaining__h150599 :
	       MUX_slave_rtc_wr_count$write_1__VAL_2 ;
  assign slave_rtc_wr_count$EN =
	     WILL_FIRE_RL_slave_rtc_wr_grab_addr ||
	     WILL_FIRE_RL_slave_rtc_wr_grab_data ;

  // register slave_rtc_wr_desc_prev
  assign slave_rtc_wr_desc_prev$D_IN =
	     WILL_FIRE_RL_slave_rtc_wr_grab_addr ?
	       MUX_slave_rtc_wr_desc_prev$write_1__VAL_1 :
	       MUX_slave_rtc_wr_desc_prev$write_1__VAL_2 ;
  assign slave_rtc_wr_desc_prev$EN =
	     WILL_FIRE_RL_slave_rtc_wr_grab_addr ||
	     WILL_FIRE_RL_slave_rtc_wr_grab_data ;

  // register slave_rtc_wr_fifo_rx_rv
  assign slave_rtc_wr_fifo_rx_rv$D_IN = slave_rtc_wr_fifo_rx_rv$port2__read ;
  assign slave_rtc_wr_fifo_rx_rv$EN = 1'b1 ;

  // register slave_rtc_wr_fifo_tx_rv
  assign slave_rtc_wr_fifo_tx_rv$D_IN = slave_rtc_wr_fifo_tx_rv$port2__read ;
  assign slave_rtc_wr_fifo_tx_rv$EN = 1'b1 ;

  // register slave_rtc_wr_wr_addr_fifo_fifof_rv
  assign slave_rtc_wr_wr_addr_fifo_fifof_rv$D_IN =
	     slave_rtc_wr_wr_addr_fifo_fifof_rv$port2__read ;
  assign slave_rtc_wr_wr_addr_fifo_fifof_rv$EN = 1'b1 ;

  // register slave_rtc_wr_wr_data_fifo_fifof_rv
  assign slave_rtc_wr_wr_data_fifo_fifof_rv$D_IN =
	     slave_rtc_wr_wr_data_fifo_fifof_rv$port2__read ;
  assign slave_rtc_wr_wr_data_fifo_fifof_rv$EN = 1'b1 ;

  // register slave_rtc_wr_wr_resp_fifo_fifof_cntr_r
  assign slave_rtc_wr_wr_resp_fifo_fifof_cntr_r$D_IN =
	     WILL_FIRE_RL_slave_rtc_wr_wr_resp_fifo_fifof_decCtr ?
	       slave_rtc_wr_wr_resp_fifo_fifof_cntr_r_982_MIN_ETC___d2990 :
	       MUX_slave_rtc_wr_wr_resp_fifo_fifof_cntr_r$write_1__VAL_2 ;
  assign slave_rtc_wr_wr_resp_fifo_fifof_cntr_r$EN =
	     WILL_FIRE_RL_slave_rtc_wr_wr_resp_fifo_fifof_decCtr ||
	     WILL_FIRE_RL_slave_rtc_wr_wr_resp_fifo_fifof_incCtr ;

  // register slave_rtc_wr_wr_resp_fifo_fifof_q_0
  always@(MUX_slave_rtc_wr_wr_resp_fifo_fifof_q_0$write_1__SEL_1 or
	  MUX_slave_rtc_wr_wr_resp_fifo_fifof_q_0$write_1__VAL_1 or
	  MUX_slave_rtc_wr_wr_resp_fifo_fifof_q_0$write_1__SEL_2 or
	  MUX_slave_rtc_wr_wr_resp_fifo_fifof_q_0$write_1__VAL_2 or
	  WILL_FIRE_RL_slave_rtc_wr_wr_resp_fifo_fifof_decCtr or
	  slave_rtc_wr_wr_resp_fifo_fifof_q_1)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_slave_rtc_wr_wr_resp_fifo_fifof_q_0$write_1__SEL_1:
	  slave_rtc_wr_wr_resp_fifo_fifof_q_0$D_IN =
	      MUX_slave_rtc_wr_wr_resp_fifo_fifof_q_0$write_1__VAL_1;
      MUX_slave_rtc_wr_wr_resp_fifo_fifof_q_0$write_1__SEL_2:
	  slave_rtc_wr_wr_resp_fifo_fifof_q_0$D_IN =
	      MUX_slave_rtc_wr_wr_resp_fifo_fifof_q_0$write_1__VAL_2;
      WILL_FIRE_RL_slave_rtc_wr_wr_resp_fifo_fifof_decCtr:
	  slave_rtc_wr_wr_resp_fifo_fifof_q_0$D_IN =
	      slave_rtc_wr_wr_resp_fifo_fifof_q_1;
      default: slave_rtc_wr_wr_resp_fifo_fifof_q_0$D_IN =
		   6'b101010 /* unspecified value */ ;
    endcase
  end
  assign slave_rtc_wr_wr_resp_fifo_fifof_q_0$EN =
	     WILL_FIRE_RL_slave_rtc_wr_wr_resp_fifo_fifof_both && _dfoo11 ||
	     WILL_FIRE_RL_slave_rtc_wr_wr_resp_fifo_fifof_incCtr &&
	     slave_rtc_wr_wr_resp_fifo_fifof_cntr_r == 2'd0 ||
	     WILL_FIRE_RL_slave_rtc_wr_wr_resp_fifo_fifof_decCtr ;

  // register slave_rtc_wr_wr_resp_fifo_fifof_q_1
  always@(MUX_slave_rtc_wr_wr_resp_fifo_fifof_q_1$write_1__SEL_1 or
	  MUX_slave_rtc_wr_wr_resp_fifo_fifof_q_1$write_1__VAL_1 or
	  MUX_slave_rtc_wr_wr_resp_fifo_fifof_q_1$write_1__SEL_2 or
	  MUX_slave_rtc_wr_wr_resp_fifo_fifof_q_0$write_1__VAL_2 or
	  WILL_FIRE_RL_slave_rtc_wr_wr_resp_fifo_fifof_decCtr)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_slave_rtc_wr_wr_resp_fifo_fifof_q_1$write_1__SEL_1:
	  slave_rtc_wr_wr_resp_fifo_fifof_q_1$D_IN =
	      MUX_slave_rtc_wr_wr_resp_fifo_fifof_q_1$write_1__VAL_1;
      MUX_slave_rtc_wr_wr_resp_fifo_fifof_q_1$write_1__SEL_2:
	  slave_rtc_wr_wr_resp_fifo_fifof_q_1$D_IN =
	      MUX_slave_rtc_wr_wr_resp_fifo_fifof_q_0$write_1__VAL_2;
      WILL_FIRE_RL_slave_rtc_wr_wr_resp_fifo_fifof_decCtr:
	  slave_rtc_wr_wr_resp_fifo_fifof_q_1$D_IN = 6'd0;
      default: slave_rtc_wr_wr_resp_fifo_fifof_q_1$D_IN =
		   6'b101010 /* unspecified value */ ;
    endcase
  end
  assign slave_rtc_wr_wr_resp_fifo_fifof_q_1$EN =
	     WILL_FIRE_RL_slave_rtc_wr_wr_resp_fifo_fifof_both && _dfoo9 ||
	     WILL_FIRE_RL_slave_rtc_wr_wr_resp_fifo_fifof_incCtr &&
	     slave_rtc_wr_wr_resp_fifo_fifof_cntr_r == 2'd1 ||
	     WILL_FIRE_RL_slave_rtc_wr_wr_resp_fifo_fifof_decCtr ;

  // register wr_masters_0_count
  assign wr_masters_0_count$D_IN =
	     WILL_FIRE_RL_wr_masters_0_start_write ?
	       value__h14834 :
	       MUX_wr_masters_0_count$write_1__VAL_2 ;
  assign wr_masters_0_count$EN =
	     WILL_FIRE_RL_wr_masters_0_start_write ||
	     WILL_FIRE_RL_wr_masters_0_data_write ;

  // register wr_masters_0_descriptor
  assign wr_masters_0_descriptor$D_IN =
	     WILL_FIRE_RL_wr_masters_0_start_write ?
	       MUX_wr_masters_0_descriptor$write_1__VAL_1 :
	       MUX_wr_masters_0_descriptor$write_1__VAL_2 ;
  assign wr_masters_0_descriptor$EN =
	     WILL_FIRE_RL_wr_masters_0_start_write ||
	     WILL_FIRE_RL_wr_masters_0_data_write ;

  // register wr_masters_0_fifo_rx_rv
  assign wr_masters_0_fifo_rx_rv$D_IN = wr_masters_0_fifo_rx_rv$port2__read ;
  assign wr_masters_0_fifo_rx_rv$EN = 1'b1 ;

  // register wr_masters_0_fifo_tx_rv
  assign wr_masters_0_fifo_tx_rv$D_IN = wr_masters_0_fifo_tx_rv$port2__read ;
  assign wr_masters_0_fifo_tx_rv$EN = 1'b1 ;

  // register wr_masters_0_saved_data
  assign wr_masters_0_saved_data$D_IN =
	     WILL_FIRE_RL_wr_masters_0_data_write ?
	       MUX_wr_masters_0_saved_data$write_1__VAL_1 :
	       MUX_wr_masters_0_saved_data$write_1__VAL_2 ;
  assign wr_masters_0_saved_data$EN =
	     WILL_FIRE_RL_wr_masters_0_data_write ||
	     WILL_FIRE_RL_wr_masters_0_start_write ;

  // register wr_masters_0_wr_addr_fifo_fifof_rv
  assign wr_masters_0_wr_addr_fifo_fifof_rv$D_IN =
	     wr_masters_0_wr_addr_fifo_fifof_rv$port2__read ;
  assign wr_masters_0_wr_addr_fifo_fifof_rv$EN = 1'b1 ;

  // register wr_masters_0_wr_data_fifo_fifof_rv
  assign wr_masters_0_wr_data_fifo_fifof_rv$D_IN =
	     wr_masters_0_wr_data_fifo_fifof_rv$port2__read ;
  assign wr_masters_0_wr_data_fifo_fifof_rv$EN = 1'b1 ;

  // register wr_masters_0_wr_resp_fifo_fifof_rv
  assign wr_masters_0_wr_resp_fifo_fifof_rv$D_IN =
	     wr_masters_0_wr_resp_fifo_fifof_rv$port2__read ;
  assign wr_masters_0_wr_resp_fifo_fifof_rv$EN = 1'b1 ;

  // submodule config_memory_dmem
  assign config_memory_dmem$ADDRA =
	     MUX_config_memory_dmem$a_put_1__SEL_1 ?
	       config_memory_rg_req_BITS_94_TO_63_MINUS_4096__q5[11:2] :
	       config_memory_ff_rd_reqsD_OUT_BITS_94_TO_63_M_ETC__q6[11:2] ;
  assign config_memory_dmem$ADDRB =
	     config_memory_ff_wr_reqsD_OUT_BITS_94_TO_63_M_ETC__q47[11:2] ;
  assign config_memory_dmem$DIA =
	     MUX_config_memory_dmem$a_put_1__SEL_1 ?
	       32'd0 :
	       32'hAAAAAAAA /* unspecified value */  ;
  assign config_memory_dmem$DIB = config_memory_ff_wr_reqs$D_OUT[62:31] ;
  assign config_memory_dmem$WEA = 4'd0 ;
  always@(config_memory_ff_wr_reqs$D_OUT or
	  CASE_config_memory_ff_wr_reqsD_OUT_BITS_64_TO_ETC__q46)
  begin
    case (config_memory_ff_wr_reqs$D_OUT[19:18])
      2'd0:
	  config_memory_dmem$WEB =
	      CASE_config_memory_ff_wr_reqsD_OUT_BITS_64_TO_ETC__q46;
      2'd1:
	  config_memory_dmem$WEB =
	      (config_memory_ff_wr_reqs$D_OUT[64:63] == 2'd0) ?
		4'b0011 :
		4'b1100;
      default: config_memory_dmem$WEB = 4'b1111;
    endcase
  end
  assign config_memory_dmem$ENA = config_memory_rg_state_1$whas ;
  assign config_memory_dmem$ENB =
	     WILL_FIRE_RL_config_memory_write_requests_from_AXI &&
	     config_memory_ff_wr_reqs$D_OUT[98:97] == 2'd1 ;

  // submodule config_memory_ff_rd_reqs
  assign config_memory_ff_rd_reqs$D_IN =
	     slave_config_mem_rd_fifo_tx_rv$port1__read[99:0] ;
  assign config_memory_ff_rd_reqs$ENQ = CAN_FIRE_RL_mkConnectionGetPut_6 ;
  assign config_memory_ff_rd_reqs$DEQ = config_memory_ff_rd_reqs$EMPTY_N ;
  assign config_memory_ff_rd_reqs$CLR = 1'b0 ;

  // submodule config_memory_ff_wr_reqs
  assign config_memory_ff_wr_reqs$D_IN =
	     slave_config_mem_wr_fifo_tx_rv$port1__read[99:0] ;
  assign config_memory_ff_wr_reqs$ENQ = CAN_FIRE_RL_mkConnectionGetPut_12 ;
  assign config_memory_ff_wr_reqs$DEQ =
	     CAN_FIRE_RL_config_memory_write_requests_from_AXI ;
  assign config_memory_ff_wr_reqs$CLR = 1'b0 ;

  // submodule core
  assign core$bus_rd_ifc_rx_put = rd_masters_0_fifo_tx_rv$port1__read[52:0] ;
  assign core$bus_wr_ifc_rx_put = wr_masters_0_fifo_tx_rv$port1__read[52:0] ;
  assign core$mtip_mtip =
	     timeValue__h7904 >= { rtc_timeCmpHi, rtc_timeCmpLo } ;
  assign core$sin_in = sin_in ;
  assign core$EN_sin = EN_sin ;
  assign core$EN_mtip = 1'd1 ;
  assign core$EN_bus_rd_ifc_tx_get = CAN_FIRE_RL_mkConnectionGetPut ;
  assign core$EN_bus_rd_ifc_rx_put = CAN_FIRE_RL_mkConnectionGetPut_1 ;
  assign core$EN_bus_wr_ifc_tx_get = CAN_FIRE_RL_mkConnectionGetPut_2 ;
  assign core$EN_bus_wr_ifc_rx_put = CAN_FIRE_RL_mkConnectionGetPut_3 ;

  // submodule main_memory_dmem
  assign main_memory_dmem$ADDRA =
	     MUX_main_memory_dmem$a_put_1__SEL_1 ?
	       main_memory_rg_req_BITS_94_TO_63_MINUS_2147483648__q7[16:2] :
	       main_memory_ff_rd_reqsD_OUT_BITS_94_TO_63_MIN_ETC__q8[16:2] ;
  assign main_memory_dmem$ADDRB =
	     main_memory_ff_wr_reqsD_OUT_BITS_94_TO_63_MIN_ETC__q49[16:2] ;
  assign main_memory_dmem$DIA =
	     MUX_main_memory_dmem$a_put_1__SEL_1 ?
	       32'd0 :
	       32'hAAAAAAAA /* unspecified value */  ;
  assign main_memory_dmem$DIB = main_memory_ff_wr_reqs$D_OUT[62:31] ;
  assign main_memory_dmem$WEA = 4'd0 ;
  always@(main_memory_ff_wr_reqs$D_OUT or
	  CASE_main_memory_ff_wr_reqsD_OUT_BITS_64_TO_6_ETC__q48)
  begin
    case (main_memory_ff_wr_reqs$D_OUT[19:18])
      2'd0:
	  main_memory_dmem$WEB =
	      CASE_main_memory_ff_wr_reqsD_OUT_BITS_64_TO_6_ETC__q48;
      2'd1:
	  main_memory_dmem$WEB =
	      (main_memory_ff_wr_reqs$D_OUT[64:63] == 2'd0) ?
		4'b0011 :
		4'b1100;
      default: main_memory_dmem$WEB = 4'b1111;
    endcase
  end
  assign main_memory_dmem$ENA = main_memory_rg_state_1$whas ;
  assign main_memory_dmem$ENB =
	     WILL_FIRE_RL_main_memory_write_requests_from_AXI &&
	     main_memory_ff_wr_reqs$D_OUT[98:97] == 2'd1 ;

  // submodule main_memory_ff_rd_reqs
  assign main_memory_ff_rd_reqs$D_IN =
	     slave_main_mem_rd_fifo_tx_rv$port1__read[99:0] ;
  assign main_memory_ff_rd_reqs$ENQ = CAN_FIRE_RL_mkConnectionGetPut_4 ;
  assign main_memory_ff_rd_reqs$DEQ = main_memory_ff_rd_reqs$EMPTY_N ;
  assign main_memory_ff_rd_reqs$CLR = 1'b0 ;

  // submodule main_memory_ff_wr_reqs
  assign main_memory_ff_wr_reqs$D_IN =
	     slave_main_mem_wr_fifo_tx_rv$port1__read[99:0] ;
  assign main_memory_ff_wr_reqs$ENQ = CAN_FIRE_RL_mkConnectionGetPut_10 ;
  assign main_memory_ff_wr_reqs$DEQ =
	     CAN_FIRE_RL_main_memory_write_requests_from_AXI ;
  assign main_memory_ff_wr_reqs$CLR = 1'b0 ;

  // submodule slave_config_mem_rd_fifo_buffer
  assign slave_config_mem_rd_fifo_buffer$D_IN =
	     slave_config_mem_rd_count == 5'd1 ;
  assign slave_config_mem_rd_fifo_buffer$ENQ =
	     CAN_FIRE_RL_slave_config_mem_rd_do_read ;
  assign slave_config_mem_rd_fifo_buffer$DEQ =
	     CAN_FIRE_RL_slave_config_mem_rd_grap_tlm_response ;
  assign slave_config_mem_rd_fifo_buffer$CLR = 1'b0 ;

  // submodule slave_config_mem_wr_fifo_buffer
  assign slave_config_mem_wr_fifo_buffer$D_IN =
	     { slave_config_mem_wr_wr_data_fifo_fifof_rv$port1__read[0],
	       slave_config_mem_wr_wr_data_fifo_fifof_rv$port1__read[40:37] } ;
  assign slave_config_mem_wr_fifo_buffer$ENQ =
	     WILL_FIRE_RL_slave_config_mem_wr_grab_data ||
	     WILL_FIRE_RL_slave_config_mem_wr_grab_addr ;
  assign slave_config_mem_wr_fifo_buffer$DEQ =
	     WILL_FIRE_RL_slave_config_mem_wr_send_axi_response ||
	     WILL_FIRE_RL_slave_config_mem_wr_grap_tlm_response ;
  assign slave_config_mem_wr_fifo_buffer$CLR = 1'b0 ;

  // submodule slave_main_mem_rd_fifo_buffer
  assign slave_main_mem_rd_fifo_buffer$D_IN =
	     slave_main_mem_rd_count == 5'd1 ;
  assign slave_main_mem_rd_fifo_buffer$ENQ =
	     CAN_FIRE_RL_slave_main_mem_rd_do_read ;
  assign slave_main_mem_rd_fifo_buffer$DEQ =
	     CAN_FIRE_RL_slave_main_mem_rd_grap_tlm_response ;
  assign slave_main_mem_rd_fifo_buffer$CLR = 1'b0 ;

  // submodule slave_main_mem_wr_fifo_buffer
  assign slave_main_mem_wr_fifo_buffer$D_IN =
	     { slave_main_mem_wr_wr_data_fifo_fifof_rv$port1__read[0],
	       slave_main_mem_wr_wr_data_fifo_fifof_rv$port1__read[40:37] } ;
  assign slave_main_mem_wr_fifo_buffer$ENQ =
	     WILL_FIRE_RL_slave_main_mem_wr_grab_data ||
	     WILL_FIRE_RL_slave_main_mem_wr_grab_addr ;
  assign slave_main_mem_wr_fifo_buffer$DEQ =
	     WILL_FIRE_RL_slave_main_mem_wr_send_axi_response ||
	     WILL_FIRE_RL_slave_main_mem_wr_grap_tlm_response ;
  assign slave_main_mem_wr_fifo_buffer$CLR = 1'b0 ;

  // submodule slave_rtc_rd_fifo_buffer
  assign slave_rtc_rd_fifo_buffer$D_IN = slave_rtc_rd_count == 5'd1 ;
  assign slave_rtc_rd_fifo_buffer$ENQ = CAN_FIRE_RL_slave_rtc_rd_do_read ;
  assign slave_rtc_rd_fifo_buffer$DEQ =
	     CAN_FIRE_RL_slave_rtc_rd_grap_tlm_response ;
  assign slave_rtc_rd_fifo_buffer$CLR = 1'b0 ;

  // submodule slave_rtc_wr_fifo_buffer
  assign slave_rtc_wr_fifo_buffer$D_IN =
	     { slave_rtc_wr_wr_data_fifo_fifof_rv$port1__read[0],
	       slave_rtc_wr_wr_data_fifo_fifof_rv$port1__read[40:37] } ;
  assign slave_rtc_wr_fifo_buffer$ENQ =
	     WILL_FIRE_RL_slave_rtc_wr_grab_data ||
	     WILL_FIRE_RL_slave_rtc_wr_grab_addr ;
  assign slave_rtc_wr_fifo_buffer$DEQ =
	     WILL_FIRE_RL_slave_rtc_wr_send_axi_response ||
	     WILL_FIRE_RL_slave_rtc_wr_grap_tlm_response ;
  assign slave_rtc_wr_fifo_buffer$CLR = 1'b0 ;

  // remaining internal signals
  assign IF_addr_switch_recv_port_1_whas__839_THEN_addr_ETC___d3883 =
	     x__read__h190839 == 4'd1 &&
	     (addr_path_fifo_rv_1$port1__read[16] ?
		addr_path_fifo_rv_1$port1__read[15:12] :
		4'd1) ==
	     4'd0 &&
	     wr_masters_0_wr_addr_fifo_fifof_rv$port1__read[54] &&
	     !addr_switch_done_reg_2 ;
  assign IF_addr_switch_recv_port_1_whas__839_THEN_addr_ETC___d3894 =
	     x__read__h190839 == 4'd2 &&
	     (addr_path_fifo_rv_1$port1__read[16] ?
		addr_path_fifo_rv_1$port1__read[15:12] :
		4'd1) ==
	     4'd0 &&
	     wr_masters_0_wr_addr_fifo_fifof_rv$port1__read[54] &&
	     !addr_switch_done_reg_2 ;
  assign IF_addr_switch_recv_port_1_whas__839_THEN_addr_ETC___d3905 =
	     x__read__h190839 == 4'd3 &&
	     (addr_path_fifo_rv_1$port1__read[16] ?
		addr_path_fifo_rv_1$port1__read[15:12] :
		4'd1) ==
	     4'd0 &&
	     wr_masters_0_wr_addr_fifo_fifof_rv$port1__read[54] &&
	     !addr_switch_done_reg_2 ;
  assign IF_addr_switch_recv_port_whas__578_THEN_addr_s_ETC___d3622 =
	     x__read__h181749 == 4'd1 &&
	     (addr_path_fifo_rv$port1__read[16] ?
		addr_path_fifo_rv$port1__read[15:12] :
		4'd1) ==
	     4'd0 &&
	     rd_masters_0_rd_addr_fifo_fifof_rv$port1__read[54] &&
	     !addr_switch_done_reg ;
  assign IF_addr_switch_recv_port_whas__578_THEN_addr_s_ETC___d3633 =
	     x__read__h181749 == 4'd2 &&
	     (addr_path_fifo_rv$port1__read[16] ?
		addr_path_fifo_rv$port1__read[15:12] :
		4'd1) ==
	     4'd0 &&
	     rd_masters_0_rd_addr_fifo_fifof_rv$port1__read[54] &&
	     !addr_switch_done_reg ;
  assign IF_addr_switch_recv_port_whas__578_THEN_addr_s_ETC___d3644 =
	     x__read__h181749 == 4'd3 &&
	     (addr_path_fifo_rv$port1__read[16] ?
		addr_path_fifo_rv$port1__read[15:12] :
		4'd1) ==
	     4'd0 &&
	     rd_masters_0_rd_addr_fifo_fifof_rv$port1__read[54] &&
	     !addr_switch_done_reg ;
  assign IF_addr_switch_send_port_1_whas__835_THEN_addr_ETC___d3848 =
	     (addr_path_fifo_rv_1$port1__read[16] ?
		addr_path_fifo_rv_1$port1__read[15:12] :
		4'd1) ==
	     4'd0 &&
	     x__read__h190839 < 4'd4 &&
	     SEL_ARR_1_NOT_slave_main_mem_wr_wr_addr_fifo_f_ETC___d3847 ;
  assign IF_addr_switch_send_port_whas__574_THEN_addr_s_ETC___d3587 =
	     (addr_path_fifo_rv$port1__read[16] ?
		addr_path_fifo_rv$port1__read[15:12] :
		4'd1) ==
	     4'd0 &&
	     x__read__h181749 < 4'd4 &&
	     SEL_ARR_1_NOT_slave_main_mem_rd_rd_addr_fifo_f_ETC___d3586 ;
  assign IF_data_switch_recv_port_whas__946_THEN_data_s_ETC___d3978 =
	     x__read__h193793 == 4'd1 &&
	     (data_path_fifo_rv$port1__read[16] ?
		data_path_fifo_rv$port1__read[15:12] :
		4'd1) ==
	     4'd0 &&
	     wr_masters_0_wr_data_fifo_fifof_rv$port1__read[41] &&
	     !data_switch_done_reg ;
  assign IF_data_switch_recv_port_whas__946_THEN_data_s_ETC___d3985 =
	     x__read__h193793 == 4'd2 &&
	     (data_path_fifo_rv$port1__read[16] ?
		data_path_fifo_rv$port1__read[15:12] :
		4'd1) ==
	     4'd0 &&
	     wr_masters_0_wr_data_fifo_fifof_rv$port1__read[41] &&
	     !data_switch_done_reg ;
  assign IF_data_switch_recv_port_whas__946_THEN_data_s_ETC___d3992 =
	     x__read__h193793 == 4'd3 &&
	     (data_path_fifo_rv$port1__read[16] ?
		data_path_fifo_rv$port1__read[15:12] :
		4'd1) ==
	     4'd0 &&
	     wr_masters_0_wr_data_fifo_fifof_rv$port1__read[41] &&
	     !data_switch_done_reg ;
  assign IF_data_switch_send_port_whas__942_THEN_data_s_ETC___d3955 =
	     (data_path_fifo_rv$port1__read[16] ?
		data_path_fifo_rv$port1__read[15:12] :
		4'd1) ==
	     4'd0 &&
	     x__read__h193793 < 4'd4 &&
	     SEL_ARR_1_NOT_slave_main_mem_wr_wr_data_fifo_f_ETC___d3954 ;
  assign IF_resp_switch_recv_port_1_whas__031_THEN_resp_ETC___d4062 =
	     (resp_path_fifo_rv_1$port1__read[16] ?
		resp_path_fifo_rv_1$port1__read[11:8] :
		4'd1) ==
	     4'd0 &&
	     x__read__h195947 < 4'd4 &&
	     SEL_ARR_1_NOT_slave_main_mem_wr_wr_resp_fifo_f_ETC___d4061 ;
  assign IF_resp_switch_recv_port_whas__706_THEN_resp_s_ETC___d3743 =
	     (resp_path_fifo_rv$port1__read[16] ?
		resp_path_fifo_rv$port1__read[11:8] :
		4'd1) ==
	     4'd0 &&
	     x__read__h184628 < 4'd4 &&
	     SEL_ARR_dummy_rARValid_537_slave_main_mem_rd_r_ETC___d3741 &&
	     !resp_switch_done_reg ;
  assign IF_resp_switch_send_port_1_whas__027_THEN_resp_ETC___d4043 =
	     x__read__h195947 == 4'd1 &&
	     (resp_path_fifo_rv_1$port1__read[16] ?
		resp_path_fifo_rv_1$port1__read[11:8] :
		4'd1) ==
	     4'd0 &&
	     !wr_masters_0_wr_resp_fifo_fifof_rv[6] &&
	     !resp_switch_done_reg_2 ;
  assign IF_resp_switch_send_port_1_whas__027_THEN_resp_ETC___d4046 =
	     x__read__h195947 == 4'd2 &&
	     (resp_path_fifo_rv_1$port1__read[16] ?
		resp_path_fifo_rv_1$port1__read[11:8] :
		4'd1) ==
	     4'd0 &&
	     !wr_masters_0_wr_resp_fifo_fifof_rv[6] &&
	     !resp_switch_done_reg_2 ;
  assign IF_resp_switch_send_port_1_whas__027_THEN_resp_ETC___d4049 =
	     x__read__h195947 == 4'd3 &&
	     (resp_path_fifo_rv_1$port1__read[16] ?
		resp_path_fifo_rv_1$port1__read[11:8] :
		4'd1) ==
	     4'd0 &&
	     !wr_masters_0_wr_resp_fifo_fifof_rv[6] &&
	     !resp_switch_done_reg_2 ;
  assign IF_resp_switch_send_port_whas__702_THEN_resp_s_ETC___d3718 =
	     x__read__h184628 == 4'd1 &&
	     (resp_path_fifo_rv$port1__read[16] ?
		resp_path_fifo_rv$port1__read[11:8] :
		4'd1) ==
	     4'd0 &&
	     !rd_masters_0_rd_resp_fifo_fifof_rv[39] &&
	     !resp_switch_done_reg ;
  assign IF_resp_switch_send_port_whas__702_THEN_resp_s_ETC___d3721 =
	     x__read__h184628 == 4'd2 &&
	     (resp_path_fifo_rv$port1__read[16] ?
		resp_path_fifo_rv$port1__read[11:8] :
		4'd1) ==
	     4'd0 &&
	     !rd_masters_0_rd_resp_fifo_fifof_rv[39] &&
	     !resp_switch_done_reg ;
  assign IF_resp_switch_send_port_whas__702_THEN_resp_s_ETC___d3724 =
	     x__read__h184628 == 4'd3 &&
	     (resp_path_fifo_rv$port1__read[16] ?
		resp_path_fifo_rv$port1__read[11:8] :
		4'd1) ==
	     4'd0 &&
	     !rd_masters_0_rd_resp_fifo_fifof_rv[39] &&
	     !resp_switch_done_reg ;
  assign NOT_config_memory_ff_rd_reqs_first__03_BITS_30_ETC___d226 =
	     config_memory_ff_rd_reqs$D_OUT[30:26] > 5'd1 ;
  assign NOT_main_memory_ff_rd_reqs_first_BITS_30_TO_26_ETC___d31 =
	     main_memory_ff_rd_reqs$D_OUT[30:26] > 5'd1 ;
  assign SEL_ARR_1_NOT_slave_main_mem_rd_rd_addr_fifo_f_ETC___d3586 =
	     CASE_x__read81749_0_1_1_NOT_slave_main_mem_rd__ETC__q23 &&
	     !addr_switch_done_reg ;
  assign SEL_ARR_1_NOT_slave_main_mem_wr_wr_addr_fifo_f_ETC___d3847 =
	     CASE_x__read90839_0_1_1_NOT_slave_main_mem_wr__ETC__q32 &&
	     !addr_switch_done_reg_2 ;
  assign SEL_ARR_1_NOT_slave_main_mem_wr_wr_data_fifo_f_ETC___d3954 =
	     CASE_x__read93793_0_1_1_NOT_slave_main_mem_wr__ETC__q35 &&
	     !data_switch_done_reg ;
  assign SEL_ARR_1_NOT_slave_main_mem_wr_wr_resp_fifo_f_ETC___d4061 =
	     CASE_x__read95947_0_1_1_NOT_slave_main_mem_wr__ETC__q41 &&
	     !resp_switch_done_reg_2 ;
  assign SEL_ARR_3_IF_slave_main_mem_rd_rd_resp_fifo_da_ETC___d3694 =
	     { CASE_resp_path_fifo_rvport1__read_BITS_15_TO_0_ETC__q27,
	       SEL_ARR_1_slave_main_mem_rd_rd_resp_fifo_data__ETC___d3693 } ;
  assign _0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531 =
	     { 30'd0, incr__h122148[1:0] } + 32'd1 ;
  assign _0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008 =
	     { 30'd0, incr__h93151[1:0] } + 32'd1 ;
  assign _0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054 =
	     { 30'd0, incr__h151150[1:0] } + 32'd1 ;
  assign _0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367 =
	     { 30'd0, slave_config_mem_rd_desc_prev[19:18] } + 32'd1 ;
  assign _0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747 =
	     { 30'd0, slave_config_mem_wr_desc_prev[19:18] } + 32'd1 ;
  assign _0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086 =
	     { 30'd0, slave_main_mem_rd_desc_prev[19:18] } + 32'd1 ;
  assign _0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224 =
	     { 30'd0, slave_main_mem_wr_desc_prev[19:18] } + 32'd1 ;
  assign _0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648 =
	     { 30'd0, slave_rtc_rd_desc_prev[19:18] } + 32'd1 ;
  assign _0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270 =
	     { 30'd0, slave_rtc_wr_desc_prev[19:18] } + 32'd1 ;
  assign _0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795 =
	     { 30'd0, wr_masters_0_descriptor[19:18] } + 32'd1 ;
  assign _0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577 =
	     { 30'd0, wr_masters_0_fifo_rx_rv$port1__read[19:18] } + 32'd1 ;
  assign _dfoo1 =
	     slave_main_mem_wr_wr_resp_fifo_fifof_cntr_r != 2'd2 ||
	     slave_main_mem_wr_wr_resp_fifo_fifof_cntr_r_93_ETC___d1944 ==
	     2'd1 ;
  assign _dfoo11 =
	     slave_rtc_wr_wr_resp_fifo_fifof_cntr_r != 2'd1 ||
	     slave_rtc_wr_wr_resp_fifo_fifof_cntr_r_982_MIN_ETC___d2990 ==
	     2'd0 ;
  assign _dfoo3 =
	     slave_main_mem_wr_wr_resp_fifo_fifof_cntr_r != 2'd1 ||
	     slave_main_mem_wr_wr_resp_fifo_fifof_cntr_r_93_ETC___d1944 ==
	     2'd0 ;
  assign _dfoo5 =
	     slave_config_mem_wr_wr_resp_fifo_fifof_cntr_r != 2'd2 ||
	     slave_config_mem_wr_wr_resp_fifo_fifof_cntr_r__ETC___d2467 ==
	     2'd1 ;
  assign _dfoo7 =
	     slave_config_mem_wr_wr_resp_fifo_fifof_cntr_r != 2'd1 ||
	     slave_config_mem_wr_wr_resp_fifo_fifof_cntr_r__ETC___d2467 ==
	     2'd0 ;
  assign _dfoo9 =
	     slave_rtc_wr_wr_resp_fifo_fifof_cntr_r != 2'd2 ||
	     slave_rtc_wr_wr_resp_fifo_fifof_cntr_r_982_MIN_ETC___d2990 ==
	     2'd1 ;
  assign addr___1__h105717 = x__h105729 | y__h105730 ;
  assign addr___1__h122059 = x__h122071 | y__h122072 ;
  assign addr___1__h134714 = x__h134726 | y__h134727 ;
  assign addr___1__h151061 = x__h151073 | y__h151074 ;
  assign addr___1__h15229 = x__h15241 | y__h15242 ;
  assign addr___1__h163716 = x__h163728 | y__h163729 ;
  assign addr___1__h27521 = x__h27533 | y__h27534 ;
  assign addr___1__h43619 = x__h43631 | y__h43632 ;
  assign addr___1__h59115 = x__h59127 | y__h59128 ;
  assign addr___1__h74613 = x__h74625 | y__h74626 ;
  assign addr___1__h93062 = x__h93074 | y__h93075 ;
  assign addr__h105618 = slave_main_mem_wr_desc_prev[94:63] + x__h105737 ;
  assign addr__h121707 =
	     slave_config_mem_wr_wr_addr_fifo_fifof_rv$port1__read[31:0] +
	     x__h122085 ;
  assign addr__h134615 = slave_config_mem_wr_desc_prev[94:63] + x__h134734 ;
  assign addr__h150709 =
	     slave_rtc_wr_wr_addr_fifo_fifof_rv$port1__read[31:0] +
	     x__h151087 ;
  assign addr__h15199 =
	     wr_masters_0_fifo_rx_rv$port1__read[94:63] + x__h15250 ;
  assign addr__h163617 = slave_rtc_wr_desc_prev[94:63] + x__h163736 ;
  assign addr__h186308 =
	     rd_masters_0_rd_addr_fifo_fifof_rv$port1__read[54] ?
	       rd_masters_0_rd_addr_fifo_fifof_rvport1__read_ETC__q10[31:0] :
	       32'd0 ;
  assign addr__h197448 =
	     wr_masters_0_wr_addr_fifo_fifof_rv$port1__read[54] ?
	       wr_masters_0_wr_addr_fifo_fifof_rvport1__read_ETC__q12[31:0] :
	       32'd0 ;
  assign addr__h27492 = wr_masters_0_descriptor[94:63] + x__h27541 ;
  assign addr__h43548 = slave_main_mem_rd_desc_prev[94:63] + x__h43639 ;
  assign addr__h59044 = slave_config_mem_rd_desc_prev[94:63] + x__h59135 ;
  assign addr__h74542 = slave_rtc_rd_desc_prev[94:63] + x__h74633 ;
  assign addr__h92710 =
	     slave_main_mem_wr_wr_addr_fifo_fifof_rv$port1__read[31:0] +
	     x__h93088 ;
  assign addr_path_fifo_rv_1port1__read_BITS_15_TO_0__q33 =
	     addr_path_fifo_rv_1$port1__read[15:0] ;
  assign addr_path_fifo_rvport1__read_BITS_15_TO_0__q24 =
	     addr_path_fifo_rv$port1__read[15:0] ;
  assign addr_switch_handoff_wire_1_whas__906_AND_addr__ETC___d3911 =
	     addr_path_fifo_rv_1$port1__read[16] &&
	     addr_switch_handoff_wire_1$wget ||
	     addr_switch_done_reg_2 ;
  assign addr_switch_handoff_wire_whas__645_AND_addr_sw_ETC___d3650 =
	     addr_path_fifo_rv$port1__read[16] &&
	     addr_switch_handoff_wire$wget ||
	     addr_switch_done_reg ;
  assign config_memory_ff_rd_reqsD_OUT_BITS_94_TO_63_M_ETC__q6 =
	     config_memory_ff_rd_reqs$D_OUT[94:63] - 32'd4096 ;
  assign config_memory_ff_wr_reqsD_OUT_BITS_94_TO_63_M_ETC__q47 =
	     config_memory_ff_wr_reqs$D_OUT[94:63] - 32'd4096 ;
  assign config_memory_rg_req_BITS_94_TO_63_MINUS_4096__q5 =
	     config_memory_rg_req[94:63] - 32'd4096 ;
  assign config_memory_rg_word_count_75_EQ_config_memor_ETC___d288 =
	     config_memory_rg_word_count == config_memory_rg_req[30:26] ;
  assign data_path_fifo_rvport1__read_BITS_15_TO_0__q36 =
	     data_path_fifo_rv$port1__read[15:0] ;
  assign data_switch_handoff_wire_whas__993_AND_data_sw_ETC___d3998 =
	     data_path_fifo_rv$port1__read[16] &&
	     data_switch_handoff_wire$wget &&
	     slave_main_mem_wr_wLAST_wire$wget ||
	     data_switch_done_reg ;
  assign incr__h122148 =
	     (3'd1 <<
	      slave_config_mem_wr_wr_addr_fifo_fifof_rv$port1__read[45:43]) -
	     3'd1 ;
  assign incr__h151150 =
	     (3'd1 << slave_rtc_wr_wr_addr_fifo_fifof_rv$port1__read[45:43]) -
	     3'd1 ;
  assign incr__h43288 =
	     (3'd1 <<
	      slave_main_mem_rd_rd_addr_fifo_fifof_rv$port1__read[45:43]) -
	     3'd1 ;
  assign incr__h58786 =
	     (3'd1 <<
	      slave_config_mem_rd_rd_addr_fifo_fifof_rv$port1__read[45:43]) -
	     3'd1 ;
  assign incr__h74284 =
	     (3'd1 << slave_rtc_rd_rd_addr_fifo_fifof_rv$port1__read[45:43]) -
	     3'd1 ;
  assign incr__h93151 =
	     (3'd1 <<
	      slave_main_mem_wr_wr_addr_fifo_fifof_rv$port1__read[45:43]) -
	     3'd1 ;
  assign increment__h1471 =
	     (main_memory_ff_rd_reqs$D_OUT[30:26] == 5'd1 ||
	      main_memory_ff_rd_reqs$D_OUT[21:20] == 2'd0) ?
	       new_addr___1__h1675 :
	       ((main_memory_ff_rd_reqs$D_OUT[21:20] == 2'd1) ?
		  CASE_main_memory_ff_rd_reqsD_OUT_BITS_30_TO_2_ETC__q2 :
		  main_memory_ff_rd_reqs$D_OUT[94:63]) ;
  assign increment__h2429 =
	     (main_memory_rg_req[30:26] == 5'd1 ||
	      main_memory_rg_req[21:20] == 2'd0) ?
	       new_addr___1__h2693 :
	       ((main_memory_rg_req[21:20] == 2'd1) ?
		  CASE_main_memory_rg_req_BITS_30_TO_26_4_IF_mai_ETC__q3 :
		  main_memory_rg_req[94:63]) ;
  assign increment__h5067 =
	     (config_memory_ff_rd_reqs$D_OUT[30:26] == 5'd1 ||
	      config_memory_ff_rd_reqs$D_OUT[21:20] == 2'd0) ?
	       new_addr___1__h5269 :
	       ((config_memory_ff_rd_reqs$D_OUT[21:20] == 2'd1) ?
		  CASE_config_memory_ff_rd_reqsD_OUT_BITS_30_TO_ETC__q1 :
		  config_memory_ff_rd_reqs$D_OUT[94:63]) ;
  assign increment__h6022 =
	     (config_memory_rg_req[30:26] == 5'd1 ||
	      config_memory_rg_req[21:20] == 2'd0) ?
	       new_addr___1__h6283 :
	       ((config_memory_rg_req[21:20] == 2'd1) ?
		  CASE_config_memory_rg_req_BITS_30_TO_26_4_IF_c_ETC__q4 :
		  config_memory_rg_req[94:63]) ;
  assign log_length__h105714 =
	     (slave_main_mem_wr_desc_prev[26] ||
	      slave_main_mem_wr_desc_prev[27] ||
	      slave_main_mem_wr_desc_prev[28] ||
	      slave_main_mem_wr_desc_prev[29] ||
	      slave_main_mem_wr_desc_prev[30]) ?
	       { 27'd0, value__h116889 } :
	       32'd32 ;
  assign log_length__h122056 =
	     (value__h131404[0] || value__h131404[1] || value__h131404[2] ||
	      value__h131404[3] ||
	      value__h131404[4]) ?
	       { 27'd0, value__h133321 } :
	       32'd32 ;
  assign log_length__h134711 =
	     (slave_config_mem_wr_desc_prev[26] ||
	      slave_config_mem_wr_desc_prev[27] ||
	      slave_config_mem_wr_desc_prev[28] ||
	      slave_config_mem_wr_desc_prev[29] ||
	      slave_config_mem_wr_desc_prev[30]) ?
	       { 27'd0, value__h145886 } :
	       32'd32 ;
  assign log_length__h151058 =
	     (value__h160406[0] || value__h160406[1] || value__h160406[2] ||
	      value__h160406[3] ||
	      value__h160406[4]) ?
	       { 27'd0, value__h162323 } :
	       32'd32 ;
  assign log_length__h15226 =
	     (wr_masters_0_fifo_rx_rv$port1__read[26] ||
	      wr_masters_0_fifo_rx_rv$port1__read[27] ||
	      wr_masters_0_fifo_rx_rv$port1__read[28] ||
	      wr_masters_0_fifo_rx_rv$port1__read[29] ||
	      wr_masters_0_fifo_rx_rv$port1__read[30]) ?
	       { 27'd0, value__h26401 } :
	       32'd32 ;
  assign log_length__h163713 =
	     (slave_rtc_wr_desc_prev[26] || slave_rtc_wr_desc_prev[27] ||
	      slave_rtc_wr_desc_prev[28] ||
	      slave_rtc_wr_desc_prev[29] ||
	      slave_rtc_wr_desc_prev[30]) ?
	       { 27'd0, value__h174888 } :
	       32'd32 ;
  assign log_length__h27518 =
	     (wr_masters_0_descriptor[26] || wr_masters_0_descriptor[27] ||
	      wr_masters_0_descriptor[28] ||
	      wr_masters_0_descriptor[29] ||
	      wr_masters_0_descriptor[30]) ?
	       { 27'd0, value__h38691 } :
	       32'd32 ;
  assign log_length__h43616 =
	     (slave_main_mem_rd_desc_prev[26] ||
	      slave_main_mem_rd_desc_prev[27] ||
	      slave_main_mem_rd_desc_prev[28] ||
	      slave_main_mem_rd_desc_prev[29] ||
	      slave_main_mem_rd_desc_prev[30]) ?
	       { 27'd0, value__h54791 } :
	       32'd32 ;
  assign log_length__h59112 =
	     (slave_config_mem_rd_desc_prev[26] ||
	      slave_config_mem_rd_desc_prev[27] ||
	      slave_config_mem_rd_desc_prev[28] ||
	      slave_config_mem_rd_desc_prev[29] ||
	      slave_config_mem_rd_desc_prev[30]) ?
	       { 27'd0, value__h70287 } :
	       32'd32 ;
  assign log_length__h74610 =
	     (slave_rtc_rd_desc_prev[26] || slave_rtc_rd_desc_prev[27] ||
	      slave_rtc_rd_desc_prev[28] ||
	      slave_rtc_rd_desc_prev[29] ||
	      slave_rtc_rd_desc_prev[30]) ?
	       { 27'd0, value__h85785 } :
	       32'd32 ;
  assign log_length__h93059 =
	     (value__h102407[0] || value__h102407[1] || value__h102407[2] ||
	      value__h102407[3] ||
	      value__h102407[4]) ?
	       { 27'd0, value__h104324 } :
	       32'd32 ;
  assign log_size__h105713 =
	     (_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[0] ||
	      _0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[1] ||
	      _0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[2] ||
	      _0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[3] ||
	      _0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[4] ||
	      _0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[5] ||
	      _0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[6] ||
	      _0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[7] ||
	      _0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[8] ||
	      _0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[9] ||
	      _0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[10] ||
	      _0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[11] ||
	      _0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[12] ||
	      _0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[13] ||
	      _0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[14] ||
	      _0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[15] ||
	      _0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[16] ||
	      _0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[17] ||
	      _0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[18] ||
	      _0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[19] ||
	      _0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[20] ||
	      _0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[21] ||
	      _0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[22] ||
	      _0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[23] ||
	      _0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[24] ||
	      _0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[25] ||
	      _0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[26] ||
	      _0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[27] ||
	      _0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[28] ||
	      _0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[29] ||
	      _0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[30] ||
	      _0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[31]) ?
	       { 27'd0, value__h111062 } :
	       32'd32 ;
  assign log_size__h122055 =
	     (_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[0] ||
	      _0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[1] ||
	      _0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[2] ||
	      _0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[3] ||
	      _0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[4] ||
	      _0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[5] ||
	      _0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[6] ||
	      _0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[7] ||
	      _0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[8] ||
	      _0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[9] ||
	      _0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[10] ||
	      _0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[11] ||
	      _0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[12] ||
	      _0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[13] ||
	      _0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[14] ||
	      _0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[15] ||
	      _0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[16] ||
	      _0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[17] ||
	      _0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[18] ||
	      _0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[19] ||
	      _0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[20] ||
	      _0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[21] ||
	      _0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[22] ||
	      _0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[23] ||
	      _0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[24] ||
	      _0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[25] ||
	      _0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[26] ||
	      _0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[27] ||
	      _0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[28] ||
	      _0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[29] ||
	      _0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[30] ||
	      _0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[31]) ?
	       { 27'd0, value__h127465 } :
	       32'd32 ;
  assign log_size__h134710 =
	     (_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[0] ||
	      _0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[1] ||
	      _0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[2] ||
	      _0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[3] ||
	      _0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[4] ||
	      _0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[5] ||
	      _0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[6] ||
	      _0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[7] ||
	      _0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[8] ||
	      _0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[9] ||
	      _0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[10] ||
	      _0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[11] ||
	      _0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[12] ||
	      _0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[13] ||
	      _0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[14] ||
	      _0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[15] ||
	      _0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[16] ||
	      _0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[17] ||
	      _0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[18] ||
	      _0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[19] ||
	      _0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[20] ||
	      _0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[21] ||
	      _0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[22] ||
	      _0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[23] ||
	      _0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[24] ||
	      _0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[25] ||
	      _0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[26] ||
	      _0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[27] ||
	      _0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[28] ||
	      _0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[29] ||
	      _0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[30] ||
	      _0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[31]) ?
	       { 27'd0, value__h140059 } :
	       32'd32 ;
  assign log_size__h151057 =
	     (_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[0] ||
	      _0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[1] ||
	      _0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[2] ||
	      _0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[3] ||
	      _0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[4] ||
	      _0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[5] ||
	      _0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[6] ||
	      _0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[7] ||
	      _0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[8] ||
	      _0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[9] ||
	      _0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[10] ||
	      _0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[11] ||
	      _0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[12] ||
	      _0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[13] ||
	      _0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[14] ||
	      _0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[15] ||
	      _0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[16] ||
	      _0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[17] ||
	      _0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[18] ||
	      _0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[19] ||
	      _0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[20] ||
	      _0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[21] ||
	      _0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[22] ||
	      _0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[23] ||
	      _0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[24] ||
	      _0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[25] ||
	      _0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[26] ||
	      _0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[27] ||
	      _0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[28] ||
	      _0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[29] ||
	      _0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[30] ||
	      _0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[31]) ?
	       { 27'd0, value__h156467 } :
	       32'd32 ;
  assign log_size__h15225 =
	     (_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[0] ||
	      _0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[1] ||
	      _0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[2] ||
	      _0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[3] ||
	      _0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[4] ||
	      _0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[5] ||
	      _0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[6] ||
	      _0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[7] ||
	      _0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[8] ||
	      _0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[9] ||
	      _0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[10] ||
	      _0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[11] ||
	      _0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[12] ||
	      _0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[13] ||
	      _0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[14] ||
	      _0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[15] ||
	      _0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[16] ||
	      _0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[17] ||
	      _0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[18] ||
	      _0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[19] ||
	      _0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[20] ||
	      _0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[21] ||
	      _0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[22] ||
	      _0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[23] ||
	      _0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[24] ||
	      _0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[25] ||
	      _0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[26] ||
	      _0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[27] ||
	      _0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[28] ||
	      _0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[29] ||
	      _0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[30] ||
	      _0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[31]) ?
	       { 27'd0, value__h20574 } :
	       32'd32 ;
  assign log_size__h163712 =
	     (_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[0] ||
	      _0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[1] ||
	      _0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[2] ||
	      _0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[3] ||
	      _0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[4] ||
	      _0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[5] ||
	      _0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[6] ||
	      _0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[7] ||
	      _0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[8] ||
	      _0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[9] ||
	      _0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[10] ||
	      _0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[11] ||
	      _0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[12] ||
	      _0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[13] ||
	      _0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[14] ||
	      _0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[15] ||
	      _0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[16] ||
	      _0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[17] ||
	      _0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[18] ||
	      _0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[19] ||
	      _0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[20] ||
	      _0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[21] ||
	      _0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[22] ||
	      _0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[23] ||
	      _0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[24] ||
	      _0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[25] ||
	      _0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[26] ||
	      _0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[27] ||
	      _0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[28] ||
	      _0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[29] ||
	      _0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[30] ||
	      _0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[31]) ?
	       { 27'd0, value__h169061 } :
	       32'd32 ;
  assign log_size__h27517 =
	     (_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[0] ||
	      _0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[1] ||
	      _0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[2] ||
	      _0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[3] ||
	      _0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[4] ||
	      _0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[5] ||
	      _0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[6] ||
	      _0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[7] ||
	      _0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[8] ||
	      _0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[9] ||
	      _0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[10] ||
	      _0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[11] ||
	      _0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[12] ||
	      _0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[13] ||
	      _0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[14] ||
	      _0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[15] ||
	      _0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[16] ||
	      _0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[17] ||
	      _0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[18] ||
	      _0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[19] ||
	      _0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[20] ||
	      _0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[21] ||
	      _0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[22] ||
	      _0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[23] ||
	      _0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[24] ||
	      _0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[25] ||
	      _0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[26] ||
	      _0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[27] ||
	      _0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[28] ||
	      _0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[29] ||
	      _0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[30] ||
	      _0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[31]) ?
	       { 27'd0, value__h32864 } :
	       32'd32 ;
  assign log_size__h43615 =
	     (_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[0] ||
	      _0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[1] ||
	      _0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[2] ||
	      _0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[3] ||
	      _0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[4] ||
	      _0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[5] ||
	      _0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[6] ||
	      _0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[7] ||
	      _0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[8] ||
	      _0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[9] ||
	      _0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[10] ||
	      _0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[11] ||
	      _0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[12] ||
	      _0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[13] ||
	      _0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[14] ||
	      _0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[15] ||
	      _0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[16] ||
	      _0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[17] ||
	      _0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[18] ||
	      _0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[19] ||
	      _0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[20] ||
	      _0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[21] ||
	      _0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[22] ||
	      _0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[23] ||
	      _0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[24] ||
	      _0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[25] ||
	      _0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[26] ||
	      _0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[27] ||
	      _0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[28] ||
	      _0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[29] ||
	      _0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[30] ||
	      _0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[31]) ?
	       { 27'd0, value__h48964 } :
	       32'd32 ;
  assign log_size__h59111 =
	     (_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[0] ||
	      _0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[1] ||
	      _0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[2] ||
	      _0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[3] ||
	      _0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[4] ||
	      _0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[5] ||
	      _0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[6] ||
	      _0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[7] ||
	      _0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[8] ||
	      _0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[9] ||
	      _0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[10] ||
	      _0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[11] ||
	      _0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[12] ||
	      _0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[13] ||
	      _0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[14] ||
	      _0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[15] ||
	      _0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[16] ||
	      _0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[17] ||
	      _0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[18] ||
	      _0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[19] ||
	      _0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[20] ||
	      _0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[21] ||
	      _0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[22] ||
	      _0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[23] ||
	      _0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[24] ||
	      _0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[25] ||
	      _0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[26] ||
	      _0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[27] ||
	      _0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[28] ||
	      _0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[29] ||
	      _0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[30] ||
	      _0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[31]) ?
	       { 27'd0, value__h64460 } :
	       32'd32 ;
  assign log_size__h74609 =
	     (_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[0] ||
	      _0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[1] ||
	      _0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[2] ||
	      _0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[3] ||
	      _0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[4] ||
	      _0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[5] ||
	      _0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[6] ||
	      _0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[7] ||
	      _0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[8] ||
	      _0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[9] ||
	      _0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[10] ||
	      _0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[11] ||
	      _0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[12] ||
	      _0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[13] ||
	      _0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[14] ||
	      _0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[15] ||
	      _0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[16] ||
	      _0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[17] ||
	      _0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[18] ||
	      _0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[19] ||
	      _0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[20] ||
	      _0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[21] ||
	      _0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[22] ||
	      _0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[23] ||
	      _0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[24] ||
	      _0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[25] ||
	      _0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[26] ||
	      _0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[27] ||
	      _0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[28] ||
	      _0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[29] ||
	      _0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[30] ||
	      _0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[31]) ?
	       { 27'd0, value__h79958 } :
	       32'd32 ;
  assign log_size__h93058 =
	     (_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[0] ||
	      _0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[1] ||
	      _0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[2] ||
	      _0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[3] ||
	      _0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[4] ||
	      _0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[5] ||
	      _0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[6] ||
	      _0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[7] ||
	      _0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[8] ||
	      _0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[9] ||
	      _0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[10] ||
	      _0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[11] ||
	      _0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[12] ||
	      _0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[13] ||
	      _0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[14] ||
	      _0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[15] ||
	      _0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[16] ||
	      _0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[17] ||
	      _0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[18] ||
	      _0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[19] ||
	      _0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[20] ||
	      _0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[21] ||
	      _0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[22] ||
	      _0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[23] ||
	      _0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[24] ||
	      _0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[25] ||
	      _0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[26] ||
	      _0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[27] ||
	      _0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[28] ||
	      _0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[29] ||
	      _0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[30] ||
	      _0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[31]) ?
	       { 27'd0, value__h98468 } :
	       32'd32 ;
  assign main_memory_ff_rd_reqsD_OUT_BITS_94_TO_63_MIN_ETC__q8 =
	     main_memory_ff_rd_reqs$D_OUT[94:63] - 32'h80000000 ;
  assign main_memory_ff_wr_reqsD_OUT_BITS_94_TO_63_MIN_ETC__q49 =
	     main_memory_ff_wr_reqs$D_OUT[94:63] - 32'h80000000 ;
  assign main_memory_rg_req_BITS_94_TO_63_MINUS_2147483648__q7 =
	     main_memory_rg_req[94:63] - 32'h80000000 ;
  assign main_memory_rg_word_count_0_EQ_main_memory_rg__ETC___d93 =
	     main_memory_rg_word_count == main_memory_rg_req[30:26] ;
  assign mask__h105716 = (32'd1 << total__h105715) - 32'd1 ;
  assign mask__h122058 = (32'd1 << total__h122057) - 32'd1 ;
  assign mask__h134713 = (32'd1 << total__h134712) - 32'd1 ;
  assign mask__h14487 = ~x__h14500 ;
  assign mask__h151060 = (32'd1 << total__h151059) - 32'd1 ;
  assign mask__h15228 = (32'd1 << total__h15227) - 32'd1 ;
  assign mask__h163715 = (32'd1 << total__h163714) - 32'd1 ;
  assign mask__h27297 = ~x__h27310 ;
  assign mask__h27520 = (32'd1 << total__h27519) - 32'd1 ;
  assign mask__h43618 = (32'd1 << total__h43617) - 32'd1 ;
  assign mask__h59114 = (32'd1 << total__h59113) - 32'd1 ;
  assign mask__h74612 = (32'd1 << total__h74611) - 32'd1 ;
  assign mask__h93061 = (32'd1 << total__h93060) - 32'd1 ;
  assign new_addr___1__h1675 = x__h1692 + 32'd1 ;
  assign new_addr___1__h2693 = x__h2710 + 32'd1 ;
  assign new_addr___1__h5269 = x__h5286 + 32'd1 ;
  assign new_addr___1__h6283 = x__h6300 + 32'd1 ;
  assign out___1__h14488 =
	     mask__h14487 << wr_masters_0_fifo_rx_rv$port1__read[64:63] ;
  assign out___1__h27298 = mask__h27297 << wr_masters_0_descriptor[64:63] ;
  assign out_data__h194016 =
	     wr_masters_0_wr_data_fifo_fifof_rv$port1__read[41] ?
	       wr_masters_0_wr_data_fifo_fifof_rvport1__read_ETC__q13[36:5] :
	       32'd0 ;
  assign out_strb__h194017 =
	     wr_masters_0_wr_data_fifo_fifof_rv$port1__read[41] ?
	       wr_masters_0_wr_data_fifo_fifof_rvport1__read_ETC__q13[4:1] :
	       4'd0 ;
  assign rd_masters_0_rd_addr_fifo_fifof_rvport1__read_ETC__q10 =
	     rd_masters_0_rd_addr_fifo_fifof_rv$port1__read[53:0] ;
  assign remaining__h121597 =
	     { 1'd0,
	       slave_config_mem_wr_wr_addr_fifo_fifof_rv$port1__read[49:46] } ;
  assign remaining__h150599 =
	     { 1'd0, slave_rtc_wr_wr_addr_fifo_fifof_rv$port1__read[49:46] } ;
  assign remaining__h42844 =
	     { 1'd0,
	       slave_main_mem_rd_rd_addr_fifo_fifof_rv$port1__read[49:46] } +
	     5'd1 ;
  assign remaining__h58345 =
	     { 1'd0,
	       slave_config_mem_rd_rd_addr_fifo_fifof_rv$port1__read[49:46] } +
	     5'd1 ;
  assign remaining__h73843 =
	     { 1'd0, slave_rtc_rd_rd_addr_fifo_fifof_rv$port1__read[49:46] } +
	     5'd1 ;
  assign remaining__h92600 =
	     { 1'd0,
	       slave_main_mem_wr_wr_addr_fifo_fifof_rv$port1__read[49:46] } ;
  assign resp_data__h185025 =
	     slave_main_mem_rd_rd_resp_fifo_fifof_rv$port1__read[39] ?
	       slave_main_mem_rd_rd_resp_fifo_fifof_rvport1__ETC__q15[34:3] :
	       32'd0 ;
  assign resp_data__h185030 =
	     slave_config_mem_rd_rd_resp_fifo_fifof_rv$port1__read[39] ?
	       slave_config_mem_rd_rd_resp_fifo_fifof_rvport_ETC__q17[34:3] :
	       32'd0 ;
  assign resp_data__h185035 =
	     slave_rtc_rd_rd_resp_fifo_fifof_rv$port1__read[39] ?
	       slave_rtc_rd_rd_resp_fifo_fifof_rvport1__read_ETC__q19[34:3] :
	       32'd0 ;
  assign resp_path_fifo_rv_1port1__read_BITS_15_TO_0__q42 =
	     resp_path_fifo_rv_1$port1__read[15:0] ;
  assign resp_path_fifo_rvport1__read_BITS_15_TO_0__q26 =
	     resp_path_fifo_rv$port1__read[15:0] ;
  assign resp_switch_handoff_wire_1_whas__063_AND_resp__ETC___d4068 =
	     resp_path_fifo_rv_1$port1__read[16] &&
	     resp_switch_handoff_wire_1$wget ||
	     resp_switch_done_reg_2 ;
  assign resp_switch_handoff_wire_whas__744_AND_resp_sw_ETC___d3749 =
	     resp_path_fifo_rv$port1__read[16] &&
	     resp_switch_handoff_wire$wget &&
	     rd_masters_0_rLAST_wire$wget ||
	     resp_switch_done_reg ;
  assign rtc_timeRegHi_94_CONCAT_rtc_timeRegLo_95_96_PL_ETC___d397 =
	     timeValue__h7904 + 64'd1 ;
  assign slave_config_mem_rd_rd_resp_fifo_fifof_rvport_ETC__q17 =
	     slave_config_mem_rd_rd_resp_fifo_fifof_rv$port1__read[38:0] ;
  assign slave_config_mem_wr_wr_data_fifo_fifof_rv_port_ETC___d2722 =
	     { slave_config_mem_wr_wr_data_fifo_fifof_rv$port1__read[4:1],
	       CASE_slave_config_mem_wr_wr_addr_fifo_fifof_rv_ETC__q39,
	       incr__h122148[1:0],
	       10'd0,
	       slave_config_mem_wr_wr_addr_fifo_fifof_rv$port1__read[53:50],
	       4'd0 } ;
  assign slave_config_mem_wr_wr_resp_fifo_fifof_cntr_r__ETC___d2467 =
	     slave_config_mem_wr_wr_resp_fifo_fifof_cntr_r - 2'd1 ;
  assign slave_main_mem_rd_rd_resp_fifo_fifof_rvport1__ETC__q15 =
	     slave_main_mem_rd_rd_resp_fifo_fifof_rv$port1__read[38:0] ;
  assign slave_main_mem_wr_wr_data_fifo_fifof_rv_port1__ETC___d2199 =
	     { slave_main_mem_wr_wr_data_fifo_fifof_rv$port1__read[4:1],
	       CASE_slave_main_mem_wr_wr_addr_fifo_fifof_rvp_ETC__q38,
	       incr__h93151[1:0],
	       10'd0,
	       slave_main_mem_wr_wr_addr_fifo_fifof_rv$port1__read[53:50],
	       4'd0 } ;
  assign slave_main_mem_wr_wr_resp_fifo_fifof_cntr_r_93_ETC___d1944 =
	     slave_main_mem_wr_wr_resp_fifo_fifof_cntr_r - 2'd1 ;
  assign slave_port__h186310 =
	     (addr__h186308 >= 32'h40000000 &&
	      addr__h186308 <= 32'h4000000F) ?
	       2'd3 :
	       ((addr__h186308 >= 32'h00001000 &&
		 addr__h186308 <= 32'h00004000) ?
		  2'd2 :
		  ((addr__h186308 < 32'h80000000) ? 2'd0 : 2'd1)) ;
  assign slave_port__h197450 =
	     (addr__h197448 >= 32'h40000000 &&
	      addr__h197448 <= 32'h4000000F) ?
	       2'd3 :
	       ((addr__h197448 >= 32'h00001000 &&
		 addr__h197448 <= 32'h00004000) ?
		  2'd2 :
		  ((addr__h197448 < 32'h80000000) ? 2'd0 : 2'd1)) ;
  assign slave_rtc_rd_rd_resp_fifo_fifof_rvport1__read_ETC__q19 =
	     slave_rtc_rd_rd_resp_fifo_fifof_rv$port1__read[38:0] ;
  assign slave_rtc_wr_wr_data_fifo_fifof_rv_port1__read_ETC___d3245 =
	     { slave_rtc_wr_wr_data_fifo_fifof_rv$port1__read[4:1],
	       CASE_slave_rtc_wr_wr_addr_fifo_fifof_rvport1__ETC__q40,
	       incr__h151150[1:0],
	       10'd0,
	       slave_rtc_wr_wr_addr_fifo_fifof_rv$port1__read[53:50],
	       4'd0 } ;
  assign slave_rtc_wr_wr_resp_fifo_fifof_cntr_r_982_MIN_ETC___d2990 =
	     slave_rtc_wr_wr_resp_fifo_fifof_cntr_r - 2'd1 ;
  assign spliced_bits__h1705 = main_memory_ff_rd_reqs$D_OUT[65:63] + 3'd1 ;
  assign spliced_bits__h1777 = main_memory_ff_rd_reqs$D_OUT[66:64] + 3'd1 ;
  assign spliced_bits__h1850 = main_memory_ff_rd_reqs$D_OUT[67:65] + 3'd1 ;
  assign spliced_bits__h1927 = main_memory_ff_rd_reqs$D_OUT[64:63] + 2'd1 ;
  assign spliced_bits__h1998 = main_memory_ff_rd_reqs$D_OUT[65:64] + 2'd1 ;
  assign spliced_bits__h2071 = main_memory_ff_rd_reqs$D_OUT[66:65] + 2'd1 ;
  assign spliced_bits__h2724 = main_memory_rg_req[65:63] + 3'd1 ;
  assign spliced_bits__h2795 = main_memory_rg_req[66:64] + 3'd1 ;
  assign spliced_bits__h2868 = main_memory_rg_req[67:65] + 3'd1 ;
  assign spliced_bits__h2945 = main_memory_rg_req[64:63] + 2'd1 ;
  assign spliced_bits__h3016 = main_memory_rg_req[65:64] + 2'd1 ;
  assign spliced_bits__h3089 = main_memory_rg_req[66:65] + 2'd1 ;
  assign spliced_bits__h5299 = config_memory_ff_rd_reqs$D_OUT[65:63] + 3'd1 ;
  assign spliced_bits__h5370 = config_memory_ff_rd_reqs$D_OUT[66:64] + 3'd1 ;
  assign spliced_bits__h5443 = config_memory_ff_rd_reqs$D_OUT[67:65] + 3'd1 ;
  assign spliced_bits__h5520 = config_memory_ff_rd_reqs$D_OUT[64:63] + 2'd1 ;
  assign spliced_bits__h5591 = config_memory_ff_rd_reqs$D_OUT[65:64] + 2'd1 ;
  assign spliced_bits__h5664 = config_memory_ff_rd_reqs$D_OUT[66:65] + 2'd1 ;
  assign spliced_bits__h6314 = config_memory_rg_req[65:63] + 3'd1 ;
  assign spliced_bits__h6385 = config_memory_rg_req[66:64] + 3'd1 ;
  assign spliced_bits__h6458 = config_memory_rg_req[67:65] + 3'd1 ;
  assign spliced_bits__h6535 = config_memory_rg_req[64:63] + 2'd1 ;
  assign spliced_bits__h6606 = config_memory_rg_req[65:64] + 2'd1 ;
  assign spliced_bits__h6679 = config_memory_rg_req[66:65] + 2'd1 ;
  assign timeValue__h7904 = { rtc_timeRegHi, rtc_timeRegLo } ;
  assign total__h105715 = log_size__h105713 + log_length__h105714 ;
  assign total__h122057 = log_size__h122055 + log_length__h122056 ;
  assign total__h134712 = log_size__h134710 + log_length__h134711 ;
  assign total__h151059 = log_size__h151057 + log_length__h151058 ;
  assign total__h15227 = log_size__h15225 + log_length__h15226 ;
  assign total__h163714 = log_size__h163712 + log_length__h163713 ;
  assign total__h27519 = log_size__h27517 + log_length__h27518 ;
  assign total__h43617 = log_size__h43615 + log_length__h43616 ;
  assign total__h59113 = log_size__h59111 + log_length__h59112 ;
  assign total__h74611 = log_size__h74609 + log_length__h74610 ;
  assign total__h93060 = log_size__h93058 + log_length__h93059 ;
  assign value__h102407 = remaining__h92600 + 5'd1 ;
  assign value__h10412 = rd_masters_0_fifo_rx_rv$port1__read[30:26] - 5'd1 ;
  assign value__h104324 =
	     (!value__h102407[0] && !value__h102407[1] &&
	      !value__h102407[2] &&
	      !value__h102407[3]) ?
	       5'd4 :
	       ((!value__h102407[0] && !value__h102407[1]) ?
		  (value__h102407[2] ? 5'd2 : 5'd3) :
		  (value__h102407[0] ? 5'd0 : 5'd1)) ;
  assign value__h105738 =
	     (slave_main_mem_wr_desc_prev[21:20] == 2'd2) ?
	       3'd0 :
	       { 1'd0, slave_main_mem_wr_desc_prev[19:18] } + 3'd1 ;
  assign value__h111062 =
	     (!_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[0] &&
	      !_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[1] &&
	      !_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[2] &&
	      !_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[3] &&
	      !_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[4] &&
	      !_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[5] &&
	      !_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[6] &&
	      !_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[7] &&
	      !_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[8] &&
	      !_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[9] &&
	      !_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[10] &&
	      !_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[11] &&
	      !_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[12] &&
	      !_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[13] &&
	      !_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[14] &&
	      !_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[15]) ?
	       ((!_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[16] &&
		 !_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[17] &&
		 !_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[18] &&
		 !_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[19] &&
		 !_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[20] &&
		 !_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[21] &&
		 !_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[22] &&
		 !_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[23]) ?
		  ((!_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[24] &&
		    !_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[25] &&
		    !_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[26] &&
		    !_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[27]) ?
		     ((!_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[28] &&
		       !_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[29]) ?
			(_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[30] ?
			   5'd30 :
			   5'd31) :
			(_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[28] ?
			   5'd28 :
			   5'd29)) :
		     ((!_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[24] &&
		       !_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[25]) ?
			(_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[26] ?
			   5'd26 :
			   5'd27) :
			(_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[24] ?
			   5'd24 :
			   5'd25))) :
		  ((!_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[16] &&
		    !_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[17] &&
		    !_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[18] &&
		    !_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[19]) ?
		     ((!_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[20] &&
		       !_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[21]) ?
			(_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[22] ?
			   5'd22 :
			   5'd23) :
			(_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[20] ?
			   5'd20 :
			   5'd21)) :
		     ((!_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[16] &&
		       !_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[17]) ?
			(_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[18] ?
			   5'd18 :
			   5'd19) :
			(_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[16] ?
			   5'd16 :
			   5'd17)))) :
	       ((!_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[0] &&
		 !_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[1] &&
		 !_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[2] &&
		 !_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[3] &&
		 !_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[4] &&
		 !_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[5] &&
		 !_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[6] &&
		 !_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[7]) ?
		  ((!_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[8] &&
		    !_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[9] &&
		    !_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[10] &&
		    !_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[11]) ?
		     ((!_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[12] &&
		       !_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[13]) ?
			(_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[14] ?
			   5'd14 :
			   5'd15) :
			(_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[12] ?
			   5'd12 :
			   5'd13)) :
		     ((!_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[8] &&
		       !_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[9]) ?
			(_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[10] ?
			   5'd10 :
			   5'd11) :
			(_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[8] ?
			   5'd8 :
			   5'd9))) :
		  ((!_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[0] &&
		    !_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[1] &&
		    !_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[2] &&
		    !_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[3]) ?
		     ((!_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[4] &&
		       !_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[5]) ?
			(_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[6] ?
			   5'd6 :
			   5'd7) :
			(_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[4] ?
			   5'd4 :
			   5'd5)) :
		     ((!_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[0] &&
		       !_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[1]) ?
			(_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[2] ?
			   5'd2 :
			   5'd3) :
			(_0_CONCAT_slave_main_mem_wr_desc_prev_211_BITS__ETC___d2224[0] ?
			   5'd0 :
			   5'd1)))) ;
  assign value__h116889 =
	     (!slave_main_mem_wr_desc_prev[26] &&
	      !slave_main_mem_wr_desc_prev[27] &&
	      !slave_main_mem_wr_desc_prev[28] &&
	      !slave_main_mem_wr_desc_prev[29]) ?
	       5'd4 :
	       ((!slave_main_mem_wr_desc_prev[26] &&
		 !slave_main_mem_wr_desc_prev[27]) ?
		  (slave_main_mem_wr_desc_prev[28] ? 5'd2 : 5'd3) :
		  (slave_main_mem_wr_desc_prev[26] ? 5'd0 : 5'd1)) ;
  assign value__h122086 =
	     (slave_config_mem_wr_wr_addr_fifo_fifof_rv$port1__read[42:41] ==
	      2'd0) ?
	       3'd0 :
	       { 1'd0, incr__h122148[1:0] } + 3'd1 ;
  assign value__h127465 =
	     (!_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[0] &&
	      !_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[1] &&
	      !_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[2] &&
	      !_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[3] &&
	      !_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[4] &&
	      !_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[5] &&
	      !_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[6] &&
	      !_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[7] &&
	      !_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[8] &&
	      !_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[9] &&
	      !_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[10] &&
	      !_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[11] &&
	      !_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[12] &&
	      !_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[13] &&
	      !_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[14] &&
	      !_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[15]) ?
	       ((!_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[16] &&
		 !_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[17] &&
		 !_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[18] &&
		 !_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[19] &&
		 !_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[20] &&
		 !_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[21] &&
		 !_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[22] &&
		 !_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[23]) ?
		  ((!_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[24] &&
		    !_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[25] &&
		    !_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[26] &&
		    !_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[27]) ?
		     ((!_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[28] &&
		       !_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[29]) ?
			(_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[30] ?
			   5'd30 :
			   5'd31) :
			(_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[28] ?
			   5'd28 :
			   5'd29)) :
		     ((!_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[24] &&
		       !_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[25]) ?
			(_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[26] ?
			   5'd26 :
			   5'd27) :
			(_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[24] ?
			   5'd24 :
			   5'd25))) :
		  ((!_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[16] &&
		    !_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[17] &&
		    !_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[18] &&
		    !_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[19]) ?
		     ((!_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[20] &&
		       !_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[21]) ?
			(_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[22] ?
			   5'd22 :
			   5'd23) :
			(_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[20] ?
			   5'd20 :
			   5'd21)) :
		     ((!_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[16] &&
		       !_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[17]) ?
			(_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[18] ?
			   5'd18 :
			   5'd19) :
			(_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[16] ?
			   5'd16 :
			   5'd17)))) :
	       ((!_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[0] &&
		 !_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[1] &&
		 !_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[2] &&
		 !_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[3] &&
		 !_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[4] &&
		 !_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[5] &&
		 !_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[6] &&
		 !_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[7]) ?
		  ((!_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[8] &&
		    !_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[9] &&
		    !_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[10] &&
		    !_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[11]) ?
		     ((!_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[12] &&
		       !_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[13]) ?
			(_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[14] ?
			   5'd14 :
			   5'd15) :
			(_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[12] ?
			   5'd12 :
			   5'd13)) :
		     ((!_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[8] &&
		       !_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[9]) ?
			(_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[10] ?
			   5'd10 :
			   5'd11) :
			(_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[8] ?
			   5'd8 :
			   5'd9))) :
		  ((!_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[0] &&
		    !_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[1] &&
		    !_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[2] &&
		    !_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[3]) ?
		     ((!_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[4] &&
		       !_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[5]) ?
			(_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[6] ?
			   5'd6 :
			   5'd7) :
			(_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[4] ?
			   5'd4 :
			   5'd5)) :
		     ((!_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[0] &&
		       !_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[1]) ?
			(_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[2] ?
			   5'd2 :
			   5'd3) :
			(_0_CONCAT_1_SL_slave_config_mem_wr_wr_addr_fifo_ETC___d2531[0] ?
			   5'd0 :
			   5'd1)))) ;
  assign value__h131404 = remaining__h121597 + 5'd1 ;
  assign value__h133321 =
	     (!value__h131404[0] && !value__h131404[1] &&
	      !value__h131404[2] &&
	      !value__h131404[3]) ?
	       5'd4 :
	       ((!value__h131404[0] && !value__h131404[1]) ?
		  (value__h131404[2] ? 5'd2 : 5'd3) :
		  (value__h131404[0] ? 5'd0 : 5'd1)) ;
  assign value__h134735 =
	     (slave_config_mem_wr_desc_prev[21:20] == 2'd2) ?
	       3'd0 :
	       { 1'd0, slave_config_mem_wr_desc_prev[19:18] } + 3'd1 ;
  assign value__h140059 =
	     (!_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[0] &&
	      !_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[1] &&
	      !_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[2] &&
	      !_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[3] &&
	      !_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[4] &&
	      !_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[5] &&
	      !_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[6] &&
	      !_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[7] &&
	      !_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[8] &&
	      !_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[9] &&
	      !_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[10] &&
	      !_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[11] &&
	      !_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[12] &&
	      !_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[13] &&
	      !_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[14] &&
	      !_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[15]) ?
	       ((!_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[16] &&
		 !_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[17] &&
		 !_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[18] &&
		 !_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[19] &&
		 !_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[20] &&
		 !_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[21] &&
		 !_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[22] &&
		 !_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[23]) ?
		  ((!_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[24] &&
		    !_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[25] &&
		    !_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[26] &&
		    !_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[27]) ?
		     ((!_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[28] &&
		       !_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[29]) ?
			(_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[30] ?
			   5'd30 :
			   5'd31) :
			(_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[28] ?
			   5'd28 :
			   5'd29)) :
		     ((!_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[24] &&
		       !_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[25]) ?
			(_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[26] ?
			   5'd26 :
			   5'd27) :
			(_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[24] ?
			   5'd24 :
			   5'd25))) :
		  ((!_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[16] &&
		    !_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[17] &&
		    !_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[18] &&
		    !_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[19]) ?
		     ((!_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[20] &&
		       !_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[21]) ?
			(_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[22] ?
			   5'd22 :
			   5'd23) :
			(_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[20] ?
			   5'd20 :
			   5'd21)) :
		     ((!_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[16] &&
		       !_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[17]) ?
			(_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[18] ?
			   5'd18 :
			   5'd19) :
			(_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[16] ?
			   5'd16 :
			   5'd17)))) :
	       ((!_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[0] &&
		 !_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[1] &&
		 !_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[2] &&
		 !_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[3] &&
		 !_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[4] &&
		 !_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[5] &&
		 !_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[6] &&
		 !_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[7]) ?
		  ((!_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[8] &&
		    !_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[9] &&
		    !_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[10] &&
		    !_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[11]) ?
		     ((!_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[12] &&
		       !_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[13]) ?
			(_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[14] ?
			   5'd14 :
			   5'd15) :
			(_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[12] ?
			   5'd12 :
			   5'd13)) :
		     ((!_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[8] &&
		       !_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[9]) ?
			(_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[10] ?
			   5'd10 :
			   5'd11) :
			(_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[8] ?
			   5'd8 :
			   5'd9))) :
		  ((!_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[0] &&
		    !_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[1] &&
		    !_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[2] &&
		    !_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[3]) ?
		     ((!_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[4] &&
		       !_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[5]) ?
			(_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[6] ?
			   5'd6 :
			   5'd7) :
			(_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[4] ?
			   5'd4 :
			   5'd5)) :
		     ((!_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[0] &&
		       !_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[1]) ?
			(_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[2] ?
			   5'd2 :
			   5'd3) :
			(_0_CONCAT_slave_config_mem_wr_desc_prev_734_BIT_ETC___d2747[0] ?
			   5'd0 :
			   5'd1)))) ;
  assign value__h145886 =
	     (!slave_config_mem_wr_desc_prev[26] &&
	      !slave_config_mem_wr_desc_prev[27] &&
	      !slave_config_mem_wr_desc_prev[28] &&
	      !slave_config_mem_wr_desc_prev[29]) ?
	       5'd4 :
	       ((!slave_config_mem_wr_desc_prev[26] &&
		 !slave_config_mem_wr_desc_prev[27]) ?
		  (slave_config_mem_wr_desc_prev[28] ? 5'd2 : 5'd3) :
		  (slave_config_mem_wr_desc_prev[26] ? 5'd0 : 5'd1)) ;
  assign value__h14834 = wr_masters_0_fifo_rx_rv$port1__read[30:26] - 5'd1 ;
  assign value__h151088 =
	     (slave_rtc_wr_wr_addr_fifo_fifof_rv$port1__read[42:41] == 2'd0) ?
	       3'd0 :
	       { 1'd0, incr__h151150[1:0] } + 3'd1 ;
  assign value__h15251 =
	     (wr_masters_0_fifo_rx_rv$port1__read[21:20] == 2'd2) ?
	       3'd0 :
	       y__h14502 ;
  assign value__h156467 =
	     (!_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[0] &&
	      !_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[1] &&
	      !_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[2] &&
	      !_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[3] &&
	      !_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[4] &&
	      !_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[5] &&
	      !_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[6] &&
	      !_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[7] &&
	      !_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[8] &&
	      !_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[9] &&
	      !_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[10] &&
	      !_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[11] &&
	      !_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[12] &&
	      !_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[13] &&
	      !_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[14] &&
	      !_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[15]) ?
	       ((!_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[16] &&
		 !_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[17] &&
		 !_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[18] &&
		 !_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[19] &&
		 !_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[20] &&
		 !_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[21] &&
		 !_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[22] &&
		 !_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[23]) ?
		  ((!_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[24] &&
		    !_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[25] &&
		    !_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[26] &&
		    !_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[27]) ?
		     ((!_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[28] &&
		       !_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[29]) ?
			(_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[30] ?
			   5'd30 :
			   5'd31) :
			(_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[28] ?
			   5'd28 :
			   5'd29)) :
		     ((!_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[24] &&
		       !_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[25]) ?
			(_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[26] ?
			   5'd26 :
			   5'd27) :
			(_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[24] ?
			   5'd24 :
			   5'd25))) :
		  ((!_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[16] &&
		    !_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[17] &&
		    !_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[18] &&
		    !_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[19]) ?
		     ((!_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[20] &&
		       !_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[21]) ?
			(_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[22] ?
			   5'd22 :
			   5'd23) :
			(_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[20] ?
			   5'd20 :
			   5'd21)) :
		     ((!_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[16] &&
		       !_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[17]) ?
			(_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[18] ?
			   5'd18 :
			   5'd19) :
			(_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[16] ?
			   5'd16 :
			   5'd17)))) :
	       ((!_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[0] &&
		 !_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[1] &&
		 !_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[2] &&
		 !_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[3] &&
		 !_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[4] &&
		 !_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[5] &&
		 !_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[6] &&
		 !_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[7]) ?
		  ((!_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[8] &&
		    !_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[9] &&
		    !_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[10] &&
		    !_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[11]) ?
		     ((!_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[12] &&
		       !_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[13]) ?
			(_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[14] ?
			   5'd14 :
			   5'd15) :
			(_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[12] ?
			   5'd12 :
			   5'd13)) :
		     ((!_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[8] &&
		       !_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[9]) ?
			(_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[10] ?
			   5'd10 :
			   5'd11) :
			(_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[8] ?
			   5'd8 :
			   5'd9))) :
		  ((!_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[0] &&
		    !_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[1] &&
		    !_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[2] &&
		    !_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[3]) ?
		     ((!_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[4] &&
		       !_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[5]) ?
			(_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[6] ?
			   5'd6 :
			   5'd7) :
			(_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[4] ?
			   5'd4 :
			   5'd5)) :
		     ((!_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[0] &&
		       !_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[1]) ?
			(_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[2] ?
			   5'd2 :
			   5'd3) :
			(_0_CONCAT_1_SL_slave_rtc_wr_wr_addr_fifo_fifof__ETC___d3054[0] ?
			   5'd0 :
			   5'd1)))) ;
  assign value__h160406 = remaining__h150599 + 5'd1 ;
  assign value__h162323 =
	     (!value__h160406[0] && !value__h160406[1] &&
	      !value__h160406[2] &&
	      !value__h160406[3]) ?
	       5'd4 :
	       ((!value__h160406[0] && !value__h160406[1]) ?
		  (value__h160406[2] ? 5'd2 : 5'd3) :
		  (value__h160406[0] ? 5'd0 : 5'd1)) ;
  assign value__h163737 =
	     (slave_rtc_wr_desc_prev[21:20] == 2'd2) ?
	       3'd0 :
	       { 1'd0, slave_rtc_wr_desc_prev[19:18] } + 3'd1 ;
  assign value__h169061 =
	     (!_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[0] &&
	      !_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[1] &&
	      !_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[2] &&
	      !_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[3] &&
	      !_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[4] &&
	      !_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[5] &&
	      !_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[6] &&
	      !_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[7] &&
	      !_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[8] &&
	      !_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[9] &&
	      !_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[10] &&
	      !_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[11] &&
	      !_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[12] &&
	      !_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[13] &&
	      !_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[14] &&
	      !_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[15]) ?
	       ((!_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[16] &&
		 !_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[17] &&
		 !_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[18] &&
		 !_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[19] &&
		 !_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[20] &&
		 !_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[21] &&
		 !_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[22] &&
		 !_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[23]) ?
		  ((!_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[24] &&
		    !_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[25] &&
		    !_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[26] &&
		    !_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[27]) ?
		     ((!_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[28] &&
		       !_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[29]) ?
			(_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[30] ?
			   5'd30 :
			   5'd31) :
			(_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[28] ?
			   5'd28 :
			   5'd29)) :
		     ((!_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[24] &&
		       !_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[25]) ?
			(_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[26] ?
			   5'd26 :
			   5'd27) :
			(_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[24] ?
			   5'd24 :
			   5'd25))) :
		  ((!_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[16] &&
		    !_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[17] &&
		    !_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[18] &&
		    !_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[19]) ?
		     ((!_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[20] &&
		       !_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[21]) ?
			(_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[22] ?
			   5'd22 :
			   5'd23) :
			(_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[20] ?
			   5'd20 :
			   5'd21)) :
		     ((!_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[16] &&
		       !_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[17]) ?
			(_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[18] ?
			   5'd18 :
			   5'd19) :
			(_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[16] ?
			   5'd16 :
			   5'd17)))) :
	       ((!_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[0] &&
		 !_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[1] &&
		 !_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[2] &&
		 !_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[3] &&
		 !_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[4] &&
		 !_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[5] &&
		 !_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[6] &&
		 !_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[7]) ?
		  ((!_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[8] &&
		    !_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[9] &&
		    !_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[10] &&
		    !_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[11]) ?
		     ((!_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[12] &&
		       !_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[13]) ?
			(_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[14] ?
			   5'd14 :
			   5'd15) :
			(_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[12] ?
			   5'd12 :
			   5'd13)) :
		     ((!_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[8] &&
		       !_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[9]) ?
			(_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[10] ?
			   5'd10 :
			   5'd11) :
			(_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[8] ?
			   5'd8 :
			   5'd9))) :
		  ((!_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[0] &&
		    !_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[1] &&
		    !_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[2] &&
		    !_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[3]) ?
		     ((!_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[4] &&
		       !_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[5]) ?
			(_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[6] ?
			   5'd6 :
			   5'd7) :
			(_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[4] ?
			   5'd4 :
			   5'd5)) :
		     ((!_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[0] &&
		       !_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[1]) ?
			(_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[2] ?
			   5'd2 :
			   5'd3) :
			(_0_CONCAT_slave_rtc_wr_desc_prev_257_BITS_19_TO_ETC___d3270[0] ?
			   5'd0 :
			   5'd1)))) ;
  assign value__h174888 =
	     (!slave_rtc_wr_desc_prev[26] && !slave_rtc_wr_desc_prev[27] &&
	      !slave_rtc_wr_desc_prev[28] &&
	      !slave_rtc_wr_desc_prev[29]) ?
	       5'd4 :
	       ((!slave_rtc_wr_desc_prev[26] && !slave_rtc_wr_desc_prev[27]) ?
		  (slave_rtc_wr_desc_prev[28] ? 5'd2 : 5'd3) :
		  (slave_rtc_wr_desc_prev[26] ? 5'd0 : 5'd1)) ;
  assign value__h20574 =
	     (!_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[0] &&
	      !_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[1] &&
	      !_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[2] &&
	      !_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[3] &&
	      !_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[4] &&
	      !_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[5] &&
	      !_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[6] &&
	      !_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[7] &&
	      !_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[8] &&
	      !_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[9] &&
	      !_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[10] &&
	      !_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[11] &&
	      !_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[12] &&
	      !_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[13] &&
	      !_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[14] &&
	      !_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[15]) ?
	       ((!_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[16] &&
		 !_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[17] &&
		 !_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[18] &&
		 !_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[19] &&
		 !_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[20] &&
		 !_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[21] &&
		 !_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[22] &&
		 !_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[23]) ?
		  ((!_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[24] &&
		    !_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[25] &&
		    !_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[26] &&
		    !_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[27]) ?
		     ((!_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[28] &&
		       !_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[29]) ?
			(_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[30] ?
			   5'd30 :
			   5'd31) :
			(_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[28] ?
			   5'd28 :
			   5'd29)) :
		     ((!_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[24] &&
		       !_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[25]) ?
			(_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[26] ?
			   5'd26 :
			   5'd27) :
			(_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[24] ?
			   5'd24 :
			   5'd25))) :
		  ((!_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[16] &&
		    !_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[17] &&
		    !_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[18] &&
		    !_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[19]) ?
		     ((!_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[20] &&
		       !_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[21]) ?
			(_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[22] ?
			   5'd22 :
			   5'd23) :
			(_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[20] ?
			   5'd20 :
			   5'd21)) :
		     ((!_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[16] &&
		       !_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[17]) ?
			(_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[18] ?
			   5'd18 :
			   5'd19) :
			(_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[16] ?
			   5'd16 :
			   5'd17)))) :
	       ((!_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[0] &&
		 !_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[1] &&
		 !_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[2] &&
		 !_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[3] &&
		 !_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[4] &&
		 !_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[5] &&
		 !_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[6] &&
		 !_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[7]) ?
		  ((!_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[8] &&
		    !_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[9] &&
		    !_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[10] &&
		    !_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[11]) ?
		     ((!_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[12] &&
		       !_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[13]) ?
			(_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[14] ?
			   5'd14 :
			   5'd15) :
			(_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[12] ?
			   5'd12 :
			   5'd13)) :
		     ((!_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[8] &&
		       !_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[9]) ?
			(_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[10] ?
			   5'd10 :
			   5'd11) :
			(_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[8] ?
			   5'd8 :
			   5'd9))) :
		  ((!_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[0] &&
		    !_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[1] &&
		    !_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[2] &&
		    !_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[3]) ?
		     ((!_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[4] &&
		       !_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[5]) ?
			(_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[6] ?
			   5'd6 :
			   5'd7) :
			(_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[4] ?
			   5'd4 :
			   5'd5)) :
		     ((!_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[0] &&
		       !_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[1]) ?
			(_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[2] ?
			   5'd2 :
			   5'd3) :
			(_0_CONCAT_wr_masters_0_fifo_rx_rv_port1__read___ETC___d577[0] ?
			   5'd0 :
			   5'd1)))) ;
  assign value__h26401 =
	     (!wr_masters_0_fifo_rx_rv$port1__read[26] &&
	      !wr_masters_0_fifo_rx_rv$port1__read[27] &&
	      !wr_masters_0_fifo_rx_rv$port1__read[28] &&
	      !wr_masters_0_fifo_rx_rv$port1__read[29]) ?
	       5'd4 :
	       ((!wr_masters_0_fifo_rx_rv$port1__read[26] &&
		 !wr_masters_0_fifo_rx_rv$port1__read[27]) ?
		  (wr_masters_0_fifo_rx_rv$port1__read[28] ? 5'd2 : 5'd3) :
		  (wr_masters_0_fifo_rx_rv$port1__read[26] ? 5'd0 : 5'd1)) ;
  assign value__h27542 =
	     (wr_masters_0_descriptor[21:20] == 2'd2) ? 3'd0 : y__h27312 ;
  assign value__h32864 =
	     (!_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[0] &&
	      !_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[1] &&
	      !_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[2] &&
	      !_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[3] &&
	      !_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[4] &&
	      !_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[5] &&
	      !_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[6] &&
	      !_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[7] &&
	      !_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[8] &&
	      !_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[9] &&
	      !_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[10] &&
	      !_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[11] &&
	      !_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[12] &&
	      !_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[13] &&
	      !_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[14] &&
	      !_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[15]) ?
	       ((!_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[16] &&
		 !_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[17] &&
		 !_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[18] &&
		 !_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[19] &&
		 !_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[20] &&
		 !_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[21] &&
		 !_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[22] &&
		 !_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[23]) ?
		  ((!_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[24] &&
		    !_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[25] &&
		    !_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[26] &&
		    !_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[27]) ?
		     ((!_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[28] &&
		       !_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[29]) ?
			(_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[30] ?
			   5'd30 :
			   5'd31) :
			(_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[28] ?
			   5'd28 :
			   5'd29)) :
		     ((!_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[24] &&
		       !_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[25]) ?
			(_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[26] ?
			   5'd26 :
			   5'd27) :
			(_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[24] ?
			   5'd24 :
			   5'd25))) :
		  ((!_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[16] &&
		    !_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[17] &&
		    !_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[18] &&
		    !_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[19]) ?
		     ((!_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[20] &&
		       !_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[21]) ?
			(_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[22] ?
			   5'd22 :
			   5'd23) :
			(_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[20] ?
			   5'd20 :
			   5'd21)) :
		     ((!_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[16] &&
		       !_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[17]) ?
			(_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[18] ?
			   5'd18 :
			   5'd19) :
			(_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[16] ?
			   5'd16 :
			   5'd17)))) :
	       ((!_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[0] &&
		 !_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[1] &&
		 !_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[2] &&
		 !_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[3] &&
		 !_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[4] &&
		 !_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[5] &&
		 !_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[6] &&
		 !_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[7]) ?
		  ((!_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[8] &&
		    !_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[9] &&
		    !_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[10] &&
		    !_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[11]) ?
		     ((!_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[12] &&
		       !_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[13]) ?
			(_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[14] ?
			   5'd14 :
			   5'd15) :
			(_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[12] ?
			   5'd12 :
			   5'd13)) :
		     ((!_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[8] &&
		       !_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[9]) ?
			(_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[10] ?
			   5'd10 :
			   5'd11) :
			(_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[8] ?
			   5'd8 :
			   5'd9))) :
		  ((!_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[0] &&
		    !_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[1] &&
		    !_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[2] &&
		    !_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[3]) ?
		     ((!_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[4] &&
		       !_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[5]) ?
			(_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[6] ?
			   5'd6 :
			   5'd7) :
			(_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[4] ?
			   5'd4 :
			   5'd5)) :
		     ((!_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[0] &&
		       !_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[1]) ?
			(_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[2] ?
			   5'd2 :
			   5'd3) :
			(_0_CONCAT_wr_masters_0_descriptor_67_BITS_19_TO_ETC___d795[0] ?
			   5'd0 :
			   5'd1)))) ;
  assign value__h38691 =
	     (!wr_masters_0_descriptor[26] && !wr_masters_0_descriptor[27] &&
	      !wr_masters_0_descriptor[28] &&
	      !wr_masters_0_descriptor[29]) ?
	       5'd4 :
	       ((!wr_masters_0_descriptor[26] &&
		 !wr_masters_0_descriptor[27]) ?
		  (wr_masters_0_descriptor[28] ? 5'd2 : 5'd3) :
		  (wr_masters_0_descriptor[26] ? 5'd0 : 5'd1)) ;
  assign value__h43640 =
	     (slave_main_mem_rd_desc_prev[21:20] == 2'd2) ?
	       3'd0 :
	       { 1'd0, slave_main_mem_rd_desc_prev[19:18] } + 3'd1 ;
  assign value__h48964 =
	     (!_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[0] &&
	      !_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[1] &&
	      !_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[2] &&
	      !_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[3] &&
	      !_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[4] &&
	      !_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[5] &&
	      !_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[6] &&
	      !_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[7] &&
	      !_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[8] &&
	      !_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[9] &&
	      !_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[10] &&
	      !_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[11] &&
	      !_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[12] &&
	      !_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[13] &&
	      !_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[14] &&
	      !_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[15]) ?
	       ((!_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[16] &&
		 !_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[17] &&
		 !_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[18] &&
		 !_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[19] &&
		 !_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[20] &&
		 !_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[21] &&
		 !_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[22] &&
		 !_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[23]) ?
		  ((!_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[24] &&
		    !_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[25] &&
		    !_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[26] &&
		    !_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[27]) ?
		     ((!_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[28] &&
		       !_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[29]) ?
			(_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[30] ?
			   5'd30 :
			   5'd31) :
			(_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[28] ?
			   5'd28 :
			   5'd29)) :
		     ((!_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[24] &&
		       !_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[25]) ?
			(_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[26] ?
			   5'd26 :
			   5'd27) :
			(_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[24] ?
			   5'd24 :
			   5'd25))) :
		  ((!_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[16] &&
		    !_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[17] &&
		    !_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[18] &&
		    !_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[19]) ?
		     ((!_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[20] &&
		       !_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[21]) ?
			(_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[22] ?
			   5'd22 :
			   5'd23) :
			(_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[20] ?
			   5'd20 :
			   5'd21)) :
		     ((!_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[16] &&
		       !_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[17]) ?
			(_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[18] ?
			   5'd18 :
			   5'd19) :
			(_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[16] ?
			   5'd16 :
			   5'd17)))) :
	       ((!_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[0] &&
		 !_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[1] &&
		 !_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[2] &&
		 !_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[3] &&
		 !_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[4] &&
		 !_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[5] &&
		 !_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[6] &&
		 !_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[7]) ?
		  ((!_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[8] &&
		    !_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[9] &&
		    !_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[10] &&
		    !_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[11]) ?
		     ((!_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[12] &&
		       !_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[13]) ?
			(_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[14] ?
			   5'd14 :
			   5'd15) :
			(_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[12] ?
			   5'd12 :
			   5'd13)) :
		     ((!_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[8] &&
		       !_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[9]) ?
			(_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[10] ?
			   5'd10 :
			   5'd11) :
			(_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[8] ?
			   5'd8 :
			   5'd9))) :
		  ((!_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[0] &&
		    !_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[1] &&
		    !_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[2] &&
		    !_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[3]) ?
		     ((!_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[4] &&
		       !_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[5]) ?
			(_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[6] ?
			   5'd6 :
			   5'd7) :
			(_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[4] ?
			   5'd4 :
			   5'd5)) :
		     ((!_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[0] &&
		       !_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[1]) ?
			(_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[2] ?
			   5'd2 :
			   5'd3) :
			(_0_CONCAT_slave_main_mem_rd_desc_prev_073_BITS__ETC___d1086[0] ?
			   5'd0 :
			   5'd1)))) ;
  assign value__h54791 =
	     (!slave_main_mem_rd_desc_prev[26] &&
	      !slave_main_mem_rd_desc_prev[27] &&
	      !slave_main_mem_rd_desc_prev[28] &&
	      !slave_main_mem_rd_desc_prev[29]) ?
	       5'd4 :
	       ((!slave_main_mem_rd_desc_prev[26] &&
		 !slave_main_mem_rd_desc_prev[27]) ?
		  (slave_main_mem_rd_desc_prev[28] ? 5'd2 : 5'd3) :
		  (slave_main_mem_rd_desc_prev[26] ? 5'd0 : 5'd1)) ;
  assign value__h59136 =
	     (slave_config_mem_rd_desc_prev[21:20] == 2'd2) ?
	       3'd0 :
	       { 1'd0, slave_config_mem_rd_desc_prev[19:18] } + 3'd1 ;
  assign value__h64460 =
	     (!_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[0] &&
	      !_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[1] &&
	      !_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[2] &&
	      !_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[3] &&
	      !_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[4] &&
	      !_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[5] &&
	      !_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[6] &&
	      !_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[7] &&
	      !_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[8] &&
	      !_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[9] &&
	      !_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[10] &&
	      !_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[11] &&
	      !_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[12] &&
	      !_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[13] &&
	      !_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[14] &&
	      !_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[15]) ?
	       ((!_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[16] &&
		 !_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[17] &&
		 !_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[18] &&
		 !_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[19] &&
		 !_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[20] &&
		 !_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[21] &&
		 !_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[22] &&
		 !_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[23]) ?
		  ((!_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[24] &&
		    !_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[25] &&
		    !_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[26] &&
		    !_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[27]) ?
		     ((!_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[28] &&
		       !_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[29]) ?
			(_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[30] ?
			   5'd30 :
			   5'd31) :
			(_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[28] ?
			   5'd28 :
			   5'd29)) :
		     ((!_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[24] &&
		       !_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[25]) ?
			(_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[26] ?
			   5'd26 :
			   5'd27) :
			(_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[24] ?
			   5'd24 :
			   5'd25))) :
		  ((!_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[16] &&
		    !_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[17] &&
		    !_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[18] &&
		    !_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[19]) ?
		     ((!_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[20] &&
		       !_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[21]) ?
			(_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[22] ?
			   5'd22 :
			   5'd23) :
			(_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[20] ?
			   5'd20 :
			   5'd21)) :
		     ((!_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[16] &&
		       !_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[17]) ?
			(_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[18] ?
			   5'd18 :
			   5'd19) :
			(_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[16] ?
			   5'd16 :
			   5'd17)))) :
	       ((!_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[0] &&
		 !_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[1] &&
		 !_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[2] &&
		 !_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[3] &&
		 !_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[4] &&
		 !_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[5] &&
		 !_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[6] &&
		 !_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[7]) ?
		  ((!_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[8] &&
		    !_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[9] &&
		    !_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[10] &&
		    !_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[11]) ?
		     ((!_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[12] &&
		       !_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[13]) ?
			(_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[14] ?
			   5'd14 :
			   5'd15) :
			(_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[12] ?
			   5'd12 :
			   5'd13)) :
		     ((!_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[8] &&
		       !_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[9]) ?
			(_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[10] ?
			   5'd10 :
			   5'd11) :
			(_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[8] ?
			   5'd8 :
			   5'd9))) :
		  ((!_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[0] &&
		    !_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[1] &&
		    !_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[2] &&
		    !_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[3]) ?
		     ((!_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[4] &&
		       !_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[5]) ?
			(_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[6] ?
			   5'd6 :
			   5'd7) :
			(_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[4] ?
			   5'd4 :
			   5'd5)) :
		     ((!_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[0] &&
		       !_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[1]) ?
			(_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[2] ?
			   5'd2 :
			   5'd3) :
			(_0_CONCAT_slave_config_mem_rd_desc_prev_354_BIT_ETC___d1367[0] ?
			   5'd0 :
			   5'd1)))) ;
  assign value__h70287 =
	     (!slave_config_mem_rd_desc_prev[26] &&
	      !slave_config_mem_rd_desc_prev[27] &&
	      !slave_config_mem_rd_desc_prev[28] &&
	      !slave_config_mem_rd_desc_prev[29]) ?
	       5'd4 :
	       ((!slave_config_mem_rd_desc_prev[26] &&
		 !slave_config_mem_rd_desc_prev[27]) ?
		  (slave_config_mem_rd_desc_prev[28] ? 5'd2 : 5'd3) :
		  (slave_config_mem_rd_desc_prev[26] ? 5'd0 : 5'd1)) ;
  assign value__h74634 =
	     (slave_rtc_rd_desc_prev[21:20] == 2'd2) ?
	       3'd0 :
	       { 1'd0, slave_rtc_rd_desc_prev[19:18] } + 3'd1 ;
  assign value__h79958 =
	     (!_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[0] &&
	      !_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[1] &&
	      !_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[2] &&
	      !_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[3] &&
	      !_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[4] &&
	      !_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[5] &&
	      !_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[6] &&
	      !_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[7] &&
	      !_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[8] &&
	      !_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[9] &&
	      !_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[10] &&
	      !_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[11] &&
	      !_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[12] &&
	      !_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[13] &&
	      !_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[14] &&
	      !_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[15]) ?
	       ((!_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[16] &&
		 !_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[17] &&
		 !_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[18] &&
		 !_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[19] &&
		 !_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[20] &&
		 !_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[21] &&
		 !_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[22] &&
		 !_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[23]) ?
		  ((!_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[24] &&
		    !_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[25] &&
		    !_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[26] &&
		    !_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[27]) ?
		     ((!_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[28] &&
		       !_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[29]) ?
			(_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[30] ?
			   5'd30 :
			   5'd31) :
			(_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[28] ?
			   5'd28 :
			   5'd29)) :
		     ((!_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[24] &&
		       !_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[25]) ?
			(_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[26] ?
			   5'd26 :
			   5'd27) :
			(_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[24] ?
			   5'd24 :
			   5'd25))) :
		  ((!_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[16] &&
		    !_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[17] &&
		    !_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[18] &&
		    !_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[19]) ?
		     ((!_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[20] &&
		       !_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[21]) ?
			(_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[22] ?
			   5'd22 :
			   5'd23) :
			(_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[20] ?
			   5'd20 :
			   5'd21)) :
		     ((!_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[16] &&
		       !_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[17]) ?
			(_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[18] ?
			   5'd18 :
			   5'd19) :
			(_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[16] ?
			   5'd16 :
			   5'd17)))) :
	       ((!_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[0] &&
		 !_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[1] &&
		 !_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[2] &&
		 !_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[3] &&
		 !_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[4] &&
		 !_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[5] &&
		 !_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[6] &&
		 !_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[7]) ?
		  ((!_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[8] &&
		    !_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[9] &&
		    !_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[10] &&
		    !_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[11]) ?
		     ((!_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[12] &&
		       !_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[13]) ?
			(_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[14] ?
			   5'd14 :
			   5'd15) :
			(_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[12] ?
			   5'd12 :
			   5'd13)) :
		     ((!_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[8] &&
		       !_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[9]) ?
			(_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[10] ?
			   5'd10 :
			   5'd11) :
			(_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[8] ?
			   5'd8 :
			   5'd9))) :
		  ((!_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[0] &&
		    !_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[1] &&
		    !_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[2] &&
		    !_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[3]) ?
		     ((!_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[4] &&
		       !_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[5]) ?
			(_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[6] ?
			   5'd6 :
			   5'd7) :
			(_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[4] ?
			   5'd4 :
			   5'd5)) :
		     ((!_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[0] &&
		       !_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[1]) ?
			(_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[2] ?
			   5'd2 :
			   5'd3) :
			(_0_CONCAT_slave_rtc_rd_desc_prev_635_BITS_19_TO_ETC___d1648[0] ?
			   5'd0 :
			   5'd1)))) ;
  assign value__h85785 =
	     (!slave_rtc_rd_desc_prev[26] && !slave_rtc_rd_desc_prev[27] &&
	      !slave_rtc_rd_desc_prev[28] &&
	      !slave_rtc_rd_desc_prev[29]) ?
	       5'd4 :
	       ((!slave_rtc_rd_desc_prev[26] && !slave_rtc_rd_desc_prev[27]) ?
		  (slave_rtc_rd_desc_prev[28] ? 5'd2 : 5'd3) :
		  (slave_rtc_rd_desc_prev[26] ? 5'd0 : 5'd1)) ;
  assign value__h93089 =
	     (slave_main_mem_wr_wr_addr_fifo_fifof_rv$port1__read[42:41] ==
	      2'd0) ?
	       3'd0 :
	       { 1'd0, incr__h93151[1:0] } + 3'd1 ;
  assign value__h98468 =
	     (!_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[0] &&
	      !_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[1] &&
	      !_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[2] &&
	      !_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[3] &&
	      !_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[4] &&
	      !_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[5] &&
	      !_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[6] &&
	      !_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[7] &&
	      !_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[8] &&
	      !_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[9] &&
	      !_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[10] &&
	      !_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[11] &&
	      !_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[12] &&
	      !_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[13] &&
	      !_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[14] &&
	      !_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[15]) ?
	       ((!_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[16] &&
		 !_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[17] &&
		 !_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[18] &&
		 !_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[19] &&
		 !_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[20] &&
		 !_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[21] &&
		 !_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[22] &&
		 !_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[23]) ?
		  ((!_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[24] &&
		    !_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[25] &&
		    !_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[26] &&
		    !_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[27]) ?
		     ((!_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[28] &&
		       !_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[29]) ?
			(_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[30] ?
			   5'd30 :
			   5'd31) :
			(_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[28] ?
			   5'd28 :
			   5'd29)) :
		     ((!_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[24] &&
		       !_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[25]) ?
			(_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[26] ?
			   5'd26 :
			   5'd27) :
			(_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[24] ?
			   5'd24 :
			   5'd25))) :
		  ((!_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[16] &&
		    !_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[17] &&
		    !_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[18] &&
		    !_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[19]) ?
		     ((!_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[20] &&
		       !_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[21]) ?
			(_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[22] ?
			   5'd22 :
			   5'd23) :
			(_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[20] ?
			   5'd20 :
			   5'd21)) :
		     ((!_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[16] &&
		       !_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[17]) ?
			(_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[18] ?
			   5'd18 :
			   5'd19) :
			(_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[16] ?
			   5'd16 :
			   5'd17)))) :
	       ((!_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[0] &&
		 !_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[1] &&
		 !_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[2] &&
		 !_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[3] &&
		 !_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[4] &&
		 !_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[5] &&
		 !_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[6] &&
		 !_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[7]) ?
		  ((!_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[8] &&
		    !_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[9] &&
		    !_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[10] &&
		    !_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[11]) ?
		     ((!_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[12] &&
		       !_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[13]) ?
			(_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[14] ?
			   5'd14 :
			   5'd15) :
			(_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[12] ?
			   5'd12 :
			   5'd13)) :
		     ((!_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[8] &&
		       !_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[9]) ?
			(_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[10] ?
			   5'd10 :
			   5'd11) :
			(_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[8] ?
			   5'd8 :
			   5'd9))) :
		  ((!_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[0] &&
		    !_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[1] &&
		    !_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[2] &&
		    !_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[3]) ?
		     ((!_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[4] &&
		       !_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[5]) ?
			(_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[6] ?
			   5'd6 :
			   5'd7) :
			(_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[4] ?
			   5'd4 :
			   5'd5)) :
		     ((!_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[0] &&
		       !_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[1]) ?
			(_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[2] ?
			   5'd2 :
			   5'd3) :
			(_0_CONCAT_1_SL_slave_main_mem_wr_wr_addr_fifo_f_ETC___d2008[0] ?
			   5'd0 :
			   5'd1)))) ;
  assign value_addr__h121490 = value_addr__h92493 ;
  assign value_addr__h150492 = value_addr__h92493 ;
  assign value_addr__h42765 =
	     addr_path_fifo_rv$port1__read[16] ?
	       addr_switch_data_wire$wget[31:0] :
	       32'd0 ;
  assign value_addr__h58270 = value_addr__h42765 ;
  assign value_addr__h73768 = value_addr__h42765 ;
  assign value_addr__h92493 =
	     addr_path_fifo_rv_1$port1__read[16] ?
	       addr_switch_data_wire_1$wget[31:0] :
	       32'd0 ;
  assign value_data__h121533 = value_data__h92536 ;
  assign value_data__h150535 = value_data__h92536 ;
  assign value_data__h92536 =
	     data_path_fifo_rv$port1__read[16] ?
	       data_switch_data_wire$wget[36:5] :
	       32'd0 ;
  assign value_data__h9974 =
	     resp_path_fifo_rv$port1__read[16] ?
	       resp_switch_data_wire$wget[34:3] :
	       32'd0 ;
  assign value_id__h121483 = value_id__h92486 ;
  assign value_id__h121532 = value_id__h92535 ;
  assign value_id__h14205 =
	     resp_path_fifo_rv_1$port1__read[16] ?
	       resp_switch_data_wire_1$wget[5:2] :
	       4'd0 ;
  assign value_id__h150485 = value_id__h92486 ;
  assign value_id__h150534 = value_id__h92535 ;
  assign value_id__h42758 =
	     addr_path_fifo_rv$port1__read[16] ?
	       addr_switch_data_wire$wget[53:50] :
	       4'd0 ;
  assign value_id__h58263 = value_id__h42758 ;
  assign value_id__h73761 = value_id__h42758 ;
  assign value_id__h92486 =
	     addr_path_fifo_rv_1$port1__read[16] ?
	       addr_switch_data_wire_1$wget[53:50] :
	       4'd0 ;
  assign value_id__h92535 =
	     data_path_fifo_rv$port1__read[16] ?
	       data_switch_data_wire$wget[40:37] :
	       4'd0 ;
  assign value_id__h9973 =
	     resp_path_fifo_rv$port1__read[16] ?
	       resp_switch_data_wire$wget[38:35] :
	       4'd0 ;
  assign value_strb__h121534 = value_strb__h92537 ;
  assign value_strb__h150536 = value_strb__h92537 ;
  assign value_strb__h92537 =
	     data_path_fifo_rv$port1__read[16] ?
	       data_switch_data_wire$wget[4:1] :
	       4'd0 ;
  assign wr_masters_0_wr_addr_fifo_fifof_rvport1__read_ETC__q12 =
	     wr_masters_0_wr_addr_fifo_fifof_rv$port1__read[53:0] ;
  assign wr_masters_0_wr_data_fifo_fifof_rvport1__read_ETC__q13 =
	     wr_masters_0_wr_data_fifo_fifof_rv$port1__read[40:0] ;
  assign x__h105729 = addr__h105618 & mask__h105716 ;
  assign x__h105737 = { 29'd0, value__h105738 } ;
  assign x__h121494 = x__h92497 ;
  assign x__h121498 = x__h92501 ;
  assign x__h121506 = x__h92509 ;
  assign x__h121508 = x__h92511 ;
  assign x__h122071 = addr__h121707 & mask__h122058 ;
  assign x__h122085 = { 29'd0, value__h122086 } ;
  assign x__h134726 = addr__h134615 & mask__h134713 ;
  assign x__h134734 = { 29'd0, value__h134735 } ;
  assign x__h14500 = 4'd15 << y__h14502 ;
  assign x__h150496 = x__h92497 ;
  assign x__h150500 = x__h92501 ;
  assign x__h150508 = x__h92509 ;
  assign x__h150510 = x__h92511 ;
  assign x__h151073 = addr__h150709 & mask__h151060 ;
  assign x__h151087 = { 29'd0, value__h151088 } ;
  assign x__h15241 = addr__h15199 & mask__h15228 ;
  assign x__h15250 = { 29'd0, value__h15251 } ;
  assign x__h163728 = addr__h163617 & mask__h163715 ;
  assign x__h163736 = { 29'd0, value__h163737 } ;
  assign x__h1692 = main_memory_ff_rd_reqs$D_OUT[94:63] + y__h1694 ;
  assign x__h186372 = { 2'd0, slave_port__h186310 } ;
  assign x__h197512 = { 2'd0, slave_port__h197450 } ;
  assign x__h2710 = main_memory_rg_req[94:63] + y__h2712 ;
  assign x__h27310 = 4'd15 << y__h27312 ;
  assign x__h27533 = addr__h27492 & mask__h27520 ;
  assign x__h27541 = { 29'd0, value__h27542 } ;
  assign x__h3204 = main_memory_rg_word_count + 5'd1 ;
  assign x__h42769 =
	     addr_path_fifo_rv$port1__read[16] ?
	       addr_switch_data_wire$wget[49:46] :
	       4'd0 ;
  assign x__h42773 =
	     addr_path_fifo_rv$port1__read[16] ?
	       addr_switch_data_wire$wget[45:43] :
	       3'd0 ;
  assign x__h42785 =
	     addr_path_fifo_rv$port1__read[16] ?
	       addr_switch_data_wire$wget[38:35] :
	       4'd0 ;
  assign x__h42787 =
	     addr_path_fifo_rv$port1__read[16] ?
	       addr_switch_data_wire$wget[34:32] :
	       3'd0 ;
  assign x__h43631 = addr__h43548 & mask__h43618 ;
  assign x__h43639 = { 29'd0, value__h43640 } ;
  assign x__h5286 = config_memory_ff_rd_reqs$D_OUT[94:63] + y__h5288 ;
  assign x__h58274 = x__h42769 ;
  assign x__h58278 = x__h42773 ;
  assign x__h58286 = x__h42785 ;
  assign x__h58288 = x__h42787 ;
  assign x__h59127 = addr__h59044 & mask__h59114 ;
  assign x__h59135 = { 29'd0, value__h59136 } ;
  assign x__h6300 = config_memory_rg_req[94:63] + y__h6302 ;
  assign x__h6794 = config_memory_rg_word_count + 5'd1 ;
  assign x__h73772 = x__h42769 ;
  assign x__h73776 = x__h42773 ;
  assign x__h73784 = x__h42785 ;
  assign x__h73786 = x__h42787 ;
  assign x__h74625 = addr__h74542 & mask__h74612 ;
  assign x__h74633 = { 29'd0, value__h74634 } ;
  assign x__h92497 =
	     addr_path_fifo_rv_1$port1__read[16] ?
	       addr_switch_data_wire_1$wget[49:46] :
	       4'd0 ;
  assign x__h92501 =
	     addr_path_fifo_rv_1$port1__read[16] ?
	       addr_switch_data_wire_1$wget[45:43] :
	       3'd0 ;
  assign x__h92509 =
	     addr_path_fifo_rv_1$port1__read[16] ?
	       addr_switch_data_wire_1$wget[38:35] :
	       4'd0 ;
  assign x__h92511 =
	     addr_path_fifo_rv_1$port1__read[16] ?
	       addr_switch_data_wire_1$wget[34:32] :
	       3'd0 ;
  assign x__h93074 = addr__h92710 & mask__h93061 ;
  assign x__h93088 = { 29'd0, value__h93089 } ;
  assign x__read__h181749 =
	     addr_path_fifo_rv$port1__read[16] ?
	       addr_path_fifo_rv$port1__read[11:8] :
	       4'd4 ;
  assign x__read__h184628 =
	     resp_path_fifo_rv$port1__read[16] ?
	       resp_path_fifo_rv$port1__read[15:12] :
	       4'd4 ;
  assign x__read__h190839 =
	     addr_path_fifo_rv_1$port1__read[16] ?
	       addr_path_fifo_rv_1$port1__read[11:8] :
	       4'd4 ;
  assign x__read__h193793 =
	     data_path_fifo_rv$port1__read[16] ?
	       data_path_fifo_rv$port1__read[11:8] :
	       4'd4 ;
  assign x__read__h195947 =
	     resp_path_fifo_rv_1$port1__read[16] ?
	       resp_path_fifo_rv_1$port1__read[15:12] :
	       4'd4 ;
  assign x_addr__h105621 =
	     (slave_main_mem_wr_desc_prev[21:20] == 2'd1) ?
	       addr___1__h105717 :
	       addr__h105618 ;
  assign x_addr__h121710 =
	     (slave_config_mem_wr_wr_addr_fifo_fifof_rv$port1__read[42:41] !=
	      2'd1 &&
	      slave_config_mem_wr_wr_addr_fifo_fifof_rv$port1__read[42:41] !=
	      2'd0) ?
	       addr___1__h122059 :
	       addr__h121707 ;
  assign x_addr__h134618 =
	     (slave_config_mem_wr_desc_prev[21:20] == 2'd1) ?
	       addr___1__h134714 :
	       addr__h134615 ;
  assign x_addr__h150712 =
	     (slave_rtc_wr_wr_addr_fifo_fifof_rv$port1__read[42:41] != 2'd1 &&
	      slave_rtc_wr_wr_addr_fifo_fifof_rv$port1__read[42:41] != 2'd0) ?
	       addr___1__h151061 :
	       addr__h150709 ;
  assign x_addr__h15202 =
	     (wr_masters_0_fifo_rx_rv$port1__read[21:20] == 2'd1) ?
	       addr___1__h15229 :
	       addr__h15199 ;
  assign x_addr__h163620 =
	     (slave_rtc_wr_desc_prev[21:20] == 2'd1) ?
	       addr___1__h163716 :
	       addr__h163617 ;
  assign x_addr__h27495 =
	     (wr_masters_0_descriptor[21:20] == 2'd1) ?
	       addr___1__h27521 :
	       addr__h27492 ;
  assign x_addr__h43551 =
	     (slave_main_mem_rd_desc_prev[21:20] == 2'd1) ?
	       addr___1__h43619 :
	       addr__h43548 ;
  assign x_addr__h59047 =
	     (slave_config_mem_rd_desc_prev[21:20] == 2'd1) ?
	       addr___1__h59115 :
	       addr__h59044 ;
  assign x_addr__h74545 =
	     (slave_rtc_rd_desc_prev[21:20] == 2'd1) ?
	       addr___1__h74613 :
	       addr__h74542 ;
  assign x_addr__h92713 =
	     (slave_main_mem_wr_wr_addr_fifo_fifof_rv$port1__read[42:41] !=
	      2'd1 &&
	      slave_main_mem_wr_wr_addr_fifo_fifof_rv$port1__read[42:41] !=
	      2'd0) ?
	       addr___1__h93062 :
	       addr__h92710 ;
  assign y__h105078 = ~mask__h93061 ;
  assign y__h105730 = slave_main_mem_wr_desc_prev[94:63] & y__h117643 ;
  assign y__h117643 = ~mask__h105716 ;
  assign y__h122072 =
	     slave_config_mem_wr_wr_addr_fifo_fifof_rv$port1__read[31:0] &
	     y__h134075 ;
  assign y__h134075 = ~mask__h122058 ;
  assign y__h134727 = slave_config_mem_wr_desc_prev[94:63] & y__h146640 ;
  assign y__h14502 =
	     { 1'b0, wr_masters_0_fifo_rx_rv$port1__read[19:18] } + 3'd1 ;
  assign y__h146640 = ~mask__h134713 ;
  assign y__h151074 =
	     slave_rtc_wr_wr_addr_fifo_fifof_rv$port1__read[31:0] &
	     y__h163077 ;
  assign y__h15242 = wr_masters_0_fifo_rx_rv$port1__read[94:63] & y__h27155 ;
  assign y__h163077 = ~mask__h151060 ;
  assign y__h163729 = slave_rtc_wr_desc_prev[94:63] & y__h175642 ;
  assign y__h1694 = { 30'd0, main_memory_ff_rd_reqs$D_OUT[19:18] } ;
  assign y__h175642 = ~mask__h163715 ;
  assign y__h2712 = { 30'd0, main_memory_rg_req[19:18] } ;
  assign y__h27155 = ~mask__h15228 ;
  assign y__h27312 = { 1'b0, wr_masters_0_descriptor[19:18] } + 3'd1 ;
  assign y__h27534 = wr_masters_0_descriptor[94:63] & y__h39445 ;
  assign y__h39445 = ~mask__h27520 ;
  assign y__h43632 = slave_main_mem_rd_desc_prev[94:63] & y__h55545 ;
  assign y__h5288 = { 30'd0, config_memory_ff_rd_reqs$D_OUT[19:18] } ;
  assign y__h55545 = ~mask__h43618 ;
  assign y__h59128 = slave_config_mem_rd_desc_prev[94:63] & y__h71041 ;
  assign y__h6302 = { 30'd0, config_memory_rg_req[19:18] } ;
  assign y__h71041 = ~mask__h59114 ;
  assign y__h74626 = slave_rtc_rd_desc_prev[94:63] & y__h86539 ;
  assign y__h86539 = ~mask__h74612 ;
  assign y__h93075 =
	     slave_main_mem_wr_wr_addr_fifo_fifof_rv$port1__read[31:0] &
	     y__h105078 ;
  always@(wr_masters_0_descriptor or out___1__h27298)
  begin
    case (wr_masters_0_descriptor[25:22])
      4'd0, 4'd15: wr_data_strb__h27216 = out___1__h27298;
      default: wr_data_strb__h27216 = wr_masters_0_descriptor[25:22];
    endcase
  end
  always@(config_memory_ff_rd_reqs$D_OUT or
	  spliced_bits__h5299 or spliced_bits__h5370 or spliced_bits__h5443)
  begin
    case (config_memory_ff_rd_reqs$D_OUT[19:18])
      2'd0:
	  IF_config_memory_ff_rd_reqs_first__03_BITS_19__ETC___d254 =
	      { config_memory_ff_rd_reqs$D_OUT[94:66], spliced_bits__h5299 };
      2'd1:
	  IF_config_memory_ff_rd_reqs_first__03_BITS_19__ETC___d254 =
	      { config_memory_ff_rd_reqs$D_OUT[94:67],
		spliced_bits__h5370,
		config_memory_ff_rd_reqs$D_OUT[63] };
      2'd2:
	  IF_config_memory_ff_rd_reqs_first__03_BITS_19__ETC___d254 =
	      config_memory_ff_rd_reqs$D_OUT[94:63];
      2'd3:
	  IF_config_memory_ff_rd_reqs_first__03_BITS_19__ETC___d254 =
	      { config_memory_ff_rd_reqs$D_OUT[94:68],
		spliced_bits__h5443,
		config_memory_ff_rd_reqs$D_OUT[64:63] };
    endcase
  end
  always@(config_memory_ff_rd_reqs$D_OUT or
	  spliced_bits__h5520 or spliced_bits__h5591 or spliced_bits__h5664)
  begin
    case (config_memory_ff_rd_reqs$D_OUT[19:18])
      2'd0:
	  IF_config_memory_ff_rd_reqs_first__03_BITS_19__ETC___d267 =
	      { config_memory_ff_rd_reqs$D_OUT[94:65], spliced_bits__h5520 };
      2'd1:
	  IF_config_memory_ff_rd_reqs_first__03_BITS_19__ETC___d267 =
	      { config_memory_ff_rd_reqs$D_OUT[94:66],
		spliced_bits__h5591,
		config_memory_ff_rd_reqs$D_OUT[63] };
      2'd2:
	  IF_config_memory_ff_rd_reqs_first__03_BITS_19__ETC___d267 =
	      config_memory_ff_rd_reqs$D_OUT[94:63];
      2'd3:
	  IF_config_memory_ff_rd_reqs_first__03_BITS_19__ETC___d267 =
	      { config_memory_ff_rd_reqs$D_OUT[94:67],
		spliced_bits__h5664,
		config_memory_ff_rd_reqs$D_OUT[64:63] };
    endcase
  end
  always@(config_memory_ff_rd_reqs$D_OUT or
	  IF_config_memory_ff_rd_reqs_first__03_BITS_19__ETC___d267 or
	  IF_config_memory_ff_rd_reqs_first__03_BITS_19__ETC___d254)
  begin
    case (config_memory_ff_rd_reqs$D_OUT[30:26])
      5'd4:
	  CASE_config_memory_ff_rd_reqsD_OUT_BITS_30_TO_ETC__q1 =
	      IF_config_memory_ff_rd_reqs_first__03_BITS_19__ETC___d267;
      5'd8:
	  CASE_config_memory_ff_rd_reqsD_OUT_BITS_30_TO_ETC__q1 =
	      IF_config_memory_ff_rd_reqs_first__03_BITS_19__ETC___d254;
      default: CASE_config_memory_ff_rd_reqsD_OUT_BITS_30_TO_ETC__q1 =
		   config_memory_ff_rd_reqs$D_OUT[94:63];
    endcase
  end
  always@(main_memory_ff_rd_reqs$D_OUT or
	  spliced_bits__h1927 or spliced_bits__h1998 or spliced_bits__h2071)
  begin
    case (main_memory_ff_rd_reqs$D_OUT[19:18])
      2'd0:
	  IF_main_memory_ff_rd_reqs_first_BITS_19_TO_18__ETC___d72 =
	      { main_memory_ff_rd_reqs$D_OUT[94:65], spliced_bits__h1927 };
      2'd1:
	  IF_main_memory_ff_rd_reqs_first_BITS_19_TO_18__ETC___d72 =
	      { main_memory_ff_rd_reqs$D_OUT[94:66],
		spliced_bits__h1998,
		main_memory_ff_rd_reqs$D_OUT[63] };
      2'd2:
	  IF_main_memory_ff_rd_reqs_first_BITS_19_TO_18__ETC___d72 =
	      main_memory_ff_rd_reqs$D_OUT[94:63];
      2'd3:
	  IF_main_memory_ff_rd_reqs_first_BITS_19_TO_18__ETC___d72 =
	      { main_memory_ff_rd_reqs$D_OUT[94:67],
		spliced_bits__h2071,
		main_memory_ff_rd_reqs$D_OUT[64:63] };
    endcase
  end
  always@(main_memory_ff_rd_reqs$D_OUT or
	  spliced_bits__h1705 or spliced_bits__h1777 or spliced_bits__h1850)
  begin
    case (main_memory_ff_rd_reqs$D_OUT[19:18])
      2'd0:
	  IF_main_memory_ff_rd_reqs_first_BITS_19_TO_18__ETC___d59 =
	      { main_memory_ff_rd_reqs$D_OUT[94:66], spliced_bits__h1705 };
      2'd1:
	  IF_main_memory_ff_rd_reqs_first_BITS_19_TO_18__ETC___d59 =
	      { main_memory_ff_rd_reqs$D_OUT[94:67],
		spliced_bits__h1777,
		main_memory_ff_rd_reqs$D_OUT[63] };
      2'd2:
	  IF_main_memory_ff_rd_reqs_first_BITS_19_TO_18__ETC___d59 =
	      main_memory_ff_rd_reqs$D_OUT[94:63];
      2'd3:
	  IF_main_memory_ff_rd_reqs_first_BITS_19_TO_18__ETC___d59 =
	      { main_memory_ff_rd_reqs$D_OUT[94:68],
		spliced_bits__h1850,
		main_memory_ff_rd_reqs$D_OUT[64:63] };
    endcase
  end
  always@(main_memory_ff_rd_reqs$D_OUT or
	  IF_main_memory_ff_rd_reqs_first_BITS_19_TO_18__ETC___d72 or
	  IF_main_memory_ff_rd_reqs_first_BITS_19_TO_18__ETC___d59)
  begin
    case (main_memory_ff_rd_reqs$D_OUT[30:26])
      5'd4:
	  CASE_main_memory_ff_rd_reqsD_OUT_BITS_30_TO_2_ETC__q2 =
	      IF_main_memory_ff_rd_reqs_first_BITS_19_TO_18__ETC___d72;
      5'd8:
	  CASE_main_memory_ff_rd_reqsD_OUT_BITS_30_TO_2_ETC__q2 =
	      IF_main_memory_ff_rd_reqs_first_BITS_19_TO_18__ETC___d59;
      default: CASE_main_memory_ff_rd_reqsD_OUT_BITS_30_TO_2_ETC__q2 =
		   main_memory_ff_rd_reqs$D_OUT[94:63];
    endcase
  end
  always@(rtc_pendingReq_rd or
	  rtc_timeRegLo or rtc_timeRegHi or rtc_timeCmpLo or rtc_timeCmpHi)
  begin
    case (rtc_pendingReq_rd[102:99])
      4'h0:
	  IF_rtc_pendingReq_rd_port0__read__893_BITS_102_ETC___d1908 =
	      rtc_timeRegLo;
      4'h4:
	  IF_rtc_pendingReq_rd_port0__read__893_BITS_102_ETC___d1908 =
	      rtc_timeRegHi;
      4'h8:
	  IF_rtc_pendingReq_rd_port0__read__893_BITS_102_ETC___d1908 =
	      rtc_timeCmpLo;
      4'hC:
	  IF_rtc_pendingReq_rd_port0__read__893_BITS_102_ETC___d1908 =
	      rtc_timeCmpHi;
      default: IF_rtc_pendingReq_rd_port0__read__893_BITS_102_ETC___d1908 =
		   32'd0;
    endcase
  end
  always@(main_memory_rg_req or
	  spliced_bits__h2724 or spliced_bits__h2795 or spliced_bits__h2868)
  begin
    case (main_memory_rg_req[19:18])
      2'd0:
	  IF_main_memory_rg_req_BITS_19_TO_18_02_EQ_0_08_ETC___d127 =
	      { main_memory_rg_req[94:66], spliced_bits__h2724 };
      2'd1:
	  IF_main_memory_rg_req_BITS_19_TO_18_02_EQ_0_08_ETC___d127 =
	      { main_memory_rg_req[94:67],
		spliced_bits__h2795,
		main_memory_rg_req[63] };
      2'd2:
	  IF_main_memory_rg_req_BITS_19_TO_18_02_EQ_0_08_ETC___d127 =
	      main_memory_rg_req[94:63];
      2'd3:
	  IF_main_memory_rg_req_BITS_19_TO_18_02_EQ_0_08_ETC___d127 =
	      { main_memory_rg_req[94:68],
		spliced_bits__h2868,
		main_memory_rg_req[64:63] };
    endcase
  end
  always@(main_memory_rg_req or
	  spliced_bits__h2945 or spliced_bits__h3016 or spliced_bits__h3089)
  begin
    case (main_memory_rg_req[19:18])
      2'd0:
	  IF_main_memory_rg_req_BITS_19_TO_18_02_EQ_0_08_ETC___d140 =
	      { main_memory_rg_req[94:65], spliced_bits__h2945 };
      2'd1:
	  IF_main_memory_rg_req_BITS_19_TO_18_02_EQ_0_08_ETC___d140 =
	      { main_memory_rg_req[94:66],
		spliced_bits__h3016,
		main_memory_rg_req[63] };
      2'd2:
	  IF_main_memory_rg_req_BITS_19_TO_18_02_EQ_0_08_ETC___d140 =
	      main_memory_rg_req[94:63];
      2'd3:
	  IF_main_memory_rg_req_BITS_19_TO_18_02_EQ_0_08_ETC___d140 =
	      { main_memory_rg_req[94:67],
		spliced_bits__h3089,
		main_memory_rg_req[64:63] };
    endcase
  end
  always@(main_memory_rg_req or
	  IF_main_memory_rg_req_BITS_19_TO_18_02_EQ_0_08_ETC___d140 or
	  IF_main_memory_rg_req_BITS_19_TO_18_02_EQ_0_08_ETC___d127)
  begin
    case (main_memory_rg_req[30:26])
      5'd4:
	  CASE_main_memory_rg_req_BITS_30_TO_26_4_IF_mai_ETC__q3 =
	      IF_main_memory_rg_req_BITS_19_TO_18_02_EQ_0_08_ETC___d140;
      5'd8:
	  CASE_main_memory_rg_req_BITS_30_TO_26_4_IF_mai_ETC__q3 =
	      IF_main_memory_rg_req_BITS_19_TO_18_02_EQ_0_08_ETC___d127;
      default: CASE_main_memory_rg_req_BITS_30_TO_26_4_IF_mai_ETC__q3 =
		   main_memory_rg_req[94:63];
    endcase
  end
  always@(config_memory_rg_req or
	  spliced_bits__h6314 or spliced_bits__h6385 or spliced_bits__h6458)
  begin
    case (config_memory_rg_req[19:18])
      2'd0:
	  IF_config_memory_rg_req_00_BITS_19_TO_18_97_EQ_ETC___d322 =
	      { config_memory_rg_req[94:66], spliced_bits__h6314 };
      2'd1:
	  IF_config_memory_rg_req_00_BITS_19_TO_18_97_EQ_ETC___d322 =
	      { config_memory_rg_req[94:67],
		spliced_bits__h6385,
		config_memory_rg_req[63] };
      2'd2:
	  IF_config_memory_rg_req_00_BITS_19_TO_18_97_EQ_ETC___d322 =
	      config_memory_rg_req[94:63];
      2'd3:
	  IF_config_memory_rg_req_00_BITS_19_TO_18_97_EQ_ETC___d322 =
	      { config_memory_rg_req[94:68],
		spliced_bits__h6458,
		config_memory_rg_req[64:63] };
    endcase
  end
  always@(config_memory_rg_req or
	  spliced_bits__h6535 or spliced_bits__h6606 or spliced_bits__h6679)
  begin
    case (config_memory_rg_req[19:18])
      2'd0:
	  IF_config_memory_rg_req_00_BITS_19_TO_18_97_EQ_ETC___d335 =
	      { config_memory_rg_req[94:65], spliced_bits__h6535 };
      2'd1:
	  IF_config_memory_rg_req_00_BITS_19_TO_18_97_EQ_ETC___d335 =
	      { config_memory_rg_req[94:66],
		spliced_bits__h6606,
		config_memory_rg_req[63] };
      2'd2:
	  IF_config_memory_rg_req_00_BITS_19_TO_18_97_EQ_ETC___d335 =
	      config_memory_rg_req[94:63];
      2'd3:
	  IF_config_memory_rg_req_00_BITS_19_TO_18_97_EQ_ETC___d335 =
	      { config_memory_rg_req[94:67],
		spliced_bits__h6679,
		config_memory_rg_req[64:63] };
    endcase
  end
  always@(config_memory_rg_req or
	  IF_config_memory_rg_req_00_BITS_19_TO_18_97_EQ_ETC___d335 or
	  IF_config_memory_rg_req_00_BITS_19_TO_18_97_EQ_ETC___d322)
  begin
    case (config_memory_rg_req[30:26])
      5'd4:
	  CASE_config_memory_rg_req_BITS_30_TO_26_4_IF_c_ETC__q4 =
	      IF_config_memory_rg_req_00_BITS_19_TO_18_97_EQ_ETC___d335;
      5'd8:
	  CASE_config_memory_rg_req_BITS_30_TO_26_4_IF_c_ETC__q4 =
	      IF_config_memory_rg_req_00_BITS_19_TO_18_97_EQ_ETC___d322;
      default: CASE_config_memory_rg_req_BITS_30_TO_26_4_IF_c_ETC__q4 =
		   config_memory_rg_req[94:63];
    endcase
  end
  always@(rd_masters_0_fifo_rx_rv$port1__read)
  begin
    case (rd_masters_0_fifo_rx_rv$port1__read[19:18])
      2'd0: x__h10441 = 3'd0;
      2'd1: x__h10441 = 3'd1;
      default: x__h10441 = 3'd2;
    endcase
  end
  always@(rd_masters_0_fifo_rx_rv$port1__read)
  begin
    case (rd_masters_0_fifo_rx_rv$port1__read[21:20])
      2'd0: CASE_rd_masters_0_fifo_rx_rvport1__read_BITS__ETC__q9 = 2'd1;
      2'd2: CASE_rd_masters_0_fifo_rx_rvport1__read_BITS__ETC__q9 = 2'd0;
      default: CASE_rd_masters_0_fifo_rx_rvport1__read_BITS__ETC__q9 = 2'd2;
    endcase
  end
  always@(wr_masters_0_fifo_rx_rv$port1__read)
  begin
    case (wr_masters_0_fifo_rx_rv$port1__read[19:18])
      2'd0: x__h14862 = 3'd0;
      2'd1: x__h14862 = 3'd1;
      default: x__h14862 = 3'd2;
    endcase
  end
  always@(wr_masters_0_fifo_rx_rv$port1__read or out___1__h14488)
  begin
    case (wr_masters_0_fifo_rx_rv$port1__read[25:22])
      4'd0, 4'd15: wr_data_strb__h14377 = out___1__h14488;
      default: wr_data_strb__h14377 =
		   wr_masters_0_fifo_rx_rv$port1__read[25:22];
    endcase
  end
  always@(wr_masters_0_fifo_rx_rv$port1__read)
  begin
    case (wr_masters_0_fifo_rx_rv$port1__read[21:20])
      2'd0: CASE_wr_masters_0_fifo_rx_rvport1__read_BITS__ETC__q11 = 2'd1;
      2'd2: CASE_wr_masters_0_fifo_rx_rvport1__read_BITS__ETC__q11 = 2'd0;
      default: CASE_wr_masters_0_fifo_rx_rvport1__read_BITS__ETC__q11 = 2'd2;
    endcase
  end
  always@(slave_main_mem_rd_fifo_rx_rv$port1__read)
  begin
    case (slave_main_mem_rd_fifo_rx_rv$port1__read[18:17])
      2'd0:
	  CASE_slave_main_mem_rd_fifo_rx_rvport1__read__ETC__q14 =
	      slave_main_mem_rd_fifo_rx_rv$port1__read[18:17];
      2'd1: CASE_slave_main_mem_rd_fifo_rx_rvport1__read__ETC__q14 = 2'd2;
      2'd2: CASE_slave_main_mem_rd_fifo_rx_rvport1__read__ETC__q14 = 2'd3;
      2'd3: CASE_slave_main_mem_rd_fifo_rx_rvport1__read__ETC__q14 = 2'd1;
    endcase
  end
  always@(slave_config_mem_rd_fifo_rx_rv$port1__read)
  begin
    case (slave_config_mem_rd_fifo_rx_rv$port1__read[18:17])
      2'd0:
	  CASE_slave_config_mem_rd_fifo_rx_rvport1__rea_ETC__q16 =
	      slave_config_mem_rd_fifo_rx_rv$port1__read[18:17];
      2'd1: CASE_slave_config_mem_rd_fifo_rx_rvport1__rea_ETC__q16 = 2'd2;
      2'd2: CASE_slave_config_mem_rd_fifo_rx_rvport1__rea_ETC__q16 = 2'd3;
      2'd3: CASE_slave_config_mem_rd_fifo_rx_rvport1__rea_ETC__q16 = 2'd1;
    endcase
  end
  always@(slave_rtc_rd_fifo_rx_rv$port1__read)
  begin
    case (slave_rtc_rd_fifo_rx_rv$port1__read[18:17])
      2'd0:
	  CASE_slave_rtc_rd_fifo_rx_rvport1__read_BITS__ETC__q18 =
	      slave_rtc_rd_fifo_rx_rv$port1__read[18:17];
      2'd1: CASE_slave_rtc_rd_fifo_rx_rvport1__read_BITS__ETC__q18 = 2'd2;
      2'd2: CASE_slave_rtc_rd_fifo_rx_rvport1__read_BITS__ETC__q18 = 2'd3;
      2'd3: CASE_slave_rtc_rd_fifo_rx_rvport1__read_BITS__ETC__q18 = 2'd1;
    endcase
  end
  always@(slave_main_mem_wr_fifo_rx_rv$port1__read)
  begin
    case (slave_main_mem_wr_fifo_rx_rv$port1__read[18:17])
      2'd0:
	  CASE_slave_main_mem_wr_fifo_rx_rvport1__read__ETC__q20 =
	      slave_main_mem_wr_fifo_rx_rv$port1__read[18:17];
      2'd1: CASE_slave_main_mem_wr_fifo_rx_rvport1__read__ETC__q20 = 2'd2;
      2'd2: CASE_slave_main_mem_wr_fifo_rx_rvport1__read__ETC__q20 = 2'd3;
      2'd3: CASE_slave_main_mem_wr_fifo_rx_rvport1__read__ETC__q20 = 2'd1;
    endcase
  end
  always@(slave_config_mem_wr_fifo_rx_rv$port1__read)
  begin
    case (slave_config_mem_wr_fifo_rx_rv$port1__read[18:17])
      2'd0:
	  CASE_slave_config_mem_wr_fifo_rx_rvport1__rea_ETC__q21 =
	      slave_config_mem_wr_fifo_rx_rv$port1__read[18:17];
      2'd1: CASE_slave_config_mem_wr_fifo_rx_rvport1__rea_ETC__q21 = 2'd2;
      2'd2: CASE_slave_config_mem_wr_fifo_rx_rvport1__rea_ETC__q21 = 2'd3;
      2'd3: CASE_slave_config_mem_wr_fifo_rx_rvport1__rea_ETC__q21 = 2'd1;
    endcase
  end
  always@(slave_rtc_wr_fifo_rx_rv$port1__read)
  begin
    case (slave_rtc_wr_fifo_rx_rv$port1__read[18:17])
      2'd0:
	  CASE_slave_rtc_wr_fifo_rx_rvport1__read_BITS__ETC__q22 =
	      slave_rtc_wr_fifo_rx_rv$port1__read[18:17];
      2'd1: CASE_slave_rtc_wr_fifo_rx_rvport1__read_BITS__ETC__q22 = 2'd2;
      2'd2: CASE_slave_rtc_wr_fifo_rx_rvport1__read_BITS__ETC__q22 = 2'd3;
      2'd3: CASE_slave_rtc_wr_fifo_rx_rvport1__read_BITS__ETC__q22 = 2'd1;
    endcase
  end
  always@(x__read__h181749 or
	  slave_main_mem_rd_rd_addr_fifo_fifof_rv or
	  slave_config_mem_rd_rd_addr_fifo_fifof_rv or
	  slave_rtc_rd_rd_addr_fifo_fifof_rv)
  begin
    case (x__read__h181749)
      4'd0: CASE_x__read81749_0_1_1_NOT_slave_main_mem_rd__ETC__q23 = 1'd1;
      4'd1:
	  CASE_x__read81749_0_1_1_NOT_slave_main_mem_rd__ETC__q23 =
	      !slave_main_mem_rd_rd_addr_fifo_fifof_rv[54];
      4'd2:
	  CASE_x__read81749_0_1_1_NOT_slave_main_mem_rd__ETC__q23 =
	      !slave_config_mem_rd_rd_addr_fifo_fifof_rv[54];
      4'd3:
	  CASE_x__read81749_0_1_1_NOT_slave_main_mem_rd__ETC__q23 =
	      !slave_rtc_rd_rd_addr_fifo_fifof_rv[54];
      default: CASE_x__read81749_0_1_1_NOT_slave_main_mem_rd__ETC__q23 =
		   1'b0 /* unspecified value */ ;
    endcase
  end
  always@(addr_path_fifo_rvport1__read_BITS_15_TO_0__q24 or
	  slave_main_mem_rd_rd_addr_fifo_fifof_rv or
	  slave_config_mem_rd_rd_addr_fifo_fifof_rv or
	  slave_rtc_rd_rd_addr_fifo_fifof_rv)
  begin
    case (addr_path_fifo_rvport1__read_BITS_15_TO_0__q24[11:8])
      4'd0: CASE_addr_path_fifo_rvport1__read_BITS_15_TO_0_ETC__q25 = 1'd1;
      4'd1:
	  CASE_addr_path_fifo_rvport1__read_BITS_15_TO_0_ETC__q25 =
	      !slave_main_mem_rd_rd_addr_fifo_fifof_rv[54];
      4'd2:
	  CASE_addr_path_fifo_rvport1__read_BITS_15_TO_0_ETC__q25 =
	      !slave_config_mem_rd_rd_addr_fifo_fifof_rv[54];
      4'd3:
	  CASE_addr_path_fifo_rvport1__read_BITS_15_TO_0_ETC__q25 =
	      !slave_rtc_rd_rd_addr_fifo_fifof_rv[54];
      default: CASE_addr_path_fifo_rvport1__read_BITS_15_TO_0_ETC__q25 =
		   1'b0 /* unspecified value */ ;
    endcase
  end
  always@(resp_path_fifo_rvport1__read_BITS_15_TO_0__q26 or
	  resp_data__h185025 or resp_data__h185030 or resp_data__h185035)
  begin
    case (resp_path_fifo_rvport1__read_BITS_15_TO_0__q26[15:12])
      4'd0: new_value_data__h184806 = 32'h00000567;
      4'd1: new_value_data__h184806 = resp_data__h185025;
      4'd2: new_value_data__h184806 = resp_data__h185030;
      4'd3: new_value_data__h184806 = resp_data__h185035;
      default: new_value_data__h184806 =
		   32'hAAAAAAAA /* unspecified value */ ;
    endcase
  end
  always@(x__read__h184628 or
	  dummy_rARValid or
	  slave_main_mem_rd_rd_resp_fifo_fifof_rv$port1__read or
	  slave_config_mem_rd_rd_resp_fifo_fifof_rv$port1__read or
	  slave_rtc_rd_rd_resp_fifo_fifof_rv$port1__read)
  begin
    case (x__read__h184628)
      4'd0:
	  SEL_ARR_dummy_rARValid_537_slave_main_mem_rd_r_ETC___d3741 =
	      dummy_rARValid;
      4'd1:
	  SEL_ARR_dummy_rARValid_537_slave_main_mem_rd_r_ETC___d3741 =
	      slave_main_mem_rd_rd_resp_fifo_fifof_rv$port1__read[39];
      4'd2:
	  SEL_ARR_dummy_rARValid_537_slave_main_mem_rd_r_ETC___d3741 =
	      slave_config_mem_rd_rd_resp_fifo_fifof_rv$port1__read[39];
      4'd3:
	  SEL_ARR_dummy_rARValid_537_slave_main_mem_rd_r_ETC___d3741 =
	      slave_rtc_rd_rd_resp_fifo_fifof_rv$port1__read[39];
      default: SEL_ARR_dummy_rARValid_537_slave_main_mem_rd_r_ETC___d3741 =
		   1'b0 /* unspecified value */ ;
    endcase
  end
  always@(resp_path_fifo_rvport1__read_BITS_15_TO_0__q26 or
	  slave_main_mem_rd_rd_resp_fifo_fifof_rv$port1__read or
	  slave_main_mem_rd_rd_resp_fifo_data_wire$wget or
	  slave_config_mem_rd_rd_resp_fifo_fifof_rv$port1__read or
	  slave_config_mem_rd_rd_resp_fifo_data_wire$wget or
	  slave_rtc_rd_rd_resp_fifo_fifof_rv$port1__read or
	  slave_rtc_rd_rd_resp_fifo_data_wire$wget)
  begin
    case (resp_path_fifo_rvport1__read_BITS_15_TO_0__q26[15:12])
      4'd0: SEL_ARR_1_slave_main_mem_rd_rd_resp_fifo_data__ETC___d3693 = 1'd1;
      4'd1:
	  SEL_ARR_1_slave_main_mem_rd_rd_resp_fifo_data__ETC___d3693 =
	      slave_main_mem_rd_rd_resp_fifo_fifof_rv$port1__read[39] &&
	      slave_main_mem_rd_rd_resp_fifo_data_wire$wget[0];
      4'd2:
	  SEL_ARR_1_slave_main_mem_rd_rd_resp_fifo_data__ETC___d3693 =
	      slave_config_mem_rd_rd_resp_fifo_fifof_rv$port1__read[39] &&
	      slave_config_mem_rd_rd_resp_fifo_data_wire$wget[0];
      4'd3:
	  SEL_ARR_1_slave_main_mem_rd_rd_resp_fifo_data__ETC___d3693 =
	      slave_rtc_rd_rd_resp_fifo_fifof_rv$port1__read[39] &&
	      slave_rtc_rd_rd_resp_fifo_data_wire$wget[0];
      default: SEL_ARR_1_slave_main_mem_rd_rd_resp_fifo_data__ETC___d3693 =
		   1'b0 /* unspecified value */ ;
    endcase
  end
  always@(resp_path_fifo_rvport1__read_BITS_15_TO_0__q26 or
	  slave_main_mem_rd_rd_resp_fifo_fifof_rv$port1__read or
	  slave_main_mem_rd_rd_resp_fifo_data_wire$wget or
	  slave_config_mem_rd_rd_resp_fifo_fifof_rv$port1__read or
	  slave_config_mem_rd_rd_resp_fifo_data_wire$wget or
	  slave_rtc_rd_rd_resp_fifo_fifof_rv$port1__read or
	  slave_rtc_rd_rd_resp_fifo_data_wire$wget)
  begin
    case (resp_path_fifo_rvport1__read_BITS_15_TO_0__q26[15:12])
      4'd0: CASE_resp_path_fifo_rvport1__read_BITS_15_TO_0_ETC__q27 = 2'd3;
      4'd1:
	  CASE_resp_path_fifo_rvport1__read_BITS_15_TO_0_ETC__q27 =
	      slave_main_mem_rd_rd_resp_fifo_fifof_rv$port1__read[39] ?
		slave_main_mem_rd_rd_resp_fifo_data_wire$wget[2:1] :
		2'd0;
      4'd2:
	  CASE_resp_path_fifo_rvport1__read_BITS_15_TO_0_ETC__q27 =
	      slave_config_mem_rd_rd_resp_fifo_fifof_rv$port1__read[39] ?
		slave_config_mem_rd_rd_resp_fifo_data_wire$wget[2:1] :
		2'd0;
      4'd3:
	  CASE_resp_path_fifo_rvport1__read_BITS_15_TO_0_ETC__q27 =
	      slave_rtc_rd_rd_resp_fifo_fifof_rv$port1__read[39] ?
		slave_rtc_rd_rd_resp_fifo_data_wire$wget[2:1] :
		2'd0;
      default: CASE_resp_path_fifo_rvport1__read_BITS_15_TO_0_ETC__q27 =
		   2'b10 /* unspecified value */ ;
    endcase
  end
  always@(resp_path_fifo_rvport1__read_BITS_15_TO_0__q26 or
	  dummy_rARValid or
	  slave_main_mem_rd_rd_resp_fifo_fifof_rv$port1__read or
	  slave_config_mem_rd_rd_resp_fifo_fifof_rv$port1__read or
	  slave_rtc_rd_rd_resp_fifo_fifof_rv$port1__read)
  begin
    case (resp_path_fifo_rvport1__read_BITS_15_TO_0__q26[15:12])
      4'd0:
	  SEL_ARR_dummy_rARValid_537_slave_main_mem_rd_r_ETC___d3700 =
	      dummy_rARValid;
      4'd1:
	  SEL_ARR_dummy_rARValid_537_slave_main_mem_rd_r_ETC___d3700 =
	      slave_main_mem_rd_rd_resp_fifo_fifof_rv$port1__read[39];
      4'd2:
	  SEL_ARR_dummy_rARValid_537_slave_main_mem_rd_r_ETC___d3700 =
	      slave_config_mem_rd_rd_resp_fifo_fifof_rv$port1__read[39];
      4'd3:
	  SEL_ARR_dummy_rARValid_537_slave_main_mem_rd_r_ETC___d3700 =
	      slave_rtc_rd_rd_resp_fifo_fifof_rv$port1__read[39];
      default: SEL_ARR_dummy_rARValid_537_slave_main_mem_rd_r_ETC___d3700 =
		   1'b0 /* unspecified value */ ;
    endcase
  end
  always@(slave_main_mem_rd_rd_addr_fifo_fifof_rv$port1__read)
  begin
    case (slave_main_mem_rd_rd_addr_fifo_fifof_rv$port1__read[42:41])
      2'd0: CASE_slave_main_mem_rd_rd_addr_fifo_fifof_rvp_ETC__q28 = 2'd2;
      2'd1: CASE_slave_main_mem_rd_rd_addr_fifo_fifof_rvp_ETC__q28 = 2'd0;
      default: CASE_slave_main_mem_rd_rd_addr_fifo_fifof_rvp_ETC__q28 = 2'd1;
    endcase
  end
  always@(slave_config_mem_rd_rd_addr_fifo_fifof_rv$port1__read)
  begin
    case (slave_config_mem_rd_rd_addr_fifo_fifof_rv$port1__read[42:41])
      2'd0: CASE_slave_config_mem_rd_rd_addr_fifo_fifof_rv_ETC__q29 = 2'd2;
      2'd1: CASE_slave_config_mem_rd_rd_addr_fifo_fifof_rv_ETC__q29 = 2'd0;
      default: CASE_slave_config_mem_rd_rd_addr_fifo_fifof_rv_ETC__q29 = 2'd1;
    endcase
  end
  always@(slave_rtc_rd_rd_addr_fifo_fifof_rv$port1__read)
  begin
    case (slave_rtc_rd_rd_addr_fifo_fifof_rv$port1__read[42:41])
      2'd0: CASE_slave_rtc_rd_rd_addr_fifo_fifof_rvport1__ETC__q30 = 2'd2;
      2'd1: CASE_slave_rtc_rd_rd_addr_fifo_fifof_rvport1__ETC__q30 = 2'd0;
      default: CASE_slave_rtc_rd_rd_addr_fifo_fifof_rvport1__ETC__q30 = 2'd1;
    endcase
  end
  always@(rd_masters_0_rd_resp_fifo_fifof_rv$port1__read)
  begin
    case (rd_masters_0_rd_resp_fifo_fifof_rv$port1__read[2:1])
      2'd0:
	  CASE_rd_masters_0_rd_resp_fifo_fifof_rvport1__ETC__q31 =
	      rd_masters_0_rd_resp_fifo_fifof_rv$port1__read[2:1];
      2'd1: CASE_rd_masters_0_rd_resp_fifo_fifof_rvport1__ETC__q31 = 2'd3;
      2'd2: CASE_rd_masters_0_rd_resp_fifo_fifof_rvport1__ETC__q31 = 2'd1;
      2'd3: CASE_rd_masters_0_rd_resp_fifo_fifof_rvport1__ETC__q31 = 2'd2;
    endcase
  end
  always@(x__read__h190839 or
	  slave_main_mem_wr_wr_addr_fifo_fifof_rv or
	  slave_config_mem_wr_wr_addr_fifo_fifof_rv or
	  slave_rtc_wr_wr_addr_fifo_fifof_rv)
  begin
    case (x__read__h190839)
      4'd0: CASE_x__read90839_0_1_1_NOT_slave_main_mem_wr__ETC__q32 = 1'd1;
      4'd1:
	  CASE_x__read90839_0_1_1_NOT_slave_main_mem_wr__ETC__q32 =
	      !slave_main_mem_wr_wr_addr_fifo_fifof_rv[54];
      4'd2:
	  CASE_x__read90839_0_1_1_NOT_slave_main_mem_wr__ETC__q32 =
	      !slave_config_mem_wr_wr_addr_fifo_fifof_rv[54];
      4'd3:
	  CASE_x__read90839_0_1_1_NOT_slave_main_mem_wr__ETC__q32 =
	      !slave_rtc_wr_wr_addr_fifo_fifof_rv[54];
      default: CASE_x__read90839_0_1_1_NOT_slave_main_mem_wr__ETC__q32 =
		   1'b0 /* unspecified value */ ;
    endcase
  end
  always@(addr_path_fifo_rv_1port1__read_BITS_15_TO_0__q33 or
	  slave_main_mem_wr_wr_addr_fifo_fifof_rv or
	  slave_config_mem_wr_wr_addr_fifo_fifof_rv or
	  slave_rtc_wr_wr_addr_fifo_fifof_rv)
  begin
    case (addr_path_fifo_rv_1port1__read_BITS_15_TO_0__q33[11:8])
      4'd0: CASE_addr_path_fifo_rv_1port1__read_BITS_15_TO_ETC__q34 = 1'd1;
      4'd1:
	  CASE_addr_path_fifo_rv_1port1__read_BITS_15_TO_ETC__q34 =
	      !slave_main_mem_wr_wr_addr_fifo_fifof_rv[54];
      4'd2:
	  CASE_addr_path_fifo_rv_1port1__read_BITS_15_TO_ETC__q34 =
	      !slave_config_mem_wr_wr_addr_fifo_fifof_rv[54];
      4'd3:
	  CASE_addr_path_fifo_rv_1port1__read_BITS_15_TO_ETC__q34 =
	      !slave_rtc_wr_wr_addr_fifo_fifof_rv[54];
      default: CASE_addr_path_fifo_rv_1port1__read_BITS_15_TO_ETC__q34 =
		   1'b0 /* unspecified value */ ;
    endcase
  end
  always@(x__read__h193793 or
	  slave_main_mem_wr_wr_data_fifo_fifof_rv or
	  slave_config_mem_wr_wr_data_fifo_fifof_rv or
	  slave_rtc_wr_wr_data_fifo_fifof_rv)
  begin
    case (x__read__h193793)
      4'd0: CASE_x__read93793_0_1_1_NOT_slave_main_mem_wr__ETC__q35 = 1'd1;
      4'd1:
	  CASE_x__read93793_0_1_1_NOT_slave_main_mem_wr__ETC__q35 =
	      !slave_main_mem_wr_wr_data_fifo_fifof_rv[41];
      4'd2:
	  CASE_x__read93793_0_1_1_NOT_slave_main_mem_wr__ETC__q35 =
	      !slave_config_mem_wr_wr_data_fifo_fifof_rv[41];
      4'd3:
	  CASE_x__read93793_0_1_1_NOT_slave_main_mem_wr__ETC__q35 =
	      !slave_rtc_wr_wr_data_fifo_fifof_rv[41];
      default: CASE_x__read93793_0_1_1_NOT_slave_main_mem_wr__ETC__q35 =
		   1'b0 /* unspecified value */ ;
    endcase
  end
  always@(data_path_fifo_rvport1__read_BITS_15_TO_0__q36 or
	  slave_main_mem_wr_wr_data_fifo_fifof_rv or
	  slave_config_mem_wr_wr_data_fifo_fifof_rv or
	  slave_rtc_wr_wr_data_fifo_fifof_rv)
  begin
    case (data_path_fifo_rvport1__read_BITS_15_TO_0__q36[11:8])
      4'd0: CASE_data_path_fifo_rvport1__read_BITS_15_TO_0_ETC__q37 = 1'd1;
      4'd1:
	  CASE_data_path_fifo_rvport1__read_BITS_15_TO_0_ETC__q37 =
	      !slave_main_mem_wr_wr_data_fifo_fifof_rv[41];
      4'd2:
	  CASE_data_path_fifo_rvport1__read_BITS_15_TO_0_ETC__q37 =
	      !slave_config_mem_wr_wr_data_fifo_fifof_rv[41];
      4'd3:
	  CASE_data_path_fifo_rvport1__read_BITS_15_TO_0_ETC__q37 =
	      !slave_rtc_wr_wr_data_fifo_fifof_rv[41];
      default: CASE_data_path_fifo_rvport1__read_BITS_15_TO_0_ETC__q37 =
		   1'b0 /* unspecified value */ ;
    endcase
  end
  always@(slave_main_mem_wr_wr_addr_fifo_fifof_rv$port1__read)
  begin
    case (slave_main_mem_wr_wr_addr_fifo_fifof_rv$port1__read[42:41])
      2'd0: CASE_slave_main_mem_wr_wr_addr_fifo_fifof_rvp_ETC__q38 = 2'd2;
      2'd1: CASE_slave_main_mem_wr_wr_addr_fifo_fifof_rvp_ETC__q38 = 2'd0;
      default: CASE_slave_main_mem_wr_wr_addr_fifo_fifof_rvp_ETC__q38 = 2'd1;
    endcase
  end
  always@(slave_config_mem_wr_wr_addr_fifo_fifof_rv$port1__read)
  begin
    case (slave_config_mem_wr_wr_addr_fifo_fifof_rv$port1__read[42:41])
      2'd0: CASE_slave_config_mem_wr_wr_addr_fifo_fifof_rv_ETC__q39 = 2'd2;
      2'd1: CASE_slave_config_mem_wr_wr_addr_fifo_fifof_rv_ETC__q39 = 2'd0;
      default: CASE_slave_config_mem_wr_wr_addr_fifo_fifof_rv_ETC__q39 = 2'd1;
    endcase
  end
  always@(slave_rtc_wr_wr_addr_fifo_fifof_rv$port1__read)
  begin
    case (slave_rtc_wr_wr_addr_fifo_fifof_rv$port1__read[42:41])
      2'd0: CASE_slave_rtc_wr_wr_addr_fifo_fifof_rvport1__ETC__q40 = 2'd2;
      2'd1: CASE_slave_rtc_wr_wr_addr_fifo_fifof_rvport1__ETC__q40 = 2'd0;
      default: CASE_slave_rtc_wr_wr_addr_fifo_fifof_rvport1__ETC__q40 = 2'd1;
    endcase
  end
  always@(x__read__h195947 or
	  slave_main_mem_wr_wr_resp_fifo_fifof_cntr_r or
	  slave_config_mem_wr_wr_resp_fifo_fifof_cntr_r or
	  slave_rtc_wr_wr_resp_fifo_fifof_cntr_r)
  begin
    case (x__read__h195947)
      4'd0: CASE_x__read95947_0_1_1_NOT_slave_main_mem_wr__ETC__q41 = 1'd1;
      4'd1:
	  CASE_x__read95947_0_1_1_NOT_slave_main_mem_wr__ETC__q41 =
	      slave_main_mem_wr_wr_resp_fifo_fifof_cntr_r != 2'd0;
      4'd2:
	  CASE_x__read95947_0_1_1_NOT_slave_main_mem_wr__ETC__q41 =
	      slave_config_mem_wr_wr_resp_fifo_fifof_cntr_r != 2'd0;
      4'd3:
	  CASE_x__read95947_0_1_1_NOT_slave_main_mem_wr__ETC__q41 =
	      slave_rtc_wr_wr_resp_fifo_fifof_cntr_r != 2'd0;
      default: CASE_x__read95947_0_1_1_NOT_slave_main_mem_wr__ETC__q41 =
		   1'b0 /* unspecified value */ ;
    endcase
  end
  always@(resp_path_fifo_rv_1port1__read_BITS_15_TO_0__q42 or
	  slave_main_mem_wr_wr_resp_fifo_fifof_cntr_r or
	  slave_config_mem_wr_wr_resp_fifo_fifof_cntr_r or
	  slave_rtc_wr_wr_resp_fifo_fifof_cntr_r)
  begin
    case (resp_path_fifo_rv_1port1__read_BITS_15_TO_0__q42[15:12])
      4'd0: CASE_resp_path_fifo_rv_1port1__read_BITS_15_TO_ETC__q43 = 1'd1;
      4'd1:
	  CASE_resp_path_fifo_rv_1port1__read_BITS_15_TO_ETC__q43 =
	      slave_main_mem_wr_wr_resp_fifo_fifof_cntr_r != 2'd0;
      4'd2:
	  CASE_resp_path_fifo_rv_1port1__read_BITS_15_TO_ETC__q43 =
	      slave_config_mem_wr_wr_resp_fifo_fifof_cntr_r != 2'd0;
      4'd3:
	  CASE_resp_path_fifo_rv_1port1__read_BITS_15_TO_ETC__q43 =
	      slave_rtc_wr_wr_resp_fifo_fifof_cntr_r != 2'd0;
      default: CASE_resp_path_fifo_rv_1port1__read_BITS_15_TO_ETC__q43 =
		   1'b0 /* unspecified value */ ;
    endcase
  end
  always@(resp_switch_path_wire_1$wget or
	  slave_main_mem_wr_wr_resp_fifo_fifof_q_0 or
	  slave_config_mem_wr_wr_resp_fifo_fifof_q_0 or
	  slave_rtc_wr_wr_resp_fifo_fifof_q_0)
  begin
    case (resp_switch_path_wire_1$wget[15:12])
      4'd0: CASE_resp_switch_path_wire_1wget_BITS_15_TO_1_ETC__q44 = 2'd3;
      4'd1:
	  CASE_resp_switch_path_wire_1wget_BITS_15_TO_1_ETC__q44 =
	      slave_main_mem_wr_wr_resp_fifo_fifof_q_0[1:0];
      4'd2:
	  CASE_resp_switch_path_wire_1wget_BITS_15_TO_1_ETC__q44 =
	      slave_config_mem_wr_wr_resp_fifo_fifof_q_0[1:0];
      4'd3:
	  CASE_resp_switch_path_wire_1wget_BITS_15_TO_1_ETC__q44 =
	      slave_rtc_wr_wr_resp_fifo_fifof_q_0[1:0];
      default: CASE_resp_switch_path_wire_1wget_BITS_15_TO_1_ETC__q44 =
		   2'b10 /* unspecified value */ ;
    endcase
  end
  always@(wr_masters_0_wr_resp_fifo_fifof_rv$port1__read)
  begin
    case (wr_masters_0_wr_resp_fifo_fifof_rv$port1__read[1:0])
      2'd0:
	  CASE_wr_masters_0_wr_resp_fifo_fifof_rvport1__ETC__q45 =
	      wr_masters_0_wr_resp_fifo_fifof_rv$port1__read[1:0];
      2'd1: CASE_wr_masters_0_wr_resp_fifo_fifof_rvport1__ETC__q45 = 2'd3;
      2'd2: CASE_wr_masters_0_wr_resp_fifo_fifof_rvport1__ETC__q45 = 2'd1;
      2'd3: CASE_wr_masters_0_wr_resp_fifo_fifof_rvport1__ETC__q45 = 2'd2;
    endcase
  end
  always@(config_memory_ff_wr_reqs$D_OUT)
  begin
    case (config_memory_ff_wr_reqs$D_OUT[64:63])
      2'd0: CASE_config_memory_ff_wr_reqsD_OUT_BITS_64_TO_ETC__q46 = 4'b0001;
      2'd1: CASE_config_memory_ff_wr_reqsD_OUT_BITS_64_TO_ETC__q46 = 4'b0010;
      2'd2: CASE_config_memory_ff_wr_reqsD_OUT_BITS_64_TO_ETC__q46 = 4'b0100;
      2'd3: CASE_config_memory_ff_wr_reqsD_OUT_BITS_64_TO_ETC__q46 = 4'b1000;
    endcase
  end
  always@(main_memory_ff_wr_reqs$D_OUT)
  begin
    case (main_memory_ff_wr_reqs$D_OUT[64:63])
      2'd0: CASE_main_memory_ff_wr_reqsD_OUT_BITS_64_TO_6_ETC__q48 = 4'b0001;
      2'd1: CASE_main_memory_ff_wr_reqsD_OUT_BITS_64_TO_6_ETC__q48 = 4'b0010;
      2'd2: CASE_main_memory_ff_wr_reqsD_OUT_BITS_64_TO_6_ETC__q48 = 4'b0100;
      2'd3: CASE_main_memory_ff_wr_reqsD_OUT_BITS_64_TO_6_ETC__q48 = 4'b1000;
    endcase
  end

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        addr_path_fifo_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 16'b1010101010101010 /* unspecified value */  };
	addr_path_fifo_rv_1 <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 16'b1010101010101010 /* unspecified value */  };
	addr_switch_done_reg <= `BSV_ASSIGNMENT_DELAY 1'd0;
	addr_switch_done_reg_2 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	arbiter_priority_vector <= `BSV_ASSIGNMENT_DELAY 1'd1;
	arbiter_priority_vector_1 <= `BSV_ASSIGNMENT_DELAY 1'd1;
	config_memory_ff_rd_rsps_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 53'h0AAAAAAAAAAAAA /* unspecified value */  };
	config_memory_ff_wr_rsps_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 53'h0AAAAAAAAAAAAA /* unspecified value */  };
	config_memory_mem_write_ctr <= `BSV_ASSIGNMENT_DELAY 1'd0;
	config_memory_rg_id <= `BSV_ASSIGNMENT_DELAY 4'd0;
	config_memory_rg_req <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 99'h2AAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */  };
	config_memory_rg_state <= `BSV_ASSIGNMENT_DELAY 1'd0;
	config_memory_rg_word_count <= `BSV_ASSIGNMENT_DELAY 5'd0;
	data_path_fifo_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 16'b1010101010101010 /* unspecified value */  };
	data_switch_done_reg <= `BSV_ASSIGNMENT_DELAY 1'd0;
	dummy_rARValid <= `BSV_ASSIGNMENT_DELAY 1'd0;
	dummy_rBReady <= `BSV_ASSIGNMENT_DELAY 1'd0;
	dummy_rwLast <= `BSV_ASSIGNMENT_DELAY 1'd0;
	main_memory_ff_rd_rsps_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 53'h0AAAAAAAAAAAAA /* unspecified value */  };
	main_memory_ff_wr_rsps_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 53'h0AAAAAAAAAAAAA /* unspecified value */  };
	main_memory_mem_write_ctr <= `BSV_ASSIGNMENT_DELAY 1'd0;
	main_memory_rg_id <= `BSV_ASSIGNMENT_DELAY 4'd0;
	main_memory_rg_req <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 99'h2AAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */  };
	main_memory_rg_state <= `BSV_ASSIGNMENT_DELAY 1'd0;
	main_memory_rg_word_count <= `BSV_ASSIGNMENT_DELAY 5'd0;
	rd_masters_0_count <= `BSV_ASSIGNMENT_DELAY 5'd0;
	rd_masters_0_fifo_rx_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 100'hAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */  };
	rd_masters_0_fifo_tx_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 53'h0AAAAAAAAAAAAA /* unspecified value */  };
	rd_masters_0_rd_addr_fifo_fifof_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 54'h2AAAAAAAAAAAAA /* unspecified value */  };
	rd_masters_0_rd_resp_fifo_fifof_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 39'h2AAAAAAAAA /* unspecified value */  };
	resp_path_fifo_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 16'b1010101010101010 /* unspecified value */  };
	resp_path_fifo_rv_1 <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 16'b1010101010101010 /* unspecified value */  };
	resp_switch_done_reg <= `BSV_ASSIGNMENT_DELAY 1'd0;
	resp_switch_done_reg_2 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	rtc_counter_cycle <= `BSV_ASSIGNMENT_DELAY 4'd0;
	rtc_pendingReq_rd <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0,
	      103'h2AAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */  };
	rtc_pendingReq_wr <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0,
	      103'h2AAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */  };
	rtc_timeCmpHi <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rtc_timeCmpLo <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rtc_timeRegHi <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rtc_timeRegLo <= `BSV_ASSIGNMENT_DELAY 32'd0;
	slave_config_mem_rd_count <= `BSV_ASSIGNMENT_DELAY 5'd0;
	slave_config_mem_rd_desc_prev <= `BSV_ASSIGNMENT_DELAY
	    99'h2AAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
	slave_config_mem_rd_fifo_rx_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 53'h0AAAAAAAAAAAAA /* unspecified value */  };
	slave_config_mem_rd_fifo_tx_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 100'hAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */  };
	slave_config_mem_rd_rd_addr_fifo_fifof_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 54'h2AAAAAAAAAAAAA /* unspecified value */  };
	slave_config_mem_rd_rd_resp_fifo_fifof_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 39'h2AAAAAAAAA /* unspecified value */  };
	slave_config_mem_wr_count <= `BSV_ASSIGNMENT_DELAY 5'd0;
	slave_config_mem_wr_desc_prev <= `BSV_ASSIGNMENT_DELAY
	    99'h2AAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
	slave_config_mem_wr_fifo_rx_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 53'h0AAAAAAAAAAAAA /* unspecified value */  };
	slave_config_mem_wr_fifo_tx_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 100'hAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */  };
	slave_config_mem_wr_wr_addr_fifo_fifof_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 54'h2AAAAAAAAAAAAA /* unspecified value */  };
	slave_config_mem_wr_wr_data_fifo_fifof_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 41'h0AAAAAAAAAA /* unspecified value */  };
	slave_config_mem_wr_wr_resp_fifo_fifof_cntr_r <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	slave_config_mem_wr_wr_resp_fifo_fifof_q_0 <= `BSV_ASSIGNMENT_DELAY
	    6'd0;
	slave_config_mem_wr_wr_resp_fifo_fifof_q_1 <= `BSV_ASSIGNMENT_DELAY
	    6'd0;
	slave_main_mem_rd_count <= `BSV_ASSIGNMENT_DELAY 5'd0;
	slave_main_mem_rd_desc_prev <= `BSV_ASSIGNMENT_DELAY
	    99'h2AAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
	slave_main_mem_rd_fifo_rx_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 53'h0AAAAAAAAAAAAA /* unspecified value */  };
	slave_main_mem_rd_fifo_tx_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 100'hAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */  };
	slave_main_mem_rd_rd_addr_fifo_fifof_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 54'h2AAAAAAAAAAAAA /* unspecified value */  };
	slave_main_mem_rd_rd_resp_fifo_fifof_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 39'h2AAAAAAAAA /* unspecified value */  };
	slave_main_mem_wr_count <= `BSV_ASSIGNMENT_DELAY 5'd0;
	slave_main_mem_wr_desc_prev <= `BSV_ASSIGNMENT_DELAY
	    99'h2AAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
	slave_main_mem_wr_fifo_rx_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 53'h0AAAAAAAAAAAAA /* unspecified value */  };
	slave_main_mem_wr_fifo_tx_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 100'hAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */  };
	slave_main_mem_wr_wr_addr_fifo_fifof_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 54'h2AAAAAAAAAAAAA /* unspecified value */  };
	slave_main_mem_wr_wr_data_fifo_fifof_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 41'h0AAAAAAAAAA /* unspecified value */  };
	slave_main_mem_wr_wr_resp_fifo_fifof_cntr_r <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	slave_main_mem_wr_wr_resp_fifo_fifof_q_0 <= `BSV_ASSIGNMENT_DELAY
	    6'd0;
	slave_main_mem_wr_wr_resp_fifo_fifof_q_1 <= `BSV_ASSIGNMENT_DELAY
	    6'd0;
	slave_rtc_rd_count <= `BSV_ASSIGNMENT_DELAY 5'd0;
	slave_rtc_rd_desc_prev <= `BSV_ASSIGNMENT_DELAY
	    99'h2AAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
	slave_rtc_rd_fifo_rx_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 53'h0AAAAAAAAAAAAA /* unspecified value */  };
	slave_rtc_rd_fifo_tx_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 100'hAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */  };
	slave_rtc_rd_rd_addr_fifo_fifof_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 54'h2AAAAAAAAAAAAA /* unspecified value */  };
	slave_rtc_rd_rd_resp_fifo_fifof_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 39'h2AAAAAAAAA /* unspecified value */  };
	slave_rtc_wr_count <= `BSV_ASSIGNMENT_DELAY 5'd0;
	slave_rtc_wr_desc_prev <= `BSV_ASSIGNMENT_DELAY
	    99'h2AAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
	slave_rtc_wr_fifo_rx_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 53'h0AAAAAAAAAAAAA /* unspecified value */  };
	slave_rtc_wr_fifo_tx_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 100'hAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */  };
	slave_rtc_wr_wr_addr_fifo_fifof_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 54'h2AAAAAAAAAAAAA /* unspecified value */  };
	slave_rtc_wr_wr_data_fifo_fifof_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 41'h0AAAAAAAAAA /* unspecified value */  };
	slave_rtc_wr_wr_resp_fifo_fifof_cntr_r <= `BSV_ASSIGNMENT_DELAY 2'd0;
	slave_rtc_wr_wr_resp_fifo_fifof_q_0 <= `BSV_ASSIGNMENT_DELAY 6'd0;
	slave_rtc_wr_wr_resp_fifo_fifof_q_1 <= `BSV_ASSIGNMENT_DELAY 6'd0;
	wr_masters_0_count <= `BSV_ASSIGNMENT_DELAY 5'd0;
	wr_masters_0_descriptor <= `BSV_ASSIGNMENT_DELAY
	    99'h2AAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
	wr_masters_0_fifo_rx_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 100'hAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */  };
	wr_masters_0_fifo_tx_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 53'h0AAAAAAAAAAAAA /* unspecified value */  };
	wr_masters_0_saved_data <= `BSV_ASSIGNMENT_DELAY
	    41'h0AAAAAAAAAA /* unspecified value */ ;
	wr_masters_0_wr_addr_fifo_fifof_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 54'h2AAAAAAAAAAAAA /* unspecified value */  };
	wr_masters_0_wr_data_fifo_fifof_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 41'h0AAAAAAAAAA /* unspecified value */  };
	wr_masters_0_wr_resp_fifo_fifof_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0, 6'b101010 /* unspecified value */  };
      end
    else
      begin
        if (addr_path_fifo_rv$EN)
	  addr_path_fifo_rv <= `BSV_ASSIGNMENT_DELAY addr_path_fifo_rv$D_IN;
	if (addr_path_fifo_rv_1$EN)
	  addr_path_fifo_rv_1 <= `BSV_ASSIGNMENT_DELAY
	      addr_path_fifo_rv_1$D_IN;
	if (addr_switch_done_reg$EN)
	  addr_switch_done_reg <= `BSV_ASSIGNMENT_DELAY
	      addr_switch_done_reg$D_IN;
	if (addr_switch_done_reg_2$EN)
	  addr_switch_done_reg_2 <= `BSV_ASSIGNMENT_DELAY
	      addr_switch_done_reg_2$D_IN;
	if (arbiter_priority_vector$EN)
	  arbiter_priority_vector <= `BSV_ASSIGNMENT_DELAY
	      arbiter_priority_vector$D_IN;
	if (arbiter_priority_vector_1$EN)
	  arbiter_priority_vector_1 <= `BSV_ASSIGNMENT_DELAY
	      arbiter_priority_vector_1$D_IN;
	if (config_memory_ff_rd_rsps_rv$EN)
	  config_memory_ff_rd_rsps_rv <= `BSV_ASSIGNMENT_DELAY
	      config_memory_ff_rd_rsps_rv$D_IN;
	if (config_memory_ff_wr_rsps_rv$EN)
	  config_memory_ff_wr_rsps_rv <= `BSV_ASSIGNMENT_DELAY
	      config_memory_ff_wr_rsps_rv$D_IN;
	if (config_memory_mem_write_ctr$EN)
	  config_memory_mem_write_ctr <= `BSV_ASSIGNMENT_DELAY
	      config_memory_mem_write_ctr$D_IN;
	if (config_memory_rg_id$EN)
	  config_memory_rg_id <= `BSV_ASSIGNMENT_DELAY
	      config_memory_rg_id$D_IN;
	if (config_memory_rg_req$EN)
	  config_memory_rg_req <= `BSV_ASSIGNMENT_DELAY
	      config_memory_rg_req$D_IN;
	if (config_memory_rg_state$EN)
	  config_memory_rg_state <= `BSV_ASSIGNMENT_DELAY
	      config_memory_rg_state$D_IN;
	if (config_memory_rg_word_count$EN)
	  config_memory_rg_word_count <= `BSV_ASSIGNMENT_DELAY
	      config_memory_rg_word_count$D_IN;
	if (data_path_fifo_rv$EN)
	  data_path_fifo_rv <= `BSV_ASSIGNMENT_DELAY data_path_fifo_rv$D_IN;
	if (data_switch_done_reg$EN)
	  data_switch_done_reg <= `BSV_ASSIGNMENT_DELAY
	      data_switch_done_reg$D_IN;
	if (dummy_rARValid$EN)
	  dummy_rARValid <= `BSV_ASSIGNMENT_DELAY dummy_rARValid$D_IN;
	if (dummy_rBReady$EN)
	  dummy_rBReady <= `BSV_ASSIGNMENT_DELAY dummy_rBReady$D_IN;
	if (dummy_rwLast$EN)
	  dummy_rwLast <= `BSV_ASSIGNMENT_DELAY dummy_rwLast$D_IN;
	if (main_memory_ff_rd_rsps_rv$EN)
	  main_memory_ff_rd_rsps_rv <= `BSV_ASSIGNMENT_DELAY
	      main_memory_ff_rd_rsps_rv$D_IN;
	if (main_memory_ff_wr_rsps_rv$EN)
	  main_memory_ff_wr_rsps_rv <= `BSV_ASSIGNMENT_DELAY
	      main_memory_ff_wr_rsps_rv$D_IN;
	if (main_memory_mem_write_ctr$EN)
	  main_memory_mem_write_ctr <= `BSV_ASSIGNMENT_DELAY
	      main_memory_mem_write_ctr$D_IN;
	if (main_memory_rg_id$EN)
	  main_memory_rg_id <= `BSV_ASSIGNMENT_DELAY main_memory_rg_id$D_IN;
	if (main_memory_rg_req$EN)
	  main_memory_rg_req <= `BSV_ASSIGNMENT_DELAY main_memory_rg_req$D_IN;
	if (main_memory_rg_state$EN)
	  main_memory_rg_state <= `BSV_ASSIGNMENT_DELAY
	      main_memory_rg_state$D_IN;
	if (main_memory_rg_word_count$EN)
	  main_memory_rg_word_count <= `BSV_ASSIGNMENT_DELAY
	      main_memory_rg_word_count$D_IN;
	if (rd_masters_0_count$EN)
	  rd_masters_0_count <= `BSV_ASSIGNMENT_DELAY rd_masters_0_count$D_IN;
	if (rd_masters_0_fifo_rx_rv$EN)
	  rd_masters_0_fifo_rx_rv <= `BSV_ASSIGNMENT_DELAY
	      rd_masters_0_fifo_rx_rv$D_IN;
	if (rd_masters_0_fifo_tx_rv$EN)
	  rd_masters_0_fifo_tx_rv <= `BSV_ASSIGNMENT_DELAY
	      rd_masters_0_fifo_tx_rv$D_IN;
	if (rd_masters_0_rd_addr_fifo_fifof_rv$EN)
	  rd_masters_0_rd_addr_fifo_fifof_rv <= `BSV_ASSIGNMENT_DELAY
	      rd_masters_0_rd_addr_fifo_fifof_rv$D_IN;
	if (rd_masters_0_rd_resp_fifo_fifof_rv$EN)
	  rd_masters_0_rd_resp_fifo_fifof_rv <= `BSV_ASSIGNMENT_DELAY
	      rd_masters_0_rd_resp_fifo_fifof_rv$D_IN;
	if (resp_path_fifo_rv$EN)
	  resp_path_fifo_rv <= `BSV_ASSIGNMENT_DELAY resp_path_fifo_rv$D_IN;
	if (resp_path_fifo_rv_1$EN)
	  resp_path_fifo_rv_1 <= `BSV_ASSIGNMENT_DELAY
	      resp_path_fifo_rv_1$D_IN;
	if (resp_switch_done_reg$EN)
	  resp_switch_done_reg <= `BSV_ASSIGNMENT_DELAY
	      resp_switch_done_reg$D_IN;
	if (resp_switch_done_reg_2$EN)
	  resp_switch_done_reg_2 <= `BSV_ASSIGNMENT_DELAY
	      resp_switch_done_reg_2$D_IN;
	if (rtc_counter_cycle$EN)
	  rtc_counter_cycle <= `BSV_ASSIGNMENT_DELAY rtc_counter_cycle$D_IN;
	if (rtc_pendingReq_rd$EN)
	  rtc_pendingReq_rd <= `BSV_ASSIGNMENT_DELAY rtc_pendingReq_rd$D_IN;
	if (rtc_pendingReq_wr$EN)
	  rtc_pendingReq_wr <= `BSV_ASSIGNMENT_DELAY rtc_pendingReq_wr$D_IN;
	if (rtc_timeCmpHi$EN)
	  rtc_timeCmpHi <= `BSV_ASSIGNMENT_DELAY rtc_timeCmpHi$D_IN;
	if (rtc_timeCmpLo$EN)
	  rtc_timeCmpLo <= `BSV_ASSIGNMENT_DELAY rtc_timeCmpLo$D_IN;
	if (rtc_timeRegHi$EN)
	  rtc_timeRegHi <= `BSV_ASSIGNMENT_DELAY rtc_timeRegHi$D_IN;
	if (rtc_timeRegLo$EN)
	  rtc_timeRegLo <= `BSV_ASSIGNMENT_DELAY rtc_timeRegLo$D_IN;
	if (slave_config_mem_rd_count$EN)
	  slave_config_mem_rd_count <= `BSV_ASSIGNMENT_DELAY
	      slave_config_mem_rd_count$D_IN;
	if (slave_config_mem_rd_desc_prev$EN)
	  slave_config_mem_rd_desc_prev <= `BSV_ASSIGNMENT_DELAY
	      slave_config_mem_rd_desc_prev$D_IN;
	if (slave_config_mem_rd_fifo_rx_rv$EN)
	  slave_config_mem_rd_fifo_rx_rv <= `BSV_ASSIGNMENT_DELAY
	      slave_config_mem_rd_fifo_rx_rv$D_IN;
	if (slave_config_mem_rd_fifo_tx_rv$EN)
	  slave_config_mem_rd_fifo_tx_rv <= `BSV_ASSIGNMENT_DELAY
	      slave_config_mem_rd_fifo_tx_rv$D_IN;
	if (slave_config_mem_rd_rd_addr_fifo_fifof_rv$EN)
	  slave_config_mem_rd_rd_addr_fifo_fifof_rv <= `BSV_ASSIGNMENT_DELAY
	      slave_config_mem_rd_rd_addr_fifo_fifof_rv$D_IN;
	if (slave_config_mem_rd_rd_resp_fifo_fifof_rv$EN)
	  slave_config_mem_rd_rd_resp_fifo_fifof_rv <= `BSV_ASSIGNMENT_DELAY
	      slave_config_mem_rd_rd_resp_fifo_fifof_rv$D_IN;
	if (slave_config_mem_wr_count$EN)
	  slave_config_mem_wr_count <= `BSV_ASSIGNMENT_DELAY
	      slave_config_mem_wr_count$D_IN;
	if (slave_config_mem_wr_desc_prev$EN)
	  slave_config_mem_wr_desc_prev <= `BSV_ASSIGNMENT_DELAY
	      slave_config_mem_wr_desc_prev$D_IN;
	if (slave_config_mem_wr_fifo_rx_rv$EN)
	  slave_config_mem_wr_fifo_rx_rv <= `BSV_ASSIGNMENT_DELAY
	      slave_config_mem_wr_fifo_rx_rv$D_IN;
	if (slave_config_mem_wr_fifo_tx_rv$EN)
	  slave_config_mem_wr_fifo_tx_rv <= `BSV_ASSIGNMENT_DELAY
	      slave_config_mem_wr_fifo_tx_rv$D_IN;
	if (slave_config_mem_wr_wr_addr_fifo_fifof_rv$EN)
	  slave_config_mem_wr_wr_addr_fifo_fifof_rv <= `BSV_ASSIGNMENT_DELAY
	      slave_config_mem_wr_wr_addr_fifo_fifof_rv$D_IN;
	if (slave_config_mem_wr_wr_data_fifo_fifof_rv$EN)
	  slave_config_mem_wr_wr_data_fifo_fifof_rv <= `BSV_ASSIGNMENT_DELAY
	      slave_config_mem_wr_wr_data_fifo_fifof_rv$D_IN;
	if (slave_config_mem_wr_wr_resp_fifo_fifof_cntr_r$EN)
	  slave_config_mem_wr_wr_resp_fifo_fifof_cntr_r <= `BSV_ASSIGNMENT_DELAY
	      slave_config_mem_wr_wr_resp_fifo_fifof_cntr_r$D_IN;
	if (slave_config_mem_wr_wr_resp_fifo_fifof_q_0$EN)
	  slave_config_mem_wr_wr_resp_fifo_fifof_q_0 <= `BSV_ASSIGNMENT_DELAY
	      slave_config_mem_wr_wr_resp_fifo_fifof_q_0$D_IN;
	if (slave_config_mem_wr_wr_resp_fifo_fifof_q_1$EN)
	  slave_config_mem_wr_wr_resp_fifo_fifof_q_1 <= `BSV_ASSIGNMENT_DELAY
	      slave_config_mem_wr_wr_resp_fifo_fifof_q_1$D_IN;
	if (slave_main_mem_rd_count$EN)
	  slave_main_mem_rd_count <= `BSV_ASSIGNMENT_DELAY
	      slave_main_mem_rd_count$D_IN;
	if (slave_main_mem_rd_desc_prev$EN)
	  slave_main_mem_rd_desc_prev <= `BSV_ASSIGNMENT_DELAY
	      slave_main_mem_rd_desc_prev$D_IN;
	if (slave_main_mem_rd_fifo_rx_rv$EN)
	  slave_main_mem_rd_fifo_rx_rv <= `BSV_ASSIGNMENT_DELAY
	      slave_main_mem_rd_fifo_rx_rv$D_IN;
	if (slave_main_mem_rd_fifo_tx_rv$EN)
	  slave_main_mem_rd_fifo_tx_rv <= `BSV_ASSIGNMENT_DELAY
	      slave_main_mem_rd_fifo_tx_rv$D_IN;
	if (slave_main_mem_rd_rd_addr_fifo_fifof_rv$EN)
	  slave_main_mem_rd_rd_addr_fifo_fifof_rv <= `BSV_ASSIGNMENT_DELAY
	      slave_main_mem_rd_rd_addr_fifo_fifof_rv$D_IN;
	if (slave_main_mem_rd_rd_resp_fifo_fifof_rv$EN)
	  slave_main_mem_rd_rd_resp_fifo_fifof_rv <= `BSV_ASSIGNMENT_DELAY
	      slave_main_mem_rd_rd_resp_fifo_fifof_rv$D_IN;
	if (slave_main_mem_wr_count$EN)
	  slave_main_mem_wr_count <= `BSV_ASSIGNMENT_DELAY
	      slave_main_mem_wr_count$D_IN;
	if (slave_main_mem_wr_desc_prev$EN)
	  slave_main_mem_wr_desc_prev <= `BSV_ASSIGNMENT_DELAY
	      slave_main_mem_wr_desc_prev$D_IN;
	if (slave_main_mem_wr_fifo_rx_rv$EN)
	  slave_main_mem_wr_fifo_rx_rv <= `BSV_ASSIGNMENT_DELAY
	      slave_main_mem_wr_fifo_rx_rv$D_IN;
	if (slave_main_mem_wr_fifo_tx_rv$EN)
	  slave_main_mem_wr_fifo_tx_rv <= `BSV_ASSIGNMENT_DELAY
	      slave_main_mem_wr_fifo_tx_rv$D_IN;
	if (slave_main_mem_wr_wr_addr_fifo_fifof_rv$EN)
	  slave_main_mem_wr_wr_addr_fifo_fifof_rv <= `BSV_ASSIGNMENT_DELAY
	      slave_main_mem_wr_wr_addr_fifo_fifof_rv$D_IN;
	if (slave_main_mem_wr_wr_data_fifo_fifof_rv$EN)
	  slave_main_mem_wr_wr_data_fifo_fifof_rv <= `BSV_ASSIGNMENT_DELAY
	      slave_main_mem_wr_wr_data_fifo_fifof_rv$D_IN;
	if (slave_main_mem_wr_wr_resp_fifo_fifof_cntr_r$EN)
	  slave_main_mem_wr_wr_resp_fifo_fifof_cntr_r <= `BSV_ASSIGNMENT_DELAY
	      slave_main_mem_wr_wr_resp_fifo_fifof_cntr_r$D_IN;
	if (slave_main_mem_wr_wr_resp_fifo_fifof_q_0$EN)
	  slave_main_mem_wr_wr_resp_fifo_fifof_q_0 <= `BSV_ASSIGNMENT_DELAY
	      slave_main_mem_wr_wr_resp_fifo_fifof_q_0$D_IN;
	if (slave_main_mem_wr_wr_resp_fifo_fifof_q_1$EN)
	  slave_main_mem_wr_wr_resp_fifo_fifof_q_1 <= `BSV_ASSIGNMENT_DELAY
	      slave_main_mem_wr_wr_resp_fifo_fifof_q_1$D_IN;
	if (slave_rtc_rd_count$EN)
	  slave_rtc_rd_count <= `BSV_ASSIGNMENT_DELAY slave_rtc_rd_count$D_IN;
	if (slave_rtc_rd_desc_prev$EN)
	  slave_rtc_rd_desc_prev <= `BSV_ASSIGNMENT_DELAY
	      slave_rtc_rd_desc_prev$D_IN;
	if (slave_rtc_rd_fifo_rx_rv$EN)
	  slave_rtc_rd_fifo_rx_rv <= `BSV_ASSIGNMENT_DELAY
	      slave_rtc_rd_fifo_rx_rv$D_IN;
	if (slave_rtc_rd_fifo_tx_rv$EN)
	  slave_rtc_rd_fifo_tx_rv <= `BSV_ASSIGNMENT_DELAY
	      slave_rtc_rd_fifo_tx_rv$D_IN;
	if (slave_rtc_rd_rd_addr_fifo_fifof_rv$EN)
	  slave_rtc_rd_rd_addr_fifo_fifof_rv <= `BSV_ASSIGNMENT_DELAY
	      slave_rtc_rd_rd_addr_fifo_fifof_rv$D_IN;
	if (slave_rtc_rd_rd_resp_fifo_fifof_rv$EN)
	  slave_rtc_rd_rd_resp_fifo_fifof_rv <= `BSV_ASSIGNMENT_DELAY
	      slave_rtc_rd_rd_resp_fifo_fifof_rv$D_IN;
	if (slave_rtc_wr_count$EN)
	  slave_rtc_wr_count <= `BSV_ASSIGNMENT_DELAY slave_rtc_wr_count$D_IN;
	if (slave_rtc_wr_desc_prev$EN)
	  slave_rtc_wr_desc_prev <= `BSV_ASSIGNMENT_DELAY
	      slave_rtc_wr_desc_prev$D_IN;
	if (slave_rtc_wr_fifo_rx_rv$EN)
	  slave_rtc_wr_fifo_rx_rv <= `BSV_ASSIGNMENT_DELAY
	      slave_rtc_wr_fifo_rx_rv$D_IN;
	if (slave_rtc_wr_fifo_tx_rv$EN)
	  slave_rtc_wr_fifo_tx_rv <= `BSV_ASSIGNMENT_DELAY
	      slave_rtc_wr_fifo_tx_rv$D_IN;
	if (slave_rtc_wr_wr_addr_fifo_fifof_rv$EN)
	  slave_rtc_wr_wr_addr_fifo_fifof_rv <= `BSV_ASSIGNMENT_DELAY
	      slave_rtc_wr_wr_addr_fifo_fifof_rv$D_IN;
	if (slave_rtc_wr_wr_data_fifo_fifof_rv$EN)
	  slave_rtc_wr_wr_data_fifo_fifof_rv <= `BSV_ASSIGNMENT_DELAY
	      slave_rtc_wr_wr_data_fifo_fifof_rv$D_IN;
	if (slave_rtc_wr_wr_resp_fifo_fifof_cntr_r$EN)
	  slave_rtc_wr_wr_resp_fifo_fifof_cntr_r <= `BSV_ASSIGNMENT_DELAY
	      slave_rtc_wr_wr_resp_fifo_fifof_cntr_r$D_IN;
	if (slave_rtc_wr_wr_resp_fifo_fifof_q_0$EN)
	  slave_rtc_wr_wr_resp_fifo_fifof_q_0 <= `BSV_ASSIGNMENT_DELAY
	      slave_rtc_wr_wr_resp_fifo_fifof_q_0$D_IN;
	if (slave_rtc_wr_wr_resp_fifo_fifof_q_1$EN)
	  slave_rtc_wr_wr_resp_fifo_fifof_q_1 <= `BSV_ASSIGNMENT_DELAY
	      slave_rtc_wr_wr_resp_fifo_fifof_q_1$D_IN;
	if (wr_masters_0_count$EN)
	  wr_masters_0_count <= `BSV_ASSIGNMENT_DELAY wr_masters_0_count$D_IN;
	if (wr_masters_0_descriptor$EN)
	  wr_masters_0_descriptor <= `BSV_ASSIGNMENT_DELAY
	      wr_masters_0_descriptor$D_IN;
	if (wr_masters_0_fifo_rx_rv$EN)
	  wr_masters_0_fifo_rx_rv <= `BSV_ASSIGNMENT_DELAY
	      wr_masters_0_fifo_rx_rv$D_IN;
	if (wr_masters_0_fifo_tx_rv$EN)
	  wr_masters_0_fifo_tx_rv <= `BSV_ASSIGNMENT_DELAY
	      wr_masters_0_fifo_tx_rv$D_IN;
	if (wr_masters_0_saved_data$EN)
	  wr_masters_0_saved_data <= `BSV_ASSIGNMENT_DELAY
	      wr_masters_0_saved_data$D_IN;
	if (wr_masters_0_wr_addr_fifo_fifof_rv$EN)
	  wr_masters_0_wr_addr_fifo_fifof_rv <= `BSV_ASSIGNMENT_DELAY
	      wr_masters_0_wr_addr_fifo_fifof_rv$D_IN;
	if (wr_masters_0_wr_data_fifo_fifof_rv$EN)
	  wr_masters_0_wr_data_fifo_fifof_rv <= `BSV_ASSIGNMENT_DELAY
	      wr_masters_0_wr_data_fifo_fifof_rv$D_IN;
	if (wr_masters_0_wr_resp_fifo_fifof_rv$EN)
	  wr_masters_0_wr_resp_fifo_fifof_rv <= `BSV_ASSIGNMENT_DELAY
	      wr_masters_0_wr_resp_fifo_fifof_rv$D_IN;
      end
    if (dummy_rARId$EN) dummy_rARId <= `BSV_ASSIGNMENT_DELAY dummy_rARId$D_IN;
    if (dummy_rAWId$EN) dummy_rAWId <= `BSV_ASSIGNMENT_DELAY dummy_rAWId$D_IN;
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    addr_path_fifo_rv = 17'h0AAAA;
    addr_path_fifo_rv_1 = 17'h0AAAA;
    addr_switch_done_reg = 1'h0;
    addr_switch_done_reg_2 = 1'h0;
    arbiter_priority_vector = 1'h0;
    arbiter_priority_vector_1 = 1'h0;
    config_memory_ff_rd_rsps_rv = 54'h2AAAAAAAAAAAAA;
    config_memory_ff_wr_rsps_rv = 54'h2AAAAAAAAAAAAA;
    config_memory_mem_write_ctr = 1'h0;
    config_memory_rg_id = 4'hA;
    config_memory_rg_req = 100'hAAAAAAAAAAAAAAAAAAAAAAAAA;
    config_memory_rg_state = 1'h0;
    config_memory_rg_word_count = 5'h0A;
    data_path_fifo_rv = 17'h0AAAA;
    data_switch_done_reg = 1'h0;
    dummy_rARId = 4'hA;
    dummy_rARValid = 1'h0;
    dummy_rAWId = 4'hA;
    dummy_rBReady = 1'h0;
    dummy_rwLast = 1'h0;
    main_memory_ff_rd_rsps_rv = 54'h2AAAAAAAAAAAAA;
    main_memory_ff_wr_rsps_rv = 54'h2AAAAAAAAAAAAA;
    main_memory_mem_write_ctr = 1'h0;
    main_memory_rg_id = 4'hA;
    main_memory_rg_req = 100'hAAAAAAAAAAAAAAAAAAAAAAAAA;
    main_memory_rg_state = 1'h0;
    main_memory_rg_word_count = 5'h0A;
    rd_masters_0_count = 5'h0A;
    rd_masters_0_fifo_rx_rv = 101'h0AAAAAAAAAAAAAAAAAAAAAAAAA;
    rd_masters_0_fifo_tx_rv = 54'h2AAAAAAAAAAAAA;
    rd_masters_0_rd_addr_fifo_fifof_rv = 55'h2AAAAAAAAAAAAA;
    rd_masters_0_rd_resp_fifo_fifof_rv = 40'hAAAAAAAAAA;
    resp_path_fifo_rv = 17'h0AAAA;
    resp_path_fifo_rv_1 = 17'h0AAAA;
    resp_switch_done_reg = 1'h0;
    resp_switch_done_reg_2 = 1'h0;
    rtc_counter_cycle = 4'hA;
    rtc_pendingReq_rd = 104'hAAAAAAAAAAAAAAAAAAAAAAAAAA;
    rtc_pendingReq_wr = 104'hAAAAAAAAAAAAAAAAAAAAAAAAAA;
    rtc_timeCmpHi = 32'hAAAAAAAA;
    rtc_timeCmpLo = 32'hAAAAAAAA;
    rtc_timeRegHi = 32'hAAAAAAAA;
    rtc_timeRegLo = 32'hAAAAAAAA;
    slave_config_mem_rd_count = 5'h0A;
    slave_config_mem_rd_desc_prev = 99'h2AAAAAAAAAAAAAAAAAAAAAAAA;
    slave_config_mem_rd_fifo_rx_rv = 54'h2AAAAAAAAAAAAA;
    slave_config_mem_rd_fifo_tx_rv = 101'h0AAAAAAAAAAAAAAAAAAAAAAAAA;
    slave_config_mem_rd_rd_addr_fifo_fifof_rv = 55'h2AAAAAAAAAAAAA;
    slave_config_mem_rd_rd_resp_fifo_fifof_rv = 40'hAAAAAAAAAA;
    slave_config_mem_wr_count = 5'h0A;
    slave_config_mem_wr_desc_prev = 99'h2AAAAAAAAAAAAAAAAAAAAAAAA;
    slave_config_mem_wr_fifo_rx_rv = 54'h2AAAAAAAAAAAAA;
    slave_config_mem_wr_fifo_tx_rv = 101'h0AAAAAAAAAAAAAAAAAAAAAAAAA;
    slave_config_mem_wr_wr_addr_fifo_fifof_rv = 55'h2AAAAAAAAAAAAA;
    slave_config_mem_wr_wr_data_fifo_fifof_rv = 42'h2AAAAAAAAAA;
    slave_config_mem_wr_wr_resp_fifo_fifof_cntr_r = 2'h2;
    slave_config_mem_wr_wr_resp_fifo_fifof_q_0 = 6'h2A;
    slave_config_mem_wr_wr_resp_fifo_fifof_q_1 = 6'h2A;
    slave_main_mem_rd_count = 5'h0A;
    slave_main_mem_rd_desc_prev = 99'h2AAAAAAAAAAAAAAAAAAAAAAAA;
    slave_main_mem_rd_fifo_rx_rv = 54'h2AAAAAAAAAAAAA;
    slave_main_mem_rd_fifo_tx_rv = 101'h0AAAAAAAAAAAAAAAAAAAAAAAAA;
    slave_main_mem_rd_rd_addr_fifo_fifof_rv = 55'h2AAAAAAAAAAAAA;
    slave_main_mem_rd_rd_resp_fifo_fifof_rv = 40'hAAAAAAAAAA;
    slave_main_mem_wr_count = 5'h0A;
    slave_main_mem_wr_desc_prev = 99'h2AAAAAAAAAAAAAAAAAAAAAAAA;
    slave_main_mem_wr_fifo_rx_rv = 54'h2AAAAAAAAAAAAA;
    slave_main_mem_wr_fifo_tx_rv = 101'h0AAAAAAAAAAAAAAAAAAAAAAAAA;
    slave_main_mem_wr_wr_addr_fifo_fifof_rv = 55'h2AAAAAAAAAAAAA;
    slave_main_mem_wr_wr_data_fifo_fifof_rv = 42'h2AAAAAAAAAA;
    slave_main_mem_wr_wr_resp_fifo_fifof_cntr_r = 2'h2;
    slave_main_mem_wr_wr_resp_fifo_fifof_q_0 = 6'h2A;
    slave_main_mem_wr_wr_resp_fifo_fifof_q_1 = 6'h2A;
    slave_rtc_rd_count = 5'h0A;
    slave_rtc_rd_desc_prev = 99'h2AAAAAAAAAAAAAAAAAAAAAAAA;
    slave_rtc_rd_fifo_rx_rv = 54'h2AAAAAAAAAAAAA;
    slave_rtc_rd_fifo_tx_rv = 101'h0AAAAAAAAAAAAAAAAAAAAAAAAA;
    slave_rtc_rd_rd_addr_fifo_fifof_rv = 55'h2AAAAAAAAAAAAA;
    slave_rtc_rd_rd_resp_fifo_fifof_rv = 40'hAAAAAAAAAA;
    slave_rtc_wr_count = 5'h0A;
    slave_rtc_wr_desc_prev = 99'h2AAAAAAAAAAAAAAAAAAAAAAAA;
    slave_rtc_wr_fifo_rx_rv = 54'h2AAAAAAAAAAAAA;
    slave_rtc_wr_fifo_tx_rv = 101'h0AAAAAAAAAAAAAAAAAAAAAAAAA;
    slave_rtc_wr_wr_addr_fifo_fifof_rv = 55'h2AAAAAAAAAAAAA;
    slave_rtc_wr_wr_data_fifo_fifof_rv = 42'h2AAAAAAAAAA;
    slave_rtc_wr_wr_resp_fifo_fifof_cntr_r = 2'h2;
    slave_rtc_wr_wr_resp_fifo_fifof_q_0 = 6'h2A;
    slave_rtc_wr_wr_resp_fifo_fifof_q_1 = 6'h2A;
    wr_masters_0_count = 5'h0A;
    wr_masters_0_descriptor = 99'h2AAAAAAAAAAAAAAAAAAAAAAAA;
    wr_masters_0_fifo_rx_rv = 101'h0AAAAAAAAAAAAAAAAAAAAAAAAA;
    wr_masters_0_fifo_tx_rv = 54'h2AAAAAAAAAAAAA;
    wr_masters_0_saved_data = 41'h0AAAAAAAAAA;
    wr_masters_0_wr_addr_fifo_fifof_rv = 55'h2AAAAAAAAAAAAA;
    wr_masters_0_wr_data_fifo_fifof_rv = 42'h2AAAAAAAAAA;
    wr_masters_0_wr_resp_fifo_fifof_rv = 7'h2A;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_main_memory_read_request_from_AXI)
	begin
	  v__h1354 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_main_memory_read_request_from_AXI)
	$write(v__h1354,
	       "\t",
	       "MainMEM",
	       "\tAXI READ Request Address: %h Length: %d Size: %d Mode:",
	       main_memory_ff_rd_reqs$D_OUT[94:63],
	       $unsigned(main_memory_ff_rd_reqs$D_OUT[30:26]),
	       main_memory_ff_rd_reqs$D_OUT[19:18]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_main_memory_read_request_from_AXI &&
	  main_memory_ff_rd_reqs$D_OUT[21:20] == 2'd0)
	$write("INCR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_main_memory_read_request_from_AXI &&
	  main_memory_ff_rd_reqs$D_OUT[21:20] == 2'd2)
	$write("CNST");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_main_memory_read_request_from_AXI &&
	  main_memory_ff_rd_reqs$D_OUT[21:20] != 2'd0 &&
	  main_memory_ff_rd_reqs$D_OUT[21:20] != 2'd2)
	$write("WRAP");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_main_memory_read_request_from_AXI) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_main_memory_read_response_to_AXI)
	begin
	  v__h2404 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_main_memory_read_response_to_AXI)
	$display(v__h2404,
		 "\t",
		 "MainMEM",
		 "\tSending response to Bus with data: %h",
		 main_memory_dmem$DOA);
    if (RST_N != `BSV_RESET_VALUE)
      if (main_memory_rg_req[99] &&
	  !main_memory_rg_word_count_0_EQ_main_memory_rg__ETC___d93)
	begin
	  v__h2508 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (main_memory_rg_req[99] &&
	  !main_memory_rg_word_count_0_EQ_main_memory_rg__ETC___d93)
	$display(v__h2508,
		 "\t",
		 "MainMEM",
		 " Generating new addr: %h data: %h read_write: %d Word Count: %d ",
		 main_memory_rg_req[94:63],
		 main_memory_rg_req[62:31],
		 main_memory_rg_req[98:97] != 2'd0,
		 main_memory_rg_word_count);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_main_memory_write_requests_from_AXI)
	begin
	  v__h3275 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_main_memory_write_requests_from_AXI)
	$write(v__h3275,
	       "\t",
	       "MainMEM",
	       "\tAXI WRITE Request Address: %h Data: %h Length: %d Size: %d Mode:",
	       main_memory_ff_wr_reqs$D_OUT[94:63],
	       main_memory_ff_wr_reqs$D_OUT[62:31],
	       $unsigned(main_memory_ff_wr_reqs$D_OUT[30:26]),
	       main_memory_ff_wr_reqs$D_OUT[19:18]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_main_memory_write_requests_from_AXI &&
	  main_memory_ff_wr_reqs$D_OUT[21:20] == 2'd0)
	$write("INCR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_main_memory_write_requests_from_AXI &&
	  main_memory_ff_wr_reqs$D_OUT[21:20] == 2'd2)
	$write("CNST");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_main_memory_write_requests_from_AXI &&
	  main_memory_ff_wr_reqs$D_OUT[21:20] != 2'd0 &&
	  main_memory_ff_wr_reqs$D_OUT[21:20] != 2'd2)
	$write("WRAP");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_main_memory_write_requests_from_AXI) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_config_memory_read_request_from_AXI)
	begin
	  v__h4953 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_config_memory_read_request_from_AXI)
	$write(v__h4953,
	       "\t",
	       "CONFIGMEM",
	       "\tAXI READ Request Address: %h Length: %d Size: %d Mode:",
	       config_memory_ff_rd_reqs$D_OUT[94:63],
	       $unsigned(config_memory_ff_rd_reqs$D_OUT[30:26]),
	       config_memory_ff_rd_reqs$D_OUT[19:18]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_config_memory_read_request_from_AXI &&
	  config_memory_ff_rd_reqs$D_OUT[21:20] == 2'd0)
	$write("INCR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_config_memory_read_request_from_AXI &&
	  config_memory_ff_rd_reqs$D_OUT[21:20] == 2'd2)
	$write("CNST");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_config_memory_read_request_from_AXI &&
	  config_memory_ff_rd_reqs$D_OUT[21:20] != 2'd0 &&
	  config_memory_ff_rd_reqs$D_OUT[21:20] != 2'd2)
	$write("WRAP");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_config_memory_read_request_from_AXI) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_config_memory_read_response_to_AXI)
	begin
	  v__h5997 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_config_memory_read_response_to_AXI)
	$display(v__h5997,
		 "\t",
		 "CONFIGMEM",
		 "\tSending response to Bus with data: %h",
		 config_memory_dmem$DOA);
    if (RST_N != `BSV_RESET_VALUE)
      if (config_memory_rg_req[99] &&
	  !config_memory_rg_word_count_75_EQ_config_memor_ETC___d288)
	begin
	  v__h6101 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (config_memory_rg_req[99] &&
	  !config_memory_rg_word_count_75_EQ_config_memor_ETC___d288)
	$display(v__h6101,
		 "\t",
		 "CONFIGMEM",
		 " Generating new addr: %h data: %h read_write: %d Word Count: %d ",
		 config_memory_rg_req[94:63],
		 config_memory_rg_req[62:31],
		 config_memory_rg_req[98:97] != 2'd0,
		 config_memory_rg_word_count);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_config_memory_write_requests_from_AXI)
	begin
	  v__h6865 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_config_memory_write_requests_from_AXI)
	$write(v__h6865,
	       "\t",
	       "CONFIGMEM",
	       "\tAXI WRITE Request Address: %h Data: %h Length: %d Size: %d Mode:",
	       config_memory_ff_wr_reqs$D_OUT[94:63],
	       config_memory_ff_wr_reqs$D_OUT[62:31],
	       $unsigned(config_memory_ff_wr_reqs$D_OUT[30:26]),
	       config_memory_ff_wr_reqs$D_OUT[19:18]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_config_memory_write_requests_from_AXI &&
	  config_memory_ff_wr_reqs$D_OUT[21:20] == 2'd0)
	$write("INCR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_config_memory_write_requests_from_AXI &&
	  config_memory_ff_wr_reqs$D_OUT[21:20] == 2'd2)
	$write("CNST");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_config_memory_write_requests_from_AXI &&
	  config_memory_ff_wr_reqs$D_OUT[21:20] != 2'd0 &&
	  config_memory_ff_wr_reqs$D_OUT[21:20] != 2'd2)
	$write("WRAP");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_config_memory_write_requests_from_AXI) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rd_masters_0_start_write)
	begin
	  v__h11103 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rd_masters_0_start_write)
	$display("(%0d) ERROR: AxiRdMaster cannot handle WRITE ops!",
		 v__h11103);
    if (RST_N != `BSV_RESET_VALUE) if (WILL_FIRE_RL_send_lock) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_wr_masters_0_start_read)
	begin
	  v__h39896 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_wr_masters_0_start_read)
	$display("(%0d) ERROR: AxiWrMaster cannot handle READ OPS!",
		 v__h39896);
    if (RST_N != `BSV_RESET_VALUE) if (WILL_FIRE_RL_send_lock_1) $write("");
    if (RST_N != `BSV_RESET_VALUE) if (WILL_FIRE_RL_send_grant) $write("");
    if (RST_N != `BSV_RESET_VALUE) if (WILL_FIRE_RL_send_grant_1) $write("");
  end
  // synopsys translate_on
endmodule  // mkproc

