
---------- Begin Simulation Statistics ----------
final_tick                               2550079571000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  71527                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703124                       # Number of bytes of host memory used
host_op_rate                                    71736                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 36342.50                       # Real time elapsed on the host
host_tick_rate                               70167981                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2599462947                       # Number of instructions simulated
sim_ops                                    2607071886                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.550080                       # Number of seconds simulated
sim_ticks                                2550079571000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.403466                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              325066076                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           380623986                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         24828026                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        503495270                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          52794614                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       53135573                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          340959                       # Number of indirect misses.
system.cpu0.branchPred.lookups              647201436                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      4032530                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801878                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         16016739                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 581804989                       # Number of branches committed
system.cpu0.commit.bw_lim_events             77057109                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419533                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      295294306                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2379493818                       # Number of instructions committed
system.cpu0.commit.committedOps            2383300987                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   4288155289                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.555787                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.361972                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3179700531     74.15%     74.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    648599972     15.13%     89.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    162066750      3.78%     93.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    135575763      3.16%     96.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     56202327      1.31%     97.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     16808890      0.39%     97.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      6478033      0.15%     98.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5665914      0.13%     98.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     77057109      1.80%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   4288155289                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            48961743                       # Number of function calls committed.
system.cpu0.commit.int_insts               2306430392                       # Number of committed integer instructions.
system.cpu0.commit.loads                    726001479                       # Number of loads committed
system.cpu0.commit.membars                    7608905                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608911      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1330090552     55.81%     56.13% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       19369803      0.81%     56.94% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         5898572      0.25%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      729803349     30.62%     87.81% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     290529750     12.19%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2383300987                       # Class of committed instruction
system.cpu0.commit.refs                    1020333127                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2379493818                       # Number of Instructions Simulated
system.cpu0.committedOps                   2383300987                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.140896                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.140896                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            898953126                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              8820371                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           318373864                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2711320973                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1516889255                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1887792333                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              16046425                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             28200865                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             17170420                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  647201436                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                487975773                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2783656537                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             10179621                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           94                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2772568800                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           85                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               49715450                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.127046                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1528337096                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         377860690                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.544255                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4336851559                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.640183                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.874980                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2329817936     53.72%     53.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1504012150     34.68%     88.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               315048794      7.26%     95.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               142941892      3.30%     98.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                21189220      0.49%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                18182444      0.42%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1846987      0.04%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3806671      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    5465      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4336851559                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      27                       # number of floating regfile writes
system.cpu0.idleCycles                      757396439                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            16248815                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               616012146                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.519109                       # Inst execution rate
system.cpu0.iew.exec_refs                  1182574231                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 357490732                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              694003150                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            821717602                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3811023                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6470311                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           368269297                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2678560919                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            825083499                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         11646551                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2644470594                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2507127                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             27850444                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              16046425                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             35653652                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1437522                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        57912485                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        18204                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        32564                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads     15313321                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     95716123                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     73937638                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         32564                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1534740                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      14714075                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1142534820                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2617529992                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.844487                       # average fanout of values written-back
system.cpu0.iew.wb_producers                964855774                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.513821                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2617748422                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              3265324064                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1668771885                       # number of integer regfile writes
system.cpu0.ipc                              0.467094                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.467094                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611802      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1437780742     54.13%     54.42% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            19388848      0.73%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              5900374      0.22%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              4      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           831071186     31.29%     86.66% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          354364139     13.34%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2656117146                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     59                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                114                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           55                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                60                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   10185308                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003835                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1966251     19.30%     19.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   501      0.00%     19.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                2197118     21.57%     40.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     40.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     40.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     40.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     40.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     40.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     40.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     40.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     40.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     40.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     40.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     40.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     40.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     40.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     40.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     40.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     40.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     40.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     40.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     40.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     40.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     40.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     40.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     40.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     40.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     40.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     40.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     40.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     40.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     40.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     40.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     40.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     40.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     40.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     40.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     40.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     40.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     40.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     40.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     40.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     40.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               5163984     50.70%     91.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               857450      8.42%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2658690593                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        9660138499                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2617529937                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2973852155                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2667140430                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2656117146                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11420489                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      295259847                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           867455                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           956                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     70250625                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4336851559                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.612453                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.842706                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2432671118     56.09%     56.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1326324732     30.58%     86.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          465127969     10.73%     97.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           75824734      1.75%     99.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           23232959      0.54%     99.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5081241      0.12%     99.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            6833429      0.16%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1319357      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             436020      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4336851559                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.521395                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         43923026                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        25463251                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           821717602                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          368269297                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2910                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      5094247998                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8173723                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              759030055                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1525833835                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              29649932                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1535761436                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              50774371                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                97242                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           3345280134                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2701640366                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1727246548                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1883601865                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              60204823                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              16046425                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            142170964                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               201412645                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      3345280078                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        240814                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8940                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 67150120                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8932                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6889656189                       # The number of ROB reads
system.cpu0.rob.rob_writes                 5405942722                       # The number of ROB writes
system.cpu0.timesIdled                       46867497                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2873                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            84.579507                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               27724034                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            32778666                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2524602                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         41811638                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           3033628                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        3044568                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           10940                       # Number of indirect misses.
system.cpu1.branchPred.lookups               50611204                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       112396                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801587                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1693910                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  41148369                       # Number of branches committed
system.cpu1.commit.bw_lim_events             10083360                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405460                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       25665358                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           219969129                       # Number of instructions committed
system.cpu1.commit.committedOps             223770899                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    873966331                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.256041                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.077043                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    792512012     90.68%     90.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     37928889      4.34%     95.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     14521007      1.66%     96.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8019983      0.92%     97.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      5272178      0.60%     98.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      3423944      0.39%     98.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1569971      0.18%     98.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       634987      0.07%     98.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     10083360      1.15%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    873966331                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             5482496                       # Number of function calls committed.
system.cpu1.commit.int_insts                213878982                       # Number of committed integer instructions.
system.cpu1.commit.loads                     55668561                       # Number of loads committed
system.cpu1.commit.membars                    7603302                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603302      3.40%      3.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       132579730     59.25%     62.65% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         855261      0.38%     63.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         1704251      0.76%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       59470148     26.58%     90.37% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      21558195      9.63%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        223770899                       # Class of committed instruction
system.cpu1.commit.refs                      81028355                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  219969129                       # Number of Instructions Simulated
system.cpu1.committedOps                    223770899                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.021336                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.021336                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            716534807                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               841829                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            25888152                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             258558093                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                39503045                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                110428775                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1695073                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2193806                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             10195783                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   50611204                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 37052920                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    830245887                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               596344                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     266357769                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5051530                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.057216                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          45585830                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          30757662                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.301116                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         878357483                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.307574                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.763623                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               706624565     80.45%     80.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               111659646     12.71%     93.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                38334369      4.36%     97.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12654133      1.44%     98.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3188994      0.36%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 4261973      0.49%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1633545      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      18      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     240      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           878357483                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        6212386                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1829056                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                44267874                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.272174                       # Inst execution rate
system.cpu1.iew.exec_refs                    86441011                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  26127511                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              596621151                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             60739253                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802314                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1307320                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            27124587                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          249423574                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             60313500                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1483909                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            240756688                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2758672                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             10488967                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1695073                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             18135726                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       147999                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         3348211                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        27194                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1710                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          692                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5070692                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1764793                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1710                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       388012                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1441044                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                140014290                       # num instructions consuming a value
system.cpu1.iew.wb_count                    238662876                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.809738                       # average fanout of values written-back
system.cpu1.iew.wb_producers                113374923                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.269807                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     238767753                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               306085226                       # number of integer regfile reads
system.cpu1.int_regfile_writes              167308515                       # number of integer regfile writes
system.cpu1.ipc                              0.248674                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.248674                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603409      3.14%      3.14% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            145047711     59.88%     63.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              855422      0.35%     63.37% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              1704595      0.70%     64.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.07% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            64609273     26.67%     90.74% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           22420175      9.26%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             242240597                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    7812408                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.032251                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1190133     15.23%     15.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                 23255      0.30%     15.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                1840908     23.56%     39.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     39.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     39.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     39.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     39.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     39.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     39.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     39.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     39.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     39.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     39.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     39.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     39.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     39.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     39.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     39.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     39.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     39.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     39.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     39.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     39.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     39.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     39.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     39.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     39.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     39.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     39.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     39.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     39.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     39.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     39.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     39.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     39.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     39.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     39.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     39.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     39.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     39.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     39.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     39.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     39.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               4163978     53.30%     92.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               594130      7.60%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             242449580                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1371207922                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    238662864                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        275077594                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 238017752                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                242240597                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405822                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       25652674                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           556865                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           362                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     13933620                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    878357483                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.275788                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.764542                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          729087685     83.01%     83.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           98085842     11.17%     94.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           30343866      3.45%     97.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7762317      0.88%     98.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            9097898      1.04%     99.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1386219      0.16%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1534152      0.17%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             823559      0.09%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             235945      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      878357483                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.273851                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         26351325                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         4698196                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            60739253                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           27124587                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    107                       # number of misc regfile reads
system.cpu1.numCycles                       884569869                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  4215572726                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              639741138                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            156132355                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              28169933                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                44619060                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               9135385                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                66390                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            327095925                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             255282762                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          179074308                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                113901639                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              40315244                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1695073                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             78374527                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                22941953                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       327095913                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         26046                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               654                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 54720984                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           654                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1113318916                       # The number of ROB reads
system.cpu1.rob.rob_writes                  503287525                       # The number of ROB writes
system.cpu1.timesIdled                         383649                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     20191173                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      40185340                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      3025509                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1723298                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    138908468                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     28960330                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    277805075                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       30683628                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2550079571000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           11390070                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      9583391                       # Transaction distribution
system.membus.trans_dist::CleanEvict         10410696                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              362                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            268                       # Transaction distribution
system.membus.trans_dist::ReadExReq           8800438                       # Transaction distribution
system.membus.trans_dist::ReadExResp          8800434                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      11390070                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           115                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     60375844                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               60375844                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1905529280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1905529280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              550                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          20191253                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                20191253    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            20191253                       # Request fanout histogram
system.membus.respLayer1.occupancy       107587613000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         84030029001                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2550079571000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2550079571000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2550079571000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2550079571000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2550079571000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2550079571000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2550079571000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2550079571000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2550079571000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2550079571000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    510858187.500000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   813409625.501503                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       110000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2137931500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2545992705500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4086865500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2550079571000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    429333754                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       429333754                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    429333754                       # number of overall hits
system.cpu0.icache.overall_hits::total      429333754                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     58642019                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      58642019                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     58642019                       # number of overall misses
system.cpu0.icache.overall_misses::total     58642019                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 1030001903997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 1030001903997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 1030001903997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 1030001903997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    487975773                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    487975773                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    487975773                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    487975773                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.120174                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.120174                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.120174                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.120174                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 17564.229908                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 17564.229908                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 17564.229908                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 17564.229908                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2503                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               62                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    40.370968                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     52948888                       # number of writebacks
system.cpu0.icache.writebacks::total         52948888                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      5693098                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      5693098                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      5693098                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      5693098                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     52948921                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     52948921                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     52948921                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     52948921                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 926954028497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 926954028497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 926954028497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 926954028497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.108507                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.108507                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.108507                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.108507                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 17506.570691                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 17506.570691                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 17506.570691                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 17506.570691                       # average overall mshr miss latency
system.cpu0.icache.replacements              52948888                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    429333754                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      429333754                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     58642019                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     58642019                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 1030001903997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 1030001903997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    487975773                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    487975773                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.120174                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.120174                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 17564.229908                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 17564.229908                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      5693098                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      5693098                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     52948921                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     52948921                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 926954028497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 926954028497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.108507                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.108507                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 17506.570691                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 17506.570691                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2550079571000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999977                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          482282552                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         52948888                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.108455                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999977                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       1028900466                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      1028900466                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2550079571000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    901833506                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       901833506                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    901833506                       # number of overall hits
system.cpu0.dcache.overall_hits::total      901833506                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    136365399                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     136365399                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    136365399                       # number of overall misses
system.cpu0.dcache.overall_misses::total    136365399                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 4266993380763                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 4266993380763                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 4266993380763                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 4266993380763                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data   1038198905                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1038198905                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data   1038198905                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1038198905                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.131348                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.131348                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.131348                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.131348                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 31290.880326                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31290.880326                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 31290.880326                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31290.880326                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     62690620                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       326529                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          4083730                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           6589                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    15.351314                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    49.556685                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     80526141                       # number of writebacks
system.cpu0.dcache.writebacks::total         80526141                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     57304398                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     57304398                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     57304398                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     57304398                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     79061001                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     79061001                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     79061001                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     79061001                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1733131058890                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1733131058890                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1733131058890                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1733131058890                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.076152                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.076152                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.076152                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.076152                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 21921.440874                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21921.440874                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 21921.440874                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21921.440874                       # average overall mshr miss latency
system.cpu0.dcache.replacements              80526141                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    662347726                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      662347726                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     85327281                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     85327281                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2452148033000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2452148033000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    747675007                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    747675007                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.114123                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.114123                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 28738.148037                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28738.148037                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     24138876                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     24138876                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     61188405                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     61188405                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1221565276000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1221565276000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.081838                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.081838                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 19963.999323                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19963.999323                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    239485780                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     239485780                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     51038118                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     51038118                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1814845347763                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1814845347763                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    290523898                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    290523898                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.175676                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.175676                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 35558.625962                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 35558.625962                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     33165522                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     33165522                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data     17872596                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     17872596                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 511565782890                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 511565782890                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.061519                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.061519                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 28622.914259                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28622.914259                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3186                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3186                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2755                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2755                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     16697000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     16697000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.463727                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.463727                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6060.617060                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6060.617060                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2747                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2747                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            8                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       452500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       452500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001347                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001347                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 56562.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 56562.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5708                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5708                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          163                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          163                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       729500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       729500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5871                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5871                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.027764                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.027764                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4475.460123                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4475.460123                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          163                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          163                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       568500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       568500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.027764                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.027764                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3487.730061                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3487.730061                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        31000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        31000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        29000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        29000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2330075                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2330075                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1471803                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1471803                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 133944002000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 133944002000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801878                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801878                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.387125                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.387125                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 91006.746147                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 91006.746147                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1471803                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1471803                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 132472199000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 132472199000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.387125                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.387125                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 90006.746147                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 90006.746147                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2550079571000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996651                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          984705652                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         80532489                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.227433                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996651                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999895                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999895                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2164557711                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2164557711                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2550079571000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            49033066                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            68649300                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              422470                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              599487                       # number of demand (read+write) hits
system.l2.demand_hits::total                118704323                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           49033066                       # number of overall hits
system.l2.overall_hits::.cpu0.data           68649300                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             422470                       # number of overall hits
system.l2.overall_hits::.cpu1.data             599487                       # number of overall hits
system.l2.overall_hits::total               118704323                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           3915855                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          11876693                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             27074                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           4371739                       # number of demand (read+write) misses
system.l2.demand_misses::total               20191361                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          3915855                       # number of overall misses
system.l2.overall_misses::.cpu0.data         11876693                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            27074                       # number of overall misses
system.l2.overall_misses::.cpu1.data          4371739                       # number of overall misses
system.l2.overall_misses::total              20191361                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 319502844500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 962102088000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2326337000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 436695451000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1720626720500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 319502844500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 962102088000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2326337000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 436695451000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1720626720500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        52948921                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        80525993                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          449544                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         4971226                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            138895684                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       52948921                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       80525993                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         449544                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        4971226                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           138895684                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.073955                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.147489                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.060225                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.879409                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.145371                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.073955                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.147489                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.060225                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.879409                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.145371                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81592.103002                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 81007.574078                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85925.131122                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99890.558654                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85215.985218                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81592.103002                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 81007.574078                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85925.131122                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99890.558654                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85215.985218                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             9583392                       # number of writebacks
system.l2.writebacks::total                   9583392                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             43                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            283                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             34                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            493                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 853                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            43                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           283                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            34                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           493                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                853                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      3915812                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     11876410                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        27040                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      4371246                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          20190508                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      3915812                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     11876410                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        27040                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      4371246                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         20190508                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 280341796000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 843321048000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2053942000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 392954941000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1518671727000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 280341796000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 843321048000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2053942000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 392954941000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1518671727000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.073955                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.147485                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.060150                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.879309                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.145365                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.073955                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.147485                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.060150                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.879309                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.145365                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71592.251109                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 71008.078030                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 75959.393491                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 89895.407625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75217.113259                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71592.251109                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 71008.078030                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 75959.393491                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 89895.407625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75217.113259                       # average overall mshr miss latency
system.l2.replacements                       48786124                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     23242858                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         23242858                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     23242858                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     23242858                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    115077593                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        115077593                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    115077593                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    115077593                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data              22                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   33                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            72                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 76                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1510000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       122000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1632000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           94                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              109                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.765957                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.266667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.697248                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 20972.222222                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data        30500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 21473.684211                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           72                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            76                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1454000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        82000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1536000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.765957                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.266667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.697248                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20194.444444                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20210.526316                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        41000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        80500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       121500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20125                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20250                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data         13144926                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           335773                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              13480699                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        6197287                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2603150                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             8800437                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 469416776000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 265220249500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  734637025500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     19342213                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2938923                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          22281136                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.320402                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.885750                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.394973                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 75745.528003                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 101884.351459                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83477.334762                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data      6197287                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2603150                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        8800437                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 407443936000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 239188749500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 646632685500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.320402                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.885750                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.394973                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 65745.532844                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91884.351459                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73477.338171                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      49033066                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        422470                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           49455536                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      3915855                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        27074                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          3942929                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 319502844500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2326337000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 321829181500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     52948921                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       449544                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       53398465                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.073955                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.060225                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.073840                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81592.103002                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85925.131122                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81621.855605                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           43                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           34                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            77                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      3915812                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        27040                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      3942852                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 280341796000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2053942000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 282395738000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.073955                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.060150                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.073838                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71592.251109                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 75959.393491                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71622.200884                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     55504374                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       263714                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          55768088                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      5679406                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1768589                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7447995                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 492685312000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 171475201500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 664160513500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     61183780                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2032303                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      63216083                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.092825                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.870239                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.117818                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 86749.443868                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 96955.935777                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89173.061139                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          283                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          493                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          776                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      5679123                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1768096                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7447219                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 435877112000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 153766191500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 589643303500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.092821                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.869996                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.117806                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 76750.778597                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 86967.105576                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79176.307760                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           86                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           29                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             115                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           87                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           29                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           116                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.988506                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.991379                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           86                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           29                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          115                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1680000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       574500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2254500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.988506                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.991379                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19534.883721                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19810.344828                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19604.347826                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2550079571000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999961                       # Cycle average of tags in use
system.l2.tags.total_refs                   277215308                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  48786125                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.682257                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.711144                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.177264                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       29.011282                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.054836                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.045435                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.432987                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.065270                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.453301                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000857                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.047585                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2266517165                       # Number of tag accesses
system.l2.tags.data_accesses               2266517165                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2550079571000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     250611904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     760090048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1730560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     279759744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1292192256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    250611904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1730560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     252342464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    613337024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       613337024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        3915811                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       11876407                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          27040                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        4371246                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            20190504                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      9583391                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            9583391                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         98276111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        298065228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           678630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        109706280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             506726249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     98276111                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       678630                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         98954741                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      240516818                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            240516818                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      240516818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        98276111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       298065228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          678630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       109706280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            747243067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   7103693.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   3915811.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   9272891.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     27040.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   4261368.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.020231003250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       433476                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       433476                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            41436821                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            6685795                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    20190505                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    9583391                       # Number of write requests accepted
system.mem_ctrls.readBursts                  20190505                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  9583391                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                2713395                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               2479698                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            599164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            597223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            622133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            666296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2819384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           3119401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            664859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            681544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            666980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            628122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           628762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           993345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           946807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          2600554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           624389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           618147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            401193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            397053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            423341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            416608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            406256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            451111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            467266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            460217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            455902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            429718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           421586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           529977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           570767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           432357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           431941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           408371                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 382978218750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                87385550000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            710674031250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21913.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40663.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 10153051                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4311920                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.70                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              20190505                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              9583391                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                12391045                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3234769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  997071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  501921                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  238375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   79941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   22832                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   11156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  54920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  68873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 199868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 350480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 423815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 444764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 453274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 455332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 463239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 465014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 466889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 470944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 455262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 448867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 445687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 439878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 438218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 446755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  17611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     10115794                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    155.516011                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   104.246776                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   197.341568                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      6416219     63.43%     63.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2071432     20.48%     83.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       548787      5.43%     89.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       328237      3.24%     92.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       350047      3.46%     96.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        55838      0.55%     96.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        36526      0.36%     96.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        31319      0.31%     97.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       277389      2.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     10115794                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       433476                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      40.318488                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    547.393605                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       433475    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::344064-360447            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        433476                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       433476                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.387675                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.364761                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.901159                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           356879     82.33%     82.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            11215      2.59%     84.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            44903     10.36%     95.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            15990      3.69%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3641      0.84%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              662      0.15%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              139      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               34      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        433476                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1118535040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               173657280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               454634496                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1292192320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            613337024                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       438.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       178.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    506.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    240.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2550079544500                       # Total gap between requests
system.mem_ctrls.avgGap                      85648.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    250611904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    593465024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1730560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    272727552                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    454634496                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 98276111.400603815913                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 232724119.964333474636                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 678629.804214842734                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 106948643.917433276772                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 178282474.464793860912                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      3915811                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     11876408                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        27040                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      4371246                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      9583391                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 119684452500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 377533835750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    919286250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 212536456750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 61862694057000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30564.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     31788.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     33997.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     48621.48                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6455198.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    58.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          32506470780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          17277579990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         55028736840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        19212831180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     201300746400.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1099596021960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      53254957920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1478177345070                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        579.659302                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 127473296500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  85152600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 2337453674500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          39720362640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          21111858240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         69757828560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        17868294900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     201300746400.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1122413910270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      34039894080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1506212895090                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        590.653293                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  77521385500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  85152600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 2387405585500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                165                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           83                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    25390771162.650604                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   117133690610.545731                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           77     92.77%     92.77% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            2      2.41%     95.18% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.20%     96.39% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.20%     97.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            1      1.20%     98.80% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::8.5e+11-9e+11            1      1.20%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        19000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 891435762000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             83                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   442645564500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2107434006500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2550079571000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     36594794                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        36594794                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     36594794                       # number of overall hits
system.cpu1.icache.overall_hits::total       36594794                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       458126                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        458126                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       458126                       # number of overall misses
system.cpu1.icache.overall_misses::total       458126                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   8360242500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   8360242500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   8360242500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   8360242500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     37052920                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     37052920                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     37052920                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     37052920                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.012364                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.012364                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.012364                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.012364                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 18248.784177                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 18248.784177                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 18248.784177                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 18248.784177                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          185                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    61.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       449512                       # number of writebacks
system.cpu1.icache.writebacks::total           449512                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         8582                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         8582                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         8582                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         8582                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       449544                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       449544                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       449544                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       449544                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   7721058500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   7721058500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   7721058500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   7721058500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.012132                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.012132                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.012132                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.012132                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 17175.312094                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 17175.312094                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 17175.312094                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 17175.312094                       # average overall mshr miss latency
system.cpu1.icache.replacements                449512                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     36594794                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       36594794                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       458126                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       458126                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   8360242500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   8360242500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     37052920                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     37052920                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.012364                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.012364                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 18248.784177                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 18248.784177                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         8582                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         8582                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       449544                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       449544                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   7721058500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   7721058500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.012132                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.012132                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 17175.312094                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 17175.312094                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2550079571000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.995459                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           36884199                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           449512                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            82.053870                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        360686000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.995459                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999858                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999858                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         74555384                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        74555384                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2550079571000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     61540875                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        61540875                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     61540875                       # number of overall hits
system.cpu1.dcache.overall_hits::total       61540875                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     16425818                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      16425818                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     16425818                       # number of overall misses
system.cpu1.dcache.overall_misses::total     16425818                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1494396239921                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1494396239921                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1494396239921                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1494396239921                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     77966693                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     77966693                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     77966693                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     77966693                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.210677                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.210677                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.210677                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.210677                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 90978.497383                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 90978.497383                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 90978.497383                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 90978.497383                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     11376333                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       573868                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           152543                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           8294                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    74.577876                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    69.190740                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      4971173                       # number of writebacks
system.cpu1.dcache.writebacks::total          4971173                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     12811336                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     12811336                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     12811336                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     12811336                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      3614482                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      3614482                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      3614482                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      3614482                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 333927925154                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 333927925154                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 333927925154                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 333927925154                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046359                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046359                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046359                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046359                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 92386.108204                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 92386.108204                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 92386.108204                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 92386.108204                       # average overall mshr miss latency
system.cpu1.dcache.replacements               4971173                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     46981489                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       46981489                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      9427461                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      9427461                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 738680593000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 738680593000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     56408950                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     56408950                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.167127                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.167127                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 78354.139359                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 78354.139359                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      7394836                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      7394836                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2032625                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2032625                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 178675280500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 178675280500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.036034                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036034                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 87903.710965                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87903.710965                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     14559386                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      14559386                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      6998357                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      6998357                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 755715646921                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 755715646921                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     21557743                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     21557743                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.324633                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.324633                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 107984.723689                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 107984.723689                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      5416500                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      5416500                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1581857                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1581857                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 155252644654                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 155252644654                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.073378                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.073378                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 98145.815111                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 98145.815111                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          323                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          323                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          158                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          158                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6860500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6860500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          481                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          481                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.328482                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.328482                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 43420.886076                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 43420.886076                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          155                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          155                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data         9000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         9000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.006237                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006237                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          349                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          349                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          114                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          114                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       610500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       610500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          463                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          463                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.246220                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.246220                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5355.263158                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5355.263158                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          113                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          113                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       497500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       497500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.244060                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.244060                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4402.654867                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4402.654867                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2438258                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2438258                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1363329                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1363329                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 121135659500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 121135659500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801587                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801587                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.358621                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.358621                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88852.844398                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88852.844398                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1363329                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1363329                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 119772330500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 119772330500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.358621                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.358621                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87852.844398                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87852.844398                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2550079571000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.794557                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           68954987                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          4977682                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.852831                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        360697500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.794557                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.931080                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.931080                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        168516159                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       168516159                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2550079571000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         116615328                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     32826250                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    115652849                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        39202732                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             394                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           274                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            668                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         22293253                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        22293250                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      53398465                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     63216864                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          116                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          116                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    158846729                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    241585290                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1348600                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     14920373                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             416700992                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6777459712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  10307336320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     57539584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    636313152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            17778648768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        48799571                       # Total snoops (count)
system.tol2bus.snoopTraffic                 614162688                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        187695492                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.188844                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.414179                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              153973685     82.03%     82.03% # Request fanout histogram
system.tol2bus.snoop_fanout::1               31998509     17.05%     99.08% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1723298      0.92%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          187695492                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       277798247494                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      120839348958                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       80400496850                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        7469970335                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         674476178                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               4497499423000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 165139                       # Simulator instruction rate (inst/s)
host_mem_usage                                 760620                       # Number of bytes of host memory used
host_op_rate                                   166060                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20814.72                       # Real time elapsed on the host
host_tick_rate                               93559723                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3437329047                       # Number of instructions simulated
sim_ops                                    3456495991                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.947420                       # Number of seconds simulated
sim_ticks                                1947419852000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            93.163300                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               54856555                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            58882151                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          9013655                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        120904941                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1630462                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        2043246                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          412784                       # Number of indirect misses.
system.cpu0.branchPred.lookups              131509925                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       250861                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        288157                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7928980                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  71037656                       # Number of branches committed
system.cpu0.commit.bw_lim_events             25079487                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       12461511                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      203835482                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           416583534                       # Number of instructions committed
system.cpu0.commit.committedOps             422554419                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2780656447                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.151962                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.898611                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2650942509     95.34%     95.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     54517178      1.96%     97.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     13181646      0.47%     97.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     23196686      0.83%     98.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      5336560      0.19%     98.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2344689      0.08%     98.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4025534      0.14%     99.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2032158      0.07%     99.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     25079487      0.90%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2780656447                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                     50929                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             2878218                       # Number of function calls committed.
system.cpu0.commit.int_insts                409162389                       # Number of committed integer instructions.
system.cpu0.commit.loads                    143730559                       # Number of loads committed
system.cpu0.commit.membars                    9056745                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      9068466      2.15%      2.15% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       238452028     56.43%     58.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        5752651      1.36%     59.94% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2875118      0.68%     60.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     60.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          7814      0.00%     60.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt         23443      0.01%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          3907      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc         3941      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     60.63% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      144010848     34.08%     94.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      22344379      5.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         7868      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         3940      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        422554419                       # Class of committed instruction
system.cpu0.commit.refs                     166367035                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  416583534                       # Number of Instructions Simulated
system.cpu0.committedOps                    422554419                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.031929                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.031929                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           2425698999                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1095068                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            43740598                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             674788558                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               162882099                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                190940721                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7986654                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2837988                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             24883344                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  131509925                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 37532235                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2620393428                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1541174                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles        25514                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     818760725                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                4338                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        16993                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               18147948                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.TlbCycles                       506                       # Number of cycles fetch has spent waiting for tlb
system.cpu0.fetch.branchRate                 0.039304                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         182877064                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          56487017                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.244701                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2812391817                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.294473                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.851030                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2363590023     84.04%     84.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               274025082      9.74%     93.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                59496449      2.12%     95.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                51216816      1.82%     97.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                53002847      1.88%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 5961624      0.21%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  486272      0.02%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  134187      0.00%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 4478517      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2812391817                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                    43707                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   31607                       # number of floating regfile writes
system.cpu0.idleCycles                      533577739                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8378872                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                83731522                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.175715                       # Inst execution rate
system.cpu0.iew.exec_refs                   271497934                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  23580043                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               71324114                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            226540888                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           4677387                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1621054                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            25351699                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          620679329                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            247917891                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5156521                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            587936783                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                720742                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            748951737                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7986654                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            748615257                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     10982710                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          552085                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         6663                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         4067                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          664                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     82810329                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2715234                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          4067                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      3889620                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4489252                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                462028702                       # num instructions consuming a value
system.cpu0.iew.wb_count                    526848673                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.766361                       # average fanout of values written-back
system.cpu0.iew.wb_producers                354080865                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.157458                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     528709639                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               765920609                       # number of integer regfile reads
system.cpu0.int_regfile_writes              417589937                       # number of integer regfile writes
system.cpu0.ipc                              0.124503                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.124503                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          9126590      1.54%      1.54% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            297984124     50.24%     51.78% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8127609      1.37%     53.15% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2876310      0.48%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 50      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               7814      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt              23443      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc            124      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               3907      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc              3941      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     53.64% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           251527578     42.41%     96.05% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           23399362      3.95%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           8301      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          4150      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             593093303                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                  51731                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads             103467                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses        51346                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes             52599                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    8614781                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.014525                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                2248545     26.10%     26.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                 10299      0.12%     26.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    882      0.01%     26.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     26.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     26.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     26.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     26.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     26.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     26.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     26.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     26.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     26.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     26.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     26.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     26.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     26.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     26.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     26.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     26.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     26.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     26.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     26.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     26.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     26.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     26.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     26.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     26.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     26.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     26.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     26.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     26.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     26.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     26.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     26.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     26.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     26.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     26.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     26.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     26.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     26.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     26.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     26.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     26.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               5930572     68.84%     95.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               424482      4.93%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             592529763                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4008813796                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    526797327                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        818755289                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 604539142                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                593093303                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           16140187                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      198124994                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1724058                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3678676                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    120925933                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2812391817                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.210886                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.727217                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2499676530     88.88%     88.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          164914889      5.86%     94.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           76675522      2.73%     97.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           32896424      1.17%     98.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           23882819      0.85%     99.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            7868126      0.28%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            4813133      0.17%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             927598      0.03%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             736776      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2812391817                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.177256                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         14460794                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1769378                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           226540888                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           25351699                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                 113430                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 39121                       # number of misc regfile writes
system.cpu0.numCycles                      3345969556                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   548870627                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              838737015                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            324721765                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14536810                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               178982637                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             595022255                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               984320                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            851701521                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             637331338                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          505158967                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                197460826                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              20352298                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7986654                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            624215904                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               180437270                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups            43813                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       851657708                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     965008781                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           4395771                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                134431288                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       4480769                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3381468922                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1284527313                       # The number of ROB writes
system.cpu0.timesIdled                        5749379                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                54651                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            92.539126                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               55368566                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            59832601                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          8986533                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        120752522                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           2026661                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        2458700                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          432039                       # Number of indirect misses.
system.cpu1.branchPred.lookups              131698465                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       317268                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        271547                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          7970190                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  71939640                       # Number of branches committed
system.cpu1.commit.bw_lim_events             25011448                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11694391                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      202641752                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           421282566                       # Number of instructions committed
system.cpu1.commit.committedOps             426869686                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   2696558003                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.158302                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.912747                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   2563954062     95.08%     95.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     56008250      2.08%     97.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     14242413      0.53%     97.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     23391537      0.87%     98.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      5569442      0.21%     98.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2460473      0.09%     98.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3912364      0.15%     99.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2008014      0.07%     99.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     25011448      0.93%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   2696558003                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                    113395                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             3568141                       # Number of function calls committed.
system.cpu1.commit.int_insts                414244922                       # Number of committed integer instructions.
system.cpu1.commit.loads                    143825105                       # Number of loads committed
system.cpu1.commit.membars                    8463720                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      8489877      1.99%      1.99% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       242452845     56.80%     58.79% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        5657681      1.33%     60.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         2728305      0.64%     60.75% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     60.75% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         17438      0.00%     60.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         52314      0.01%     60.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     60.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     60.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          8719      0.00%     60.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         8719      0.00%     60.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     60.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     60.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     60.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     60.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     60.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     60.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     60.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     60.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     60.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     60.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     60.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     60.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     60.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     60.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     60.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     60.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     60.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     60.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     60.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     60.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     60.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     60.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     60.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     60.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     60.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     60.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     60.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     60.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     60.77% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      144079182     33.75%     94.52% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      23348401      5.47%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        17470      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         8735      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        426869686                       # Class of committed instruction
system.cpu1.commit.refs                     167453788                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  421282566                       # Number of Instructions Simulated
system.cpu1.committedOps                    426869686                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              7.969539                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        7.969539                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           2316283383                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1027418                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            44187553                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             677529850                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               182473918                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                196729087                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               8048081                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2519363                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             24690191                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  131698465                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 38437229                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   2517457553                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1620922                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles        43366                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     820119610                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                5053                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles        16312                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles               18133960                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.039226                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         201635396                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          57395227                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.244270                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        2728224660                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.303918                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.860823                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              2276988870     83.46%     83.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               276649841     10.14%     93.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                59942367      2.20%     95.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                50894658      1.87%     97.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                52854392      1.94%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 5778385      0.21%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  559431      0.02%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  180924      0.01%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 4375792      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          2728224660                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    96196                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   69882                       # number of floating regfile writes
system.cpu1.idleCycles                      629203089                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             8425323                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                84512559                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.176155                       # Inst execution rate
system.cpu1.iew.exec_refs                   272329385                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  24520891                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               71524830                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            226314261                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           4448582                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1670670                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            26259967                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          623820286                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            247808494                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          5242120                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            591428166                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                728669                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            744364655                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               8048081                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            744044639                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     10946682                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          898040                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         8215                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         4460                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          704                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     82489156                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2631284                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          4460                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      3940192                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       4485131                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                458125006                       # num instructions consuming a value
system.cpu1.iew.wb_count                    530230465                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.768582                       # average fanout of values written-back
system.cpu1.iew.wb_producers                352106603                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.157928                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     532105525                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               770190700                       # number of integer regfile reads
system.cpu1.int_regfile_writes              419923262                       # number of integer regfile writes
system.cpu1.ipc                              0.125478                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.125478                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          8567701      1.44%      1.44% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            301427364     50.52%     51.95% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             8018488      1.34%     53.30% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              2731257      0.46%     53.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                 10      0.00%     53.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              17438      0.00%     53.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              52314      0.01%     53.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     53.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc             54      0.00%     53.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               8719      0.00%     53.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              8719      0.00%     53.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     53.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     53.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     53.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     53.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     53.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     53.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     53.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     53.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     53.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     53.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     53.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     53.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     53.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     53.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     53.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     53.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     53.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     53.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     53.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     53.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     53.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     53.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     53.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     53.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     53.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     53.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     53.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     53.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     53.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     53.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     53.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     53.77% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           251454141     42.14%     95.91% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           24357625      4.08%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          17609      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          8847      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             596670286                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                 113714                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             227425                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses       113583                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes            114069                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    8813272                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.014771                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                2300820     26.11%     26.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                 13097      0.15%     26.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                   1556      0.02%     26.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     26.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     26.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     26.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     26.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     26.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     26.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     26.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     26.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     26.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     26.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     26.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     26.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     26.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     26.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     26.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     26.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     26.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     26.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     26.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     26.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     26.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     26.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     26.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     26.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     26.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     26.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     26.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     26.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     26.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     26.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     26.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     26.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     26.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     26.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     26.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     26.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     26.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     26.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     26.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     26.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               6063125     68.80%     95.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               434670      4.93%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             596802143                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        3931886037                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    530116882                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        820660684                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 608595536                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                596670286                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           15224750                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      196950600                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1734958                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3530359                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    120750671                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   2728224660                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.218703                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.740773                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         2413845031     88.48%     88.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          166525833      6.10%     94.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           76012658      2.79%     97.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           33037076      1.21%     98.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           24097161      0.88%     99.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            8119229      0.30%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            4853747      0.18%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             970762      0.04%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             763163      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     2728224660                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.177716                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13748627                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1698287                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           226314261                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           26259967                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 205606                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 87190                       # number of misc regfile writes
system.cpu1.numCycles                      3357427749                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   537323245                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              834274733                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            327853027                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14771435                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               198304503                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             585281496                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               974080                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            855636477                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             640597819                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          507552686                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                203336381                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              18866059                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               8048081                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            612720985                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               179699659                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            96256                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       855540221                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     871539977                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           4170715                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                131988667                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       4252323                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  3300348921                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1290697324                       # The number of ROB writes
system.cpu1.timesIdled                        6556620                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     69059952                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     134336097                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      6011640                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      3841059                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     77605019                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     49074536                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    155301194                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       52915595                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1947419852000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           61444739                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     17383903                       # Transaction distribution
system.membus.trans_dist::CleanEvict         47918322                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           185967                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         110358                       # Transaction distribution
system.membus.trans_dist::ReadExReq           7271299                       # Transaction distribution
system.membus.trans_dist::ReadExResp          7264527                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      61444740                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         21508                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    203045363                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              203045363                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   5509962816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              5509962816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           234797                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          69033872                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                69033872    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            69033872                       # Request fanout histogram
system.membus.respLayer1.occupancy       370123689000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             19.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        221878443599                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              11.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1947419852000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1947419852000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1947419852000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1947419852000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1947419852000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1947419852000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1947419852000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1947419852000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1947419852000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1947419852000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              32976                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples        16488                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    16645048.368510                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   93345874.136397                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10        16488    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   6658469000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total          16488                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1672976294500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 274443557500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1947419852000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     31957601                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        31957601                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     31957601                       # number of overall hits
system.cpu0.icache.overall_hits::total       31957601                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      5574619                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       5574619                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      5574619                       # number of overall misses
system.cpu0.icache.overall_misses::total      5574619                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 403234688788                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 403234688788                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 403234688788                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 403234688788                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     37532220                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     37532220                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     37532220                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     37532220                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.148529                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.148529                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.148529                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.148529                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 72334.035526                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 72334.035526                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 72334.035526                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 72334.035526                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       566457                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             7424                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    76.300781                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      5174102                       # number of writebacks
system.cpu0.icache.writebacks::total          5174102                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       398940                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       398940                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       398940                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       398940                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      5175679                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      5175679                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      5175679                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      5175679                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 372286944300                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 372286944300                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 372286944300                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 372286944300                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.137900                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.137900                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.137900                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.137900                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 71930.068364                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 71930.068364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 71930.068364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 71930.068364                       # average overall mshr miss latency
system.cpu0.icache.replacements               5174102                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     31957601                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       31957601                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      5574619                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      5574619                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 403234688788                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 403234688788                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     37532220                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     37532220                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.148529                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.148529                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 72334.035526                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 72334.035526                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       398940                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       398940                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      5175679                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      5175679                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 372286944300                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 372286944300                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.137900                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.137900                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 71930.068364                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 71930.068364                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1947419852000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.995212                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           37133401                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          5175710                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.174552                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.995212                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999850                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999850                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         80240118                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        80240118                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1947419852000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    144078646                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       144078646                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    144078646                       # number of overall hits
system.cpu0.dcache.overall_hits::total      144078646                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     73079597                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      73079597                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     73079597                       # number of overall misses
system.cpu0.dcache.overall_misses::total     73079597                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 6437438551382                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 6437438551382                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 6437438551382                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 6437438551382                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    217158243                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    217158243                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    217158243                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    217158243                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.336527                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.336527                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.336527                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.336527                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 88088.041200                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 88088.041200                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 88088.041200                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 88088.041200                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    769636936                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       228329                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         12095726                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3648                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    63.628834                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    62.590186                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     33233956                       # number of writebacks
system.cpu0.dcache.writebacks::total         33233956                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     39692008                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     39692008                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     39692008                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     39692008                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     33387589                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     33387589                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     33387589                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     33387589                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 3288763305331                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 3288763305331                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 3288763305331                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 3288763305331                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.153748                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.153748                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.153748                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.153748                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 98502.569483                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 98502.569483                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 98502.569483                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 98502.569483                       # average overall mshr miss latency
system.cpu0.dcache.replacements              33233871                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    133467304                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      133467304                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     64392856                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     64392856                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 5711695706500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 5711695706500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    197860160                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    197860160                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.325446                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.325446                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 88700.766844                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 88700.766844                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     34959406                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     34959406                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     29433450                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     29433450                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 2908977690500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2908977690500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.148759                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.148759                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 98832.372369                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 98832.372369                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     10611342                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      10611342                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8686741                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8686741                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 725742844882                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 725742844882                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     19298083                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     19298083                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.450135                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.450135                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 83546.043894                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 83546.043894                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4732602                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4732602                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3954139                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3954139                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 379785614831                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 379785614831                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.204898                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.204898                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 96047.613610                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 96047.613610                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      2986957                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      2986957                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data       116423                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total       116423                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   4943129500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   4943129500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      3103380                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      3103380                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.037515                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.037515                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 42458.358744                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 42458.358744                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        70726                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        70726                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        45697                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        45697                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    798122500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    798122500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.014725                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.014725                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 17465.533842                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17465.533842                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      2980914                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      2980914                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        66472                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        66472                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    723115000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    723115000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      3047386                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      3047386                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.021813                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.021813                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10878.490191                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10878.490191                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        66312                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        66312                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    657389000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    657389000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.021760                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.021760                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9913.575220                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9913.575220                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      9036500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      9036500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      8450500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      8450500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       177343                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         177343                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       110814                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       110814                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   3900042458                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   3900042458                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       288157                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       288157                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.384561                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.384561                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 35194.492194                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 35194.492194                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            9                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            9                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       110805                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       110805                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   3789073958                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   3789073958                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.384530                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.384530                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 34195.875258                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 34195.875258                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1947419852000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.884092                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          183875630                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         33433698                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.499710                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.884092                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996378                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996378                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        480627998                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       480627998                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1947419852000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1289944                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2741769                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1372893                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             2951560                       # number of demand (read+write) hits
system.l2.demand_hits::total                  8356166                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1289944                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2741769                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1372893                       # number of overall hits
system.l2.overall_hits::.cpu1.data            2951560                       # number of overall hits
system.l2.overall_hits::total                 8356166                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           3885462                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          30459684                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           4624193                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          29860170                       # number of demand (read+write) misses
system.l2.demand_misses::total               68829509                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          3885462                       # number of overall misses
system.l2.overall_misses::.cpu0.data         30459684                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          4624193                       # number of overall misses
system.l2.overall_misses::.cpu1.data         29860170                       # number of overall misses
system.l2.overall_misses::total              68829509                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 349591083500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 3199651970000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 406814796500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 3140204854000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     7096262704000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 349591083500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 3199651970000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 406814796500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 3140204854000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    7096262704000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         5175406                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        33201453                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         5997086                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        32811730                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             77185675                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        5175406                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       33201453                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        5997086                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       32811730                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            77185675                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.750755                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.917420                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.771073                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.910046                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.891739                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.750755                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.917420                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.771073                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.910046                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.891739                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89974.135251                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 105045.474864                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87975.306502                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 105163.662966                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103099.133019                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89974.135251                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 105045.474864                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87975.306502                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 105163.662966                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103099.133019                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            17383902                       # number of writebacks
system.l2.writebacks::total                  17383902                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst          33107                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          25131                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst          30846                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          28942                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              118026                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst         33107                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         25131                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst         30846                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         28942                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             118026                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      3852355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     30434553                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      4593347                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     29831228                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          68711483                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      3852355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     30434553                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      4593347                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     29831228                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         68711483                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 308776233592                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 2893696534228                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 358746980599                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 2840085892740                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 6401305641159                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 308776233592                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 2893696534228                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 358746980599                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 2840085892740                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 6401305641159                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.744358                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.916663                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.765930                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.909164                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.890210                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.744358                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.916663                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.765930                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.909164                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.890210                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80152.590712                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 95079.317716                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78101.432485                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 95205.128422                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93162.094044                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80152.590712                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 95079.317716                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78101.432485                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 95205.128422                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93162.094044                       # average overall mshr miss latency
system.l2.replacements                      117620733                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     18631409                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         18631409                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     18631409                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     18631409                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     53719866                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         53719866                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     53719866                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     53719866                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data           13015                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            6145                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                19160                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         28646                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         18378                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              47024                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    330554000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    264899000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    595453000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        41661                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        24523                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            66184                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.687598                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.749419                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.710504                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 11539.272499                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 14413.918816                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 12662.746683                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           64                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           51                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             115                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        28582                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        18327                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         46909                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    581364494                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    372829996                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    954194490                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.686061                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.747339                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.708766                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20340.231404                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20343.209254                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20341.394828                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data         11339                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data          5061                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total              16400                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data        12030                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         7045                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            19075                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data    168722500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     60149000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total    228871500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data        23369                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data        12106                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          35475                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.514785                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.581943                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.537703                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 14025.145470                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  8537.828247                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 11998.505898                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           26                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            7                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            33                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data        12004                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         7038                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        19042                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data    242509907                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    142827461                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    385337368                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.513672                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.581365                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.536772                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20202.424775                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20293.756891                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20236.181494                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           188435                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           215942                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                404377                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        3716641                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        3550116                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             7266757                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 373161880000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 354552521500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  727714401500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3905076                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      3766058                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7671134                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.951746                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.942661                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.947286                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100402.992918                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 99870.686338                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100142.938796                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data           20                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data           12                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               32                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      3716621                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      3550104                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        7266725                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 335994557529                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 319050853025                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 655045410554                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.951741                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.942658                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.947282                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90403.233886                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 89870.846889                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90143.140212                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1289944                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1372893                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2662837                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      3885462                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      4624193                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          8509655                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 349591083500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 406814796500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 756405880000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      5175406                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      5997086                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       11172492                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.750755                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.771073                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.761661                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89974.135251                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87975.306502                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88887.960793                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst        33107                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst        30846                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         63953                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      3852355                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      4593347                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      8445702                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 308776233592                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 358746980599                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 667523214191                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.744358                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.765930                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.755937                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80152.590712                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78101.432485                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79037.031403                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2553334                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      2735618                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           5288952                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     26743043                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     26310054                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        53053097                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 2826490090000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 2785652332500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 5612142422500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     29296377                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     29045672                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      58342049                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.912845                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.905817                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.909346                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 105690.668410                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 105877.864504                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105783.502563                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        25111                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        28930                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        54041                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     26717932                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     26281124                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     52999056                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 2557701976699                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 2521035039715                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 5078737016414                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.911988                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.904821                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.908420                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 95729.788395                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 95925.693274                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95826.933529                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         5383                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data         1421                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              6804                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data        11966                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         9542                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           21508                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data        29500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data        59000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total        88500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data        17349                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data        10963                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         28312                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.689723                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.870382                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.759678                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data     2.465318                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data     6.183190                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total     4.114748                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_misses::.cpu0.data        11966                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         9542                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        21508                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data    232557000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data    186704000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    419261000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.689723                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.870382                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.759678                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19434.815310                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19566.547894                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19493.258322                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1947419852000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.998466                       # Cycle average of tags in use
system.l2.tags.total_refs                   149488326                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 117627604                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.270861                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.341820                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.261740                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       16.009290                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        4.190041                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       15.195574                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.395966                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.050965                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.250145                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.065469                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.237431                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999976                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1314964508                       # Number of tag accesses
system.l2.tags.data_accesses               1314964508                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1947419852000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     246550720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    1947682240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     293974208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    1909185856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         4397393024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    246550720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    293974208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     540524928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks   1112569792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      1112569792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        3852355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       30432535                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        4593347                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       29831029                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            68709266                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     17383903                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           17383903                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        126603783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1000134736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        150955742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        980366845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2258061106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    126603783                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    150955742                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        277559524                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      571304534                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            571304534                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      571304534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       126603783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1000134736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       150955742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       980366845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2829365640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples  17118675.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   3852343.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  29865739.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   4593340.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  29300140.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000297447750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds      1060466                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds      1060466                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           124072374                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState           16107126                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    68709266                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   17383903                       # Number of write requests accepted
system.mem_ctrls.readBursts                  68709266                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 17383903                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1097704                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                265228                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           2625816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           3122848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           4278247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2988270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3477804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           6135413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           4641267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           4953326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           3983827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           4311961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          4556139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          7425140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          4056204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          3723836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          4418657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2912807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            907621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1           1320546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2           1289950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            850676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4           1163146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            944154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            926946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            742500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            762268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            865108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10          1124052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11          1245730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12          1278292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13          1100638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14          1739543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           857503                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.78                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 2283998914000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               338057810000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            3551715701500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33781.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52531.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 25842280                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 9090728                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 38.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              68709266                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             17383903                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                16264555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                16131270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                13978103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                10565147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 6214059                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2936219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1147219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  366293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    8288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     388                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  42767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  58906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 466487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 820108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                1016116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                1098874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                1129541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                1138572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                1149373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                1147360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                1161247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                1163695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                1136417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                1123495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                1111525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                1103375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                1092058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                1094438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  47132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     49797222                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    108.896326                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    86.784638                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   115.992622                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     35556221     71.40%     71.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     10367723     20.82%     92.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1978994      3.97%     96.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       843341      1.69%     97.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       404952      0.81%     98.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       216107      0.43%     99.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       131741      0.26%     99.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        74889      0.15%     99.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       223254      0.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     49797222                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples      1060466                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      63.756385                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     51.941511                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     47.693223                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31         224748     21.19%     21.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63        464259     43.78%     64.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95        200759     18.93%     83.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127        81140      7.65%     91.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159        36989      3.49%     95.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191        20705      1.95%     97.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223        13502      1.27%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255         8784      0.83%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287         4632      0.44%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319         2095      0.20%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351         1217      0.11%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383          732      0.07%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415          344      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447          231      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479          138      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511           76      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543           46      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575           29      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607           15      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639           10      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            8      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total       1060466                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples      1060466                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.142595                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.133155                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.579997                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           989895     93.35%     93.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            15798      1.49%     94.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            34583      3.26%     98.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            15600      1.47%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3717      0.35%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              678      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              171      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               23      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total       1060466                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             4327139968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                70253056                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten              1095595072                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              4397393024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys           1112569792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2221.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       562.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2258.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    571.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        21.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1947419832000                       # Total gap between requests
system.mem_ctrls.avgGap                      22619.91                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    246549952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   1911407296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    293973760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   1875208960                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks   1095595072                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 126603388.451028287411                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 981507554.232326984406                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 150955511.569880008698                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 962919710.443621397018                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 562588016.587601304054                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      3852356                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     30432534                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      4593347                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     29831029                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     17383903                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 148869554500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 1631562834250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst 168290970750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 1602992342000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 48599454415750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38643.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     53612.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36637.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     53735.74                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2795658.40                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    41.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         189347994780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         100640842170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        252674396940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        46839759480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     153727610400.016266                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     878752442070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       7807166880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1629790212720.241699                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        836.897196                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  13033397250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  65028600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1869357854750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         166204206000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          88339615320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        230072155740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        42519713580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     153727610400.016266                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     880171339080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6612306240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1567646946360.183105                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        804.986631                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9895279000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  65028600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1872495973000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              40592                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        20297                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    13239206.730059                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   119265124.095005                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        20297    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   5871836000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          20297                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   1678703673000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 268716179000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1947419852000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     32012448                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        32012448                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     32012448                       # number of overall hits
system.cpu1.icache.overall_hits::total       32012448                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      6424771                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       6424771                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      6424771                       # number of overall misses
system.cpu1.icache.overall_misses::total      6424771                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 465820117674                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 465820117674                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 465820117674                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 465820117674                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     38437219                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     38437219                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     38437219                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     38437219                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.167150                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.167150                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.167150                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.167150                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 72503.769811                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72503.769811                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 72503.769811                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72503.769811                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs      1364386                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs            12042                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   113.302275                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      5996078                       # number of writebacks
system.cpu1.icache.writebacks::total          5996078                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst       427529                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       427529                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst       427529                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       427529                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      5997242                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      5997242                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      5997242                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      5997242                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 431766905182                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 431766905182                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 431766905182                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 431766905182                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.156027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.156027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.156027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.156027                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 71994.244218                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 71994.244218                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 71994.244218                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 71994.244218                       # average overall mshr miss latency
system.cpu1.icache.replacements               5996078                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     32012448                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       32012448                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      6424771                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      6424771                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 465820117674                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 465820117674                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     38437219                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     38437219                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.167150                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.167150                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 72503.769811                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72503.769811                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst       427529                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       427529                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      5997242                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      5997242                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 431766905182                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 431766905182                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.156027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.156027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 71994.244218                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 71994.244218                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1947419852000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.993446                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           38169829                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          5997274                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             6.364530                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.993446                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999795                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999795                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         82871680                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        82871680                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1947419852000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    145377291                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       145377291                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    145377291                       # number of overall hits
system.cpu1.dcache.overall_hits::total      145377291                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     72570034                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      72570034                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     72570034                       # number of overall misses
system.cpu1.dcache.overall_misses::total     72570034                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 6337986618248                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 6337986618248                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 6337986618248                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 6337986618248                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    217947325                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    217947325                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    217947325                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    217947325                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.332971                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.332971                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.332971                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.332971                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 87336.139573                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 87336.139573                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 87336.139573                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 87336.139573                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    766789653                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       236814                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         12047473                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3716                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    63.647344                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    63.728202                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     32877351                       # number of writebacks
system.cpu1.dcache.writebacks::total         32877351                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     39585791                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     39585791                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     39585791                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     39585791                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     32984243                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     32984243                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     32984243                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     32984243                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 3227846186617                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 3227846186617                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 3227846186617                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 3227846186617                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.151340                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.151340                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.151340                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.151340                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 97860.247592                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 97860.247592                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 97860.247592                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 97860.247592                       # average overall mshr miss latency
system.cpu1.dcache.replacements              32877350                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    133447183                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      133447183                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     64001194                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     64001194                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 5638696810500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 5638696810500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    197448377                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    197448377                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.324141                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.324141                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 88102.993993                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 88102.993993                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     34834035                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     34834035                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     29167159                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     29167159                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 2865979871000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 2865979871000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.147720                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.147720                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 98260.508368                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 98260.508368                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     11930108                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      11930108                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      8568840                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      8568840                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 699289807748                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 699289807748                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     20498948                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     20498948                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.418014                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.418014                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 81608.456658                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 81608.456658                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      4751756                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      4751756                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      3817084                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      3817084                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 361866315617                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 361866315617                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.186209                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.186209                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 94801.768999                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 94801.768999                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      2777308                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      2777308                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data       144392                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       144392                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data   7081310500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   7081310500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      2921700                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      2921700                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.049421                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.049421                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 49042.263422                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 49042.263422                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        51131                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        51131                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        93261                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        93261                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data   4689293000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   4689293000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.031920                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.031920                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 50281.393080                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 50281.393080                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      2787735                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      2787735                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        61573                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        61573                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    498519000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    498519000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      2849308                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      2849308                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.021610                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.021610                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8096.389651                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8096.389651                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        61525                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        61525                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    437481000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    437481000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.021593                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.021593                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7110.621698                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7110.621698                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      6460500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      6460500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      5973500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      5973500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       173938                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         173938                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        97609                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        97609                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   3389044478                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   3389044478                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       271547                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       271547                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.359455                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.359455                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 34720.614677                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 34720.614677                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data          600                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total          600                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        97009                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        97009                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   3279347978                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   3279347978                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.357246                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.357246                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 33804.574606                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 33804.574606                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1947419852000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.866343                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          184389834                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         33083427                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.573480                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.866343                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.995823                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.995823                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        481063158                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       481063158                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1947419852000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          69912508                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     36015311                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     58650031                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       100236831                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          202919                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        126764                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         329683                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq         1073                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp         1073                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7748177                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7748180                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      11172920                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     58739589                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        28312                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        28312                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     15525186                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    100128332                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     17990406                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     98972918                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             232616842                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    662368512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4251865728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    767562496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   4204098752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9885895488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       118324841                       # Total snoops (count)
system.tol2bus.snoopTraffic                1143039104                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        195640487                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.322402                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.507682                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              136407842     69.72%     69.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1               55390661     28.31%     98.04% # Request fanout histogram
system.tol2bus.snoop_fanout::2                3841700      1.96%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    284      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          195640487                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       154932868334                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       50249696554                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        7783418081                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       49718322276                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        9014306506                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
