/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [9:0] _00_;
  reg [5:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [13:0] celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire [17:0] celloutsig_0_25z;
  wire [10:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_32z;
  wire [5:0] celloutsig_0_33z;
  wire celloutsig_0_37z;
  wire celloutsig_0_40z;
  wire [14:0] celloutsig_0_41z;
  wire [4:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire [11:0] celloutsig_0_8z;
  reg [11:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire [6:0] celloutsig_1_12z;
  wire [5:0] celloutsig_1_13z;
  wire [3:0] celloutsig_1_14z;
  reg [4:0] celloutsig_1_15z;
  wire [2:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [26:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [16:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [23:0] celloutsig_1_8z;
  wire [13:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_40z = ~((celloutsig_0_27z | celloutsig_0_11z) & (celloutsig_0_37z | 1'h1));
  assign celloutsig_0_27z = ~((celloutsig_0_23z[0] | celloutsig_0_5z[1]) & (1'h1 | celloutsig_0_22z));
  assign celloutsig_0_37z = celloutsig_0_22z ^ in_data[81];
  assign celloutsig_0_20z = ~(celloutsig_0_0z[4] ^ celloutsig_0_8z[6]);
  always_ff @(posedge clkin_data[96], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _00_ <= 10'h000;
    else _00_ <= celloutsig_0_9z[11:2];
  assign celloutsig_0_5z = celloutsig_0_0z & celloutsig_0_0z;
  assign celloutsig_0_11z = ! in_data[60:42];
  assign celloutsig_1_5z = { in_data[117:107], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z } < { in_data[154:142], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_6z = { in_data[122:109], celloutsig_1_4z } % { 1'h1, in_data[129:115], celloutsig_1_2z };
  assign celloutsig_1_19z = { celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_14z } % { 1'h1, celloutsig_1_8z[10:2], celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_13z };
  assign celloutsig_0_8z = { celloutsig_0_4z[2:0], 9'h000 } % { 1'h1, celloutsig_0_4z, 6'h00 };
  assign celloutsig_0_15z = { 8'h00, celloutsig_0_11z } % { 1'h1, celloutsig_0_4z[2:0], celloutsig_0_4z };
  assign celloutsig_0_26z = { 3'h0, celloutsig_0_8z[11:10], celloutsig_0_22z, celloutsig_0_4z } % { 2'h3, celloutsig_0_15z };
  assign celloutsig_1_0z = in_data[147] ? in_data[108:106] : in_data[170:168];
  assign celloutsig_0_4z = celloutsig_0_0z[5] ? celloutsig_0_0z[4:0] : in_data[9:5];
  assign celloutsig_1_8z = celloutsig_1_7z ? { celloutsig_1_6z[13:4], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_3z } : { in_data[126:109], celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_13z = celloutsig_1_0z[0] ? { celloutsig_1_5z, celloutsig_1_10z } : { celloutsig_1_10z[2], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_2z };
  assign celloutsig_0_10z = celloutsig_0_8z[6] ? { 1'h1, celloutsig_0_8z[5:3] } : in_data[12:9];
  assign celloutsig_0_33z = celloutsig_0_26z[7:2] | { celloutsig_0_8z[0], celloutsig_0_14z[3:2], celloutsig_0_10z[1], celloutsig_0_14z[0], celloutsig_0_22z };
  assign celloutsig_1_4z = in_data[105:103] | celloutsig_1_0z;
  assign celloutsig_1_10z = { celloutsig_1_3z[9:8], celloutsig_1_0z } | celloutsig_1_8z[21:17];
  assign celloutsig_1_7z = ~^ { in_data[185:172], celloutsig_1_2z };
  assign celloutsig_1_1z = in_data[138:136] >> in_data[137:135];
  assign celloutsig_0_41z = { 5'h00, celloutsig_0_25z[5:2], celloutsig_0_11z, celloutsig_0_4z } <<< { celloutsig_0_32z, 1'h1, celloutsig_0_5z, celloutsig_0_33z, celloutsig_0_37z };
  assign celloutsig_1_3z = { in_data[131:125], celloutsig_1_1z } <<< { in_data[179:173], celloutsig_1_1z };
  assign celloutsig_1_9z = { celloutsig_1_8z[14:4], celloutsig_1_0z } <<< { in_data[157:147], celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_12z = { in_data[105:100], celloutsig_1_5z } <<< { celloutsig_1_9z[8:3], celloutsig_1_7z };
  assign celloutsig_1_14z = celloutsig_1_9z[6:3] <<< celloutsig_1_3z[8:5];
  assign celloutsig_0_23z = { celloutsig_0_5z[2:0], celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_16z } <<< { in_data[34:31], _00_ };
  assign celloutsig_0_24z = celloutsig_0_0z[5:3] <<< { celloutsig_0_0z[5:4], celloutsig_0_22z };
  assign celloutsig_1_16z = celloutsig_1_15z[4:2] >>> celloutsig_1_1z;
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_0z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_0z = in_data[65:60];
  always_latch
    if (!clkin_data[64]) celloutsig_1_15z = 5'h00;
    else if (!clkin_data[32]) celloutsig_1_15z = celloutsig_1_6z[11:7];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_9z = 12'h000;
    else if (!clkin_data[0]) celloutsig_0_9z = { celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_32z = ~((celloutsig_0_20z & 1'h0) | (celloutsig_0_9z[3] & 1'h0));
  assign celloutsig_1_2z = ~((in_data[109] & celloutsig_1_1z[0]) | (celloutsig_1_0z[1] & in_data[121]));
  assign celloutsig_1_18z = ~((celloutsig_1_3z[1] & celloutsig_1_3z[3]) | (celloutsig_1_16z[1] & celloutsig_1_13z[0]));
  assign celloutsig_0_16z = ~((celloutsig_0_10z[0] & celloutsig_0_10z[1]) | (celloutsig_0_0z[2] & celloutsig_0_11z));
  assign { celloutsig_0_14z[0], celloutsig_0_14z[3:2] } = { celloutsig_0_11z, celloutsig_0_0z[4:3] } & { celloutsig_0_10z[0], celloutsig_0_10z[3:2] };
  assign { celloutsig_0_25z[17:15], celloutsig_0_25z[5:0] } = { celloutsig_0_4z[3:1], celloutsig_0_0z } & { celloutsig_0_24z, celloutsig_0_23z[5:0] };
  assign celloutsig_0_22z = ~celloutsig_0_15z[6];
  assign celloutsig_0_14z[1] = celloutsig_0_10z[1];
  assign celloutsig_0_25z[14:6] = 9'h000;
  assign { out_data[128], out_data[122:96], out_data[32], out_data[14:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_40z, celloutsig_0_41z };
endmodule
