
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
Options:	
Date:		Sat Mar 22 12:06:17 2025
Host:		ieng6-ece-18.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.


**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ./netlist/core.out.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell core
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.

Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Sat Mar 22 12:07:01 2025
viaInitial ends at Sat Mar 22 12:07:01 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.27min, fe_real=0.77min, fe_mem=472.2M) ***
*** Begin netlist parsing (mem=472.2M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './netlist/core.out.v'

*** Memory Usage v#1 (Current mem = 478.238M, initial mem = 152.258M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=478.2M) ***
Set top cell to core.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell core ...
*** Netlist is unique.
** info: there are 1751 modules.
** info: there are 21582 stdCell insts.

*** Memory Usage v#1 (Current mem = 546.070M, initial mem = 152.258M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file './constraints/core.sdc' ...
Current (total cpu=0:00:17.2, real=0:00:47.0, peak res=295.8M, current mem=666.2M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=311.0M, current mem=683.4M)
Current (total cpu=0:00:17.3, real=0:00:47.0, peak res=311.0M, current mem=683.4M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
*** Message Summary: 1633 warning(s), 2 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ./netlist/core.out.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell core
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
Reading timing constraints file './constraints/core.sdc' ...
Current (total cpu=0:00:19.9, real=0:00:58.0, peak res=422.4M, current mem=833.5M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=430.8M, current mem=843.2M)
Current (total cpu=0:00:19.9, real=0:00:58.0, peak res=430.8M, current mem=843.2M)
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
The existing analysis_view 'WC_VIEW' has been replaced with new attributes.
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
The existing analysis_view 'BC_VIEW' has been replaced with new attributes.
<CMD> init_design -setup WC_VIEW -hold BC_VIEW
**WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
<CMD> floorPlan -site core -r 1 0.70 10.0 10.0 10.0 10.0
<CMD> timeDesign -preplace -prefix preplace
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1119.62 CPU=0:00:02.4 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.7  real=0:00:04.0  mem= 1119.6M) ***
*** Done Building Timing Graph (cpu=0:00:04.2 real=0:00:04.0 totSessionCpu=0:00:24.9 mem=1119.6M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.668  | -0.668  | -0.451  |
|           TNS (ns):|-796.876 |-647.476 |-150.149 |
|    Violating Paths:|  2683   |  1487   |  1247   |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 5.49 sec
Total Real time: 6.0 sec
Total Memory Usage: 1022.597656 Mbytes
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
21582 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
21582 new gnd-pin connections were made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}

Ring generation is complete; vias are now being generated.
The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1022.6M) ***
<CMD> addStripe -number_of_sets 6 -spacing 4 -layer M4 -width 3 -nets { VSS VDD }

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 12 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1022.6M) ***
<CMD> sroute
*** Begin SPECIAL ROUTE on Sat Mar 22 12:07:21 2025 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/trhussain/final_project/Step_1/pnr
SPECIAL ROUTE ran on machine: ieng6-ece-18.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1907.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 846 macros, 136 used
Read in 136 components
  136 core components: 136 unplaced, 0 placed, 0 fixed
Read in 243 logical pins
Read in 243 nets
Read in 2 special nets, 2 routed
Read in 272 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 426
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 213
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1921.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 104 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Sat Mar 22 12:07:22 2025
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Sat Mar 22 12:07:22 2025

sroute post-processing starts at Sat Mar 22 12:07:22 2025
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Sat Mar 22 12:07:22 2025
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 16.31 megs
sroute: Total Peak Memory used = 1038.91 megs
<CMD> set ptngSprNoRefreshPins 0
<CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType start -spacing 3 -start 0.0 0.2 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} reset}
Successfully spread [83] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1038.9M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType start -spacing 2 -start 352.4 401.4 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
Successfully spread [160] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1038.9M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> legalizePin

Start pin legalization for the partition [core]:
Moving Pin [clk] to LEGAL location (   0.000    1.200 3 )
Moving Pin [out[159]] to LEGAL location (  34.300    0.000 2 )
Moving Pin [out[158]] to LEGAL location (  36.300    0.000 2 )
Moving Pin [out[157]] to LEGAL location (  38.300    0.000 2 )
Moving Pin [out[156]] to LEGAL location (  40.300    0.000 2 )
Moving Pin [out[155]] to LEGAL location (  42.300    0.000 2 )
Moving Pin [out[154]] to LEGAL location (  44.300    0.000 2 )
Moving Pin [out[153]] to LEGAL location (  46.300    0.000 2 )
Moving Pin [out[152]] to LEGAL location (  48.300    0.000 2 )
Moving Pin [out[151]] to LEGAL location (  50.300    0.000 2 )
Moving Pin [out[150]] to LEGAL location (  52.300    0.000 2 )
Moving Pin [out[149]] to LEGAL location (  54.300    0.000 2 )
Moving Pin [out[148]] to LEGAL location (  56.300    0.000 2 )
Moving Pin [out[147]] to LEGAL location (  58.300    0.000 2 )
Moving Pin [out[146]] to LEGAL location (  60.300    0.000 2 )
Moving Pin [out[145]] to LEGAL location (  62.300    0.000 2 )
Moving Pin [out[144]] to LEGAL location (  64.300    0.000 2 )
Moving Pin [out[143]] to LEGAL location (  66.300    0.000 2 )
Moving Pin [out[142]] to LEGAL location (  68.300    0.000 2 )
Moving Pin [out[141]] to LEGAL location (  70.300    0.000 2 )
Moving Pin [out[140]] to LEGAL location (  72.300    0.000 2 )
Moving Pin [out[139]] to LEGAL location (  74.300    0.000 2 )
Moving Pin [out[138]] to LEGAL location (  76.300    0.000 2 )
Moving Pin [out[137]] to LEGAL location (  78.300    0.000 2 )
Moving Pin [out[136]] to LEGAL location (  80.300    0.000 2 )
Moving Pin [out[135]] to LEGAL location (  82.300    0.000 2 )
Moving Pin [out[134]] to LEGAL location (  84.300    0.000 2 )
Moving Pin [out[133]] to LEGAL location (  86.300    0.000 2 )
Moving Pin [out[132]] to LEGAL location (  88.300    0.000 2 )
Moving Pin [out[131]] to LEGAL location (  90.300    0.000 2 )
Moving Pin [out[130]] to LEGAL location (  92.300    0.000 2 )
Moving Pin [out[129]] to LEGAL location (  94.300    0.000 2 )
Moving Pin [out[128]] to LEGAL location (  96.300    0.000 2 )
Moving Pin [out[127]] to LEGAL location (  98.300    0.000 2 )
Moving Pin [out[126]] to LEGAL location ( 100.300    0.000 2 )
Moving Pin [out[125]] to LEGAL location ( 102.300    0.000 2 )
Moving Pin [out[124]] to LEGAL location ( 104.300    0.000 2 )
Moving Pin [out[123]] to LEGAL location ( 106.300    0.000 2 )
Moving Pin [out[122]] to LEGAL location ( 108.300    0.000 2 )
Moving Pin [out[121]] to LEGAL location ( 110.300    0.000 2 )
Moving Pin [out[120]] to LEGAL location ( 112.300    0.000 2 )
Moving Pin [out[119]] to LEGAL location ( 114.300    0.000 2 )
Moving Pin [out[118]] to LEGAL location ( 116.300    0.000 2 )
Moving Pin [out[117]] to LEGAL location ( 118.300    0.000 2 )
Moving Pin [out[116]] to LEGAL location ( 120.300    0.000 2 )
Moving Pin [out[115]] to LEGAL location ( 122.300    0.000 2 )
Moving Pin [out[114]] to LEGAL location ( 124.300    0.000 2 )
Moving Pin [out[113]] to LEGAL location ( 126.300    0.000 2 )
Moving Pin [out[112]] to LEGAL location ( 128.300    0.000 2 )
Moving Pin [out[111]] to LEGAL location ( 130.300    0.000 2 )
Moving Pin [out[110]] to LEGAL location ( 132.300    0.000 2 )
Moving Pin [out[109]] to LEGAL location ( 134.300    0.000 2 )
Moving Pin [out[108]] to LEGAL location ( 136.300    0.000 2 )
Moving Pin [out[107]] to LEGAL location ( 138.300    0.000 2 )
Moving Pin [out[106]] to LEGAL location ( 140.300    0.000 2 )
Moving Pin [out[105]] to LEGAL location ( 142.300    0.000 2 )
Moving Pin [out[104]] to LEGAL location ( 144.300    0.000 2 )
Moving Pin [out[103]] to LEGAL location ( 146.300    0.000 2 )
Moving Pin [out[102]] to LEGAL location ( 148.300    0.000 2 )
Moving Pin [out[101]] to LEGAL location ( 150.300    0.000 2 )
Moving Pin [out[100]] to LEGAL location ( 152.300    0.000 2 )
Moving Pin [out[99]] to LEGAL location ( 154.300    0.000 2 )
Moving Pin [out[98]] to LEGAL location ( 156.300    0.000 2 )
Moving Pin [out[97]] to LEGAL location ( 158.300    0.000 2 )
Moving Pin [out[96]] to LEGAL location ( 160.300    0.000 2 )
Moving Pin [out[95]] to LEGAL location ( 162.300    0.000 2 )
Moving Pin [out[94]] to LEGAL location ( 164.300    0.000 2 )
Moving Pin [out[93]] to LEGAL location ( 166.300    0.000 2 )
Moving Pin [out[92]] to LEGAL location ( 168.300    0.000 2 )
Moving Pin [out[91]] to LEGAL location ( 170.300    0.000 2 )
Moving Pin [out[90]] to LEGAL location ( 172.300    0.000 2 )
Moving Pin [out[89]] to LEGAL location ( 174.300    0.000 2 )
Moving Pin [out[88]] to LEGAL location ( 176.300    0.000 2 )
Moving Pin [out[87]] to LEGAL location ( 178.300    0.000 2 )
Moving Pin [out[86]] to LEGAL location ( 180.300    0.000 2 )
Moving Pin [out[85]] to LEGAL location ( 182.300    0.000 2 )
Moving Pin [out[84]] to LEGAL location ( 184.300    0.000 2 )
Moving Pin [out[83]] to LEGAL location ( 186.300    0.000 2 )
Moving Pin [out[82]] to LEGAL location ( 188.300    0.000 2 )
Moving Pin [out[81]] to LEGAL location ( 190.300    0.000 2 )
Moving Pin [out[80]] to LEGAL location ( 192.300    0.000 2 )
Moving Pin [out[79]] to LEGAL location ( 194.300    0.000 2 )
Moving Pin [out[78]] to LEGAL location ( 196.300    0.000 2 )
Moving Pin [out[77]] to LEGAL location ( 198.300    0.000 2 )
Moving Pin [out[76]] to LEGAL location ( 200.300    0.000 2 )
Moving Pin [out[75]] to LEGAL location ( 202.300    0.000 2 )
Moving Pin [out[74]] to LEGAL location ( 204.300    0.000 2 )
Moving Pin [out[73]] to LEGAL location ( 206.300    0.000 2 )
Moving Pin [out[72]] to LEGAL location ( 208.300    0.000 2 )
Moving Pin [out[71]] to LEGAL location ( 210.300    0.000 2 )
Moving Pin [out[70]] to LEGAL location ( 212.300    0.000 2 )
Moving Pin [out[69]] to LEGAL location ( 214.300    0.000 2 )
Moving Pin [out[68]] to LEGAL location ( 216.300    0.000 2 )
Moving Pin [out[67]] to LEGAL location ( 218.300    0.000 2 )
Moving Pin [out[66]] to LEGAL location ( 220.300    0.000 2 )
Moving Pin [out[65]] to LEGAL location ( 222.300    0.000 2 )
Moving Pin [out[64]] to LEGAL location ( 224.300    0.000 2 )
Moving Pin [out[63]] to LEGAL location ( 226.300    0.000 2 )
Moving Pin [out[62]] to LEGAL location ( 228.300    0.000 2 )
Moving Pin [out[61]] to LEGAL location ( 230.300    0.000 2 )
Moving Pin [out[60]] to LEGAL location ( 232.300    0.000 2 )
Moving Pin [out[59]] to LEGAL location ( 234.300    0.000 2 )
Moving Pin [out[58]] to LEGAL location ( 236.300    0.000 2 )
Moving Pin [out[57]] to LEGAL location ( 238.300    0.000 2 )
Moving Pin [out[56]] to LEGAL location ( 240.300    0.000 2 )
Moving Pin [out[55]] to LEGAL location ( 242.300    0.000 2 )
Moving Pin [out[54]] to LEGAL location ( 244.300    0.000 2 )
Moving Pin [out[53]] to LEGAL location ( 246.300    0.000 2 )
Moving Pin [out[52]] to LEGAL location ( 248.300    0.000 2 )
Moving Pin [out[51]] to LEGAL location ( 250.300    0.000 2 )
Moving Pin [out[50]] to LEGAL location ( 252.300    0.000 2 )
Moving Pin [out[49]] to LEGAL location ( 254.300    0.000 2 )
Moving Pin [out[48]] to LEGAL location ( 256.300    0.000 2 )
Moving Pin [out[47]] to LEGAL location ( 258.300    0.000 2 )
Moving Pin [out[46]] to LEGAL location ( 260.300    0.000 2 )
Moving Pin [out[45]] to LEGAL location ( 262.300    0.000 2 )
Moving Pin [out[44]] to LEGAL location ( 264.300    0.000 2 )
Moving Pin [out[43]] to LEGAL location ( 266.300    0.000 2 )
Moving Pin [out[42]] to LEGAL location ( 268.300    0.000 2 )
Moving Pin [out[41]] to LEGAL location ( 270.300    0.000 2 )
Moving Pin [out[40]] to LEGAL location ( 272.300    0.000 2 )
Moving Pin [out[39]] to LEGAL location ( 274.300    0.000 2 )
Moving Pin [out[38]] to LEGAL location ( 276.300    0.000 2 )
Moving Pin [out[37]] to LEGAL location ( 278.300    0.000 2 )
Moving Pin [out[36]] to LEGAL location ( 280.300    0.000 2 )
Moving Pin [out[35]] to LEGAL location ( 282.300    0.000 2 )
Moving Pin [out[34]] to LEGAL location ( 284.300    0.000 2 )
Moving Pin [out[33]] to LEGAL location ( 286.300    0.000 2 )
Moving Pin [out[32]] to LEGAL location ( 288.300    0.000 2 )
Moving Pin [out[31]] to LEGAL location ( 290.300    0.000 2 )
Moving Pin [out[30]] to LEGAL location ( 292.300    0.000 2 )
Moving Pin [out[29]] to LEGAL location ( 294.300    0.000 2 )
Moving Pin [out[28]] to LEGAL location ( 296.300    0.000 2 )
Moving Pin [out[27]] to LEGAL location ( 298.300    0.000 2 )
Moving Pin [out[26]] to LEGAL location ( 300.300    0.000 2 )
Moving Pin [out[25]] to LEGAL location ( 302.300    0.000 2 )
Moving Pin [out[24]] to LEGAL location ( 304.300    0.000 2 )
Moving Pin [out[23]] to LEGAL location ( 306.300    0.000 2 )
Moving Pin [out[22]] to LEGAL location ( 308.300    0.000 2 )
Moving Pin [out[21]] to LEGAL location ( 310.300    0.000 2 )
Moving Pin [out[20]] to LEGAL location ( 312.300    0.000 2 )
Moving Pin [out[19]] to LEGAL location ( 314.300    0.000 2 )
Moving Pin [out[18]] to LEGAL location ( 316.300    0.000 2 )
Moving Pin [out[17]] to LEGAL location ( 318.300    0.000 2 )
Moving Pin [out[16]] to LEGAL location ( 320.300    0.000 2 )
Moving Pin [out[15]] to LEGAL location ( 322.300    0.000 2 )
Moving Pin [out[14]] to LEGAL location ( 324.300    0.000 2 )
Moving Pin [out[13]] to LEGAL location ( 326.300    0.000 2 )
Moving Pin [out[12]] to LEGAL location ( 328.300    0.000 2 )
Moving Pin [out[11]] to LEGAL location ( 330.300    0.000 2 )
Moving Pin [out[10]] to LEGAL location ( 332.300    0.000 2 )
Moving Pin [out[9]] to LEGAL location ( 334.300    0.000 2 )
Moving Pin [out[8]] to LEGAL location ( 336.300    0.000 2 )
Moving Pin [out[7]] to LEGAL location ( 338.300    0.000 2 )
Moving Pin [out[6]] to LEGAL location ( 340.300    0.000 2 )
Moving Pin [out[5]] to LEGAL location ( 342.300    0.000 2 )
Moving Pin [out[4]] to LEGAL location ( 344.300    0.000 2 )
Moving Pin [out[3]] to LEGAL location ( 346.300    0.000 2 )
Moving Pin [out[2]] to LEGAL location ( 348.300    0.000 2 )
Moving Pin [out[1]] to LEGAL location ( 350.300    0.000 2 )
Moving Pin [out[0]] to LEGAL location ( 352.300    0.000 2 )
Summary report for top level: [core] 
	Total Pads                         : 0
	Total Pins                         : 243
	Legally Assigned Pins              : 243
	Illegally Assigned Pins            : 0
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
161 pin(s) of the Partition core were legalized.
End pin legalization for the partition [core].

legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1038.9M).
<CMD> editPin -fixedPin 1 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} reset}
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Updated attributes of 83 pin(s) of partition core
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1038.9M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
Updated attributes of 160 pin(s) of partition core
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1038.9M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false -placeIOPins false
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -congEffort medium -modulePlan false -placeIoPins false -reorderScan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.23247 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
End delay calculation. (MEM=1130.23 CPU=0:00:02.4 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.8  real=0:00:02.0  mem= 1130.2M) ***
**INFO : CPU of IO adjustment for placeDesign : (CPU : 0:00:04.8) (Real : 0:00:05.0) (mem : 1130.2M)
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 285 instances (buffers/inverters) removed
*       :      2 instances of type 'INVD3' removed
*       :      4 instances of type 'INVD2' removed
*       :     17 instances of type 'INVD1' removed
*       :     21 instances of type 'INVD0' removed
*       :      1 instance  of type 'CKND3' removed
*       :     15 instances of type 'CKND2' removed
*       :    125 instances of type 'CKBD4' removed
*       :      1 instance  of type 'CKBD3' removed
*       :      3 instances of type 'CKBD2' removed
*       :     26 instances of type 'CKBD1' removed
*       :     14 instances of type 'BUFFD3' removed
*       :     47 instances of type 'BUFFD2' removed
*       :      8 instances of type 'BUFFD1' removed
*       :      1 instance  of type 'BUFFD0' removed
*** Finish deleteBufferTree (0:00:00.4) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=21310 (0 fixed + 21310 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=23429 #term=82869 #term/net=3.54, #fixedIo=0, #floatIo=0, #fixedPin=243, #floatPin=0
stdCell: 21310 single + 0 double + 0 multi
Total standard cell length = 56.3608 (mm), area = 0.1014 (mm^2)
Estimated cell power/ground rail width = 0.365 um
Average module density = 0.700.
Density for the design = 0.700.
       = stdcell_area 281804 sites (101449 um^2) / alloc_area 402536 sites (144913 um^2).
Pin Density = 0.2044.
            = total # of pins 82869 / total area 405344.
*Internal placement parameters: 0.102 | 13 | 0x000155
End delay calculation. (MEM=1130.35 CPU=0:00:02.4 REAL=0:00:02.0)
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 9.542e+04 (5.61e+04 3.93e+04)
              Est.  stn bbox = 1.188e+05 (7.57e+04 4.31e+04)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 1130.4M
Iteration  2: Total net bbox = 1.523e+05 (5.61e+04 9.62e+04)
              Est.  stn bbox = 2.133e+05 (7.57e+04 1.38e+05)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 1130.4M
Iteration  3: Total net bbox = 1.674e+05 (6.40e+04 1.03e+05)
              Est.  stn bbox = 2.356e+05 (8.98e+04 1.46e+05)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 1130.4M
Iteration  4: Total net bbox = 1.759e+05 (5.91e+04 1.17e+05)
              Est.  stn bbox = 2.470e+05 (8.14e+04 1.66e+05)
              cpu = 0:00:01.8 real = 0:00:02.0 mem = 1130.4M
End delay calculation. (MEM=1149.43 CPU=0:00:02.4 REAL=0:00:02.0)
Iteration  5: Total net bbox = 4.699e+05 (2.35e+05 2.35e+05)
              Est.  stn bbox = 5.847e+05 (2.86e+05 2.99e+05)
              cpu = 0:00:09.3 real = 0:00:09.0 mem = 1149.4M
Iteration  6: Total net bbox = 3.096e+05 (1.26e+05 1.84e+05)
              Est.  stn bbox = 4.061e+05 (1.66e+05 2.40e+05)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 1149.4M
End delay calculation. (MEM=1149.43 CPU=0:00:02.3 REAL=0:00:02.0)
Iteration  7: Total net bbox = 3.356e+05 (1.52e+05 1.84e+05)
              Est.  stn bbox = 4.368e+05 (1.97e+05 2.40e+05)
              cpu = 0:00:05.0 real = 0:00:05.0 mem = 1149.4M
Iteration  8: Total net bbox = 3.667e+05 (1.52e+05 2.15e+05)
              Est.  stn bbox = 4.727e+05 (1.97e+05 2.76e+05)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 1149.4M
End delay calculation. (MEM=1149.43 CPU=0:00:02.3 REAL=0:00:03.0)
Iteration  9: Total net bbox = 3.796e+05 (1.65e+05 2.15e+05)
              Est.  stn bbox = 4.877e+05 (2.12e+05 2.76e+05)
              cpu = 0:00:05.2 real = 0:00:05.0 mem = 1149.4M
Iteration 10: Total net bbox = 3.923e+05 (1.65e+05 2.28e+05)
              Est.  stn bbox = 5.024e+05 (2.12e+05 2.90e+05)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 1092.2M
End delay calculation. (MEM=1149.43 CPU=0:00:02.3 REAL=0:00:03.0)
Iteration 11: Total net bbox = 4.005e+05 (1.65e+05 2.36e+05)
              Est.  stn bbox = 5.112e+05 (2.12e+05 2.99e+05)
              cpu = 0:00:05.5 real = 0:00:05.0 mem = 1149.4M
Iteration 12: Total net bbox = 4.033e+05 (1.65e+05 2.39e+05)
              Est.  stn bbox = 5.142e+05 (2.12e+05 3.02e+05)
              cpu = 0:00:01.2 real = 0:00:02.0 mem = 1149.4M
Iteration 13: Total net bbox = 4.038e+05 (1.65e+05 2.39e+05)
              Est.  stn bbox = 5.146e+05 (2.12e+05 3.02e+05)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 1149.4M
Iteration 14: Total net bbox = 4.414e+05 (1.99e+05 2.42e+05)
              Est.  stn bbox = 5.529e+05 (2.47e+05 3.06e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1149.4M
*** cost = 4.414e+05 (1.99e+05 2.42e+05) (cpu for global=0:00:33.2) real=0:00:33.0***
Info: 0 clock gating cells identified, 0 (on average) moved
*** Starting refinePlace (0:01:09 mem=1044.9M) ***
Total net bbox length = 4.414e+05 (1.991e+05 2.424e+05) (ext = 2.479e+04)
Move report: Detail placement moves 20945 insts, mean move: 3.03 um, max move: 41.40 um
	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U982): (147.00, 334.00) --> (147.00, 375.40)
	Runtime: CPU: 0:00:03.5 REAL: 0:00:03.0 MEM: 1054.0MB
Summary Report:
Instances move: 20945 (out of 21310 movable)
Mean displacement: 3.03 um
Max displacement: 41.40 um (Instance: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U982) (147, 334) -> (147, 375.4)
	Length: 10 sites, height: 1 rows, site name: core, cell type: XNR2D0
Total net bbox length = 4.408e+05 (1.916e+05 2.492e+05) (ext = 2.452e+04)
Runtime: CPU: 0:00:03.5 REAL: 0:00:03.0 MEM: 1054.0MB
*** Finished refinePlace (0:01:13 mem=1054.0M) ***
*** Finished Initial Placement (cpu=0:00:41.1, real=0:00:41.0, mem=1054.0M) ***
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4356 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=23429  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 23429 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 23429 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.25% V. EstWL: 5.421006e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 82626
[NR-eagl] Layer2(M2)(V) length: 1.744386e+05um, number of vias: 113777
[NR-eagl] Layer3(M3)(H) length: 2.022849e+05um, number of vias: 12834
[NR-eagl] Layer4(M4)(V) length: 1.045387e+05um, number of vias: 4428
[NR-eagl] Layer5(M5)(H) length: 4.320053e+04um, number of vias: 2368
[NR-eagl] Layer6(M6)(V) length: 3.182393e+04um, number of vias: 41
[NR-eagl] Layer7(M7)(H) length: 3.694000e+02um, number of vias: 20
[NR-eagl] Layer8(M8)(V) length: 4.802000e+02um, number of vias: 0
[NR-eagl] Total length: 5.571362e+05um, number of vias: 216094
[NR-eagl] End Peak syMemory usage = 1084.8 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.86 seconds
**placeDesign ... cpu = 0: 0:47, real = 0: 0:47, mem = 1077.3M **
-clockNDRAwarePlaceOpt false               # bool, default=false, private
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man IMPTS-403' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1085.3M, totSessionCpu=0:01:16 **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1085.3M)
Extraction called for design 'core' of instances=21310 and nets=23531 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1085.316M)
** Profile ** Start :  cpu=0:00:00.0, mem=1085.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=1085.3M
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1173.58 CPU=0:00:03.0 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.9  real=0:00:04.0  mem= 1173.6M) ***
*** Done Building Timing Graph (cpu=0:00:04.3 real=0:00:04.0 totSessionCpu=0:01:20 mem=1173.6M)
** Profile ** Overall slacks :  cpu=0:00:04.3, mem=1173.6M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1173.6M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -9.259  |
|           TNS (ns):|-14131.2 |
|    Violating Paths:|  6202   |
|          All Paths:|  8040   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.528   |    234 (234)     |
|   max_tran     |   246 (10214)    |  -10.168   |   246 (10214)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.522%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1173.6M
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1118.3M, totSessionCpu=0:01:21 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1118.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1118.4M) ***

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 21310

Instance distribution across the VT partitions:

 LVT : inst = 4995 (23.4%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 4995 (23.4%)

 HVT : inst = 16315 (76.6%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 16315 (76.6%)

Reporting took 0 sec
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Info: 1 clock net  excluded from IPO operation.
Design State:
    #signal nets       :  23429
    #routed signal nets:  0
    #clock nets        :  0
    #routed clock nets :  0
OptMgr: Begin leakage power optimization
OptMgr: Number of active setup views: 1

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    0.90V	    VDD

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=901.69MB/901.69MB)

Begin Processing Timing Window Data for Power Calculation

clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=901.80MB/901.80MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=901.84MB/901.84MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-22 12:08:17 (2025-Mar-22 19:08:17 GMT)
2025-Mar-22 12:08:17 (2025-Mar-22 19:08:17 GMT): 10%
2025-Mar-22 12:08:17 (2025-Mar-22 19:08:17 GMT): 20%
2025-Mar-22 12:08:17 (2025-Mar-22 19:08:17 GMT): 30%
2025-Mar-22 12:08:17 (2025-Mar-22 19:08:17 GMT): 40%
2025-Mar-22 12:08:17 (2025-Mar-22 19:08:17 GMT): 50%
2025-Mar-22 12:08:17 (2025-Mar-22 19:08:17 GMT): 60%
2025-Mar-22 12:08:17 (2025-Mar-22 19:08:17 GMT): 70%
2025-Mar-22 12:08:17 (2025-Mar-22 19:08:17 GMT): 80%
2025-Mar-22 12:08:17 (2025-Mar-22 19:08:17 GMT): 90%

Finished Levelizing
2025-Mar-22 12:08:17 (2025-Mar-22 19:08:17 GMT)

Starting Activity Propagation
2025-Mar-22 12:08:17 (2025-Mar-22 19:08:17 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Mar-22 12:08:17 (2025-Mar-22 19:08:17 GMT): 10%
2025-Mar-22 12:08:17 (2025-Mar-22 19:08:17 GMT): 20%

Finished Activity Propagation
2025-Mar-22 12:08:18 (2025-Mar-22 19:08:18 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:00, mem(process/total)=903.75MB/903.75MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-22 12:08:18 (2025-Mar-22 19:08:18 GMT)
 ... Calculating leakage power
2025-Mar-22 12:08:18 (2025-Mar-22 19:08:18 GMT): 10%
2025-Mar-22 12:08:18 (2025-Mar-22 19:08:18 GMT): 20%
2025-Mar-22 12:08:18 (2025-Mar-22 19:08:18 GMT): 30%
2025-Mar-22 12:08:18 (2025-Mar-22 19:08:18 GMT): 40%

Finished Calculating power
2025-Mar-22 12:08:18 (2025-Mar-22 19:08:18 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=903.91MB/903.91MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=903.91MB/903.91MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:01, mem(process/total)=903.94MB/903.94MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-22 12:08:18 (2025-Mar-22 19:08:18 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.85794946
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.2976       34.69
Macro                                  0           0
IO                                     0           0
Combinational                     0.5603       65.31
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                             0.8579         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.8579         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U295 (FA1D4): 	  0.000262
* 		Highest Leakage Power: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U295 (FA1D4): 	  0.000262
* 		Total Cap: 	1.59563e-10 F
* 		Total instances in design: 21310
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.857949 mW
Cell usage statistics:  
Library tcbn65gpluswc , 21310 cells ( 100.000000%) , 0.857949 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=903.96MB/903.96MB)

OptMgr: Optimization mode is pre-route
OptMgr: current WNS: -9.359 ns
OptMgr: Using aggressive mode for Force Mode

Design leakage power (state independent) = 0.851 mW
Resizable instances =  21310 (100.0%), leakage = 0.851 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =   4995 (23.4%), lkg = 0.187 mW (22.0%)
   -ve slk =   4994 (23.4%), lkg = 0.187 mW (21.9%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =  16315 (76.6%), lkg = 0.665 mW (78.0%)
   -ve slk =  16155 (75.8%), lkg = 0.663 mW (77.8%)

OptMgr: Begin forced downsizing
OptMgr: 4592 instances resized in force mode
OptMgr: Updating timing
OptMgr: Design WNS: -15.414 ns
OptMgr: 1399 (30%) instances reverted to original cell
OptMgr: Updating timing
OptMgr: Design WNS: -9.359 ns

Design leakage power (state independent) = 0.815 mW
Resizable instances =  21310 (100.0%), leakage = 0.815 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =   2319 (10.9%), lkg = 0.114 mW (14.0%)
   -ve slk =   2318 (10.9%), lkg = 0.114 mW (14.0%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =  18991 (89.1%), lkg = 0.701 mW (86.0%)
   -ve slk =  18831 (88.4%), lkg = 0.699 mW (85.8%)


Summary: cell sizing

 3193 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0          0       3193       3193

   10 instances changed cell type from        AN2D0   to    CKAN2D0
    1 instances changed cell type from        AN2D1   to    CKAN2D0
   11 instances changed cell type from       AN2XD1   to    CKAN2D0
   47 instances changed cell type from       AO21D1   to     AO21D0
   13 instances changed cell type from      AOI21D1   to    AOI21D0
   84 instances changed cell type from     CKMUX2D1   to   CKMUX2D0
   93 instances changed cell type from      CKND2D1   to    CKND2D0
  207 instances changed cell type from     CKXOR2D1   to   CKXOR2D0
   16 instances changed cell type from     CKXOR2D1   to     XOR2D0
   10 instances changed cell type from       IND2D1   to     IND2D0
    1 instances changed cell type from       IND4D1   to     IND4D0
   51 instances changed cell type from       INR2D1   to     INR2D0
    7 instances changed cell type from       INR2D2   to    INR2XD1
   34 instances changed cell type from      INR2XD0   to     INR2D0
   78 instances changed cell type from        INVD1   to      CKND0
   12 instances changed cell type from      IOA21D1   to    IOA21D0
    4 instances changed cell type from     MOAI22D1   to   MOAI22D0
   33 instances changed cell type from        ND2D0   to    CKND2D0
  109 instances changed cell type from        ND2D1   to    CKND2D0
   80 instances changed cell type from        ND2D2   to    CKND2D2
   18 instances changed cell type from        ND2D3   to    CKND2D3
   21 instances changed cell type from        ND2D4   to    CKND2D4
    1 instances changed cell type from        ND2D8   to    CKND2D8
    5 instances changed cell type from        ND3D1   to      ND3D0
   18 instances changed cell type from        NR2D1   to      NR2D0
   52 instances changed cell type from        NR2D1   to     NR2XD0
   24 instances changed cell type from        NR2D2   to     NR2XD1
    5 instances changed cell type from        NR2D4   to     NR2XD2
   28 instances changed cell type from       NR2XD0   to      NR2D0
    7 instances changed cell type from       OA21D1   to     OA21D0
   43 instances changed cell type from      OAI21D1   to    OAI21D0
 1122 instances changed cell type from      OAI22D1   to    OAI22D0
   16 instances changed cell type from        OR2D1   to      OR2D0
    1 instances changed cell type from       OR2XD1   to      OR2D0
    1 instances changed cell type from        OR3D1   to      OR3D0
    1 instances changed cell type from        OR4D1   to      OR4D0
  848 instances changed cell type from       XNR2D1   to     XNR2D0
    1 instances changed cell type from       XNR3D1   to     XNR3D0
   80 instances changed cell type from       XOR3D1   to     XOR3D0
  checkSum: 3193



Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=921.23MB/921.23MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=921.23MB/921.23MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=921.23MB/921.23MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-22 12:08:27 (2025-Mar-22 19:08:27 GMT)
2025-Mar-22 12:08:27 (2025-Mar-22 19:08:27 GMT): 10%
2025-Mar-22 12:08:27 (2025-Mar-22 19:08:27 GMT): 20%
2025-Mar-22 12:08:27 (2025-Mar-22 19:08:27 GMT): 30%
2025-Mar-22 12:08:27 (2025-Mar-22 19:08:27 GMT): 40%
2025-Mar-22 12:08:27 (2025-Mar-22 19:08:27 GMT): 50%
2025-Mar-22 12:08:27 (2025-Mar-22 19:08:27 GMT): 60%
2025-Mar-22 12:08:27 (2025-Mar-22 19:08:27 GMT): 70%
2025-Mar-22 12:08:27 (2025-Mar-22 19:08:27 GMT): 80%
2025-Mar-22 12:08:27 (2025-Mar-22 19:08:27 GMT): 90%

Finished Levelizing
2025-Mar-22 12:08:27 (2025-Mar-22 19:08:27 GMT)

Starting Activity Propagation
2025-Mar-22 12:08:27 (2025-Mar-22 19:08:27 GMT)
2025-Mar-22 12:08:27 (2025-Mar-22 19:08:27 GMT): 10%
2025-Mar-22 12:08:27 (2025-Mar-22 19:08:27 GMT): 20%

Finished Activity Propagation
2025-Mar-22 12:08:28 (2025-Mar-22 19:08:28 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=922.15MB/922.15MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-22 12:08:28 (2025-Mar-22 19:08:28 GMT)
 ... Calculating leakage power
2025-Mar-22 12:08:28 (2025-Mar-22 19:08:28 GMT): 10%
2025-Mar-22 12:08:28 (2025-Mar-22 19:08:28 GMT): 20%
2025-Mar-22 12:08:28 (2025-Mar-22 19:08:28 GMT): 30%
2025-Mar-22 12:08:28 (2025-Mar-22 19:08:28 GMT): 40%

Finished Calculating power
2025-Mar-22 12:08:28 (2025-Mar-22 19:08:28 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=922.15MB/922.15MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=922.15MB/922.15MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:01, mem(process/total)=922.15MB/922.15MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-22 12:08:28 (2025-Mar-22 19:08:28 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.82113471
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.2976       36.24
Macro                                  0           0
IO                                     0           0
Combinational                     0.5235       63.76
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                             0.8211         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.8211         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U295 (FA1D4): 	  0.000262
* 		Highest Leakage Power: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U295 (FA1D4): 	  0.000262
* 		Total Cap: 	1.56648e-10 F
* 		Total instances in design: 21310
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.821135 mW
Cell usage statistics:  
Library tcbn65gpluswc , 21310 cells ( 100.000000%) , 0.821135 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=922.92MB/922.92MB)

OptMgr: Leakage power optimization took: 12 seconds
OptMgr: End leakage power optimization
The useful skew maximum allowed delay is: 0.2
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Info: 1 clock net  excluded from IPO operation.
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells

Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :1276.4M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :1276.4M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :1276.4M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :1276.4M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :1276.4M)
CPU of: netlist preparation :0:00:00.0 (mem :1276.4M)

Mark undriven nets with IPOIgnored run...
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1276.4M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

Completed downsize cell map
Forced downsizing resized 1206 out of 21310 instances
     #inst not ok to resize: 0
     #inst with no smaller cells: 16883
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -11.772  TNS Slack -25411.784 Density 68.37
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    68.37%|        -| -11.772|-25411.784|   0:00:00.0| 1379.7M|
|    68.37%|        0| -11.772|-25411.783|   0:00:01.0| 1379.7M|
|    68.36%|        1| -11.772|-25411.750|   0:00:00.0| 1379.7M|
|    68.03%|      429| -11.772|-25363.598|   0:00:03.0| 1379.7M|
|    68.03%|        2| -11.772|-25363.598|   0:00:01.0| 1379.7M|
|    68.03%|        0| -11.772|-25363.598|   0:00:00.0| 1379.7M|
+----------+---------+--------+----------+------------+--------+
Reclaim Optimization End WNS Slack -11.772  TNS Slack -25363.598 Density 68.03
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:06.6) (real = 0:00:07.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=1218.92M, totSessionCpu=0:01:46).
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    68.03%|        -| -11.772|-25363.598|   0:00:00.0| 1352.5M|
|    68.03%|        -| -11.772|-25363.598|   0:00:00.0| 1352.5M|
+----------+---------+--------+----------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1352.5M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|   352   | 11006   |   330   |    330  |     0   |     0   |     0   |     0   | -11.77 |          0|          0|          0|  68.03  |            |           |
|    16   |   884   |     1   |      1  |     0   |     0   |     0   |     0   | -2.33 |        150|          0|        311|  68.38  |   0:00:08.0|    1371.7M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -2.33 |          1|          0|         16|  68.39  |   0:00:00.0|    1371.7M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:09.3 real=0:00:09.0 mem=1371.7M) ***

End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:00:46, real = 0:00:47, mem = 1222.9M, totSessionCpu=0:02:02 **
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 102 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -2.333  TNS Slack -4062.357 
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |   TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.333|-4062.357|    68.39%|   0:00:00.0| 1367.5M|   WC_VIEW|  default| ofifo_inst/col_idx_6__fifo_instance/q0_reg_11_/D   |
|  -2.331|-3123.197|    68.63%|   0:00:14.0| 1436.6M|   WC_VIEW|  default| ofifo_inst/col_idx_6__fifo_instance/q0_reg_11_/D   |
|  -2.331|-2549.033|    69.12%|   0:00:10.0| 1436.6M|   WC_VIEW|  default| ofifo_inst/col_idx_6__fifo_instance/q0_reg_11_/D   |
|  -2.331|-2549.033|    69.12%|   0:00:01.0| 1436.6M|   WC_VIEW|  default| ofifo_inst/col_idx_6__fifo_instance/q0_reg_11_/D   |
|  -1.659|-1680.064|    70.06%|   0:00:35.0| 1436.6M|   WC_VIEW|  default| ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_/D   |
|  -1.659|-1616.086|    70.21%|   0:00:08.0| 1436.6M|   WC_VIEW|  default| ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_/D   |
|  -1.659|-1585.314|    70.37%|   0:00:05.0| 1436.6M|   WC_VIEW|  default| ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_/D   |
|  -1.659|-1585.314|    70.37%|   0:00:02.0| 1436.6M|   WC_VIEW|  default| ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_/D   |
|  -1.458|-1441.207|    70.87%|   0:00:13.0| 1436.6M|   WC_VIEW|  default| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
|  -1.458|-1440.764|    70.90%|   0:00:05.0| 1436.6M|   WC_VIEW|  default| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
|  -1.458|-1439.501|    70.95%|   0:00:02.0| 1436.6M|   WC_VIEW|  default| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
|  -1.458|-1439.501|    70.95%|   0:00:01.0| 1436.6M|   WC_VIEW|  default| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
|  -1.431|-1415.544|    71.42%|   0:00:07.0| 1436.6M|   WC_VIEW|  default| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
|  -1.431|-1415.544|    71.42%|   0:00:03.0| 1436.6M|   WC_VIEW|  default| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
|  -1.431|-1415.500|    71.43%|   0:00:02.0| 1436.6M|   WC_VIEW|  default| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
|  -1.431|-1415.500|    71.43%|   0:00:01.0| 1436.6M|   WC_VIEW|  default| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
|  -1.444|-1410.563|    71.61%|   0:00:04.0| 1436.6M|   WC_VIEW|  default| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
|  -1.444|-1410.563|    71.61%|   0:00:03.0| 1436.6M|   WC_VIEW|  default| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:01:56 real=0:01:56 mem=1436.6M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:01:56 real=0:01:56 mem=1436.6M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -1.444  TNS Slack -1410.563 
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -1.444
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.444  TNS Slack -1410.563 Density 71.61
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    71.61%|        -|  -1.444|-1410.563|   0:00:00.0| 1415.0M|
|    71.60%|       19|  -1.442|-1410.266|   0:00:03.0| 1415.0M|
|    71.60%|        0|  -1.442|-1410.266|   0:00:00.0| 1415.0M|
|    71.58%|        9|  -1.442|-1410.266|   0:00:01.0| 1415.0M|
|    71.25%|      564|  -1.434|-1411.141|   0:00:04.0| 1415.0M|
|    71.24%|       16|  -1.434|-1411.156|   0:00:01.0| 1415.0M|
|    71.24%|        0|  -1.434|-1411.156|   0:00:00.0| 1415.0M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.434  TNS Slack -1411.156 Density 71.24
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:10.6) (real = 0:00:11.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:11, real=0:00:11, mem=1266.15M, totSessionCpu=0:04:16).
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1266.2 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4356 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=24015  numIgnoredNets=2
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 24013 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 24013 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.26% V. EstWL: 5.468796e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] End Peak syMemory usage = 1290.6 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.48 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:04:17 mem=1290.6M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
(cpu=0:00:01.2 mem=1290.6M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.5 mem=1290.6M) ***
Move report: Timing Driven Placement moves 21889 insts, mean move: 20.34 um, max move: 146.40 um
	Max move on inst (psum_mem_instance/Q_reg_121_): (206.20, 200.80) --> (203.80, 56.80)
	Runtime: CPU: 0:01:55 REAL: 0:01:58 MEM: 1427.6MB
Move report: Detail placement moves 8983 insts, mean move: 1.39 um, max move: 19.00 um
	Max move on inst (mac_array_instance/FE_OFC619_q_temp_236_): (178.40, 319.60) --> (197.40, 319.60)
	Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 1427.6MB
Summary Report:
Instances move: 21886 (out of 21896 movable)
Mean displacement: 20.36 um
Max displacement: 148.20 um (Instance: psum_mem_instance/Q_reg_121_) (206.2, 200.8) -> (202, 56.8)
	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
Runtime: CPU: 0:01:57 REAL: 0:02:00 MEM: 1427.6MB
*** Finished refinePlace (0:06:15 mem=1427.6M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4356 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=24015  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 24015 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 24015 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 4.808880e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 83796
[NR-eagl] Layer2(M2)(V) length: 1.790392e+05um, number of vias: 118858
[NR-eagl] Layer3(M3)(H) length: 1.925778e+05um, number of vias: 7761
[NR-eagl] Layer4(M4)(V) length: 8.514323e+04um, number of vias: 2350
[NR-eagl] Layer5(M5)(H) length: 2.542386e+04um, number of vias: 975
[NR-eagl] Layer6(M6)(V) length: 1.195406e+04um, number of vias: 0
[NR-eagl] Layer7(M7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Layer8(M8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Total length: 4.941382e+05um, number of vias: 213740
End of congRepair (cpu=0:00:01.0, real=0:00:01.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1296.8M)
Extraction called for design 'core' of instances=21896 and nets=24117 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1296.801M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:05:01, real = 0:05:05, mem = 1287.0M, totSessionCpu=0:06:17 **
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1368.7 CPU=0:00:03.2 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.2  real=0:00:04.0  mem= 1368.7M) ***
*** Timing NOT met, worst failing slack is -1.439
*** Check timing (0:00:04.8)
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 102 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.439 TNS Slack -1390.653 Density 71.24
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.439|   -1.439|-1381.510|-1390.653|    71.24%|   0:00:00.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_9_/D    |
|  -1.390|   -1.390|-1368.814|-1377.958|    71.24%|   0:00:00.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_9_/D    |
|  -1.330|   -1.330|-1362.279|-1371.423|    71.25%|   0:00:00.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_12_/D   |
|  -1.318|   -1.318|-1353.820|-1362.964|    71.26%|   0:00:01.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_18_/D   |
|  -1.291|   -1.291|-1337.288|-1346.431|    71.27%|   0:00:00.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -1.283|   -1.283|-1325.205|-1334.348|    71.29%|   0:00:00.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
|  -1.277|   -1.277|-1318.110|-1327.253|    71.30%|   0:00:01.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
|  -1.266|   -1.266|-1311.985|-1321.128|    71.31%|   0:00:00.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
|  -1.262|   -1.262|-1308.942|-1318.086|    71.32%|   0:00:00.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
|  -1.248|   -1.248|-1304.648|-1313.791|    71.33%|   0:00:01.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
|  -1.240|   -1.240|-1294.256|-1303.400|    71.36%|   0:00:00.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
|  -1.233|   -1.233|-1287.434|-1296.578|    71.36%|   0:00:01.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
|  -1.217|   -1.217|-1280.256|-1289.400|    71.36%|   0:00:00.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
|  -1.208|   -1.208|-1270.651|-1279.795|    71.37%|   0:00:00.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
|  -1.203|   -1.203|-1267.031|-1276.174|    71.37%|   0:00:00.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
|  -1.197|   -1.197|-1262.380|-1271.523|    71.38%|   0:00:01.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
|  -1.190|   -1.190|-1257.041|-1266.184|    71.38%|   0:00:00.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
|  -1.186|   -1.186|-1252.136|-1261.279|    71.38%|   0:00:00.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
|  -1.181|   -1.181|-1247.851|-1256.994|    71.38%|   0:00:01.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
|  -1.174|   -1.174|-1238.012|-1247.155|    71.39%|   0:00:00.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_14_/D   |
|  -1.168|   -1.168|-1233.774|-1242.917|    71.40%|   0:00:00.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_14_/D   |
|  -1.162|   -1.162|-1228.460|-1237.603|    71.41%|   0:00:01.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_14_/D   |
|  -1.153|   -1.153|-1222.094|-1231.238|    71.42%|   0:00:00.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_14_/D   |
|  -1.149|   -1.149|-1218.138|-1227.281|    71.43%|   0:00:01.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_14_/D   |
|  -1.145|   -1.145|-1212.729|-1221.873|    71.43%|   0:00:01.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_14_/D   |
|  -1.139|   -1.139|-1210.047|-1219.190|    71.44%|   0:00:00.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_14_/D   |
|  -1.134|   -1.134|-1205.137|-1214.281|    71.45%|   0:00:01.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
|  -1.134|   -1.134|-1200.858|-1210.001|    71.46%|   0:00:00.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
|  -1.134|   -1.134|-1200.520|-1209.663|    71.46%|   0:00:00.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
|  -1.128|   -1.128|-1197.303|-1206.447|    71.48%|   0:00:01.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
|  -1.126|   -1.126|-1195.302|-1204.446|    71.48%|   0:00:01.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
|  -1.122|   -1.122|-1191.595|-1200.739|    71.48%|   0:00:00.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
|  -1.122|   -1.122|-1189.587|-1198.730|    71.49%|   0:00:00.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
|  -1.117|   -1.117|-1188.994|-1198.137|    71.52%|   0:00:01.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
|  -1.116|   -1.116|-1186.205|-1195.348|    71.53%|   0:00:00.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
|  -1.116|   -1.116|-1185.260|-1194.403|    71.54%|   0:00:00.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
|  -1.109|   -1.109|-1184.228|-1193.371|    71.55%|   0:00:01.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_10_/D   |
|  -1.109|   -1.109|-1182.418|-1191.561|    71.56%|   0:00:00.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
|  -1.110|   -1.110|-1182.163|-1191.307|    71.58%|   0:00:01.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
|  -1.106|   -1.106|-1181.468|-1190.611|    71.59%|   0:00:00.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
|  -1.106|   -1.106|-1180.187|-1189.331|    71.60%|   0:00:00.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
|  -1.099|   -1.099|-1178.448|-1187.591|    71.61%|   0:00:00.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -1.099|   -1.099|-1174.971|-1184.115|    71.62%|   0:00:01.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -1.099|   -1.099|-1174.290|-1183.434|    71.62%|   0:00:00.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -1.097|   -1.097|-1172.471|-1181.614|    71.63%|   0:00:01.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -1.097|   -1.097|-1171.786|-1180.929|    71.63%|   0:00:00.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -1.094|   -1.094|-1170.619|-1179.762|    71.65%|   0:00:00.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_10_/D   |
|  -1.094|   -1.094|-1169.635|-1178.778|    71.66%|   0:00:01.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_10_/D   |
|  -1.092|   -1.092|-1169.335|-1178.479|    71.68%|   0:00:00.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
|  -1.092|   -1.092|-1166.324|-1175.467|    71.68%|   0:00:00.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
|  -1.090|   -1.090|-1165.955|-1175.099|    71.71%|   0:00:01.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -1.090|   -1.090|-1165.225|-1174.368|    71.71%|   0:00:00.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -1.089|   -1.089|-1164.363|-1173.506|    71.75%|   0:00:00.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
|  -1.089|   -1.089|-1163.954|-1173.098|    71.75%|   0:00:01.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
|  -1.089|   -1.089|-1163.906|-1173.049|    71.75%|   0:00:00.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
|  -1.087|   -1.087|-1163.253|-1172.396|    71.77%|   0:00:00.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -1.087|   -1.087|-1162.324|-1171.467|    71.78%|   0:00:00.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -1.085|   -1.085|-1161.614|-1170.758|    71.81%|   0:00:01.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -1.085|   -1.085|-1160.179|-1169.323|    71.81%|   0:00:00.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -1.085|   -1.085|-1160.065|-1169.209|    71.81%|   0:00:00.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -1.084|   -1.084|-1159.434|-1168.577|    71.84%|   0:00:01.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
|  -1.084|   -1.084|-1159.156|-1168.300|    71.85%|   0:00:00.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
|  -1.082|   -1.082|-1158.603|-1167.746|    71.88%|   0:00:00.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
|  -1.082|   -1.082|-1157.734|-1166.877|    71.88%|   0:00:01.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
|  -1.081|   -1.081|-1157.114|-1166.257|    71.91%|   0:00:00.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
|  -1.081|   -1.081|-1156.916|-1166.060|    71.91%|   0:00:00.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
|  -1.079|   -1.079|-1156.849|-1165.992|    71.93%|   0:00:00.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
|  -1.079|   -1.079|-1155.969|-1165.113|    71.93%|   0:00:01.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
|  -1.079|   -1.079|-1155.257|-1164.400|    71.96%|   0:00:00.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
|  -1.079|   -1.079|-1154.973|-1164.117|    71.96%|   0:00:00.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
|  -1.079|   -1.079|-1154.269|-1163.412|    71.96%|   0:00:00.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
|  -1.079|   -1.079|-1151.424|-1160.568|    71.98%|   0:00:01.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_11_/D   |
|  -1.079|   -1.079|-1150.726|-1159.869|    72.00%|   0:00:01.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
|  -1.079|   -1.079|-1148.552|-1157.696|    72.00%|   0:00:00.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -1.079|   -1.079|-1146.636|-1155.780|    72.01%|   0:00:00.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_12_/D   |
|  -1.079|   -1.079|-1146.219|-1155.362|    72.01%|   0:00:01.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_10_/D   |
|  -1.079|   -1.079|-1145.618|-1154.762|    72.04%|   0:00:00.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_10_/D   |
|  -1.079|   -1.079|-1145.382|-1154.525|    72.05%|   0:00:00.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -1.079|   -1.079|-1144.548|-1153.691|    72.06%|   0:00:01.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_12_/D   |
|  -1.079|   -1.079|-1143.834|-1152.978|    72.07%|   0:00:00.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_12_/D   |
|  -1.079|   -1.079|-1143.643|-1152.787|    72.08%|   0:00:00.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_10_/D   |
|  -1.079|   -1.079|-1140.641|-1149.785|    72.11%|   0:00:01.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_10_/D   |
|  -1.079|   -1.079|-1140.358|-1149.502|    72.11%|   0:00:00.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_10_/D   |
|  -1.079|   -1.079|-1138.687|-1147.830|    72.19%|   0:00:01.0| 1464.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_10_/D   |
|  -1.079|   -1.079|-1138.348|-1147.491|    72.19%|   0:00:00.0| 1460.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_10_/D   |
|  -1.079|   -1.079|-1137.213|-1146.357|    72.20%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_10_/D   |
|  -1.079|   -1.079|-1136.409|-1145.552|    72.22%|   0:00:00.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_10_/D   |
|  -1.079|   -1.079|-1136.277|-1145.420|    72.22%|   0:00:00.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_10_/D   |
|  -1.079|   -1.079|-1133.311|-1142.454|    72.27%|   0:00:01.0| 1462.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_17_/D   |
|  -1.079|   -1.079|-1132.944|-1142.087|    72.27%|   0:00:00.0| 1462.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
|  -1.079|   -1.079|-1127.980|-1137.123|    72.30%|   0:00:01.0| 1462.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
|  -1.079|   -1.079|-1127.203|-1136.347|    72.31%|   0:00:01.0| 1462.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
|  -1.079|   -1.079|-1127.090|-1136.234|    72.33%|   0:00:00.0| 1462.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
|  -1.079|   -1.079|-1126.628|-1135.771|    72.34%|   0:00:00.0| 1462.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
|  -1.079|   -1.079|-1126.236|-1135.379|    72.34%|   0:00:00.0| 1462.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
|  -1.079|   -1.079|-1122.957|-1132.101|    72.37%|   0:00:02.0| 1462.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_19_/D   |
|  -1.079|   -1.079|-1122.486|-1131.630|    72.41%|   0:00:00.0| 1462.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_19_/D   |
|  -1.079|   -1.079|-1122.402|-1131.545|    72.41%|   0:00:00.0| 1462.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_19_/D   |
|  -1.079|   -1.079|-1122.050|-1131.193|    72.42%|   0:00:00.0| 1462.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_19_/D   |
|  -1.079|   -1.079|-1121.777|-1130.920|    72.46%|   0:00:01.0| 1462.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_19_/D   |
|  -1.079|   -1.079|-1119.548|-1128.691|    72.49%|   0:00:02.0| 1463.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_13_/D   |
|  -1.079|   -1.079|-1117.982|-1127.125|    72.59%|   0:00:01.0| 1464.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_13_/D   |
|  -1.079|   -1.079|-1117.784|-1126.928|    72.59%|   0:00:00.0| 1464.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_13_/D   |
|  -1.079|   -1.079|-1116.863|-1126.007|    72.60%|   0:00:01.0| 1464.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_13_/D   |
|  -1.079|   -1.079|-1116.412|-1125.556|    72.63%|   0:00:00.0| 1464.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_13_/D   |
|  -1.079|   -1.079|-1116.103|-1125.247|    72.64%|   0:00:01.0| 1464.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_13_/D   |
|  -1.079|   -1.079|-1116.022|-1125.165|    72.65%|   0:00:00.0| 1464.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_13_/D   |
|  -1.079|   -1.079|-1115.145|-1124.288|    72.68%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
|  -1.079|   -1.079|-1115.017|-1124.161|    72.68%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
|  -1.079|   -1.079|-1114.310|-1123.453|    72.70%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
|  -1.079|   -1.079|-1114.234|-1123.377|    72.70%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
|  -1.079|   -1.079|-1114.111|-1123.254|    72.71%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
|  -1.079|   -1.079|-1113.480|-1122.623|    72.72%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D   |
|  -1.079|   -1.079|-1113.342|-1122.485|    72.72%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D   |
|  -1.079|   -1.079|-1113.070|-1122.213|    72.73%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_13_/D   |
|  -1.079|   -1.079|-1112.422|-1121.566|    72.73%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_13_/D   |
|  -1.079|   -1.079|-1112.208|-1121.351|    72.74%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_13_/D   |
|  -1.079|   -1.079|-1112.199|-1121.342|    72.74%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_13_/D   |
|  -1.079|   -1.079|-1110.835|-1119.979|    72.76%|   0:00:02.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
|  -1.079|   -1.079|-1110.801|-1119.944|    72.76%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
|  -1.079|   -1.079|-1110.206|-1119.349|    72.76%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
|  -1.079|   -1.079|-1108.936|-1118.079|    72.77%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
|  -1.079|   -1.079|-1108.737|-1117.880|    72.77%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
|  -1.079|   -1.079|-1106.658|-1115.802|    72.78%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_12_/D   |
|  -1.079|   -1.079|-1106.324|-1115.467|    72.79%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_12_/D   |
|  -1.079|   -1.079|-1105.856|-1114.999|    72.81%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_12_/D   |
|  -1.079|   -1.079|-1105.482|-1114.625|    72.81%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_12_/D   |
|  -1.079|   -1.079|-1104.877|-1114.021|    72.82%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_12_/D   |
|  -1.079|   -1.079|-1104.746|-1113.889|    72.83%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_12_/D   |
|  -1.079|   -1.079|-1103.942|-1113.085|    72.84%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_17_/D   |
|  -1.079|   -1.079|-1103.825|-1112.969|    72.84%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_13_/D   |
|  -1.079|   -1.079|-1103.556|-1112.699|    72.84%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_13_/D   |
|  -1.079|   -1.079|-1102.995|-1112.138|    72.88%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_13_/D   |
|  -1.079|   -1.079|-1102.970|-1112.113|    72.88%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_13_/D   |
|  -1.079|   -1.079|-1102.964|-1112.108|    72.89%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_13_/D   |
|  -1.079|   -1.079|-1102.953|-1112.096|    72.89%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_13_/D   |
|  -1.079|   -1.079|-1102.411|-1111.555|    72.92%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_19_/D   |
|  -1.079|   -1.079|-1102.037|-1111.180|    72.92%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_9_/D    |
|  -1.079|   -1.079|-1101.312|-1110.455|    72.94%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_17_/D   |
|  -1.079|   -1.079|-1101.301|-1110.444|    72.94%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_17_/D   |
|  -1.079|   -1.079|-1101.158|-1110.301|    72.95%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_17_/D   |
|  -1.079|   -1.079|-1099.473|-1108.616|    72.96%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_10_/D   |
|  -1.079|   -1.079|-1098.890|-1108.033|    72.97%|   0:00:00.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_10_/D   |
|  -1.079|   -1.079|-1098.823|-1107.967|    72.98%|   0:00:01.0| 1465.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_10_/D   |
|  -1.079|   -1.079|-1097.852|-1106.995|    73.00%|   0:00:01.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_9_/D    |
|  -1.079|   -1.079|-1097.755|-1106.898|    73.00%|   0:00:00.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_9_/D    |
|  -1.079|   -1.079|-1097.402|-1106.546|    73.03%|   0:00:00.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_9_/D    |
|  -1.079|   -1.079|-1097.317|-1106.460|    73.03%|   0:00:00.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_9_/D    |
|  -1.079|   -1.079|-1096.135|-1105.278|    73.06%|   0:00:01.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_9_/D    |
|  -1.079|   -1.079|-1095.944|-1105.087|    73.06%|   0:00:00.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_9_/D    |
|  -1.079|   -1.079|-1095.403|-1104.547|    73.09%|   0:00:01.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_9_/D    |
|  -1.079|   -1.079|-1095.184|-1104.327|    73.10%|   0:00:00.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_19_/D   |
|  -1.079|   -1.079|-1095.114|-1104.257|    73.10%|   0:00:00.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_19_/D   |
|  -1.079|   -1.079|-1094.807|-1103.950|    73.12%|   0:00:00.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_9_/D    |
|  -1.079|   -1.079|-1094.650|-1103.793|    73.13%|   0:00:01.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_9_/D    |
|  -1.079|   -1.079|-1093.765|-1102.909|    73.14%|   0:00:00.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_10_/D   |
|  -1.079|   -1.079|-1092.979|-1102.123|    73.14%|   0:00:00.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_11_/D   |
|  -1.079|   -1.079|-1092.800|-1101.943|    73.17%|   0:00:01.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_11_/D   |
|  -1.079|   -1.079|-1092.287|-1101.430|    73.18%|   0:00:00.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_11_/D   |
|  -1.079|   -1.079|-1092.181|-1101.324|    73.18%|   0:00:00.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_11_/D   |
|  -1.079|   -1.079|-1092.119|-1101.262|    73.18%|   0:00:00.0| 1466.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_11_/D   |
|  -1.079|   -1.079|-1091.439|-1100.582|    73.19%|   0:00:01.0| 1467.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_11_/D   |
|  -1.079|   -1.079|-1091.285|-1100.428|    73.22%|   0:00:00.0| 1467.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_11_/D   |
|  -1.079|   -1.079|-1091.021|-1100.164|    73.22%|   0:00:00.0| 1467.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_11_/D   |
|  -1.079|   -1.079|-1090.908|-1100.051|    73.22%|   0:00:00.0| 1467.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_11_/D   |
|  -1.079|   -1.079|-1090.901|-1100.044|    73.23%|   0:00:01.0| 1467.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_11_/D   |
|  -1.079|   -1.079|-1090.900|-1100.043|    73.23%|   0:00:00.0| 1467.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_11_/D   |
|  -1.079|   -1.079|-1090.880|-1100.023|    73.23%|   0:00:00.0| 1467.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_11_/D   |
|  -1.079|   -1.079|-1090.153|-1099.296|    73.24%|   0:00:00.0| 1467.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_12_/D   |
|  -1.079|   -1.079|-1089.946|-1099.089|    73.25%|   0:00:01.0| 1467.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_12_/D   |
|  -1.079|   -1.079|-1089.922|-1099.065|    73.25%|   0:00:00.0| 1467.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_12_/D   |
|  -1.079|   -1.079|-1089.197|-1098.340|    73.26%|   0:00:00.0| 1467.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_6_/D    |
|  -1.079|   -1.079|-1089.193|-1098.336|    73.26%|   0:00:00.0| 1467.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_6_/D    |
|  -1.079|   -1.079|-1088.803|-1097.947|    73.26%|   0:00:01.0| 1467.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_4_/D    |
|  -1.079|   -1.079|-1088.801|-1097.944|    73.26%|   0:00:00.0| 1467.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_4_/D    |
|  -1.079|   -1.079|-1088.786|-1097.930|    73.26%|   0:00:00.0| 1467.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_4_/D    |
|  -1.079|   -1.079|-1088.599|-1097.743|    73.27%|   0:00:00.0| 1467.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_8_/D    |
|  -1.079|   -1.079|-1088.562|-1097.706|    73.27%|   0:00:00.0| 1467.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_8_/D    |
|  -1.079|   -1.079|-1088.286|-1097.429|    73.27%|   0:00:00.0| 1467.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_7_/D    |
|  -1.079|   -1.079|-1088.119|-1097.263|    73.27%|   0:00:00.0| 1467.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_7_/D    |
|  -1.079|   -1.079|-1088.070|-1097.213|    73.28%|   0:00:01.0| 1467.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_7_/D    |
|  -1.079|   -1.079|-1088.067|-1097.210|    73.29%|   0:00:00.0| 1467.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_7_/D    |
|  -1.079|   -1.079|-1087.944|-1097.087|    73.30%|   0:00:00.0| 1467.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_4_/D    |
|  -1.079|   -1.079|-1087.702|-1096.845|    73.30%|   0:00:01.0| 1467.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_6_/D    |
|  -1.079|   -1.079|-1087.674|-1096.818|    73.30%|   0:00:00.0| 1467.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_6_/D    |
|  -1.079|   -1.079|-1087.668|-1096.812|    73.31%|   0:00:00.0| 1467.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_6_/D    |
|  -1.079|   -1.079|-1087.497|-1096.640|    73.31%|   0:00:00.0| 1467.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_6_/D    |
|  -1.079|   -1.079|-1087.367|-1096.510|    73.31%|   0:00:01.0| 1467.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_8_/D    |
|  -1.079|   -1.079|-1087.182|-1096.326|    73.31%|   0:00:00.0| 1467.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_8_/D    |
|  -1.079|   -1.079|-1087.096|-1096.240|    73.31%|   0:00:00.0| 1467.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_4_/D    |
|  -1.079|   -1.079|-1087.032|-1096.175|    73.31%|   0:00:00.0| 1467.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_4_/D    |
|  -1.079|   -1.079|-1087.014|-1096.157|    73.31%|   0:00:00.0| 1467.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_4_/D    |
|  -1.079|   -1.079|-1087.013|-1096.156|    73.32%|   0:00:00.0| 1467.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_4_/D    |
|  -1.079|   -1.079|-1086.982|-1096.125|    73.32%|   0:00:00.0| 1467.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_4_/D    |
|  -1.079|   -1.079|-1086.743|-1095.886|    73.32%|   0:00:01.0| 1467.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_5_/D    |
|  -1.079|   -1.079|-1086.626|-1095.769|    73.32%|   0:00:00.0| 1467.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_3_/D    |
|  -1.079|   -1.079|-1086.236|-1095.379|    73.34%|   0:00:00.0| 1467.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_4_/D    |
|  -1.079|   -1.079|-1085.275|-1094.418|    73.35%|   0:00:00.0| 1467.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_4_/D    |
|  -1.079|   -1.079|-1085.185|-1094.328|    73.36%|   0:00:01.0| 1467.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_4_/D    |
|  -1.079|   -1.079|-1085.175|-1094.318|    73.36%|   0:00:00.0| 1467.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_4_/D    |
|  -1.079|   -1.079|-1085.057|-1094.200|    73.37%|   0:00:00.0| 1467.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_5_/D    |
|  -1.079|   -1.079|-1084.931|-1094.074|    73.38%|   0:00:01.0| 1467.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_6_/D    |
|  -1.079|   -1.079|-1084.891|-1094.034|    73.39%|   0:00:00.0| 1467.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_6_/D    |
|  -1.079|   -1.079|-1084.688|-1093.831|    73.38%|   0:00:00.0| 1467.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_4_/D    |
|  -1.079|   -1.079|-1084.544|-1093.687|    73.38%|   0:00:00.0| 1467.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_4_/D    |
|  -1.079|   -1.079|-1084.521|-1093.665|    73.38%|   0:00:00.0| 1467.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_4_/D    |
|  -1.079|   -1.079|-1084.336|-1093.479|    73.39%|   0:00:00.0| 1467.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_4_/D    |
|  -1.079|   -1.079|-1084.181|-1093.325|    73.39%|   0:00:01.0| 1467.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_4_/D    |
|  -1.079|   -1.079|-1083.956|-1093.100|    73.40%|   0:00:00.0| 1467.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_4_/D    |
|  -1.079|   -1.079|-1083.911|-1093.055|    73.40%|   0:00:00.0| 1467.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_4_/D    |
|  -1.079|   -1.079|-1083.487|-1092.630|    73.41%|   0:00:00.0| 1467.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_3_/D    |
|  -1.079|   -1.079|-1083.312|-1092.455|    73.41%|   0:00:00.0| 1467.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_3_/D    |
|  -1.079|   -1.079|-1083.292|-1092.436|    73.41%|   0:00:01.0| 1467.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_3_/D    |
|  -1.079|   -1.079|-1083.068|-1092.212|    73.41%|   0:00:00.0| 1467.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_3_/D    |
|  -1.079|   -1.079|-1082.894|-1092.037|    73.41%|   0:00:00.0| 1467.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_3_/D    |
|  -1.079|   -1.079|-1082.795|-1091.938|    73.41%|   0:00:00.0| 1467.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_3_/D    |
|  -1.079|   -1.079|-1082.645|-1091.789|    73.41%|   0:00:00.0| 1467.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_2_/D    |
|  -1.079|   -1.079|-1082.622|-1091.765|    73.41%|   0:00:00.0| 1467.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_2_/D    |
|  -1.079|   -1.079|-1082.602|-1091.745|    73.41%|   0:00:00.0| 1467.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_2_/D    |
|  -1.079|   -1.079|-1082.267|-1091.411|    73.41%|   0:00:00.0| 1467.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_2_/D    |
|  -1.079|   -1.079|-1082.267|-1091.410|    73.41%|   0:00:00.0| 1467.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_2_/D    |
|  -1.079|   -1.079|-1081.774|-1090.917|    73.41%|   0:00:01.0| 1467.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_1_/D    |
|  -1.079|   -1.079|-1081.722|-1090.865|    73.42%|   0:00:00.0| 1467.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_1_/D    |
|  -1.079|   -1.079|-1081.616|-1090.759|    73.42%|   0:00:00.0| 1467.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_2_/D    |
|  -1.079|   -1.079|-1081.562|-1090.705|    73.42%|   0:00:00.0| 1467.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_2_/D    |
|  -1.079|   -1.079|-1081.319|-1090.463|    73.42%|   0:00:00.0| 1467.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_2_/D    |
|  -1.079|   -1.079|-1081.289|-1090.432|    73.42%|   0:00:00.0| 1467.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_2_/D    |
|  -1.079|   -1.079|-1081.111|-1090.254|    73.43%|   0:00:00.0| 1467.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_2_/D    |
|  -1.079|   -1.079|-1081.089|-1090.233|    73.43%|   0:00:00.0| 1467.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_2_/D    |
|  -1.079|   -1.079|-1081.047|-1090.190|    73.43%|   0:00:00.0| 1467.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_2_/D    |
|  -1.079|   -1.079|-1081.018|-1090.161|    73.43%|   0:00:00.0| 1468.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_2_/D    |
|  -1.079|   -1.079|-1080.972|-1090.115|    73.43%|   0:00:01.0| 1468.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_2_/D    |
|  -1.079|   -1.079|-1080.854|-1089.997|    73.44%|   0:00:00.0| 1468.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_1_/D    |
|  -1.079|   -1.079|-1080.714|-1089.857|    73.44%|   0:00:00.0| 1468.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_1_/D    |
|  -1.079|   -1.079|-1080.681|-1089.824|    73.44%|   0:00:00.0| 1468.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_1_/D    |
|  -1.079|   -1.079|-1080.582|-1089.726|    73.44%|   0:00:00.0| 1468.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_1_/D    |
|  -1.079|   -1.079|-1068.748|-1077.898|    73.44%|   0:00:00.0| 1468.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_1_/D    |
|  -1.079|   -1.079|-1060.638|-1069.787|    73.44%|   0:00:00.0| 1468.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |         |         |          |            |        |          |         | eg_37_/E                                           |
|  -1.079|   -1.079|-1055.348|-1064.516|    73.45%|   0:00:00.0| 1468.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |         |         |          |            |        |          |         | eg_37_/E                                           |
|  -1.079|   -1.079|-1052.364|-1061.533|    73.45%|   0:00:00.0| 1468.3M|   WC_VIEW|  reg2reg| psum_mem_instance/memory4_reg_28_/D                |
|  -1.079|   -1.079|-1051.304|-1054.543|    73.45%|   0:00:01.0| 1468.3M|   WC_VIEW|  reg2reg| psum_mem_instance/memory0_reg_140_/D               |
|  -1.079|   -1.079|-1051.278|-1054.517|    73.45%|   0:00:00.0| 1468.3M|        NA|       NA| NA                                                 |
|  -1.079|   -1.079|-1051.278|-1054.517|    73.45%|   0:00:00.0| 1468.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:12 real=0:01:15 mem=1468.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:12 real=0:01:15 mem=1468.3M) ***
** GigaOpt Optimizer WNS Slack -1.079 TNS Slack -1054.517 Density 73.45
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.079  TNS Slack -1054.517 Density 73.45
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    73.45%|        -|  -1.079|-1054.517|   0:00:00.0| 1468.3M|
|    73.40%|       53|  -1.077|-1052.230|   0:00:01.0| 1468.3M|
|    73.11%|      451|  -1.071|-1056.007|   0:00:05.0| 1468.3M|
|    73.10%|        3|  -1.071|-1055.997|   0:00:00.0| 1468.3M|
|    73.10%|        0|  -1.071|-1055.997|   0:00:00.0| 1468.3M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.071  TNS Slack -1055.997 Density 73.10
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:06.2) (real = 0:00:06.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1468.32M, totSessionCpu=0:07:46).
** GigaOpt Optimizer WNS Slack -1.071 TNS Slack -1055.997 Density 73.10
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:01:18 real=0:01:21 mem=1468.3M) ***

End: GigaOpt Optimization in TNS mode
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1332.8 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4356 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=24879  numIgnoredNets=2
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 24877 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 24877 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 4.853826e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.04% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.10% V
[NR-eagl] End Peak syMemory usage = 1357.5 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.59 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:07:47 mem=1357.5M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
Move report: Timing Driven Placement moves 22693 insts, mean move: 6.89 um, max move: 53.20 um
	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_46_0): (373.80, 263.80) --> (327.80, 271.00)
	Runtime: CPU: 0:01:31 REAL: 0:01:31 MEM: 1451.7MB
Move report: Detail placement moves 10774 insts, mean move: 1.41 um, max move: 24.20 um
	Max move on inst (mac_array_instance/FE_OFC590_q_temp_207_): (200.00, 319.60) --> (224.20, 319.60)
	Runtime: CPU: 0:00:02.6 REAL: 0:00:03.0 MEM: 1451.7MB
Summary Report:
Instances move: 22714 (out of 22813 movable)
Mean displacement: 6.97 um
Max displacement: 52.80 um (Instance: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_46_0) (373.8, 263.8) -> (328.2, 271)
	Length: 7 sites, height: 1 rows, site name: core, cell type: CKND4
Runtime: CPU: 0:01:33 REAL: 0:01:34 MEM: 1451.7MB
*** Finished refinePlace (0:09:21 mem=1451.7M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4356 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=24879  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 24879 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 24879 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 4.749498e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 86245
[NR-eagl] Layer2(M2)(V) length: 1.770623e+05um, number of vias: 121566
[NR-eagl] Layer3(M3)(H) length: 1.890444e+05um, number of vias: 7997
[NR-eagl] Layer4(M4)(V) length: 8.397738e+04um, number of vias: 2601
[NR-eagl] Layer5(M5)(H) length: 2.550746e+04um, number of vias: 1090
[NR-eagl] Layer6(M6)(V) length: 1.251549e+04um, number of vias: 13
[NR-eagl] Layer7(M7)(H) length: 2.617995e+02um, number of vias: 4
[NR-eagl] Layer8(M8)(V) length: 7.999950e+01um, number of vias: 0
[NR-eagl] Total length: 4.884488e+05um, number of vias: 219516
End of congRepair (cpu=0:00:01.1, real=0:00:01.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1321.8M)
Extraction called for design 'core' of instances=22813 and nets=24981 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1321.785M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:08:07, real = 0:08:16, mem = 1315.4M, totSessionCpu=0:09:23 **
Include MVT Delays for Hold Opt
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1388.56 CPU=0:00:02.9 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:03.9  real=0:00:03.0  mem= 1388.6M) ***
*** Timing NOT met, worst failing slack is -1.112
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 102 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.112 TNS Slack -1097.858 Density 73.10
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.112|   -1.112|-1096.851|-1097.858|    73.10%|   0:00:00.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
|  -1.084|   -1.084|-1093.760|-1094.766|    73.11%|   0:00:01.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_17_/D   |
|  -1.071|   -1.071|-1092.528|-1093.535|    73.11%|   0:00:00.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -1.071|   -1.071|-1089.915|-1090.921|    73.12%|   0:00:01.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_10_/D   |
|  -1.064|   -1.064|-1089.467|-1090.474|    73.12%|   0:00:00.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
|  -1.058|   -1.058|-1081.557|-1082.564|    73.13%|   0:00:01.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -1.050|   -1.050|-1079.768|-1080.774|    73.13%|   0:00:00.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -1.046|   -1.046|-1074.949|-1075.956|    73.14%|   0:00:00.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
|  -1.040|   -1.040|-1072.592|-1073.598|    73.14%|   0:00:01.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_16_/D   |
|  -1.035|   -1.035|-1069.894|-1070.900|    73.15%|   0:00:00.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_14_/D   |
|  -1.028|   -1.028|-1067.040|-1068.046|    73.17%|   0:00:01.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -1.024|   -1.024|-1063.510|-1064.516|    73.18%|   0:00:00.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -1.021|   -1.021|-1058.706|-1059.713|    73.20%|   0:00:01.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -1.015|   -1.015|-1056.731|-1057.738|    73.21%|   0:00:00.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_16_/D   |
|  -1.012|   -1.012|-1053.805|-1054.811|    73.23%|   0:00:01.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -1.006|   -1.006|-1049.064|-1050.070|    73.23%|   0:00:00.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -1.003|   -1.003|-1044.818|-1045.825|    73.26%|   0:00:01.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -0.998|   -0.998|-1041.085|-1042.092|    73.27%|   0:00:00.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
|  -0.995|   -0.995|-1037.693|-1038.699|    73.29%|   0:00:01.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_16_/D   |
|  -0.990|   -0.990|-1034.747|-1035.754|    73.30%|   0:00:01.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.987|   -0.987|-1028.974|-1029.980|    73.32%|   0:00:00.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
|  -0.982|   -0.982|-1025.421|-1026.427|    73.33%|   0:00:01.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_16_/D   |
|  -0.979|   -0.979|-1023.509|-1024.516|    73.35%|   0:00:00.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_16_/D   |
|  -0.975|   -0.975|-1019.187|-1020.194|    73.37%|   0:00:01.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_16_/D   |
|  -0.975|   -0.975|-1014.753|-1015.759|    73.39%|   0:00:01.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.975|   -0.975|-1014.325|-1015.331|    73.40%|   0:00:00.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.967|   -0.967|-1014.123|-1015.129|    73.41%|   0:00:00.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_16_/D   |
|  -0.967|   -0.967|-1008.557|-1009.564|    73.43%|   0:00:01.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.967|   -0.967|-1006.034|-1007.041|    73.45%|   0:00:00.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.967|   -0.967|-1005.974|-1006.981|    73.45%|   0:00:01.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.959|   -0.959|-1005.861|-1006.867|    73.45%|   0:00:00.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.960|   -0.960|-1001.879|-1002.885|    73.48%|   0:00:01.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_13_/D   |
|  -0.958|   -0.958| -999.902|-1000.908|    73.49%|   0:00:00.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_16_/D   |
|  -0.958|   -0.958| -999.056|-1000.062|    73.50%|   0:00:00.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_16_/D   |
|  -0.958|   -0.958| -998.841| -999.847|    73.50%|   0:00:00.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_16_/D   |
|  -0.952|   -0.952| -998.291| -999.298|    73.51%|   0:00:01.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_16_/D   |
|  -0.950|   -0.950| -993.186| -994.192|    73.54%|   0:00:01.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
|  -0.950|   -0.950| -989.548| -990.555|    73.58%|   0:00:00.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
|  -0.948|   -0.948| -987.410| -988.416|    73.58%|   0:00:01.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
|  -0.948|   -0.948| -985.644| -986.651|    73.59%|   0:00:00.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
|  -0.948|   -0.948| -985.361| -986.368|    73.60%|   0:00:00.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
|  -0.943|   -0.943| -985.076| -986.083|    73.60%|   0:00:00.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_17_/D   |
|  -0.943|   -0.943| -980.128| -981.134|    73.63%|   0:00:01.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.943|   -0.943| -979.610| -980.616|    73.64%|   0:00:00.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.940|   -0.940| -979.216| -980.223|    73.65%|   0:00:01.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_16_/D   |
|  -0.940|   -0.940| -977.971| -978.977|    73.67%|   0:00:00.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_16_/D   |
|  -0.940|   -0.940| -977.393| -978.400|    73.67%|   0:00:00.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_16_/D   |
|  -0.936|   -0.936| -977.006| -978.012|    73.68%|   0:00:00.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_12_/D   |
|  -0.933|   -0.933| -975.168| -976.175|    73.69%|   0:00:01.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_12_/D   |
|  -0.933|   -0.933| -972.689| -973.695|    73.72%|   0:00:01.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_12_/D   |
|  -0.933|   -0.933| -972.283| -973.289|    73.73%|   0:00:00.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_12_/D   |
|  -0.928|   -0.928| -971.245| -972.251|    73.75%|   0:00:00.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_15_/D   |
|  -0.928|   -0.928| -966.498| -967.504|    73.79%|   0:00:01.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_15_/D   |
|  -0.928|   -0.928| -965.601| -966.607|    73.80%|   0:00:00.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_15_/D   |
|  -0.926|   -0.926| -965.036| -966.042|    73.82%|   0:00:01.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
|  -0.925|   -0.925| -964.025| -965.031|    73.84%|   0:00:00.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_17_/D   |
|  -0.926|   -0.926| -963.880| -964.886|    73.84%|   0:00:00.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_17_/D   |
|  -0.924|   -0.924| -963.719| -964.725|    73.84%|   0:00:00.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_16_/D   |
|  -0.924|   -0.924| -962.815| -963.822|    73.86%|   0:00:01.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_16_/D   |
|  -0.924|   -0.924| -962.696| -963.702|    73.86%|   0:00:00.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_16_/D   |
|  -0.921|   -0.921| -961.520| -962.526|    73.87%|   0:00:00.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
|  -0.921|   -0.921| -959.683| -960.689|    73.89%|   0:00:01.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
|  -0.921|   -0.921| -959.625| -960.631|    73.90%|   0:00:00.0| 1483.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
|  -0.920|   -0.920| -959.257| -960.264|    73.93%|   0:00:01.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_17_/D   |
|  -0.921|   -0.921| -958.648| -959.654|    73.94%|   0:00:00.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_17_/D   |
|  -0.918|   -0.918| -958.483| -959.489|    73.94%|   0:00:00.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_17_/D   |
|  -0.918|   -0.918| -957.486| -958.492|    73.95%|   0:00:01.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_17_/D   |
|  -0.918|   -0.918| -957.129| -958.135|    73.95%|   0:00:00.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_17_/D   |
|  -0.915|   -0.915| -956.789| -957.796|    73.97%|   0:00:00.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_15_/D   |
|  -0.915|   -0.915| -955.702| -956.709|    74.00%|   0:00:01.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_15_/D   |
|  -0.915|   -0.915| -955.517| -956.523|    74.00%|   0:00:00.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_15_/D   |
|  -0.914|   -0.914| -954.819| -955.825|    74.04%|   0:00:01.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_16_/D   |
|  -0.914|   -0.914| -953.568| -954.574|    74.05%|   0:00:00.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_17_/D   |
|  -0.914|   -0.914| -953.534| -954.540|    74.05%|   0:00:00.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_17_/D   |
|  -0.913|   -0.913| -952.396| -953.403|    74.06%|   0:00:02.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -0.913|   -0.913| -951.485| -952.492|    74.07%|   0:00:00.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -0.910|   -0.910| -951.362| -952.369|    74.07%|   0:00:00.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_16_/D   |
|  -0.910|   -0.910| -949.169| -950.176|    74.08%|   0:00:00.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_16_/D   |
|  -0.910|   -0.910| -949.069| -950.076|    74.08%|   0:00:00.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_16_/D   |
|  -0.905|   -0.905| -949.004| -950.010|    74.09%|   0:00:01.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_16_/D   |
|  -0.905|   -0.905| -944.052| -945.058|    74.12%|   0:00:00.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_16_/D   |
|  -0.905|   -0.905| -943.930| -944.936|    74.12%|   0:00:01.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_16_/D   |
|  -0.905|   -0.905| -943.868| -944.875|    74.15%|   0:00:00.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
|  -0.904|   -0.904| -943.259| -944.265|    74.17%|   0:00:00.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_13_/D   |
|  -0.904|   -0.904| -942.928| -943.935|    74.18%|   0:00:00.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_13_/D   |
|  -0.902|   -0.902| -942.309| -943.315|    74.19%|   0:00:00.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_16_/D   |
|  -0.902|   -0.902| -941.312| -942.318|    74.21%|   0:00:01.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_16_/D   |
|  -0.902|   -0.902| -941.303| -942.309|    74.21%|   0:00:00.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_16_/D   |
|  -0.901|   -0.901| -941.031| -942.037|    74.23%|   0:00:00.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -0.901|   -0.901| -940.404| -941.411|    74.24%|   0:00:01.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -0.901|   -0.901| -940.222| -941.228|    74.24%|   0:00:00.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -0.900|   -0.900| -939.825| -940.832|    74.24%|   0:00:00.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.900|   -0.900| -939.354| -940.360|    74.25%|   0:00:00.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.897|   -0.897| -938.864| -939.870|    74.26%|   0:00:00.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_13_/D   |
|  -0.897|   -0.897| -935.194| -936.201|    74.29%|   0:00:01.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_13_/D   |
|  -0.897|   -0.897| -934.910| -935.916|    74.29%|   0:00:00.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_13_/D   |
|  -0.897|   -0.897| -934.513| -935.519|    74.31%|   0:00:00.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
|  -0.895|   -0.895| -934.503| -935.509|    74.31%|   0:00:01.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.895|   -0.895| -933.421| -934.427|    74.33%|   0:00:00.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.895|   -0.895| -933.407| -934.414|    74.33%|   0:00:00.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.893|   -0.893| -932.846| -933.852|    74.35%|   0:00:01.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_13_/D   |
|  -0.893|   -0.893| -932.296| -933.302|    74.36%|   0:00:00.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_13_/D   |
|  -0.892|   -0.892| -931.567| -932.573|    74.37%|   0:00:00.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.892|   -0.892| -930.865| -931.871|    74.38%|   0:00:01.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.892|   -0.892| -930.811| -931.817|    74.38%|   0:00:00.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.891|   -0.891| -930.592| -931.598|    74.40%|   0:00:00.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
|  -0.891|   -0.891| -930.211| -931.217|    74.41%|   0:00:00.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
|  -0.891|   -0.891| -930.206| -931.212|    74.41%|   0:00:00.0| 1466.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
|  -0.890|   -0.890| -929.760| -930.766|    74.43%|   0:00:01.0| 1467.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_18_/D   |
|  -0.890|   -0.890| -929.199| -930.205|    74.44%|   0:00:00.0| 1467.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_18_/D   |
|  -0.888|   -0.888| -928.711| -929.717|    74.44%|   0:00:00.0| 1467.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_17_/D   |
|  -0.886|   -0.886| -926.692| -927.699|    74.46%|   0:00:01.0| 1467.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_17_/D   |
|  -0.885|   -0.885| -925.924| -926.930|    74.48%|   0:00:01.0| 1467.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
|  -0.883|   -0.883| -923.403| -924.409|    74.50%|   0:00:02.0| 1467.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_13_/D   |
|  -0.882|   -0.882| -922.401| -923.407|    74.51%|   0:00:00.0| 1467.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_12_/D   |
|  -0.882|   -0.882| -921.904| -922.910|    74.52%|   0:00:01.0| 1467.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_14_/D   |
|  -0.881|   -0.881| -921.782| -922.788|    74.52%|   0:00:00.0| 1467.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_17_/D   |
|  -0.878|   -0.878| -920.055| -921.061|    74.53%|   0:00:02.0| 1467.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_17_/D   |
|  -0.877|   -0.877| -919.020| -920.026|    74.55%|   0:00:00.0| 1467.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_17_/D   |
|  -0.875|   -0.875| -918.550| -919.557|    74.57%|   0:00:01.0| 1467.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_12_/D   |
|  -0.873|   -0.873| -915.905| -916.911|    74.58%|   0:00:01.0| 1467.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
|  -0.873|   -0.873| -914.723| -915.729|    74.60%|   0:00:01.0| 1467.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
|  -0.869|   -0.869| -914.153| -915.159|    74.61%|   0:00:00.0| 1467.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_12_/D   |
|  -0.867|   -0.867| -911.845| -912.851|    74.62%|   0:00:02.0| 1468.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
|  -0.869|   -0.869| -909.643| -910.649|    74.65%|   0:00:03.0| 1469.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_11_/D   |
|  -0.864|   -0.864| -908.946| -909.953|    74.66%|   0:00:00.0| 1469.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
|  -0.863|   -0.863| -906.941| -907.947|    74.70%|   0:00:04.0| 1470.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.861|   -0.861| -905.235| -906.241|    74.73%|   0:00:02.0| 1470.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_11_/D   |
|  -0.859|   -0.859| -903.540| -904.547|    74.75%|   0:00:01.0| 1470.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_19_/D   |
|  -0.858|   -0.858| -902.068| -903.074|    74.77%|   0:00:03.0| 1471.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_12_/D   |
|  -0.857|   -0.857| -900.354| -901.361|    74.80%|   0:00:01.0| 1471.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.856|   -0.856| -899.402| -900.408|    74.81%|   0:00:02.0| 1473.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
|  -0.856|   -0.856| -898.327| -899.333|    74.83%|   0:00:02.0| 1473.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.854|   -0.854| -897.855| -898.862|    74.83%|   0:00:00.0| 1473.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.852|   -0.852| -897.169| -898.175|    74.85%|   0:00:02.0| 1473.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.851|   -0.851| -895.006| -896.013|    74.87%|   0:00:01.0| 1473.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.851|   -0.851| -894.667| -895.673|    74.88%|   0:00:02.0| 1473.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_11_/D   |
|  -0.850|   -0.850| -894.213| -895.219|    74.89%|   0:00:00.0| 1473.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_/D   |
|  -0.848|   -0.848| -892.791| -893.797|    74.90%|   0:00:02.0| 1473.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.847|   -0.847| -891.719| -892.725|    74.92%|   0:00:02.0| 1473.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_13_/D   |
|  -0.844|   -0.844| -890.227| -891.233|    74.94%|   0:00:05.0| 1473.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.844|   -0.844| -888.632| -889.639|    74.97%|   0:00:04.0| 1474.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_12_/D   |
|  -0.842|   -0.842| -887.148| -888.154|    74.99%|   0:00:01.0| 1474.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_/D   |
|  -0.841|   -0.841| -885.260| -886.266|    75.02%|   0:00:02.0| 1474.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.839|   -0.839| -884.254| -885.261|    75.04%|   0:00:04.0| 1474.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_17_/D   |
|  -0.837|   -0.837| -883.622| -884.628|    75.06%|   0:00:00.0| 1474.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.837|   -0.837| -881.138| -882.144|    75.10%|   0:00:03.0| 1474.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.836|   -0.836| -880.494| -881.500|    75.11%|   0:00:01.0| 1474.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.835|   -0.835| -880.378| -881.384|    75.12%|   0:00:01.0| 1474.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_11_/D   |
|  -0.833|   -0.833| -878.225| -879.232|    75.14%|   0:00:02.0| 1474.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.832|   -0.832| -876.710| -877.716|    75.15%|   0:00:02.0| 1476.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_17_/D   |
|  -0.831|   -0.831| -876.015| -877.021|    75.19%|   0:00:04.0| 1477.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_17_/D   |
|  -0.830|   -0.830| -875.269| -876.276|    75.19%|   0:00:01.0| 1477.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_10_/D   |
|  -0.829|   -0.829| -873.544| -874.550|    75.21%|   0:00:04.0| 1477.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
|  -0.829|   -0.829| -872.885| -873.891|    75.22%|   0:00:03.0| 1477.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.828|   -0.828| -872.295| -873.301|    75.23%|   0:00:01.0| 1477.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
|  -0.827|   -0.827| -871.109| -872.115|    75.25%|   0:00:02.0| 1479.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_15_/D   |
|  -0.826|   -0.826| -869.566| -870.573|    75.27%|   0:00:02.0| 1479.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.825|   -0.825| -868.813| -869.819|    75.29%|   0:00:04.0| 1479.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.825|   -0.825| -868.721| -869.727|    75.29%|   0:00:02.0| 1479.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.825|   -0.825| -868.644| -869.650|    75.29%|   0:00:00.0| 1479.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.823|   -0.823| -866.838| -867.844|    75.42%|   0:00:01.0| 1479.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.822|   -0.822| -865.487| -866.493|    75.45%|   0:00:02.0| 1479.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.822|   -0.822| -865.167| -866.173|    75.46%|   0:00:01.0| 1479.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.822|   -0.822| -865.162| -866.169|    75.47%|   0:00:01.0| 1479.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.821|   -0.821| -863.375| -864.381|    75.57%|   0:00:01.0| 1479.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.820|   -0.820| -863.063| -864.069|    75.58%|   0:00:01.0| 1479.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.818|   -0.818| -862.768| -863.775|    75.60%|   0:00:01.0| 1479.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
|  -0.818|   -0.818| -861.900| -862.906|    75.63%|   0:00:03.0| 1479.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
|  -0.818|   -0.818| -861.872| -862.878|    75.63%|   0:00:01.0| 1479.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
|  -0.816|   -0.816| -860.941| -861.948|    75.74%|   0:00:01.0| 1479.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
|  -0.815|   -0.815| -859.787| -860.793|    75.78%|   0:00:02.0| 1479.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.815|   -0.815| -858.804| -859.810|    75.81%|   0:00:04.0| 1480.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.815|   -0.815| -858.676| -859.682|    75.81%|   0:00:01.0| 1480.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.814|   -0.814| -857.506| -858.512|    75.92%|   0:00:01.0| 1480.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_16_/D   |
|  -0.812|   -0.812| -856.610| -857.616|    75.94%|   0:00:01.0| 1480.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.812|   -0.812| -855.478| -856.484|    75.97%|   0:00:03.0| 1481.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.811|   -0.811| -854.807| -855.813|    75.98%|   0:00:02.0| 1483.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_11_/D   |
|  -0.811|   -0.811| -854.607| -855.614|    75.98%|   0:00:02.0| 1483.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_16_/D   |
|  -0.811|   -0.811| -853.848| -854.854|    75.99%|   0:00:02.0| 1483.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.811|   -0.811| -853.612| -854.619|    76.00%|   0:00:01.0| 1483.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.811|   -0.811| -852.515| -853.521|    76.15%|   0:00:01.0| 1483.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.809|   -0.809| -852.464| -853.470|    76.17%|   0:00:00.0| 1483.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.808|   -0.808| -851.973| -852.979|    76.19%|   0:00:02.0| 1483.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_17_/D   |
|  -0.808|   -0.808| -851.605| -852.611|    76.20%|   0:00:02.0| 1483.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.808|   -0.808| -851.322| -852.328|    76.21%|   0:00:01.0| 1483.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.808|   -0.808| -851.187| -852.193|    76.21%|   0:00:00.0| 1483.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.808|   -0.808| -850.737| -851.744|    76.34%|   0:00:02.0| 1483.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.808|   -0.808| -850.498| -851.504|    76.36%|   0:00:00.0| 1483.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.808|   -0.808| -850.258| -851.264|    76.39%|   0:00:01.0| 1483.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.809|   -0.809| -850.130| -851.136|    76.42%|   0:00:00.0| 1483.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.807|   -0.807| -849.935| -850.941|    76.42%|   0:00:01.0| 1483.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.806|   -0.806| -848.991| -849.997|    76.44%|   0:00:01.0| 1483.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.806|   -0.806| -848.919| -849.925|    76.45%|   0:00:01.0| 1483.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.806|   -0.806| -848.327| -849.333|    76.50%|   0:00:00.0| 1483.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.806|   -0.806| -848.327| -849.334|    76.52%|   0:00:01.0| 1483.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
|  -0.806|   -0.806| -848.327| -849.334|    76.52%|   0:00:00.0| 1483.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:54 real=0:02:54 mem=1483.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.089|   -0.806|  -1.006| -849.334|    76.52%|   0:00:01.0| 1483.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_135_/D                     |
|  -0.064|   -0.806|  -0.420| -848.747|    76.53%|   0:00:00.0| 1483.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_29_/D                      |
|  -0.040|   -0.806|  -0.292| -848.620|    76.53%|   0:00:00.0| 1483.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_142_/D                     |
|  -0.036|   -0.806|  -0.267| -848.594|    76.53%|   0:00:00.0| 1483.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_53_/D                      |
|  -0.031|   -0.806|  -0.205| -848.532|    76.53%|   0:00:00.0| 1483.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_133_/D                     |
|  -0.018|   -0.806|  -0.107| -848.435|    76.54%|   0:00:00.0| 1483.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_136_/D                     |
|  -0.011|   -0.806|  -0.057| -848.384|    76.54%|   0:00:00.0| 1483.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_40_/D                      |
|  -0.005|   -0.806|  -0.009| -848.336|    76.54%|   0:00:00.0| 1483.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_142_/D                     |
|   0.001|   -0.806|   0.000| -848.327|    76.54%|   0:00:01.0| 1483.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_55_/D                      |
|   0.003|   -0.806|   0.000| -848.321|    76.54%|   0:00:00.0| 1483.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_27_/D                      |
|   0.004|   -0.806|   0.000| -848.322|    76.55%|   0:00:00.0| 1502.1M|   WC_VIEW|  default| psum_mem_instance/Q_reg_30_/D                      |
|   0.011|   -0.806|   0.000| -848.322|    76.55%|   0:00:00.0| 1502.1M|   WC_VIEW|  default| psum_mem_instance/Q_reg_136_/D                     |
|   0.019|   -0.806|   0.000| -848.322|    76.56%|   0:00:00.0| 1502.1M|   WC_VIEW|  default| psum_mem_instance/Q_reg_131_/D                     |
|   0.019|   -0.806|   0.000| -848.322|    76.56%|   0:00:00.0| 1502.1M|   WC_VIEW|  default| psum_mem_instance/Q_reg_131_/D                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.0 real=0:00:02.0 mem=1502.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:56 real=0:02:56 mem=1502.1M) ***
** GigaOpt Optimizer WNS Slack -0.806 TNS Slack -848.322 Density 76.56
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.806  TNS Slack -848.322 Density 76.56
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    76.56%|        -|  -0.806|-848.322|   0:00:00.0| 1502.1M|
|    76.30%|       99|  -0.806|-848.226|   0:00:01.0| 1502.1M|
|    76.07%|      315|  -0.811|-847.811|   0:00:04.0| 1502.1M|
|    76.07%|        0|  -0.811|-847.811|   0:00:00.0| 1502.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.811  TNS Slack -847.811 Density 76.07
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 195 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:05.9) (real = 0:00:06.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1483.00M, totSessionCpu=0:12:35).
*** Starting refinePlace (0:12:35 mem=1515.0M) ***
Total net bbox length = 3.935e+05 (1.712e+05 2.223e+05) (ext = 2.213e+04)
Move report: Timing Driven Placement moves 13599 insts, mean move: 6.16 um, max move: 57.80 um
	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_): (298.80, 305.20) --> (308.00, 353.80)
	Runtime: CPU: 0:00:06.7 REAL: 0:00:06.0 MEM: 1532.1MB
Move report: Detail placement moves 7217 insts, mean move: 0.73 um, max move: 7.20 um
	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U208): (376.20, 267.40) --> (379.80, 263.80)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1532.1MB
Summary Report:
Instances move: 14115 (out of 23194 movable)
Mean displacement: 6.01 um
Max displacement: 57.80 um (Instance: mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_) (298.8, 305.2) -> (308, 353.8)
	Length: 30 sites, height: 1 rows, site name: core, cell type: EDFQD4
Total net bbox length = 4.161e+05 (1.886e+05 2.275e+05) (ext = 2.211e+04)
Runtime: CPU: 0:00:07.1 REAL: 0:00:07.0 MEM: 1532.1MB
*** Finished refinePlace (0:12:42 mem=1532.1M) ***
Finished re-routing un-routed nets (0:00:00.1 1532.1M)


Density : 0.7607
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:08.5 real=0:00:09.0 mem=1532.1M) ***
** GigaOpt Optimizer WNS Slack -0.881 TNS Slack -876.827 Density 76.07
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.881|   -0.881|-876.827| -876.827|    76.07%|   0:00:00.0| 1532.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_17_/D   |
|  -0.854|   -0.854|-873.352| -873.352|    76.07%|   0:00:00.0| 1532.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
|  -0.842|   -0.842|-871.047| -871.047|    76.08%|   0:00:01.0| 1532.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
|  -0.834|   -0.834|-866.434| -866.434|    76.08%|   0:00:00.0| 1532.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
|  -0.826|   -0.826|-864.177| -864.177|    76.11%|   0:00:01.0| 1532.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
|  -0.823|   -0.823|-860.570| -860.570|    76.12%|   0:00:03.0| 1532.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.820|   -0.820|-860.010| -860.010|    76.13%|   0:00:01.0| 1532.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
|  -0.816|   -0.816|-857.822| -857.822|    76.15%|   0:00:02.0| 1532.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
|  -0.812|   -0.812|-856.124| -856.124|    76.18%|   0:00:06.0| 1532.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.812|   -0.812|-854.343| -854.343|    76.23%|   0:00:11.0| 1532.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
|  -0.808|   -0.808|-853.564| -853.564|    76.25%|   0:00:02.0| 1532.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_19_/D   |
|  -0.807|   -0.807|-850.510| -850.510|    76.29%|   0:00:20.0| 1532.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.807|   -0.807|-849.671| -849.671|    76.33%|   0:00:10.0| 1532.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.807|   -0.807|-849.647| -849.647|    76.34%|   0:00:00.0| 1532.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.807|   -0.807|-849.362| -849.362|    76.35%|   0:00:00.0| 1532.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.802|   -0.802|-848.320| -848.320|    76.42%|   0:00:01.0| 1532.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.801|   -0.801|-846.819| -846.819|    76.47%|   0:00:02.0| 1532.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.800|   -0.800|-845.967| -845.967|    76.51%|   0:00:02.0| 1526.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
|  -0.800|   -0.800|-845.790| -845.790|    76.51%|   0:00:01.0| 1526.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
|  -0.803|   -0.803|-845.192| -845.192|    76.65%|   0:00:02.0| 1526.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
|  -0.800|   -0.800|-844.703| -844.703|    76.66%|   0:00:00.0| 1526.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.799|   -0.799|-844.499| -844.499|    76.66%|   0:00:00.0| 1526.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.799|   -0.799|-843.725| -843.725|    76.68%|   0:00:01.0| 1526.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.799|   -0.799|-843.601| -843.601|    76.68%|   0:00:00.0| 1526.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.798|   -0.798|-842.768| -842.768|    76.76%|   0:00:00.0| 1526.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.798|   -0.798|-842.160| -842.160|    76.77%|   0:00:01.0| 1526.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.798|   -0.798|-842.141| -842.141|    76.77%|   0:00:00.0| 1526.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.798|   -0.798|-841.953| -841.953|    76.81%|   0:00:00.0| 1526.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
|  -0.796|   -0.796|-841.526| -841.526|    76.82%|   0:00:01.0| 1526.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.796|   -0.796|-841.071| -841.071|    76.84%|   0:00:01.0| 1526.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.796|   -0.796|-841.045| -841.045|    76.85%|   0:00:00.0| 1526.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.793|   -0.793|-840.363| -840.363|    76.92%|   0:00:01.0| 1526.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.793|   -0.793|-839.392| -839.392|    76.95%|   0:00:03.0| 1526.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.793|   -0.793|-839.302| -839.302|    76.96%|   0:00:00.0| 1526.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.793|   -0.793|-838.498| -838.498|    77.05%|   0:00:01.0| 1526.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.793|   -0.793|-837.741| -837.741|    77.07%|   0:00:01.0| 1526.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.794|   -0.794|-837.603| -837.603|    77.12%|   0:00:01.0| 1523.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.791|   -0.791|-837.262| -837.262|    77.13%|   0:00:01.0| 1523.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_16_/D   |
|  -0.791|   -0.791|-836.942| -836.942|    77.15%|   0:00:01.0| 1523.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.791|   -0.791|-836.562| -836.562|    77.16%|   0:00:02.0| 1523.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.791|   -0.791|-836.539| -836.539|    77.16%|   0:00:00.0| 1523.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.791|   -0.791|-836.528| -836.528|    77.16%|   0:00:00.0| 1523.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.789|   -0.789|-835.838| -835.838|    77.30%|   0:00:01.0| 1523.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_15_/D   |
|  -0.789|   -0.789|-835.327| -835.327|    77.33%|   0:00:01.0| 1523.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_15_/D   |
|  -0.788|   -0.788|-834.845| -834.845|    77.38%|   0:00:01.0| 1523.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.788|   -0.788|-834.648| -834.648|    77.41%|   0:00:01.0| 1523.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.787|   -0.787|-833.905| -833.905|    77.49%|   0:00:01.0| 1523.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.788|   -0.788|-833.901| -833.901|    77.50%|   0:00:01.0| 1523.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_10_/D   |
|  -0.786|   -0.786|-833.435| -833.435|    77.55%|   0:00:01.0| 1523.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.786|   -0.786|-832.847| -832.847|    77.61%|   0:00:03.0| 1523.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
|  -0.786|   -0.786|-832.434| -832.434|    77.62%|   0:00:02.0| 1523.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.787|   -0.787|-832.351| -832.351|    77.69%|   0:00:03.0| 1523.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.785|   -0.785|-832.015| -832.015|    77.71%|   0:00:02.0| 1523.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_10_/D   |
|  -0.785|   -0.785|-830.862| -830.862|    77.73%|   0:00:02.0| 1523.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_10_/D   |
|  -0.784|   -0.784|-829.879| -829.879|    77.77%|   0:00:01.0| 1523.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
|  -0.783|   -0.783|-829.080| -829.080|    77.83%|   0:00:03.0| 1523.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.783|   -0.783|-827.923| -827.923|    77.85%|   0:00:01.0| 1523.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.783|   -0.783|-827.838| -827.838|    77.85%|   0:00:00.0| 1523.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.782|   -0.782|-827.791| -827.791|    77.88%|   0:00:01.0| 1523.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_8_/D    |
|  -0.782|   -0.782|-827.539| -827.539|    77.88%|   0:00:01.0| 1523.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_8_/D    |
|  -0.781|   -0.781|-826.841| -826.841|    77.94%|   0:00:01.0| 1523.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_17_/D   |
|  -0.780|   -0.780|-825.826| -825.826|    77.98%|   0:00:02.0| 1523.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.780|   -0.780|-825.205| -825.205|    77.99%|   0:00:02.0| 1523.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.780|   -0.780|-825.205| -825.205|    77.99%|   0:00:00.0| 1523.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.779|   -0.779|-824.430| -824.430|    78.09%|   0:00:01.0| 1524.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.779|   -0.779|-824.316| -824.316|    78.10%|   0:00:02.0| 1524.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.778|   -0.778|-824.192| -824.192|    78.18%|   0:00:03.0| 1524.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.778|   -0.778|-823.660| -823.660|    78.19%|   0:00:01.0| 1524.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.778|   -0.778|-823.651| -823.651|    78.19%|   0:00:01.0| 1524.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.777|   -0.777|-823.044| -823.044|    78.24%|   0:00:03.0| 1524.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.777|   -0.777|-822.891| -822.891|    78.25%|   0:00:01.0| 1524.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.776|   -0.776|-822.107| -822.107|    78.32%|   0:00:03.0| 1524.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_17_/D   |
|  -0.775|   -0.775|-821.953| -821.953|    78.36%|   0:00:01.0| 1524.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.775|   -0.775|-821.828| -821.828|    78.37%|   0:00:01.0| 1524.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.775|   -0.775|-821.149| -821.149|    78.45%|   0:00:02.0| 1524.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.775|   -0.775|-820.838| -820.838|    78.47%|   0:00:02.0| 1525.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.775|   -0.775|-820.836| -820.836|    78.48%|   0:00:01.0| 1525.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.774|   -0.774|-820.487| -820.487|    78.56%|   0:00:01.0| 1525.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.774|   -0.774|-820.036| -820.036|    78.56%|   0:00:02.0| 1525.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.772|   -0.772|-819.703| -819.703|    78.64%|   0:00:02.0| 1525.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.773|   -0.773|-819.401| -819.401|    78.65%|   0:00:03.0| 1525.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.773|   -0.773|-819.357| -819.357|    78.65%|   0:00:00.0| 1525.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.772|   -0.772|-819.345| -819.345|    78.72%|   0:00:01.0| 1525.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_15_/D   |
|  -0.771|   -0.771|-818.687| -818.687|    78.79%|   0:00:05.0| 1525.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -0.771|   -0.771|-817.732| -817.732|    78.79%|   0:00:02.0| 1525.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -0.771|   -0.771|-817.501| -817.501|    78.87%|   0:00:05.0| 1525.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.770|   -0.770|-817.374| -817.374|    78.88%|   0:00:01.0| 1525.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.770|   -0.770|-817.042| -817.042|    78.89%|   0:00:01.0| 1525.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
|  -0.770|   -0.770|-816.691| -816.691|    78.91%|   0:00:04.0| 1525.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.769|   -0.769|-816.298| -816.298|    78.98%|   0:00:05.0| 1525.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.768|   -0.768|-815.109| -815.109|    79.00%|   0:00:08.0| 1527.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.768|   -0.768|-814.826| -814.826|    79.00%|   0:00:02.0| 1528.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.768|   -0.768|-814.810| -814.810|    79.00%|   0:00:01.0| 1528.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.768|   -0.768|-814.405| -814.405|    79.10%|   0:00:01.0| 1528.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.768|   -0.768|-814.107| -814.107|    79.15%|   0:00:01.0| 1528.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.769|   -0.769|-813.115| -813.115|    79.19%|   0:00:04.0| 1528.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.769|   -0.769|-813.023| -813.023|    79.21%|   0:00:00.0| 1528.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.769|   -0.769|-812.970| -812.970|    79.22%|   0:00:01.0| 1528.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.769|   -0.769|-812.951| -812.951|    79.24%|   0:00:00.0| 1528.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.769|   -0.769|-812.944| -812.944|    79.25%|   0:00:01.0| 1528.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.769|   -0.769|-812.944| -812.944|    79.25%|   0:00:00.0| 1528.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:03:04 real=0:03:04 mem=1528.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.008|   -0.769|   0.000| -812.944|    79.25%|   0:00:00.0| 1528.4M|   WC_VIEW|  default| psum_mem_instance/Q_reg_136_/D                     |
|   0.018|   -0.769|   0.000| -812.944|    79.25%|   0:00:00.0| 1528.4M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q6_reg_0_/D    |
|   0.018|   -0.769|   0.000| -812.944|    79.25%|   0:00:00.0| 1528.4M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q6_reg_0_/D    |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1528.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:03:04 real=0:03:04 mem=1528.4M) ***
** GigaOpt Optimizer WNS Slack -0.769 TNS Slack -812.944 Density 79.25
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.769  TNS Slack -812.944 Density 79.25
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    79.25%|        -|  -0.769|-812.944|   0:00:00.0| 1528.4M|
|    79.13%|       55|  -0.769|-812.915|   0:00:01.0| 1528.4M|
|    78.81%|      420|  -0.768|-812.159|   0:00:05.0| 1528.4M|
|    78.81%|        1|  -0.768|-812.159|   0:00:00.0| 1528.4M|
|    78.81%|        0|  -0.768|-812.159|   0:00:00.0| 1528.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.768  TNS Slack -812.159 Density 78.81
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 288 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:06.7) (real = 0:00:07.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=1528.40M, totSessionCpu=0:15:54).
*** Starting refinePlace (0:15:55 mem=1528.4M) ***
Total net bbox length = 4.192e+05 (1.904e+05 2.288e+05) (ext = 2.211e+04)
Move report: Timing Driven Placement moves 16873 insts, mean move: 7.12 um, max move: 51.20 um
	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U90): (131.20, 389.80) --> (123.20, 346.60)
	Runtime: CPU: 0:00:10.2 REAL: 0:00:10.0 MEM: 1545.5MB
Move report: Detail placement moves 8845 insts, mean move: 0.76 um, max move: 5.40 um
	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U333): (360.00, 249.40) --> (361.80, 253.00)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1545.5MB
Summary Report:
Instances move: 17151 (out of 23770 movable)
Mean displacement: 7.08 um
Max displacement: 52.00 um (Instance: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U90) (131.2, 389.8) -> (122.4, 346.6)
	Length: 40 sites, height: 1 rows, site name: core, cell type: FA1D4
Total net bbox length = 4.262e+05 (1.939e+05 2.323e+05) (ext = 2.204e+04)
Runtime: CPU: 0:00:10.8 REAL: 0:00:10.0 MEM: 1545.5MB
*** Finished refinePlace (0:16:05 mem=1545.5M) ***
Finished re-routing un-routed nets (0:00:00.3 1545.5M)


Density : 0.7881
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:14.1 real=0:00:13.0 mem=1545.5M) ***
** GigaOpt Optimizer WNS Slack -0.821 TNS Slack -839.768 Density 78.81
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.821|   -0.821|-839.768| -839.768|    78.81%|   0:00:00.0| 1545.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_19_/D   |
|  -0.812|   -0.812|-838.665| -838.665|    78.82%|   0:00:00.0| 1545.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_19_/D   |
|  -0.805|   -0.805|-837.790| -837.790|    78.82%|   0:00:01.0| 1545.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_15_/D   |
|  -0.797|   -0.797|-836.596| -836.596|    78.83%|   0:00:01.0| 1545.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_10_/D   |
|  -0.794|   -0.794|-833.279| -833.279|    78.85%|   0:00:05.0| 1545.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_15_/D   |
|  -0.793|   -0.793|-831.773| -831.773|    78.86%|   0:00:02.0| 1545.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.793|   -0.793|-831.686| -831.686|    78.86%|   0:00:00.0| 1545.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.786|   -0.786|-831.405| -831.405|    78.87%|   0:00:00.0| 1545.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.784|   -0.784|-827.397| -827.397|    78.91%|   0:00:15.0| 1545.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.784|   -0.784|-825.639| -825.639|    78.93%|   0:00:09.0| 1545.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.784|   -0.784|-825.504| -825.504|    78.94%|   0:00:01.0| 1545.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.781|   -0.781|-824.892| -824.892|    79.00%|   0:00:00.0| 1545.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.780|   -0.780|-824.224| -824.224|    79.02%|   0:00:04.0| 1555.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.780|   -0.780|-823.401| -823.401|    79.03%|   0:00:05.0| 1555.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.776|   -0.776|-823.018| -823.018|    79.10%|   0:00:01.0| 1555.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.776|   -0.776|-822.026| -822.026|    79.13%|   0:00:03.0| 1547.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
|  -0.775|   -0.775|-821.231| -821.231|    79.26%|   0:00:03.0| 1547.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
|  -0.775|   -0.775|-820.723| -820.723|    79.28%|   0:00:02.0| 1547.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
|  -0.775|   -0.775|-820.620| -820.620|    79.28%|   0:00:00.0| 1547.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
|  -0.774|   -0.774|-819.901| -819.901|    79.35%|   0:00:02.0| 1547.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_16_/D   |
|  -0.774|   -0.774|-819.757| -819.757|    79.38%|   0:00:00.0| 1547.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_16_/D   |
|  -0.773|   -0.773|-818.828| -818.828|    79.41%|   0:00:03.0| 1547.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
|  -0.773|   -0.773|-818.413| -818.413|    79.42%|   0:00:02.0| 1541.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
|  -0.773|   -0.773|-818.280| -818.280|    79.42%|   0:00:00.0| 1541.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
|  -0.772|   -0.772|-817.930| -817.930|    79.49%|   0:00:01.0| 1541.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
|  -0.772|   -0.772|-817.901| -817.901|    79.50%|   0:00:01.0| 1541.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
|  -0.772|   -0.772|-817.827| -817.827|    79.50%|   0:00:00.0| 1541.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
|  -0.773|   -0.773|-817.558| -817.558|    79.57%|   0:00:01.0| 1541.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
|  -0.772|   -0.772|-817.493| -817.493|    79.60%|   0:00:01.0| 1541.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
|  -0.771|   -0.771|-817.351| -817.351|    79.62%|   0:00:01.0| 1541.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.771|   -0.771|-816.955| -816.955|    79.64%|   0:00:01.0| 1541.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.771|   -0.771|-816.950| -816.950|    79.64%|   0:00:00.0| 1541.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.770|   -0.770|-816.666| -816.666|    79.69%|   0:00:02.0| 1541.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.770|   -0.770|-816.417| -816.417|    79.71%|   0:00:03.0| 1541.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.770|   -0.770|-816.257| -816.257|    79.71%|   0:00:00.0| 1541.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.769|   -0.769|-815.869| -815.869|    79.82%|   0:00:04.0| 1541.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.769|   -0.769|-814.864| -814.864|    79.83%|   0:00:01.0| 1541.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.769|   -0.769|-814.820| -814.820|    79.83%|   0:00:00.0| 1541.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.768|   -0.768|-814.404| -814.404|    79.91%|   0:00:05.0| 1541.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
|  -0.768|   -0.768|-813.909| -813.909|    79.94%|   0:00:01.0| 1541.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
|  -0.767|   -0.767|-813.742| -813.742|    79.99%|   0:00:02.0| 1541.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
|  -0.767|   -0.767|-813.577| -813.577|    80.00%|   0:00:01.0| 1541.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
|  -0.767|   -0.767|-813.556| -813.556|    80.01%|   0:00:00.0| 1541.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
|  -0.767|   -0.767|-812.973| -812.973|    80.10%|   0:00:04.0| 1541.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
|  -0.766|   -0.766|-812.821| -812.821|    80.10%|   0:00:01.0| 1541.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
|  -0.766|   -0.766|-812.146| -812.146|    80.11%|   0:00:02.0| 1541.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
|  -0.766|   -0.766|-812.108| -812.108|    80.12%|   0:00:00.0| 1541.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
|  -0.765|   -0.765|-811.456| -811.456|    80.20%|   0:00:02.0| 1541.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
|  -0.765|   -0.765|-811.380| -811.380|    80.21%|   0:00:01.0| 1541.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
|  -0.765|   -0.765|-811.377| -811.377|    80.21%|   0:00:01.0| 1541.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
|  -0.765|   -0.765|-810.907| -810.907|    80.28%|   0:00:01.0| 1541.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
|  -0.764|   -0.764|-810.840| -810.840|    80.28%|   0:00:00.0| 1541.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_/D   |
|  -0.764|   -0.764|-810.648| -810.648|    80.29%|   0:00:02.0| 1541.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_/D   |
|  -0.763|   -0.763|-809.984| -809.984|    80.37%|   0:00:06.0| 1541.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
|  -0.763|   -0.763|-809.559| -809.559|    80.38%|   0:00:02.0| 1541.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
|  -0.762|   -0.762|-809.391| -809.391|    80.47%|   0:00:02.0| 1539.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
|  -0.762|   -0.762|-809.117| -809.117|    80.47%|   0:00:02.0| 1540.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
|  -0.762|   -0.762|-809.024| -809.024|    80.47%|   0:00:01.0| 1540.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
|  -0.761|   -0.761|-808.961| -808.961|    80.55%|   0:00:04.0| 1540.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
|  -0.761|   -0.761|-808.446| -808.446|    80.56%|   0:00:02.0| 1540.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
|  -0.761|   -0.761|-808.393| -808.393|    80.56%|   0:00:00.0| 1540.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
|  -0.761|   -0.761|-807.788| -807.788|    80.62%|   0:00:06.0| 1542.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
|  -0.761|   -0.761|-807.454| -807.454|    80.68%|   0:00:03.0| 1542.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
|  -0.762|   -0.762|-807.006| -807.006|    80.74%|   0:00:03.0| 1542.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
|  -0.762|   -0.762|-806.760| -806.760|    80.81%|   0:00:01.0| 1542.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
|  -0.762|   -0.762|-806.717| -806.717|    80.82%|   0:00:01.0| 1542.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
|  -0.762|   -0.762|-806.643| -806.643|    80.82%|   0:00:00.0| 1542.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
|  -0.760|   -0.760|-806.581| -806.581|    80.82%|   0:00:00.0| 1542.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
|  -0.760|   -0.760|-806.391| -806.391|    80.84%|   0:00:01.0| 1542.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
|  -0.760|   -0.760|-806.287| -806.287|    80.87%|   0:00:01.0| 1542.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
|  -0.760|   -0.760|-806.279| -806.279|    80.87%|   0:00:00.0| 1542.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
|  -0.760|   -0.760|-806.129| -806.129|    80.91%|   0:00:01.0| 1542.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
|  -0.760|   -0.760|-806.122| -806.122|    80.93%|   0:00:00.0| 1542.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
|  -0.760|   -0.760|-806.125| -806.125|    80.95%|   0:00:01.0| 1542.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:15 real=0:02:15 mem=1542.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.011|   -0.760|   0.000| -806.125|    80.95%|   0:00:00.0| 1542.5M|   WC_VIEW|  default| psum_mem_instance/Q_reg_133_/D                     |
|   0.018|   -0.760|   0.000| -806.125|    80.95%|   0:00:00.0| 1542.5M|   WC_VIEW|  default| psum_mem_instance/Q_reg_20_/D                      |
|   0.018|   -0.760|   0.000| -806.125|    80.95%|   0:00:00.0| 1542.5M|   WC_VIEW|  default| psum_mem_instance/Q_reg_20_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1542.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:15 real=0:02:15 mem=1542.5M) ***
** GigaOpt Optimizer WNS Slack -0.760 TNS Slack -806.125 Density 80.95
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.760  TNS Slack -806.125 Density 80.95
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    80.95%|        -|  -0.760|-806.125|   0:00:00.0| 1542.5M|
|    80.89%|       35|  -0.760|-806.115|   0:00:02.0| 1542.5M|
|    80.52%|      492|  -0.760|-805.622|   0:00:06.0| 1542.5M|
|    80.52%|        1|  -0.760|-805.622|   0:00:00.0| 1542.5M|
|    80.52%|        0|  -0.760|-805.622|   0:00:00.0| 1542.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.760  TNS Slack -805.622 Density 80.52
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 346 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:07.6) (real = 0:00:08.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=1540.08M, totSessionCpu=0:18:32).
*** Starting refinePlace (0:18:32 mem=1540.1M) ***
Total net bbox length = 4.288e+05 (1.952e+05 2.336e+05) (ext = 2.204e+04)
Move report: Timing Driven Placement moves 17226 insts, mean move: 4.85 um, max move: 58.60 um
	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_1289_0): (30.20, 290.80) --> (70.80, 272.80)
	Runtime: CPU: 0:00:09.0 REAL: 0:00:09.0 MEM: 1559.8MB
Move report: Detail placement moves 9778 insts, mean move: 0.79 um, max move: 6.40 um
	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U947): (361.80, 231.40) --> (360.80, 226.00)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1559.8MB
Summary Report:
Instances move: 17442 (out of 24194 movable)
Mean displacement: 4.90 um
Max displacement: 58.60 um (Instance: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_1289_0) (30.2, 290.8) -> (70.8, 272.8)
	Length: 14 sites, height: 1 rows, site name: core, cell type: AO21D4
Total net bbox length = 4.297e+05 (1.958e+05 2.339e+05) (ext = 2.196e+04)
Runtime: CPU: 0:00:09.5 REAL: 0:00:09.0 MEM: 1559.8MB
*** Finished refinePlace (0:18:42 mem=1559.8M) ***
Finished re-routing un-routed nets (0:00:00.2 1559.8M)


Density : 0.8052
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:11.4 real=0:00:11.0 mem=1559.8M) ***
** GigaOpt Optimizer WNS Slack -0.826 TNS Slack -821.745 Density 80.52
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 3
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.826|   -0.826|-821.745| -821.745|    80.52%|   0:00:00.0| 1559.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -0.789|   -0.789|-819.117| -819.117|    80.52%|   0:00:00.0| 1559.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_18_/D   |
|  -0.780|   -0.780|-818.268| -818.268|    80.52%|   0:00:01.0| 1559.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_12_/D   |
|  -0.775|   -0.775|-814.638| -814.638|    80.53%|   0:00:02.0| 1559.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_17_/D   |
|  -0.773|   -0.773|-812.972| -812.972|    80.54%|   0:00:06.0| 1559.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
|  -0.774|   -0.774|-812.413| -812.413|    80.56%|   0:00:04.0| 1559.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_17_/D   |
|  -0.771|   -0.771|-812.360| -812.360|    80.56%|   0:00:00.0| 1559.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
|  -0.772|   -0.772|-810.565| -810.565|    80.58%|   0:00:06.0| 1559.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_17_/D   |
|  -0.771|   -0.771|-810.660| -810.660|    80.58%|   0:00:00.0| 1559.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_17_/D   |
|  -0.769|   -0.769|-810.343| -810.343|    80.58%|   0:00:01.0| 1555.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
|  -0.769|   -0.769|-810.045| -810.045|    80.59%|   0:00:05.0| 1555.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
|  -0.769|   -0.769|-810.005| -810.005|    80.59%|   0:00:01.0| 1555.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
|  -0.765|   -0.765|-809.549| -809.549|    80.65%|   0:00:01.0| 1555.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.762|   -0.762|-808.473| -808.473|    80.66%|   0:00:09.0| 1555.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
|  -0.763|   -0.763|-807.386| -807.386|    80.72%|   0:00:24.0| 1555.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.763|   -0.763|-806.920| -806.920|    80.73%|   0:00:04.0| 1555.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.763|   -0.763|-806.598| -806.598|    80.83%|   0:00:01.0| 1555.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.761|   -0.761|-806.204| -806.204|    80.85%|   0:00:01.0| 1555.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
|  -0.761|   -0.761|-805.495| -805.495|    80.86%|   0:00:04.0| 1547.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
|  -0.761|   -0.761|-805.452| -805.452|    80.86%|   0:00:00.0| 1547.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
|  -0.757|   -0.757|-804.878| -804.878|    80.89%|   0:00:02.0| 1547.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.757|   -0.757|-804.225| -804.225|    80.92%|   0:00:03.0| 1547.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.757|   -0.757|-804.193| -804.193|    80.93%|   0:00:00.0| 1547.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.758|   -0.758|-804.070| -804.070|    81.06%|   0:00:04.0| 1547.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_12_/D   |
|  -0.757|   -0.757|-803.992| -803.992|    81.07%|   0:00:01.0| 1547.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.758|   -0.758|-803.203| -803.203|    81.12%|   0:00:03.0| 1547.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.758|   -0.758|-803.073| -803.073|    81.16%|   0:00:01.0| 1547.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.756|   -0.756|-803.027| -803.027|    81.17%|   0:00:00.0| 1547.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.756|   -0.756|-802.550| -802.550|    81.17%|   0:00:06.0| 1545.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.756|   -0.756|-802.449| -802.449|    81.18%|   0:00:00.0| 1545.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.756|   -0.756|-802.317| -802.317|    81.25%|   0:00:01.0| 1545.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.756|   -0.756|-801.941| -801.941|    81.27%|   0:00:01.0| 1545.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.756|   -0.756|-801.916| -801.916|    81.28%|   0:00:01.0| 1545.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.756|   -0.756|-801.911| -801.911|    81.29%|   0:00:00.0| 1545.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.750|   -0.750|-804.326| -804.568|    81.36%|   0:00:25.0| 1547.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.750|   -0.750|-804.037| -804.279|    81.38%|   0:00:05.0| 1547.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.750|   -0.750|-803.907| -804.149|    81.38%|   0:00:02.0| 1547.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.749|   -0.749|-803.330| -803.572|    81.60%|   0:00:02.0| 1547.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.749|   -0.749|-802.189| -802.431|    81.61%|   0:00:06.0| 1547.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.749|   -0.749|-801.854| -802.096|    81.62%|   0:00:04.0| 1547.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.748|   -0.748|-801.844| -802.086|    81.62%|   0:00:00.0| 1547.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.748|   -0.748|-801.141| -801.383|    81.62%|   0:00:06.0| 1547.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.748|   -0.748|-800.937| -801.179|    81.78%|   0:00:02.0| 1547.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.747|   -0.747|-800.722| -800.964|    81.83%|   0:00:02.0| 1547.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
|  -0.747|   -0.747|-800.252| -800.494|    81.85%|   0:00:07.0| 1547.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.747|   -0.747|-800.230| -800.472|    81.84%|   0:00:00.0| 1547.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.747|   -0.747|-800.136| -800.378|    81.96%|   0:00:01.0| 1547.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.747|   -0.747|-800.129| -800.371|    81.97%|   0:00:01.0| 1547.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.747|   -0.747|-799.926| -800.168|    82.02%|   0:00:02.0| 1547.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.747|   -0.747|-799.582| -799.824|    82.06%|   0:00:01.0| 1547.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.743|   -0.743|-800.471| -801.028|    82.10%|   0:00:16.0| 1549.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.743|   -0.743|-800.378| -800.936|    82.10%|   0:00:02.0| 1549.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.742|   -0.742|-800.032| -800.589|    82.27%|   0:00:01.0| 1550.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
|  -0.742|   -0.742|-799.833| -800.390|    82.27%|   0:00:06.0| 1551.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
|  -0.742|   -0.742|-799.659| -800.216|    82.27%|   0:00:01.0| 1551.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
|  -0.741|   -0.741|-799.253| -799.810|    82.37%|   0:00:00.0| 1551.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.740|   -0.740|-798.185| -798.742|    82.40%|   0:00:10.0| 1551.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.740|   -0.740|-797.959| -798.516|    82.40%|   0:00:01.0| 1551.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.740|   -0.740|-797.615| -798.172|    82.41%|   0:00:01.0| 1552.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.739|   -0.739|-797.343| -797.900|    82.50%|   0:00:02.0| 1552.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.739|   -0.739|-796.954| -797.512|    82.51%|   0:00:04.0| 1553.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.739|   -0.739|-796.895| -797.452|    82.51%|   0:00:01.0| 1553.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.738|   -0.738|-796.828| -797.385|    82.59%|   0:00:01.0| 1553.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_12_/D   |
|  -0.738|   -0.738|-796.059| -796.616|    82.66%|   0:00:06.0| 1553.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.738|   -0.738|-795.504| -796.062|    82.66%|   0:00:08.0| 1553.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.738|   -0.738|-795.465| -796.023|    82.66%|   0:00:01.0| 1553.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.737|   -0.737|-795.286| -795.843|    82.75%|   0:00:01.0| 1553.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.737|   -0.737|-795.091| -795.648|    82.77%|   0:00:01.0| 1555.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.737|   -0.737|-794.726| -795.283|    82.77%|   0:00:01.0| 1555.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.737|   -0.737|-794.720| -795.278|    82.79%|   0:00:00.0| 1555.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.737|   -0.737|-794.724| -795.281|    82.83%|   0:00:02.0| 1555.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.737|   -0.737|-793.881| -794.438|    82.95%|   0:00:05.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.737|   -0.737|-793.559| -794.117|    83.00%|   0:00:04.0| 1555.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.737|   -0.737|-793.554| -794.111|    83.00%|   0:00:01.0| 1555.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.737|   -0.737|-793.479| -794.036|    83.03%|   0:00:01.0| 1555.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.737|   -0.737|-792.695| -793.252|    83.04%|   0:00:00.0| 1555.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.733|   -0.733|-795.857| -796.752|    83.06%|   0:00:18.0| 1556.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.733|   -0.733|-795.570| -796.464|    83.06%|   0:00:04.0| 1556.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.732|   -0.732|-794.580| -795.475|    83.25%|   0:00:02.0| 1556.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
|  -0.732|   -0.732|-794.189| -795.084|    83.26%|   0:00:03.0| 1556.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.732|   -0.732|-793.675| -794.570|    83.28%|   0:00:06.0| 1556.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.732|   -0.732|-793.520| -794.415|    83.29%|   0:00:01.0| 1556.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.732|   -0.732|-793.310| -794.205|    83.37%|   0:00:01.0| 1556.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.732|   -0.732|-792.677| -793.571|    83.42%|   0:00:03.0| 1556.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.731|   -0.731|-792.345| -793.240|    83.47%|   0:00:01.0| 1556.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.731|   -0.731|-792.125| -793.020|    83.58%|   0:00:05.0| 1556.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.731|   -0.731|-791.972| -792.867|    83.58%|   0:00:00.0| 1556.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.731|   -0.731|-791.959| -792.854|    83.59%|   0:00:01.0| 1556.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.732|   -0.732|-791.647| -792.542|    83.63%|   0:00:01.0| 1556.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.728|   -0.728|-793.959| -795.191|    83.66%|   0:00:10.0| 1558.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.727|   -0.727|-793.826| -795.058|    83.67%|   0:00:00.0| 1558.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.727|   -0.727|-793.745| -794.978|    83.75%|   0:00:01.0| 1558.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.727|   -0.727|-793.685| -794.917|    83.79%|   0:00:01.0| 1558.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.727|   -0.727|-793.373| -794.605|    83.92%|   0:00:04.0| 1558.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_4_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.723|   -0.723|-796.204| -797.681|    83.93%|   0:00:13.0| 1558.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.723|   -0.723|-795.787| -797.264|    83.94%|   0:00:04.0| 1558.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.723|   -0.723|-795.686| -797.163|    83.94%|   0:00:00.0| 1558.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.723|   -0.723|-795.036| -796.512|    84.01%|   0:00:01.0| 1558.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.723|   -0.723|-794.776| -796.252|    84.03%|   0:00:00.0| 1558.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.723|   -0.723|-794.712| -796.189|    84.04%|   0:00:01.0| 1558.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.723|   -0.723|-797.803| -799.378|    84.06%|   0:00:15.0| 1558.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
|  -0.720|   -0.720|-797.689| -799.264|    84.06%|   0:00:01.0| 1558.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.720|   -0.720|-797.596| -799.171|    84.05%|   0:00:00.0| 1558.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.719|   -0.719|-797.497| -799.072|    84.13%|   0:00:01.0| 1558.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.719|   -0.719|-797.263| -798.838|    84.21%|   0:00:01.0| 1558.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.718|   -0.718|-797.044| -798.619|    84.21%|   0:00:00.0| 1558.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.718|   -0.718|-796.429| -798.004|    84.21%|   0:00:05.0| 1558.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.718|   -0.718|-796.216| -797.791|    84.21%|   0:00:01.0| 1558.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.717|   -0.717|-796.133| -797.709|    84.26%|   0:00:01.0| 1558.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.717|   -0.717|-795.384| -796.959|    84.27%|   0:00:08.0| 1558.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.717|   -0.717|-795.235| -796.810|    84.27%|   0:00:00.0| 1558.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.716|   -0.716|-794.856| -796.431|    84.31%|   0:00:00.0| 1558.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.716|   -0.716|-794.323| -795.898|    84.34%|   0:00:02.0| 1558.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.717|   -0.717|-794.148| -795.724|    84.37%|   0:00:00.0| 1558.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_20_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.714|   -0.714|-796.564| -798.187|    84.38%|   0:00:15.0| 1558.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.714|   -0.714|-796.408| -798.032|    84.39%|   0:00:02.0| 1558.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.713|   -0.713|-796.042| -797.665|    84.48%|   0:00:01.0| 1558.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.713|   -0.713|-795.636| -797.260|    84.48%|   0:00:06.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.713|   -0.713|-795.153| -796.776|    84.48%|   0:00:00.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.713|   -0.713|-795.118| -796.742|    84.54%|   0:00:01.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_18_/D   |
|  -0.713|   -0.713|-795.111| -796.734|    84.55%|   0:00:00.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_/D   |
|  -0.713|   -0.713|-795.106| -796.729|    84.56%|   0:00:00.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_/D   |
|  -0.713|   -0.713|-794.493| -796.116|    84.63%|   0:00:04.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_/D   |
|  -0.713|   -0.713|-793.815| -795.438|    84.68%|   0:00:01.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_/D   |
|  -0.713|   -0.713|-793.803| -795.426|    84.68%|   0:00:00.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.710|   -0.710|-796.284| -798.103|    84.68%|   0:00:10.0| 1561.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.710|   -0.710|-795.867| -797.685|    84.68%|   0:00:04.0| 1571.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.710|   -0.710|-795.754| -797.573|    84.82%|   0:00:01.0| 1571.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.710|   -0.710|-795.419| -797.237|    84.87%|   0:00:06.0| 1571.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.710|   -0.710|-795.388| -797.206|    84.87%|   0:00:00.0| 1571.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.710|   -0.710|-795.138| -796.956|    84.87%|   0:00:01.0| 1571.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.710|   -0.710|-794.872| -796.690|    84.88%|   0:00:00.0| 1571.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.710|   -0.710|-794.757| -796.575|    84.94%|   0:00:03.0| 1571.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.709|   -0.709|-794.563| -796.381|    84.95%|   0:00:01.0| 1571.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.709|   -0.709|-794.477| -796.295|    84.96%|   0:00:00.0| 1571.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.709|   -0.709|-794.193| -796.012|    84.96%|   0:00:06.0| 1571.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.709|   -0.709|-794.161| -795.980|    84.96%|   0:00:00.0| 1571.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.709|   -0.709|-793.186| -795.004|    85.08%|   0:00:04.0| 1571.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.709|   -0.709|-793.090| -794.908|    85.11%|   0:00:01.0| 1571.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.706|   -0.706|-795.147| -797.015|    85.11%|   0:00:06.0| 1571.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
|  -0.706|   -0.706|-795.089| -796.957|    85.12%|   0:00:02.0| 1571.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
|  -0.705|   -0.705|-794.354| -796.222|    85.21%|   0:00:01.0| 1571.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.705|   -0.705|-793.917| -795.784|    85.21%|   0:00:07.0| 1571.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.705|   -0.705|-793.912| -795.779|    85.21%|   0:00:00.0| 1571.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.704|   -0.704|-793.671| -795.538|    85.26%|   0:00:01.0| 1571.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
|  -0.705|   -0.705|-792.808| -794.675|    85.26%|   0:00:09.0| 1572.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.704|   -0.704|-792.847| -794.715|    85.28%|   0:00:01.0| 1572.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
|  -0.705|   -0.705|-792.662| -794.530|    85.31%|   0:00:02.0| 1572.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
|  -0.705|   -0.705|-792.460| -794.328|    85.34%|   0:00:01.0| 1572.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_45_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.702|   -0.702|-794.618| -796.636|    85.38%|   0:00:13.0| 1573.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
|  -0.701|   -0.701|-794.260| -796.277|    85.47%|   0:00:01.0| 1573.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_18_/D   |
|  -0.701|   -0.701|-793.813| -795.831|    85.50%|   0:00:06.0| 1573.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.701|   -0.701|-793.399| -795.416|    85.52%|   0:00:01.0| 1573.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
|  -0.701|   -0.701|-792.981| -794.999|    85.52%|   0:00:05.0| 1573.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
|  -0.701|   -0.701|-792.753| -794.771|    85.52%|   0:00:00.0| 1573.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
|  -0.701|   -0.701|-792.708| -794.726|    85.52%|   0:00:01.0| 1573.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
|  -0.701|   -0.701|-792.704| -794.722|    85.53%|   0:00:01.0| 1573.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
|  -0.701|   -0.701|-792.526| -794.544|    85.55%|   0:00:00.0| 1573.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_42_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.698|   -0.698|-793.907| -796.120|    85.54%|   0:00:11.0| 1574.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.698|   -0.698|-793.843| -796.056|    85.54%|   0:00:01.0| 1574.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.698|   -0.698|-793.842| -796.055|    85.54%|   0:00:00.0| 1574.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.698|   -0.698|-793.535| -795.747|    85.60%|   0:00:01.0| 1574.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.698|   -0.698|-793.474| -795.686|    85.61%|   0:00:00.0| 1574.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.698|   -0.698|-793.436| -795.648|    85.65%|   0:00:02.0| 1574.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.698|   -0.698|-793.341| -795.554|    85.66%|   0:00:01.0| 1574.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.698|   -0.698|-793.311| -795.523|    85.67%|   0:00:00.0| 1574.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_39_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.695|   -0.695|-796.192| -798.504|    85.66%|   0:00:13.0| 1574.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_/D   |
|  -0.694|   -0.694|-796.098| -798.411|    85.66%|   0:00:01.0| 1574.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_18_/D   |
|  -0.694|   -0.694|-796.071| -798.383|    85.67%|   0:00:04.0| 1574.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
|  -0.694|   -0.694|-796.100| -798.412|    85.73%|   0:00:02.0| 1574.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
|  -0.694|   -0.694|-795.909| -798.221|    85.74%|   0:00:01.0| 1574.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
|  -0.694|   -0.694|-795.715| -798.027|    85.74%|   0:00:03.0| 1574.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
|  -0.694|   -0.694|-795.709| -798.021|    85.74%|   0:00:00.0| 1574.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
|  -0.694|   -0.694|-795.584| -797.896|    85.74%|   0:00:01.0| 1574.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
|  -0.694|   -0.694|-795.583| -797.895|    85.74%|   0:00:00.0| 1574.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
|  -0.694|   -0.694|-794.464| -796.776|    85.75%|   0:00:03.0| 1574.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
|  -0.694|   -0.694|-794.321| -796.634|    85.76%|   0:00:02.0| 1574.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_51_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.692|   -0.692|-797.531| -799.994|    85.76%|   0:00:10.0| 1574.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.691|   -0.691|-797.428| -799.891|    85.80%|   0:00:01.0| 1574.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.691|   -0.691|-797.382| -799.846|    85.82%|   0:00:00.0| 1574.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.690|   -0.690|-797.254| -799.717|    85.84%|   0:00:03.0| 1574.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
|  -0.691|   -0.691|-795.119| -797.583|    85.99%|   0:00:21.0| 1580.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.690|   -0.690|-795.102| -797.565|    85.99%|   0:00:01.0| 1580.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
|  -0.690|   -0.690|-795.061| -797.524|    85.99%|   0:00:03.0| 1580.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
|  -0.690|   -0.690|-795.003| -797.466|    85.99%|   0:00:00.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
|  -0.690|   -0.690|-794.883| -797.346|    86.01%|   0:00:01.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
|  -0.690|   -0.690|-794.618| -797.082|    86.02%|   0:00:00.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
|  -0.690|   -0.690|-794.498| -796.962|    86.03%|   0:00:02.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
|  -0.690|   -0.690|-793.636| -796.100|    86.11%|   0:00:06.0| 1579.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.687|   -0.687|-795.631| -798.339|    86.12%|   0:00:08.0| 1579.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_/D   |
|  -0.687|   -0.687|-795.586| -798.294|    86.12%|   0:00:02.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_/D   |
|  -0.687|   -0.687|-795.288| -797.995|    86.14%|   0:00:01.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.687|   -0.687|-795.144| -797.852|    86.14%|   0:00:06.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.687|   -0.687|-795.026| -797.734|    86.15%|   0:00:00.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_45_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.684|   -0.684|-798.321| -801.036|    86.16%|   0:00:13.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.684|   -0.684|-798.107| -800.822|    86.17%|   0:00:02.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.684|   -0.684|-797.681| -800.396|    86.20%|   0:00:01.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.683|   -0.683|-797.520| -800.234|    86.20%|   0:00:01.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.683|   -0.683|-797.193| -799.907|    86.19%|   0:00:08.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.683|   -0.683|-797.166| -799.880|    86.20%|   0:00:00.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.682|   -0.682|-796.732| -799.446|    86.20%|   0:00:01.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.682|   -0.682|-796.414| -799.129|    86.20%|   0:00:08.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.682|   -0.682|-796.338| -799.053|    86.21%|   0:00:01.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.682|   -0.682|-796.286| -799.001|    86.21%|   0:00:00.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.681|   -0.681|-796.230| -798.945|    86.22%|   0:00:02.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.681|   -0.681|-796.089| -798.803|    86.27%|   0:00:05.0| 1579.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.681|   -0.681|-796.087| -798.801|    86.27%|   0:00:00.0| 1579.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_31_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.679|   -0.679|-799.168| -801.887|    86.27%|   0:00:14.0| 1579.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.679|   -0.679|-798.709| -801.428|    86.31%|   0:00:01.0| 1579.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.679|   -0.679|-798.637| -801.356|    86.32%|   0:00:00.0| 1579.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.679|   -0.679|-798.622| -801.341|    86.32%|   0:00:01.0| 1579.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.679|   -0.679|-798.571| -801.290|    86.34%|   0:00:03.0| 1579.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.679|   -0.679|-798.550| -801.269|    86.36%|   0:00:00.0| 1579.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_24_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.676|   -0.676|-801.432| -804.155|    86.36%|   0:00:08.0| 1579.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.676|   -0.676|-801.291| -804.013|    86.38%|   0:00:01.0| 1579.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_30_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.674|   -0.674|-803.285| -806.038|    86.39%|   0:00:06.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
|  -0.674|   -0.674|-803.170| -805.922|    86.38%|   0:00:02.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
|  -0.674|   -0.674|-802.930| -805.682|    86.40%|   0:00:00.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.674|   -0.674|-802.817| -805.569|    86.40%|   0:00:01.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.674|   -0.674|-802.615| -805.367|    86.41%|   0:00:01.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.674|   -0.674|-802.614| -805.367|    86.41%|   0:00:00.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_34_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.671|   -0.671|-803.156| -806.012|    86.41%|   0:00:09.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.671|   -0.671|-802.858| -805.714|    86.44%|   0:00:01.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.671|   -0.671|-802.675| -805.531|    86.44%|   0:00:01.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.671|   -0.671|-802.633| -805.489|    86.47%|   0:00:02.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.667|   -0.667|-802.022| -804.933|    86.49%|   0:00:06.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.667|   -0.667|-801.983| -804.894|    86.49%|   0:00:01.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.667|   -0.667|-801.438| -804.349|    86.51%|   0:00:01.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_10_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.662|   -0.662|-799.202| -802.214|    86.51%|   0:00:02.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.662|   -0.662|-798.444| -801.456|    86.51%|   0:00:04.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.662|   -0.662|-798.366| -801.378|    86.51%|   0:00:01.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.662|   -0.662|-798.338| -801.350|    86.52%|   0:00:01.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.662|   -0.662|-798.095| -801.107|    86.52%|   0:00:00.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_18_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.656|   -0.656|-794.281| -797.392|    86.52%|   0:00:04.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
|  -0.656|   -0.656|-794.260| -797.370|    86.52%|   0:00:01.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
|  -0.656|   -0.656|-794.099| -797.210|    86.53%|   0:00:00.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_/D   |
|  -0.656|   -0.656|-793.710| -796.821|    86.53%|   0:00:00.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_/D   |
|  -0.656|   -0.656|-793.633| -796.744|    86.53%|   0:00:01.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_/D   |
|  -0.656|   -0.656|-793.550| -796.661|    86.53%|   0:00:01.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_9_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.646|   -0.646|-783.820| -786.979|    86.53%|   0:00:02.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
|  -0.646|   -0.646|-783.538| -786.697|    86.53%|   0:00:00.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
|  -0.646|   -0.646|-783.452| -786.611|    86.53%|   0:00:00.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
|  -0.646|   -0.646|-783.451| -786.610|    86.53%|   0:00:00.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
|  -0.646|   -0.646|-783.445| -786.604|    86.54%|   0:00:01.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_16_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.614|   -0.614|-726.460| -729.667|    86.54%|   0:00:00.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
|  -0.613|   -0.613|-724.799| -728.007|    86.54%|   0:00:01.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
|  -0.611|   -0.611|-724.531| -727.738|    86.54%|   0:00:00.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_/D   |
|  -0.611|   -0.611|-722.704| -725.911|    86.54%|   0:00:01.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
|  -0.605|   -0.605|-720.699| -723.906|    86.54%|   0:00:00.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.605|   -0.605|-718.090| -721.297|    86.55%|   0:00:02.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
|  -0.604|   -0.604|-717.153| -720.360|    86.56%|   0:00:00.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_40_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.597|   -0.597|-700.740| -703.947|    86.56%|   0:00:01.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.597|   -0.597|-700.282| -703.490|    86.56%|   0:00:01.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.596|   -0.596|-699.215| -702.422|    86.57%|   0:00:00.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.594|   -0.594|-698.826| -702.034|    86.56%|   0:00:00.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.594|   -0.594|-697.563| -700.770|    86.56%|   0:00:00.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.594|   -0.594|-697.317| -700.524|    86.56%|   0:00:00.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.594|   -0.594|-697.254| -700.461|    86.56%|   0:00:01.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.594|   -0.594|-697.254| -700.461|    86.56%|   0:00:00.0| 1578.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:11:54 real=0:11:54 mem=1578.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.153|   -0.594| -21.728| -700.461|    86.56%|   0:00:00.0| 1578.8M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_55_/E                                           |
|  -0.105|   -0.594| -11.973| -697.069|    86.56%|   0:00:00.0| 1578.8M|   WC_VIEW|  default| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_38_/E                                           |
|  -0.059|   -0.594|  -6.874| -691.968|    86.56%|   0:00:00.0| 1578.8M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_55_/E                                           |
|  -0.032|   -0.594|  -4.173| -691.968|    86.56%|   0:00:00.0| 1578.8M|   WC_VIEW|  default| mac_array_instance/col_idx_4__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_37_/E                                         |
|  -0.020|   -0.594|  -1.540| -678.029|    86.57%|   0:00:00.0| 1578.8M|   WC_VIEW|  default| mac_array_instance/col_idx_7__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_39_/E                                         |
|  -0.002|   -0.594|  -0.004| -664.656|    86.57%|   0:00:00.0| 1578.8M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_21_/D                                         |
|   0.003|   -0.594|   0.000| -664.652|    86.57%|   0:00:00.0| 1578.8M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_22_/D                                           |
|   0.012|   -0.594|   0.000| -664.652|    86.57%|   0:00:00.0| 1578.8M|   WC_VIEW|  default| psum_mem_instance/Q_reg_102_/D                     |
|   0.020|   -0.594|   0.000| -658.420|    86.58%|   0:00:01.0| 1578.8M|   WC_VIEW|  default| psum_mem_instance/Q_reg_151_/D                     |
|   0.019|   -0.594|   0.000| -658.420|    86.58%|   0:00:00.0| 1578.8M|   WC_VIEW|  default| psum_mem_instance/Q_reg_151_/D                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=1578.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:11:55 real=0:11:55 mem=1578.8M) ***
** GigaOpt Optimizer WNS Slack -0.594 TNS Slack -658.420 Density 86.58
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.594  TNS Slack -658.420 Density 86.58
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    86.58%|        -|  -0.594|-658.420|   0:00:00.0| 1578.8M|
|    86.39%|       79|  -0.594|-658.038|   0:00:02.0| 1578.8M|
|    84.54%|     1766|  -0.587|-646.785|   0:00:10.0| 1578.8M|
|    84.54%|        9|  -0.587|-646.785|   0:00:00.0| 1578.8M|
|    84.54%|        0|  -0.587|-646.785|   0:00:00.0| 1578.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.587  TNS Slack -646.785 Density 84.54
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 892 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:12.6) (real = 0:00:12.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:13, real=0:00:12, mem=1578.76M, totSessionCpu=0:30:51).
*** Starting refinePlace (0:30:52 mem=1578.8M) ***
Total net bbox length = 4.406e+05 (2.012e+05 2.394e+05) (ext = 2.196e+04)
Move report: Timing Driven Placement moves 23176 insts, mean move: 10.90 um, max move: 62.80 um
	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_5401_0): (102.40, 265.60) --> (143.60, 244.00)
	Runtime: CPU: 0:00:12.9 REAL: 0:00:13.0 MEM: 1599.2MB
Move report: Detail placement moves 12977 insts, mean move: 0.83 um, max move: 7.40 um
	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1156): (272.80, 344.80) --> (274.80, 339.40)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1599.2MB
Summary Report:
Instances move: 23319 (out of 25693 movable)
Mean displacement: 10.93 um
Max displacement: 63.60 um (Instance: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_5401_0) (102.4, 265.6) -> (144.4, 244)
	Length: 6 sites, height: 1 rows, site name: core, cell type: INVD3
Total net bbox length = 4.438e+05 (2.021e+05 2.417e+05) (ext = 2.165e+04)
Runtime: CPU: 0:00:13.4 REAL: 0:00:14.0 MEM: 1599.2MB
*** Finished refinePlace (0:31:05 mem=1599.2M) ***
Finished re-routing un-routed nets (0:00:00.5 1599.2M)


Density : 0.8455
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:17.6 real=0:00:18.0 mem=1599.2M) ***
** GigaOpt Optimizer WNS Slack -0.599 TNS Slack -668.142 Density 84.55
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 4
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.599|   -0.599|-668.128| -668.142|    84.55%|   0:00:01.0| 1599.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_11_/D   |
|  -0.591|   -0.591|-667.631| -667.646|    84.55%|   0:00:00.0| 1599.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.583|   -0.583|-665.533| -665.547|    84.56%|   0:00:02.0| 1599.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.576|   -0.576|-664.089| -664.103|    84.56%|   0:00:01.0| 1599.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.573|   -0.573|-660.681| -660.695|    84.58%|   0:00:05.0| 1599.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
|  -0.570|   -0.570|-657.910| -657.925|    84.60%|   0:00:05.0| 1599.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_12_/D   |
|  -0.567|   -0.567|-656.297| -656.311|    84.61%|   0:00:01.0| 1599.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.565|   -0.565|-655.055| -655.069|    84.61%|   0:00:06.0| 1599.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.561|   -0.561|-653.669| -653.683|    84.63%|   0:00:02.0| 1599.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.561|   -0.561|-650.359| -650.374|    84.66%|   0:00:19.0| 1599.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.561|   -0.561|-649.932| -649.946|    84.66%|   0:00:01.0| 1599.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.558|   -0.558|-649.248| -649.262|    84.73%|   0:00:01.0| 1599.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_12_/D   |
|  -0.558|   -0.558|-648.876| -648.890|    84.74%|   0:00:05.0| 1599.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
|  -0.558|   -0.558|-648.652| -648.666|    84.74%|   0:00:01.0| 1599.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
|  -0.554|   -0.554|-647.601| -647.615|    84.77%|   0:00:00.0| 1599.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
|  -0.554|   -0.554|-646.568| -646.582|    84.79%|   0:00:01.0| 1599.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
|  -0.554|   -0.554|-646.567| -646.581|    84.86%|   0:00:04.0| 1599.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
|  -0.554|   -0.554|-645.944| -645.959|    84.90%|   0:00:01.0| 1599.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
|  -0.556|   -0.556|-645.555| -645.570|    84.96%|   0:00:02.0| 1599.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
|  -0.556|   -0.556|-645.415| -645.429|    84.99%|   0:00:00.0| 1599.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.556|   -0.556|-645.418| -645.433|    85.01%|   0:00:01.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:58.4 real=0:00:59.0 mem=1591.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.014|   -0.556|  -0.014| -645.433|    85.01%|   0:00:00.0| 1591.8M|   WC_VIEW|  default| kmem_instance/memory4_reg_39_/D                    |
|   0.010|   -0.556|   0.000| -645.418|    85.01%|   0:00:00.0| 1591.8M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_41_/D                                           |
|   0.021|   -0.556|   0.000| -634.366|    85.01%|   0:00:00.0| 1591.8M|   WC_VIEW|  default| psum_mem_instance/Q_reg_105_/D                     |
|   0.021|   -0.556|   0.000| -634.366|    85.01%|   0:00:00.0| 1591.8M|   WC_VIEW|  default| psum_mem_instance/Q_reg_105_/D                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1591.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:58.7 real=0:00:59.0 mem=1591.8M) ***
** GigaOpt Optimizer WNS Slack -0.556 TNS Slack -634.366 Density 85.01
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.556  TNS Slack -634.366 Density 85.01
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    85.01%|        -|  -0.556|-634.366|   0:00:00.0| 1591.8M|
|    84.96%|       23|  -0.556|-634.188|   0:00:02.0| 1591.8M|
|    84.37%|      865|  -0.554|-633.106|   0:00:07.0| 1591.8M|
|    84.36%|        4|  -0.554|-633.106|   0:00:00.0| 1591.8M|
|    84.36%|        0|  -0.554|-633.106|   0:00:00.0| 1591.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.554  TNS Slack -633.106 Density 84.36
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 894 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:09.1) (real = 0:00:09.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:09, real=0:00:09, mem=1578.27M, totSessionCpu=0:32:18).
*** Starting refinePlace (0:32:18 mem=1578.3M) ***
Total net bbox length = 4.445e+05 (2.024e+05 2.421e+05) (ext = 2.165e+04)
Move report: Timing Driven Placement moves 5598 insts, mean move: 2.66 um, max move: 28.00 um
	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_): (54.60, 253.00) --> (59.20, 276.40)
	Runtime: CPU: 0:00:03.2 REAL: 0:00:04.0 MEM: 1588.7MB
Move report: Detail placement moves 4568 insts, mean move: 0.70 um, max move: 5.40 um
	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_6624_0): (187.20, 299.80) --> (190.80, 298.00)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1588.7MB
Summary Report:
Instances move: 7106 (out of 25769 movable)
Mean displacement: 2.32 um
Max displacement: 28.40 um (Instance: mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_) (54.6, 253) -> (59.6, 276.4)
	Length: 30 sites, height: 1 rows, site name: core, cell type: EDFQD4
Total net bbox length = 4.455e+05 (2.029e+05 2.426e+05) (ext = 2.164e+04)
Runtime: CPU: 0:00:03.8 REAL: 0:00:04.0 MEM: 1588.7MB
*** Finished refinePlace (0:32:22 mem=1588.7M) ***
Finished re-routing un-routed nets (0:00:00.0 1588.7M)


Density : 0.8436
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.6 real=0:00:05.0 mem=1588.7M) ***
** GigaOpt Optimizer WNS Slack -0.557 TNS Slack -633.653 Density 84.36
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 5
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.557|   -0.557|-633.653| -633.653|    84.36%|   0:00:00.0| 1588.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_12_/D   |
|  -0.552|   -0.552|-632.845| -632.845|    84.39%|   0:00:04.0| 1588.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.553|   -0.553|-631.776| -631.776|    84.40%|   0:00:21.0| 1588.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.550|   -0.550|-631.539| -631.539|    84.40%|   0:00:01.0| 1588.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.550|   -0.550|-630.685| -630.685|    84.40%|   0:00:23.0| 1588.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.550|   -0.550|-630.455| -630.455|    84.40%|   0:00:03.0| 1588.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.546|   -0.546|-629.699| -629.699|    84.55%|   0:00:01.0| 1588.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_16_/D   |
|  -0.546|   -0.546|-628.018| -628.018|    84.55%|   0:00:29.0| 1588.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
|  -0.546|   -0.546|-627.558| -627.558|    84.56%|   0:00:02.0| 1588.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
|  -0.542|   -0.542|-626.271| -626.271|    84.70%|   0:00:02.0| 1588.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.542|   -0.542|-625.422| -625.422|    84.75%|   0:00:22.0| 1588.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.542|   -0.542|-625.117| -625.117|    84.76%|   0:00:03.0| 1588.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.542|   -0.542|-625.094| -625.094|    84.76%|   0:00:00.0| 1585.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.542|   -0.542|-624.280| -624.280|    84.90%|   0:00:04.0| 1587.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
|  -0.538|   -0.538|-623.514| -623.514|    84.95%|   0:00:04.0| 1588.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.539|   -0.539|-622.989| -622.989|    84.98%|   0:00:29.0| 1595.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
|  -0.539|   -0.539|-622.967| -622.967|    84.98%|   0:00:03.0| 1595.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
|  -0.538|   -0.538|-621.801| -621.801|    85.20%|   0:00:05.0| 1595.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
|  -0.538|   -0.538|-621.190| -621.190|    85.27%|   0:00:05.0| 1595.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
|  -0.538|   -0.538|-621.055| -621.055|    85.27%|   0:00:01.0| 1595.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
|  -0.538|   -0.538|-620.747| -620.747|    85.31%|   0:00:10.0| 1595.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
|  -0.538|   -0.538|-620.457| -620.457|    85.34%|   0:00:03.0| 1595.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
|  -0.538|   -0.538|-620.443| -620.443|    85.34%|   0:00:00.0| 1595.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.538|   -0.538|-620.322| -620.322|    85.34%|   0:00:02.0| 1595.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
|  -0.538|   -0.538|-620.274| -620.274|    85.34%|   0:00:00.0| 1595.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
|  -0.539|   -0.539|-620.267| -620.267|    85.36%|   0:00:02.0| 1604.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
|  -0.539|   -0.539|-619.922| -619.922|    85.39%|   0:00:01.0| 1604.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
|  -0.539|   -0.539|-619.919| -619.919|    85.41%|   0:00:01.0| 1604.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
|  -0.539|   -0.539|-619.910| -619.910|    85.41%|   0:00:01.0| 1604.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
|  -0.538|   -0.538|-619.910| -619.910|    85.41%|   0:00:00.0| 1604.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:03:02 real=0:03:02 mem=1604.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:03:02 real=0:03:02 mem=1604.5M) ***
** GigaOpt Optimizer WNS Slack -0.538 TNS Slack -619.910 Density 85.41
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.538  TNS Slack -619.910 Density 85.41
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    85.41%|        -|  -0.538|-619.910|   0:00:00.0| 1604.5M|
|    85.39%|       16|  -0.539|-619.910|   0:00:02.0| 1604.5M|
|    85.03%|      555|  -0.537|-619.598|   0:00:05.0| 1604.5M|
|    85.03%|        0|  -0.537|-619.598|   0:00:00.0| 1604.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.537  TNS Slack -619.598 Density 85.03
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 903 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:07.4) (real = 0:00:07.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=1601.90M, totSessionCpu=0:35:32).
*** Starting refinePlace (0:35:32 mem=1601.9M) ***
Total net bbox length = 4.483e+05 (2.041e+05 2.441e+05) (ext = 2.164e+04)
Move report: Timing Driven Placement moves 15907 insts, mean move: 2.85 um, max move: 52.00 um
	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPC1260_array_out_98_): (256.80, 182.80) --> (222.80, 164.80)
	Runtime: CPU: 0:00:06.3 REAL: 0:00:06.0 MEM: 1618.9MB
Move report: Detail placement moves 10189 insts, mean move: 0.79 um, max move: 8.00 um
	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1175): (139.00, 199.00) --> (145.20, 197.20)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1618.9MB
Summary Report:
Instances move: 17037 (out of 26177 movable)
Mean displacement: 2.83 um
Max displacement: 52.00 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPC1260_array_out_98_) (256.8, 182.8) -> (222.8, 164.8)
	Length: 12 sites, height: 1 rows, site name: core, cell type: CKND8
Total net bbox length = 4.475e+05 (2.041e+05 2.434e+05) (ext = 2.166e+04)
Runtime: CPU: 0:00:06.8 REAL: 0:00:06.0 MEM: 1618.9MB
*** Finished refinePlace (0:35:39 mem=1618.9M) ***
Finished re-routing un-routed nets (0:00:00.1 1618.9M)


Density : 0.8503
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:07.9 real=0:00:08.0 mem=1618.9M) ***
** GigaOpt Optimizer WNS Slack -0.554 TNS Slack -624.183 Density 85.03
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 6
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.554|   -0.554|-624.183| -624.183|    85.03%|   0:00:00.0| 1618.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
|  -0.546|   -0.546|-622.903| -622.903|    85.03%|   0:00:00.0| 1618.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
|  -0.544|   -0.544|-622.443| -622.443|    85.03%|   0:00:06.0| 1611.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_12_/D   |
|  -0.544|   -0.544|-621.250| -621.250|    85.04%|   0:00:01.0| 1611.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
|  -0.544|   -0.544|-621.211| -621.211|    85.04%|   0:00:01.0| 1611.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
|  -0.540|   -0.540|-621.194| -621.194|    85.05%|   0:00:00.0| 1611.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
|  -0.540|   -0.540|-620.316| -620.316|    85.05%|   0:00:09.0| 1611.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.540|   -0.540|-620.235| -620.235|    85.05%|   0:00:01.0| 1611.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.539|   -0.539|-620.017| -620.017|    85.11%|   0:00:01.0| 1611.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_12_/D   |
|  -0.537|   -0.537|-619.660| -619.660|    85.12%|   0:00:04.0| 1611.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.537|   -0.537|-619.075| -619.075|    85.13%|   0:00:08.0| 1611.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.537|   -0.537|-618.950| -618.950|    85.13%|   0:00:01.0| 1611.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.537|   -0.537|-618.807| -618.807|    85.17%|   0:00:01.0| 1611.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.537|   -0.537|-618.537| -618.537|    85.17%|   0:00:00.0| 1611.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.538|   -0.538|-618.457| -618.457|    85.22%|   0:00:12.0| 1611.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.538|   -0.538|-618.416| -618.416|    85.27%|   0:00:08.0| 1611.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.538|   -0.538|-618.392| -618.392|    85.27%|   0:00:00.0| 1611.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.538|   -0.538|-618.340| -618.340|    85.31%|   0:00:03.0| 1611.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.538|   -0.538|-618.340| -618.340|    85.31%|   0:00:00.0| 1611.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:56.6 real=0:00:56.0 mem=1611.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:56.6 real=0:00:56.0 mem=1611.4M) ***
** GigaOpt Optimizer WNS Slack -0.538 TNS Slack -618.340 Density 85.31
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.538  TNS Slack -618.340 Density 85.31
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    85.31%|        -|  -0.538|-618.340|   0:00:00.0| 1611.4M|
|    85.29%|       15|  -0.538|-618.176|   0:00:02.0| 1611.4M|
|    85.06%|      402|  -0.537|-618.068|   0:00:05.0| 1611.4M|
|    85.06%|        1|  -0.537|-618.068|   0:00:01.0| 1611.4M|
|    85.06%|        0|  -0.537|-618.068|   0:00:00.0| 1611.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.537  TNS Slack -618.068 Density 85.06
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 902 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:07.5) (real = 0:00:08.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=1606.29M, totSessionCpu=0:36:44).
*** Starting refinePlace (0:36:45 mem=1606.3M) ***
Total net bbox length = 4.479e+05 (2.043e+05 2.437e+05) (ext = 2.166e+04)
Move report: Timing Driven Placement moves 11910 insts, mean move: 2.49 um, max move: 36.80 um
	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_): (315.60, 267.40) --> (329.00, 244.00)
	Runtime: CPU: 0:00:05.1 REAL: 0:00:05.0 MEM: 1618.8MB
Move report: Detail placement moves 10429 insts, mean move: 1.39 um, max move: 9.00 um
	Max move on inst (mac_array_instance/FE_OCPC1317_q_temp_134_): (118.60, 328.60) --> (109.60, 328.60)
	Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 1618.8MB
Summary Report:
Instances move: 14584 (out of 26232 movable)
Mean displacement: 2.61 um
Max displacement: 35.80 um (Instance: mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_) (315.6, 267.4) -> (328, 244)
	Length: 30 sites, height: 1 rows, site name: core, cell type: EDFQD4
Total net bbox length = 4.259e+05 (1.819e+05 2.440e+05) (ext = 2.161e+04)
Runtime: CPU: 0:00:07.8 REAL: 0:00:07.0 MEM: 1618.8MB
*** Finished refinePlace (0:36:52 mem=1618.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1618.8M)


Density : 0.8506
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:09.0 real=0:00:08.0 mem=1618.8M) ***
** GigaOpt Optimizer WNS Slack -0.548 TNS Slack -620.797 Density 85.06
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.548|   -0.548|-620.797| -620.797|    85.06%|   0:00:00.0| 1618.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.540|   -0.540|-619.092| -619.092|    85.06%|   0:00:01.0| 1613.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.540|   -0.540|-618.450| -618.450|    85.05%|   0:00:05.0| 1613.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.540|   -0.540|-617.990| -617.990|    85.06%|   0:00:01.0| 1613.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.540|   -0.540|-617.945| -617.945|    85.07%|   0:00:00.0| 1613.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.540|   -0.540|-617.945| -617.945|    85.07%|   0:00:00.0| 1613.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:07.0 real=0:00:07.0 mem=1613.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.006|   -0.540|   0.000| -617.945|    85.07%|   0:00:00.0| 1613.1M|   WC_VIEW|  default| qmem_instance/Q_reg_50_/D                          |
|   0.016|   -0.540|   0.000| -617.945|    85.07%|   0:00:00.0| 1613.1M|   WC_VIEW|  default| psum_mem_instance/Q_reg_86_/D                      |
|   0.016|   -0.540|   0.000| -617.946|    85.07%|   0:00:00.0| 1613.1M|   WC_VIEW|  default| psum_mem_instance/Q_reg_86_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=1613.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:07.5 real=0:00:07.0 mem=1613.1M) ***
*** Starting refinePlace (0:37:01 mem=1613.1M) ***
Total net bbox length = 4.260e+05 (1.819e+05 2.441e+05) (ext = 2.161e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1613.1MB
Summary Report:
Instances move: 0 (out of 26240 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.260e+05 (1.819e+05 2.441e+05) (ext = 2.161e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1613.1MB
*** Finished refinePlace (0:37:02 mem=1613.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1613.1M)


Density : 0.8507
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=1613.1M) ***
** GigaOpt Optimizer WNS Slack -0.540 TNS Slack -617.946 Density 85.07
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 905 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:27:30 real=0:27:29 mem=1613.1M) ***

End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -0.540
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 102 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.540 TNS Slack -617.946 Density 85.07
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.540|   -0.540|-617.946| -617.946|    85.07%|   0:00:00.0| 1580.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.539|   -0.539|-616.054| -616.054|    85.16%|   0:00:46.0| 1584.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.539|   -0.539|-615.996| -615.996|    85.16%|   0:00:01.0| 1584.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.539|   -0.539|-614.239| -614.239|    85.18%|   0:00:18.0| 1584.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.539|   -0.539|-613.426| -613.426|    85.30%|   0:00:06.0| 1584.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.539|   -0.539|-613.327| -613.327|    85.30%|   0:00:00.0| 1584.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.539|   -0.539|-613.140| -613.140|    85.31%|   0:00:05.0| 1584.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.539|   -0.539|-613.104| -613.104|    85.33%|   0:00:02.0| 1584.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.539|   -0.539|-611.784| -611.784|    85.41%|   0:00:23.0| 1584.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.539|   -0.539|-611.554| -611.554|    85.42%|   0:00:00.0| 1584.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.539|   -0.539|-611.186| -611.186|    85.50%|   0:00:07.0| 1581.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.539|   -0.539|-611.104| -611.104|    85.50%|   0:00:00.0| 1581.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.539|   -0.539|-610.755| -610.755|    85.50%|   0:00:05.0| 1581.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.539|   -0.539|-610.724| -610.724|    85.51%|   0:00:01.0| 1581.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
|  -0.539|   -0.539|-610.198| -610.198|    85.52%|   0:00:11.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
|  -0.539|   -0.539|-610.118| -610.118|    85.52%|   0:00:00.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
|  -0.539|   -0.539|-609.307| -609.307|    85.53%|   0:00:01.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
|  -0.539|   -0.539|-609.044| -609.044|    85.55%|   0:00:08.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
|  -0.539|   -0.539|-608.747| -608.747|    85.57%|   0:00:03.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_18_/D   |
|  -0.539|   -0.539|-608.731| -608.731|    85.58%|   0:00:00.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_18_/D   |
|  -0.539|   -0.539|-608.689| -608.689|    85.58%|   0:00:00.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_18_/D   |
|  -0.539|   -0.539|-608.465| -608.465|    85.59%|   0:00:01.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_18_/D   |
|  -0.539|   -0.539|-608.444| -608.444|    85.60%|   0:00:01.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_18_/D   |
|  -0.539|   -0.539|-608.358| -608.358|    85.61%|   0:00:00.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_18_/D   |
|  -0.539|   -0.539|-606.880| -606.880|    85.64%|   0:00:02.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.539|   -0.539|-606.863| -606.863|    85.64%|   0:00:00.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.539|   -0.539|-606.836| -606.836|    85.65%|   0:00:00.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.539|   -0.539|-605.904| -605.904|    85.66%|   0:00:01.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_18_/D   |
|  -0.539|   -0.539|-605.693| -605.693|    85.66%|   0:00:01.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_18_/D   |
|  -0.539|   -0.539|-605.516| -605.516|    85.67%|   0:00:00.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_18_/D   |
|  -0.539|   -0.539|-605.390| -605.390|    85.68%|   0:00:00.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_18_/D   |
|  -0.539|   -0.539|-605.362| -605.362|    85.68%|   0:00:00.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_18_/D   |
|  -0.539|   -0.539|-605.090| -605.090|    85.68%|   0:00:01.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_18_/D   |
|  -0.539|   -0.539|-604.840| -604.840|    85.70%|   0:00:00.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_18_/D   |
|  -0.539|   -0.539|-604.244| -604.244|    85.71%|   0:00:01.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_9_/D    |
|  -0.539|   -0.539|-604.081| -604.081|    85.71%|   0:00:00.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_8_/D    |
|  -0.539|   -0.539|-603.714| -603.714|    85.71%|   0:00:00.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_9_/D    |
|  -0.539|   -0.539|-603.654| -603.654|    85.71%|   0:00:01.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_11_/D   |
|  -0.539|   -0.539|-603.587| -603.587|    85.71%|   0:00:00.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_11_/D   |
|  -0.539|   -0.539|-603.334| -603.334|    85.73%|   0:00:00.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_11_/D   |
|  -0.539|   -0.539|-603.326| -603.326|    85.73%|   0:00:00.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_10_/D   |
|  -0.539|   -0.539|-602.923| -602.923|    85.74%|   0:00:02.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_10_/D   |
|  -0.539|   -0.539|-602.909| -602.909|    85.75%|   0:00:00.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_9_/D    |
|  -0.539|   -0.539|-602.888| -602.888|    85.75%|   0:00:00.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_9_/D    |
|  -0.539|   -0.539|-602.466| -602.466|    85.75%|   0:00:00.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_9_/D    |
|  -0.539|   -0.539|-602.028| -602.028|    85.75%|   0:00:01.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_9_/D    |
|  -0.539|   -0.539|-601.855| -601.855|    85.75%|   0:00:00.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_11_/D   |
|  -0.539|   -0.539|-601.842| -601.842|    85.76%|   0:00:01.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_11_/D   |
|  -0.539|   -0.539|-601.194| -601.194|    85.77%|   0:00:01.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_7_/D    |
|  -0.539|   -0.539|-601.006| -601.006|    85.77%|   0:00:00.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_8_/D    |
|  -0.539|   -0.539|-600.815| -600.815|    85.77%|   0:00:01.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_8_/D    |
|  -0.539|   -0.539|-600.778| -600.778|    85.79%|   0:00:01.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_8_/D    |
|  -0.539|   -0.539|-600.584| -600.584|    85.79%|   0:00:00.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_8_/D    |
|  -0.539|   -0.539|-600.563| -600.563|    85.79%|   0:00:00.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_8_/D    |
|  -0.539|   -0.539|-598.779| -598.779|    85.80%|   0:00:01.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
|  -0.539|   -0.539|-598.507| -598.507|    85.80%|   0:00:00.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
|  -0.539|   -0.539|-598.384| -598.384|    85.81%|   0:00:00.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_8_/D    |
|  -0.539|   -0.539|-597.889| -597.889|    85.81%|   0:00:00.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_4_/D    |
|  -0.539|   -0.539|-597.342| -597.342|    85.81%|   0:00:01.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_8_/D    |
|  -0.539|   -0.539|-597.153| -597.153|    85.82%|   0:00:00.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_8_/D    |
|  -0.539|   -0.539|-596.998| -596.998|    85.82%|   0:00:00.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_7_/D    |
|  -0.539|   -0.539|-596.602| -596.602|    85.82%|   0:00:00.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
|  -0.539|   -0.539|-596.553| -596.553|    85.82%|   0:00:01.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
|  -0.539|   -0.539|-596.529| -596.529|    85.83%|   0:00:00.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
|  -0.539|   -0.539|-596.440| -596.440|    85.83%|   0:00:00.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
|  -0.539|   -0.539|-595.658| -595.658|    85.84%|   0:00:03.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_8_/D    |
|  -0.539|   -0.539|-595.493| -595.493|    85.85%|   0:00:00.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_8_/D    |
|  -0.539|   -0.539|-595.478| -595.478|    85.86%|   0:00:01.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_8_/D    |
|  -0.539|   -0.539|-593.925| -593.925|    85.86%|   0:00:00.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_8_/D    |
|  -0.539|   -0.539|-593.568| -593.568|    85.86%|   0:00:02.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_8_/D    |
|  -0.539|   -0.539|-593.271| -593.271|    85.87%|   0:00:00.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_8_/D    |
|  -0.539|   -0.539|-592.727| -592.727|    85.87%|   0:00:01.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_7_/D    |
|  -0.539|   -0.539|-592.499| -592.499|    85.87%|   0:00:00.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_8_/D    |
|  -0.539|   -0.539|-592.276| -592.276|    85.87%|   0:00:01.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_8_/D    |
|  -0.539|   -0.539|-592.242| -592.242|    85.87%|   0:00:00.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_7_/D    |
|  -0.539|   -0.539|-591.612| -591.612|    85.87%|   0:00:00.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_8_/D    |
|  -0.539|   -0.539|-591.405| -591.405|    85.87%|   0:00:01.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_8_/D    |
|  -0.539|   -0.539|-590.867| -590.867|    85.87%|   0:00:01.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_8_/D    |
|  -0.539|   -0.539|-589.163| -589.163|    85.87%|   0:00:01.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_8_/D    |
|  -0.539|   -0.539|-588.956| -588.956|    85.87%|   0:00:00.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_8_/D    |
|  -0.539|   -0.539|-588.715| -588.715|    85.87%|   0:00:00.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_8_/D    |
|  -0.539|   -0.539|-588.696| -588.696|    85.87%|   0:00:01.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_8_/D    |
|  -0.539|   -0.539|-588.364| -588.364|    85.89%|   0:00:00.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_6_/D    |
|  -0.539|   -0.539|-588.037| -588.037|    85.89%|   0:00:01.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_8_/D    |
|  -0.539|   -0.539|-587.925| -587.925|    85.89%|   0:00:00.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_8_/D    |
|  -0.539|   -0.539|-587.726| -587.726|    85.89%|   0:00:02.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_8_/D    |
|  -0.539|   -0.539|-587.711| -587.711|    85.89%|   0:00:00.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_8_/D    |
|  -0.539|   -0.539|-587.694| -587.694|    85.89%|   0:00:00.0| 1582.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_8_/D    |
|  -0.539|   -0.539|-587.658| -587.658|    85.91%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_8_/D    |
|  -0.539|   -0.539|-587.223| -587.223|    85.91%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_7_/D    |
|  -0.539|   -0.539|-587.208| -587.208|    85.91%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_6_/D    |
|  -0.539|   -0.539|-586.802| -586.802|    85.91%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_6_/D    |
|  -0.539|   -0.539|-586.744| -586.744|    85.92%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_6_/D    |
|  -0.539|   -0.539|-586.730| -586.730|    85.92%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_6_/D    |
|  -0.539|   -0.539|-586.265| -586.265|    85.92%|   0:00:02.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_7_/D    |
|  -0.539|   -0.539|-586.236| -586.236|    85.92%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_7_/D    |
|  -0.539|   -0.539|-586.222| -586.222|    85.92%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_7_/D    |
|  -0.539|   -0.539|-585.448| -585.448|    85.94%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_6_/D    |
|  -0.539|   -0.539|-585.388| -585.388|    85.94%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_6_/D    |
|  -0.539|   -0.539|-585.368| -585.368|    85.94%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_6_/D    |
|  -0.539|   -0.539|-585.367| -585.367|    85.94%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_6_/D    |
|  -0.539|   -0.539|-585.364| -585.364|    85.94%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_6_/D    |
|  -0.539|   -0.539|-584.558| -584.558|    85.94%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_5_/D    |
|  -0.539|   -0.539|-580.664| -580.664|    85.96%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_5_/D    |
|  -0.539|   -0.539|-580.060| -580.060|    85.96%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_6_/D    |
|  -0.539|   -0.539|-579.928| -579.928|    85.96%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_5_/D    |
|  -0.539|   -0.539|-579.711| -579.711|    85.96%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_6_/D    |
|  -0.539|   -0.539|-579.565| -579.565|    85.96%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_6_/D    |
|  -0.539|   -0.539|-579.451| -579.451|    85.97%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_6_/D    |
|  -0.539|   -0.539|-578.545| -578.545|    85.98%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_6_/D    |
|  -0.539|   -0.539|-578.474| -578.474|    85.99%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_6_/D    |
|  -0.539|   -0.539|-575.182| -575.182|    86.00%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_5_/D    |
|  -0.539|   -0.539|-575.113| -575.113|    86.01%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_5_/D    |
|  -0.539|   -0.539|-572.385| -572.385|    86.02%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
|  -0.539|   -0.539|-572.245| -572.245|    86.02%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_5_/D    |
|  -0.539|   -0.539|-572.227| -572.227|    86.03%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_5_/D    |
|  -0.539|   -0.539|-572.114| -572.114|    86.03%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_4_/D    |
|  -0.539|   -0.539|-572.024| -572.024|    86.03%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_4_/D    |
|  -0.539|   -0.539|-571.820| -571.820|    86.03%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_4_/D    |
|  -0.539|   -0.539|-571.557| -571.557|    86.03%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_4_/D    |
|  -0.539|   -0.539|-571.344| -571.344|    86.04%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_4_/D    |
|  -0.539|   -0.539|-567.371| -567.371|    86.04%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_4_/D    |
|  -0.539|   -0.539|-567.300| -567.300|    86.04%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_4_/D    |
|  -0.539|   -0.539|-567.260| -567.260|    86.04%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_4_/D    |
|  -0.539|   -0.539|-567.211| -567.211|    86.04%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_4_/D    |
|  -0.539|   -0.539|-560.081| -560.081|    86.04%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_4_/D    |
|  -0.539|   -0.539|-560.069| -560.069|    86.04%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_4_/D    |
|  -0.539|   -0.539|-560.060| -560.060|    86.06%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_4_/D    |
|  -0.539|   -0.539|-537.938| -537.938|    86.06%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_4_/D    |
|  -0.539|   -0.539|-537.894| -537.894|    86.06%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_3_/D    |
|  -0.539|   -0.539|-537.755| -537.755|    86.06%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_4_/D    |
|  -0.539|   -0.539|-537.677| -537.677|    86.06%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_4_/D    |
|  -0.539|   -0.539|-532.613| -532.613|    86.06%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_4_/D    |
|  -0.539|   -0.539|-532.570| -532.570|    86.07%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_4_/D    |
|  -0.539|   -0.539|-532.561| -532.561|    86.07%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_4_/D    |
|  -0.539|   -0.539|-532.484| -532.484|    86.08%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_4_/D    |
|  -0.539|   -0.539|-532.355| -532.355|    86.08%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D    |
|  -0.539|   -0.539|-528.434| -528.434|    86.08%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D    |
|  -0.539|   -0.539|-528.038| -528.038|    86.08%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_3_/D    |
|  -0.539|   -0.539|-527.752| -527.752|    86.08%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_3_/D    |
|  -0.539|   -0.539|-527.573| -527.573|    86.08%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_2_/D    |
|  -0.539|   -0.539|-526.881| -526.881|    86.09%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D    |
|  -0.539|   -0.539|-526.853| -526.853|    86.09%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D    |
|  -0.539|   -0.539|-526.792| -526.792|    86.09%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_3_/D    |
|  -0.539|   -0.539|-526.642| -526.642|    86.09%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_3_/D    |
|  -0.539|   -0.539|-526.517| -526.517|    86.09%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_3_/D    |
|  -0.539|   -0.539|-526.426| -526.426|    86.09%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D    |
|  -0.539|   -0.539|-526.406| -526.406|    86.10%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D    |
|  -0.539|   -0.539|-526.358| -526.358|    86.10%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D    |
|  -0.539|   -0.539|-526.344| -526.344|    86.10%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D    |
|  -0.539|   -0.539|-526.181| -526.181|    86.10%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D    |
|  -0.539|   -0.539|-526.175| -526.175|    86.10%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D    |
|  -0.539|   -0.539|-515.903| -515.903|    86.10%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_3_/D    |
|  -0.539|   -0.539|-515.763| -515.763|    86.11%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_3_/D    |
|  -0.539|   -0.539|-515.649| -515.649|    86.11%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_3_/D    |
|  -0.539|   -0.539|-515.527| -515.527|    86.11%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_3_/D    |
|  -0.539|   -0.539|-515.469| -515.469|    86.11%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_1_/D    |
|  -0.539|   -0.539|-514.877| -514.877|    86.11%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_3_/D    |
|  -0.539|   -0.539|-509.517| -509.517|    86.11%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_3_/D    |
|  -0.539|   -0.539|-502.474| -502.474|    86.12%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_3_/D    |
|  -0.539|   -0.539|-502.302| -502.302|    86.12%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_3_/D    |
|  -0.539|   -0.539|-502.204| -502.204|    86.12%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_3_/D    |
|  -0.539|   -0.539|-502.101| -502.101|    86.12%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_3_/D    |
|  -0.539|   -0.539|-501.999| -501.999|    86.14%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_3_/D    |
|  -0.539|   -0.539|-501.975| -501.975|    86.14%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_3_/D    |
|  -0.539|   -0.539|-494.989| -494.989|    86.15%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_2_/D    |
|  -0.539|   -0.539|-494.404| -494.404|    86.15%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_3_/D    |
|  -0.539|   -0.539|-493.095| -493.095|    86.16%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_3_/D    |
|  -0.539|   -0.539|-493.091| -493.091|    86.16%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_3_/D    |
|  -0.539|   -0.539|-485.534| -485.534|    86.16%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/D    |
|  -0.539|   -0.539|-485.396| -485.396|    86.17%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_2_/D    |
|  -0.539|   -0.539|-479.034| -479.034|    86.18%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/D    |
|  -0.539|   -0.539|-476.167| -476.167|    86.18%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/D    |
|  -0.539|   -0.539|-476.119| -476.119|    86.19%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/D    |
|  -0.539|   -0.539|-474.918| -474.918|    86.19%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/D    |
|  -0.539|   -0.539|-474.730| -474.730|    86.20%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_2_/D    |
|  -0.539|   -0.539|-474.647| -474.647|    86.20%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_2_/D    |
|  -0.539|   -0.539|-474.523| -474.523|    86.21%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_2_/D    |
|  -0.539|   -0.539|-474.488| -474.488|    86.21%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_2_/D    |
|  -0.539|   -0.539|-474.474| -474.474|    86.22%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_2_/D    |
|  -0.539|   -0.539|-474.451| -474.451|    86.22%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_2_/D    |
|  -0.539|   -0.539|-474.451| -474.451|    86.22%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:03:20 real=0:03:20 mem=1582.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:03:20 real=0:03:20 mem=1582.8M) ***
** GigaOpt Optimizer WNS Slack -0.539 TNS Slack -474.451 Density 86.22
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.539  TNS Slack -474.451 Density 86.22
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    86.22%|        -|  -0.539|-474.451|   0:00:00.0| 1582.8M|
|    86.17%|       31|  -0.539|-474.503|   0:00:01.0| 1582.8M|
|    85.78%|      598|  -0.550|-479.042|   0:00:07.0| 1582.8M|
|    85.78%|        3|  -0.550|-479.042|   0:00:00.0| 1582.8M|
|    85.78%|        0|  -0.550|-479.042|   0:00:01.0| 1582.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.550  TNS Slack -479.042 Density 85.78
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 998 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:08.8) (real = 0:00:09.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:09, real=0:00:09, mem=1582.75M, totSessionCpu=0:40:36).
*** Starting refinePlace (0:40:36 mem=1598.8M) ***
Total net bbox length = 4.292e+05 (1.840e+05 2.452e+05) (ext = 2.161e+04)
Move report: Timing Driven Placement moves 21488 insts, mean move: 3.98 um, max move: 51.60 um
	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U743): (372.40, 253.00) --> (337.00, 236.80)
	Runtime: CPU: 0:00:09.9 REAL: 0:00:10.0 MEM: 1620.7MB
Move report: Detail placement moves 14565 insts, mean move: 1.21 um, max move: 9.00 um
	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U221): (265.00, 240.40) --> (256.00, 240.40)
	Runtime: CPU: 0:00:02.8 REAL: 0:00:02.0 MEM: 1620.7MB
Summary Report:
Instances move: 22133 (out of 26821 movable)
Mean displacement: 4.08 um
Max displacement: 50.80 um (Instance: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U743) (372.4, 253) -> (337.8, 236.8)
	Length: 40 sites, height: 1 rows, site name: core, cell type: FA1D4
Total net bbox length = 4.260e+05 (1.814e+05 2.446e+05) (ext = 2.119e+04)
Runtime: CPU: 0:00:12.7 REAL: 0:00:12.0 MEM: 1620.7MB
*** Finished refinePlace (0:40:48 mem=1620.7M) ***
Finished re-routing un-routed nets (0:00:00.1 1620.7M)


Density : 0.8578
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:14.3 real=0:00:14.0 mem=1620.7M) ***
** GigaOpt Optimizer WNS Slack -0.640 TNS Slack -489.776 Density 85.78
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.640|   -0.640|-489.776| -489.776|    85.78%|   0:00:00.0| 1620.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.583|   -0.583|-484.579| -484.579|    85.78%|   0:00:00.0| 1620.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_17_/D   |
|  -0.580|   -0.580|-484.450| -484.450|    85.78%|   0:00:00.0| 1620.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.580|   -0.580|-484.450| -484.450|    85.78%|   0:00:01.0| 1620.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=1620.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.006|   -0.580|   0.000| -484.450|    85.78%|   0:00:00.0| 1620.7M|   WC_VIEW|  default| qmem_instance/Q_reg_50_/D                          |
|   0.018|   -0.580|   0.000| -484.450|    85.79%|   0:00:00.0| 1620.7M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_41_/D                                           |
|   0.018|   -0.580|   0.000| -484.450|    85.79%|   0:00:00.0| 1620.7M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_41_/D                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=1620.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.9 real=0:00:01.0 mem=1620.7M) ***
** GigaOpt Optimizer WNS Slack -0.580 TNS Slack -484.450 Density 85.79
*** Starting refinePlace (0:40:52 mem=1620.7M) ***
Total net bbox length = 4.261e+05 (1.815e+05 2.446e+05) (ext = 2.119e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1620.7MB
Summary Report:
Instances move: 0 (out of 26824 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.261e+05 (1.815e+05 2.446e+05) (ext = 2.119e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1620.7MB
*** Finished refinePlace (0:40:52 mem=1620.7M) ***
Finished re-routing un-routed nets (0:00:00.0 1620.7M)


Density : 0.8579
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=1620.7M) ***
** GigaOpt Optimizer WNS Slack -0.580 TNS Slack -484.450 Density 85.79
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 998 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:03:46 real=0:03:45 mem=1620.7M) ***

End: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.580  TNS Slack -484.450 Density 85.79
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    85.79%|        -|  -0.580|-484.450|   0:00:00.0| 1597.3M|
|    85.78%|        2|  -0.580|-484.450|   0:00:01.0| 1597.3M|
|    85.71%|      109|  -0.580|-484.450|   0:00:01.0| 1597.3M|
|    85.70%|        9|  -0.580|-484.450|   0:00:00.0| 1597.3M|
|    85.70%|        0|  -0.580|-484.450|   0:00:01.0| 1597.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.580  TNS Slack -484.450 Density 85.70
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 998 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:02.5) (real = 0:00:03.0) **
*** Starting refinePlace (0:40:55 mem=1597.3M) ***
Total net bbox length = 4.261e+05 (1.815e+05 2.446e+05) (ext = 2.119e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1597.3MB
Summary Report:
Instances move: 0 (out of 26822 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.261e+05 (1.815e+05 2.446e+05) (ext = 2.119e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1597.3MB
*** Finished refinePlace (0:40:55 mem=1597.3M) ***
Finished re-routing un-routed nets (0:00:00.0 1597.3M)


Density : 0.8570
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.8 real=0:00:00.0 mem=1597.3M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1448.52M, totSessionCpu=0:40:56).
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4356 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=28707  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 28707 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 998 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.26% H + 0.69% V. EstWL: 6.226020e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 27709 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.07% V. EstWL: 4.422312e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 98253
[NR-eagl] Layer2(M2)(V) length: 1.668432e+05um, number of vias: 132680
[NR-eagl] Layer3(M3)(H) length: 1.812934e+05um, number of vias: 13437
[NR-eagl] Layer4(M4)(V) length: 7.704599e+04um, number of vias: 7733
[NR-eagl] Layer5(M5)(H) length: 2.129686e+04um, number of vias: 6616
[NR-eagl] Layer6(M6)(V) length: 1.147121e+04um, number of vias: 5508
[NR-eagl] Layer7(M7)(H) length: 2.329600e+04um, number of vias: 6010
[NR-eagl] Layer8(M8)(V) length: 4.027432e+04um, number of vias: 0
[NR-eagl] Total length: 5.215210e+05um, number of vias: 270237
[NR-eagl] End Peak syMemory usage = 1439.9 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.26 seconds
Extraction called for design 'core' of instances=26822 and nets=28810 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1428.926M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1517.82 CPU=0:00:03.3 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.5  real=0:00:04.0  mem= 1517.8M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.74 |          0|          0|          0|  85.70  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.74 |          0|          0|          0|  85.70  |   0:00:00.0|    1594.1M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 364 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=1594.1M) ***

End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.580 -> -0.738 (bump = 0.158)
Begin: GigaOpt postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 102 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.738 TNS Slack -577.844 Density 85.70
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.738|   -0.738|-577.840| -577.844|    85.70%|   0:00:00.0| 1628.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.701|   -0.701|-576.792| -576.796|    85.71%|   0:00:01.0| 1611.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.695|   -0.695|-576.799| -576.803|    85.71%|   0:00:00.0| 1611.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.696|   -0.696|-576.609| -576.612|    85.71%|   0:00:02.0| 1611.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.690|   -0.690|-576.303| -576.307|    85.71%|   0:00:00.0| 1611.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.690|   -0.690|-573.479| -573.482|    85.72%|   0:00:01.0| 1611.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.687|   -0.687|-573.147| -573.151|    85.72%|   0:00:00.0| 1611.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.687|   -0.687|-573.102| -573.106|    85.72%|   0:00:00.0| 1611.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.683|   -0.683|-572.663| -572.667|    85.72%|   0:00:00.0| 1611.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.683|   -0.683|-572.553| -572.556|    85.73%|   0:00:01.0| 1611.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.683|   -0.683|-572.553| -572.556|    85.73%|   0:00:00.0| 1611.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.4 real=0:00:05.0 mem=1611.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.004|   -0.683|  -0.004| -572.556|    85.73%|   0:00:00.0| 1611.4M|   WC_VIEW|  default| psum_mem_instance/Q_reg_89_/D                      |
|   0.000|   -0.683|   0.000| -572.553|    85.73%|   0:00:00.0| 1611.4M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1611.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:05.7 real=0:00:05.0 mem=1611.4M) ***
** GigaOpt Optimizer WNS Slack -0.683 TNS Slack -572.553 Density 85.73
*** Starting refinePlace (0:41:16 mem=1611.4M) ***
Total net bbox length = 4.267e+05 (1.817e+05 2.450e+05) (ext = 2.119e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1611.4MB
Summary Report:
Instances move: 0 (out of 26845 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.267e+05 (1.817e+05 2.450e+05) (ext = 2.119e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1611.4MB
*** Finished refinePlace (0:41:17 mem=1611.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1611.4M)


Density : 0.8573
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=1611.4M) ***
** GigaOpt Optimizer WNS Slack -0.683 TNS Slack -572.553 Density 85.73
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 372 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:07.0 real=0:00:07.0 mem=1611.4M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.580 -> -0.683 (bump = 0.103)
Begin: GigaOpt nonLegal postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 102 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.683 TNS Slack -572.553 Density 85.73
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.683|   -0.683|-572.553| -572.553|    85.73%|   0:00:00.0| 1630.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.677|   -0.677|-571.519| -571.519|    85.74%|   0:00:01.0| 1630.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.672|   -0.672|-570.661| -570.661|    85.75%|   0:00:01.0| 1630.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.672|   -0.672|-570.024| -570.024|    85.75%|   0:00:02.0| 1630.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.672|   -0.672|-570.022| -570.022|    85.75%|   0:00:00.0| 1630.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.667|   -0.667|-569.551| -569.551|    85.76%|   0:00:00.0| 1630.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
|  -0.666|   -0.666|-568.803| -568.803|    85.77%|   0:00:01.0| 1630.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
|  -0.658|   -0.658|-567.805| -567.805|    85.79%|   0:00:01.0| 1630.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
|  -0.651|   -0.651|-565.684| -565.684|    85.79%|   0:00:01.0| 1630.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
|  -0.651|   -0.651|-561.898| -561.898|    85.80%|   0:00:07.0| 1613.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
|  -0.651|   -0.651|-561.263| -561.263|    85.80%|   0:00:01.0| 1613.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
|  -0.649|   -0.649|-561.325| -561.325|    85.84%|   0:00:01.0| 1613.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
|  -0.649|   -0.649|-561.029| -561.029|    85.84%|   0:00:01.0| 1613.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
|  -0.649|   -0.649|-560.940| -560.940|    85.84%|   0:00:00.0| 1613.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
|  -0.649|   -0.649|-560.862| -560.862|    85.86%|   0:00:00.0| 1613.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
|  -0.649|   -0.649|-560.461| -560.461|    85.89%|   0:00:07.0| 1613.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
|  -0.649|   -0.649|-560.386| -560.386|    85.90%|   0:00:03.0| 1613.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
|  -0.649|   -0.649|-560.358| -560.358|    85.92%|   0:00:01.0| 1613.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
|  -0.649|   -0.649|-560.354| -560.354|    85.94%|   0:00:01.0| 1613.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
|  -0.648|   -0.648|-560.355| -560.355|    85.95%|   0:00:01.0| 1613.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
|  -0.648|   -0.648|-560.355| -560.355|    85.95%|   0:00:00.0| 1613.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:30.6 real=0:00:30.0 mem=1613.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:30.6 real=0:00:30.0 mem=1613.4M) ***
** GigaOpt Optimizer WNS Slack -0.648 TNS Slack -560.355 Density 85.95
*** Starting refinePlace (0:41:51 mem=1613.4M) ***
Total net bbox length = 4.272e+05 (1.821e+05 2.452e+05) (ext = 2.119e+04)
Move report: Detail placement moves 1793 insts, mean move: 0.91 um, max move: 8.40 um
	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1322): (199.80, 319.60) --> (196.80, 325.00)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1613.4MB
Summary Report:
Instances move: 1793 (out of 26943 movable)
Mean displacement: 0.91 um
Max displacement: 8.40 um (Instance: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1322) (199.8, 319.6) -> (196.8, 325)
	Length: 17 sites, height: 1 rows, site name: core, cell type: HA1D1
Total net bbox length = 4.283e+05 (1.828e+05 2.455e+05) (ext = 2.119e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1613.4MB
*** Finished refinePlace (0:41:52 mem=1613.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1613.4M)


Density : 0.8595
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1613.4M) ***
** GigaOpt Optimizer WNS Slack -0.648 TNS Slack -560.355 Density 85.95
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.648|   -0.648|-560.355| -560.355|    85.95%|   0:00:00.0| 1613.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
|  -0.644|   -0.644|-559.962| -559.962|    85.96%|   0:00:02.0| 1613.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
|  -0.644|   -0.644|-558.819| -558.819|    85.97%|   0:00:05.0| 1613.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
|  -0.644|   -0.644|-558.770| -558.770|    85.97%|   0:00:00.0| 1613.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
|  -0.644|   -0.644|-558.317| -558.317|    85.99%|   0:00:00.0| 1613.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
|  -0.644|   -0.644|-557.843| -557.843|    86.07%|   0:00:05.0| 1613.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
|  -0.644|   -0.644|-557.781| -557.781|    86.11%|   0:00:02.0| 1613.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
|  -0.644|   -0.644|-557.768| -557.768|    86.13%|   0:00:01.0| 1613.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
|  -0.644|   -0.644|-557.768| -557.768|    86.13%|   0:00:00.0| 1613.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:15.5 real=0:00:15.0 mem=1613.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:15.5 real=0:00:15.0 mem=1613.4M) ***
** GigaOpt Optimizer WNS Slack -0.644 TNS Slack -557.768 Density 86.13
*** Starting refinePlace (0:42:08 mem=1613.4M) ***
Total net bbox length = 4.286e+05 (1.830e+05 2.457e+05) (ext = 2.119e+04)
Move report: Detail placement moves 1881 insts, mean move: 0.96 um, max move: 6.60 um
	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U111): (265.60, 389.80) --> (268.60, 386.20)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1613.4MB
Summary Report:
Instances move: 1881 (out of 27017 movable)
Mean displacement: 0.96 um
Max displacement: 6.60 um (Instance: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U111) (265.6, 389.8) -> (268.6, 386.2)
	Length: 9 sites, height: 1 rows, site name: core, cell type: OAI21D2
Total net bbox length = 4.296e+05 (1.837e+05 2.459e+05) (ext = 2.119e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1613.4MB
*** Finished refinePlace (0:42:09 mem=1613.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1613.4M)


Density : 0.8613
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=1613.4M) ***
** GigaOpt Optimizer WNS Slack -0.644 TNS Slack -557.768 Density 86.13
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 365 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:49.1 real=0:00:49.0 mem=1613.4M) ***

End: GigaOpt nonLegal postEco optimization
Design TNS changes after trial route: -484.350 -> -557.668
Begin: GigaOpt TNS recovery
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 102 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.644 TNS Slack -557.768 Density 86.13
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.644|   -0.644|-557.768| -557.768|    86.13%|   0:00:00.0| 1613.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
|  -0.644|   -0.644|-556.403| -556.403|    86.15%|   0:00:03.0| 1600.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
|  -0.644|   -0.644|-556.354| -556.354|    86.17%|   0:00:01.0| 1600.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
|  -0.644|   -0.644|-554.070| -554.070|    86.18%|   0:00:01.0| 1600.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_13_/D   |
|  -0.644|   -0.644|-553.348| -553.348|    86.17%|   0:00:01.0| 1600.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.644|   -0.644|-552.916| -552.916|    86.17%|   0:00:01.0| 1600.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_12_/D   |
|  -0.644|   -0.644|-552.889| -552.889|    86.17%|   0:00:01.0| 1600.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_12_/D   |
|  -0.644|   -0.644|-552.501| -552.501|    86.18%|   0:00:01.0| 1600.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_11_/D   |
|  -0.644|   -0.644|-551.262| -551.262|    86.19%|   0:00:00.0| 1600.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_11_/D   |
|  -0.644|   -0.644|-551.223| -551.223|    86.19%|   0:00:00.0| 1600.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_11_/D   |
|  -0.644|   -0.644|-550.832| -550.832|    86.19%|   0:00:01.0| 1600.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.644|   -0.644|-550.547| -550.547|    86.19%|   0:00:00.0| 1600.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.644|   -0.644|-549.185| -549.185|    86.19%|   0:00:02.0| 1600.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
|  -0.644|   -0.644|-548.004| -548.004|    86.20%|   0:00:01.0| 1600.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
|  -0.644|   -0.644|-547.990| -547.990|    86.20%|   0:00:00.0| 1600.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
|  -0.644|   -0.644|-546.585| -546.585|    86.21%|   0:00:02.0| 1600.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_11_/D   |
|  -0.644|   -0.644|-546.609| -546.609|    86.21%|   0:00:01.0| 1600.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_12_/D   |
|  -0.644|   -0.644|-544.612| -544.612|    86.22%|   0:00:01.0| 1600.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_9_/D    |
|  -0.644|   -0.644|-544.051| -544.051|    86.22%|   0:00:00.0| 1600.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_9_/D    |
|  -0.644|   -0.644|-543.796| -543.796|    86.22%|   0:00:00.0| 1600.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_9_/D    |
|  -0.644|   -0.644|-543.708| -543.708|    86.22%|   0:00:00.0| 1600.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_8_/D    |
|  -0.644|   -0.644|-543.091| -543.091|    86.22%|   0:00:01.0| 1600.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_8_/D    |
|  -0.644|   -0.644|-542.829| -542.829|    86.22%|   0:00:00.0| 1600.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_8_/D    |
|  -0.644|   -0.644|-540.941| -540.941|    86.23%|   0:00:00.0| 1600.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_8_/D    |
|  -0.644|   -0.644|-540.361| -540.361|    86.23%|   0:00:01.0| 1600.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_7_/D    |
|  -0.644|   -0.644|-540.305| -540.305|    86.23%|   0:00:00.0| 1600.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_7_/D    |
|  -0.644|   -0.644|-540.212| -540.212|    86.23%|   0:00:00.0| 1600.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_6_/D    |
|  -0.644|   -0.644|-539.393| -539.393|    86.24%|   0:00:01.0| 1600.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_7_/D    |
|  -0.644|   -0.644|-539.307| -539.307|    86.24%|   0:00:00.0| 1600.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_7_/D    |
|  -0.644|   -0.644|-538.780| -538.780|    86.24%|   0:00:01.0| 1600.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_7_/D    |
|  -0.644|   -0.644|-538.261| -538.261|    86.25%|   0:00:00.0| 1600.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_5_/D    |
|  -0.644|   -0.644|-538.240| -538.240|    86.25%|   0:00:00.0| 1600.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_5_/D    |
|  -0.644|   -0.644|-538.151| -538.151|    86.25%|   0:00:00.0| 1600.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_5_/D    |
|  -0.644|   -0.644|-538.011| -538.011|    86.25%|   0:00:01.0| 1600.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_5_/D    |
|  -0.644|   -0.644|-537.939| -537.939|    86.25%|   0:00:00.0| 1600.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_4_/D    |
|  -0.644|   -0.644|-537.866| -537.866|    86.25%|   0:00:00.0| 1600.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_4_/D    |
|  -0.644|   -0.644|-537.775| -537.775|    86.25%|   0:00:01.0| 1600.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_5_/D    |
|  -0.644|   -0.644|-537.471| -537.471|    86.25%|   0:00:00.0| 1600.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_4_/D    |
|  -0.644|   -0.644|-537.290| -537.290|    86.25%|   0:00:00.0| 1600.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_4_/D    |
|  -0.644|   -0.644|-537.235| -537.235|    86.25%|   0:00:01.0| 1600.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_4_/D    |
|  -0.644|   -0.644|-536.836| -536.836|    86.25%|   0:00:00.0| 1600.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_4_/D    |
|  -0.644|   -0.644|-536.372| -536.372|    86.26%|   0:00:00.0| 1600.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_3_/D    |
|  -0.644|   -0.644|-536.356| -536.356|    86.26%|   0:00:00.0| 1600.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_3_/D    |
|  -0.644|   -0.644|-536.294| -536.294|    86.26%|   0:00:00.0| 1600.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_3_/D    |
|  -0.644|   -0.644|-536.113| -536.113|    86.26%|   0:00:01.0| 1600.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_3_/D    |
|  -0.644|   -0.644|-535.560| -535.560|    86.26%|   0:00:00.0| 1600.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_2_/D    |
|  -0.644|   -0.644|-535.266| -535.266|    86.26%|   0:00:00.0| 1600.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_2_/D    |
|  -0.644|   -0.644|-535.032| -535.032|    86.26%|   0:00:00.0| 1600.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_2_/D    |
|  -0.644|   -0.644|-534.882| -534.882|    86.26%|   0:00:01.0| 1600.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_2_/D    |
|  -0.644|   -0.644|-534.857| -534.857|    86.26%|   0:00:00.0| 1600.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_2_/D    |
|  -0.644|   -0.644|-534.857| -534.857|    86.26%|   0:00:00.0| 1600.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:25.9 real=0:00:26.0 mem=1600.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:26.0 real=0:00:26.0 mem=1600.1M) ***
** GigaOpt Optimizer WNS Slack -0.644 TNS Slack -534.857 Density 86.26
*** Starting refinePlace (0:42:39 mem=1600.1M) ***
Total net bbox length = 4.301e+05 (1.840e+05 2.461e+05) (ext = 2.119e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1600.1MB
Summary Report:
Instances move: 0 (out of 27044 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.301e+05 (1.840e+05 2.461e+05) (ext = 2.119e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1600.1MB
*** Finished refinePlace (0:42:39 mem=1600.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1600.1M)


Density : 0.8626
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.7 real=0:00:00.0 mem=1600.1M) ***
** GigaOpt Optimizer WNS Slack -0.644 TNS Slack -534.954 Density 86.26
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 375 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:27.2 real=0:00:27.0 mem=1600.1M) ***

End: GigaOpt TNS recovery
GigaOpt: WNS changes after routing: -0.580 -> -0.644 (bump = 0.064)
Begin: GigaOpt postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 102 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.644 TNS Slack -534.954 Density 86.26
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.644|   -0.644|-534.954| -534.954|    86.26%|   0:00:00.0| 1600.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
|  -0.635|   -0.635|-535.667| -535.667|    86.29%|   0:00:07.0| 1600.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
|  -0.634|   -0.634|-535.668| -535.668|    86.29%|   0:00:00.0| 1600.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:07.2 real=0:00:07.0 mem=1600.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:07.3 real=0:00:07.0 mem=1600.1M) ***
** GigaOpt Optimizer WNS Slack -0.634 TNS Slack -535.668 Density 86.29
*** Starting refinePlace (0:42:51 mem=1600.1M) ***
Total net bbox length = 4.303e+05 (1.841e+05 2.462e+05) (ext = 2.119e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1600.1MB
Summary Report:
Instances move: 0 (out of 27060 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.303e+05 (1.841e+05 2.462e+05) (ext = 2.119e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1600.1MB
*** Finished refinePlace (0:42:51 mem=1600.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1600.1M)


Density : 0.8629
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1600.1M) ***
** GigaOpt Optimizer WNS Slack -0.634 TNS Slack -535.668 Density 86.29
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 376 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:08.6 real=0:00:08.0 mem=1600.1M) ***

End: GigaOpt postEco optimization
*** Steiner Routed Nets: 2.522%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1565.8M)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 102 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.634 TNS Slack -535.668 Density 86.29
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.634|   -0.634|-535.668| -535.668|    86.29%|   0:00:00.0| 1600.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
|  -0.635|   -0.635|-535.667| -535.667|    86.29%|   0:00:02.0| 1600.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_12_/D   |
|  -0.635|   -0.635|-535.667| -535.667|    86.29%|   0:00:00.0| 1600.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_6_/D    |
|  -0.635|   -0.635|-535.667| -535.667|    86.29%|   0:00:00.0| 1600.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_4_/D    |
|  -0.635|   -0.635|-535.667| -535.667|    86.29%|   0:00:00.0| 1600.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_2_/D    |
|  -0.634|   -0.634|-535.668| -535.668|    86.29%|   0:00:00.0| 1600.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.4 real=0:00:02.0 mem=1600.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.5 real=0:00:02.0 mem=1600.1M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 376 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:02.8 real=0:00:03.0 mem=1600.1M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:41:42, real = 0:41:48, mem = 1451.3M, totSessionCpu=0:42:58 **
** Profile ** Start :  cpu=0:00:00.0, mem=1449.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=1449.3M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1459.3M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1459.3M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.634  | -0.634  |  0.000  |
|           TNS (ns):|-535.670 |-535.670 |  0.000  |
|    Violating Paths:|  1131   |  1131   |    0    |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 86.293%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1459.3M
Info: 1 clock net  excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1190.60MB/1190.60MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1190.60MB/1190.60MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1190.60MB/1190.60MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-22 12:50:01 (2025-Mar-22 19:50:01 GMT)
2025-Mar-22 12:50:01 (2025-Mar-22 19:50:01 GMT): 10%
2025-Mar-22 12:50:01 (2025-Mar-22 19:50:01 GMT): 20%
2025-Mar-22 12:50:01 (2025-Mar-22 19:50:01 GMT): 30%
2025-Mar-22 12:50:01 (2025-Mar-22 19:50:01 GMT): 40%
2025-Mar-22 12:50:01 (2025-Mar-22 19:50:01 GMT): 50%
2025-Mar-22 12:50:01 (2025-Mar-22 19:50:01 GMT): 60%
2025-Mar-22 12:50:01 (2025-Mar-22 19:50:01 GMT): 70%
2025-Mar-22 12:50:01 (2025-Mar-22 19:50:01 GMT): 80%
2025-Mar-22 12:50:01 (2025-Mar-22 19:50:01 GMT): 90%

Finished Levelizing
2025-Mar-22 12:50:01 (2025-Mar-22 19:50:01 GMT)

Starting Activity Propagation
2025-Mar-22 12:50:01 (2025-Mar-22 19:50:01 GMT)
2025-Mar-22 12:50:02 (2025-Mar-22 19:50:02 GMT): 10%
2025-Mar-22 12:50:02 (2025-Mar-22 19:50:02 GMT): 20%

Finished Activity Propagation
2025-Mar-22 12:50:02 (2025-Mar-22 19:50:02 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1191.34MB/1191.34MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-22 12:50:02 (2025-Mar-22 19:50:02 GMT)
 ... Calculating switching power
2025-Mar-22 12:50:03 (2025-Mar-22 19:50:03 GMT): 10%
2025-Mar-22 12:50:03 (2025-Mar-22 19:50:03 GMT): 20%
2025-Mar-22 12:50:03 (2025-Mar-22 19:50:03 GMT): 30%
2025-Mar-22 12:50:03 (2025-Mar-22 19:50:03 GMT): 40%
2025-Mar-22 12:50:03 (2025-Mar-22 19:50:03 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-22 12:50:03 (2025-Mar-22 19:50:03 GMT): 60%
2025-Mar-22 12:50:04 (2025-Mar-22 19:50:04 GMT): 70%
2025-Mar-22 12:50:05 (2025-Mar-22 19:50:05 GMT): 80%
2025-Mar-22 12:50:05 (2025-Mar-22 19:50:05 GMT): 90%

Finished Calculating power
2025-Mar-22 12:50:06 (2025-Mar-22 19:50:06 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1191.43MB/1191.43MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1191.43MB/1191.43MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1191.43MB/1191.43MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-22 12:50:06 (2025-Mar-22 19:50:06 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       79.87163960 	   67.8881%
Total Switching Power:      36.51019801 	   31.0324%
Total Leakage Power:         1.27012447 	    1.0796%
Total Power:               117.65196213
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         44.88       3.344      0.3342       48.56       41.28
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      34.99       33.17       0.936       69.09       58.72
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              79.87       36.51        1.27       117.7         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      79.87       36.51        1.27       117.7         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OFC493_array_out_118_ (BUFFD16): 	    0.1251
* 		Highest Leakage Power: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U1041 (FA1D4): 	 0.0002646
* 		Total Cap: 	1.98337e-10 F
* 		Total instances in design: 27060
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1191.43MB/1191.43MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.634  TNS Slack -535.668 Density 86.29
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    86.29%|        -|  -0.634|-535.668|   0:00:00.0| 1608.1M|
|    86.29%|        0|  -0.635|-535.667|   0:00:04.0| 1608.1M|
|    86.29%|       21|  -0.635|-535.667|   0:00:12.0| 1608.1M|
|    86.19%|      114|  -0.635|-535.323|   0:00:24.0| 1604.1M|
|    86.19%|        1|  -0.635|-535.323|   0:00:01.0| 1604.1M|
|    86.08%|     1535|  -0.633|-533.703|   0:00:11.0| 1608.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.633  TNS Slack -533.703 Density 86.08
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 376 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:53.3) (real = 0:00:53.0) **
Executing incremental physical updates
*** Starting refinePlace (0:43:58 mem=1573.8M) ***
Total net bbox length = 4.303e+05 (1.842e+05 2.461e+05) (ext = 2.119e+04)
Move report: Detail placement moves 1254 insts, mean move: 0.57 um, max move: 4.40 um
	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_4205_0): (342.80, 213.40) --> (343.60, 209.80)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1573.8MB
Summary Report:
Instances move: 1254 (out of 26918 movable)
Mean displacement: 0.57 um
Max displacement: 4.40 um (Instance: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_4205_0) (342.8, 213.4) -> (343.6, 209.8)
	Length: 9 sites, height: 1 rows, site name: core, cell type: OAI21D2
Total net bbox length = 4.306e+05 (1.844e+05 2.462e+05) (ext = 2.119e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1573.8MB
*** Finished refinePlace (0:43:59 mem=1573.8M) ***
Checking setup slack degradation ...
Info: 1 clock net  excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.633|   -0.633|-533.703| -533.703|    86.08%|   0:00:00.0| 1608.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:00.5 real=0:00:01.0 mem=1608.2M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=1608.2M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 376 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1235.91MB/1235.91MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1235.91MB/1235.91MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1235.91MB/1235.91MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-22 12:51:06 (2025-Mar-22 19:51:06 GMT)
2025-Mar-22 12:51:06 (2025-Mar-22 19:51:06 GMT): 10%
2025-Mar-22 12:51:06 (2025-Mar-22 19:51:06 GMT): 20%
2025-Mar-22 12:51:06 (2025-Mar-22 19:51:06 GMT): 30%
2025-Mar-22 12:51:06 (2025-Mar-22 19:51:06 GMT): 40%
2025-Mar-22 12:51:06 (2025-Mar-22 19:51:06 GMT): 50%
2025-Mar-22 12:51:06 (2025-Mar-22 19:51:06 GMT): 60%
2025-Mar-22 12:51:06 (2025-Mar-22 19:51:06 GMT): 70%
2025-Mar-22 12:51:06 (2025-Mar-22 19:51:06 GMT): 80%
2025-Mar-22 12:51:06 (2025-Mar-22 19:51:06 GMT): 90%

Finished Levelizing
2025-Mar-22 12:51:07 (2025-Mar-22 19:51:07 GMT)

Starting Activity Propagation
2025-Mar-22 12:51:07 (2025-Mar-22 19:51:07 GMT)
2025-Mar-22 12:51:07 (2025-Mar-22 19:51:07 GMT): 10%
2025-Mar-22 12:51:07 (2025-Mar-22 19:51:07 GMT): 20%

Finished Activity Propagation
2025-Mar-22 12:51:07 (2025-Mar-22 19:51:07 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1236.01MB/1236.01MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-22 12:51:07 (2025-Mar-22 19:51:07 GMT)
 ... Calculating switching power
2025-Mar-22 12:51:08 (2025-Mar-22 19:51:08 GMT): 10%
2025-Mar-22 12:51:08 (2025-Mar-22 19:51:08 GMT): 20%
2025-Mar-22 12:51:08 (2025-Mar-22 19:51:08 GMT): 30%
2025-Mar-22 12:51:08 (2025-Mar-22 19:51:08 GMT): 40%
2025-Mar-22 12:51:08 (2025-Mar-22 19:51:08 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-22 12:51:08 (2025-Mar-22 19:51:08 GMT): 60%
2025-Mar-22 12:51:09 (2025-Mar-22 19:51:09 GMT): 70%
2025-Mar-22 12:51:10 (2025-Mar-22 19:51:10 GMT): 80%
2025-Mar-22 12:51:10 (2025-Mar-22 19:51:10 GMT): 90%

Finished Calculating power
2025-Mar-22 12:51:11 (2025-Mar-22 19:51:11 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1236.01MB/1236.01MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1236.01MB/1236.01MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1236.01MB/1236.01MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-22 12:51:11 (2025-Mar-22 19:51:11 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       79.68517268 	   67.9521%
Total Switching Power:      36.32242208 	   30.9742%
Total Leakage Power:         1.25900778 	    1.0736%
Total Power:               117.26660263
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         44.89       3.335      0.3342       48.56       41.41
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                       34.8       32.99      0.9248       68.71       58.59
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              79.69       36.32       1.259       117.3         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      79.69       36.32       1.259       117.3         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OFC493_array_out_118_ (BUFFD16): 	    0.1251
* 		Highest Leakage Power: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U1041 (FA1D4): 	 0.0002646
* 		Total Cap: 	1.97272e-10 F
* 		Total instances in design: 26918
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1236.01MB/1236.01MB)

*** Finished Leakage Power Optimization (cpu=0:01:04, real=0:01:04, mem=1454.95M, totSessionCpu=0:44:09).
Extraction called for design 'core' of instances=26918 and nets=28901 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1436.340M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1514.29 CPU=0:00:03.2 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.4  real=0:00:04.0  mem= 1514.3M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1211.55MB/1211.55MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1211.55MB/1211.55MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1211.55MB/1211.55MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-22 12:51:17 (2025-Mar-22 19:51:17 GMT)
2025-Mar-22 12:51:17 (2025-Mar-22 19:51:17 GMT): 10%
2025-Mar-22 12:51:17 (2025-Mar-22 19:51:17 GMT): 20%

Finished Activity Propagation
2025-Mar-22 12:51:18 (2025-Mar-22 19:51:18 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1212.25MB/1212.25MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-22 12:51:18 (2025-Mar-22 19:51:18 GMT)
 ... Calculating switching power
2025-Mar-22 12:51:18 (2025-Mar-22 19:51:18 GMT): 10%
2025-Mar-22 12:51:18 (2025-Mar-22 19:51:18 GMT): 20%
2025-Mar-22 12:51:18 (2025-Mar-22 19:51:18 GMT): 30%
2025-Mar-22 12:51:18 (2025-Mar-22 19:51:18 GMT): 40%
2025-Mar-22 12:51:18 (2025-Mar-22 19:51:18 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-22 12:51:19 (2025-Mar-22 19:51:19 GMT): 60%
2025-Mar-22 12:51:19 (2025-Mar-22 19:51:19 GMT): 70%
2025-Mar-22 12:51:20 (2025-Mar-22 19:51:20 GMT): 80%
2025-Mar-22 12:51:21 (2025-Mar-22 19:51:21 GMT): 90%

Finished Calculating power
2025-Mar-22 12:51:21 (2025-Mar-22 19:51:21 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1212.25MB/1212.25MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1212.25MB/1212.25MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1212.25MB/1212.25MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-22 12:51:21 (2025-Mar-22 19:51:21 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: core

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/core_preCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       79.68516581 	   67.9521%
Total Switching Power:      36.32242208 	   30.9742%
Total Leakage Power:         1.25900778 	    1.0736%
Total Power:               117.26659576
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         44.89       3.335      0.3342       48.56       41.41
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                       34.8       32.99      0.9248       68.71       58.59
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              79.69       36.32       1.259       117.3         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      79.69       36.32       1.259       117.3         100
Total leakage power = 1.25901 mW
Cell usage statistics:  
Library tcbn65gpluswc , 26918 cells ( 100.000000%) , 1.25901 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1212.30MB/1212.30MB)


Output file is ./timingReports/core_preCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:43:04, real = 0:43:10, mem = 1454.9M, totSessionCpu=0:44:20 **
** Profile ** Start :  cpu=0:00:00.0, mem=1454.9M
** Profile ** Other data :  cpu=0:00:00.1, mem=1454.9M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1465.0M
** Profile ** Total reports :  cpu=0:00:00.7, mem=1456.9M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1456.9M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.634  | -0.634  |  0.000  |
|           TNS (ns):|-533.662 |-533.662 |  0.000  |
|    Violating Paths:|  1132   |  1132   |    0    |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 86.082%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1456.9M
**optDesign ... cpu = 0:43:06, real = 0:43:12, mem = 1454.9M, totSessionCpu=0:44:21 **
*** Finished optDesign ***
 *** Writing scheduling file: 'scheduling_file.cts.23247' ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
**place_opt_design ... cpu = 0:43:55, real = 0:44:01, mem = 1394.7M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 10 warning(s), 0 error(s)

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./constraints/core.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Wrote: ./constraints/core.ccopt
<CMD> ccopt_design
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Extracting original clock gating for clk... 
  clock_tree clk contains 5016 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence... 
Checking clock tree convergence done.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort low.
Begin checking placement ... (start mem=1382.1M, init mem=1382.1M)
*info: Placed = 26918         
*info: Unplaced = 0           
Placement Density:86.08%(125614/145924)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.1; mem=1382.1M)
Validating CTS configuration... 
  Non-default CCOpt properties:
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
setPlaceMode -congEffort medium -modulePlan false -placeIoPins false -reorderScan false -timingDriven true
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 161603.840um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
  Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
  Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       5016
    Delay constrained sinks:     5016
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4356 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=28798  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 28798 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 376 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.13% H + 0.13% V. EstWL: 4.255200e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 28422 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.07% V. EstWL: 4.662972e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 98601
[NR-eagl] Layer2(M2)(V) length: 1.717466e+05um, number of vias: 134758
[NR-eagl] Layer3(M3)(H) length: 1.887135e+05um, number of vias: 11828
[NR-eagl] Layer4(M4)(V) length: 8.532065e+04um, number of vias: 5608
[NR-eagl] Layer5(M5)(H) length: 2.349396e+04um, number of vias: 4350
[NR-eagl] Layer6(M6)(V) length: 1.264231e+04um, number of vias: 3147
[NR-eagl] Layer7(M7)(H) length: 1.621440e+04um, number of vias: 3594
[NR-eagl] Layer8(M8)(V) length: 2.738020e+04um, number of vias: 0
[NR-eagl] Total length: 5.255116e+05um, number of vias: 261886
[NR-eagl] End Peak syMemory usage = 1388.8 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.09 seconds
setPlaceMode -congEffort medium -modulePlan false -placeIoPins false -reorderScan false -timingDriven true
Validating CTS configuration... 
  Non-default CCOpt properties:
  cts_merge_clock_gates is set for at least one key
  cts_merge_clock_logic is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 161603.840um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       5016
    Delay constrained sinks:     5016
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... 
  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
    Clustering clock_tree clk... 
      Creating channel graph for ccopt_3_8... 
      Creating channel graph for ccopt_3_8 done.
      Creating channel graph for ccopt_3_4_available_3_8... 
      Creating channel graph for ccopt_3_4_available_3_8 done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=91, i=0, cg=0, l=0, total=91
      cell areas     : b=917.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=917.280um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (0:44:37 mem=1447.0M) ***
Total net bbox length = 4.379e+05 (1.882e+05 2.497e+05) (ext = 2.165e+04)
Density distribution unevenness ratio = 3.801%
Move report: Detail placement moves 2226 insts, mean move: 0.95 um, max move: 7.20 um
	Max move on inst (CTS_ccl_BUF_CLOCK_NODE_UID_A18275): (250.60, 87.40) --> (250.60, 94.60)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1447.0MB
Summary Report:
Instances move: 2226 (out of 27009 movable)
Mean displacement: 0.95 um
Max displacement: 7.20 um (Instance: CTS_ccl_BUF_CLOCK_NODE_UID_A18275) (250.6, 87.4) -> (250.6, 94.6)
	Length: 28 sites, height: 1 rows, site name: core, cell type: CKBD16
Total net bbox length = 4.390e+05 (1.889e+05 2.501e+05) (ext = 2.166e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1447.0MB
*** Finished refinePlace (0:44:38 mem=1447.0M) ***
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      
      Clock tree legalization - Histogram:
      ====================================
      
      --------------------------------
      Movement (um)    Number of cells
      --------------------------------
      [0.2,0.9)               1
      [0.9,1.6)               0
      [1.6,2.3)               0
      [2.3,3)                 2
      [3,3.7)                10
      [3.7,4.4)               0
      [4.4,5.1)               0
      [5.1,5.8)               0
      [5.8,6.5)               0
      [6.5,7.2)               1
      --------------------------------
      
      
      Clock tree legalization - Top 10 Movements:
      ===========================================
      
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
      Movement (um)    Desired              Achieved             Node
                       location             location             
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
           7.2         (253.107,88.118)     (253.107,95.317)     ccl clock buffer, uid:A18275 (a lib_cell CKBD16) at (250.600,94.600), in power domain auto-default
           3.6         (255.708,156.518)    (255.708,152.917)    ccl clock buffer, uid:A18065 (a lib_cell CKBD16) at (253.200,152.200), in power domain auto-default
           3.6         (180.507,44.917)     (180.507,41.318)     ccl clock buffer, uid:A1807d (a lib_cell CKBD16) at (178.000,40.600), in power domain auto-default
           3.6         (253.107,88.118)     (253.107,91.718)     ccl clock buffer, uid:A18273 (a lib_cell CKBD16) at (250.600,91.000), in power domain auto-default
           3.6         (180.507,88.118)     (180.507,84.517)     ccl clock buffer, uid:A18272 (a lib_cell CKBD16) at (178.000,83.800), in power domain auto-default
           3.6         (106.907,88.118)     (106.907,84.517)     ccl clock buffer, uid:A18271 (a lib_cell CKBD16) at (104.400,83.800), in power domain auto-default
           3.6         (228.107,282.517)    (228.107,278.918)    ccl clock buffer, uid:A18250 (a lib_cell CKBD16) at (225.600,278.200), in power domain auto-default
           3.6         (228.107,260.918)    (228.107,264.517)    ccl clock buffer, uid:A18244 (a lib_cell CKBD16) at (225.600,263.800), in power domain auto-default
           3.6         (97.907,260.918)     (97.907,257.317)     ccl clock buffer, uid:A18243 (a lib_cell CKBD16) at (95.400,256.600), in power domain auto-default
           3.6         (228.107,260.918)    (228.107,257.317)    ccl clock buffer, uid:A18283 (a lib_cell CKBD16) at (225.600,256.600), in power domain auto-default
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
      
    Legalizing clock trees done.
    Clock DAG stats after 'Clustering':
      cell counts    : b=91, i=0, cg=0, l=0, total=91
      cell areas     : b=917.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=917.280um^2
      gate capacitance : top=0.000pF, trunk=0.500pF, leaf=4.695pF, total=5.195pF
      wire capacitance : top=0.000pF, trunk=0.467pF, leaf=3.605pF, total=4.071pF
      wire lengths   : top=0.000um, trunk=2944.665um, leaf=18370.965um, total=21315.630um
      sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Clustering':none
    Clock tree state after 'Clustering':
      clock_tree clk: worst slew is leaf(0.088),trunk(0.101),top(nil), margined worst slew is leaf(0.088),trunk(0.101),top(nil)
      skew_group clk/CON: insertion delay [min=0.363, max=0.441, avg=0.396, sd=0.019], skew [0.078 vs 0.057*, 85.2% {0.364, 0.392, 0.421}] (wid=0.053 ws=0.020) (gid=0.407 gs=0.081)
    Clock network insertion delays are now [0.363ns, 0.441ns] average 0.396ns std.dev 0.019ns
  Clustering done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=27009 and nets=33020 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1381.801M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=91, i=0, cg=0, l=0, total=91
  Rebuilding timing graph   cell areas     : b=917.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=917.280um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.500pF, leaf=4.695pF, total=5.195pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.470pF, leaf=3.619pF, total=4.089pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=2944.665um, leaf=18370.965um, total=21315.630um
  Rebuilding timing graph   sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.088),trunk(0.102),top(nil), margined worst slew is leaf(0.088),trunk(0.102),top(nil)
    skew_group clk/CON: insertion delay [min=0.364, max=0.441, avg=0.397, sd=0.018], skew [0.077 vs 0.057*, 85.2% {0.364, 0.393, 0.422}] (wid=0.053 ws=0.020) (gid=0.407 gs=0.081)
  Clock network insertion delays are now [0.364ns, 0.441ns] average 0.397ns std.dev 0.018ns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=91, i=0, cg=0, l=0, total=91
      cell areas     : b=917.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=917.280um^2
      gate capacitance : top=0.000pF, trunk=0.500pF, leaf=4.695pF, total=5.195pF
      wire capacitance : top=0.000pF, trunk=0.470pF, leaf=3.619pF, total=4.089pF
      wire lengths   : top=0.000um, trunk=2944.665um, leaf=18370.965um, total=21315.630um
      sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree clk: worst slew is leaf(0.088),trunk(0.102),top(nil), margined worst slew is leaf(0.088),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.364, max=0.441, avg=0.397, sd=0.018], skew [0.077 vs 0.057*, 85.2% {0.364, 0.393, 0.422}] (wid=0.053 ws=0.020) (gid=0.407 gs=0.081)
    Clock network insertion delays are now [0.364ns, 0.441ns] average 0.397ns std.dev 0.018ns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=91, i=0, cg=0, l=0, total=91
      cell areas     : b=917.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=917.280um^2
      gate capacitance : top=0.000pF, trunk=0.500pF, leaf=4.695pF, total=5.195pF
      wire capacitance : top=0.000pF, trunk=0.470pF, leaf=3.619pF, total=4.089pF
      wire lengths   : top=0.000um, trunk=2944.665um, leaf=18370.965um, total=21315.630um
      sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree clk: worst slew is leaf(0.088),trunk(0.102),top(nil), margined worst slew is leaf(0.088),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.364, max=0.441, avg=0.397, sd=0.018], skew [0.077 vs 0.057*, 85.2% {0.364, 0.393, 0.422}] (wid=0.053 ws=0.020) (gid=0.407 gs=0.081)
    Clock network insertion delays are now [0.364ns, 0.441ns] average 0.397ns std.dev 0.018ns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=907.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=907.200um^2
      gate capacitance : top=0.000pF, trunk=0.495pF, leaf=4.695pF, total=5.190pF
      wire capacitance : top=0.000pF, trunk=0.476pF, leaf=3.619pF, total=4.095pF
      wire lengths   : top=0.000um, trunk=3001.108um, leaf=18370.965um, total=21372.073um
      sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing unnecessary root buffering':none
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree clk: worst slew is leaf(0.088),trunk(0.102),top(nil), margined worst slew is leaf(0.088),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.326, max=0.403, avg=0.360, sd=0.019], skew [0.077 vs 0.057*, 85.2% {0.327, 0.355, 0.384}] (wid=0.055 ws=0.020) (gid=0.368 gs=0.080)
    Clock network insertion delays are now [0.326ns, 0.403ns] average 0.360ns std.dev 0.019ns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=907.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=907.200um^2
      gate capacitance : top=0.000pF, trunk=0.495pF, leaf=4.695pF, total=5.190pF
      wire capacitance : top=0.000pF, trunk=0.476pF, leaf=3.619pF, total=4.095pF
      wire lengths   : top=0.000um, trunk=3001.108um, leaf=18370.965um, total=21372.073um
      sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Equalizing net lengths':none
    Clock tree state after 'Equalizing net lengths':
      clock_tree clk: worst slew is leaf(0.088),trunk(0.102),top(nil), margined worst slew is leaf(0.088),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.326, max=0.403, avg=0.360, sd=0.019], skew [0.077 vs 0.057*, 85.2% {0.327, 0.355, 0.384}] (wid=0.055 ws=0.020) (gid=0.368 gs=0.080)
    Clock network insertion delays are now [0.326ns, 0.403ns] average 0.360ns std.dev 0.019ns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=907.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=907.200um^2
      gate capacitance : top=0.000pF, trunk=0.495pF, leaf=4.695pF, total=5.190pF
      wire capacitance : top=0.000pF, trunk=0.476pF, leaf=3.619pF, total=4.095pF
      wire lengths   : top=0.000um, trunk=3001.108um, leaf=18370.965um, total=21372.073um
      sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 1':none
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree clk: worst slew is leaf(0.088),trunk(0.102),top(nil), margined worst slew is leaf(0.088),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.326, max=0.403, avg=0.360, sd=0.019], skew [0.077 vs 0.057*, 85.2% {0.327, 0.355, 0.384}] (wid=0.055 ws=0.020) (gid=0.368 gs=0.080)
    Clock network insertion delays are now [0.326ns, 0.403ns] average 0.360ns std.dev 0.019ns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=907.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=907.200um^2
      gate capacitance : top=0.000pF, trunk=0.495pF, leaf=4.695pF, total=5.190pF
      wire capacitance : top=0.000pF, trunk=0.476pF, leaf=3.619pF, total=4.095pF
      wire lengths   : top=0.000um, trunk=3001.108um, leaf=18370.965um, total=21372.073um
      sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after removing longest path buffering:none
    Clock tree state after removing longest path buffering:
      clock_tree clk: worst slew is leaf(0.088),trunk(0.102),top(nil), margined worst slew is leaf(0.088),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.326, max=0.403, avg=0.360, sd=0.019], skew [0.077 vs 0.057*, 85.2% {0.327, 0.355, 0.384}] (wid=0.055 ws=0.020) (gid=0.368 gs=0.080)
    Clock network insertion delays are now [0.326ns, 0.403ns] average 0.360ns std.dev 0.019ns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=907.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=907.200um^2
      gate capacitance : top=0.000pF, trunk=0.495pF, leaf=4.695pF, total=5.190pF
      wire capacitance : top=0.000pF, trunk=0.476pF, leaf=3.619pF, total=4.095pF
      wire lengths   : top=0.000um, trunk=3001.108um, leaf=18370.965um, total=21372.073um
      sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing longest path buffering':none
    Clock tree state after 'Removing longest path buffering':
      clock_tree clk: worst slew is leaf(0.088),trunk(0.102),top(nil), margined worst slew is leaf(0.088),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.326, max=0.403, avg=0.360, sd=0.019], skew [0.077 vs 0.057*, 85.2% {0.327, 0.355, 0.384}] (wid=0.055 ws=0.020) (gid=0.368 gs=0.080)
    Clock network insertion delays are now [0.326ns, 0.403ns] average 0.360ns std.dev 0.019ns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 316 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=907.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=907.200um^2
      gate capacitance : top=0.000pF, trunk=0.495pF, leaf=4.695pF, total=5.190pF
      wire capacitance : top=0.000pF, trunk=0.476pF, leaf=3.617pF, total=4.094pF
      wire lengths   : top=0.000um, trunk=2993.108um, leaf=18361.365um, total=21354.473um
      sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 2':none
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree clk: worst slew is leaf(0.087),trunk(0.102),top(nil), margined worst slew is leaf(0.087),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.326, max=0.401, avg=0.360, sd=0.019], skew [0.075 vs 0.057*, 85.2% {0.327, 0.356, 0.384}] (wid=0.055 ws=0.020) (gid=0.368 gs=0.081)
    Clock network insertion delays are now [0.326ns, 0.401ns] average 0.360ns std.dev 0.019ns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=708.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=708.120um^2
      gate capacitance : top=0.000pF, trunk=0.390pF, leaf=4.695pF, total=5.085pF
      wire capacitance : top=0.000pF, trunk=0.477pF, leaf=3.617pF, total=4.094pF
      wire lengths   : top=0.000um, trunk=2994.512um, leaf=18361.030um, total=21355.542um
      sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 1':none
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.088),top(nil), margined worst slew is leaf(0.104),trunk(0.088),top(nil)
      skew_group clk/CON: insertion delay [min=0.369, max=0.405, avg=0.390, sd=0.007], skew [0.036 vs 0.057, 100% {0.369, 0.390, 0.405}] (wid=0.052 ws=0.018) (gid=0.371 gs=0.036)
    Clock network insertion delays are now [0.369ns, 0.405ns] average 0.390ns std.dev 0.007ns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=708.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=708.120um^2
      gate capacitance : top=0.000pF, trunk=0.390pF, leaf=4.695pF, total=5.085pF
      wire capacitance : top=0.000pF, trunk=0.477pF, leaf=3.617pF, total=4.094pF
      wire lengths   : top=0.000um, trunk=2994.512um, leaf=18361.030um, total=21355.542um
      sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 2':none
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.088),top(nil), margined worst slew is leaf(0.104),trunk(0.088),top(nil)
      skew_group clk/CON: insertion delay [min=0.369, max=0.405, avg=0.390, sd=0.007], skew [0.036 vs 0.057, 100% {0.369, 0.390, 0.405}] (wid=0.052 ws=0.018) (gid=0.371 gs=0.036)
    Clock network insertion delays are now [0.369ns, 0.405ns] average 0.390ns std.dev 0.007ns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=90, i=0, cg=0, l=0, total=90
          cell areas     : b=708.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=708.120um^2
          gate capacitance : top=0.000pF, trunk=0.390pF, leaf=4.695pF, total=5.085pF
          wire capacitance : top=0.000pF, trunk=0.477pF, leaf=3.617pF, total=4.094pF
          wire lengths   : top=0.000um, trunk=2994.512um, leaf=18361.030um, total=21355.542um
          sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=708.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=708.120um^2
      gate capacitance : top=0.000pF, trunk=0.390pF, leaf=4.695pF, total=5.085pF
      wire capacitance : top=0.000pF, trunk=0.477pF, leaf=3.617pF, total=4.094pF
      wire lengths   : top=0.000um, trunk=2994.512um, leaf=18361.030um, total=21355.542um
      sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing fragments step':none
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.088),top(nil), margined worst slew is leaf(0.104),trunk(0.088),top(nil)
    Clock network insertion delays are now [0.369ns, 0.405ns] average 0.390ns std.dev 0.007ns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=90, i=0, cg=0, l=0, total=90
    cell areas     : b=708.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=708.120um^2
    gate capacitance : top=0.000pF, trunk=0.390pF, leaf=4.695pF, total=5.085pF
    wire capacitance : top=0.000pF, trunk=0.477pF, leaf=3.617pF, total=4.094pF
    wire lengths   : top=0.000um, trunk=2994.512um, leaf=18361.030um, total=21355.542um
    sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Clock DAG net violations after Approximately balancing fragments:none
  Clock tree state after Approximately balancing fragments:
    clock_tree clk: worst slew is leaf(0.104),trunk(0.088),top(nil), margined worst slew is leaf(0.104),trunk(0.088),top(nil)
    skew_group clk/CON: insertion delay [min=0.369, max=0.405, avg=0.390, sd=0.007], skew [0.036 vs 0.057, 100% {0.369, 0.390, 0.405}] (wid=0.052 ws=0.018) (gid=0.371 gs=0.036)
  Clock network insertion delays are now [0.369ns, 0.405ns] average 0.390ns std.dev 0.007ns
  Improving fragments clock skew... 
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=708.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=708.120um^2
      gate capacitance : top=0.000pF, trunk=0.390pF, leaf=4.695pF, total=5.085pF
      wire capacitance : top=0.000pF, trunk=0.477pF, leaf=3.617pF, total=4.094pF
      wire lengths   : top=0.000um, trunk=2994.512um, leaf=18361.030um, total=21355.542um
      sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving fragments clock skew':none
    Clock tree state after 'Improving fragments clock skew':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.088),top(nil), margined worst slew is leaf(0.104),trunk(0.088),top(nil)
      skew_group clk/CON: insertion delay [min=0.369, max=0.405, avg=0.390, sd=0.007], skew [0.036 vs 0.057, 100% {0.369, 0.390, 0.405}] (wid=0.052 ws=0.018) (gid=0.371 gs=0.036)
    Clock network insertion delays are now [0.369ns, 0.405ns] average 0.390ns std.dev 0.007ns
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=90, i=0, cg=0, l=0, total=90
          cell areas     : b=708.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=708.120um^2
          gate capacitance : top=0.000pF, trunk=0.390pF, leaf=4.695pF, total=5.085pF
          wire capacitance : top=0.000pF, trunk=0.477pF, leaf=3.617pF, total=4.094pF
          wire lengths   : top=0.000um, trunk=2994.512um, leaf=18361.030um, total=21355.542um
          sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=708.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=708.120um^2
      gate capacitance : top=0.000pF, trunk=0.390pF, leaf=4.695pF, total=5.085pF
      wire capacitance : top=0.000pF, trunk=0.477pF, leaf=3.617pF, total=4.094pF
      wire lengths   : top=0.000um, trunk=2994.512um, leaf=18361.030um, total=21355.542um
      sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing step':none
    Clock tree state after 'Approximately balancing step':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.088),top(nil), margined worst slew is leaf(0.104),trunk(0.088),top(nil)
      skew_group clk/CON: insertion delay [min=0.369, max=0.405, avg=0.390, sd=0.007], skew [0.036 vs 0.057, 100% {0.369, 0.390, 0.405}] (wid=0.052 ws=0.018) (gid=0.371 gs=0.036)
    Clock network insertion delays are now [0.369ns, 0.405ns] average 0.390ns std.dev 0.007ns
  Approximately balancing step done.
  Fixing clock tree overload... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=708.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=708.120um^2
      gate capacitance : top=0.000pF, trunk=0.390pF, leaf=4.695pF, total=5.085pF
      wire capacitance : top=0.000pF, trunk=0.477pF, leaf=3.617pF, total=4.094pF
      wire lengths   : top=0.000um, trunk=2994.512um, leaf=18361.030um, total=21355.542um
      sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree overload':none
    Clock tree state after 'Fixing clock tree overload':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.088),top(nil), margined worst slew is leaf(0.104),trunk(0.088),top(nil)
      skew_group clk/CON: insertion delay [min=0.369, max=0.405, avg=0.390, sd=0.007], skew [0.036 vs 0.057, 100% {0.369, 0.390, 0.405}] (wid=0.052 ws=0.018) (gid=0.371 gs=0.036)
    Clock network insertion delays are now [0.369ns, 0.405ns] average 0.390ns std.dev 0.007ns
  Fixing clock tree overload done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=708.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=708.120um^2
      gate capacitance : top=0.000pF, trunk=0.390pF, leaf=4.695pF, total=5.085pF
      wire capacitance : top=0.000pF, trunk=0.477pF, leaf=3.617pF, total=4.094pF
      wire lengths   : top=0.000um, trunk=2994.512um, leaf=18361.030um, total=21355.542um
      sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing paths':none
    Clock tree state after 'Approximately balancing paths':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.088),top(nil), margined worst slew is leaf(0.104),trunk(0.088),top(nil)
      skew_group clk/CON: insertion delay [min=0.369, max=0.405, avg=0.390, sd=0.007], skew [0.036 vs 0.057, 100% {0.369, 0.390, 0.405}] (wid=0.052 ws=0.018) (gid=0.371 gs=0.036)
    Clock network insertion delays are now [0.369ns, 0.405ns] average 0.390ns std.dev 0.007ns
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=27008 and nets=33019 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1381.805M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=90, i=0, cg=0, l=0, total=90
  Rebuilding timing graph   cell areas     : b=708.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=708.120um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.390pF, leaf=4.695pF, total=5.085pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.477pF, leaf=3.617pF, total=4.094pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=2994.512um, leaf=18361.030um, total=21355.542um
  Rebuilding timing graph   sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.104),trunk(0.088),top(nil), margined worst slew is leaf(0.104),trunk(0.088),top(nil)
    skew_group clk/CON: insertion delay [min=0.369, max=0.405, avg=0.390, sd=0.007], skew [0.036 vs 0.057, 100% {0.369, 0.390, 0.405}] (wid=0.052 ws=0.018) (gid=0.371 gs=0.036)
  Clock network insertion delays are now [0.369ns, 0.405ns] average 0.390ns std.dev 0.007ns
  Improving clock skew... 
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=708.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=708.120um^2
      gate capacitance : top=0.000pF, trunk=0.390pF, leaf=4.695pF, total=5.085pF
      wire capacitance : top=0.000pF, trunk=0.477pF, leaf=3.617pF, total=4.094pF
      wire lengths   : top=0.000um, trunk=2994.512um, leaf=18361.030um, total=21355.542um
      sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving clock skew':none
    Clock tree state after 'Improving clock skew':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.088),top(nil), margined worst slew is leaf(0.104),trunk(0.088),top(nil)
      skew_group clk/CON: insertion delay [min=0.369, max=0.405, avg=0.390, sd=0.007], skew [0.036 vs 0.057, 100% {0.369, 0.390, 0.405}] (wid=0.052 ws=0.018) (gid=0.371 gs=0.036)
    Clock network insertion delays are now [0.369ns, 0.405ns] average 0.390ns std.dev 0.007ns
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=5.085pF fall=4.980pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=5.058pF fall=4.954pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=658.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=658.080um^2
      gate capacitance : top=0.000pF, trunk=0.363pF, leaf=4.695pF, total=5.058pF
      wire capacitance : top=0.000pF, trunk=0.477pF, leaf=3.616pF, total=4.093pF
      wire lengths   : top=0.000um, trunk=2995.898um, leaf=18354.573um, total=21350.470um
      sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 3':none
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.093),top(nil), margined worst slew is leaf(0.105),trunk(0.093),top(nil)
      skew_group clk/CON: insertion delay [min=0.365, max=0.404, avg=0.385, sd=0.008], skew [0.039 vs 0.057, 100% {0.365, 0.384, 0.404}] (wid=0.050 ws=0.018) (gid=0.373 gs=0.041)
    Clock network insertion delays are now [0.365ns, 0.404ns] average 0.385ns std.dev 0.008ns
  Reducing clock tree power 3 done.
  Improving insertion delay... 
    Clock DAG stats after improving insertion delay:
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=658.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=658.080um^2
      gate capacitance : top=0.000pF, trunk=0.363pF, leaf=4.695pF, total=5.058pF
      wire capacitance : top=0.000pF, trunk=0.477pF, leaf=3.616pF, total=4.093pF
      wire lengths   : top=0.000um, trunk=2995.898um, leaf=18354.573um, total=21350.470um
      sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after improving insertion delay:none
    Clock tree state after improving insertion delay:
      clock_tree clk: worst slew is leaf(0.105),trunk(0.093),top(nil), margined worst slew is leaf(0.105),trunk(0.093),top(nil)
      skew_group clk/CON: insertion delay [min=0.365, max=0.404, avg=0.385, sd=0.008], skew [0.039 vs 0.057, 100% {0.365, 0.384, 0.404}] (wid=0.050 ws=0.018) (gid=0.373 gs=0.041)
    Clock network insertion delays are now [0.365ns, 0.404ns] average 0.385ns std.dev 0.008ns
    Clock DAG stats after 'Improving insertion delay':
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=658.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=658.080um^2
      gate capacitance : top=0.000pF, trunk=0.363pF, leaf=4.695pF, total=5.058pF
      wire capacitance : top=0.000pF, trunk=0.477pF, leaf=3.616pF, total=4.093pF
      wire lengths   : top=0.000um, trunk=2995.898um, leaf=18354.573um, total=21350.470um
      sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving insertion delay':none
    Clock tree state after 'Improving insertion delay':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.093),top(nil), margined worst slew is leaf(0.105),trunk(0.093),top(nil)
      skew_group clk/CON: insertion delay [min=0.365, max=0.404, avg=0.385, sd=0.008], skew [0.039 vs 0.057, 100% {0.365, 0.384, 0.404}] (wid=0.050 ws=0.018) (gid=0.373 gs=0.041)
    Clock network insertion delays are now [0.365ns, 0.404ns] average 0.385ns std.dev 0.008ns
  Improving insertion delay done.
  Total capacitance is (rise=9.151pF fall=9.047pF), of which (rise=4.093pF fall=4.093pF) is wire, and (rise=5.058pF fall=4.954pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:44:56 mem=1447.0M) ***
Total net bbox length = 4.389e+05 (1.889e+05 2.501e+05) (ext = 2.153e+04)
Density distribution unevenness ratio = 8.788%
Move report: Detail placement moves 50 insts, mean move: 3.10 um, max move: 9.20 um
	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U50): (242.80, 253.00) --> (252.00, 253.00)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1447.0MB
Summary Report:
Instances move: 50 (out of 21902 movable)
Mean displacement: 3.10 um
Max displacement: 9.20 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U50) (242.8, 253) -> (252, 253)
	Length: 4 sites, height: 1 rows, site name: core, cell type: NR2D1
Total net bbox length = 4.392e+05 (1.890e+05 2.502e+05) (ext = 2.153e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1447.0MB
*** Finished refinePlace (0:44:56 mem=1447.0M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:44:56 mem=1447.0M) ***
Total net bbox length = 4.392e+05 (1.890e+05 2.502e+05) (ext = 2.153e+04)
Density distribution unevenness ratio = 3.876%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1447.0MB
Summary Report:
Instances move: 0 (out of 27008 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.392e+05 (1.890e+05 2.502e+05) (ext = 2.153e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1447.0MB
*** Finished refinePlace (0:44:56 mem=1447.0M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Clock implementation routing... Net route status summary:
  Clock:        91 (unrouted=91, trialRouted=0, noStatus=0, routed=0, fixed=0)
  Non-clock: 28797 (unrouted=0, trialRouted=28797, noStatus=0, routed=0, fixed=0)
(Not counting 4131 nets with <2 term connections)

      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=27008 and nets=33019 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1448.578M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.

CCOPT: Preparing to route 91 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 91 nets.
  Preferred NanoRoute mode settings: Current

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  envHonorGlobalRoute = "false"
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"
      Clock detailed routing... 
globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sat Mar 22 12:52:00 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 33017 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 1173.38 (MB), peak = 1285.03 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Sat Mar 22 12:52:22 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat Mar 22 12:52:23 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1927          80       17956    88.42%
#  Metal 2        V        1928          84       17956     2.80%
#  Metal 3        H        2007           0       17956     0.13%
#  Metal 4        V        1762         250       17956     4.43%
#  Metal 5        H        2007           0       17956     0.00%
#  Metal 6        V        2012           0       17956     0.00%
#  Metal 7        H         502           0       17956     0.00%
#  Metal 8        V         503           0       17956     0.00%
#  --------------------------------------------------------------
#  Total                  12649       2.56%  143648    11.97%
#
#  91 nets (0.28%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1175.50 (MB), peak = 1285.03 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1198.54 (MB), peak = 1285.03 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1198.64 (MB), peak = 1285.03 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 4131 (skipped).
#Total number of selected nets for routing = 91.
#Total number of unselected nets (but routable) for routing = 28797 (skipped).
#Total number of nets in the design = 33019.
#
#28797 skipped nets do not have any wires.
#91 routable nets have only global wires.
#91 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 91               0  
#------------------------------------------------
#        Total                 91               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 91                355           28442  
#-------------------------------------------------------------------
#        Total                 91                355           28442  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     56(0.32%)     15(0.08%)      6(0.03%)   (0.44%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4     12(0.07%)      0(0.00%)      0(0.00%)   (0.07%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     68(0.05%)     15(0.01%)      6(0.00%)   (0.07%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.00% H + 0.13% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 91
#Total wire length = 21654 um.
#Total half perimeter of net bounding box = 8200 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 102 um.
#Total wire length on LAYER M3 = 14106 um.
#Total wire length on LAYER M4 = 7365 um.
#Total wire length on LAYER M5 = 30 um.
#Total wire length on LAYER M6 = 51 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 12026
#Up-Via Summary (total 12026):
#           
#-----------------------
#  Metal 1         5196
#  Metal 2         4302
#  Metal 3         2498
#  Metal 4           15
#  Metal 5           15
#-----------------------
#                 12026 
#
#Total number of involved priority nets 91
#Maximum src to sink distance for priority net 484.7
#Average of max src_to_sink distance for priority net 83.4
#Average of ave src_to_sink distance for priority net 49.7
#Max overcon = 3 tracks.
#Total overcon = 0.07%.
#Worst layer Gcell overcon rate = 0.07%.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1199.07 (MB), peak = 1285.03 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1180.05 (MB), peak = 1285.03 (MB)
#Start Track Assignment.
#Done with 3438 horizontal wires in 2 hboxes and 1889 vertical wires in 2 hboxes.
#Done with 42 horizontal wires in 2 hboxes and 17 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 91
#Total wire length = 24110 um.
#Total half perimeter of net bounding box = 8200 um.
#Total wire length on LAYER M1 = 2542 um.
#Total wire length on LAYER M2 = 101 um.
#Total wire length on LAYER M3 = 14051 um.
#Total wire length on LAYER M4 = 7328 um.
#Total wire length on LAYER M5 = 33 um.
#Total wire length on LAYER M6 = 55 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 12026
#Up-Via Summary (total 12026):
#           
#-----------------------
#  Metal 1         5196
#  Metal 2         4302
#  Metal 3         2498
#  Metal 4           15
#  Metal 5           15
#-----------------------
#                 12026 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1188.73 (MB), peak = 1285.03 (MB)
#
#Cpu time = 00:00:24
#Elapsed time = 00:00:23
#Increased memory = 36.99 (MB)
#Total memory = 1188.77 (MB)
#Peak memory = 1285.03 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 4.3% of the total area was rechecked for DRC, and 73.1% required routing.
#    number of violations = 0
#cpu time = 00:00:29, elapsed time = 00:00:29, memory = 1229.29 (MB), peak = 1285.03 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1189.64 (MB), peak = 1285.03 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 91
#Total wire length = 22697 um.
#Total half perimeter of net bounding box = 8200 um.
#Total wire length on LAYER M1 = 75 um.
#Total wire length on LAYER M2 = 1478 um.
#Total wire length on LAYER M3 = 12710 um.
#Total wire length on LAYER M4 = 8415 um.
#Total wire length on LAYER M5 = 1 um.
#Total wire length on LAYER M6 = 17 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 14068
#Total number of multi-cut vias = 88 (  0.6%)
#Total number of single cut vias = 13980 ( 99.4%)
#Up-Via Summary (total 14068):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5048 ( 98.3%)        88 (  1.7%)       5136
#  Metal 2        4807 (100.0%)         0 (  0.0%)       4807
#  Metal 3        4117 (100.0%)         0 (  0.0%)       4117
#  Metal 4           4 (100.0%)         0 (  0.0%)          4
#  Metal 5           4 (100.0%)         0 (  0.0%)          4
#-----------------------------------------------------------
#                13980 ( 99.4%)        88 (  0.6%)      14068 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:30
#Elapsed time = 00:00:30
#Increased memory = -0.85 (MB)
#Total memory = 1187.93 (MB)
#Peak memory = 1285.03 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:30
#Elapsed time = 00:00:30
#Increased memory = -0.85 (MB)
#Total memory = 1187.93 (MB)
#Peak memory = 1285.03 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:55
#Elapsed time = 00:00:55
#Increased memory = 44.13 (MB)
#Total memory = 1171.87 (MB)
#Peak memory = 1285.03 (MB)
#Number of warnings = 28
#Total number of warnings = 28
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar 22 12:52:55 2025
#

      Clock detailed routing done.
Checking guided vs. routed lengths for 91 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000           4
        50.000     100.000          76
       100.000     150.000           5
       150.000     200.000           3
       200.000     250.000           2
       250.000     300.000           0
       300.000     350.000           0
       350.000     400.000           0
       400.000     450.000           0
       450.000     500.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      --------------------------------------
      From (%)    To (%)     Number of paths
      --------------------------------------
      below         0.000           6
        0.000      10.000          26
       10.000      20.000          15
       20.000      30.000          20
       30.000      40.000           8
       40.000      50.000           5
       50.000      60.000           4
       60.000      70.000           1
       70.000      80.000           3
       80.000      90.000           1
       90.000     100.000           2
      --------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net CTS_151 (74 terminals)
    Guided length:  max path =    53.595um, total =   229.488um
    Routed length:  max path =   103.400um, total =   274.100um
    Deviation:      max path =    92.928%,  total =    19.440%

    Net CTS_163 (65 terminals)
    Guided length:  max path =    46.100um, total =   201.903um
    Routed length:  max path =    87.600um, total =   222.720um
    Deviation:      max path =    90.022%,  total =    10.311%

    Net CTS_174 (69 terminals)
    Guided length:  max path =    66.013um, total =   253.420um
    Routed length:  max path =   121.800um, total =   293.280um
    Deviation:      max path =    84.511%,  total =    15.729%

    Net ofifo_inst/CTS_32 (74 terminals)
    Guided length:  max path =    65.328um, total =   275.012um
    Routed length:  max path =   114.400um, total =   313.620um
    Deviation:      max path =    75.118%,  total =    14.038%

    Net psum_mem_instance/CTS_37 (63 terminals)
    Guided length:  max path =    69.360um, total =   247.543um
    Routed length:  max path =   120.600um, total =   294.900um
    Deviation:      max path =    73.875%,  total =    19.131%

    Net CTS_147 (57 terminals)
    Guided length:  max path =    53.270um, total =   207.685um
    Routed length:  max path =    92.400um, total =   240.720um
    Deviation:      max path =    73.456%,  total =    15.906%

    Net mac_array_instance/CTS_58 (68 terminals)
    Guided length:  max path =    61.655um, total =   297.973um
    Routed length:  max path =   100.600um, total =   327.500um
    Deviation:      max path =    63.166%,  total =     9.909%

    Net psum_mem_instance/CTS_34 (84 terminals)
    Guided length:  max path =    66.778um, total =   282.590um
    Routed length:  max path =   105.600um, total =   335.920um
    Deviation:      max path =    58.137%,  total =    18.872%

    Net psum_mem_instance/CTS_43 (90 terminals)
    Guided length:  max path =    66.200um, total =   288.627um
    Routed length:  max path =   102.200um, total =   352.160um
    Deviation:      max path =    54.381%,  total =    22.012%

    Net CTS_145 (51 terminals)
    Guided length:  max path =    59.755um, total =   209.368um
    Routed length:  max path =    92.000um, total =   233.380um
    Deviation:      max path =    53.962%,  total =    11.469%

Set FIXED routing status on 91 net(s)
Set FIXED placed status on 90 instance(s)
Net route status summary:
  Clock:        91 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=91)
  Non-clock: 28797 (unrouted=28797, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 4131 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4356 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 91  numPreroutedWires = 14601
[NR-eagl] Read numTotalNets=28888  numIgnoredNets=91
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 0 
[NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] Rule id 1. Nets 28797 
[NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 346 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.14% H + 0.14% V. EstWL: 4.192560e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 28451 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.05% H + 0.12% V. EstWL: 4.521312e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.05% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 7.500000e+01um, number of vias: 98721
[NR-eagl] Layer2(M2)(V) length: 1.628388e+05um, number of vias: 130532
[NR-eagl] Layer3(M3)(H) length: 1.851314e+05um, number of vias: 16533
[NR-eagl] Layer4(M4)(V) length: 9.088287e+04um, number of vias: 6569
[NR-eagl] Layer5(M5)(H) length: 3.184233e+04um, number of vias: 4422
[NR-eagl] Layer6(M6)(V) length: 1.711103e+04um, number of vias: 3059
[NR-eagl] Layer7(M7)(H) length: 1.660900e+04um, number of vias: 3526
[NR-eagl] Layer8(M8)(V) length: 2.742960e+04um, number of vias: 0
[NR-eagl] Total length: 5.319200e+05um, number of vias: 263362
End of congRepair (cpu=0:00:01.2, real=0:00:01.0)

CCOPT: Done with congestion repair using flow wrapper.

    Clock implementation routing done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=27008 and nets=33019 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1400.238M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    
    Routing Correlation Report
    ==========================
    
    Top/Trunk Low-Fanout (<=5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.087        0.088      1.001       0.000        0.000      1.000      1.000         1.000
    S->S Wire Len.       um        156.742      157.657      1.006     191.577      191.164      1.000      0.998         1.002
    S->S Wire Res.       Ohm       179.197      179.765      1.003     208.728      208.525      1.000      0.999         1.001
    S->S Wire Res./um    Ohm         1.395        1.275      0.914       0.952        0.760      0.991      0.791         1.242
    Total Wire Len.      um        213.132      214.800      1.008     245.699      246.937      1.000      1.005         0.995
    Trans. Time          ns          0.053        0.053      1.004       0.030        0.030      1.000      0.998         1.002
    Wire Cap.            fF         33.057       33.671      1.019      36.945       37.917      1.000      1.026         0.974
    Wire Cap./um         fF          0.106        0.106      1.002       0.092        0.092      1.000      1.000         0.999
    Wire Delay           ns          0.006        0.006      1.007       0.008        0.008      1.000      1.021         0.979
    Wire Skew            ns          0.002        0.002      1.000       0.002        0.002      1.000      1.000         1.000
    ------------------------------------------------------------------------------------------------------------------------------
    
    Top/Trunk High-Fanout (>5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.082        0.083      1.004      0.010         0.010      1.000      0.996         1.003
    S->S Wire Len.       um         94.273       95.838      1.017     54.229        54.422      0.998      1.001         0.994
    S->S Wire Res.       Ohm       115.017      116.220      1.010     60.585        61.133      0.997      1.006         0.988
    S->S Wire Res./um    Ohm         1.332        1.294      0.971      0.331         0.235      0.947      0.672         1.335
    Total Wire Len.      um        392.750      399.133      1.016     64.618        62.801      1.000      0.972         1.029
    Trans. Time          ns          0.084        0.085      1.009      0.006         0.006      0.999      1.051         0.949
    Wire Cap.            fF         62.976       64.019      1.017      9.660         9.419      0.999      0.974         1.025
    Wire Cap./um         fF          0.161        0.161      1.000      0.003         0.002      0.850      0.657         1.100
    Wire Delay           ns          0.007        0.007      1.018      0.003         0.003      0.997      0.988         1.007
    Wire Skew            ns          0.006        0.006      1.011      0.002         0.002      0.998      0.963         1.033
    ------------------------------------------------------------------------------------------------------------------------------
    
    Leaf Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.097        0.096      0.995      0.005         0.005      0.972      1.036         0.913
    S->S Wire Len.       um         36.045       45.561      1.264     15.851        20.891      0.798      1.051         0.605
    S->S Wire Res.       Ohm        61.440       67.998      1.107     23.836        28.597      0.778      0.933         0.648
    S->S Wire Res./um    Ohm         1.779        1.542      0.867      0.300         0.179      0.725      0.433         1.214
    Total Wire Len.      um        221.139      236.846      1.071     45.108        49.139      0.971      1.058         0.892
    Trans. Time          ns          0.091        0.091      1.006      0.008         0.008      0.982      1.018         0.947
    Wire Cap.            fF         43.569       43.265      0.993     10.105         9.641      0.983      0.937         1.030
    Wire Cap./um         fF          0.196        0.182      0.929      0.011         0.005      0.889      0.448         1.765
    Wire Delay           ns          0.003        0.004      1.365      0.001         0.002      0.644      0.927         0.448
    Wire Skew            ns          0.000        0.000        -        0.000         0.000      1.000      1.000         1.000
    ------------------------------------------------------------------------------------------------------------------------------
    
    S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
    
    Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
    
    ------------------------------------------------------------------------
    Route Sink Pin                                            Difference (%)
    ------------------------------------------------------------------------
    CTS_ccl_BUF_CLOCK_NODE_UID_A18273/I                           16.667
    CTS_ccl_BUF_CLOCK_NODE_UID_A18272/I                            3.125
    CTS_ccl_BUF_CLOCK_NODE_UID_A18271/I                            2.439
    mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A18283/I        -1.818
    CTS_ccl_BUF_CLOCK_NODE_UID_A18284/I                           -1.596
    ------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
    
    -----------------------------------------------------------------------------------------------
    Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
                                                            (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    -----------------------------------------------------------------------------------------------
    M2                             0.000um      0.200um        1.599         0.282         0.451
    M3                           383.505um    388.200um        1.599         0.282         0.451
    M4                           255.892um    256.000um        1.599         0.282         0.451
    Preferred Layer Adherence    100.000%      99.969%           -             -             -
    -----------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Top/Trunk High-Fanout routes):
    
    -----------------------------------------------------------------------
    Route Sink Pin                                           Difference (%)
    -----------------------------------------------------------------------
    psum_mem_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A18090/I       -72.727
    psum_mem_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1805f/I       -60.000
    CTS_ccl_BUF_CLOCK_NODE_UID_A1808d/I                          25.000
    CTS_ccl_BUF_CLOCK_NODE_UID_A18094/I                         -22.222
    CTS_ccl_BUF_CLOCK_NODE_UID_A18062/I                          20.000
    -----------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
    
    ------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    ------------------------------------------------------------------------------------------------
    M2                              0.000um       9.400um       1.599         0.282         0.451
    M3                           1108.650um    1141.400um       1.599         0.282         0.451
    M4                           1247.850um    1244.000um       1.599         0.282         0.451
    Preferred Layer Adherence     100.000%       99.607%          -             -             -
    ------------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Leaf routes):
    
    ----------------------------------------------------------------------------
    Route Sink Pin                                                Difference (%)
    ----------------------------------------------------------------------------
    qmem_instance/memory4_reg_20_/CP                                 -800.000
    psum_mem_instance/memory7_reg_55_/CP                             -671.429
    mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_/CP       -575.000
    ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/CP                -522.222
    ofifo_inst/col_idx_2__fifo_instance/q5_reg_12_/CP                -500.000
    ----------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Leaf Routes):
    
    -------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route     Res.           Cap.          RC
                                                              (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    -------------------------------------------------------------------------------------------------
    M1                              0.000um       75.000um       1.787         0.272         0.487
    M2                              0.000um     1468.400um       1.599         0.282         0.451
    M3                           8949.830um    11180.800um       1.599         0.282         0.451
    M4                           9404.743um     6915.400um       1.599         0.282         0.451
    M5                              0.000um        1.200um       1.599         0.282         0.450
    M6                              0.000um       17.400um       1.599         0.277         0.442
    Preferred Layer Adherence     100.000%        92.054%          -             -             -
    -------------------------------------------------------------------------------------------------
    
    Transition Time Violating Nets (Leaf Routes)
    ============================================
    
    Net: CTS_149:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      59            17.800um         58
    M3                    84.465um      59           128.600um         55
    M4                   102.213um      89            81.200um         47
    -------------------------------------------------------------------------
    Totals               186.000um     207           228.000um        160
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.002ns         -             -
    S->WS Trans. Time      0.102ns       0.107ns         -             -
    S->WS Wire Len.       49.458um      75.200um         -             -
    S->WS Wire Res.       80.838Ohm    114.111Ohm        -             -
    Wire Cap.             38.518fF      41.887fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink: kmem_instance/Q_reg_55_/CP.
    Post-route worst sink: kmem_instance/Q_reg_55_/CP.
    -------------------------------------------------------------------------
    Driver instance: CTS_ccl_BUF_CLOCK_NODE_UID_A1805e.
    Driver fanout: 58.
    Driver cell: CKBD8.
    -------------------------------------------------------------------------
    
    Net: mac_array_instance/col_idx_1__mac_col_inst/CTS_4:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      69            12.600um         69
    M3                   115.828um      69           147.000um         66
    M4                   115.200um      91            84.600um         61
    -------------------------------------------------------------------------
    Totals               230.000um     229           243.000um        196
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.002ns         -             -
    S->WS Trans. Time      0.105ns       0.107ns         -             -
    S->WS Wire Len.       22.350um      42.600um         -             -
    S->WS Wire Res.       36.330Ohm     66.623Ohm        -             -
    Wire Cap.             44.685fF      45.453fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink:
    mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_/CP.
    Post-route worst sink:
    mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_46_/CP.
    -------------------------------------------------------------------------
    Driver instance:
    mac_array_instance/col_idx_1__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A1-
    823b.
    Driver fanout: 68.
    Driver cell: CKBD12.
    -------------------------------------------------------------------------
    
    Via Selection for Estimated Routes (rule default):
    
    ----------------------------------------------------------------
    Layer    Via Cell        Res.     Cap.     RC       Top of Stack
    Range                    (Ohm)    (fF)     (fs)     Only
    ----------------------------------------------------------------
    M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
    M2-M3    VIA23_1cut      1.500    0.030    0.046    false
    M3-M4    VIA34_1cut      1.500    0.030    0.046    false
    M4-M5    VIA45_1cut      1.500    0.030    0.046    false
    M5-M6    VIA56_1cut      1.500    0.028    0.043    false
    M6-M7    VIA67_1cut      0.220    0.099    0.022    false
    M7-M8    VIA78_1cut      0.220    0.119    0.026    false
    ----------------------------------------------------------------
    
    Post-Route Via Usage Statistics:
    
    --------------------------------------------------------------------------------------------------------------------------------------------------
    Layer    Via Cell            Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
    Range                        (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
                                                            Count                          Count                            Count                 
    --------------------------------------------------------------------------------------------------------------------------------------------------
    M1-M2    VIA12_1cut          1.500    0.032    0.047      34          1%        -        -           -           -        -          -         -
    M1-M2    VIA12_1cut_FAT_V    1.500    0.042    0.063      13          0%        -        -           -           -        -          -         -
    M1-M2    VIA12_1cut_V        1.500    0.032    0.047    4911         97%       ER        90         93%        ER         -          -         -
    M1-M2    VIA12_2cut_N        0.750    0.059    0.044      48          1%        -         4          4%          -        -          -         -
    M1-M2    VIA12_2cut_S        0.750    0.059    0.044      33          1%        -         3          3%          -        -          -         -
    M2-M3    VIA23_1cut          1.500    0.030    0.046    4710        100%       ER        96        100%        ER         -          -         -
    M2-M3    VIA23_1stack_S      1.500    0.059    0.089       1          0%        -        -           -           -        -          -         -
    M3-M4    VIA34_1cut          1.500    0.030    0.046    3984        100%       ER       133        100%        ER         -          -         -
    M4-M5    VIA45_1cut          1.500    0.030    0.046       4        100%       ER        -           -           -        -          -         -
    M5-M6    VIA56_1cut          1.500    0.028    0.043       4        100%       ER        -           -           -        -          -         -
    --------------------------------------------------------------------------------------------------------------------------------------------------
    
    Tag Key:
    	E=Used for route estimates;
    	R=Most frequently used by router for this net type and layer transition.
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=658.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=658.080um^2
      gate capacitance : top=0.000pF, trunk=0.363pF, leaf=4.695pF, total=5.058pF
      wire capacitance : top=0.000pF, trunk=0.485pF, leaf=3.591pF, total=4.076pF
      wire lengths   : top=0.000um, trunk=3039.200um, leaf=19658.200um, total=22697.400um
      sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after routing clock trees:
      Capacitance : {count=1, worst=[0.002pF]} avg=0.002pF sd=0.000pF
      Transition  : {count=2, worst=[0.002ns, 0.002ns]} avg=0.002ns sd=0.000ns
    Clock tree state after routing clock trees:
      clock_tree clk: worst slew is leaf(0.107),trunk(0.094),top(nil), margined worst slew is leaf(0.107),trunk(0.094),top(nil)
      skew_group clk/CON: insertion delay [min=0.364, max=0.405, avg=0.387, sd=0.008], skew [0.041 vs 0.057, 100% {0.364, 0.386, 0.405}] (wid=0.053 ws=0.021) (gid=0.373 gs=0.043)
    Clock network insertion delays are now [0.364ns, 0.405ns] average 0.387ns std.dev 0.008ns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1538.83 CPU=0:00:03.3 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.4  real=0:00:04.0  mem= 1538.8M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
      Currently running CTS, using active skew data
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
      Rebuilding timing graph   cell counts    : b=90, i=0, cg=0, l=0, total=90
      Rebuilding timing graph   cell areas     : b=658.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=658.080um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.363pF, leaf=4.695pF, total=5.058pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.485pF, leaf=3.591pF, total=4.076pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3039.200um, leaf=19658.200um, total=22697.400um
      Rebuilding timing graph   sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:
      Rebuilding timing graph   Capacitance : {count=1, worst=[0.002pF]} avg=0.002pF sd=0.000pF
      Rebuilding timing graph   Transition  : {count=2, worst=[0.002ns, 0.002ns]} avg=0.002ns sd=0.000ns
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=90, i=0, cg=0, l=0, total=90
        cell areas     : b=658.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=658.080um^2
        gate capacitance : top=0.000pF, trunk=0.363pF, leaf=4.695pF, total=5.058pF
        wire capacitance : top=0.000pF, trunk=0.485pF, leaf=3.591pF, total=4.076pF
        wire lengths   : top=0.000um, trunk=3039.200um, leaf=19658.200um, total=22697.400um
        sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Clock DAG net violations PostConditioning initial state:
        Capacitance : {count=1, worst=[0.002pF]} avg=0.002pF sd=0.000pF
        Transition  : {count=2, worst=[0.002ns, 0.002ns]} avg=0.002ns sd=0.000ns
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: .
        Fixing clock tree DRVs: ..
        Fixing clock tree DRVs: ...
        Fixing clock tree DRVs: ... 20% 
        Fixing clock tree DRVs: ... 20% .
        Fixing clock tree DRVs: ... 20% ..
        Fixing clock tree DRVs: ... 20% ...
        Fixing clock tree DRVs: ... 20% ... 40% 
        Fixing clock tree DRVs: ... 20% ... 40% .
        Fixing clock tree DRVs: ... 20% ... 40% ..
        Fixing clock tree DRVs: ... 20% ... 40% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 91, tested: 91, violation detected: 3, cannot run: 1, attempted: 2, failed: 0, sized: 2
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           0          0
        leaf            2          2
        ------------------------------
        Total           2          2
        ------------------------------
        
        Upsized: 2, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 4.320um^2
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=90, i=0, cg=0, l=0, total=90
          cell areas     : b=662.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=662.400um^2
          gate capacitance : top=0.000pF, trunk=0.365pF, leaf=4.695pF, total=5.060pF
          wire capacitance : top=0.000pF, trunk=0.485pF, leaf=3.591pF, total=4.076pF
          wire lengths   : top=0.000um, trunk=3039.200um, leaf=19658.200um, total=22697.400um
          sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations PostConditioning after DRV fixing:
          Capacitance : {count=1, worst=[0.002pF]} avg=0.002pF sd=0.000pF
        Clock tree state PostConditioning after DRV fixing:
          clock_tree clk: worst slew is leaf(0.105),trunk(0.094),top(nil), margined worst slew is leaf(0.105),trunk(0.094),top(nil)
          skew_group clk/CON: insertion delay [min=0.364, max=0.402, avg=0.386, sd=0.008], skew [0.038 vs 0.057, 100% {0.364, 0.386, 0.402}] (wid=0.053 ws=0.021) (gid=0.372 gs=0.042)
        Clock network insertion delays are now [0.364ns, 0.402ns] average 0.386ns std.dev 0.008ns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -------------------------------------
      Cause
      -------------------------------------
      DRV fixing with buffering is disabled
      -------------------------------------
      
      Top 5 overslews:
      
      ---------------------------------
      Overslew    Causes    Driving Pin
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Slew Diagnostics Counts:
      
      -------------------
      Cause    Occurences
      -------------------
        (empty table)
      -------------------
      
      Reconnecting optimized routes... 
      Reconnecting optimized routes done.
      Refining placement... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:46:04 mem=1410.2M) ***
Total net bbox length = 4.392e+05 (1.890e+05 2.502e+05) (ext = 2.153e+04)
Density distribution unevenness ratio = 8.785%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1412.2MB
Summary Report:
Instances move: 0 (out of 21902 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.392e+05 (1.890e+05 2.502e+05) (ext = 2.153e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1412.2MB
*** Finished refinePlace (0:46:04 mem=1412.2M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:46:05 mem=1412.2M) ***
Total net bbox length = 4.392e+05 (1.890e+05 2.502e+05) (ext = 2.153e+04)
Density distribution unevenness ratio = 3.873%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1414.7MB
Summary Report:
Instances move: 0 (out of 27008 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.392e+05 (1.890e+05 2.502e+05) (ext = 2.153e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1414.7MB
*** Finished refinePlace (0:46:05 mem=1414.7M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

      Refining placement done.
      Set dirty flag on 4 insts, 8 nets
      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=27008 and nets=33019 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1410.172M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning final:
      Rebuilding timing graph   cell counts    : b=90, i=0, cg=0, l=0, total=90
      Rebuilding timing graph   cell areas     : b=662.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=662.400um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.365pF, leaf=4.695pF, total=5.060pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.485pF, leaf=3.591pF, total=4.076pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3039.200um, leaf=19658.200um, total=22697.400um
      Rebuilding timing graph   sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning final:
      Rebuilding timing graph   Capacitance : {count=1, worst=[0.002pF]} avg=0.002pF sd=0.000pF
    PostConditioning done.
Net route status summary:
  Clock:        91 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=91)
  Non-clock: 28797 (unrouted=0, trialRouted=28797, noStatus=0, routed=0, fixed=0)
(Not counting 4131 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=90, i=0, cg=0, l=0, total=90
      cell areas     : b=662.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=662.400um^2
      gate capacitance : top=0.000pF, trunk=0.365pF, leaf=4.695pF, total=5.060pF
      wire capacitance : top=0.000pF, trunk=0.485pF, leaf=3.591pF, total=4.076pF
      wire lengths   : top=0.000um, trunk=3039.200um, leaf=19658.200um, total=22697.400um
      sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after post-conditioning:
      Capacitance : {count=1, worst=[0.002pF]} avg=0.002pF sd=0.000pF
    Clock tree state after post-conditioning:
      clock_tree clk: worst slew is leaf(0.105),trunk(0.094),top(nil), margined worst slew is leaf(0.105),trunk(0.094),top(nil)
      skew_group clk/CON: insertion delay [min=0.364, max=0.402, avg=0.386, sd=0.008], skew [0.038 vs 0.057, 100% {0.364, 0.386, 0.402}] (wid=0.053 ws=0.021) (gid=0.372 gs=0.042)
    Clock network insertion delays are now [0.364ns, 0.402ns] average 0.386ns std.dev 0.008ns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------
  Cell type      Count    Area
  -------------------------------
  Buffers         90      662.400
  Inverters        0        0.000
  Clock Gates      0        0.000
  Clock Logic      0        0.000
  All             90      662.400
  -------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      3039.200
  Leaf      19658.200
  Total     22697.400
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.365    0.485    0.850
  Leaf     4.695    3.591    8.286
  Total    5.060    4.076    9.136
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  5016     4.695     0.001       0.000      0.001    0.001
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  --------------------------------------------------------------------------
  Type           Units    Count    Average    Std. Dev.    Top 10 violations
  --------------------------------------------------------------------------
  Capacitance    pF         1       0.002       0.000      [0.002]
  --------------------------------------------------------------------------
  
  
  Clock tree summary at end of CTS:
  =================================
  
  -----------------------------------------------------
  Clock Tree        Worst Trunk Slew    Worst Leaf Slew
  -----------------------------------------------------
  clock_tree clk         0.094               0.105
  -----------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.364     0.402     0.038       0.057         0.021           0.008           0.386        0.008     100% {0.364, 0.386, 0.402}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.364ns, 0.402ns] average 0.386ns std.dev 0.008ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
Resetting all latency settings from fanout cone of clock 'clk'
Resetting all latency settings from fanout cone of clock 'clk'
Clock DAG stats after update timingGraph:
  cell counts    : b=90, i=0, cg=0, l=0, total=90
  cell areas     : b=662.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=662.400um^2
  gate capacitance : top=0.000pF, trunk=0.365pF, leaf=4.695pF, total=5.060pF
  wire capacitance : top=0.000pF, trunk=0.485pF, leaf=3.591pF, total=4.076pF
  wire lengths   : top=0.000um, trunk=3039.200um, leaf=19658.200um, total=22697.400um
  sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
Clock DAG net violations after update timingGraph:
  Capacitance : {count=1, worst=[0.002pF]} avg=0.002pF sd=0.000pF
Clock tree state after update timingGraph:
  clock_tree clk: worst slew is leaf(0.105),trunk(0.094),top(nil), margined worst slew is leaf(0.105),trunk(0.094),top(nil)
  skew_group clk/CON: insertion delay [min=0.364, max=0.402, avg=0.386, sd=0.008], skew [0.038 vs 0.057, 100% {0.364, 0.386, 0.402}] (wid=0.053 ws=0.021) (gid=0.372 gs=0.042)
Clock network insertion delays are now [0.364ns, 0.402ns] average 0.386ns std.dev 0.008ns
Logging CTS constraint violations... 
  Clock tree clk has 1 max_capacitance violation.
**WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.084pF below the root driver for clock_tree clk at (0.000,1.200), in power domain auto-default. Achieved capacitance of 0.086pF.
Type 'man IMPCCOPT-1033' for more detail.
Logging CTS constraint violations done.
Synthesizing clock trees with CCOpt done.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1401.6M, totSessionCpu=0:46:11 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1401.6M)
** Profile ** Start :  cpu=0:00:00.0, mem=1401.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1401.6M
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1475.55 CPU=0:00:03.2 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.7  real=0:00:04.0  mem= 1475.6M) ***
*** Done Building Timing Graph (cpu=0:00:04.1 real=0:00:04.0 totSessionCpu=0:46:15 mem=1475.6M)
** Profile ** Overall slacks :  cpu=0:00:04.2, mem=1475.6M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1475.6M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.678  |
|           TNS (ns):|-551.017 |
|    Violating Paths:|  1152   |
|          All Paths:|  8040   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 86.536%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1475.6M
**optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 1416.2M, totSessionCpu=0:46:16 **
** INFO : this run is activating low effort ccoptDesign flow

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 27008

Instance distribution across the VT partitions:

 LVT : inst = 12373 (45.8%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 12373 (45.8%)

 HVT : inst = 14635 (54.2%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 14635 (54.2%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 1416.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1416.2M) ***
*** Starting optimizing excluded clock nets MEM= 1416.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1416.2M) ***
Include MVT Delays for Hold Opt
*** Timing NOT met, worst failing slack is -0.678
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in TNS mode
Info: 91 nets with fixed/cover wires excluded.
Info: 91 clock nets excluded from IPO operation.
*info: 91 clock nets excluded
*info: 2 special nets excluded.
*info: 102 no-driver nets excluded.
*info: 91 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.678 TNS Slack -551.016 Density 86.54
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.678|   -0.678|-551.016| -551.016|    86.54%|   0:00:00.0| 1619.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
|  -0.667|   -0.667|-550.164| -550.164|    86.54%|   0:00:00.0| 1623.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
|  -0.658|   -0.658|-548.698| -548.698|    86.54%|   0:00:01.0| 1626.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
|  -0.658|   -0.658|-547.356| -547.356|    86.55%|   0:00:01.0| 1629.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
|  -0.658|   -0.658|-547.127| -547.127|    86.57%|   0:00:00.0| 1630.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
|  -0.658|   -0.658|-546.895| -546.895|    86.57%|   0:00:00.0| 1630.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
|  -0.658|   -0.658|-546.888| -546.888|    86.57%|   0:00:00.0| 1630.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
|  -0.658|   -0.658|-546.329| -546.329|    86.58%|   0:00:01.0| 1630.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
|  -0.658|   -0.658|-546.325| -546.325|    86.59%|   0:00:00.0| 1630.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
|  -0.658|   -0.658|-544.154| -544.154|    86.62%|   0:00:02.0| 1630.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_14_/D   |
|  -0.658|   -0.658|-543.761| -543.761|    86.64%|   0:00:00.0| 1630.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_14_/D   |
|  -0.658|   -0.658|-543.192| -543.192|    86.65%|   0:00:01.0| 1630.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_12_/D   |
|  -0.658|   -0.658|-542.863| -542.863|    86.65%|   0:00:00.0| 1630.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_12_/D   |
|  -0.658|   -0.658|-542.284| -542.284|    86.67%|   0:00:01.0| 1631.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -0.658|   -0.658|-541.701| -541.701|    86.68%|   0:00:00.0| 1631.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_11_/D   |
|  -0.658|   -0.658|-541.629| -541.629|    86.69%|   0:00:00.0| 1631.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_11_/D   |
|  -0.658|   -0.658|-541.145| -541.145|    86.70%|   0:00:01.0| 1631.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -0.658|   -0.658|-540.993| -540.993|    86.71%|   0:00:00.0| 1631.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -0.658|   -0.658|-538.600| -538.600|    86.72%|   0:00:01.0| 1631.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_10_/D   |
|  -0.658|   -0.658|-538.368| -538.368|    86.73%|   0:00:01.0| 1631.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_10_/D   |
|  -0.658|   -0.658|-538.346| -538.346|    86.75%|   0:00:00.0| 1631.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_10_/D   |
|  -0.658|   -0.658|-537.711| -537.711|    86.76%|   0:00:01.0| 1631.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_18_/D   |
|  -0.658|   -0.658|-536.933| -536.933|    86.80%|   0:00:01.0| 1631.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_18_/D   |
|  -0.658|   -0.658|-536.850| -536.850|    86.80%|   0:00:01.0| 1632.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_18_/D   |
|  -0.658|   -0.658|-536.845| -536.845|    86.82%|   0:00:00.0| 1632.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_18_/D   |
|  -0.658|   -0.658|-536.792| -536.792|    86.82%|   0:00:00.0| 1632.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_18_/D   |
|  -0.658|   -0.658|-536.281| -536.281|    86.84%|   0:00:01.0| 1632.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_15_/D   |
|  -0.658|   -0.658|-536.040| -536.040|    86.85%|   0:00:01.0| 1632.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_15_/D   |
|  -0.658|   -0.658|-536.032| -536.032|    86.86%|   0:00:00.0| 1632.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_15_/D   |
|  -0.658|   -0.658|-535.529| -535.529|    86.86%|   0:00:02.0| 1633.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.658|   -0.658|-535.381| -535.381|    86.86%|   0:00:00.0| 1633.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.658|   -0.658|-535.253| -535.253|    86.88%|   0:00:00.0| 1633.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -0.658|   -0.658|-535.135| -535.135|    86.88%|   0:00:01.0| 1633.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_10_/D   |
|  -0.658|   -0.658|-535.135| -535.135|    86.88%|   0:00:01.0| 1633.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_10_/D   |
|  -0.658|   -0.658|-534.925| -534.925|    86.89%|   0:00:00.0| 1634.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -0.658|   -0.658|-534.876| -534.876|    86.90%|   0:00:01.0| 1634.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -0.658|   -0.658|-534.494| -534.494|    86.90%|   0:00:00.0| 1634.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_9_/D    |
|  -0.658|   -0.658|-534.454| -534.454|    86.92%|   0:00:01.0| 1634.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_8_/D    |
|  -0.658|   -0.658|-534.370| -534.370|    86.94%|   0:00:01.0| 1634.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_9_/D    |
|  -0.658|   -0.658|-534.203| -534.203|    86.95%|   0:00:00.0| 1634.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_9_/D    |
|  -0.658|   -0.658|-534.052| -534.052|    86.95%|   0:00:00.0| 1634.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_9_/D    |
|  -0.658|   -0.658|-533.870| -533.870|    86.95%|   0:00:01.0| 1634.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_8_/D    |
|  -0.658|   -0.658|-533.731| -533.731|    86.96%|   0:00:00.0| 1634.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_8_/D    |
|  -0.658|   -0.658|-533.615| -533.615|    86.97%|   0:00:00.0| 1634.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_8_/D    |
|  -0.658|   -0.658|-533.591| -533.591|    86.97%|   0:00:00.0| 1634.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_8_/D    |
|  -0.658|   -0.658|-533.349| -533.349|    86.97%|   0:00:01.0| 1634.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_8_/D    |
|  -0.658|   -0.658|-533.031| -533.031|    86.98%|   0:00:01.0| 1634.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_7_/D    |
|  -0.658|   -0.658|-532.613| -532.613|    86.98%|   0:00:01.0| 1634.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_6_/D    |
|  -0.658|   -0.658|-532.556| -532.556|    86.99%|   0:00:01.0| 1634.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_7_/D    |
|  -0.658|   -0.658|-532.512| -532.512|    86.99%|   0:00:00.0| 1634.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_7_/D    |
|  -0.658|   -0.658|-532.423| -532.423|    86.99%|   0:00:00.0| 1634.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_6_/D    |
|  -0.658|   -0.658|-532.263| -532.263|    86.99%|   0:00:00.0| 1634.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_7_/D    |
|  -0.658|   -0.658|-532.081| -532.081|    86.99%|   0:00:01.0| 1634.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_5_/D    |
|  -0.658|   -0.658|-532.074| -532.074|    87.00%|   0:00:00.0| 1634.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_5_/D    |
|  -0.658|   -0.658|-532.025| -532.025|    87.01%|   0:00:01.0| 1634.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_5_/D    |
|  -0.658|   -0.658|-532.068| -532.068|    87.01%|   0:00:00.0| 1634.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_5_/D    |
|  -0.658|   -0.658|-532.017| -532.017|    87.02%|   0:00:01.0| 1634.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
|  -0.658|   -0.658|-531.967| -531.967|    87.02%|   0:00:00.0| 1634.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
|  -0.658|   -0.658|-531.862| -531.862|    87.02%|   0:00:00.0| 1634.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
|  -0.658|   -0.658|-531.155| -531.155|    87.03%|   0:00:00.0| 1634.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_5_/D    |
|  -0.658|   -0.658|-531.097| -531.097|    87.03%|   0:00:00.0| 1634.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_5_/D    |
|  -0.658|   -0.658|-531.015| -531.015|    87.03%|   0:00:00.0| 1634.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_4_/D    |
|  -0.658|   -0.658|-530.938| -530.938|    87.04%|   0:00:00.0| 1634.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_4_/D    |
|  -0.658|   -0.658|-530.853| -530.853|    87.04%|   0:00:00.0| 1634.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_4_/D    |
|  -0.658|   -0.658|-530.845| -530.845|    87.05%|   0:00:01.0| 1634.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_4_/D    |
|  -0.658|   -0.658|-530.775| -530.775|    87.05%|   0:00:00.0| 1634.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_4_/D    |
|  -0.658|   -0.658|-530.696| -530.696|    87.05%|   0:00:00.0| 1634.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_4_/D    |
|  -0.658|   -0.658|-530.628| -530.628|    87.06%|   0:00:00.0| 1634.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_4_/D    |
|  -0.658|   -0.658|-530.572| -530.572|    87.06%|   0:00:01.0| 1634.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_3_/D    |
|  -0.658|   -0.658|-530.463| -530.463|    87.06%|   0:00:00.0| 1634.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_3_/D    |
|  -0.658|   -0.658|-530.483| -530.483|    87.06%|   0:00:00.0| 1634.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_3_/D    |
|  -0.658|   -0.658|-530.326| -530.326|    87.06%|   0:00:01.0| 1634.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_2_/D    |
|  -0.658|   -0.658|-530.325| -530.325|    87.06%|   0:00:00.0| 1634.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_2_/D    |
|  -0.658|   -0.658|-530.301| -530.301|    87.07%|   0:00:00.0| 1634.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_2_/D    |
|  -0.658|   -0.658|-530.301| -530.301|    87.07%|   0:00:00.0| 1634.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:33.5 real=0:00:33.0 mem=1634.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:33.6 real=0:00:33.0 mem=1634.1M) ***
** GigaOpt Optimizer WNS Slack -0.658 TNS Slack -530.301 Density 87.07
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.658  TNS Slack -530.301 Density 87.07
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    87.07%|        -|  -0.658|-530.301|   0:00:00.0| 1634.1M|
|    87.00%|       55|  -0.658|-529.860|   0:00:02.0| 1634.1M|
|    86.26%|      992|  -0.651|-532.209|   0:00:09.0| 1634.1M|
|    86.25%|        3|  -0.651|-532.209|   0:00:00.0| 1634.1M|
|    86.25%|        0|  -0.651|-532.209|   0:00:00.0| 1634.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.651  TNS Slack -532.210 Density 86.25
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 91 constrained nets 
Layer 7 has 316 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:10.7) (real = 0:00:11.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:11, real=0:00:11, mem=1634.07M, totSessionCpu=0:47:09).
*** Starting refinePlace (0:47:09 mem=1650.1M) ***
Total net bbox length = 4.403e+05 (1.899e+05 2.504e+05) (ext = 2.153e+04)
Density distribution unevenness ratio = 4.313%
Density distribution unevenness ratio = 4.025%
Move report: Timing Driven Placement moves 21602 insts, mean move: 2.66 um, max move: 85.80 um
	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_82_0): (230.80, 294.40) --> (250.00, 361.00)
	Runtime: CPU: 0:00:09.3 REAL: 0:00:09.0 MEM: 1674.7MB
Density distribution unevenness ratio = 4.009%
Move report: Detail placement moves 13156 insts, mean move: 0.83 um, max move: 6.40 um
	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_50_): (65.20, 262.00) --> (66.20, 256.60)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1674.7MB
Summary Report:
Instances move: 22077 (out of 27073 movable)
Mean displacement: 2.76 um
Max displacement: 86.20 um (Instance: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_82_0) (230.8, 294.4) -> (250.4, 361)
	Length: 18 sites, height: 1 rows, site name: core, cell type: OAI21D4
Total net bbox length = 4.556e+05 (2.070e+05 2.486e+05) (ext = 2.150e+04)
Runtime: CPU: 0:00:10.1 REAL: 0:00:10.0 MEM: 1674.7MB
*** Finished refinePlace (0:47:19 mem=1674.7M) ***
Finished re-routing un-routed nets (0:00:00.0 1674.7M)


Density : 0.8625
Max route overflow : 0.0005


*** Finish Physical Update (cpu=0:00:10.8 real=0:00:11.0 mem=1674.7M) ***
** GigaOpt Optimizer WNS Slack -0.653 TNS Slack -530.268 Density 86.25
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 91 constrained nets 
Layer 7 has 316 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:57.2 real=0:00:57.0 mem=1674.7M) ***

End: GigaOpt Optimization in TNS mode
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in WNS mode
Info: 91 nets with fixed/cover wires excluded.
Info: 91 clock nets excluded from IPO operation.
*info: 91 clock nets excluded
*info: 2 special nets excluded.
*info: 102 no-driver nets excluded.
*info: 91 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.653 TNS Slack -530.268 Density 86.25
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.653|   -0.653|-530.268| -530.268|    86.25%|   0:00:00.0| 1639.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
|  -0.639|   -0.639|-529.470| -529.470|    86.26%|   0:00:01.0| 1640.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
|  -0.632|   -0.632|-528.320| -528.320|    86.26%|   0:00:05.0| 1640.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_16_/D   |
|  -0.627|   -0.627|-527.850| -527.850|    86.26%|   0:00:02.0| 1640.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
|  -0.626|   -0.626|-526.623| -526.623|    86.25%|   0:00:05.0| 1640.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
|  -0.622|   -0.622|-526.554| -526.554|    86.26%|   0:00:01.0| 1640.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
|  -0.622|   -0.622|-525.344| -525.344|    86.26%|   0:00:01.0| 1640.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_16_/D   |
|  -0.622|   -0.622|-525.331| -525.331|    86.27%|   0:00:03.0| 1640.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_16_/D   |
|  -0.615|   -0.615|-525.159| -525.159|    86.29%|   0:00:00.0| 1640.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
|  -0.615|   -0.615|-524.562| -524.562|    86.30%|   0:00:18.0| 1642.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
|  -0.615|   -0.615|-524.375| -524.375|    86.30%|   0:00:01.0| 1642.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
|  -0.615|   -0.615|-524.354| -524.354|    86.30%|   0:00:00.0| 1642.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
|  -0.610|   -0.610|-523.914| -523.914|    86.36%|   0:00:01.0| 1642.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
|  -0.610|   -0.610|-522.962| -522.962|    86.37%|   0:00:09.0| 1642.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
|  -0.606|   -0.606|-522.689| -522.689|    86.41%|   0:00:01.0| 1642.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
|  -0.606|   -0.606|-521.843| -521.843|    86.41%|   0:00:04.0| 1642.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
|  -0.602|   -0.602|-521.377| -521.377|    86.44%|   0:00:01.0| 1642.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
|  -0.602|   -0.602|-520.866| -520.866|    86.44%|   0:00:05.0| 1642.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
|  -0.602|   -0.602|-520.776| -520.776|    86.44%|   0:00:00.0| 1642.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
|  -0.600|   -0.600|-520.485| -520.485|    86.47%|   0:00:01.0| 1642.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_15_/D   |
|  -0.600|   -0.600|-520.268| -520.268|    86.47%|   0:00:01.0| 1642.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_15_/D   |
|  -0.600|   -0.600|-520.250| -520.250|    86.48%|   0:00:00.0| 1642.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_15_/D   |
|  -0.600|   -0.600|-519.833| -519.833|    86.48%|   0:00:02.0| 1642.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_16_/D   |
|  -0.596|   -0.596|-519.634| -519.634|    86.51%|   0:00:01.0| 1642.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_12_/D   |
|  -0.596|   -0.596|-518.884| -518.884|    86.52%|   0:00:01.0| 1642.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_12_/D   |
|  -0.596|   -0.596|-518.872| -518.872|    86.52%|   0:00:00.0| 1642.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_12_/D   |
|  -0.594|   -0.594|-518.153| -518.153|    86.53%|   0:00:01.0| 1642.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_16_/D   |
|  -0.594|   -0.594|-517.515| -517.515|    86.54%|   0:00:01.0| 1642.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_16_/D   |
|  -0.594|   -0.594|-517.405| -517.405|    86.56%|   0:00:05.0| 1642.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:03.3 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.6  real=0:00:04.0  mem= 0.0M) ***
{ slack_summary { { columns { path_group } { total_neg_slack } { worst_slack } { num_of_violations } { num_of_paths } } { default { -196.655 } { -0.189 } { 1392 } { 7014 } } } }

_______________________________________________________________________
skewClock sized 6 and inserted 36 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.403|   -0.403|-413.080| -418.814|    86.66%|   0:00:21.0| 1682.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_15_/D   |
|  -0.401|   -0.401|-413.032| -418.766|    86.66%|   0:00:03.0| 1682.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_15_/D   |
|  -0.401|   -0.401|-412.990| -418.724|    86.66%|   0:00:01.0| 1682.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_15_/D   |
|  -0.397|   -0.397|-413.237| -418.972|    86.67%|   0:00:00.0| 1682.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_19_/D   |
|  -0.396|   -0.396|-413.434| -419.168|    86.69%|   0:00:01.0| 1682.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_19_/D   |
|  -0.396|   -0.396|-413.543| -419.277|    86.69%|   0:00:01.0| 1682.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_19_/D   |
|  -0.395|   -0.395|-413.429| -419.163|    86.69%|   0:00:00.0| 1682.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_15_/D   |
|  -0.395|   -0.395|-414.303| -420.038|    86.69%|   0:00:02.0| 1682.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_15_/D   |
|  -0.392|   -0.392|-414.327| -420.061|    86.76%|   0:00:01.0| 1682.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_19_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 4 and inserted 31 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.294|   -0.294|-385.215| -403.722|    86.86%|   0:00:15.0| 1701.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_19_/D   |
|  -0.290|   -0.290|-385.061| -403.569|    86.86%|   0:00:02.0| 1701.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_17_/D   |
|  -0.289|   -0.289|-384.566| -403.073|    86.87%|   0:00:01.0| 1701.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_19_/D   |
|  -0.287|   -0.287|-384.432| -402.940|    86.88%|   0:00:03.0| 1701.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_10_/D   |
|  -0.286|   -0.286|-383.301| -401.808|    86.88%|   0:00:01.0| 1701.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_15_/D   |
|  -0.285|   -0.285|-382.719| -401.226|    86.89%|   0:00:01.0| 1701.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_15_/D   |
|  -0.284|   -0.284|-383.255| -401.762|    86.89%|   0:00:03.0| 1701.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_15_/D   |
|  -0.283|   -0.283|-383.236| -401.743|    86.89%|   0:00:03.0| 1701.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_15_/D   |
|  -0.283|   -0.283|-378.636| -397.143|    86.89%|   0:00:00.0| 1701.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_15_/D   |
|  -0.283|   -0.283|-379.349| -397.856|    86.97%|   0:00:02.0| 1701.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_15_/D   |
|  -0.283|   -0.283|-379.349| -397.856|    86.97%|   0:00:00.0| 1701.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_15_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:11 real=0:02:12 mem=1701.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.213|   -0.283| -18.507| -397.856|    86.97%|   0:00:00.0| 1701.8M|   WC_VIEW|  default| out[1]                                             |
|  -0.195|   -0.283| -17.996| -397.345|    86.97%|   0:00:00.0| 1701.8M|   WC_VIEW|  default| out[13]                                            |
|  -0.187|   -0.283| -17.910| -397.259|    86.97%|   0:00:00.0| 1701.8M|   WC_VIEW|  default| out[17]                                            |
|  -0.177|   -0.283| -17.713| -397.062|    86.97%|   0:00:00.0| 1701.8M|   WC_VIEW|  default| out[20]                                            |
|  -0.168|   -0.283| -17.301| -396.650|    86.97%|   0:00:00.0| 1701.8M|   WC_VIEW|  default| out[135]                                           |
|  -0.155|   -0.283| -17.075| -396.424|    86.97%|   0:00:00.0| 1701.8M|   WC_VIEW|  default| out[45]                                            |
|  -0.147|   -0.283| -16.537| -395.886|    86.97%|   0:00:00.0| 1701.8M|   WC_VIEW|  default| out[121]                                           |
|  -0.139|   -0.283| -16.096| -395.445|    86.98%|   0:00:00.0| 1701.8M|   WC_VIEW|  default| out[114]                                           |
|  -0.131|   -0.283| -15.712| -395.061|    86.98%|   0:00:00.0| 1701.8M|   WC_VIEW|  default| out[43]                                            |
|  -0.123|   -0.283| -15.323| -394.672|    86.98%|   0:00:00.0| 1701.8M|   WC_VIEW|  default| out[68]                                            |
|  -0.115|   -0.283| -14.832| -394.181|    86.99%|   0:00:00.0| 1701.8M|   WC_VIEW|  default| out[17]                                            |
|  -0.108|   -0.283| -13.982| -393.331|    87.01%|   0:00:00.0| 1701.8M|   WC_VIEW|  default| out[158]                                           |
|  -0.101|   -0.283| -13.000| -392.349|    87.03%|   0:00:00.0| 1701.8M|   WC_VIEW|  default| out[68]                                            |
|  -0.100|   -0.283| -12.328| -391.678|    87.05%|   0:00:00.0| 1701.8M|   WC_VIEW|  default| out[43]                                            |
|  -0.100|   -0.283| -12.303| -391.652|    87.05%|   0:00:00.0| 1701.8M|   WC_VIEW|  default| out[43]                                            |
|  -0.097|   -0.283| -12.300| -391.649|    87.05%|   0:00:00.0| 1701.8M|   WC_VIEW|  default| out[43]                                            |
|  -0.097|   -0.283| -12.016| -391.365|    87.06%|   0:00:00.0| 1701.8M|   WC_VIEW|  default| out[43]                                            |
|  -0.097|   -0.283| -12.016| -391.365|    87.06%|   0:00:00.0| 1701.8M|   WC_VIEW|  default| out[43]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:00.0 mem=1701.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:12 real=0:02:13 mem=1701.8M) ***
** GigaOpt Optimizer WNS Slack -0.283 TNS Slack -391.365 Density 87.06
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.283  TNS Slack -391.365 Density 87.06
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    87.06%|        -|  -0.283|-391.365|   0:00:00.0| 1701.8M|
|    86.96%|       55|  -0.282|-390.091|   0:00:02.0| 1701.8M|
|    86.50%|      703|  -0.280|-390.750|   0:00:08.0| 1701.8M|
|    86.50%|       10|  -0.280|-390.750|   0:00:00.0| 1701.8M|
|    86.50%|        0|  -0.280|-390.750|   0:00:00.0| 1701.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.280  TNS Slack -390.750 Density 86.50
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 158 constrained nets 
Layer 7 has 289 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:10.0) (real = 0:00:10.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:10, real=0:00:10, mem=1701.82M, totSessionCpu=0:49:47).
*** Starting refinePlace (0:49:47 mem=1717.8M) ***
Total net bbox length = 4.591e+05 (2.089e+05 2.501e+05) (ext = 2.160e+04)
Density distribution unevenness ratio = 3.983%
Density distribution unevenness ratio = 3.890%
Move report: Timing Driven Placement moves 22210 insts, mean move: 2.28 um, max move: 30.80 um
	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_9478_0): (313.80, 299.80) --> (328.40, 316.00)
	Runtime: CPU: 0:00:08.9 REAL: 0:00:09.0 MEM: 1731.3MB
Density distribution unevenness ratio = 3.877%
Move report: Detail placement moves 14020 insts, mean move: 0.82 um, max move: 6.20 um
	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_60_): (125.80, 292.60) --> (123.20, 296.20)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1731.3MB
Summary Report:
Instances move: 22535 (out of 27306 movable)
Mean displacement: 2.41 um
Max displacement: 30.80 um (Instance: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_9478_0) (313.8, 299.8) -> (328.4, 316)
	Length: 6 sites, height: 1 rows, site name: core, cell type: INVD3
Total net bbox length = 4.579e+05 (2.092e+05 2.488e+05) (ext = 2.161e+04)
Runtime: CPU: 0:00:09.4 REAL: 0:00:10.0 MEM: 1731.3MB
*** Finished refinePlace (0:49:56 mem=1731.3M) ***
Finished re-routing un-routed nets (0:00:00.0 1731.3M)


Density : 0.8682
Max route overflow : 0.0005


*** Finish Physical Update (cpu=0:00:10.3 real=0:00:10.0 mem=1731.3M) ***
** GigaOpt Optimizer WNS Slack -0.296 TNS Slack -394.134 Density 86.82
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.296|   -0.296|-382.118| -394.134|    86.82%|   0:00:00.0| 1731.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_18_/D   |
|  -0.287|   -0.287|-380.395| -392.411|    86.82%|   0:00:00.0| 1731.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_15_/D   |
|  -0.286|   -0.286|-380.096| -392.112|    86.83%|   0:00:04.0| 1731.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_15_/D   |
|  -0.281|   -0.281|-379.462| -391.478|    86.85%|   0:00:00.0| 1731.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_15_/D   |
|  -0.277|   -0.277|-374.932| -386.948|    86.85%|   0:00:06.0| 1740.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_19_/D   |
|  -0.275|   -0.275|-369.632| -381.648|    86.88%|   0:00:15.0| 1740.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -0.273|   -0.273|-369.568| -381.584|    86.89%|   0:00:10.0| 1740.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_15_/D   |
|  -0.273|   -0.273|-369.175| -381.191|    86.90%|   0:00:04.0| 1740.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_19_/D   |
|  -0.273|   -0.273|-369.037| -381.053|    86.93%|   0:00:03.0| 1740.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_19_/D   |
|  -0.273|   -0.273|-368.501| -380.518|    86.94%|   0:00:03.0| 1740.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_19_/D   |
|  -0.273|   -0.273|-368.409| -380.425|    86.94%|   0:00:01.0| 1740.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_19_/D   |
|  -0.272|   -0.272|-366.143| -378.160|    87.05%|   0:00:12.0| 1740.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_19_/D   |
|  -0.272|   -0.272|-365.929| -377.945|    87.06%|   0:00:03.0| 1740.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_19_/D   |
|  -0.272|   -0.272|-365.916| -377.932|    87.06%|   0:00:00.0| 1740.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_19_/D   |
|  -0.270|   -0.270|-366.802| -378.818|    87.08%|   0:00:00.0| 1740.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_19_/D   |
|  -0.270|   -0.270|-366.401| -378.417|    87.08%|   0:00:06.0| 1740.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_19_/D   |
|  -0.270|   -0.270|-366.343| -378.359|    87.11%|   0:00:00.0| 1740.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_19_/D   |
|  -0.268|   -0.268|-366.296| -378.312|    87.19%|   0:00:10.0| 1740.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
|  -0.268|   -0.268|-364.155| -376.171|    87.21%|   0:00:13.0| 1740.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
|  -0.268|   -0.268|-364.143| -376.160|    87.21%|   0:00:02.0| 1740.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
|  -0.268|   -0.268|-364.004| -376.020|    87.36%|   0:00:18.0| 1740.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 26 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.265|   -0.265|-334.971| -346.987|    87.38%|   0:00:19.0| 1744.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_15_/D   |
|  -0.265|   -0.265|-334.958| -346.975|    87.47%|   0:00:02.0| 1744.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_15_/D   |
|  -0.265|   -0.265|-334.820| -346.836|    87.52%|   0:00:05.0| 1744.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_15_/D   |
|  -0.265|   -0.265|-334.718| -346.734|    87.57%|   0:00:03.0| 1744.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_15_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 22 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.261|   -0.261|-309.916| -321.932|    87.59%|   0:00:12.0| 1741.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_19_/D   |
|  -0.261|   -0.261|-309.912| -321.928|    87.59%|   0:00:00.0| 1741.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_19_/D   |
|  -0.261|   -0.261|-310.370| -322.386|    87.70%|   0:00:04.0| 1741.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_19_/D   |
|  -0.261|   -0.261|-310.370| -322.386|    87.70%|   0:00:00.0| 1741.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_19_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:35 real=0:02:35 mem=1741.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.097|   -0.261| -12.016| -322.386|    87.70%|   0:00:00.0| 1741.7M|   WC_VIEW|  default| out[43]                                            |
|  -0.097|   -0.261| -12.016| -322.386|    87.70%|   0:00:00.0| 1741.7M|   WC_VIEW|  default| out[43]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1741.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:36 real=0:02:35 mem=1741.7M) ***
** GigaOpt Optimizer WNS Slack -0.261 TNS Slack -322.386 Density 87.70
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.261  TNS Slack -322.386 Density 87.70
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    87.70%|        -|  -0.261|-322.386|   0:00:00.0| 1741.7M|
|    87.66%|       25|  -0.261|-322.211|   0:00:01.0| 1741.7M|
|    87.29%|      586|  -0.258|-321.167|   0:00:07.0| 1741.7M|
|    87.29%|        4|  -0.258|-321.167|   0:00:00.0| 1741.7M|
|    87.29%|        0|  -0.258|-321.167|   0:00:00.0| 1741.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.258  TNS Slack -321.167 Density 87.29
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 206 constrained nets 
Layer 7 has 293 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:08.9) (real = 0:00:09.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:09, real=0:00:09, mem=1741.66M, totSessionCpu=0:52:42).
*** Starting refinePlace (0:52:42 mem=1741.7M) ***
Total net bbox length = 4.603e+05 (2.101e+05 2.503e+05) (ext = 2.161e+04)
Density distribution unevenness ratio = 3.908%
Density distribution unevenness ratio = 3.378%
Move report: Timing Driven Placement moves 25297 insts, mean move: 3.38 um, max move: 43.00 um
	Max move on inst (FE_USKC1793_CTS_142): (273.40, 62.20) --> (257.40, 35.20)
	Runtime: CPU: 0:00:11.4 REAL: 0:00:11.0 MEM: 1756.2MB
Density distribution unevenness ratio = 3.369%
Move report: Detail placement moves 14990 insts, mean move: 0.84 um, max move: 8.00 um
	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1355): (288.20, 254.80) --> (292.60, 251.20)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1756.2MB
Summary Report:
Instances move: 25511 (out of 27523 movable)
Mean displacement: 3.50 um
Max displacement: 43.60 um (Instance: FE_USKC1793_CTS_142) (273.4, 62.2) -> (256.8, 35.2)
	Length: 22 sites, height: 1 rows, site name: core, cell type: BUFFD12
Total net bbox length = 4.594e+05 (2.101e+05 2.493e+05) (ext = 2.121e+04)
Runtime: CPU: 0:00:12.0 REAL: 0:00:11.0 MEM: 1756.2MB
*** Finished refinePlace (0:52:54 mem=1756.2M) ***
Finished re-routing un-routed nets (0:00:00.1 1756.2M)


Density : 0.8743
Max route overflow : 0.0005


*** Finish Physical Update (cpu=0:00:13.1 real=0:00:13.0 mem=1756.2M) ***
** GigaOpt Optimizer WNS Slack -0.288 TNS Slack -326.050 Density 87.43
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.288|   -0.288|-314.051| -326.050|    87.43%|   0:00:00.0| 1756.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
|  -0.279|   -0.279|-314.000| -325.998|    87.43%|   0:00:01.0| 1756.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
|  -0.273|   -0.273|-313.467| -325.466|    87.44%|   0:00:00.0| 1756.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
|  -0.269|   -0.269|-313.101| -325.100|    87.44%|   0:00:02.0| 1756.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_12_/D   |
|  -0.263|   -0.263|-312.229| -324.228|    87.45%|   0:00:03.0| 1756.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.259|   -0.259|-311.523| -323.522|    87.45%|   0:00:07.0| 1756.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.259|   -0.259|-312.213| -324.212|    87.47%|   0:00:13.0| 1756.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.259|   -0.259|-309.157| -321.156|    87.47%|   0:00:01.0| 1756.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.257|   -0.257|-309.267| -321.266|    87.50%|   0:00:01.0| 1748.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_12_/D   |
|  -0.257|   -0.257|-309.173| -321.172|    87.52%|   0:00:14.0| 1748.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_12_/D   |
|  -0.256|   -0.256|-309.053| -321.052|    87.56%|   0:00:02.0| 1748.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.256|   -0.256|-308.630| -320.629|    87.57%|   0:00:05.0| 1748.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.254|   -0.254|-308.380| -320.379|    87.59%|   0:00:02.0| 1748.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.254|   -0.254|-297.338| -309.337|    87.60%|   0:00:10.0| 1748.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.254|   -0.254|-297.150| -309.149|    87.61%|   0:00:01.0| 1748.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.254|   -0.254|-296.814| -308.813|    87.68%|   0:00:01.0| 1748.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.254|   -0.254|-296.757| -308.755|    87.69%|   0:00:02.0| 1748.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.254|   -0.254|-296.589| -308.588|    87.72%|   0:00:15.0| 1748.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.254|   -0.254|-296.501| -308.500|    87.77%|   0:00:03.0| 1748.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.254|   -0.254|-296.499| -308.497|    87.77%|   0:00:00.0| 1748.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.254|   -0.254|-296.465| -308.464|    87.77%|   0:00:01.0| 1748.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.254|   -0.254|-296.433| -308.431|    87.79%|   0:00:02.0| 1748.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.254|   -0.254|-296.433| -308.432|    87.80%|   0:00:00.0| 1748.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:27 real=0:01:26 mem=1748.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.097|   -0.254| -11.999| -308.432|    87.80%|   0:00:00.0| 1748.3M|   WC_VIEW|  default| out[43]                                            |
|  -0.097|   -0.254| -11.999| -308.432|    87.80%|   0:00:00.0| 1748.3M|   WC_VIEW|  default| out[43]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1748.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:27 real=0:01:27 mem=1748.3M) ***
** GigaOpt Optimizer WNS Slack -0.254 TNS Slack -308.432 Density 87.80
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.254  TNS Slack -308.432 Density 87.80
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    87.80%|        -|  -0.254|-308.432|   0:00:00.0| 1748.3M|
|    87.77%|       12|  -0.254|-308.069|   0:00:02.0| 1748.3M|
|    87.55%|      436|  -0.252|-309.009|   0:00:06.0| 1748.3M|
|    87.55%|        1|  -0.252|-309.009|   0:00:00.0| 1748.3M|
|    87.55%|        0|  -0.252|-309.009|   0:00:00.0| 1748.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.252  TNS Slack -309.009 Density 87.55
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 206 constrained nets 
Layer 7 has 287 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:08.5) (real = 0:00:08.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=1738.08M, totSessionCpu=0:54:31).
*** Starting refinePlace (0:54:31 mem=1738.1M) ***
Total net bbox length = 4.603e+05 (2.105e+05 2.498e+05) (ext = 2.121e+04)
Density distribution unevenness ratio = 3.280%
Density distribution unevenness ratio = 3.407%
Move report: Timing Driven Placement moves 20252 insts, mean move: 1.79 um, max move: 22.00 um
	Max move on inst (mac_array_instance/FE_USKC1578_CTS_50): (258.00, 292.60) --> (241.40, 287.20)
	Runtime: CPU: 0:00:08.4 REAL: 0:00:08.0 MEM: 1752.8MB
Density distribution unevenness ratio = 3.401%
Move report: Detail placement moves 15187 insts, mean move: 1.11 um, max move: 9.00 um
	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_6127_0): (52.20, 287.20) --> (61.20, 287.20)
	Runtime: CPU: 0:00:02.4 REAL: 0:00:02.0 MEM: 1752.8MB
Summary Report:
Instances move: 21897 (out of 27594 movable)
Mean displacement: 2.02 um
Max displacement: 22.20 um (Instance: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_9922_0) (135.8, 373.6) -> (120.8, 380.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 4.376e+05 (1.877e+05 2.499e+05) (ext = 2.110e+04)
Runtime: CPU: 0:00:10.8 REAL: 0:00:11.0 MEM: 1752.8MB
*** Finished refinePlace (0:54:42 mem=1752.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1752.8M)


Density : 0.8755
Max route overflow : 0.0005


*** Finish Physical Update (cpu=0:00:11.8 real=0:00:12.0 mem=1752.8M) ***
** GigaOpt Optimizer WNS Slack -0.263 TNS Slack -310.880 Density 87.55
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.263|   -0.263|-298.895| -310.880|    87.55%|   0:00:00.0| 1752.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_15_/D   |
|  -0.260|   -0.260|-298.377| -310.362|    87.58%|   0:00:11.0| 1737.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_17_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:11.0 real=0:00:11.0 mem=1737.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.097|   -0.260| -11.985| -310.362|    87.58%|   0:00:00.0| 1737.7M|   WC_VIEW|  default| out[43]                                            |
|  -0.097|   -0.260| -11.985| -310.362|    87.58%|   0:00:00.0| 1737.7M|   WC_VIEW|  default| out[43]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1737.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:11.2 real=0:00:11.0 mem=1737.7M) ***
*** Starting refinePlace (0:54:55 mem=1737.7M) ***
Total net bbox length = 4.378e+05 (1.878e+05 2.500e+05) (ext = 2.110e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1737.7MB
Summary Report:
Instances move: 0 (out of 27613 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.378e+05 (1.878e+05 2.500e+05) (ext = 2.110e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1737.7MB
*** Finished refinePlace (0:54:55 mem=1737.7M) ***
Finished re-routing un-routed nets (0:00:00.0 1737.7M)


Density : 0.8758
Max route overflow : 0.0005


*** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=1737.7M) ***
** GigaOpt Optimizer WNS Slack -0.260 TNS Slack -310.362 Density 87.58
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 206 constrained nets 
Layer 7 has 287 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:07:31 real=0:07:31 mem=1737.7M) ***

End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in TNS mode
Info: 91 nets with fixed/cover wires excluded.
Info: 206 clock nets excluded from IPO operation.
*info: 206 clock nets excluded
*info: 2 special nets excluded.
*info: 105 no-driver nets excluded.
*info: 91 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.260 TNS Slack -310.362 Density 87.58
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.260|   -0.260|-298.377| -310.362|    87.58%|   0:00:00.0| 1721.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_17_/D   |
|  -0.258|   -0.258|-288.932| -300.917|    87.62%|   0:00:21.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_15_/D   |
|  -0.259|   -0.259|-287.097| -299.082|    87.63%|   0:00:12.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_12_/D   |
|  -0.259|   -0.259|-286.656| -298.641|    87.64%|   0:00:02.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_12_/D   |
|  -0.259|   -0.259|-283.854| -295.840|    87.68%|   0:00:18.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_17_/D   |
|  -0.259|   -0.259|-283.493| -295.478|    87.73%|   0:00:01.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_17_/D   |
|  -0.259|   -0.259|-283.481| -295.466|    87.73%|   0:00:02.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_17_/D   |
|  -0.259|   -0.259|-275.998| -287.983|    87.74%|   0:00:08.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_12_/D   |
|  -0.259|   -0.259|-273.132| -285.117|    87.76%|   0:00:00.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_12_/D   |
|  -0.259|   -0.259|-273.119| -285.104|    87.77%|   0:00:01.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_12_/D   |
|  -0.259|   -0.259|-273.112| -285.097|    87.79%|   0:00:05.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_12_/D   |
|  -0.259|   -0.259|-273.111| -285.096|    87.80%|   0:00:01.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_12_/D   |
|  -0.259|   -0.259|-264.470| -276.455|    87.82%|   0:00:01.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_12_/D   |
|  -0.259|   -0.259|-264.455| -276.440|    87.82%|   0:00:00.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_12_/D   |
|  -0.259|   -0.259|-246.187| -258.172|    87.84%|   0:00:01.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_13_/D   |
|  -0.259|   -0.259|-241.776| -253.762|    87.84%|   0:00:01.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_13_/D   |
|  -0.259|   -0.259|-241.742| -253.727|    87.86%|   0:00:00.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_13_/D   |
|  -0.259|   -0.259|-241.602| -253.587|    87.86%|   0:00:00.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_13_/D   |
|  -0.259|   -0.259|-241.572| -253.557|    87.86%|   0:00:00.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_13_/D   |
|  -0.259|   -0.259|-239.857| -251.842|    87.88%|   0:00:01.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
|  -0.259|   -0.259|-231.992| -243.977|    87.89%|   0:00:01.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
|  -0.259|   -0.259|-229.598| -241.583|    87.93%|   0:00:03.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_17_/D   |
|  -0.259|   -0.259|-228.874| -240.859|    87.94%|   0:00:02.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_13_/D   |
|  -0.259|   -0.259|-226.654| -238.639|    87.94%|   0:00:01.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_13_/D   |
|  -0.259|   -0.259|-226.535| -238.520|    87.94%|   0:00:00.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_17_/D   |
|  -0.259|   -0.259|-225.359| -237.344|    87.97%|   0:00:01.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_17_/D   |
|  -0.259|   -0.259|-225.350| -237.335|    87.99%|   0:00:00.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_17_/D   |
|  -0.259|   -0.259|-214.660| -226.645|    88.00%|   0:00:02.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -0.259|   -0.259|-212.076| -224.061|    88.01%|   0:00:01.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -0.259|   -0.259|-212.047| -224.032|    88.01%|   0:00:00.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -0.259|   -0.259|-212.038| -224.023|    88.01%|   0:00:00.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -0.259|   -0.259|-206.778| -218.763|    88.04%|   0:00:02.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_10_/D   |
|  -0.259|   -0.259|-206.686| -218.672|    88.05%|   0:00:00.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_10_/D   |
|  -0.259|   -0.259|-200.547| -212.532|    88.06%|   0:00:02.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_14_/D   |
|  -0.259|   -0.259|-200.489| -212.474|    88.06%|   0:00:00.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_10_/D   |
|  -0.259|   -0.259|-197.386| -209.371|    88.07%|   0:00:00.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_10_/D   |
|  -0.259|   -0.259|-190.272| -202.257|    88.08%|   0:00:02.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_10_/D   |
|  -0.259|   -0.259|-187.619| -199.604|    88.08%|   0:00:01.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_10_/D   |
|  -0.259|   -0.259|-187.486| -199.471|    88.09%|   0:00:00.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
|  -0.259|   -0.259|-186.207| -198.192|    88.09%|   0:00:01.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
|  -0.259|   -0.259|-184.494| -196.479|    88.10%|   0:00:03.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
|  -0.259|   -0.259|-184.358| -196.344|    88.12%|   0:00:02.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
|  -0.259|   -0.259|-184.344| -196.329|    88.12%|   0:00:00.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
|  -0.259|   -0.259|-184.306| -196.291|    88.12%|   0:00:00.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
|  -0.259|   -0.259|-173.558| -185.543|    88.13%|   0:00:01.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_8_/D    |
|  -0.259|   -0.259|-170.049| -182.035|    88.13%|   0:00:01.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_8_/D    |
|  -0.259|   -0.259|-168.648| -180.633|    88.14%|   0:00:00.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_11_/D   |
|  -0.259|   -0.259|-168.559| -180.544|    88.14%|   0:00:00.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_11_/D   |
|  -0.259|   -0.259|-160.200| -172.185|    88.16%|   0:00:01.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_17_/D   |
|  -0.259|   -0.259|-157.770| -169.755|    88.16%|   0:00:00.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_17_/D   |
|  -0.259|   -0.259|-157.735| -169.720|    88.16%|   0:00:01.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_17_/D   |
|  -0.259|   -0.259|-146.412| -158.398|    88.20%|   0:00:01.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_13_/D   |
|  -0.259|   -0.259|-142.927| -154.912|    88.21%|   0:00:01.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_19_/D   |
|  -0.259|   -0.259|-142.740| -154.725|    88.21%|   0:00:01.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_19_/D   |
|  -0.259|   -0.259|-142.672| -154.658|    88.22%|   0:00:00.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_19_/D   |
|  -0.259|   -0.259|-142.652| -154.637|    88.22%|   0:00:01.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_19_/D   |
|  -0.259|   -0.259|-140.027| -152.012|    88.24%|   0:00:01.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_11_/D   |
|  -0.259|   -0.259|-137.616| -149.601|    88.25%|   0:00:00.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_7_/D    |
|  -0.259|   -0.259|-137.157| -149.142|    88.25%|   0:00:01.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_7_/D    |
|  -0.259|   -0.259|-137.157| -149.142|    88.26%|   0:00:00.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_7_/D    |
|  -0.259|   -0.259|-127.535| -139.520|    88.27%|   0:00:01.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_18_/D   |
|  -0.259|   -0.259|-124.945| -136.930|    88.27%|   0:00:00.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_18_/D   |
|  -0.259|   -0.259|-124.940| -136.925|    88.27%|   0:00:01.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_18_/D   |
|  -0.259|   -0.259|-124.934| -136.919|    88.28%|   0:00:00.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_18_/D   |
|  -0.259|   -0.259|-117.866| -129.851|    88.29%|   0:00:02.0| 1723.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_4_/E                                            |
|  -0.259|   -0.259|-117.532| -129.517|    88.30%|   0:00:01.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.259|   -0.259|-115.751| -127.736|    88.30%|   0:00:00.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.259|   -0.259|-115.748| -127.733|    88.30%|   0:00:00.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
|  -0.259|   -0.259|-110.797| -122.782|    88.32%|   0:00:02.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_7_/D    |
|  -0.259|   -0.259|-110.724| -122.709|    88.33%|   0:00:01.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_7_/D    |
|  -0.259|   -0.259|-110.632| -122.617|    88.33%|   0:00:00.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_7_/D    |
|  -0.259|   -0.259|-108.473| -120.458|    88.34%|   0:00:01.0| 1742.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_7_/D    |
|  -0.259|   -0.259|-108.004| -119.989|    88.35%|   0:00:00.0| 1742.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_7_/D    |
|  -0.259|   -0.259|-107.482| -119.467|    88.36%|   0:00:00.0| 1742.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_7_/D    |
|  -0.259|   -0.259|-101.740| -113.725|    88.37%|   0:00:02.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_18_/D   |
|  -0.259|   -0.259|-101.708| -113.693|    88.37%|   0:00:00.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_18_/D   |
|  -0.259|   -0.259|-101.687| -113.672|    88.37%|   0:00:00.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_18_/D   |
|  -0.259|   -0.259|-101.495| -113.480|    88.39%|   0:00:03.0| 1723.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_59_/E                                           |
|  -0.259|   -0.259|-101.452| -113.437|    88.40%|   0:00:00.0| 1723.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_59_/E                                           |
|  -0.259|   -0.259|-101.451| -113.436|    88.40%|   0:00:01.0| 1723.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_59_/E                                           |
|  -0.259|   -0.259|-100.664| -112.649|    88.41%|   0:00:02.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_/D   |
|  -0.259|   -0.259|-100.626| -112.611|    88.42%|   0:00:01.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_/D   |
|  -0.259|   -0.259|-100.503| -112.488|    88.42%|   0:00:00.0| 1723.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_/D   |
|  -0.259|   -0.259|-100.260| -112.245|    88.43%|   0:00:04.0| 1723.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_5_/E                                          |
|  -0.259|   -0.259| -99.945| -111.930|    88.43%|   0:00:00.0| 1723.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_13_/E                                         |
|  -0.259|   -0.259| -99.852| -111.837|    88.44%|   0:00:01.0| 1723.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_46_/E                                         |
|  -0.259|   -0.259| -99.654| -111.639|    88.46%|   0:00:02.0| 1723.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_54_/D                                           |
|  -0.259|   -0.259| -99.631| -111.616|    88.47%|   0:00:03.0| 1742.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_28_/D                                           |
|  -0.259|   -0.259| -99.631| -111.616|    88.48%|   0:00:00.0| 1742.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_12_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:18 real=0:02:18 mem=1742.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:18 real=0:02:18 mem=1742.6M) ***
** GigaOpt Optimizer WNS Slack -0.259 TNS Slack -111.616 Density 88.48
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.259  TNS Slack -111.616 Density 88.48
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    88.48%|        -|  -0.259|-111.616|   0:00:00.0| 1742.6M|
|    88.43%|       27|  -0.259|-111.533|   0:00:02.0| 1742.6M|
|    88.11%|      680|  -0.259|-115.787|   0:00:07.0| 1742.6M|
|    88.11%|        1|  -0.259|-115.787|   0:00:00.0| 1742.6M|
|    88.11%|        0|  -0.259|-115.787|   0:00:00.0| 1742.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.259  TNS Slack -115.787 Density 88.11
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 206 constrained nets 
Layer 7 has 276 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:09.6) (real = 0:00:09.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:10, real=0:00:09, mem=1723.47M, totSessionCpu=0:57:28).
*** Starting refinePlace (0:57:28 mem=1739.5M) ***
Total net bbox length = 4.417e+05 (1.900e+05 2.517e+05) (ext = 2.110e+04)
Density distribution unevenness ratio = 3.377%
Density distribution unevenness ratio = 2.947%
Move report: Timing Driven Placement moves 26109 insts, mean move: 2.91 um, max move: 57.40 um
	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U899): (289.20, 359.20) --> (278.60, 312.40)
	Runtime: CPU: 0:00:11.4 REAL: 0:00:11.0 MEM: 1758.1MB
Density distribution unevenness ratio = 2.940%
Move report: Detail placement moves 16977 insts, mean move: 1.11 um, max move: 9.00 um
	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U497): (62.60, 285.40) --> (53.60, 285.40)
	Runtime: CPU: 0:00:02.4 REAL: 0:00:02.0 MEM: 1758.1MB
Summary Report:
Instances move: 26368 (out of 27887 movable)
Mean displacement: 3.07 um
Max displacement: 58.00 um (Instance: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U899) (289.2, 359.2) -> (278, 312.4)
	Length: 12 sites, height: 1 rows, site name: core, cell type: ND2D4
Total net bbox length = 4.396e+05 (1.885e+05 2.511e+05) (ext = 2.090e+04)
Runtime: CPU: 0:00:13.8 REAL: 0:00:14.0 MEM: 1758.1MB
*** Finished refinePlace (0:57:42 mem=1758.1M) ***
Finished re-routing un-routed nets (0:00:00.1 1758.1M)


Density : 0.8811
Max route overflow : 0.0005


*** Finish Physical Update (cpu=0:00:15.3 real=0:00:15.0 mem=1758.1M) ***
** GigaOpt Optimizer WNS Slack -0.274 TNS Slack -119.705 Density 88.11
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.274|   -0.274|-107.776| -119.705|    88.11%|   0:00:00.0| 1758.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_10_/D   |
|  -0.262|   -0.262|-106.711| -118.640|    88.12%|   0:00:01.0| 1758.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_10_/D   |
|  -0.256|   -0.256|-106.683| -118.612|    88.12%|   0:00:00.0| 1758.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_10_/D   |
|  -0.251|   -0.251|-105.666| -117.595|    88.12%|   0:00:02.0| 1758.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_18_/D   |
|  -0.251|   -0.251|-105.071| -116.999|    88.12%|   0:00:08.0| 1740.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -0.251|   -0.251|-105.514| -117.443|    88.13%|   0:00:01.0| 1740.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:11.6 real=0:00:12.0 mem=1740.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:11.6 real=0:00:12.0 mem=1740.8M) ***
** GigaOpt Optimizer WNS Slack -0.251 TNS Slack -117.443 Density 88.13
*** Starting refinePlace (0:57:55 mem=1740.8M) ***
Total net bbox length = 4.399e+05 (1.886e+05 2.512e+05) (ext = 2.090e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1740.8MB
Summary Report:
Instances move: 0 (out of 27901 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.399e+05 (1.886e+05 2.512e+05) (ext = 2.090e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1740.8MB
*** Finished refinePlace (0:57:56 mem=1740.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1740.8M)


Density : 0.8813
Max route overflow : 0.0005


*** Finish Physical Update (cpu=0:00:00.8 real=0:00:00.0 mem=1740.8M) ***
** GigaOpt Optimizer WNS Slack -0.251 TNS Slack -117.443 Density 88.13
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 206 constrained nets 
Layer 7 has 277 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:02:56 real=0:02:55 mem=1740.8M) ***

End: GigaOpt Optimization in TNS mode
Info: 91 nets with fixed/cover wires excluded.
Info: 206 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.251  TNS Slack -117.443 Density 88.13
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    88.13%|        -|  -0.251|-117.443|   0:00:00.0| 1738.1M|
|    88.13%|        2|  -0.251|-117.443|   0:00:01.0| 1738.1M|
|    88.13%|        1|  -0.251|-117.443|   0:00:00.0| 1738.1M|
|    88.08%|       46|  -0.251|-117.441|   0:00:02.0| 1738.1M|
|    88.08%|        1|  -0.251|-117.441|   0:00:00.0| 1738.1M|
|    88.08%|        0|  -0.251|-117.441|   0:00:00.0| 1738.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.251  TNS Slack -117.441 Density 88.08
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 206 constrained nets 
Layer 7 has 277 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:03.2) (real = 0:00:03.0) **
*** Starting refinePlace (0:58:00 mem=1738.1M) ***
Total net bbox length = 4.399e+05 (1.886e+05 2.512e+05) (ext = 2.090e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1738.1MB
Summary Report:
Instances move: 0 (out of 27897 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.399e+05 (1.886e+05 2.512e+05) (ext = 2.090e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1738.1MB
*** Finished refinePlace (0:58:00 mem=1738.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1738.1M)


Density : 0.8808
Max route overflow : 0.0005


*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1738.1M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1589.25M, totSessionCpu=0:58:01).
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4356 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 91  numPreroutedWires = 14617
[NR-eagl] Read numTotalNets=29818  numIgnoredNets=91
[NR-eagl] There are 115 clock nets ( 115 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 29612 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] Rule id 1. Nets 115 
[NR-eagl] id=1  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 276 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 3.272220e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 115 net(s) in layer range [3, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.05% H + 0.01% V. EstWL: 9.162000e+02um
[NR-eagl] 
[NR-eagl] Layer group 3: route 29336 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 3: 0.05% H + 0.15% V. EstWL: 4.593654e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.05% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 7.500000e+01um, number of vias: 101314
[NR-eagl] Layer2(M2)(V) length: 1.636837e+05um, number of vias: 133411
[NR-eagl] Layer3(M3)(H) length: 1.835665e+05um, number of vias: 16656
[NR-eagl] Layer4(M4)(V) length: 9.501786e+04um, number of vias: 6552
[NR-eagl] Layer5(M5)(H) length: 3.597794e+04um, number of vias: 3792
[NR-eagl] Layer6(M6)(V) length: 1.775617e+04um, number of vias: 2352
[NR-eagl] Layer7(M7)(H) length: 1.314520e+04um, number of vias: 2717
[NR-eagl] Layer8(M8)(V) length: 2.161895e+04um, number of vias: 0
[NR-eagl] Total length: 5.308414e+05um, number of vias: 266794
[NR-eagl] End Peak syMemory usage = 1575.4 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.38 seconds
Extraction called for design 'core' of instances=27977 and nets=29928 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1570.637M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1661.54 CPU=0:00:03.5 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.9  real=0:00:04.0  mem= 1661.5M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 91 nets with fixed/cover wires excluded.
Info: 206 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.29 |          0|          0|          0|  88.08  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.29 |          0|          0|          0|  88.08  |   0:00:00.0|    1737.8M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 206 constrained nets 
Layer 7 has 237 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=1737.8M) ***

End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.251 -> -0.291 (bump = 0.04)
Begin: GigaOpt postEco optimization
Info: 91 nets with fixed/cover wires excluded.
Info: 206 clock nets excluded from IPO operation.
*info: 206 clock nets excluded
*info: 2 special nets excluded.
*info: 109 no-driver nets excluded.
*info: 91 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.291 TNS Slack -137.656 Density 88.08
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.291|   -0.291|-127.267| -137.656|    88.08%|   0:00:00.0| 1753.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -0.284|   -0.284|-126.637| -137.026|    88.08%|   0:00:01.0| 1753.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_16_/D   |
|  -0.281|   -0.281|-125.850| -136.240|    88.08%|   0:00:03.0| 1751.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_19_/D   |
|  -0.280|   -0.280|-124.456| -134.845|    88.07%|   0:00:03.0| 1738.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_16_/D   |
|  -0.280|   -0.280|-124.452| -134.842|    88.07%|   0:00:00.0| 1738.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_19_/D   |
|  -0.277|   -0.277|-124.775| -135.165|    88.09%|   0:00:01.0| 1738.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_19_/D   |
|  -0.277|   -0.277|-124.483| -134.872|    88.09%|   0:00:02.0| 1738.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_19_/D   |
|  -0.278|   -0.278|-124.517| -134.906|    88.10%|   0:00:00.0| 1738.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_19_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:10.3 real=0:00:10.0 mem=1738.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.087|   -0.278| -10.389| -134.906|    88.10%|   0:00:00.0| 1738.1M|   WC_VIEW|  default| out[37]                                            |
|  -0.087|   -0.278| -10.262| -134.779|    88.10%|   0:00:00.0| 1738.1M|   WC_VIEW|  default| out[37]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1738.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:10.6 real=0:00:10.0 mem=1738.1M) ***
** GigaOpt Optimizer WNS Slack -0.278 TNS Slack -134.779 Density 88.10
*** Starting refinePlace (0:58:27 mem=1738.1M) ***
Total net bbox length = 4.401e+05 (1.887e+05 2.514e+05) (ext = 2.090e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1738.1MB
Summary Report:
Instances move: 0 (out of 27905 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.401e+05 (1.887e+05 2.514e+05) (ext = 2.090e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1738.1MB
*** Finished refinePlace (0:58:27 mem=1738.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1738.1M)


Density : 0.8810
Max route overflow : 0.0005


*** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=1738.1M) ***
** GigaOpt Optimizer WNS Slack -0.278 TNS Slack -134.834 Density 88.10
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 206 constrained nets 
Layer 7 has 238 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:11.8 real=0:00:11.0 mem=1738.1M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.251 -> -0.278 (bump = 0.027)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -117.341 -> -134.734
Begin: GigaOpt TNS recovery
Info: 91 nets with fixed/cover wires excluded.
Info: 206 clock nets excluded from IPO operation.
*info: 206 clock nets excluded
*info: 2 special nets excluded.
*info: 109 no-driver nets excluded.
*info: 91 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.278 TNS Slack -134.834 Density 88.10
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.278|   -0.278|-124.571| -134.834|    88.10%|   0:00:00.0| 1738.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_16_/D   |
|  -0.278|   -0.278|-123.709| -133.972|    88.11%|   0:00:06.0| 1738.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_18_/D   |
|  -0.278|   -0.278|-123.641| -133.904|    88.12%|   0:00:00.0| 1738.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_18_/D   |
|  -0.278|   -0.278|-123.394| -133.657|    88.12%|   0:00:01.0| 1738.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_13_/D   |
|  -0.278|   -0.278|-123.322| -133.584|    88.12%|   0:00:01.0| 1738.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_16_/D   |
|  -0.278|   -0.278|-122.769| -133.031|    88.12%|   0:00:02.0| 1738.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
|  -0.278|   -0.278|-122.724| -132.986|    88.13%|   0:00:00.0| 1738.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
|  -0.278|   -0.278|-122.567| -132.829|    88.13%|   0:00:01.0| 1738.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_8_/D    |
|  -0.278|   -0.278|-122.349| -132.611|    88.13%|   0:00:01.0| 1738.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
|  -0.278|   -0.278|-122.313| -132.575|    88.13%|   0:00:01.0| 1738.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_9_/D    |
|  -0.278|   -0.278|-122.112| -132.374|    88.13%|   0:00:00.0| 1738.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
|  -0.278|   -0.278|-121.632| -131.895|    88.13%|   0:00:01.0| 1738.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_9_/D    |
|  -0.278|   -0.278|-121.612| -131.874|    88.14%|   0:00:00.0| 1738.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_9_/D    |
|  -0.278|   -0.278|-120.696| -130.958|    88.14%|   0:00:01.0| 1738.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_8_/D    |
|  -0.278|   -0.278|-120.667| -130.929|    88.14%|   0:00:01.0| 1738.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_8_/D    |
|  -0.278|   -0.278|-120.516| -130.778|    88.15%|   0:00:02.0| 1738.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_8_/D    |
|  -0.278|   -0.278|-120.288| -130.550|    88.15%|   0:00:01.0| 1738.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_19_/D   |
|  -0.278|   -0.278|-120.269| -130.531|    88.14%|   0:00:00.0| 1738.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_19_/D   |
|  -0.278|   -0.278|-119.960| -130.223|    88.15%|   0:00:00.0| 1738.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_6_/D    |
|  -0.278|   -0.278|-119.953| -130.215|    88.15%|   0:00:00.0| 1738.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_6_/D    |
|  -0.278|   -0.278|-118.979| -129.241|    88.15%|   0:00:01.0| 1738.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_11_/D   |
|  -0.278|   -0.278|-117.961| -128.224|    88.16%|   0:00:02.0| 1738.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_11_/D   |
|  -0.278|   -0.278|-117.858| -128.120|    88.16%|   0:00:00.0| 1738.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_11_/D   |
|  -0.278|   -0.278|-117.175| -127.437|    88.16%|   0:00:01.0| 1738.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_19_/D   |
|  -0.278|   -0.278|-116.799| -127.061|    88.16%|   0:00:01.0| 1738.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_18_/D   |
|  -0.278|   -0.278|-116.741| -127.003|    88.17%|   0:00:00.0| 1738.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_18_/D   |
|  -0.278|   -0.278|-116.652| -126.914|    88.17%|   0:00:01.0| 1738.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_5_/D    |
|  -0.278|   -0.278|-116.652| -126.914|    88.17%|   0:00:00.0| 1738.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:25.2 real=0:00:25.0 mem=1738.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.087|   -0.278| -10.262| -126.914|    88.17%|   0:00:00.0| 1738.1M|   WC_VIEW|  default| out[37]                                            |
|  -0.087|   -0.278|  -9.671| -126.323|    88.19%|   0:00:01.0| 1738.1M|   WC_VIEW|  default| out[37]                                            |
|  -0.087|   -0.278|  -9.477| -126.129|    88.19%|   0:00:00.0| 1738.1M|   WC_VIEW|  default| out[21]                                            |
|  -0.087|   -0.278|  -9.386| -126.038|    88.20%|   0:00:00.0| 1738.1M|   WC_VIEW|  default| out[157]                                           |
|  -0.087|   -0.278|  -9.321| -125.973|    88.20%|   0:00:00.0| 1738.1M|   WC_VIEW|  default| out[148]                                           |
|  -0.087|   -0.278|  -9.322| -125.973|    88.20%|   0:00:00.0| 1738.1M|   WC_VIEW|  default| out[37]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=1738.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:26.2 real=0:00:26.0 mem=1738.1M) ***
** GigaOpt Optimizer WNS Slack -0.278 TNS Slack -125.973 Density 88.20
*** Starting refinePlace (0:58:58 mem=1738.1M) ***
Total net bbox length = 4.404e+05 (1.889e+05 2.515e+05) (ext = 2.093e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1738.1MB
Summary Report:
Instances move: 0 (out of 27915 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.404e+05 (1.889e+05 2.515e+05) (ext = 2.093e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1738.1MB
*** Finished refinePlace (0:58:58 mem=1738.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1738.1M)


Density : 0.8820
Max route overflow : 0.0005


*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1738.1M) ***
** GigaOpt Optimizer WNS Slack -0.278 TNS Slack -125.973 Density 88.20
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 206 constrained nets 
Layer 7 has 241 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:27.6 real=0:00:27.0 mem=1738.1M) ***

End: GigaOpt TNS recovery
*** Steiner Routed Nets: 0.211%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 91 nets with fixed/cover wires excluded.
Info: 206 clock nets excluded from IPO operation.
*info: 206 clock nets excluded
*info: 2 special nets excluded.
*info: 109 no-driver nets excluded.
*info: 91 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.278 TNS Slack -125.973 Density 88.20
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.278|   -0.278|-116.652| -125.973|    88.20%|   0:00:00.0| 1738.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_16_/D   |
|  -0.278|   -0.278|-116.652| -125.973|    88.20%|   0:00:02.0| 1738.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_9_/D    |
|  -0.278|   -0.278|-116.652| -125.973|    88.20%|   0:00:01.0| 1738.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_18_/D   |
|  -0.278|   -0.278|-116.652| -125.973|    88.20%|   0:00:00.0| 1738.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.1 real=0:00:03.0 mem=1738.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.087|   -0.278|  -9.322| -125.973|    88.20%|   0:00:00.0| 1738.1M|   WC_VIEW|  default| out[37]                                            |
|  -0.087|   -0.278|  -9.322| -125.973|    88.20%|   0:00:00.0| 1738.1M|   WC_VIEW|  default| out[37]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1738.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.3 real=0:00:03.0 mem=1738.1M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 206 constrained nets 
Layer 7 has 241 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:03.6 real=0:00:04.0 mem=1738.1M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:12:55, real = 0:12:53, mem = 1589.3M, totSessionCpu=0:59:05 **
** Profile ** Start :  cpu=0:00:00.0, mem=1589.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=1589.3M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1597.3M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1597.3M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.278  | -0.278  | -0.087  |
|           TNS (ns):|-125.972 |-116.650 | -9.321  |
|    Violating Paths:|  1188   |  1028   |   160   |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.203%
Routing Overflow: 0.05% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1597.3M
Info: 91 nets with fixed/cover wires excluded.
Info: 206 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1327.96MB/1327.96MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1327.96MB/1327.96MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1327.96MB/1327.96MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-22 13:06:07 (2025-Mar-22 20:06:07 GMT)
2025-Mar-22 13:06:07 (2025-Mar-22 20:06:07 GMT): 10%
2025-Mar-22 13:06:07 (2025-Mar-22 20:06:07 GMT): 20%
2025-Mar-22 13:06:07 (2025-Mar-22 20:06:07 GMT): 30%
2025-Mar-22 13:06:07 (2025-Mar-22 20:06:07 GMT): 40%
2025-Mar-22 13:06:07 (2025-Mar-22 20:06:07 GMT): 50%
2025-Mar-22 13:06:07 (2025-Mar-22 20:06:07 GMT): 60%
2025-Mar-22 13:06:07 (2025-Mar-22 20:06:07 GMT): 70%
2025-Mar-22 13:06:07 (2025-Mar-22 20:06:07 GMT): 80%
2025-Mar-22 13:06:07 (2025-Mar-22 20:06:07 GMT): 90%

Finished Levelizing
2025-Mar-22 13:06:07 (2025-Mar-22 20:06:07 GMT)

Starting Activity Propagation
2025-Mar-22 13:06:07 (2025-Mar-22 20:06:07 GMT)
2025-Mar-22 13:06:07 (2025-Mar-22 20:06:07 GMT): 10%
2025-Mar-22 13:06:07 (2025-Mar-22 20:06:07 GMT): 20%

Finished Activity Propagation
2025-Mar-22 13:06:08 (2025-Mar-22 20:06:08 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1328.79MB/1328.79MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-22 13:06:08 (2025-Mar-22 20:06:08 GMT)
 ... Calculating switching power
2025-Mar-22 13:06:08 (2025-Mar-22 20:06:08 GMT): 10%
2025-Mar-22 13:06:08 (2025-Mar-22 20:06:08 GMT): 20%
2025-Mar-22 13:06:08 (2025-Mar-22 20:06:08 GMT): 30%
2025-Mar-22 13:06:08 (2025-Mar-22 20:06:08 GMT): 40%
2025-Mar-22 13:06:08 (2025-Mar-22 20:06:08 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-22 13:06:09 (2025-Mar-22 20:06:09 GMT): 60%
2025-Mar-22 13:06:10 (2025-Mar-22 20:06:10 GMT): 70%
2025-Mar-22 13:06:10 (2025-Mar-22 20:06:10 GMT): 80%
2025-Mar-22 13:06:11 (2025-Mar-22 20:06:11 GMT): 90%

Finished Calculating power
2025-Mar-22 13:06:11 (2025-Mar-22 20:06:11 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1328.79MB/1328.79MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1328.79MB/1328.79MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1328.79MB/1328.79MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-22 13:06:11 (2025-Mar-22 20:06:11 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       84.15415172 	   64.6759%
Total Switching Power:      44.65237577 	   34.3172%
Total Leakage Power:         1.31025068 	    1.0070%
Total Power:               130.11677813
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         44.47       3.259      0.3407       48.07       36.95
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      35.44       33.56      0.9408       69.95       53.76
Clock (Combinational)              4.238       7.832     0.02881        12.1       9.299
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              84.15       44.65        1.31       130.1         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      84.15       44.65        1.31       130.1         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.238       7.832     0.02881        12.1       9.299
-----------------------------------------------------------------------------------------
Total                              4.238       7.832     0.02881        12.1       9.299
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: psum_mem_instance/CTS_ccl_BUF_clk_G0_L4_48 (CKBD16): 	    0.1491
* 		Highest Leakage Power: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U1041 (FA1D4): 	 0.0002646
* 		Total Cap: 	2.08752e-10 F
* 		Total instances in design: 27995
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1328.79MB/1328.79MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.278  TNS Slack -125.973 Density 88.20
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    88.20%|        -|  -0.278|-125.973|   0:00:00.0| 1746.1M|
|    88.20%|        0|  -0.278|-125.973|   0:00:04.0| 1746.1M|
|    88.20%|        5|  -0.278|-125.973|   0:00:10.0| 1746.1M|
|    88.13%|       79|  -0.278|-125.459|   0:00:25.0| 1738.4M|
|    88.12%|        2|  -0.278|-125.459|   0:00:01.0| 1738.4M|
|    88.07%|     1087|  -0.277|-124.787|   0:00:10.0| 1741.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.277  TNS Slack -124.787 Density 88.07
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 206 constrained nets 
Layer 7 has 241 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:50.4) (real = 0:00:51.0) **
Executing incremental physical updates
*** Starting refinePlace (1:00:03 mem=1706.8M) ***
Total net bbox length = 4.404e+05 (1.890e+05 2.514e+05) (ext = 2.093e+04)
Density distribution unevenness ratio = 2.816%
Density distribution unevenness ratio = 2.810%
Move report: Detail placement moves 507 insts, mean move: 0.40 um, max move: 3.40 um
	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U283): (253.20, 319.60) --> (251.60, 317.80)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1706.8MB
Summary Report:
Instances move: 507 (out of 27814 movable)
Mean displacement: 0.40 um
Max displacement: 3.40 um (Instance: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U283) (253.2, 319.6) -> (251.6, 317.8)
	Length: 9 sites, height: 1 rows, site name: core, cell type: CKND2D3
Total net bbox length = 4.405e+05 (1.890e+05 2.514e+05) (ext = 2.093e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1706.8MB
*** Finished refinePlace (1:00:04 mem=1706.8M) ***
Checking setup slack degradation ...
Info: 91 nets with fixed/cover wires excluded.
Info: 206 clock nets excluded from IPO operation.
Info: 91 nets with fixed/cover wires excluded.
Info: 206 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.277|   -0.277|-124.787| -124.787|    88.07%|   0:00:00.0| 1741.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=1741.1M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=1741.1M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 206 constrained nets 
Layer 7 has 241 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1366.70MB/1366.70MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1366.70MB/1366.70MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1366.70MB/1366.70MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-22 13:07:09 (2025-Mar-22 20:07:09 GMT)
2025-Mar-22 13:07:09 (2025-Mar-22 20:07:09 GMT): 10%
2025-Mar-22 13:07:09 (2025-Mar-22 20:07:09 GMT): 20%
2025-Mar-22 13:07:09 (2025-Mar-22 20:07:09 GMT): 30%
2025-Mar-22 13:07:09 (2025-Mar-22 20:07:09 GMT): 40%
2025-Mar-22 13:07:09 (2025-Mar-22 20:07:09 GMT): 50%
2025-Mar-22 13:07:10 (2025-Mar-22 20:07:10 GMT): 60%
2025-Mar-22 13:07:10 (2025-Mar-22 20:07:10 GMT): 70%
2025-Mar-22 13:07:10 (2025-Mar-22 20:07:10 GMT): 80%
2025-Mar-22 13:07:10 (2025-Mar-22 20:07:10 GMT): 90%

Finished Levelizing
2025-Mar-22 13:07:10 (2025-Mar-22 20:07:10 GMT)

Starting Activity Propagation
2025-Mar-22 13:07:10 (2025-Mar-22 20:07:10 GMT)
2025-Mar-22 13:07:10 (2025-Mar-22 20:07:10 GMT): 10%
2025-Mar-22 13:07:10 (2025-Mar-22 20:07:10 GMT): 20%

Finished Activity Propagation
2025-Mar-22 13:07:11 (2025-Mar-22 20:07:11 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:01, mem(process/total)=1366.70MB/1366.70MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-22 13:07:11 (2025-Mar-22 20:07:11 GMT)
 ... Calculating switching power
2025-Mar-22 13:07:11 (2025-Mar-22 20:07:11 GMT): 10%
2025-Mar-22 13:07:11 (2025-Mar-22 20:07:11 GMT): 20%
2025-Mar-22 13:07:11 (2025-Mar-22 20:07:11 GMT): 30%
2025-Mar-22 13:07:11 (2025-Mar-22 20:07:11 GMT): 40%
2025-Mar-22 13:07:11 (2025-Mar-22 20:07:11 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-22 13:07:12 (2025-Mar-22 20:07:12 GMT): 60%
2025-Mar-22 13:07:12 (2025-Mar-22 20:07:12 GMT): 70%
2025-Mar-22 13:07:13 (2025-Mar-22 20:07:13 GMT): 80%
2025-Mar-22 13:07:14 (2025-Mar-22 20:07:14 GMT): 90%

Finished Calculating power
2025-Mar-22 13:07:14 (2025-Mar-22 20:07:14 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:03, mem(process/total)=1366.70MB/1366.70MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1366.70MB/1366.70MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1366.70MB/1366.70MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-22 13:07:14 (2025-Mar-22 20:07:14 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       84.04071705 	   64.7201%
Total Switching Power:      44.50917636 	   34.2767%
Total Leakage Power:         1.30265053 	    1.0032%
Total Power:               129.85254385
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         44.48       3.255      0.3406       48.07       37.02
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      35.33       33.42      0.9332       69.68       53.66
Clock (Combinational)              4.238       7.832     0.02881        12.1       9.317
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              84.04       44.51       1.303       129.9         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      84.04       44.51       1.303       129.9         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.238       7.832     0.02881        12.1       9.317
-----------------------------------------------------------------------------------------
Total                              4.238       7.832     0.02881        12.1       9.317
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: psum_mem_instance/CTS_ccl_BUF_clk_G0_L4_48 (CKBD16): 	    0.1491
* 		Highest Leakage Power: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U1041 (FA1D4): 	 0.0002646
* 		Total Cap: 	2.07976e-10 F
* 		Total instances in design: 27894
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1366.70MB/1366.70MB)

*** Finished Leakage Power Optimization (cpu=0:01:02, real=0:01:02, mem=1589.54M, totSessionCpu=1:00:15).
Extraction called for design 'core' of instances=27894 and nets=29845 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1570.926M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1649.03 CPU=0:00:03.4 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.7  real=0:00:05.0  mem= 1649.0M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1330.79MB/1330.79MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1331.12MB/1331.12MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1331.12MB/1331.12MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-22 13:07:21 (2025-Mar-22 20:07:21 GMT)
2025-Mar-22 13:07:21 (2025-Mar-22 20:07:21 GMT): 10%
2025-Mar-22 13:07:21 (2025-Mar-22 20:07:21 GMT): 20%

Finished Activity Propagation
2025-Mar-22 13:07:22 (2025-Mar-22 20:07:22 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:01, mem(process/total)=1331.34MB/1331.34MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-22 13:07:22 (2025-Mar-22 20:07:22 GMT)
 ... Calculating switching power
2025-Mar-22 13:07:22 (2025-Mar-22 20:07:22 GMT): 10%
2025-Mar-22 13:07:22 (2025-Mar-22 20:07:22 GMT): 20%
2025-Mar-22 13:07:22 (2025-Mar-22 20:07:22 GMT): 30%
2025-Mar-22 13:07:22 (2025-Mar-22 20:07:22 GMT): 40%
2025-Mar-22 13:07:22 (2025-Mar-22 20:07:22 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-22 13:07:23 (2025-Mar-22 20:07:23 GMT): 60%
2025-Mar-22 13:07:24 (2025-Mar-22 20:07:24 GMT): 70%
2025-Mar-22 13:07:24 (2025-Mar-22 20:07:24 GMT): 80%
2025-Mar-22 13:07:25 (2025-Mar-22 20:07:25 GMT): 90%

Finished Calculating power
2025-Mar-22 13:07:25 (2025-Mar-22 20:07:25 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1331.34MB/1331.34MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1331.34MB/1331.34MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1331.34MB/1331.34MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-22 13:07:25 (2025-Mar-22 20:07:25 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: core

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/core_postCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       84.04028104 	   64.7200%
Total Switching Power:      44.50917636 	   34.2768%
Total Leakage Power:         1.30265053 	    1.0032%
Total Power:               129.85210785
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         44.48       3.255      0.3406       48.07       37.02
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      35.33       33.42      0.9332       69.68       53.66
Clock (Combinational)              4.238       7.832     0.02881        12.1       9.317
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              84.04       44.51       1.303       129.9         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      84.04       44.51       1.303       129.9         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.238       7.832     0.02881        12.1       9.317
-----------------------------------------------------------------------------------------
Total                              4.238       7.832     0.02881        12.1       9.317
-----------------------------------------------------------------------------------------
Total leakage power = 1.30265 mW
Cell usage statistics:  
Library tcbn65gpluswc , 27894 cells ( 100.000000%) , 1.30265 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1331.57MB/1331.57MB)


Output file is ./timingReports/core_postCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:14:16, real = 0:14:14, mem = 1589.5M, totSessionCpu=1:00:27 **
** Profile ** Start :  cpu=0:00:00.0, mem=1589.5M
** Profile ** Other data :  cpu=0:00:00.1, mem=1589.5M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1599.5M
** Profile ** Total reports :  cpu=0:00:00.9, mem=1591.5M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1591.5M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.278  | -0.278  | -0.090  |
|           TNS (ns):|-124.881 |-115.370 | -9.511  |
|    Violating Paths:|  1182   |  1022   |   160   |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.074%
Routing Overflow: 0.05% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1591.5M
**optDesign ... cpu = 0:14:18, real = 0:14:16, mem = 1589.5M, totSessionCpu=1:00:28 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          7  The version of the capacitance table fil...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
WARNING   IMPCCOPT-1361        6  Routing info for %s nets in clock tree %...
WARNING   IMPCCOPT-2231        4  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
*** Message Summary: 22 warning(s), 0 error(s)

**ccopt_design ... cpu = 0:16:06, real = 0:16:03, mem = 1529.3M, totSessionCpu=1:00:28 **
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
GigaOpt running with 1 threads.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1535.3M, totSessionCpu=1:00:30 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -noEcoRoute
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1535.3M)
DEL0 does not have usable cells
 This may be because it is dont_use, or because it has no LEF.
 **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
Type 'man IMPOPT-3080' for more detail.
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 396, Num usable cells 544
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 396, Num usable cells 544
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:00:31 mem=1535.3M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:03.4 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.8  real=0:00:03.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:04.4 real=0:00:05.0 totSessionCpu=0:00:10.6 mem=0.0M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:05.7 real=0:00:06.0 totSessionCpu=0:00:10.7 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=0.0M
Done building hold timer [55329 node(s), 86789 edge(s), 1 view(s)] (fixHold) cpu=0:00:07.7 real=0:00:08.0 totSessionCpu=0:00:12.7 mem=0.0M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:08.1 real=0:00:09.0 totSessionCpu=1:00:39 mem=1535.3M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1535.3M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1543.3M
Restoring autoHoldViews:  BC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=1543.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=1543.3M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1543.3M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.278  | -0.278  | -0.090  |
|           TNS (ns):|-124.881 |-115.370 | -9.511  |
|    Violating Paths:|  1182   |  1022   |   160   |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.349  | -0.128  | -0.349  |
|           TNS (ns):|-538.963 | -6.379  |-533.493 |
|    Violating Paths:|  2974   |   166   |  2834   |
|          All Paths:|  7014   |  6510   |  3448   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.074%
Routing Overflow: 0.05% H and 0.00% V
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 1543.3M, totSessionCpu=1:00:42 **
*info: Run optDesign holdfix with 1 thread.
Info: 91 nets with fixed/cover wires excluded.
Info: 206 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:12.0 real=0:00:13.0 totSessionCpu=1:00:43 mem=1762.1M density=88.074% ***

Phase I ......
Executing transform: ECO Safe Resize
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3489
      TNS :    -538.9687
      #VP :         2973
  Density :      88.074%
------------------------------------------------------------------------------------------
 cpu=0:00:12.4 real=0:00:13.0 totSessionCpu=1:00:43 mem=1762.1M
===========================================================================================

Starting Phase 1 Step 1 Iter 1 ...
===========================================================================================
  Phase 1 : Step 1 Iter 1 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3489
      TNS :    -538.9687
      #VP :         2973
  Density :      88.074%
------------------------------------------------------------------------------------------
 cpu=0:00:12.7 real=0:00:14.0 totSessionCpu=1:00:43 mem=1762.1M
===========================================================================================

Executing transform: AddBuffer + LegalResize
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3489
      TNS :    -538.9687
      #VP :         2973
  Density :      88.074%
------------------------------------------------------------------------------------------
 cpu=0:00:12.9 real=0:00:14.0 totSessionCpu=1:00:43 mem=1762.1M
===========================================================================================

Starting Phase 1 Step 2 Iter 1 ...
Committed on net mem_in[13]
  Added inst FE_PHC2008_mem_in_13_ (CKBD0)
Committed on net mem_in[2]
  Added inst FE_PHC2009_mem_in_2_ (CKBD0)
Committed on net mem_in[43]
  Added inst FE_PHC2010_mem_in_43_ (CKBD0)
Committed on net mem_in[62]
  Added inst FE_PHC2011_mem_in_62_ (CKBD0)
Committed on net mem_in[3]
  Added inst FE_PHC2012_mem_in_3_ (CKBD0)
Committed on net mem_in[0]
  Added inst FE_PHC2013_mem_in_0_ (CKBD0)
Committed on net mem_in[57]
  Added inst FE_PHC2014_mem_in_57_ (CKBD0)
Committed on net mem_in[48]
  Added inst FE_PHC2015_mem_in_48_ (CKBD0)
Committed on net mem_in[56]
  Added inst FE_PHC2016_mem_in_56_ (CKBD0)
Committed on net mem_in[47]
  Added inst FE_PHC2017_mem_in_47_ (CKBD0)
Committed on net mem_in[16]
  Added inst FE_PHC2018_mem_in_16_ (CKBD0)
Committed on net mem_in[31]
  Added inst FE_PHC2019_mem_in_31_ (CKBD0)
Committed on net mem_in[14]
  Added inst FE_PHC2020_mem_in_14_ (CKBD0)
Committed on net mem_in[5]
  Added inst FE_PHC2021_mem_in_5_ (CKBD0)
Committed on net mem_in[17]
  Added inst FE_PHC2022_mem_in_17_ (CKBD0)
Committed on net mem_in[59]
  Added inst FE_PHC2023_mem_in_59_ (CKBD0)
Committed on net mem_in[7]
  Added inst FE_PHC2024_mem_in_7_ (CKBD0)
Committed on net mem_in[41]
  Added inst FE_PHC2025_mem_in_41_ (CKBD0)
Committed on net mem_in[6]
  Added inst FE_PHC2026_mem_in_6_ (CKBD0)
Committed on net mem_in[29]
  Added inst FE_PHC2027_mem_in_29_ (CKBD0)
Committed on net mem_in[9]
  Added inst FE_PHC2028_mem_in_9_ (CKBD0)
Committed on net mem_in[50]
  Added inst FE_PHC2029_mem_in_50_ (CKBD0)
Committed on net mem_in[25]
  Added inst FE_PHC2030_mem_in_25_ (CKBD0)
Committed on net mem_in[20]
  Added inst FE_PHC2031_mem_in_20_ (CKBD0)
Committed on net mem_in[26]
  Added inst FE_PHC2032_mem_in_26_ (CKBD0)
Committed on net mem_in[63]
  Added inst FE_PHC2033_mem_in_63_ (CKBD0)
Committed on net mem_in[39]
  Added inst FE_PHC2034_mem_in_39_ (CKBD0)
Committed on net mem_in[51]
  Added inst FE_PHC2035_mem_in_51_ (CKBD0)
Committed on net mem_in[10]
  Added inst FE_PHC2036_mem_in_10_ (CKBD0)
Committed on net mem_in[18]
  Added inst FE_PHC2037_mem_in_18_ (CKBD0)
Committed on net mem_in[21]
  Added inst FE_PHC2038_mem_in_21_ (CKBD0)
Committed on net mem_in[8]
  Added inst FE_PHC2039_mem_in_8_ (CKBD0)
Committed on net mem_in[46]
  Added inst FE_PHC2040_mem_in_46_ (CKBD0)
Committed on net mem_in[32]
  Added inst FE_PHC2041_mem_in_32_ (CKBD0)
Committed on net mem_in[11]
  Added inst FE_PHC2042_mem_in_11_ (CKBD0)
Committed on net mem_in[34]
  Added inst FE_PHC2043_mem_in_34_ (CKBD0)
Committed on net mem_in[1]
  Added inst FE_PHC2044_mem_in_1_ (CKBD0)
Committed on net mem_in[28]
  Added inst FE_PHC2045_mem_in_28_ (CKBD0)
Committed on net mem_in[23]
  Added inst FE_PHC2046_mem_in_23_ (CKBD0)
Committed on net mem_in[53]
  Added inst FE_PHC2047_mem_in_53_ (CKBD0)
Committed on net mem_in[37]
  Added inst FE_PHC2048_mem_in_37_ (CKBD0)
Committed on net mem_in[61]
  Added inst FE_PHC2049_mem_in_61_ (CKBD0)
Committed on net mem_in[15]
  Added inst FE_PHC2050_mem_in_15_ (CKBD0)
Committed on net mem_in[36]
  Added inst FE_PHC2051_mem_in_36_ (CKBD0)
Committed on net mem_in[44]
  Added inst FE_PHC2052_mem_in_44_ (CKBD0)
Committed on net mem_in[45]
  Added inst FE_PHC2053_mem_in_45_ (CKBD0)
Committed on net array_out[120]
  Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2054_array_out_120_ (CKBD0)
Committed on net mem_in[19]
  Added inst FE_PHC2055_mem_in_19_ (CKBD0)
Committed on net mem_in[22]
  Added inst FE_PHC2056_mem_in_22_ (CKBD0)
Committed on net mem_in[35]
  Added inst FE_PHC2057_mem_in_35_ (CKBD0)
Committed on net mem_in[54]
  Added inst FE_PHC2058_mem_in_54_ (CKBD0)
Committed on net mem_in[27]
  Added inst FE_PHC2059_mem_in_27_ (CKBD0)
Committed on net mem_in[30]
  Added inst FE_PHC2060_mem_in_30_ (CKBD0)
Committed on net array_out[140]
  Added inst FE_PHC2061_array_out_140_ (CKBD0)
Committed on net mem_in[60]
  Added inst FE_PHC2062_mem_in_60_ (CKBD0)
Committed on net mem_in[33]
  Added inst FE_PHC2063_mem_in_33_ (CKBD0)
Committed on net mem_in[49]
  Added inst FE_PHC2064_mem_in_49_ (CKBD0)
Committed on net mem_in[55]
  Added inst FE_PHC2065_mem_in_55_ (CKBD0)
Committed on net array_out[60]
  Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC2066_array_out_60_ (BUFFD0)
Committed on net mem_in[12]
  Added inst FE_PHC2067_mem_in_12_ (CKBD0)
Committed on net mem_in[42]
  Added inst FE_PHC2068_mem_in_42_ (CKBD0)
Committed on net mem_in[24]
  Added inst FE_PHC2069_mem_in_24_ (CKBD0)
Committed on net mem_in[38]
  Added inst FE_PHC2070_mem_in_38_ (CKBD0)
Committed on net mem_in[52]
  Added inst FE_PHC2071_mem_in_52_ (CKBD0)
Committed on net mem_in[40]
  Added inst FE_PHC2072_mem_in_40_ (CKBD0)
Committed on net array_out[40]
  Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC2073_array_out_40_ (BUFFD0)
Committed on net array_out[80]
  Added inst FE_PHC2074_array_out_80_ (CKBD0)
Committed on net array_out[20]
  Added inst FE_PHC2075_array_out_20_ (CKBD0)
Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1568
  Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC2076_n1568 (CKBD0)
Committed on net mem_in[58]
  Added inst FE_PHC2077_mem_in_58_ (CKBD0)
Committed on net array_out[0]
  Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC2078_array_out_0_ (BUFFD0)
Committed on net array_out[101]
  Added inst FE_PHC2079_array_out_101_ (BUFFD0)
Committed on net mem_in[4]
  Added inst FE_PHC2080_mem_in_4_ (CKBD0)
Committed on net mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1518
  Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC2081_n1518 (CKBD0)
Committed on net reset
  Added inst FE_PHC2082_reset (CKBD0)
Committed on net mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1542
  Added inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC2083_n1542 (BUFFD0)
Committed on net mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1522
  Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC2084_n1522 (CKBD0)
Committed on net mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1558
  Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC2085_n1558 (CKBD0)
Committed on net FE_OCPN1479_array_out_84_
  Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC2086_FE_OCPN1479_array_out_84_ (BUFFD0)
Committed on net mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1535
  Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC2087_n1535 (BUFFD0)
Committed on net mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1498
  Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC2088_n1498 (BUFFD0)
Committed on net mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1546
  Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC2089_n1546 (BUFFD0)
Committed on net array_out[102]
  Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC2090_array_out_102_ (BUFFD0)
Committed on net array_out[21]
  Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC2091_array_out_21_ (BUFFD0)
Committed on net mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1523
  Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC2092_n1523 (CKBD0)
Committed on net mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1527
  Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC2093_n1527 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 1 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3361
      TNS :    -395.9357
      #VP :         2850
      TNS+:     143.0330/86 improved (1.6632 per commit, 26.538%)
  Density :      88.158%
------------------------------------------------------------------------------------------
 86 buffer added (phase total 86, total 86)
 cpu=0:00:14.9 real=0:00:16.0 totSessionCpu=1:00:46 mem=1763.1M
===========================================================================================

Starting Phase 1 Step 2 Iter 2 ...
Committed on net array_out[120]
  Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2094_array_out_120_ (BUFFD0)
Committed on net mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1616
  Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC2095_n1616 (BUFFD0)
Committed on net mem_in[10]
  Added inst FE_PHC2096_mem_in_10_ (CKBD0)
Committed on net mem_in[58]
  Added inst FE_PHC2097_mem_in_58_ (CKBD0)
Committed on net mem_in[16]
  Added inst FE_PHC2098_mem_in_16_ (CKBD0)
Committed on net mem_in[40]
  Added inst FE_PHC2099_mem_in_40_ (CKBD0)
Committed on net FE_PHN2074_array_out_80_
  Added inst FE_PHC2100_array_out_80_ (CKBD0)
Committed on net array_out[40]
  Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC2101_array_out_40_ (BUFFD0)
Committed on net mem_in[44]
  Added inst FE_PHC2102_mem_in_44_ (CKBD0)
Committed on net mem_in[45]
  Added inst FE_PHC2103_mem_in_45_ (CKBD0)
Committed on net array_out[121]
  Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2104_array_out_121_ (BUFFD0)
Committed on net mem_in[0]
  Added inst FE_PHC2105_mem_in_0_ (CKBD0)
Committed on net mem_in[48]
  Added inst FE_PHC2106_mem_in_48_ (CKBD0)
Committed on net mem_in[57]
  Added inst FE_PHC2107_mem_in_57_ (CKBD0)
Committed on net array_out[141]
  Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2108_array_out_141_ (BUFFD0)
Committed on net mem_in[42]
  Added inst FE_PHC2109_mem_in_42_ (CKBD0)
Committed on net mem_in[12]
  Added inst FE_PHC2110_mem_in_12_ (CKBD0)
Committed on net mem_in[13]
  Added inst FE_PHC2111_mem_in_13_ (CKBD0)
Committed on net mem_in[33]
  Added inst FE_PHC2112_mem_in_33_ (CKBD0)
Committed on net mem_in[41]
  Added inst FE_PHC2113_mem_in_41_ (CKBD0)
Committed on net mem_in[39]
  Added inst FE_PHC2114_mem_in_39_ (CKBD0)
Committed on net mem_in[37]
  Added inst FE_PHC2115_mem_in_37_ (CKBD0)
Committed on net mem_in[51]
  Added inst FE_PHC2116_mem_in_51_ (CKBD0)
Committed on net mem_in[50]
  Added inst FE_PHC2117_mem_in_50_ (CKBD0)
Committed on net mem_in[18]
  Added inst FE_PHC2118_mem_in_18_ (CKBD0)
Committed on net mem_in[53]
  Added inst FE_PHC2119_mem_in_53_ (CKBD0)
Committed on net mem_in[63]
  Added inst FE_PHC2120_mem_in_63_ (CKBD0)
Committed on net mem_in[36]
  Added inst FE_PHC2121_mem_in_36_ (CKBD0)
Committed on net mem_in[21]
  Added inst FE_PHC2122_mem_in_21_ (CKBD0)
Committed on net mem_in[6]
  Added inst FE_PHC2123_mem_in_6_ (CKBD0)
Committed on net mem_in[5]
  Added inst FE_PHC2124_mem_in_5_ (CKBD0)
Committed on net mem_in[62]
  Added inst FE_PHC2125_mem_in_62_ (CKBD0)
Committed on net mem_in[59]
  Added inst FE_PHC2126_mem_in_59_ (CKBD0)
Committed on net mem_in[2]
  Added inst FE_PHC2127_mem_in_2_ (CKBD0)
Committed on net mem_in[47]
  Added inst FE_PHC2128_mem_in_47_ (CKBD0)
Committed on net mem_in[56]
  Added inst FE_PHC2129_mem_in_56_ (CKBD0)
Committed on net mem_in[3]
  Added inst FE_PHC2130_mem_in_3_ (CKBD0)
Committed on net mem_in[24]
  Added inst FE_PHC2131_mem_in_24_ (CKBD0)
Committed on net mem_in[38]
  Added inst FE_PHC2132_mem_in_38_ (CKBD0)
Committed on net mem_in[54]
  Added inst FE_PHC2133_mem_in_54_ (CKBD0)
Committed on net mem_in[14]
  Added inst FE_PHC2134_mem_in_14_ (CKBD0)
Committed on net mem_in[32]
  Added inst FE_PHC2135_mem_in_32_ (CKBD0)
Committed on net mem_in[20]
  Added inst FE_PHC2136_mem_in_20_ (CKBD0)
Committed on net mem_in[17]
  Added inst FE_PHC2137_mem_in_17_ (CKBD0)
Committed on net mem_in[30]
  Added inst FE_PHC2138_mem_in_30_ (CKBD0)
Committed on net mem_in[46]
  Added inst FE_PHC2139_mem_in_46_ (CKBD0)
Committed on net mem_in[23]
  Added inst FE_PHC2140_mem_in_23_ (CKBD0)
Committed on net mem_in[43]
  Added inst FE_PHC2141_mem_in_43_ (CKBD0)
Committed on net mem_in[19]
  Added inst FE_PHC2142_mem_in_19_ (CKBD0)
Committed on net mem_in[25]
  Added inst FE_PHC2143_mem_in_25_ (CKBD0)
Committed on net mem_in[7]
  Added inst FE_PHC2144_mem_in_7_ (CKBD0)
Committed on net mem_in[61]
  Added inst FE_PHC2145_mem_in_61_ (CKBD0)
Committed on net mem_in[35]
  Added inst FE_PHC2146_mem_in_35_ (CKBD0)
Committed on net mem_in[1]
  Added inst FE_PHC2147_mem_in_1_ (CKBD0)
Committed on net mem_in[8]
  Added inst FE_PHC2148_mem_in_8_ (CKBD0)
Committed on net mem_in[15]
  Added inst FE_PHC2149_mem_in_15_ (CKBD0)
Committed on net mem_in[9]
  Added inst FE_PHC2150_mem_in_9_ (CKBD0)
Committed on net mem_in[60]
  Added inst FE_PHC2151_mem_in_60_ (CKBD0)
Committed on net mem_in[55]
  Added inst FE_PHC2152_mem_in_55_ (CKBD0)
Committed on net mem_in[49]
  Added inst FE_PHC2153_mem_in_49_ (CKBD0)
Committed on net mem_in[4]
  Added inst FE_PHC2154_mem_in_4_ (CKBD0)
Committed on net mem_in[52]
  Added inst qmem_instance/FE_PHC2155_mem_in_52_ (CKBD0)
Committed on net FE_PHN2075_array_out_20_
  Added inst FE_PHC2156_array_out_20_ (CKBD0)
Committed on net mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1518
  Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC2157_n1518 (CKBD0)
Committed on net ofifo_inst/col_idx_1__fifo_instance/FE_PHN2091_array_out_21_
  Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC2158_array_out_21_ (BUFFD0)
Committed on net FE_PHN2061_array_out_140_
  Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2159_array_out_140_ (BUFFD0)
Committed on net mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1570
  Added inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC2160_n1570 (CKBD0)
Committed on net FE_PHN2032_mem_in_26_
  Added inst FE_PHC2161_mem_in_26_ (CKBD0)
Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1568
  Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC2162_n1568 (CKBD0)
Committed on net FE_PHN2019_mem_in_31_
  Added inst FE_PHC2163_mem_in_31_ (CKBD0)
Committed on net FE_PHN2043_mem_in_34_
  Added inst FE_PHC2164_mem_in_34_ (CKBD0)
Committed on net FE_PHN2027_mem_in_29_
  Added inst FE_PHC2165_mem_in_29_ (CKBD0)
Committed on net FE_PHN2059_mem_in_27_
  Added inst FE_PHC2166_mem_in_27_ (CKBD0)
Committed on net array_out[102]
  Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC2167_array_out_102_ (BUFFD0)
Committed on net mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1558
  Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC2168_n1558 (BUFFD0)
Committed on net FE_PHN2045_mem_in_28_
  Added inst qmem_instance/FE_PHC2169_mem_in_28_ (CKBD0)
Committed on net FE_PHN2056_mem_in_22_
  Added inst FE_PHC2170_mem_in_22_ (CKBD0)
Committed on net FE_PHN2042_mem_in_11_
  Added inst FE_PHC2171_mem_in_11_ (CKBD0)
Committed on net reset
  Added inst mac_array_instance/FE_PHC2172_reset (CKBD0)
Committed on net mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1523
  Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC2173_n1523 (BUFFD0)
Committed on net ofifo_inst/col_idx_1__fifo_instance/n55
  Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC2174_n55 (CKBD0)
Committed on net ofifo_inst/col_idx_4__fifo_instance/n101
  Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC2175_n101 (CKBD0)
Committed on net mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHN2085_n1558
  Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC2176_n1558 (CKBD0)
Committed inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U172
  Resized cell CKXOR2D1 -> cell XOR2D0
===========================================================================================
  Phase 1 : Step 2 Iter 2 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3414
      TNS :    -372.8494
      #VP :         2694
      TNS+:      23.0863/84 improved (0.2748 per commit, 5.831%)
  Density :      88.240%
------------------------------------------------------------------------------------------
 83 buffer added (phase total 169, total 169)
 1 inst resized (phase total 1, total 1)
 cpu=0:00:16.4 real=0:00:17.0 totSessionCpu=1:00:47 mem=1763.1M
===========================================================================================

Starting Phase 1 Step 2 Iter 3 ...
Committed on net mem_in[49]
  Added inst FE_PHC2177_mem_in_49_ (CKBD0)
Committed on net ofifo_inst/col_idx_6__fifo_instance/FE_PHN2104_array_out_121_
  Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2178_array_out_121_ (CKBD0)
Committed on net mem_in[12]
  Added inst FE_PHC2179_mem_in_12_ (CKBD0)
Committed on net array_out[120]
  Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2180_array_out_120_ (BUFFD0)
Committed on net mem_in[45]
  Added inst FE_PHC2181_mem_in_45_ (CKBD0)
Committed on net mem_in[44]
  Added inst FE_PHC2182_mem_in_44_ (CKBD0)
Committed on net mem_in[56]
  Added inst FE_PHC2183_mem_in_56_ (CKBD0)
Committed on net mem_in[48]
  Added inst FE_PHC2184_mem_in_48_ (CKBD0)
Committed on net mem_in[24]
  Added inst FE_PHC2185_mem_in_24_ (CKBD0)
Committed on net mem_in[7]
  Added inst FE_PHC2186_mem_in_7_ (CKBD0)
Committed on net mem_in[6]
  Added inst FE_PHC2187_mem_in_6_ (CKBD0)
Committed on net mem_in[47]
  Added inst FE_PHC2188_mem_in_47_ (CKBD0)
Committed on net mem_in[59]
  Added inst FE_PHC2189_mem_in_59_ (CKBD0)
Committed on net mem_in[57]
  Added inst FE_PHC2190_mem_in_57_ (CKBD0)
Committed on net mem_in[62]
  Added inst FE_PHC2191_mem_in_62_ (CKBD0)
Committed on net FE_PHN2100_array_out_80_
  Added inst FE_PHC2192_array_out_80_ (CKBD0)
Committed on net mem_in[20]
  Added inst FE_PHC2193_mem_in_20_ (CKBD0)
Committed on net mem_in[15]
  Added inst FE_PHC2194_mem_in_15_ (CKBD0)
Committed on net mem_in[17]
  Added inst FE_PHC2195_mem_in_17_ (CKBD0)
Committed on net mem_in[9]
  Added inst FE_PHC2196_mem_in_9_ (CKBD0)
Committed on net mem_in[46]
  Added inst FE_PHC2197_mem_in_46_ (CKBD0)
Committed on net mem_in[51]
  Added inst FE_PHC2198_mem_in_51_ (CKBD0)
Committed on net mem_in[14]
  Added inst FE_PHC2199_mem_in_14_ (CKBD0)
Committed on net mem_in[18]
  Added inst FE_PHC2200_mem_in_18_ (CKBD0)
Committed on net mem_in[50]
  Added inst FE_PHC2201_mem_in_50_ (CKBD0)
Committed on net mem_in[60]
  Added inst FE_PHC2202_mem_in_60_ (CKBD0)
Committed on net mem_in[25]
  Added inst FE_PHC2203_mem_in_25_ (CKBD0)
Committed on net mem_in[58]
  Added inst FE_PHC2204_mem_in_58_ (CKBD0)
Committed on net mem_in[3]
  Added inst FE_PHC2205_mem_in_3_ (CKBD0)
Committed on net mem_in[10]
  Added inst FE_PHC2206_mem_in_10_ (CKBD0)
Committed on net mem_in[16]
  Added inst FE_PHC2207_mem_in_16_ (CKBD0)
Committed on net mem_in[38]
  Added inst FE_PHC2208_mem_in_38_ (CKBD0)
Committed on net mem_in[1]
  Added inst FE_PHC2209_mem_in_1_ (CKBD0)
Committed on net mem_in[54]
  Added inst FE_PHC2210_mem_in_54_ (CKBD0)
Committed on net mem_in[61]
  Added inst FE_PHC2211_mem_in_61_ (CKBD0)
Committed on net mem_in[21]
  Added inst FE_PHC2212_mem_in_21_ (CKBD0)
Committed on net mem_in[63]
  Added inst FE_PHC2213_mem_in_63_ (CKBD0)
Committed on net mem_in[23]
  Added inst FE_PHC2214_mem_in_23_ (CKBD0)
Committed on net reset
  Added inst FE_PHC2215_reset (CKBD0)
Committed on net mem_in[2]
  Added inst FE_PHC2216_mem_in_2_ (CKBD0)
Committed on net mem_in[13]
  Added inst FE_PHC2217_mem_in_13_ (CKBD0)
Committed on net mem_in[0]
  Added inst FE_PHC2218_mem_in_0_ (CKBD0)
Committed on net mem_in[34]
  Added inst FE_PHC2219_mem_in_34_ (CKBD0)
Committed on net mem_in[30]
  Added inst FE_PHC2220_mem_in_30_ (CKBD0)
Committed on net mem_in[55]
  Added inst FE_PHC2221_mem_in_55_ (CKBD0)
Committed on net mem_in[53]
  Added inst FE_PHC2222_mem_in_53_ (CKBD0)
Committed on net mem_in[36]
  Added inst FE_PHC2223_mem_in_36_ (CKBD0)
Committed on net mem_in[32]
  Added inst FE_PHC2224_mem_in_32_ (CKBD0)
Committed on net mem_in[19]
  Added inst FE_PHC2225_mem_in_19_ (CKBD0)
Committed on net mem_in[5]
  Added inst FE_PHC2226_mem_in_5_ (CKBD0)
Committed on net mem_in[8]
  Added inst FE_PHC2227_mem_in_8_ (CKBD0)
Committed on net mem_in[33]
  Added inst FE_PHC2228_mem_in_33_ (CKBD0)
Committed on net mem_in[40]
  Added inst FE_PHC2229_mem_in_40_ (CKBD0)
Committed on net FE_PHN2156_array_out_20_
  Added inst FE_PHC2230_array_out_20_ (CKBD0)
Committed on net FE_PHN2045_mem_in_28_
  Added inst FE_PHC2231_mem_in_28_ (CKBD0)
Committed on net FE_PHN2061_array_out_140_
  Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2232_array_out_140_ (BUFFD0)
Committed on net mem_in[4]
  Added inst qmem_instance/FE_PHC2233_mem_in_4_ (CKBD0)
Committed on net mem_in[52]
  Added inst qmem_instance/FE_PHC2234_mem_in_52_ (CKBD0)
Committed on net FE_PHN2025_mem_in_41_
  Added inst FE_PHC2235_mem_in_41_ (CKBD0)
Committed on net FE_PHN2166_mem_in_27_
  Added inst FE_PHC2236_mem_in_27_ (CKBD0)
Committed on net FE_PHN2163_mem_in_31_
  Added inst FE_PHC2237_mem_in_31_ (CKBD0)
Committed on net array_out[123]
  Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2238_array_out_123_ (BUFFD0)
Committed on net FE_PHN2165_mem_in_29_
  Added inst FE_PHC2239_mem_in_29_ (CKBD0)
Committed on net FE_PHN2048_mem_in_37_
  Added inst FE_PHC2240_mem_in_37_ (CKBD0)
Committed on net FE_PHN2170_mem_in_22_
  Added inst FE_PHC2241_mem_in_22_ (CKBD0)
Committed on net FE_PHN2057_mem_in_35_
  Added inst FE_PHC2242_mem_in_35_ (CKBD0)
Committed on net array_out[141]
  Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC2243_array_out_141_ (CKBD0)
Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1568
  Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC2244_n1568 (BUFFD0)
Committed on net FE_PHN2068_mem_in_42_
  Added inst FE_PHC2245_mem_in_42_ (CKBD0)
Committed on net FE_PHN2171_mem_in_11_
  Added inst kmem_instance/FE_PHC2246_mem_in_11_ (CKBD0)
Committed on net FE_PHN2010_mem_in_43_
  Added inst qmem_instance/FE_PHC2247_mem_in_43_ (CKBD0)
Committed on net mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHN2087_n1535
  Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC2248_n1535 (BUFFD0)
Committed on net FE_PHN2034_mem_in_39_
  Added inst qmem_instance/FE_PHC2249_mem_in_39_ (CKBD0)
Committed on net FE_PHN2161_mem_in_26_
  Added inst FE_PHC2250_mem_in_26_ (CKBD0)
Committed on net array_out[102]
  Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC2251_array_out_102_ (BUFFD0)
===========================================================================================
  Phase 1 : Step 2 Iter 3 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3211
      TNS :    -320.4894
      #VP :         2585
      TNS+:      52.3600/75 improved (0.6981 per commit, 14.043%)
  Density :      88.314%
------------------------------------------------------------------------------------------
 75 buffer added (phase total 244, total 244)
 cpu=0:00:17.7 real=0:00:19.0 totSessionCpu=1:00:48 mem=1763.1M
===========================================================================================

Starting Phase 1 Step 2 Iter 4 ...
Committed on net mem_in[34]
  Added inst FE_PHC2252_mem_in_34_ (CKBD0)
Committed on net FE_PHN2102_mem_in_44_
  Added inst FE_PHC2253_mem_in_44_ (CKBD0)
Committed on net mem_in[10]
  Added inst FE_PHC2254_mem_in_10_ (CKBD0)
Committed on net mem_in[58]
  Added inst FE_PHC2255_mem_in_58_ (CKBD0)
Committed on net mem_in[51]
  Added inst FE_PHC2256_mem_in_51_ (CKBD0)
Committed on net mem_in[25]
  Added inst FE_PHC2257_mem_in_25_ (CKBD0)
Committed on net mem_in[0]
  Added inst FE_PHC2258_mem_in_0_ (CKBD0)
Committed on net mem_in[48]
  Added inst FE_PHC2259_mem_in_48_ (CKBD0)
Committed on net mem_in[62]
  Added inst FE_PHC2260_mem_in_62_ (CKBD0)
Committed on net mem_in[47]
  Added inst FE_PHC2261_mem_in_47_ (CKBD0)
Committed on net mem_in[16]
  Added inst FE_PHC2262_mem_in_16_ (CKBD0)
Committed on net FE_PHN2192_array_out_80_
  Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC2263_array_out_80_ (BUFFD0)
Committed on net mem_in[32]
  Added inst FE_PHC2264_mem_in_32_ (CKBD0)
Committed on net mem_in[30]
  Added inst FE_PHC2265_mem_in_30_ (CKBD0)
Committed on net FE_PHN2161_mem_in_26_
  Added inst FE_PHC2266_mem_in_26_ (CKBD0)
Committed on net mem_in[33]
  Added inst FE_PHC2267_mem_in_33_ (CKBD0)
Committed on net mem_in[6]
  Added inst FE_PHC2268_mem_in_6_ (CKBD0)
Committed on net mem_in[18]
  Added inst FE_PHC2269_mem_in_18_ (CKBD0)
Committed on net mem_in[45]
  Added inst FE_PHC2270_mem_in_45_ (CKBD0)
Committed on net mem_in[53]
  Added inst FE_PHC2271_mem_in_53_ (CKBD0)
Committed on net mem_in[7]
  Added inst FE_PHC2272_mem_in_7_ (CKBD0)
Committed on net mem_in[50]
  Added inst FE_PHC2273_mem_in_50_ (CKBD0)
Committed on net mem_in[3]
  Added inst FE_PHC2274_mem_in_3_ (CKBD0)
Committed on net mem_in[13]
  Added inst FE_PHC2275_mem_in_13_ (CKBD0)
Committed on net mem_in[59]
  Added inst FE_PHC2276_mem_in_59_ (CKBD0)
Committed on net mem_in[2]
  Added inst FE_PHC2277_mem_in_2_ (CKBD0)
Committed on net FE_PHN2131_mem_in_24_
  Added inst FE_PHC2278_mem_in_24_ (CKBD0)
Committed on net mem_in[40]
  Added inst FE_PHC2279_mem_in_40_ (CKBD0)
Committed on net mem_in[15]
  Added inst FE_PHC2280_mem_in_15_ (CKBD0)
Committed on net mem_in[1]
  Added inst FE_PHC2281_mem_in_1_ (CKBD0)
Committed on net mem_in[36]
  Added inst FE_PHC2282_mem_in_36_ (CKBD0)
Committed on net mem_in[17]
  Added inst FE_PHC2283_mem_in_17_ (CKBD0)
Committed on net mem_in[63]
  Added inst FE_PHC2284_mem_in_63_ (CKBD0)
Committed on net mem_in[46]
  Added inst FE_PHC2285_mem_in_46_ (CKBD0)
Committed on net mem_in[9]
  Added inst FE_PHC2286_mem_in_9_ (CKBD0)
Committed on net mem_in[14]
  Added inst FE_PHC2287_mem_in_14_ (CKBD0)
Committed on net mem_in[61]
  Added inst FE_PHC2288_mem_in_61_ (CKBD0)
Committed on net mem_in[21]
  Added inst FE_PHC2289_mem_in_21_ (CKBD0)
Committed on net mem_in[5]
  Added inst FE_PHC2290_mem_in_5_ (CKBD0)
Committed on net mem_in[38]
  Added inst FE_PHC2291_mem_in_38_ (CKBD0)
Committed on net mem_in[54]
  Added inst FE_PHC2292_mem_in_54_ (CKBD0)
Committed on net mem_in[20]
  Added inst FE_PHC2293_mem_in_20_ (CKBD0)
Committed on net mem_in[8]
  Added inst FE_PHC2294_mem_in_8_ (CKBD0)
Committed on net mem_in[55]
  Added inst FE_PHC2295_mem_in_55_ (CKBD0)
Committed on net mem_in[19]
  Added inst FE_PHC2296_mem_in_19_ (CKBD0)
Committed on net mem_in[60]
  Added inst FE_PHC2297_mem_in_60_ (CKBD0)
Committed on net mem_in[12]
  Added inst FE_PHC2298_mem_in_12_ (CKBD0)
Committed on net mem_in[23]
  Added inst FE_PHC2299_mem_in_23_ (CKBD0)
Committed on net mem_in[4]
  Added inst FE_PHC2300_mem_in_4_ (CKBD0)
Committed on net FE_PHN2230_array_out_20_
  Added inst FE_PHC2301_array_out_20_ (CKBD0)
Committed on net mem_in[52]
  Added inst qmem_instance/FE_PHC2302_mem_in_52_ (CKBD0)
Committed on net FE_PHN2061_array_out_140_
  Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2303_array_out_140_ (BUFFD0)
Committed on net FE_PHN2014_mem_in_57_
  Added inst FE_PHC2304_mem_in_57_ (CKBD0)
Committed on net FE_PHN2064_mem_in_49_
  Added inst FE_PHC2305_mem_in_49_ (CKBD0)
Committed on net FE_PHN2237_mem_in_31_
  Added inst FE_PHC2306_mem_in_31_ (CKBD0)
Committed on net FE_PHN2245_mem_in_42_
  Added inst FE_PHC2307_mem_in_42_ (CKBD0)
Committed on net FE_PHN2231_mem_in_28_
  Added inst FE_PHC2308_mem_in_28_ (CKBD0)
Committed on net FE_PHN2034_mem_in_39_
  Added inst FE_PHC2309_mem_in_39_ (CKBD0)
Committed on net FE_PHN2236_mem_in_27_
  Added inst FE_PHC2310_mem_in_27_ (CKBD0)
Committed on net FE_PHN2240_mem_in_37_
  Added inst FE_PHC2311_mem_in_37_ (CKBD0)
Committed on net FE_PHN2241_mem_in_22_
  Added inst FE_PHC2312_mem_in_22_ (CKBD0)
Committed on net FE_PHN2242_mem_in_35_
  Added inst FE_PHC2313_mem_in_35_ (CKBD0)
Committed on net reset
  Added inst FE_PHC2314_reset (CKBD0)
Committed on net array_out[102]
  Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC2315_array_out_102_ (BUFFD0)
Committed on net FE_PHN2010_mem_in_43_
  Added inst qmem_instance/FE_PHC2316_mem_in_43_ (CKBD0)
Committed on net FE_PHN2016_mem_in_56_
  Added inst FE_PHC2317_mem_in_56_ (CKBD0)
Committed on net FE_PHN2171_mem_in_11_
  Added inst kmem_instance/FE_PHC2318_mem_in_11_ (CKBD0)
Committed on net FE_PHN2235_mem_in_41_
  Added inst FE_PHC2319_mem_in_41_ (CKBD0)
Committed on net FE_PHN2239_mem_in_29_
  Added inst kmem_instance/FE_PHC2320_mem_in_29_ (CKBD0)
Committed on net ofifo_inst/col_idx_1__fifo_instance/FE_PHN2174_n55
  Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC2321_n55 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 4 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3239
      TNS :    -274.8565
      #VP :         2396
      TNS+:      45.6329/70 improved (0.6519 per commit, 14.239%)
  Density :      88.383%
------------------------------------------------------------------------------------------
 70 buffer added (phase total 314, total 314)
 cpu=0:00:18.8 real=0:00:20.0 totSessionCpu=1:00:49 mem=1763.1M
===========================================================================================

Starting Phase 1 Step 2 Iter 5 ...
Committed on net FE_PHN2192_array_out_80_
  Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC2322_array_out_80_ (CKBD0)
Committed on net FE_PHN2301_array_out_20_
  Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC2323_array_out_20_ (CKBD0)
Committed on net mem_in[48]
  Added inst FE_PHC2324_mem_in_48_ (CKBD0)
Committed on net mem_in[53]
  Added inst FE_PHC2325_mem_in_53_ (CKBD0)
Committed on net mem_in[25]
  Added inst FE_PHC2326_mem_in_25_ (CKBD0)
Committed on net mem_in[50]
  Added inst FE_PHC2327_mem_in_50_ (CKBD0)
Committed on net mem_in[51]
  Added inst FE_PHC2328_mem_in_51_ (CKBD0)
Committed on net FE_PHN2270_mem_in_45_
  Added inst FE_PHC2329_mem_in_45_ (CKBD0)
Committed on net FE_PHN2014_mem_in_57_
  Added inst FE_PHC2330_mem_in_57_ (CKBD0)
Committed on net mem_in[54]
  Added inst FE_PHC2331_mem_in_54_ (CKBD0)
Committed on net mem_in[55]
  Added inst FE_PHC2332_mem_in_55_ (CKBD0)
Committed on net mem_in[33]
  Added inst FE_PHC2333_mem_in_33_ (CKBD0)
Committed on net mem_in[59]
  Added inst FE_PHC2334_mem_in_59_ (CKBD0)
Committed on net mem_in[62]
  Added inst FE_PHC2335_mem_in_62_ (CKBD0)
Committed on net FE_PHN2102_mem_in_44_
  Added inst FE_PHC2336_mem_in_44_ (CKBD0)
Committed on net mem_in[3]
  Added inst FE_PHC2337_mem_in_3_ (CKBD0)
Committed on net mem_in[58]
  Added inst FE_PHC2338_mem_in_58_ (CKBD0)
Committed on net mem_in[13]
  Added inst FE_PHC2339_mem_in_13_ (CKBD0)
Committed on net mem_in[10]
  Added inst FE_PHC2340_mem_in_10_ (CKBD0)
Committed on net mem_in[16]
  Added inst FE_PHC2341_mem_in_16_ (CKBD0)
Committed on net mem_in[46]
  Added inst FE_PHC2342_mem_in_46_ (CKBD0)
Committed on net FE_PHN2043_mem_in_34_
  Added inst FE_PHC2343_mem_in_34_ (CKBD0)
Committed on net mem_in[32]
  Added inst FE_PHC2344_mem_in_32_ (CKBD0)
Committed on net mem_in[23]
  Added inst FE_PHC2345_mem_in_23_ (CKBD0)
Committed on net mem_in[21]
  Added inst FE_PHC2346_mem_in_21_ (CKBD0)
Committed on net mem_in[6]
  Added inst FE_PHC2347_mem_in_6_ (CKBD0)
Committed on net mem_in[5]
  Added inst FE_PHC2348_mem_in_5_ (CKBD0)
Committed on net mem_in[18]
  Added inst FE_PHC2349_mem_in_18_ (CKBD0)
Committed on net mem_in[7]
  Added inst FE_PHC2350_mem_in_7_ (CKBD0)
Committed on net mem_in[2]
  Added inst FE_PHC2351_mem_in_2_ (CKBD0)
Committed on net mem_in[0]
  Added inst FE_PHC2352_mem_in_0_ (CKBD0)
Committed on net FE_PHN2061_array_out_140_
  Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2353_array_out_140_ (BUFFD0)
Committed on net mem_in[30]
  Added inst FE_PHC2354_mem_in_30_ (CKBD0)
Committed on net FE_PHN2131_mem_in_24_
  Added inst FE_PHC2355_mem_in_24_ (CKBD0)
Committed on net mem_in[61]
  Added inst FE_PHC2356_mem_in_61_ (CKBD0)
Committed on net mem_in[36]
  Added inst FE_PHC2357_mem_in_36_ (CKBD0)
Committed on net FE_PHN2266_mem_in_26_
  Added inst FE_PHC2358_mem_in_26_ (CKBD0)
Committed on net mem_in[63]
  Added inst FE_PHC2359_mem_in_63_ (CKBD0)
Committed on net mem_in[20]
  Added inst FE_PHC2360_mem_in_20_ (CKBD0)
Committed on net mem_in[14]
  Added inst FE_PHC2361_mem_in_14_ (CKBD0)
Committed on net mem_in[12]
  Added inst FE_PHC2362_mem_in_12_ (CKBD0)
Committed on net mem_in[15]
  Added inst FE_PHC2363_mem_in_15_ (CKBD0)
Committed on net mem_in[17]
  Added inst FE_PHC2364_mem_in_17_ (CKBD0)
Committed on net mem_in[1]
  Added inst FE_PHC2365_mem_in_1_ (CKBD0)
Committed on net mem_in[19]
  Added inst FE_PHC2366_mem_in_19_ (CKBD0)
Committed on net mem_in[60]
  Added inst FE_PHC2367_mem_in_60_ (CKBD0)
Committed on net mem_in[9]
  Added inst FE_PHC2368_mem_in_9_ (CKBD0)
Committed on net mem_in[8]
  Added inst FE_PHC2369_mem_in_8_ (CKBD0)
Committed on net mem_in[38]
  Added inst FE_PHC2370_mem_in_38_ (CKBD0)
Committed on net mem_in[4]
  Added inst FE_PHC2371_mem_in_4_ (CKBD0)
Committed on net mem_in[40]
  Added inst FE_PHC2372_mem_in_40_ (CKBD0)
Committed on net mem_in[52]
  Added inst FE_PHC2373_mem_in_52_ (CKBD0)
Committed on net FE_PHN2010_mem_in_43_
  Added inst qmem_instance/FE_PHC2374_mem_in_43_ (CKBD0)
Committed on net FE_PHN2239_mem_in_29_
  Added inst FE_PHC2375_mem_in_29_ (CKBD0)
Committed on net FE_PHN2308_mem_in_28_
  Added inst FE_PHC2376_mem_in_28_ (CKBD0)
Committed on net FE_PHN2313_mem_in_35_
  Added inst FE_PHC2377_mem_in_35_ (CKBD0)
Committed on net FE_PHN2319_mem_in_41_
  Added inst FE_PHC2378_mem_in_41_ (CKBD0)
Committed on net FE_PHN2305_mem_in_49_
  Added inst FE_PHC2379_mem_in_49_ (CKBD0)
Committed on net FE_PHN2311_mem_in_37_
  Added inst FE_PHC2380_mem_in_37_ (CKBD0)
Committed on net array_out[102]
  Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC2381_array_out_102_ (BUFFD0)
Committed on net FE_PHN2309_mem_in_39_
  Added inst FE_PHC2382_mem_in_39_ (CKBD0)
Committed on net FE_PHN2307_mem_in_42_
  Added inst FE_PHC2383_mem_in_42_ (CKBD0)
Committed on net FE_PHN2312_mem_in_22_
  Added inst FE_PHC2384_mem_in_22_ (CKBD0)
Committed on net FE_PHN2310_mem_in_27_
  Added inst FE_PHC2385_mem_in_27_ (CKBD0)
Committed on net FE_PHN2017_mem_in_47_
  Added inst FE_PHC2386_mem_in_47_ (CKBD0)
Committed on net FE_PHN2306_mem_in_31_
  Added inst FE_PHC2387_mem_in_31_ (CKBD0)
Committed on net reset
  Added inst ofifo_inst/FE_PHC2388_reset (CKBD0)
Committed on net FE_PHN2171_mem_in_11_
  Added inst kmem_instance/FE_PHC2389_mem_in_11_ (CKBD0)
Committed on net FE_PHN2317_mem_in_56_
  Added inst FE_PHC2390_mem_in_56_ (CKBD0)
Committed on net ofifo_inst/col_idx_1__fifo_instance/n76
  Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC2391_n76 (BUFFD0)
===========================================================================================
  Phase 1 : Step 2 Iter 5 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3255
      TNS :    -243.3640
      #VP :         2395
      TNS+:      31.4925/70 improved (0.4499 per commit, 11.458%)
  Density :      88.453%
------------------------------------------------------------------------------------------
 70 buffer added (phase total 384, total 384)
 cpu=0:00:19.8 real=0:00:21.0 totSessionCpu=1:00:50 mem=1763.1M
===========================================================================================

Starting Phase 1 Step 2 Iter 6 ...
Committed on net mem_in[54]
  Added inst FE_PHC2392_mem_in_54_ (CKBD0)
Committed on net mem_in[55]
  Added inst FE_PHC2393_mem_in_55_ (CKBD0)
Committed on net mem_in[51]
  Added inst FE_PHC2394_mem_in_51_ (CKBD0)
Committed on net mem_in[50]
  Added inst FE_PHC2395_mem_in_50_ (CKBD0)
Committed on net mem_in[48]
  Added inst FE_PHC2396_mem_in_48_ (CKBD0)
Committed on net mem_in[59]
  Added inst FE_PHC2397_mem_in_59_ (CKBD0)
Committed on net FE_PHN2329_mem_in_45_
  Added inst FE_PHC2398_mem_in_45_ (CKBD0)
Committed on net mem_in[32]
  Added inst FE_PHC2399_mem_in_32_ (CKBD0)
Committed on net FE_PHN2257_mem_in_25_
  Added inst FE_PHC2400_mem_in_25_ (CKBD0)
Committed on net mem_in[62]
  Added inst FE_PHC2401_mem_in_62_ (CKBD0)
Committed on net mem_in[10]
  Added inst FE_PHC2402_mem_in_10_ (CKBD0)
Committed on net FE_PHN2330_mem_in_57_
  Added inst FE_PHC2403_mem_in_57_ (CKBD0)
Committed on net mem_in[60]
  Added inst FE_PHC2404_mem_in_60_ (CKBD0)
Committed on net mem_in[30]
  Added inst FE_PHC2405_mem_in_30_ (CKBD0)
Committed on net mem_in[33]
  Added inst FE_PHC2406_mem_in_33_ (CKBD0)
Committed on net mem_in[12]
  Added inst FE_PHC2407_mem_in_12_ (CKBD0)
Committed on net mem_in[63]
  Added inst FE_PHC2408_mem_in_63_ (CKBD0)
Committed on net mem_in[36]
  Added inst FE_PHC2409_mem_in_36_ (CKBD0)
Committed on net mem_in[23]
  Added inst FE_PHC2410_mem_in_23_ (CKBD0)
Committed on net mem_in[53]
  Added inst FE_PHC2411_mem_in_53_ (CKBD0)
Committed on net mem_in[46]
  Added inst FE_PHC2412_mem_in_46_ (CKBD0)
Committed on net mem_in[6]
  Added inst FE_PHC2413_mem_in_6_ (CKBD0)
Committed on net mem_in[7]
  Added inst FE_PHC2414_mem_in_7_ (CKBD0)
Committed on net mem_in[16]
  Added inst FE_PHC2415_mem_in_16_ (CKBD0)
Committed on net FE_PHN2061_array_out_140_
  Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2416_array_out_140_ (BUFFD0)
Committed on net FE_PHN2336_mem_in_44_
  Added inst FE_PHC2417_mem_in_44_ (CKBD0)
Committed on net mem_in[13]
  Added inst FE_PHC2418_mem_in_13_ (CKBD0)
Committed on net mem_in[3]
  Added inst FE_PHC2419_mem_in_3_ (CKBD0)
Committed on net mem_in[61]
  Added inst FE_PHC2420_mem_in_61_ (CKBD0)
Committed on net mem_in[58]
  Added inst FE_PHC2421_mem_in_58_ (CKBD0)
Committed on net mem_in[38]
  Added inst FE_PHC2422_mem_in_38_ (CKBD0)
Committed on net FE_PHN2278_mem_in_24_
  Added inst FE_PHC2423_mem_in_24_ (CKBD0)
Committed on net mem_in[19]
  Added inst FE_PHC2424_mem_in_19_ (CKBD0)
Committed on net mem_in[15]
  Added inst FE_PHC2425_mem_in_15_ (CKBD0)
Committed on net mem_in[17]
  Added inst FE_PHC2426_mem_in_17_ (CKBD0)
Committed on net mem_in[21]
  Added inst FE_PHC2427_mem_in_21_ (CKBD0)
Committed on net FE_PHN2343_mem_in_34_
  Added inst FE_PHC2428_mem_in_34_ (CKBD0)
Committed on net mem_in[5]
  Added inst FE_PHC2429_mem_in_5_ (CKBD0)
Committed on net mem_in[0]
  Added inst FE_PHC2430_mem_in_0_ (CKBD0)
Committed on net mem_in[2]
  Added inst FE_PHC2431_mem_in_2_ (CKBD0)
Committed on net mem_in[18]
  Added inst FE_PHC2432_mem_in_18_ (CKBD0)
Committed on net mem_in[20]
  Added inst FE_PHC2433_mem_in_20_ (CKBD0)
Committed on net mem_in[9]
  Added inst FE_PHC2434_mem_in_9_ (CKBD0)
Committed on net mem_in[8]
  Added inst FE_PHC2435_mem_in_8_ (CKBD0)
Committed on net mem_in[1]
  Added inst FE_PHC2436_mem_in_1_ (CKBD0)
Committed on net FE_PHN2358_mem_in_26_
  Added inst FE_PHC2437_mem_in_26_ (CKBD0)
Committed on net ofifo_inst/col_idx_4__fifo_instance/FE_PHN2263_array_out_80_
  Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC2438_array_out_80_ (BUFFD0)
Committed on net mem_in[14]
  Added inst FE_PHC2439_mem_in_14_ (CKBD0)
Committed on net FE_PHN2099_mem_in_40_
  Added inst FE_PHC2440_mem_in_40_ (CKBD0)
Committed on net mem_in[4]
  Added inst FE_PHC2441_mem_in_4_ (CKBD0)
Committed on net FE_PHN2384_mem_in_22_
  Added inst FE_PHC2442_mem_in_22_ (CKBD0)
Committed on net mem_in[52]
  Added inst qmem_instance/FE_PHC2443_mem_in_52_ (CKBD0)
Committed on net FE_PHN2382_mem_in_39_
  Added inst FE_PHC2444_mem_in_39_ (CKBD0)
Committed on net FE_PHN2377_mem_in_35_
  Added inst FE_PHC2445_mem_in_35_ (CKBD0)
Committed on net FE_PHN2378_mem_in_41_
  Added inst FE_PHC2446_mem_in_41_ (CKBD0)
Committed on net FE_PHN2379_mem_in_49_
  Added inst FE_PHC2447_mem_in_49_ (CKBD0)
Committed on net FE_PHN2375_mem_in_29_
  Added inst FE_PHC2448_mem_in_29_ (CKBD0)
Committed on net FE_PHN2383_mem_in_42_
  Added inst FE_PHC2449_mem_in_42_ (CKBD0)
Committed on net FE_PHN2380_mem_in_37_
  Added inst FE_PHC2450_mem_in_37_ (CKBD0)
Committed on net FE_PHN2390_mem_in_56_
  Added inst kmem_instance/FE_PHC2451_mem_in_56_ (CKBD0)
Committed on net FE_PHN2386_mem_in_47_
  Added inst FE_PHC2452_mem_in_47_ (CKBD0)
Committed on net FE_PHN2376_mem_in_28_
  Added inst FE_PHC2453_mem_in_28_ (CKBD0)
Committed on net FE_PHN2385_mem_in_27_
  Added inst FE_PHC2454_mem_in_27_ (CKBD0)
Committed on net FE_PHN2387_mem_in_31_
  Added inst kmem_instance/FE_PHC2455_mem_in_31_ (CKBD0)
Committed on net FE_PHN2171_mem_in_11_
  Added inst kmem_instance/FE_PHC2456_mem_in_11_ (CKBD0)
Committed on net FE_PHN2010_mem_in_43_
  Added inst qmem_instance/FE_PHC2457_mem_in_43_ (CKBD0)
Committed on net reset
  Added inst mac_array_instance/FE_PHC2458_reset (CKBD0)
Committed on net ofifo_inst/FE_PHN2388_reset
  Added inst ofifo_inst/FE_PHC2459_reset (CKBD0)
Committed on net ofifo_inst/col_idx_1__fifo_instance/FE_PHN2174_n55
  Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC2460_n55 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 6 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3236
      TNS :    -213.9937
      #VP :         2366
      TNS+:      29.3703/69 improved (0.4257 per commit, 12.068%)
  Density :      88.521%
------------------------------------------------------------------------------------------
 69 buffer added (phase total 453, total 453)
 cpu=0:00:20.8 real=0:00:22.0 totSessionCpu=1:00:51 mem=1763.1M
===========================================================================================

Starting Phase 1 Step 2 Iter 7 ...
Committed on net mem_in[48]
  Added inst FE_PHC2461_mem_in_48_ (BUFFD0)
Committed on net mem_in[33]
  Added inst FE_PHC2462_mem_in_33_ (CKBD0)
Committed on net FE_PHN2103_mem_in_45_
  Added inst FE_PHC2463_mem_in_45_ (CKBD0)
Committed on net mem_in[32]
  Added inst FE_PHC2464_mem_in_32_ (CKBD0)
Committed on net mem_in[46]
  Added inst FE_PHC2465_mem_in_46_ (CKBD0)
Committed on net FE_PHN2336_mem_in_44_
  Added inst FE_PHC2466_mem_in_44_ (CKBD0)
Committed on net FE_PHN2257_mem_in_25_
  Added inst FE_PHC2467_mem_in_25_ (CKBD0)
Committed on net mem_in[54]
  Added inst FE_PHC2468_mem_in_54_ (CKBD0)
Committed on net mem_in[55]
  Added inst FE_PHC2469_mem_in_55_ (CKBD0)
Committed on net mem_in[50]
  Added inst FE_PHC2470_mem_in_50_ (CKBD0)
Committed on net FE_PHN2403_mem_in_57_
  Added inst FE_PHC2471_mem_in_57_ (CKBD0)
Committed on net mem_in[51]
  Added inst FE_PHC2472_mem_in_51_ (CKBD0)
Committed on net mem_in[36]
  Added inst FE_PHC2473_mem_in_36_ (CKBD0)
Committed on net mem_in[30]
  Added inst FE_PHC2474_mem_in_30_ (CKBD0)
Committed on net FE_PHN2375_mem_in_29_
  Added inst FE_PHC2475_mem_in_29_ (CKBD0)
Committed on net mem_in[23]
  Added inst FE_PHC2476_mem_in_23_ (CKBD0)
Committed on net mem_in[59]
  Added inst FE_PHC2477_mem_in_59_ (CKBD0)
Committed on net mem_in[6]
  Added inst FE_PHC2478_mem_in_6_ (CKBD0)
Committed on net mem_in[53]
  Added inst FE_PHC2479_mem_in_53_ (CKBD0)
Committed on net mem_in[3]
  Added inst FE_PHC2480_mem_in_3_ (CKBD0)
Committed on net mem_in[62]
  Added inst FE_PHC2481_mem_in_62_ (CKBD0)
Committed on net mem_in[13]
  Added inst FE_PHC2482_mem_in_13_ (CKBD0)
Committed on net mem_in[16]
  Added inst FE_PHC2483_mem_in_16_ (CKBD0)
Committed on net mem_in[10]
  Added inst FE_PHC2484_mem_in_10_ (CKBD0)
Committed on net FE_PHN2376_mem_in_28_
  Added inst FE_PHC2485_mem_in_28_ (CKBD0)
Committed on net FE_PHN2343_mem_in_34_
  Added inst FE_PHC2486_mem_in_34_ (CKBD0)
Committed on net mem_in[60]
  Added inst FE_PHC2487_mem_in_60_ (CKBD0)
Committed on net mem_in[7]
  Added inst FE_PHC2488_mem_in_7_ (CKBD0)
Committed on net mem_in[18]
  Added inst FE_PHC2489_mem_in_18_ (CKBD0)
Committed on net mem_in[63]
  Added inst FE_PHC2490_mem_in_63_ (CKBD0)
Committed on net mem_in[0]
  Added inst FE_PHC2491_mem_in_0_ (CKBD0)
Committed on net mem_in[2]
  Added inst FE_PHC2492_mem_in_2_ (CKBD0)
Committed on net mem_in[38]
  Added inst FE_PHC2493_mem_in_38_ (CKBD0)
Committed on net mem_in[9]
  Added inst FE_PHC2494_mem_in_9_ (CKBD0)
Committed on net mem_in[14]
  Added inst FE_PHC2495_mem_in_14_ (CKBD0)
Committed on net mem_in[61]
  Added inst FE_PHC2496_mem_in_61_ (CKBD0)
Committed on net mem_in[17]
  Added inst FE_PHC2497_mem_in_17_ (CKBD0)
Committed on net mem_in[21]
  Added inst FE_PHC2498_mem_in_21_ (CKBD0)
Committed on net mem_in[12]
  Added inst FE_PHC2499_mem_in_12_ (CKBD0)
Committed on net mem_in[20]
  Added inst FE_PHC2500_mem_in_20_ (CKBD0)
Committed on net mem_in[1]
  Added inst FE_PHC2501_mem_in_1_ (CKBD0)
Committed on net mem_in[15]
  Added inst FE_PHC2502_mem_in_15_ (CKBD0)
Committed on net mem_in[5]
  Added inst FE_PHC2503_mem_in_5_ (CKBD0)
Committed on net FE_PHN2358_mem_in_26_
  Added inst FE_PHC2504_mem_in_26_ (CKBD0)
Committed on net mem_in[8]
  Added inst FE_PHC2505_mem_in_8_ (CKBD0)
Committed on net FE_PHN2355_mem_in_24_
  Added inst FE_PHC2506_mem_in_24_ (CKBD0)
Committed on net mem_in[19]
  Added inst FE_PHC2507_mem_in_19_ (CKBD0)
Committed on net FE_PHN2445_mem_in_35_
  Added inst FE_PHC2508_mem_in_35_ (CKBD0)
Committed on net FE_PHN2099_mem_in_40_
  Added inst FE_PHC2509_mem_in_40_ (CKBD0)
Committed on net mem_in[58]
  Added inst FE_PHC2510_mem_in_58_ (CKBD0)
Committed on net mem_in[4]
  Added inst FE_PHC2511_mem_in_4_ (CKBD0)
Committed on net FE_PHN2454_mem_in_27_
  Added inst FE_PHC2512_mem_in_27_ (CKBD0)
Committed on net FE_PHN2444_mem_in_39_
  Added inst FE_PHC2513_mem_in_39_ (CKBD0)
Committed on net mem_in[52]
  Added inst FE_PHC2514_mem_in_52_ (CKBD0)
Committed on net FE_PHN2450_mem_in_37_
  Added inst FE_PHC2515_mem_in_37_ (CKBD0)
Committed on net FE_PHN2442_mem_in_22_
  Added inst FE_PHC2516_mem_in_22_ (CKBD0)
Committed on net FE_PHN2447_mem_in_49_
  Added inst FE_PHC2517_mem_in_49_ (CKBD0)
Committed on net FE_PHN2449_mem_in_42_
  Added inst FE_PHC2518_mem_in_42_ (CKBD0)
Committed on net FE_PHN2446_mem_in_41_
  Added inst FE_PHC2519_mem_in_41_ (CKBD0)
Committed on net FE_PHN2010_mem_in_43_
  Added inst qmem_instance/FE_PHC2520_mem_in_43_ (CKBD0)
Committed on net FE_PHN2390_mem_in_56_
  Added inst qmem_instance/FE_PHC2521_mem_in_56_ (CKBD0)
Committed on net FE_PHN2387_mem_in_31_
  Added inst FE_PHC2522_mem_in_31_ (CKBD0)
Committed on net reset
  Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC2523_reset (CKBD0)
Committed on net FE_PHN2171_mem_in_11_
  Added inst FE_PHC2524_mem_in_11_ (CKBD0)
Committed on net FE_PHN2452_mem_in_47_
  Added inst kmem_instance/FE_PHC2525_mem_in_47_ (CKBD0)
Committed on net ofifo_inst/FE_PHN2459_reset
  Added inst ofifo_inst/FE_PHC2526_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 7 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3097
      TNS :    -188.1801
      #VP :         2270
      TNS+:      25.8136/66 improved (0.3911 per commit, 12.063%)
  Density :      88.586%
------------------------------------------------------------------------------------------
 66 buffer added (phase total 519, total 519)
 cpu=0:00:21.8 real=0:00:23.0 totSessionCpu=1:00:52 mem=1744.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 8 ...
Committed on net mem_in[53]
  Added inst FE_PHC2527_mem_in_53_ (BUFFD0)
Committed on net FE_PHN2417_mem_in_44_
  Added inst FE_PHC2528_mem_in_44_ (BUFFD0)
Committed on net mem_in[62]
  Added inst FE_PHC2529_mem_in_62_ (BUFFD0)
Committed on net FE_PHN2467_mem_in_25_
  Added inst FE_PHC2530_mem_in_25_ (BUFFD0)
Committed on net mem_in[59]
  Added inst FE_PHC2531_mem_in_59_ (BUFFD0)
Committed on net FE_PHN2475_mem_in_29_
  Added inst FE_PHC2532_mem_in_29_ (CKBD0)
Committed on net FE_PHN2097_mem_in_58_
  Added inst FE_PHC2533_mem_in_58_ (CKBD0)
Committed on net mem_in[36]
  Added inst FE_PHC2534_mem_in_36_ (CKBD0)
Committed on net mem_in[63]
  Added inst FE_PHC2535_mem_in_63_ (CKBD0)
Committed on net mem_in[10]
  Added inst FE_PHC2536_mem_in_10_ (BUFFD0)
Committed on net FE_PHN2445_mem_in_35_
  Added inst FE_PHC2537_mem_in_35_ (CKBD0)
Committed on net mem_in[32]
  Added inst FE_PHC2538_mem_in_32_ (CKBD0)
Committed on net mem_in[23]
  Added inst FE_PHC2539_mem_in_23_ (CKBD0)
Committed on net mem_in[16]
  Added inst FE_PHC2540_mem_in_16_ (CKBD0)
Committed on net mem_in[6]
  Added inst FE_PHC2541_mem_in_6_ (CKBD0)
Committed on net mem_in[3]
  Added inst FE_PHC2542_mem_in_3_ (CKBD0)
Committed on net mem_in[13]
  Added inst FE_PHC2543_mem_in_13_ (CKBD0)
Committed on net FE_PHN2462_mem_in_33_
  Added inst FE_PHC2544_mem_in_33_ (CKBD0)
Committed on net mem_in[46]
  Added inst FE_PHC2545_mem_in_46_ (CKBD0)
Committed on net FE_PHN2471_mem_in_57_
  Added inst FE_PHC2546_mem_in_57_ (BUFFD0)
Committed on net mem_in[61]
  Added inst FE_PHC2547_mem_in_61_ (CKBD0)
Committed on net mem_in[54]
  Added inst FE_PHC2548_mem_in_54_ (BUFFD0)
Committed on net mem_in[60]
  Added inst FE_PHC2549_mem_in_60_ (CKBD0)
Committed on net FE_PHN2485_mem_in_28_
  Added inst FE_PHC2550_mem_in_28_ (CKBD0)
Committed on net mem_in[9]
  Added inst FE_PHC2551_mem_in_9_ (CKBD0)
Committed on net FE_PHN2486_mem_in_34_
  Added inst FE_PHC2552_mem_in_34_ (CKBD0)
Committed on net mem_in[18]
  Added inst FE_PHC2553_mem_in_18_ (CKBD0)
Committed on net mem_in[30]
  Added inst FE_PHC2554_mem_in_30_ (CKBD0)
Committed on net FE_PHN2358_mem_in_26_
  Added inst FE_PHC2555_mem_in_26_ (CKBD0)
Committed on net mem_in[12]
  Added inst FE_PHC2556_mem_in_12_ (CKBD0)
Committed on net FE_PHN2387_mem_in_31_
  Added inst FE_PHC2557_mem_in_31_ (CKBD0)
Committed on net mem_in[7]
  Added inst FE_PHC2558_mem_in_7_ (CKBD0)
Committed on net mem_in[0]
  Added inst FE_PHC2559_mem_in_0_ (CKBD0)
Committed on net FE_PHN2444_mem_in_39_
  Added inst FE_PHC2560_mem_in_39_ (CKBD0)
Committed on net mem_in[2]
  Added inst FE_PHC2561_mem_in_2_ (CKBD0)
Committed on net mem_in[5]
  Added inst FE_PHC2562_mem_in_5_ (CKBD0)
Committed on net mem_in[55]
  Added inst FE_PHC2563_mem_in_55_ (BUFFD0)
Committed on net FE_PHN2423_mem_in_24_
  Added inst FE_PHC2564_mem_in_24_ (CKBD0)
Committed on net mem_in[14]
  Added inst FE_PHC2565_mem_in_14_ (CKBD0)
Committed on net mem_in[38]
  Added inst FE_PHC2566_mem_in_38_ (CKBD0)
Committed on net mem_in[8]
  Added inst FE_PHC2567_mem_in_8_ (CKBD0)
Committed on net mem_in[20]
  Added inst FE_PHC2568_mem_in_20_ (CKBD0)
Committed on net mem_in[17]
  Added inst FE_PHC2569_mem_in_17_ (CKBD0)
Committed on net mem_in[1]
  Added inst FE_PHC2570_mem_in_1_ (CKBD0)
Committed on net mem_in[19]
  Added inst FE_PHC2571_mem_in_19_ (CKBD0)
Committed on net mem_in[15]
  Added inst FE_PHC2572_mem_in_15_ (CKBD0)
Committed on net mem_in[21]
  Added inst FE_PHC2573_mem_in_21_ (CKBD0)
Committed on net FE_PHN2512_mem_in_27_
  Added inst FE_PHC2574_mem_in_27_ (CKBD0)
Committed on net FE_PHN2516_mem_in_22_
  Added inst FE_PHC2575_mem_in_22_ (CKBD0)
Committed on net mem_in[52]
  Added inst FE_PHC2576_mem_in_52_ (CKBD0)
Committed on net FE_PHN2509_mem_in_40_
  Added inst FE_PHC2577_mem_in_40_ (CKBD0)
Committed on net mem_in[4]
  Added inst FE_PHC2578_mem_in_4_ (CKBD0)
Committed on net FE_PHN2446_mem_in_41_
  Added inst FE_PHC2579_mem_in_41_ (CKBD0)
Committed on net FE_PHN2517_mem_in_49_
  Added inst FE_PHC2580_mem_in_49_ (CKBD0)
Committed on net FE_PHN2035_mem_in_51_
  Added inst FE_PHC2581_mem_in_51_ (CKBD0)
Committed on net FE_PHN2518_mem_in_42_
  Added inst FE_PHC2582_mem_in_42_ (CKBD0)
Committed on net FE_PHN2053_mem_in_45_
  Added inst qmem_instance/FE_PHC2583_mem_in_45_ (BUFFD0)
Committed on net FE_PHN2390_mem_in_56_
  Added inst qmem_instance/FE_PHC2584_mem_in_56_ (CKBD0)
Committed on net FE_PHN2010_mem_in_43_
  Added inst qmem_instance/FE_PHC2585_mem_in_43_ (CKBD0)
Committed on net FE_PHN2524_mem_in_11_
  Added inst FE_PHC2586_mem_in_11_ (CKBD0)
Committed on net FE_PHN2452_mem_in_47_
  Added inst FE_PHC2587_mem_in_47_ (CKBD0)
Committed on net reset
  Added inst mac_array_instance/col_idx_4__mac_col_inst/FE_PHC2588_reset (CKBD0)
Committed on net FE_PHN2515_mem_in_37_
  Added inst qmem_instance/FE_PHC2589_mem_in_37_ (CKBD0)
Committed on net ofifo_inst/FE_PHN2526_reset
  Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC2590_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 8 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3100
      TNS :    -168.7079
      #VP :         1998
      TNS+:      19.4722/64 improved (0.3043 per commit, 10.348%)
  Density :      88.649%
------------------------------------------------------------------------------------------
 64 buffer added (phase total 583, total 583)
 cpu=0:00:22.7 real=0:00:24.0 totSessionCpu=1:00:53 mem=1744.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 9 ...
Committed on net FE_PHN2493_mem_in_38_
  Added inst FE_PHC2591_mem_in_38_ (CKBD0)
Committed on net mem_in[13]
  Added inst FE_PHC2592_mem_in_13_ (BUFFD0)
Committed on net FE_PHN2504_mem_in_26_
  Added inst FE_PHC2593_mem_in_26_ (CKBD0)
Committed on net FE_PHN2485_mem_in_28_
  Added inst FE_PHC2594_mem_in_28_ (CKBD0)
Committed on net mem_in[3]
  Added inst FE_PHC2595_mem_in_3_ (BUFFD0)
Committed on net FE_PHN2475_mem_in_29_
  Added inst FE_PHC2596_mem_in_29_ (BUFFD0)
Committed on net FE_PHN2560_mem_in_39_
  Added inst FE_PHC2597_mem_in_39_ (CKBD0)
Committed on net FE_PHN2557_mem_in_31_
  Added inst FE_PHC2598_mem_in_31_ (CKBD0)
Committed on net mem_in[61]
  Added inst FE_PHC2599_mem_in_61_ (CKBD0)
Committed on net mem_in[18]
  Added inst FE_PHC2600_mem_in_18_ (CKBD0)
Committed on net mem_in[30]
  Added inst FE_PHC2601_mem_in_30_ (CKBD0)
Committed on net mem_in[5]
  Added inst FE_PHC2602_mem_in_5_ (CKBD0)
Committed on net mem_in[0]
  Added inst FE_PHC2603_mem_in_0_ (CKBD0)
Committed on net mem_in[21]
  Added inst FE_PHC2604_mem_in_21_ (CKBD0)
Committed on net mem_in[60]
  Added inst FE_PHC2605_mem_in_60_ (CKBD0)
Committed on net FE_PHN2533_mem_in_58_
  Added inst FE_PHC2606_mem_in_58_ (CKBD0)
Committed on net mem_in[63]
  Added inst FE_PHC2607_mem_in_63_ (CKBD0)
Committed on net FE_PHN2343_mem_in_34_
  Added inst FE_PHC2608_mem_in_34_ (CKBD0)
Committed on net mem_in[2]
  Added inst FE_PHC2609_mem_in_2_ (CKBD0)
Committed on net mem_in[7]
  Added inst FE_PHC2610_mem_in_7_ (CKBD0)
Committed on net mem_in[23]
  Added inst FE_PHC2611_mem_in_23_ (BUFFD0)
Committed on net mem_in[6]
  Added inst FE_PHC2612_mem_in_6_ (CKBD0)
Committed on net FE_PHN2512_mem_in_27_
  Added inst FE_PHC2613_mem_in_27_ (BUFFD0)
Committed on net mem_in[36]
  Added inst FE_PHC2614_mem_in_36_ (BUFFD0)
Committed on net FE_PHN2355_mem_in_24_
  Added inst FE_PHC2615_mem_in_24_ (CKBD0)
Committed on net mem_in[9]
  Added inst FE_PHC2616_mem_in_9_ (CKBD0)
Committed on net mem_in[19]
  Added inst FE_PHC2617_mem_in_19_ (CKBD0)
Committed on net mem_in[15]
  Added inst FE_PHC2618_mem_in_15_ (CKBD0)
Committed on net mem_in[1]
  Added inst FE_PHC2619_mem_in_1_ (CKBD0)
Committed on net mem_in[14]
  Added inst FE_PHC2620_mem_in_14_ (CKBD0)
Committed on net mem_in[20]
  Added inst FE_PHC2621_mem_in_20_ (CKBD0)
Committed on net mem_in[17]
  Added inst FE_PHC2622_mem_in_17_ (CKBD0)
Committed on net FE_PHN2462_mem_in_33_
  Added inst FE_PHC2623_mem_in_33_ (BUFFD0)
Committed on net mem_in[12]
  Added inst FE_PHC2624_mem_in_12_ (CKBD0)
Committed on net FE_PHN2515_mem_in_37_
  Added inst FE_PHC2625_mem_in_37_ (CKBD0)
Committed on net mem_in[16]
  Added inst FE_PHC2626_mem_in_16_ (BUFFD0)
Committed on net FE_PHN2537_mem_in_35_
  Added inst FE_PHC2627_mem_in_35_ (BUFFD0)
Committed on net mem_in[32]
  Added inst FE_PHC2628_mem_in_32_ (BUFFD0)
Committed on net mem_in[8]
  Added inst FE_PHC2629_mem_in_8_ (CKBD0)
Committed on net FE_PHN2040_mem_in_46_
  Added inst kmem_instance/FE_PHC2630_mem_in_46_ (BUFFD0)
Committed on net FE_PHN2580_mem_in_49_
  Added inst FE_PHC2631_mem_in_49_ (CKBD0)
Committed on net mem_in[52]
  Added inst FE_PHC2632_mem_in_52_ (CKBD0)
Committed on net FE_PHN2577_mem_in_40_
  Added inst FE_PHC2633_mem_in_40_ (CKBD0)
Committed on net FE_PHN2579_mem_in_41_
  Added inst FE_PHC2634_mem_in_41_ (CKBD0)
Committed on net mem_in[4]
  Added inst FE_PHC2635_mem_in_4_ (CKBD0)
Committed on net FE_PHN2516_mem_in_22_
  Added inst FE_PHC2636_mem_in_22_ (BUFFD0)
Committed on net FE_PHN2587_mem_in_47_
  Added inst FE_PHC2637_mem_in_47_ (CKBD0)
Committed on net FE_PHN2467_mem_in_25_
  Added inst FE_PHC2638_mem_in_25_ (BUFFD0)
Committed on net FE_PHN2586_mem_in_11_
  Added inst FE_PHC2639_mem_in_11_ (CKBD0)
Committed on net FE_PHN2582_mem_in_42_
  Added inst FE_PHC2640_mem_in_42_ (CKBD0)
Committed on net FE_PHN2053_mem_in_45_
  Added inst qmem_instance/FE_PHC2641_mem_in_45_ (BUFFD0)
Committed on net FE_PHN2010_mem_in_43_
  Added inst FE_PHC2642_mem_in_43_ (CKBD0)
Committed on net FE_PHN2390_mem_in_56_
  Added inst qmem_instance/FE_PHC2643_mem_in_56_ (CKBD0)
Committed on net reset
  Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC2644_reset (CKBD0)
Committed on net ofifo_inst/FE_PHN2526_reset
  Added inst ofifo_inst/FE_PHC2645_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 9 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3060
      TNS :    -153.5085
      #VP :         1593
      TNS+:      15.1994/55 improved (0.2764 per commit, 9.009%)
  Density :      88.703%
------------------------------------------------------------------------------------------
 55 buffer added (phase total 638, total 638)
 cpu=0:00:23.5 real=0:00:24.0 totSessionCpu=1:00:54 mem=1744.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 10 ...
Committed on net FE_PHN2506_mem_in_24_
  Added inst FE_PHC2646_mem_in_24_ (CKBD0)
Committed on net mem_in[21]
  Added inst FE_PHC2647_mem_in_21_ (BUFFD0)
Committed on net mem_in[19]
  Added inst FE_PHC2648_mem_in_19_ (CKBD0)
Committed on net mem_in[15]
  Added inst FE_PHC2649_mem_in_15_ (CKBD0)
Committed on net mem_in[1]
  Added inst FE_PHC2650_mem_in_1_ (CKBD0)
Committed on net mem_in[61]
  Added inst FE_PHC2651_mem_in_61_ (BUFFD0)
Committed on net mem_in[5]
  Added inst FE_PHC2652_mem_in_5_ (BUFFD0)
Committed on net mem_in[18]
  Added inst FE_PHC2653_mem_in_18_ (BUFFD0)
Committed on net mem_in[9]
  Added inst FE_PHC2654_mem_in_9_ (CKBD0)
Committed on net mem_in[17]
  Added inst FE_PHC2655_mem_in_17_ (CKBD0)
Committed on net mem_in[8]
  Added inst FE_PHC2656_mem_in_8_ (CKBD0)
Committed on net mem_in[60]
  Added inst FE_PHC2657_mem_in_60_ (BUFFD0)
Committed on net FE_PHN2053_mem_in_45_
  Added inst FE_PHC2658_mem_in_45_ (BUFFD0)
Committed on net mem_in[2]
  Added inst FE_PHC2659_mem_in_2_ (BUFFD0)
Committed on net FE_PHN2250_mem_in_26_
  Added inst kmem_instance/FE_PHC2660_mem_in_26_ (BUFFD0)
Committed on net FE_PHN2566_mem_in_38_
  Added inst FE_PHC2661_mem_in_38_ (BUFFD0)
Committed on net mem_in[7]
  Added inst FE_PHC2662_mem_in_7_ (BUFFD0)
Committed on net FE_PHN2013_mem_in_0_
  Added inst kmem_instance/FE_PHC2663_mem_in_0_ (BUFFD0)
Committed on net mem_in[52]
  Added inst FE_PHC2664_mem_in_52_ (CKBD0)
Committed on net FE_PHN2440_mem_in_40_
  Added inst kmem_instance/FE_PHC2665_mem_in_40_ (CKBD0)
Committed on net FE_PHN2486_mem_in_34_
  Added inst FE_PHC2666_mem_in_34_ (BUFFD0)
Committed on net FE_PHN2637_mem_in_47_
  Added inst kmem_instance/FE_PHC2667_mem_in_47_ (CKBD0)
Committed on net mem_in[4]
  Added inst FE_PHC2668_mem_in_4_ (CKBD0)
Committed on net FE_PHN2634_mem_in_41_
  Added inst FE_PHC2669_mem_in_41_ (CKBD0)
Committed on net FE_PHN2033_mem_in_63_
  Added inst kmem_instance/FE_PHC2670_mem_in_63_ (BUFFD0)
Committed on net FE_PHN2560_mem_in_39_
  Added inst FE_PHC2671_mem_in_39_ (BUFFD0)
Committed on net FE_PHN2376_mem_in_28_
  Added inst FE_PHC2672_mem_in_28_ (BUFFD0)
Committed on net FE_PHN2640_mem_in_42_
  Added inst FE_PHC2673_mem_in_42_ (CKBD0)
Committed on net FE_PHN2067_mem_in_12_
  Added inst qmem_instance/FE_PHC2674_mem_in_12_ (CKBD0)
Committed on net FE_PHN2010_mem_in_43_
  Added inst FE_PHC2675_mem_in_43_ (CKBD0)
Committed on net FE_PHN2020_mem_in_14_
  Added inst qmem_instance/FE_PHC2676_mem_in_14_ (CKBD0)
Committed on net FE_PHN2390_mem_in_56_
  Added inst qmem_instance/FE_PHC2677_mem_in_56_ (CKBD0)
Committed on net FE_PHN2031_mem_in_20_
  Added inst qmem_instance/FE_PHC2678_mem_in_20_ (CKBD0)
Committed on net FE_PHN2639_mem_in_11_
  Added inst FE_PHC2679_mem_in_11_ (CKBD0)
Committed on net reset
  Added inst mac_array_instance/FE_PHC2680_reset (CKBD0)
Committed on net ofifo_inst/FE_PHN2645_reset
  Added inst ofifo_inst/FE_PHC2681_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 10 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3042
      TNS :    -148.2297
      #VP :         1455
      TNS+:       5.2788/36 improved (0.1466 per commit, 3.439%)
  Density :      88.739%
------------------------------------------------------------------------------------------
 36 buffer added (phase total 674, total 674)
 cpu=0:00:24.2 real=0:00:25.0 totSessionCpu=1:00:55 mem=1744.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 11 ...
Committed on net mem_in[1]
  Added inst FE_PHC2682_mem_in_1_ (CKBD0)
Committed on net FE_PHN2673_mem_in_42_
  Added inst qmem_instance/FE_PHC2683_mem_in_42_ (CKBD0)
Committed on net kmem_instance/FE_PHN2665_mem_in_40_
  Added inst kmem_instance/FE_PHC2684_mem_in_40_ (CKBD0)
Committed on net mem_in[8]
  Added inst FE_PHC2685_mem_in_8_ (CKBD0)
Committed on net mem_in[52]
  Added inst FE_PHC2686_mem_in_52_ (CKBD0)
Committed on net mem_in[19]
  Added inst FE_PHC2687_mem_in_19_ (BUFFD0)
Committed on net FE_PHN2637_mem_in_47_
  Added inst kmem_instance/FE_PHC2688_mem_in_47_ (CKBD0)
Committed on net FE_PHN2675_mem_in_43_
  Added inst FE_PHC2689_mem_in_43_ (CKBD0)
Committed on net mem_in[9]
  Added inst FE_PHC2690_mem_in_9_ (BUFFD0)
Committed on net mem_in[4]
  Added inst FE_PHC2691_mem_in_4_ (CKBD0)
Committed on net kmem_instance/n886
  Added inst kmem_instance/FE_PHC2692_n886 (BUFFD0)
Committed on net mem_in[17]
  Added inst FE_PHC2693_mem_in_17_ (BUFFD0)
Committed on net FE_PHN2020_mem_in_14_
  Added inst qmem_instance/FE_PHC2694_mem_in_14_ (CKBD0)
Committed on net FE_PHN2067_mem_in_12_
  Added inst qmem_instance/FE_PHC2695_mem_in_12_ (CKBD0)
Committed on net FE_PHN2053_mem_in_45_
  Added inst FE_PHC2696_mem_in_45_ (BUFFD0)
Committed on net FE_PHN2390_mem_in_56_
  Added inst qmem_instance/FE_PHC2697_mem_in_56_ (CKBD0)
Committed on net FE_PHN2050_mem_in_15_
  Added inst kmem_instance/FE_PHC2698_mem_in_15_ (BUFFD0)
Committed on net FE_PHN2679_mem_in_11_
  Added inst FE_PHC2699_mem_in_11_ (CKBD0)
Committed on net reset
  Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC2700_reset (CKBD0)
Committed on net FE_PHN2031_mem_in_20_
  Added inst qmem_instance/FE_PHC2701_mem_in_20_ (CKBD0)
Committed on net ofifo_inst/FE_PHN2681_reset
  Added inst ofifo_inst/FE_PHC2702_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 11 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3024
      TNS :    -142.6299
      #VP :         1423
      TNS+:       5.5998/21 improved (0.2667 per commit, 3.778%)
  Density :      88.759%
------------------------------------------------------------------------------------------
 21 buffer added (phase total 695, total 695)
 cpu=0:00:24.8 real=0:00:26.0 totSessionCpu=1:00:55 mem=1744.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 12 ...
Committed on net mem_in[20]
  Added inst FE_PHC2703_mem_in_20_ (CKBD0)
Committed on net FE_PHN2669_mem_in_41_
  Added inst kmem_instance/FE_PHC2704_mem_in_41_ (CKBD0)
Committed on net kmem_instance/FE_PHN2684_mem_in_40_
  Added inst kmem_instance/FE_PHC2705_mem_in_40_ (CKBD0)
Committed on net FE_PHN2658_mem_in_45_
  Added inst FE_PHC2706_mem_in_45_ (CKBD0)
Committed on net mem_in[52]
  Added inst FE_PHC2707_mem_in_52_ (CKBD0)
Committed on net FE_PHN2637_mem_in_47_
  Added inst qmem_instance/FE_PHC2708_mem_in_47_ (CKBD0)
Committed on net FE_PHN2689_mem_in_43_
  Added inst FE_PHC2709_mem_in_43_ (CKBD0)
Committed on net FE_PHN2020_mem_in_14_
  Added inst qmem_instance/FE_PHC2710_mem_in_14_ (CKBD0)
Committed on net mem_in[4]
  Added inst FE_PHC2711_mem_in_4_ (CKBD0)
Committed on net FE_PHN2673_mem_in_42_
  Added inst kmem_instance/FE_PHC2712_mem_in_42_ (BUFFD0)
Committed on net FE_PHN2067_mem_in_12_
  Added inst qmem_instance/FE_PHC2713_mem_in_12_ (CKBD0)
Committed on net FE_PHN2390_mem_in_56_
  Added inst qmem_instance/FE_PHC2714_mem_in_56_ (CKBD0)
Committed on net FE_PHN2050_mem_in_15_
  Added inst qmem_instance/FE_PHC2715_mem_in_15_ (BUFFD0)
Committed on net FE_PHN2699_mem_in_11_
  Added inst FE_PHC2716_mem_in_11_ (CKBD0)
Committed on net reset
  Added inst mac_array_instance/col_idx_2__mac_col_inst/FE_PHC2717_reset (CKBD0)
Committed on net qmem_instance/FE_PHN2676_mem_in_14_
  Added inst qmem_instance/FE_PHC2718_mem_in_14_ (BUFFD0)
Committed on net ofifo_inst/FE_PHN2702_reset
  Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC2719_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 12 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3016
      TNS :    -140.3306
      #VP :         1403
      TNS+:       2.2993/17 improved (0.1353 per commit, 1.612%)
  Density :      88.776%
------------------------------------------------------------------------------------------
 17 buffer added (phase total 712, total 712)
 cpu=0:00:25.4 real=0:00:26.0 totSessionCpu=1:00:56 mem=1744.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 13 ...
Committed on net kmem_instance/FE_PHN2684_mem_in_40_
  Added inst kmem_instance/FE_PHC2720_mem_in_40_ (BUFFD0)
Committed on net mem_in[52]
  Added inst FE_PHC2721_mem_in_52_ (CKBD0)
Committed on net FE_PHN2706_mem_in_45_
  Added inst FE_PHC2722_mem_in_45_ (BUFFD0)
Committed on net kmem_instance/FE_PHN2704_mem_in_41_
  Added inst kmem_instance/FE_PHC2723_mem_in_41_ (BUFFD0)
Committed on net FE_PHN2067_mem_in_12_
  Added inst qmem_instance/FE_PHC2724_mem_in_12_ (CKBD0)
Committed on net FE_PHN2689_mem_in_43_
  Added inst FE_PHC2725_mem_in_43_ (CKBD0)
Committed on net FE_PHN2050_mem_in_15_
  Added inst qmem_instance/FE_PHC2726_mem_in_15_ (BUFFD0)
Committed on net mem_in[4]
  Added inst FE_PHC2727_mem_in_4_ (CKBD0)
Committed on net FE_PHN2637_mem_in_47_
  Added inst qmem_instance/FE_PHC2728_mem_in_47_ (CKBD0)
Committed on net FE_PHN2020_mem_in_14_
  Added inst qmem_instance/FE_PHC2729_mem_in_14_ (BUFFD0)
Committed on net FE_PHN2673_mem_in_42_
  Added inst qmem_instance/FE_PHC2730_mem_in_42_ (BUFFD0)
Committed on net FE_PHN2716_mem_in_11_
  Added inst FE_PHC2731_mem_in_11_ (CKBD0)
Committed on net FE_PHN2390_mem_in_56_
  Added inst qmem_instance/FE_PHC2732_mem_in_56_ (CKBD0)
Committed on net reset
  Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC2733_reset (CKBD0)
Committed on net ofifo_inst/FE_PHN2702_reset
  Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC2734_reset (CKBD0)
Committed on net ofifo_inst/col_idx_0__fifo_instance/FE_PHN2590_reset
  Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC2735_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 13 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2985
      TNS :    -135.1422
      #VP :         1337
      TNS+:       5.1884/16 improved (0.3243 per commit, 3.697%)
  Density :      88.792%
------------------------------------------------------------------------------------------
 16 buffer added (phase total 728, total 728)
 cpu=0:00:25.9 real=0:00:27.0 totSessionCpu=1:00:57 mem=1744.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 14 ...
Committed on net mem_in[14]
  Added inst FE_PHC2736_mem_in_14_ (BUFFD0)
Committed on net mem_in[52]
  Added inst FE_PHC2737_mem_in_52_ (CKBD0)
Committed on net FE_PHN2067_mem_in_12_
  Added inst qmem_instance/FE_PHC2738_mem_in_12_ (CKBD0)
Committed on net mem_in[15]
  Added inst FE_PHC2739_mem_in_15_ (BUFFD0)
Committed on net FE_PHN2725_mem_in_43_
  Added inst FE_PHC2740_mem_in_43_ (CKBD0)
Committed on net FE_PHN2637_mem_in_47_
  Added inst qmem_instance/FE_PHC2741_mem_in_47_ (CKBD0)
Committed on net FE_PHN2673_mem_in_42_
  Added inst kmem_instance/FE_PHC2742_mem_in_42_ (BUFFD0)
Committed on net mem_in[4]
  Added inst FE_PHC2743_mem_in_4_ (CKBD0)
Committed on net FE_PHN2731_mem_in_11_
  Added inst FE_PHC2744_mem_in_11_ (CKBD0)
Committed on net FE_PHN2390_mem_in_56_
  Added inst kmem_instance/FE_PHC2745_mem_in_56_ (CKBD0)
Committed on net reset
  Added inst mac_array_instance/col_idx_3__mac_col_inst/FE_PHC2746_reset (CKBD0)
Committed on net ofifo_inst/FE_PHN2702_reset
  Added inst ofifo_inst/FE_PHC2747_reset (CKBD0)
Committed on net ofifo_inst/col_idx_0__fifo_instance/FE_PHN2719_reset
  Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC2748_reset (BUFFD0)
===========================================================================================
  Phase 1 : Step 2 Iter 14 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2900
      TNS :    -132.5799
      #VP :         1288
      TNS+:       2.5623/13 improved (0.1971 per commit, 1.896%)
  Density :      88.805%
------------------------------------------------------------------------------------------
 13 buffer added (phase total 741, total 741)
 cpu=0:00:26.3 real=0:00:27.0 totSessionCpu=1:00:57 mem=1744.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 15 ...
Committed on net qmem_instance/FE_PHN2683_mem_in_42_
  Added inst qmem_instance/FE_PHC2749_mem_in_42_ (BUFFD0)
Committed on net FE_PHN2744_mem_in_11_
  Added inst kmem_instance/FE_PHC2750_mem_in_11_ (CKBD0)
Committed on net FE_PHN2637_mem_in_47_
  Added inst qmem_instance/FE_PHC2751_mem_in_47_ (CKBD0)
Committed on net FE_PHN2737_mem_in_52_
  Added inst FE_PHC2752_mem_in_52_ (CKBD0)
Committed on net mem_in[4]
  Added inst FE_PHC2753_mem_in_4_ (CKBD0)
Committed on net FE_PHN2740_mem_in_43_
  Added inst FE_PHC2754_mem_in_43_ (CKBD0)
Committed on net FE_PHN2390_mem_in_56_
  Added inst FE_PHC2755_mem_in_56_ (CKBD0)
Committed on net reset
  Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC2756_reset (CKBD0)
Committed on net FE_PHN2067_mem_in_12_
  Added inst qmem_instance/FE_PHC2757_mem_in_12_ (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 15 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2904
      TNS :    -130.4311
      #VP :         1272
      TNS+:       2.1488/9 improved (0.2388 per commit, 1.621%)
  Density :      88.814%
------------------------------------------------------------------------------------------
 9 buffer added (phase total 750, total 750)
 cpu=0:00:26.7 real=0:00:28.0 totSessionCpu=1:00:57 mem=1744.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 16 ...
Committed on net FE_PHN2637_mem_in_47_
  Added inst kmem_instance/FE_PHC2758_mem_in_47_ (BUFFD0)
Committed on net FE_PHN2709_mem_in_43_
  Added inst kmem_instance/FE_PHC2759_mem_in_43_ (CKBD0)
Committed on net mem_in[4]
  Added inst FE_PHC2760_mem_in_4_ (CKBD0)
Committed on net FE_PHN2067_mem_in_12_
  Added inst qmem_instance/FE_PHC2761_mem_in_12_ (CKBD0)
Committed on net FE_PHN2752_mem_in_52_
  Added inst FE_PHC2762_mem_in_52_ (BUFFD0)
Committed on net FE_PHN2744_mem_in_11_
  Added inst qmem_instance/FE_PHC2763_mem_in_11_ (BUFFD0)
Committed on net FE_PHN2755_mem_in_56_
  Added inst FE_PHC2764_mem_in_56_ (CKBD0)
Committed on net reset
  Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC2765_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 16 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2904
      TNS :    -128.1101
      #VP :         1257
      TNS+:       2.3210/8 improved (0.2901 per commit, 1.779%)
  Density :      88.822%
------------------------------------------------------------------------------------------
 8 buffer added (phase total 758, total 758)
 cpu=0:00:27.2 real=0:00:28.0 totSessionCpu=1:00:58 mem=1744.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 17 ...
Committed on net kmem_instance/FE_PHN2759_mem_in_43_
  Added inst kmem_instance/FE_PHC2766_mem_in_43_ (CKBD0)
Committed on net qmem_instance/FE_PHN2233_mem_in_4_
  Added inst qmem_instance/FE_PHC2767_mem_in_4_ (BUFFD0)
Committed on net FE_PHN2764_mem_in_56_
  Added inst FE_PHC2768_mem_in_56_ (CKBD0)
Committed on net FE_PHN2744_mem_in_11_
  Added inst kmem_instance/FE_PHC2769_mem_in_11_ (CKBD0)
Committed on net FE_PHN2067_mem_in_12_
  Added inst qmem_instance/FE_PHC2770_mem_in_12_ (BUFFD0)
Committed on net reset
  Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC2771_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 17 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2904
      TNS :    -126.3536
      #VP :         1241
      TNS+:       1.7565/6 improved (0.2928 per commit, 1.371%)
  Density :      88.828%
------------------------------------------------------------------------------------------
 6 buffer added (phase total 764, total 764)
 cpu=0:00:27.5 real=0:00:28.0 totSessionCpu=1:00:58 mem=1744.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 18 ...
Committed on net kmem_instance/FE_PHN2759_mem_in_43_
  Added inst kmem_instance/FE_PHC2772_mem_in_43_ (BUFFD0)
Committed on net qmem_instance/FE_PHN2677_mem_in_56_
  Added inst qmem_instance/FE_PHC2773_mem_in_56_ (CKBD0)
Committed on net FE_PHN2067_mem_in_12_
  Added inst qmem_instance/FE_PHC2774_mem_in_12_ (BUFFD0)
Committed on net FE_PHN2744_mem_in_11_
  Added inst kmem_instance/FE_PHC2775_mem_in_11_ (BUFFD0)
Committed on net reset
  Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC2776_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 18 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2904
      TNS :    -124.8396
      #VP :         1239
      TNS+:       1.5140/5 improved (0.3028 per commit, 1.198%)
  Density :      88.832%
------------------------------------------------------------------------------------------
 5 buffer added (phase total 769, total 769)
 cpu=0:00:27.8 real=0:00:29.0 totSessionCpu=1:00:58 mem=1744.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 19 ...
Committed on net qmem_instance/FE_PHN2773_mem_in_56_
  Added inst qmem_instance/FE_PHC2777_mem_in_56_ (CKBD0)
Committed on net FE_PHN2067_mem_in_12_
  Added inst qmem_instance/FE_PHC2778_mem_in_12_ (BUFFD0)
Committed on net FE_PHN2744_mem_in_11_
  Added inst qmem_instance/FE_PHC2779_mem_in_11_ (BUFFD0)
Committed on net reset
  Added inst ofifo_inst/FE_PHC2780_reset (CKBD0)
Committed on net qmem_instance/FE_PHN2770_mem_in_12_
  Added inst qmem_instance/FE_PHC2781_mem_in_12_ (BUFFD0)
===========================================================================================
  Phase 1 : Step 2 Iter 19 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2904
      TNS :    -124.2236
      #VP :         1220
      TNS+:       0.6160/5 improved (0.1232 per commit, 0.493%)
  Density :      88.837%
------------------------------------------------------------------------------------------
 5 buffer added (phase total 774, total 774)
 cpu=0:00:28.1 real=0:00:29.0 totSessionCpu=1:00:59 mem=1744.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 20 ...
Committed on net qmem_instance/FE_PHN2773_mem_in_56_
  Added inst qmem_instance/FE_PHC2782_mem_in_56_ (CKBD0)
Committed on net FE_PHN2744_mem_in_11_
  Added inst FE_PHC2783_mem_in_11_ (CKBD0)
Committed on net mem_in[12]
  Added inst FE_PHC2784_mem_in_12_ (BUFFD0)
Committed on net reset
  Added inst mac_array_instance/col_idx_5__mac_col_inst/FE_PHC2785_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 20 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2910
      TNS :    -124.7827
      #VP :         1164
      TNS+:      -0.5591/4 improved (-0.1398 per commit, 0.450%)
  Density :      88.841%
------------------------------------------------------------------------------------------
 4 buffer added (phase total 778, total 778)
 cpu=0:00:28.5 real=0:00:29.0 totSessionCpu=1:00:59 mem=1744.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 21 ...
Committed on net qmem_instance/FE_PHN2773_mem_in_56_
  Added inst qmem_instance/FE_PHC2786_mem_in_56_ (CKBD0)
Committed on net reset
  Added inst FE_PHC2787_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 21 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2926
      TNS :     -91.7490
      #VP :         1048
      TNS+:      33.0337/2 improved (16.5169 per commit, 26.473%)
  Density :      88.843%
------------------------------------------------------------------------------------------
 2 buffer added (phase total 780, total 780)
 cpu=0:00:28.7 real=0:00:30.0 totSessionCpu=1:00:59 mem=1744.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 22 ...
Committed on net qmem_instance/FE_PHN2786_mem_in_56_
  Added inst qmem_instance/FE_PHC2788_mem_in_56_ (BUFFD0)
Committed on net reset
  Added inst ofifo_inst/FE_PHC2789_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 22 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2927
      TNS :     -86.8716
      #VP :         1048
      TNS+:       4.8774/2 improved (2.4387 per commit, 5.316%)
  Density :      88.845%
------------------------------------------------------------------------------------------
 2 buffer added (phase total 782, total 782)
 cpu=0:00:28.9 real=0:00:30.0 totSessionCpu=1:01:00 mem=1744.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 23 ...
Committed on net reset
  Added inst mac_array_instance/FE_PHC2790_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 23 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2962
      TNS :     -89.3056
      #VP :         1006
      TNS+:      -2.4340/1 improved (-2.4340 per commit, 2.802%)
  Density :      88.846%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 783, total 783)
 cpu=0:00:29.2 real=0:00:30.0 totSessionCpu=1:01:00 mem=1744.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 24 ...
Committed on net reset
  Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC2791_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 24 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2962
      TNS :     -87.7032
      #VP :         1005
      TNS+:       1.6024/1 improved (1.6024 per commit, 1.794%)
  Density :      88.847%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 784, total 784)
 cpu=0:00:29.4 real=0:00:30.0 totSessionCpu=1:01:00 mem=1744.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 25 ...
Committed on net reset
  Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC2792_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 25 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2958
      TNS :     -85.1420
      #VP :         1005
      TNS+:       2.5612/1 improved (2.5612 per commit, 2.920%)
  Density :      88.848%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 785, total 785)
 cpu=0:00:29.6 real=0:00:31.0 totSessionCpu=1:01:00 mem=1744.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 26 ...
Committed on net reset
  Added inst FE_PHC2793_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 26 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2969
      TNS :     -82.7105
      #VP :          981
      TNS+:       2.4315/1 improved (2.4315 per commit, 2.856%)
  Density :      88.849%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 786, total 786)
 cpu=0:00:29.8 real=0:00:31.0 totSessionCpu=1:01:00 mem=1744.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 27 ...
Committed on net reset
  Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC2794_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 27 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2816
      TNS :     -80.7267
      #VP :          974
      TNS+:       1.9838/1 improved (1.9838 per commit, 2.398%)
  Density :      88.850%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 787, total 787)
 cpu=0:00:30.0 real=0:00:31.0 totSessionCpu=1:01:01 mem=1744.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 28 ...
Committed on net reset
  Added inst mac_array_instance/FE_PHC2795_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 28 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2732
      TNS :     -80.3953
      #VP :          974
      TNS+:       0.3314/1 improved (0.3314 per commit, 0.411%)
  Density :      88.851%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 788, total 788)
 cpu=0:00:30.2 real=0:00:31.0 totSessionCpu=1:01:01 mem=1744.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 29 ...
Committed on net reset
  Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC2796_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 29 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2568
      TNS :     -78.7302
      #VP :          960
      TNS+:       1.6651/1 improved (1.6651 per commit, 2.071%)
  Density :      88.852%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 789, total 789)
 cpu=0:00:30.4 real=0:00:31.0 totSessionCpu=1:01:01 mem=1744.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 30 ...
Committed on net reset
  Added inst mac_array_instance/FE_PHC2797_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 30 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2505
      TNS :     -77.8432
      #VP :          959
      TNS+:       0.8870/1 improved (0.8870 per commit, 1.127%)
  Density :      88.853%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 790, total 790)
 cpu=0:00:30.6 real=0:00:32.0 totSessionCpu=1:01:01 mem=1744.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 31 ...
Committed on net reset
  Added inst ofifo_inst/FE_PHC2798_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 31 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2506
      TNS :     -72.1607
      #VP :          937
      TNS+:       5.6825/1 improved (5.6825 per commit, 7.300%)
  Density :      88.854%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 791, total 791)
 cpu=0:00:30.8 real=0:00:32.0 totSessionCpu=1:01:01 mem=1744.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 32 ...
Committed on net reset
  Added inst ofifo_inst/FE_PHC2799_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 32 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2508
      TNS :     -69.4093
      #VP :          913
      TNS+:       2.7514/1 improved (2.7514 per commit, 3.813%)
  Density :      88.855%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 792, total 792)
 cpu=0:00:31.0 real=0:00:32.0 totSessionCpu=1:01:02 mem=1744.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 33 ...
Committed on net reset
  Added inst ofifo_inst/FE_PHC2800_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 33 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2508
      TNS :     -67.2458
      #VP :          913
      TNS+:       2.1635/1 improved (2.1635 per commit, 3.117%)
  Density :      88.856%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 793, total 793)
 cpu=0:00:31.2 real=0:00:32.0 totSessionCpu=1:01:02 mem=1744.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 34 ...
Committed on net reset
  Added inst ofifo_inst/FE_PHC2801_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 34 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2509
      TNS :     -65.0243
      #VP :          903
      TNS+:       2.2215/1 improved (2.2215 per commit, 3.304%)
  Density :      88.857%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 794, total 794)
 cpu=0:00:31.4 real=0:00:32.0 totSessionCpu=1:01:02 mem=1744.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 35 ...
Committed on net reset
  Added inst FE_PHC2802_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 35 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2500
      TNS :     -63.3255
      #VP :          898
      TNS+:       1.6988/1 improved (1.6988 per commit, 2.613%)
  Density :      88.858%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 795, total 795)
 cpu=0:00:31.6 real=0:00:33.0 totSessionCpu=1:01:02 mem=1744.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 36 ...
Committed on net reset
  Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC2803_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 36 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2307
      TNS :     -62.1219
      #VP :          886
      TNS+:       1.2036/1 improved (1.2036 per commit, 1.901%)
  Density :      88.859%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 796, total 796)
 cpu=0:00:31.8 real=0:00:33.0 totSessionCpu=1:01:02 mem=1744.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 37 ...
Committed on net reset
  Added inst FE_PHC2804_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 37 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2307
      TNS :     -60.5484
      #VP :          880
      TNS+:       1.5735/1 improved (1.5735 per commit, 2.533%)
  Density :      88.860%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 797, total 797)
 cpu=0:00:32.0 real=0:00:33.0 totSessionCpu=1:01:03 mem=1744.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 38 ...
Committed on net reset
  Added inst mac_array_instance/FE_PHC2805_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 38 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2295
      TNS :     -60.4056
      #VP :          880
      TNS+:       0.1428/1 improved (0.1428 per commit, 0.236%)
  Density :      88.861%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 798, total 798)
 cpu=0:00:32.2 real=0:00:33.0 totSessionCpu=1:01:03 mem=1744.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 39 ...
Committed on net reset
  Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC2806_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 39 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2281
      TNS :     -59.3713
      #VP :          865
      TNS+:       1.0343/1 improved (1.0343 per commit, 1.712%)
  Density :      88.862%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 799, total 799)
 cpu=0:00:32.4 real=0:00:33.0 totSessionCpu=1:01:03 mem=1744.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 40 ...
Committed on net reset
  Added inst FE_PHC2807_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 40 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2102
      TNS :     -55.2630
      #VP :          848
      TNS+:       4.1083/1 improved (4.1083 per commit, 6.920%)
  Density :      88.863%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 800, total 800)
 cpu=0:00:32.6 real=0:00:34.0 totSessionCpu=1:01:03 mem=1744.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 41 ...
Committed on net reset
  Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC2808_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 41 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2105
      TNS :     -54.6275
      #VP :          827
      TNS+:       0.6355/1 improved (0.6355 per commit, 1.150%)
  Density :      88.864%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 801, total 801)
 cpu=0:00:32.8 real=0:00:34.0 totSessionCpu=1:01:03 mem=1744.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 42 ...
Committed on net reset
  Added inst mac_array_instance/FE_PHC2809_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 42 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2098
      TNS :     -54.2750
      #VP :          824
      TNS+:       0.3525/1 improved (0.3525 per commit, 0.645%)
  Density :      88.865%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 802, total 802)
 cpu=0:00:33.0 real=0:00:34.0 totSessionCpu=1:01:04 mem=1744.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 43 ...
Committed on net reset
  Added inst ofifo_inst/FE_PHC2810_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 43 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2100
      TNS :     -54.2956
      #VP :          818
      TNS+:      -0.0206/1 improved (-0.0206 per commit, 0.038%)
  Density :      88.866%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 803, total 803)
 cpu=0:00:33.2 real=0:00:34.0 totSessionCpu=1:01:04 mem=1744.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 44 ...
Committed on net reset
  Added inst FE_PHC2811_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 44 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2051
      TNS :     -52.8100
      #VP :          801
      TNS+:       1.4856/1 improved (1.4856 per commit, 2.736%)
  Density :      88.867%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 804, total 804)
 cpu=0:00:33.4 real=0:00:34.0 totSessionCpu=1:01:04 mem=1744.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 45 ...
Committed on net reset
  Added inst FE_PHC2812_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 45 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1873
      TNS :     -49.4661
      #VP :          786
      TNS+:       3.3439/1 improved (3.3439 per commit, 6.332%)
  Density :      88.868%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 805, total 805)
 cpu=0:00:33.6 real=0:00:35.0 totSessionCpu=1:01:04 mem=1744.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 46 ...
Committed on net reset
  Added inst FE_PHC2813_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 46 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1866
      TNS :     -48.5039
      #VP :          772
      TNS+:       0.9622/1 improved (0.9622 per commit, 1.945%)
  Density :      88.869%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 806, total 806)
 cpu=0:00:33.7 real=0:00:35.0 totSessionCpu=1:01:04 mem=1744.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 47 ...
Committed on net reset
  Added inst mac_array_instance/FE_PHC2814_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 47 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1847
      TNS :     -48.3596
      #VP :          772
      TNS+:       0.1443/1 improved (0.1443 per commit, 0.298%)
  Density :      88.870%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 807, total 807)
 cpu=0:00:33.9 real=0:00:35.0 totSessionCpu=1:01:05 mem=1744.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 48 ...
Committed on net reset
  Added inst FE_PHC2815_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 48 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1681
      TNS :     -45.5220
      #VP :          740
      TNS+:       2.8376/1 improved (2.8376 per commit, 5.868%)
  Density :      88.871%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 808, total 808)
 cpu=0:00:34.1 real=0:00:35.0 totSessionCpu=1:01:05 mem=1744.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 49 ...
Committed on net reset
  Added inst FE_PHC2816_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 49 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1685
      TNS :     -44.2778
      #VP :          725
      TNS+:       1.2442/1 improved (1.2442 per commit, 2.733%)
  Density :      88.872%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 809, total 809)
 cpu=0:00:34.3 real=0:00:35.0 totSessionCpu=1:01:05 mem=1744.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 50 ...
Committed on net reset
  Added inst FE_PHC2817_reset (BUFFD0)
===========================================================================================
  Phase 1 : Step 2 Iter 50 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1666
      TNS :     -41.3815
      #VP :          663
      TNS+:       2.8963/1 improved (2.8963 per commit, 6.541%)
  Density :      88.873%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 810, total 810)
 cpu=0:00:34.5 real=0:00:35.0 totSessionCpu=1:01:05 mem=1744.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 51 ...
Committed on net reset
  Added inst mac_array_instance/FE_PHC2818_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 51 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1645
      TNS :     -41.1777
      #VP :          665
      TNS+:       0.2038/1 improved (0.2038 per commit, 0.492%)
  Density :      88.874%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 811, total 811)
 cpu=0:00:34.7 real=0:00:36.0 totSessionCpu=1:01:05 mem=1744.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 52 ...
Committed on net reset
  Added inst FE_PHC2819_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 52 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1653
      TNS :     -38.7774
      #VP :          630
      TNS+:       2.4003/1 improved (2.4003 per commit, 5.829%)
  Density :      88.875%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 812, total 812)
 cpu=0:00:34.9 real=0:00:36.0 totSessionCpu=1:01:06 mem=1744.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 53 ...
Committed on net reset
  Added inst FE_PHC2820_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 53 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1555
      TNS :     -35.8517
      #VP :          612
      TNS+:       2.9257/1 improved (2.9257 per commit, 7.545%)
  Density :      88.876%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 813, total 813)
 cpu=0:00:35.1 real=0:00:36.0 totSessionCpu=1:01:06 mem=1744.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 54 ...
Committed on net reset
  Added inst FE_PHC2821_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 54 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1507
      TNS :     -25.0250
      #VP :          494
      TNS+:      10.8267/1 improved (10.8267 per commit, 30.199%)
  Density :      88.877%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 814, total 814)
 cpu=0:00:35.2 real=0:00:36.0 totSessionCpu=1:01:06 mem=1744.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 55 ...
Committed on net reset
  Added inst FE_PHC2822_reset (CKBD0)
Committed on net mac_array_instance/FE_OFN317_reset
  Added inst mac_array_instance/col_idx_1__mac_col_inst/FE_PHC2823_FE_OFN317_reset (CKBD0)
Committed on net ofifo_inst/col_idx_0__fifo_instance/n89
  Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC2824_n89 (BUFFD0)
Committed on net ofifo_inst/col_idx_0__fifo_instance/n21
  Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC2825_n21 (BUFFD0)
Committed on net ofifo_inst/col_idx_0__fifo_instance/n88
  Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC2826_n88 (BUFFD0)
Committed on net ofifo_inst/col_idx_0__fifo_instance/FE_OFN318_reset
  Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC2827_FE_OFN318_reset (CKBD0)
Committed on net FE_OFN321_reset
  Added inst FE_PHC2828_FE_OFN321_reset (CKBD0)
Committed on net FE_PHN2787_reset
  Added inst FE_PHC2829_reset (BUFFD0)
Committed on net FE_PHN2215_reset
  Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC2830_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 55 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1507
      TNS :     -20.7140
      #VP :          463
      TNS+:       4.3110/9 improved (0.4790 per commit, 17.227%)
  Density :      88.886%
------------------------------------------------------------------------------------------
 9 buffer added (phase total 823, total 823)
 cpu=0:00:35.7 real=0:00:37.0 totSessionCpu=1:01:06 mem=1744.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 56 ...
Committed on net reset
  Added inst FE_PHC2831_reset (CKBD0)
Committed on net ofifo_inst/col_idx_0__fifo_instance/FE_PHN2748_reset
  Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC2832_reset (BUFFD0)
Committed on net mac_array_instance/FE_OFN317_reset
  Added inst mac_array_instance/col_idx_1__mac_col_inst/FE_PHC2833_FE_OFN317_reset (CKBD0)
Committed on net ofifo_inst/FE_PHN2789_reset
  Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC2834_reset (CKBD0)
Committed on net FE_PHN2787_reset
  Added inst FE_PHC2835_reset (CKBD0)
Committed on net ofifo_inst/col_idx_0__fifo_instance/n12
  Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC2836_n12 (BUFFD0)
Committed on net ofifo_inst/col_idx_0__fifo_instance/n90
  Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC2837_n90 (BUFFD0)
===========================================================================================
  Phase 1 : Step 2 Iter 56 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1507
      TNS :     -15.8308
      #VP :          369
      TNS+:       4.8832/7 improved (0.6976 per commit, 23.574%)
  Density :      88.893%
------------------------------------------------------------------------------------------
 7 buffer added (phase total 830, total 830)
 cpu=0:00:36.0 real=0:00:37.0 totSessionCpu=1:01:07 mem=1744.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 57 ...
Committed on net reset
  Added inst FE_PHC2838_reset (CKBD0)
Committed on net ofifo_inst/col_idx_0__fifo_instance/FE_OFN318_reset
  Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC2839_FE_OFN318_reset (BUFFD0)
Committed on net mac_array_instance/col_idx_1__mac_col_inst/FE_PHN2833_FE_OFN317_reset
  Added inst mac_array_instance/col_idx_1__mac_col_inst/FE_PHC2840_FE_OFN317_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 57 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1508
      TNS :     -13.7130
      #VP :          329
      TNS+:       2.1178/3 improved (0.7059 per commit, 13.378%)
  Density :      88.896%
------------------------------------------------------------------------------------------
 3 buffer added (phase total 833, total 833)
 cpu=0:00:36.2 real=0:00:37.0 totSessionCpu=1:01:07 mem=1744.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 58 ...
Committed on net reset
  Added inst FE_PHC2841_reset (CKBD0)
Committed on net mac_array_instance/col_idx_1__mac_col_inst/FE_PHN2840_FE_OFN317_reset
  Added inst mac_array_instance/col_idx_1__mac_col_inst/FE_PHC2842_FE_OFN317_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 58 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1508
      TNS :     -12.0921
      #VP :          321
      TNS+:       1.6209/2 improved (0.8105 per commit, 11.820%)
  Density :      88.898%
------------------------------------------------------------------------------------------
 2 buffer added (phase total 835, total 835)
 cpu=0:00:36.4 real=0:00:37.0 totSessionCpu=1:01:07 mem=1744.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 59 ...
Committed on net ofifo_inst/col_idx_1__fifo_instance/FE_OFN319_reset
  Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC2843_FE_OFN319_reset (CKBD0)
Committed on net mac_array_instance/col_idx_1__mac_col_inst/FE_PHN2840_FE_OFN317_reset
  Added inst mac_array_instance/col_idx_1__mac_col_inst/FE_PHC2844_FE_OFN317_reset (CKBD0)
Committed on net ofifo_inst/col_idx_2__fifo_instance/FE_OFN316_reset
  Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC2845_FE_OFN316_reset (CKBD0)
Committed on net FE_PHN2816_reset
  Added inst FE_PHC2846_reset (CKBD0)
Committed on net ofifo_inst/col_idx_1__fifo_instance/FE_PHN2771_reset
  Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC2847_reset (BUFFD0)
Committed on net FE_PHN2082_reset
  Added inst mac_array_instance/FE_PHC2848_reset (CKBD0)
Committed on net FE_PHN2828_FE_OFN321_reset
  Added inst mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2849_FE_OFN321_reset (CKBD0)
Committed on net ofifo_inst/col_idx_7__fifo_instance/FE_OFN323_reset
  Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2850_FE_OFN323_reset (CKBD0)
Committed on net FE_PHN2787_reset
  Added inst FE_PHC2851_reset (BUFFD0)
Committed inst mac_array_instance/col_idx_2__mac_col_inst/U24
  Resized cell MUX2D1 -> cell CKMUX2D0
===========================================================================================
  Phase 1 : Step 2 Iter 59 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1528
      TNS :     -12.8680
      #VP :          364
      TNS+:      -0.7759/10 improved (-0.0776 per commit, 6.417%)
  Density :      88.906%
------------------------------------------------------------------------------------------
 9 buffer added (phase total 844, total 844)
 1 inst resized (phase total 2, total 2)
 cpu=0:00:37.3 real=0:00:38.0 totSessionCpu=1:01:08 mem=1744.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 60 ...
Committed on net ofifo_inst/col_idx_7__fifo_instance/n146
  Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2852_n146 (BUFFD0)
Committed on net ofifo_inst/col_idx_7__fifo_instance/n95
  Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2853_n95 (BUFFD0)
Committed on net ofifo_inst/col_idx_7__fifo_instance/n94
  Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2854_n94 (BUFFD0)
Committed on net mac_array_instance/col_idx_1__mac_col_inst/FE_PHN2823_FE_OFN317_reset
  Added inst mac_array_instance/col_idx_1__mac_col_inst/FE_PHC2855_FE_OFN317_reset (BUFFD0)
Committed on net FE_PHN2816_reset
  Added inst FE_PHC2856_reset (BUFFD0)
Committed on net FE_PHN2819_reset
  Added inst FE_PHC2857_reset (BUFFD0)
Committed on net FE_PHN2787_reset
  Added inst FE_PHC2858_reset (CKBD0)
Committed on net FE_PHN2828_FE_OFN321_reset
  Added inst mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2859_FE_OFN321_reset (CKBD0)
Committed on net FE_PHN2215_reset
  Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC2860_reset (BUFFD0)
Committed on net ofifo_inst/col_idx_7__fifo_instance/FE_OFN323_reset
  Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2861_FE_OFN323_reset (CKBD0)
Committed on net mac_array_instance/col_idx_3__mac_col_inst/FE_PHN2746_reset
  Added inst mac_array_instance/col_idx_3__mac_col_inst/FE_PHC2862_reset (CKBD0)
Committed on net ofifo_inst/col_idx_2__fifo_instance/FE_OFN316_reset
  Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC2863_FE_OFN316_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 60 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1553
      TNS :     -11.2029
      #VP :          289
      TNS+:       1.6651/12 improved (0.1388 per commit, 12.940%)
  Density :      88.918%
------------------------------------------------------------------------------------------
 12 buffer added (phase total 856, total 856)
 cpu=0:00:37.6 real=0:00:39.0 totSessionCpu=1:01:08 mem=1744.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 61 ...
Committed on net ofifo_inst/col_idx_7__fifo_instance/n146
  Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2864_n146 (BUFFD0)
Committed on net ofifo_inst/col_idx_7__fifo_instance/n95
  Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2865_n95 (CKBD0)
Committed on net ofifo_inst/col_idx_7__fifo_instance/n94
  Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2866_n94 (CKBD0)
Committed on net ofifo_inst/col_idx_2__fifo_instance/FE_PHN2863_FE_OFN316_reset
  Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC2867_FE_OFN316_reset (CKBD0)
Committed on net mac_array_instance/col_idx_2__mac_col_inst/FE_PHN2717_reset
  Added inst mac_array_instance/col_idx_2__mac_col_inst/FE_PHC2868_reset (CKBD0)
Committed on net mac_array_instance/col_idx_3__mac_col_inst/FE_PHN2862_reset
  Added inst mac_array_instance/col_idx_3__mac_col_inst/FE_PHC2869_reset (CKBD0)
Committed on net FE_PHN2787_reset
  Added inst FE_PHC2870_reset (CKBD0)
Committed on net FE_PHN2215_reset
  Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC2871_reset (CKBD0)
Committed on net FE_PHN2828_FE_OFN321_reset
  Added inst mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2872_FE_OFN321_reset (CKBD0)
Committed on net ofifo_inst/col_idx_7__fifo_instance/FE_OFN323_reset
  Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2873_FE_OFN323_reset (BUFFD0)
Committed on net ofifo_inst/col_idx_5__fifo_instance/n23
  Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC2874_n23 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 61 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1535
      TNS :      -8.0538
      #VP :          242
      TNS+:       3.1491/11 improved (0.2863 per commit, 28.110%)
  Density :      88.929%
------------------------------------------------------------------------------------------
 11 buffer added (phase total 867, total 867)
 cpu=0:00:38.0 real=0:00:39.0 totSessionCpu=1:01:09 mem=1744.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 62 ...
Committed on net mac_array_instance/col_idx_3__mac_col_inst/FE_PHN2862_reset
  Added inst mac_array_instance/col_idx_3__mac_col_inst/FE_PHC2875_reset (CKBD0)
Committed on net mac_array_instance/col_idx_2__mac_col_inst/FE_PHN2868_reset
  Added inst mac_array_instance/col_idx_2__mac_col_inst/FE_PHC2876_reset (CKBD0)
Committed on net ofifo_inst/col_idx_2__fifo_instance/FE_PHN2867_FE_OFN316_reset
  Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC2877_FE_OFN316_reset (BUFFD0)
Committed on net FE_PHN2828_FE_OFN321_reset
  Added inst mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2878_FE_OFN321_reset (CKBD0)
Committed on net FE_PHN2215_reset
  Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC2879_reset (CKBD0)
Committed on net FE_PHN2787_reset
  Added inst FE_PHC2880_reset (CKBD0)
Committed on net ofifo_inst/col_idx_7__fifo_instance/FE_OFN323_reset
  Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2881_FE_OFN323_reset (CKBD0)
Committed on net mac_array_instance/FE_PHN2172_reset
  Added inst mac_array_instance/FE_PHC2882_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 62 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1493
      TNS :      -7.8475
      #VP :          259
      TNS+:       0.2063/8 improved (0.0258 per commit, 2.562%)
  Density :      88.937%
------------------------------------------------------------------------------------------
 8 buffer added (phase total 875, total 875)
 cpu=0:00:38.3 real=0:00:39.0 totSessionCpu=1:01:09 mem=1731.7M
===========================================================================================

Starting Phase 1 Step 2 Iter 63 ...
Committed on net ofifo_inst/col_idx_3__fifo_instance/FE_OFN324_reset
  Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC2883_FE_OFN324_reset (CKBD0)
Committed on net ofifo_inst/col_idx_5__fifo_instance/FE_OFN328_reset
  Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC2884_FE_OFN328_reset (CKBD0)
Committed on net FE_PHN2856_reset
  Added inst FE_PHC2885_reset (BUFFD0)
Committed on net ofifo_inst/col_idx_7__fifo_instance/FE_OFN323_reset
  Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2886_FE_OFN323_reset (BUFFD0)
Committed on net FE_PHN2787_reset
  Added inst FE_PHC2887_reset (CKBD0)
Committed on net ofifo_inst/col_idx_5__fifo_instance/n146
  Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC2888_n146 (BUFFD0)
Committed on net FE_PHN2828_FE_OFN321_reset
  Added inst mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2889_FE_OFN321_reset (CKBD0)
Committed on net mac_array_instance/col_idx_2__mac_col_inst/FE_PHN2868_reset
  Added inst mac_array_instance/col_idx_2__mac_col_inst/FE_PHC2890_reset (CKBD0)
Committed on net ofifo_inst/col_idx_4__fifo_instance/FE_PHN2776_reset
  Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC2891_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 63 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1230
      TNS :      -8.0829
      #VP :          239
      TNS+:      -0.2354/9 improved (-0.0262 per commit, 3.000%)
  Density :      88.946%
------------------------------------------------------------------------------------------
 9 buffer added (phase total 884, total 884)
 cpu=0:00:38.7 real=0:00:40.0 totSessionCpu=1:01:09 mem=1731.7M
===========================================================================================

Starting Phase 1 Step 2 Iter 64 ...
Committed on net ofifo_inst/col_idx_7__fifo_instance/FE_PHN2886_FE_OFN323_reset
  Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2892_FE_OFN323_reset (BUFFD0)
Committed on net FE_PHN2215_reset
  Added inst FE_PHC2893_reset (CKBD0)
Committed on net FE_PHN2787_reset
  Added inst FE_PHC2894_reset (BUFFD0)
Committed on net FE_PHN2828_FE_OFN321_reset
  Added inst mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2895_FE_OFN321_reset (CKBD0)
Committed on net mac_array_instance/FE_PHN2882_reset
  Added inst mac_array_instance/FE_PHC2896_reset (BUFFD0)
Committed on net mac_array_instance/col_idx_4__mac_col_inst/FE_PHN2588_reset
  Added inst mac_array_instance/col_idx_4__mac_col_inst/FE_PHC2897_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 64 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1214
      TNS :      -4.9650
      #VP :          161
      TNS+:       3.1179/6 improved (0.5197 per commit, 38.574%)
  Density :      88.952%
------------------------------------------------------------------------------------------
 6 buffer added (phase total 890, total 890)
 cpu=0:00:39.0 real=0:00:40.0 totSessionCpu=1:01:10 mem=1731.7M
===========================================================================================

Starting Phase 1 Step 2 Iter 65 ...
Committed on net FE_PHN2893_reset
  Added inst ofifo_inst/FE_PHC2898_reset (BUFFD0)
Committed on net FE_PHN2829_reset
  Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC2899_reset (BUFFD0)
Committed on net FE_PHN2828_FE_OFN321_reset
  Added inst mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2900_FE_OFN321_reset (CKBD0)
Committed on net ofifo_inst/col_idx_7__fifo_instance/FE_PHN2881_FE_OFN323_reset
  Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2901_FE_OFN323_reset (CKBD0)
Committed on net mac_array_instance/col_idx_4__mac_col_inst/FE_PHN2897_reset
  Added inst mac_array_instance/col_idx_4__mac_col_inst/FE_PHC2902_reset (BUFFD0)
Committed on net ofifo_inst/col_idx_4__fifo_instance/FE_OFN329_reset
  Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC2903_FE_OFN329_reset (CKBD0)
Committed on net ofifo_inst/col_idx_3__fifo_instance/FE_OFN324_reset
  Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC2904_FE_OFN324_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 65 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1217
      TNS :      -5.4311
      #VP :          166
      TNS+:      -0.4661/7 improved (-0.0666 per commit, 9.388%)
  Density :      88.959%
------------------------------------------------------------------------------------------
 7 buffer added (phase total 897, total 897)
 cpu=0:00:39.3 real=0:00:40.0 totSessionCpu=1:01:10 mem=1731.7M
===========================================================================================

Starting Phase 1 Step 2 Iter 66 ...
Committed on net ofifo_inst/col_idx_4__fifo_instance/FE_OFN329_reset
  Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC2905_FE_OFN329_reset (BUFFD0)
Committed on net ofifo_inst/col_idx_5__fifo_instance/n27
  Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC2906_n27 (CKBD0)
Committed on net ofifo_inst/col_idx_7__fifo_instance/FE_PHN2892_FE_OFN323_reset
  Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2907_FE_OFN323_reset (BUFFD0)
Committed on net ofifo_inst/col_idx_3__fifo_instance/FE_PHN2904_FE_OFN324_reset
  Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC2908_FE_OFN324_reset (CKBD0)
Committed on net FE_PHN2828_FE_OFN321_reset
  Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2909_FE_OFN321_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 66 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1231
      TNS :      -4.0191
      #VP :          129
      TNS+:       1.4120/5 improved (0.2824 per commit, 25.998%)
  Density :      88.964%
------------------------------------------------------------------------------------------
 5 buffer added (phase total 902, total 902)
 cpu=0:00:39.6 real=0:00:41.0 totSessionCpu=1:01:10 mem=1731.7M
===========================================================================================

Starting Phase 1 Step 2 Iter 67 ...
Committed on net ofifo_inst/col_idx_7__fifo_instance/FE_PHN2892_FE_OFN323_reset
  Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2910_FE_OFN323_reset (BUFFD0)
Committed on net ofifo_inst/col_idx_5__fifo_instance/n88
  Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC2911_n88 (BUFFD0)
Committed on net FE_PHN2828_FE_OFN321_reset
  Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2912_FE_OFN321_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 67 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1231
      TNS :      -3.4126
      #VP :          123
      TNS+:       0.6065/3 improved (0.2022 per commit, 15.090%)
  Density :      88.967%
------------------------------------------------------------------------------------------
 3 buffer added (phase total 905, total 905)
 cpu=0:00:39.8 real=0:00:41.0 totSessionCpu=1:01:10 mem=1731.7M
===========================================================================================

Starting Phase 1 Step 2 Iter 68 ...
Committed on net ofifo_inst/col_idx_7__fifo_instance/FE_PHN2892_FE_OFN323_reset
  Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2913_FE_OFN323_reset (BUFFD0)
Committed on net FE_PHN2828_FE_OFN321_reset
  Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2914_FE_OFN321_reset (CKBD0)
Committed on net ofifo_inst/col_idx_5__fifo_instance/n88
  Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC2915_n88 (CKBD0)
Committed on net ofifo_inst/col_idx_7__fifo_instance/n147
  Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2916_n147 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 68 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1227
      TNS :      -2.6504
      #VP :          111
      TNS+:       0.7622/4 improved (0.1905 per commit, 22.335%)
  Density :      88.971%
------------------------------------------------------------------------------------------
 4 buffer added (phase total 909, total 909)
 cpu=0:00:40.2 real=0:00:41.0 totSessionCpu=1:01:11 mem=1731.7M
===========================================================================================

Starting Phase 1 Step 2 Iter 69 ...
Committed on net ofifo_inst/col_idx_5__fifo_instance/n88
  Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC2917_n88 (BUFFD0)
Committed on net ofifo_inst/col_idx_7__fifo_instance/FE_PHN2910_FE_OFN323_reset
  Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2918_FE_OFN323_reset (BUFFD0)
Committed on net FE_PHN2828_FE_OFN321_reset
  Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2919_FE_OFN321_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 69 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1227
      TNS :      -2.4338
      #VP :           90
      TNS+:       0.2166/3 improved (0.0722 per commit, 8.172%)
  Density :      88.974%
------------------------------------------------------------------------------------------
 3 buffer added (phase total 912, total 912)
 cpu=0:00:40.4 real=0:00:41.0 totSessionCpu=1:01:11 mem=1731.7M
===========================================================================================

Starting Phase 1 Step 2 Iter 70 ...
Committed on net ofifo_inst/col_idx_5__fifo_instance/n88
  Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC2920_n88 (BUFFD0)
Committed on net ofifo_inst/col_idx_7__fifo_instance/n32
  Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2921_n32 (CKBD0)
Committed on net FE_PHN2828_FE_OFN321_reset
  Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2922_FE_OFN321_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 70 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1241
      TNS :      -2.4000
      #VP :           98
      TNS+:       0.0338/3 improved (0.0113 per commit, 1.389%)
  Density :      88.977%
------------------------------------------------------------------------------------------
 3 buffer added (phase total 915, total 915)
 cpu=0:00:40.7 real=0:00:42.0 totSessionCpu=1:01:11 mem=1731.7M
===========================================================================================

Starting Phase 1 Step 2 Iter 71 ...
Committed on net ofifo_inst/col_idx_7__fifo_instance/n32
  Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2923_n32 (CKBD0)
Committed on net FE_PHN2828_FE_OFN321_reset
  Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2924_FE_OFN321_reset (CKBD0)
Committed on net ofifo_inst/col_idx_7__fifo_instance/FE_PHN2921_n32
  Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2925_n32 (BUFFD0)
===========================================================================================
  Phase 1 : Step 2 Iter 71 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1238
      TNS :      -2.3054
      #VP :           90
      TNS+:       0.0946/3 improved (0.0315 per commit, 3.942%)
  Density :      88.979%
------------------------------------------------------------------------------------------
 3 buffer added (phase total 918, total 918)
 cpu=0:00:41.0 real=0:00:42.0 totSessionCpu=1:01:12 mem=1731.7M
===========================================================================================

Starting Phase 1 Step 2 Iter 72 ...
Committed on net ofifo_inst/col_idx_7__fifo_instance/n147
  Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2926_n147 (BUFFD0)
Committed on net ofifo_inst/col_idx_7__fifo_instance/FE_OFN309_n91
  Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2927_FE_OFN309_n91 (BUFFD0)
Committed on net FE_PHN2828_FE_OFN321_reset
  Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2928_FE_OFN321_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 72 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1240
      TNS :      -2.2933
      #VP :           89
      TNS+:       0.0121/3 improved (0.0040 per commit, 0.525%)
  Density :      88.982%
------------------------------------------------------------------------------------------
 3 buffer added (phase total 921, total 921)
 cpu=0:00:41.2 real=0:00:42.0 totSessionCpu=1:01:12 mem=1731.7M
===========================================================================================

Starting Phase 1 Step 2 Iter 73 ...
Committed on net ofifo_inst/col_idx_7__fifo_instance/FE_OFN309_n91
  Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2929_FE_OFN309_n91 (BUFFD0)
Committed on net FE_PHN2828_FE_OFN321_reset
  Added inst mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2930_FE_OFN321_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 73 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1267
      TNS :      -2.2998
      #VP :          100
      TNS+:      -0.0065/2 improved (-0.0033 per commit, 0.283%)
  Density :      88.984%
------------------------------------------------------------------------------------------
 2 buffer added (phase total 923, total 923)
 cpu=0:00:41.5 real=0:00:42.0 totSessionCpu=1:01:12 mem=1731.7M
===========================================================================================

Starting Phase 1 Step 2 Iter 74 ...
Committed on net FE_PHN2828_FE_OFN321_reset
  Added inst mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2931_FE_OFN321_reset (BUFFD0)
===========================================================================================
  Phase 1 : Step 2 Iter 74 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1276
      TNS :      -2.2773
      #VP :          100
      TNS+:       0.0225/1 improved (0.0225 per commit, 0.978%)
  Density :      88.985%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 924, total 924)
 cpu=0:00:41.7 real=0:00:43.0 totSessionCpu=1:01:12 mem=1731.7M
===========================================================================================

Starting Phase 1 Step 2 Iter 75 ...
Committed on net FE_PHN2828_FE_OFN321_reset
  Added inst mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2932_FE_OFN321_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 75 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1260
      TNS :      -2.1741
      #VP :           98
      TNS+:       0.1032/1 improved (0.1032 per commit, 4.532%)
  Density :      88.986%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 925, total 925)
 cpu=0:00:42.0 real=0:00:43.0 totSessionCpu=1:01:13 mem=1731.7M
===========================================================================================

Starting Phase 1 Step 2 Iter 76 ...
Committed on net FE_PHN2828_FE_OFN321_reset
  Added inst mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2933_FE_OFN321_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 76 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1275
      TNS :      -2.1744
      #VP :          100
      TNS+:      -0.0003/1 improved (-0.0003 per commit, 0.014%)
  Density :      88.987%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 926, total 926)
 cpu=0:00:42.1 real=0:00:43.0 totSessionCpu=1:01:13 mem=1731.7M
===========================================================================================

Starting Phase 1 Step 2 Iter 77 ...
Committed on net FE_PHN2828_FE_OFN321_reset
  Added inst mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2934_FE_OFN321_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 77 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1273
      TNS :      -2.1389
      #VP :          100
      TNS+:       0.0355/1 improved (0.0355 per commit, 1.633%)
  Density :      88.988%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 927, total 927)
 cpu=0:00:42.3 real=0:00:43.0 totSessionCpu=1:01:13 mem=1731.7M
===========================================================================================

Starting Phase 1 Step 2 Iter 78 ...
Committed on net FE_PHN2828_FE_OFN321_reset
  Added inst mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2935_FE_OFN321_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 78 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1253
      TNS :      -2.0173
      #VP :           95
      TNS+:       0.1216/1 improved (0.1216 per commit, 5.685%)
  Density :      88.989%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 928, total 928)
 cpu=0:00:42.5 real=0:00:44.0 totSessionCpu=1:01:13 mem=1731.7M
===========================================================================================

Starting Phase 1 Step 2 Iter 79 ...
Committed on net FE_PHN2828_FE_OFN321_reset
  Added inst FE_PHC2936_FE_OFN321_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 79 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1230
      TNS :      -7.3086
      #VP :          152
      TNS+:      -5.2913/1 improved (-5.2913 per commit, 262.296%)
  Density :      88.990%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 929, total 929)
 cpu=0:00:42.7 real=0:00:44.0 totSessionCpu=1:01:13 mem=1731.7M
===========================================================================================

Starting Phase 1 Step 2 Iter 80 ...
Committed on net FE_OFN321_reset
  Added inst FE_PHC2937_FE_OFN321_reset (BUFFD0)
===========================================================================================
  Phase 1 : Step 2 Iter 80 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0830
      TNS :      -4.1664
      #VP :          136
      TNS+:       3.1422/1 improved (3.1422 per commit, 42.993%)
  Density :      88.991%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 930, total 930)
 cpu=0:00:42.8 real=0:00:44.0 totSessionCpu=1:01:13 mem=1731.7M
===========================================================================================

Starting Phase 1 Step 2 Iter 81 ...
Committed on net FE_PHN2937_FE_OFN321_reset
  Added inst FE_PHC2938_FE_OFN321_reset (BUFFD0)
===========================================================================================
  Phase 1 : Step 2 Iter 81 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0550
      TNS :      -2.4315
      #VP :          128
      TNS+:       1.7349/1 improved (1.7349 per commit, 41.640%)
  Density :      88.992%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 931, total 931)
 cpu=0:00:43.0 real=0:00:44.0 totSessionCpu=1:01:14 mem=1731.7M
===========================================================================================

Starting Phase 1 Step 2 Iter 82 ...
Committed on net FE_PHN2828_FE_OFN321_reset
  Added inst FE_PHC2939_FE_OFN321_reset (BUFFD0)
Committed on net ofifo_inst/col_idx_6__fifo_instance/n91
  Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2940_n91 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 82 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1057
      TNS :      -5.1521
      #VP :          140
      TNS+:      -2.7206/2 improved (-1.3603 per commit, 111.890%)
  Density :      88.994%
------------------------------------------------------------------------------------------
 2 buffer added (phase total 933, total 933)
 cpu=0:00:43.3 real=0:00:44.0 totSessionCpu=1:01:14 mem=1731.7M
===========================================================================================

Starting Phase 1 Step 2 Iter 83 ...
Committed on net FE_PHN2938_FE_OFN321_reset
  Added inst FE_PHC2941_FE_OFN321_reset (BUFFD0)
===========================================================================================
  Phase 1 : Step 2 Iter 83 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0815
      TNS :      -3.5984
      #VP :          123
      TNS+:       1.5537/1 improved (1.5537 per commit, 30.157%)
  Density :      88.995%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 934, total 934)
 cpu=0:00:43.5 real=0:00:44.0 totSessionCpu=1:01:14 mem=1731.7M
===========================================================================================

Starting Phase 1 Step 2 Iter 84 ...
Committed on net FE_PHN2828_FE_OFN321_reset
  Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2942_FE_OFN321_reset (BUFFD0)
===========================================================================================
  Phase 1 : Step 2 Iter 84 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0486
      TNS :      -1.9886
      #VP :          105
      TNS+:       1.6098/1 improved (1.6098 per commit, 44.737%)
  Density :      88.996%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 935, total 935)
 cpu=0:00:43.7 real=0:00:45.0 totSessionCpu=1:01:14 mem=1731.7M
===========================================================================================

Starting Phase 1 Step 2 Iter 85 ...
Committed on net ofifo_inst/col_idx_6__fifo_instance/n22
  Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2943_n22 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 85 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0378
      TNS :      -2.1398
      #VP :          115
      TNS+:      -0.1512/1 improved (-0.1512 per commit, 7.603%)
  Density :      88.997%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 936, total 936)
 cpu=0:00:44.0 real=0:00:45.0 totSessionCpu=1:01:15 mem=1731.7M
===========================================================================================

Starting Phase 1 Step 2 Iter 86 ...
Committed on net ofifo_inst/col_idx_6__fifo_instance/n22
  Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2944_n22 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 86 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0245
      TNS :      -1.3178
      #VP :          104
      TNS+:       0.8220/1 improved (0.8220 per commit, 38.415%)
  Density :      88.998%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 937, total 937)
 cpu=0:00:44.2 real=0:00:45.0 totSessionCpu=1:01:15 mem=1731.7M
===========================================================================================

Starting Phase 1 Step 2 Iter 87 ...
Committed on net ofifo_inst/col_idx_6__fifo_instance/FE_OFN51_n144
  Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2945_FE_OFN51_n144 (BUFFD0)
Committed on net ofifo_inst/col_idx_6__fifo_instance/FE_OFN295_n84
  Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2946_FE_OFN295_n84 (BUFFD0)
Committed on net ofifo_inst/col_idx_6__fifo_instance/n91
  Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2947_n91 (BUFFD0)
Committed on net ofifo_inst/col_idx_6__fifo_instance/n142
  Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2948_n142 (BUFFD0)
===========================================================================================
  Phase 1 : Step 2 Iter 87 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0245
      TNS :      -1.1952
      #VP :           83
      TNS+:       0.1226/4 improved (0.0307 per commit, 9.303%)
  Density :      89.002%
------------------------------------------------------------------------------------------
 4 buffer added (phase total 941, total 941)
 cpu=0:00:44.6 real=0:00:46.0 totSessionCpu=1:01:15 mem=1731.7M
===========================================================================================

Starting Phase 1 Step 2 Iter 88 ...
Committed on net ofifo_inst/col_idx_6__fifo_instance/FE_OFN295_n84
  Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2949_FE_OFN295_n84 (BUFFD0)
Committed on net ofifo_inst/col_idx_6__fifo_instance/n91
  Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2950_n91 (BUFFD0)
Committed on net ofifo_inst/col_idx_6__fifo_instance/n142
  Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2951_n142 (BUFFD0)
===========================================================================================
  Phase 1 : Step 2 Iter 88 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0253
      TNS :      -1.0978
      #VP :           79
      TNS+:       0.0974/3 improved (0.0325 per commit, 8.149%)
  Density :      89.005%
------------------------------------------------------------------------------------------
 3 buffer added (phase total 944, total 944)
 cpu=0:00:44.8 real=0:00:46.0 totSessionCpu=1:01:15 mem=1731.7M
===========================================================================================

Starting Phase 1 Step 2 Iter 89 ...
Committed on net ofifo_inst/col_idx_6__fifo_instance/FE_PHN2940_n91
  Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2952_n91 (BUFFD0)
Committed on net ofifo_inst/col_idx_6__fifo_instance/FE_OFN295_n84
  Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2953_FE_OFN295_n84 (BUFFD0)
Committed on net ofifo_inst/col_idx_6__fifo_instance/n142
  Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2954_n142 (BUFFD0)
===========================================================================================
  Phase 1 : Step 2 Iter 89 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0250
      TNS :      -1.0438
      #VP :           72
      TNS+:       0.0540/3 improved (0.0180 per commit, 4.919%)
  Density :      89.008%
------------------------------------------------------------------------------------------
 3 buffer added (phase total 947, total 947)
 cpu=0:00:45.0 real=0:00:46.0 totSessionCpu=1:01:16 mem=1731.7M
===========================================================================================

Starting Phase 1 Step 2 Iter 90 ...
Committed on net ofifo_inst/col_idx_6__fifo_instance/FE_OFN295_n84
  Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2955_FE_OFN295_n84 (BUFFD0)
Committed on net ofifo_inst/col_idx_6__fifo_instance/n142
  Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2956_n142 (BUFFD0)
===========================================================================================
  Phase 1 : Step 2 Iter 90 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0245
      TNS :      -1.0185
      #VP :           70
      TNS+:       0.0253/2 improved (0.0126 per commit, 2.424%)
  Density :      89.010%
------------------------------------------------------------------------------------------
 2 buffer added (phase total 949, total 949)
 cpu=0:00:45.2 real=0:00:46.0 totSessionCpu=1:01:16 mem=1731.7M
===========================================================================================

Starting Phase 1 Step 2 Iter 91 ...
Committed on net ofifo_inst/col_idx_6__fifo_instance/FE_PHN2951_n142
  Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2957_n142 (BUFFD0)
===========================================================================================
  Phase 1 : Step 2 Iter 91 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0245
      TNS :      -1.0164
      #VP :           69
      TNS+:       0.0021/1 improved (0.0021 per commit, 0.206%)
  Density :      89.011%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 950, total 950)
 cpu=0:00:45.4 real=0:00:46.0 totSessionCpu=1:01:16 mem=1731.7M
===========================================================================================

Starting Phase 1 Step 2 Iter 92 ...
===========================================================================================
  Phase 1 : Step 2 Iter 92 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0245
      TNS :      -1.0164
      #VP :           69
  Density :      89.011%
------------------------------------------------------------------------------------------
 cpu=0:00:45.5 real=0:00:47.0 totSessionCpu=1:01:16 mem=1731.7M
===========================================================================================


*info:    Total 950 cells added for Phase I
*info:    Total 2 instances resized for Phase I

Phase II ......
Executing transform: AddBuffer
===========================================================================================
  Phase 2 : Step 1 Iter 0 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0245
      TNS :      -1.0164
      #VP :           69
  Density :      89.011%
------------------------------------------------------------------------------------------
 cpu=0:00:45.9 real=0:00:47.0 totSessionCpu=1:01:16 mem=1731.7M
===========================================================================================

Starting Phase 2 Step 1 Iter 1 ...
Committed on net reset
  Added inst mac_array_instance/col_idx_2__mac_col_inst/FE_PHC2958_reset (BUFFD0)
Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1569
  Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC2959_n1569 (BUFFD0)
===========================================================================================
  Phase 2 : Step 1 Iter 1 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0019
      TNS :      -0.0131
      #VP :           18
      TNS+:       1.0033/2 improved (0.5017 per commit, 98.711%)
  Density :      89.013%
------------------------------------------------------------------------------------------
 2 buffer added (phase total 2, total 952)
 cpu=0:00:46.1 real=0:00:47.0 totSessionCpu=1:01:17 mem=1731.7M
===========================================================================================

Starting Phase 2 Step 1 Iter 2 ...
Committed on net reset
  Added inst FE_PHC2960_reset (BUFFD0)
Committed on net ofifo_inst/col_idx_0__fifo_instance/FE_OFN27_n5
  Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC2961_FE_OFN27_n5 (BUFFD0)
===========================================================================================
  Phase 2 : Step 1 Iter 2 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :       0.0000
      TNS :       0.0000
      #VP :            0
      TNS+:       0.0131/2 improved (0.0066 per commit, 100.000%)
  Density :      89.015%
------------------------------------------------------------------------------------------
 2 buffer added (phase total 4, total 954)
 cpu=0:00:46.5 real=0:00:47.0 totSessionCpu=1:01:17 mem=1731.7M
===========================================================================================


*info:    Total 4 cells added for Phase II

*** Finished Core Fixing (fixHold) cpu=0:00:46.7 real=0:00:48.0 totSessionCpu=1:01:17 mem=1731.7M density=89.015% ***
*info:
*info: Added a total of 954 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:          781 cells of type 'CKBD0' used
*info:          173 cells of type 'BUFFD0' used
*info:
*info:
*info: Total 2 instances resized
*info:       in which 0 FF resizing
*info:
*summary:      2 instances changed cell type
*	:      1 instance  changed cell type from 'CKXOR2D1' to 'XOR2D0'
*	:      1 instance  changed cell type from 'MUX2D1' to 'CKMUX2D0'
*** Starting refinePlace (1:01:18 mem=1747.7M) ***
Total net bbox length = 4.514e+05 (1.946e+05 2.568e+05) (ext = 1.975e+04)
Density distribution unevenness ratio = 2.625%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1752.3MB
Summary Report:
Instances move: 0 (out of 28768 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.514e+05 (1.946e+05 2.568e+05) (ext = 1.975e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1752.3MB
*** Finished refinePlace (1:01:18 mem=1752.3M) ***
Finished re-routing un-routed nets (0:00:00.0 1752.3M)


Density : 0.8902
Max route overflow : 0.0005


*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1752.3M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:47.8 real=0:00:49.0 totSessionCpu=1:01:18 mem=1752.3M density=89.015%) ***
*** Steiner Routed Nets: 4.783%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: -0.278 -> -0.278 (bump = 0.0)
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.278 -> -0.278 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 4.783%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 91 nets with fixed/cover wires excluded.
Info: 206 clock nets excluded from IPO operation.
*info: 206 clock nets excluded
*info: 2 special nets excluded.
*info: 109 no-driver nets excluded.
*info: 91 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.278 TNS Slack -126.455 Density 89.02
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.278|   -0.278|-115.249| -126.455|    89.02%|   0:00:00.0| 1725.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_16_/D   |
|  -0.278|   -0.278|-115.249| -126.455|    89.02%|   0:00:02.0| 1725.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_9_/D    |
|  -0.278|   -0.278|-115.249| -126.455|    89.02%|   0:00:00.0| 1725.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.4 real=0:00:02.0 mem=1725.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.5 real=0:00:02.0 mem=1725.4M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 206 constrained nets 
Layer 7 has 241 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:02.9 real=0:00:03.0 mem=1725.4M) ***

End: GigaOpt Optimization in post-eco TNS mode
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:54, real = 0:00:54, mem = 1583.8M, totSessionCpu=1:01:24 **
** Profile ** Start :  cpu=0:00:00.0, mem=1583.8M
** Profile ** Other data :  cpu=0:00:00.1, mem=1583.9M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:03.8 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.3  real=0:00:04.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:05.0 real=0:00:05.0 totSessionCpu=0:00:18.2 mem=0.0M)
** Profile ** Overall slacks :  cpu=-1:0-1:0-5.-6, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.3, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:06.3, mem=1593.9M
** Profile ** Total reports :  cpu=0:00:01.0, mem=1585.9M
** Profile ** DRVs :  cpu=0:00:00.7, mem=1585.9M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.278  | -0.278  | -0.090  |
|           TNS (ns):|-126.454 |-115.249 | -11.217 |
|    Violating Paths:|  1245   |  1025   |   221   |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.007  |  0.002  | -0.007  |
|           TNS (ns):| -0.029  |  0.000  | -0.029  |
|    Violating Paths:|    8    |    0    |    8    |
|          All Paths:|  7014   |  6510   |  3448   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.015%
Routing Overflow: 0.05% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1585.9M
**optDesign ... cpu = 0:01:02, real = 0:01:03, mem = 1583.8M, totSessionCpu=1:01:32 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1340.15 (MB), peak = 1423.01 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping  will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1583.8M, init mem=1583.8M)
*info: Placed = 28848          (Fixed = 80)
*info: Unplaced = 0           
Placement Density:89.02%(129894/145924)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1583.8M)
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to true

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (91) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1583.8M) ***
#Start route 206 clock nets...

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sat Mar 22 13:08:34 2025
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/memory7_reg_81_ connects to NET CTS_183 at location ( 220.500 133.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/memory2_reg_80_ connects to NET CTS_183 at location ( 221.500 129.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/memory0_reg_81_ connects to NET CTS_183 at location ( 219.500 129.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/memory7_reg_80_ connects to NET CTS_183 at location ( 219.900 131.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_2_ connects to NET CTS_183 at location ( 219.900 135.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/memory2_reg_126_ connects to NET CTS_183 at location ( 216.700 135.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/memory2_reg_130_ connects to NET CTS_183 at location ( 215.700 133.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_4__fifo_instance/q0_reg_10_ connects to NET CTS_183 at location ( 216.100 137.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_4__fifo_instance/q0_reg_19_ connects to NET CTS_183 at location ( 211.900 137.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/memory3_reg_130_ connects to NET CTS_183 at location ( 210.900 137.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_4__fifo_instance/q1_reg_19_ connects to NET CTS_183 at location ( 212.700 140.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_4__fifo_instance/q0_reg_18_ connects to NET CTS_183 at location ( 212.700 138.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/memory0_reg_130_ connects to NET CTS_183 at location ( 212.700 131.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/memory5_reg_130_ connects to NET CTS_183 at location ( 211.100 127.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/memory7_reg_130_ connects to NET CTS_183 at location ( 211.900 126.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/memory6_reg_130_ connects to NET CTS_183 at location ( 211.100 124.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/memory5_reg_80_ connects to NET CTS_183 at location ( 219.300 124.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/memory7_reg_87_ connects to NET CTS_183 at location ( 216.700 124.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/memory5_reg_81_ connects to NET CTS_183 at location ( 222.300 127.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/memory6_reg_80_ connects to NET CTS_183 at location ( 221.300 126.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET CTS_183 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_44 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_181 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_179 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_178 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET ofifo_inst/CTS_28 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_43 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_177 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_176 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_174 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_42 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_173 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_172 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_41 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_169 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_40 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_39 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_168 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_38 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_166 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 30797 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1273.25 (MB), peak = 1423.01 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 353.475 25.490 ) on M1 for NET CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 353.875 16.110 ) on M1 for NET CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 353.475 21.890 ) on M1 for NET CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 353.475 36.290 ) on M1 for NET CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 353.875 14.690 ) on M1 for NET CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 355.675 19.710 ) on M1 for NET CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 358.275 23.310 ) on M1 for NET CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 357.475 12.510 ) on M1 for NET CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 361.120 25.490 ) on M1 for NET CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 358.875 11.090 ) on M1 for NET CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 354.475 37.710 ) on M1 for NET CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 355.675 18.290 ) on M1 for NET CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 358.675 21.890 ) on M1 for NET CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 356.275 23.490 ) on M1 for NET CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 365.675 23.490 ) on M1 for NET CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 367.075 10.910 ) on M1 for NET CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 366.475 25.310 ) on M1 for NET CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 367.875 12.690 ) on M1 for NET CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 361.275 30.690 ) on M1 for NET CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 361.075 34.290 ) on M1 for NET CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#91 routed nets are extracted.
#    89 (0.29%) extracted nets are partially routed.
#115 (0.37%) nets are without wires.
#30593 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 30799.
#
#Number of eco nets is 89
#
#Start data preparation...
#
#Data preparation is done on Sat Mar 22 13:08:42 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat Mar 22 13:08:43 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1927          80       17956    89.70%
#  Metal 2        V        1928          84       17956     2.80%
#  Metal 3        H        2007           0       17956     0.13%
#  Metal 4        V        1762         250       17956     4.43%
#  Metal 5        H        2007           0       17956     0.00%
#  Metal 6        V        2012           0       17956     0.00%
#  Metal 7        H         502           0       17956     0.00%
#  Metal 8        V         503           0       17956     0.00%
#  --------------------------------------------------------------
#  Total                  12649       2.56%  143648    12.13%
#
#  206 nets (0.67%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1277.05 (MB), peak = 1423.01 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1305.75 (MB), peak = 1423.01 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1305.77 (MB), peak = 1423.01 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 110 (skipped).
#Total number of nets with skipped attribute = 30483 (skipped).
#Total number of routable nets = 206.
#Total number of nets in the design = 30799.
#
#204 routable nets have only global wires.
#2 routable nets have only detail routed wires.
#30483 skipped nets have only detail routed wires.
#204 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#2 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                204               0  
#------------------------------------------------
#        Total                204               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                206                358           30125  
#-------------------------------------------------------------------
#        Total                206                358           30125  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2     40(0.23%)   (0.23%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total     40(0.03%)   (0.03%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.06% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 206
#Total wire length = 28632 um.
#Total half perimeter of net bounding box = 9438 um.
#Total wire length on LAYER M1 = 24 um.
#Total wire length on LAYER M2 = 772 um.
#Total wire length on LAYER M3 = 16229 um.
#Total wire length on LAYER M4 = 11492 um.
#Total wire length on LAYER M5 = 91 um.
#Total wire length on LAYER M6 = 23 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 14155
#Total number of multi-cut vias = 57 (  0.4%)
#Total number of single cut vias = 14098 ( 99.6%)
#Up-Via Summary (total 14155):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5281 ( 98.9%)        57 (  1.1%)       5338
#  Metal 2        4412 (100.0%)         0 (  0.0%)       4412
#  Metal 3        4335 (100.0%)         0 (  0.0%)       4335
#  Metal 4          64 (100.0%)         0 (  0.0%)         64
#  Metal 5           6 (100.0%)         0 (  0.0%)          6
#-----------------------------------------------------------
#                14098 ( 99.6%)        57 (  0.4%)      14155 
#
#Total number of involved priority nets 204
#Maximum src to sink distance for priority net 260.1
#Average of max src_to_sink distance for priority net 48.0
#Average of ave src_to_sink distance for priority net 29.6
#Max overcon = 1 tracks.
#Total overcon = 0.03%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1306.02 (MB), peak = 1423.01 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1287.05 (MB), peak = 1423.01 (MB)
#Start Track Assignment.
#Done with 1562 horizontal wires in 2 hboxes and 821 vertical wires in 2 hboxes.
#Done with 44 horizontal wires in 2 hboxes and 11 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 206
#Total wire length = 29768 um.
#Total half perimeter of net bounding box = 9438 um.
#Total wire length on LAYER M1 = 1226 um.
#Total wire length on LAYER M2 = 774 um.
#Total wire length on LAYER M3 = 16175 um.
#Total wire length on LAYER M4 = 11439 um.
#Total wire length on LAYER M5 = 129 um.
#Total wire length on LAYER M6 = 25 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 13774
#Total number of multi-cut vias = 57 (  0.4%)
#Total number of single cut vias = 13717 ( 99.6%)
#Up-Via Summary (total 13774):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5104 ( 98.9%)        57 (  1.1%)       5161
#  Metal 2        4231 (100.0%)         0 (  0.0%)       4231
#  Metal 3        4315 (100.0%)         0 (  0.0%)       4315
#  Metal 4          61 (100.0%)         0 (  0.0%)         61
#  Metal 5           6 (100.0%)         0 (  0.0%)          6
#-----------------------------------------------------------
#                13717 ( 99.6%)        57 (  0.4%)      13774 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1296.97 (MB), peak = 1423.01 (MB)
#
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = 26.16 (MB)
#Total memory = 1297.02 (MB)
#Peak memory = 1423.01 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 8.7% of the total area was rechecked for DRC, and 68.2% required routing.
#    number of violations = 0
#28772 out of 28848 instances need to be verified(marked ipoed).
#    number of violations = 0
#cpu time = 00:00:42, elapsed time = 00:00:42, memory = 1346.27 (MB), peak = 1423.01 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1300.46 (MB), peak = 1423.01 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 206
#Total wire length = 26336 um.
#Total half perimeter of net bounding box = 9438 um.
#Total wire length on LAYER M1 = 171 um.
#Total wire length on LAYER M2 = 5081 um.
#Total wire length on LAYER M3 = 13234 um.
#Total wire length on LAYER M4 = 7846 um.
#Total wire length on LAYER M5 = 2 um.
#Total wire length on LAYER M6 = 2 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 11998
#Total number of multi-cut vias = 182 (  1.5%)
#Total number of single cut vias = 11816 ( 98.5%)
#Up-Via Summary (total 11998):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5104 ( 96.6%)       182 (  3.4%)       5286
#  Metal 2        4187 (100.0%)         0 (  0.0%)       4187
#  Metal 3        2519 (100.0%)         0 (  0.0%)       2519
#  Metal 4           4 (100.0%)         0 (  0.0%)          4
#  Metal 5           2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                11816 ( 98.5%)       182 (  1.5%)      11998 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:43
#Elapsed time = 00:00:43
#Increased memory = -4.93 (MB)
#Total memory = 1292.08 (MB)
#Peak memory = 1423.01 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:43
#Elapsed time = 00:00:43
#Increased memory = -4.93 (MB)
#Total memory = 1292.08 (MB)
#Peak memory = 1423.01 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:54
#Elapsed time = 00:00:54
#Increased memory = -73.32 (MB)
#Total memory = 1266.89 (MB)
#Peak memory = 1423.01 (MB)
#Number of warnings = 63
#Total number of warnings = 92
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar 22 13:09:28 2025
#

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sat Mar 22 13:09:28 2025
#
#Generating timing data, please wait...
#30691 total nets, 206 already routed, 206 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
End delay calculation. (MEM=1605.92 CPU=0:00:03.5 REAL=0:00:03.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1235.55 (MB), peak = 1423.01 (MB)
#Done generating timing data.
#Start reading timing information from file .timing_file_23247.tif.gz ...
#Read in timing information for 243 ports, 28848 instances from timing file .timing_file_23247.tif.gz.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 30797 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#331/30689 = 1% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1171.25 (MB), peak = 1423.01 (MB)
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Sat Mar 22 13:09:39 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat Mar 22 13:09:40 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1927          80       17956    89.70%
#  Metal 2        V        1928          84       17956     2.80%
#  Metal 3        H        2007           0       17956     0.13%
#  Metal 4        V        1762         250       17956     4.43%
#  Metal 5        H        2007           0       17956     0.00%
#  Metal 6        V        2012           0       17956     0.00%
#  Metal 7        H         502           0       17956     0.00%
#  Metal 8        V         503           0       17956     0.00%
#  --------------------------------------------------------------
#  Total                  12649       2.56%  143648    12.13%
#
#  206 nets (0.67%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1173.80 (MB), peak = 1423.01 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1175.55 (MB), peak = 1423.01 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1270.50 (MB), peak = 1423.01 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1284.68 (MB), peak = 1423.01 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 110 (skipped).
#Total number of routable nets = 30689.
#Total number of nets in the design = 30799.
#
#30483 routable nets have only global wires.
#206 routable nets have only detail routed wires.
#358 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#206 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#------------------------------------------------
#        Rules   Misc Constraints   Unconstrained  
#------------------------------------------------
#      Default                358           30125  
#------------------------------------------------
#        Total                358           30125  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                206                358           30125  
#-------------------------------------------------------------------
#        Total                206                358           30125  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-3)         (4-7)        (8-11)       (12-15)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2    668(3.78%)    292(1.65%)     34(0.19%)      7(0.04%)   (5.66%)
#   Metal 3      4(0.02%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.02%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    672(0.53%)    292(0.23%)     34(0.03%)      7(0.01%)   (0.79%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 15
#  Overflow after GR: 0.01% H + 1.41% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 206
#Total wire length = 521043 um.
#Total half perimeter of net bounding box = 492146 um.
#Total wire length on LAYER M1 = 951 um.
#Total wire length on LAYER M2 = 148066 um.
#Total wire length on LAYER M3 = 189623 um.
#Total wire length on LAYER M4 = 118739 um.
#Total wire length on LAYER M5 = 28994 um.
#Total wire length on LAYER M6 = 3308 um.
#Total wire length on LAYER M7 = 11754 um.
#Total wire length on LAYER M8 = 19608 um.
#Total number of vias = 178480
#Total number of multi-cut vias = 182 (  0.1%)
#Total number of single cut vias = 178298 ( 99.9%)
#Up-Via Summary (total 178480):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       96374 ( 99.8%)       182 (  0.2%)      96556
#  Metal 2       59284 (100.0%)         0 (  0.0%)      59284
#  Metal 3       13414 (100.0%)         0 (  0.0%)      13414
#  Metal 4        3628 (100.0%)         0 (  0.0%)       3628
#  Metal 5        2081 (100.0%)         0 (  0.0%)       2081
#  Metal 6        1944 (100.0%)         0 (  0.0%)       1944
#  Metal 7        1573 (100.0%)         0 (  0.0%)       1573
#-----------------------------------------------------------
#               178298 ( 99.9%)       182 (  0.1%)     178480 
#
#Max overcon = 15 tracks.
#Total overcon = 0.79%.
#Worst layer Gcell overcon rate = 0.02%.
#cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1284.77 (MB), peak = 1423.01 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1212.25 (MB), peak = 1423.01 (MB)
#Start Track Assignment.
#Done with 38880 horizontal wires in 2 hboxes and 40189 vertical wires in 2 hboxes.
#Done with 8108 horizontal wires in 2 hboxes and 7847 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 206
#Total wire length = 548608 um.
#Total half perimeter of net bounding box = 492146 um.
#Total wire length on LAYER M1 = 20994 um.
#Total wire length on LAYER M2 = 146612 um.
#Total wire length on LAYER M3 = 197245 um.
#Total wire length on LAYER M4 = 119428 um.
#Total wire length on LAYER M5 = 29343 um.
#Total wire length on LAYER M6 = 3344 um.
#Total wire length on LAYER M7 = 11930 um.
#Total wire length on LAYER M8 = 19712 um.
#Total number of vias = 178480
#Total number of multi-cut vias = 182 (  0.1%)
#Total number of single cut vias = 178298 ( 99.9%)
#Up-Via Summary (total 178480):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       96374 ( 99.8%)       182 (  0.2%)      96556
#  Metal 2       59284 (100.0%)         0 (  0.0%)      59284
#  Metal 3       13414 (100.0%)         0 (  0.0%)      13414
#  Metal 4        3628 (100.0%)         0 (  0.0%)       3628
#  Metal 5        2081 (100.0%)         0 (  0.0%)       2081
#  Metal 6        1944 (100.0%)         0 (  0.0%)       1944
#  Metal 7        1573 (100.0%)         0 (  0.0%)       1573
#-----------------------------------------------------------
#               178298 ( 99.9%)       182 (  0.1%)     178480 
#
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1228.33 (MB), peak = 1423.01 (MB)
#
#Cpu time = 00:00:24
#Elapsed time = 00:00:24
#Increased memory = 61.35 (MB)
#Total memory = 1228.40 (MB)
#Peak memory = 1423.01 (MB)
#routeSiEffort set to medium
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 275
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Others   Totals
#	M1           93       11       31       33        3        0        2      173
#	M2           55       23       21        0        0        2        0      101
#	M3            0        0        0        0        0        0        0        0
#	M4            0        0        0        0        0        0        0        0
#	M5            0        0        0        0        0        0        1        1
#	Totals      148       34       52       33        3        2        3      275
#cpu time = 00:04:01, elapsed time = 00:04:01, memory = 1282.09 (MB), peak = 1423.01 (MB)
#start 1st optimization iteration ...
#    number of violations = 232
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Totals
#	M1           61       22       23        0        2        0      108
#	M2           46       16       51        6        0        5      124
#	Totals      107       38       74        6        2        5      232
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1237.78 (MB), peak = 1423.01 (MB)
#start 2nd optimization iteration ...
#    number of violations = 214
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Totals
#	M1           50       18       16        1        1        0       86
#	M2           52       10       37       18        0       11      128
#	Totals      102       28       53       19        1       11      214
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1238.29 (MB), peak = 1423.01 (MB)
#start 3rd optimization iteration ...
#    number of violations = 50
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1            0        0        0        0        0        0
#	M2            7        2       26       10        5       50
#	Totals        7        2       26       10        5       50
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1235.34 (MB), peak = 1423.01 (MB)
#start 4th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1242.30 (MB), peak = 1423.01 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 206
#Total wire length = 558472 um.
#Total half perimeter of net bounding box = 492146 um.
#Total wire length on LAYER M1 = 4212 um.
#Total wire length on LAYER M2 = 153793 um.
#Total wire length on LAYER M3 = 190038 um.
#Total wire length on LAYER M4 = 144463 um.
#Total wire length on LAYER M5 = 33835 um.
#Total wire length on LAYER M6 = 5323 um.
#Total wire length on LAYER M7 = 9259 um.
#Total wire length on LAYER M8 = 17549 um.
#Total number of vias = 202657
#Total number of multi-cut vias = 1616 (  0.8%)
#Total number of single cut vias = 201041 ( 99.2%)
#Up-Via Summary (total 202657):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      100648 ( 99.2%)       808 (  0.8%)     101456
#  Metal 2       74728 (100.0%)         0 (  0.0%)      74728
#  Metal 3       19726 (100.0%)         0 (  0.0%)      19726
#  Metal 4        3821 (100.0%)         0 (  0.0%)       3821
#  Metal 5         441 ( 35.3%)       808 ( 64.7%)       1249
#  Metal 6         955 (100.0%)         0 (  0.0%)        955
#  Metal 7         722 (100.0%)         0 (  0.0%)        722
#-----------------------------------------------------------
#               201041 ( 99.2%)      1616 (  0.8%)     202657 
#
#Total number of DRC violations = 0
#Cpu time = 00:04:21
#Elapsed time = 00:04:21
#Increased memory = -8.81 (MB)
#Total memory = 1219.59 (MB)
#Peak memory = 1423.01 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1221.35 (MB), peak = 1423.01 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 206
#Total wire length = 558472 um.
#Total half perimeter of net bounding box = 492146 um.
#Total wire length on LAYER M1 = 4212 um.
#Total wire length on LAYER M2 = 153793 um.
#Total wire length on LAYER M3 = 190038 um.
#Total wire length on LAYER M4 = 144463 um.
#Total wire length on LAYER M5 = 33835 um.
#Total wire length on LAYER M6 = 5323 um.
#Total wire length on LAYER M7 = 9259 um.
#Total wire length on LAYER M8 = 17549 um.
#Total number of vias = 202657
#Total number of multi-cut vias = 1616 (  0.8%)
#Total number of single cut vias = 201041 ( 99.2%)
#Up-Via Summary (total 202657):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      100648 ( 99.2%)       808 (  0.8%)     101456
#  Metal 2       74728 (100.0%)         0 (  0.0%)      74728
#  Metal 3       19726 (100.0%)         0 (  0.0%)      19726
#  Metal 4        3821 (100.0%)         0 (  0.0%)       3821
#  Metal 5         441 ( 35.3%)       808 ( 64.7%)       1249
#  Metal 6         955 (100.0%)         0 (  0.0%)        955
#  Metal 7         722 (100.0%)         0 (  0.0%)        722
#-----------------------------------------------------------
#               201041 ( 99.2%)      1616 (  0.8%)     202657 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat Mar 22 13:14:26 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1221.36 (MB), peak = 1423.01 (MB)
#
#Start Post Route Wire Spread.
#Done with 5554 horizontal wires in 3 hboxes and 5269 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 206
#Total wire length = 562978 um.
#Total half perimeter of net bounding box = 492146 um.
#Total wire length on LAYER M1 = 4217 um.
#Total wire length on LAYER M2 = 154521 um.
#Total wire length on LAYER M3 = 191992 um.
#Total wire length on LAYER M4 = 145894 um.
#Total wire length on LAYER M5 = 33959 um.
#Total wire length on LAYER M6 = 5332 um.
#Total wire length on LAYER M7 = 9358 um.
#Total wire length on LAYER M8 = 17706 um.
#Total number of vias = 202657
#Total number of multi-cut vias = 1616 (  0.8%)
#Total number of single cut vias = 201041 ( 99.2%)
#Up-Via Summary (total 202657):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      100648 ( 99.2%)       808 (  0.8%)     101456
#  Metal 2       74728 (100.0%)         0 (  0.0%)      74728
#  Metal 3       19726 (100.0%)         0 (  0.0%)      19726
#  Metal 4        3821 (100.0%)         0 (  0.0%)       3821
#  Metal 5         441 ( 35.3%)       808 ( 64.7%)       1249
#  Metal 6         955 (100.0%)         0 (  0.0%)        955
#  Metal 7         722 (100.0%)         0 (  0.0%)        722
#-----------------------------------------------------------
#               201041 ( 99.2%)      1616 (  0.8%)     202657 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1262.68 (MB), peak = 1423.01 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 206
#Total wire length = 562978 um.
#Total half perimeter of net bounding box = 492146 um.
#Total wire length on LAYER M1 = 4217 um.
#Total wire length on LAYER M2 = 154521 um.
#Total wire length on LAYER M3 = 191992 um.
#Total wire length on LAYER M4 = 145894 um.
#Total wire length on LAYER M5 = 33959 um.
#Total wire length on LAYER M6 = 5332 um.
#Total wire length on LAYER M7 = 9358 um.
#Total wire length on LAYER M8 = 17706 um.
#Total number of vias = 202657
#Total number of multi-cut vias = 1616 (  0.8%)
#Total number of single cut vias = 201041 ( 99.2%)
#Up-Via Summary (total 202657):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      100648 ( 99.2%)       808 (  0.8%)     101456
#  Metal 2       74728 (100.0%)         0 (  0.0%)      74728
#  Metal 3       19726 (100.0%)         0 (  0.0%)      19726
#  Metal 4        3821 (100.0%)         0 (  0.0%)       3821
#  Metal 5         441 ( 35.3%)       808 ( 64.7%)       1249
#  Metal 6         955 (100.0%)         0 (  0.0%)        955
#  Metal 7         722 (100.0%)         0 (  0.0%)        722
#-----------------------------------------------------------
#               201041 ( 99.2%)      1616 (  0.8%)     202657 
#
#
#Start DRC checking..
#    number of violations = 0
#cpu time = 00:00:15, elapsed time = 00:00:15, memory = 1258.18 (MB), peak = 1423.01 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start Post Route via swapping..
#    number of violations = 0
#cpu time = 00:00:29, elapsed time = 00:00:29, memory = 1230.02 (MB), peak = 1423.01 (MB)
#    number of violations = 0
#cpu time = 00:00:31, elapsed time = 00:00:31, memory = 1230.27 (MB), peak = 1423.01 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 206
#Total wire length = 562978 um.
#Total half perimeter of net bounding box = 492146 um.
#Total wire length on LAYER M1 = 4217 um.
#Total wire length on LAYER M2 = 154521 um.
#Total wire length on LAYER M3 = 191992 um.
#Total wire length on LAYER M4 = 145894 um.
#Total wire length on LAYER M5 = 33959 um.
#Total wire length on LAYER M6 = 5332 um.
#Total wire length on LAYER M7 = 9358 um.
#Total wire length on LAYER M8 = 17706 um.
#Total number of vias = 202657
#Total number of multi-cut vias = 137369 ( 67.8%)
#Total number of single cut vias = 65288 ( 32.2%)
#Up-Via Summary (total 202657):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       64470 ( 63.5%)     36986 ( 36.5%)     101456
#  Metal 2         736 (  1.0%)     73992 ( 99.0%)      74728
#  Metal 3          46 (  0.2%)     19680 ( 99.8%)      19726
#  Metal 4           8 (  0.2%)      3813 ( 99.8%)       3821
#  Metal 5           2 (  0.2%)      1247 ( 99.8%)       1249
#  Metal 6          16 (  1.7%)       939 ( 98.3%)        955
#  Metal 7          10 (  1.4%)       712 ( 98.6%)        722
#-----------------------------------------------------------
#                65288 ( 32.2%)    137369 ( 67.8%)     202657 
#
#detailRoute Statistics:
#Cpu time = 00:05:16
#Elapsed time = 00:05:16
#Increased memory = 0.13 (MB)
#Total memory = 1228.53 (MB)
#Peak memory = 1423.01 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:05:50
#Elapsed time = 00:05:51
#Increased memory = -72.24 (MB)
#Total memory = 1194.65 (MB)
#Peak memory = 1423.01 (MB)
#Number of warnings = 0
#Total number of warnings = 92
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar 22 13:15:18 2025
#
#routeDesign: cpu time = 00:06:45, elapsed time = 00:06:45, memory = 1194.65 (MB), peak = 1423.01 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=28848 and nets=30799 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_23247_ieng6-ece-18.ucsd.edu_trhussain_LNT0th/core_23247_4UTBkp.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1477.8M)
Extracted 10.0007% (CPU Time= 0:00:00.8  MEM= 1541.5M)
Extracted 20.0007% (CPU Time= 0:00:01.0  MEM= 1541.5M)
Extracted 30.0007% (CPU Time= 0:00:01.2  MEM= 1541.5M)
Extracted 40.0007% (CPU Time= 0:00:01.4  MEM= 1541.5M)
Extracted 50.0007% (CPU Time= 0:00:01.6  MEM= 1541.5M)
Extracted 60.0007% (CPU Time= 0:00:01.8  MEM= 1541.5M)
Extracted 70.0007% (CPU Time= 0:00:02.1  MEM= 1545.5M)
Extracted 80.0007% (CPU Time= 0:00:02.5  MEM= 1545.5M)
Extracted 90.0007% (CPU Time= 0:00:02.9  MEM= 1545.5M)
Extracted 100% (CPU Time= 0:00:04.0  MEM= 1545.5M)
Number of Extracted Resistors     : 518550
Number of Extracted Ground Cap.   : 515595
Number of Extracted Coupling Cap. : 852448
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1509.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.6  Real Time: 0:00:06.0  MEM: 1513.457M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1509.5M, totSessionCpu=1:08:26 **
#Created 847 library cell signatures
#Created 30799 NETS and 0 SPECIALNETS signatures
#Created 28849 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1219.46 (MB), peak = 1423.01 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1219.47 (MB), peak = 1423.01 (MB)
Begin checking placement ... (start mem=1509.5M, init mem=1509.5M)
*info: Placed = 28848          (Fixed = 80)
*info: Unplaced = 0           
Placement Density:89.02%(129894/145924)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.1; mem=1509.5M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 28848

Instance distribution across the VT partitions:

 LVT : inst = 13117 (45.5%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 13117 (45.5%)

 HVT : inst = 15731 (54.5%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 15731 (54.5%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=28848 and nets=30799 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_23247_ieng6-ece-18.ucsd.edu_trhussain_LNT0th/core_23247_4UTBkp.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1501.4M)
Extracted 10.0007% (CPU Time= 0:00:00.8  MEM= 1549.1M)
Extracted 20.0007% (CPU Time= 0:00:01.0  MEM= 1549.1M)
Extracted 30.0007% (CPU Time= 0:00:01.2  MEM= 1549.1M)
Extracted 40.0007% (CPU Time= 0:00:01.4  MEM= 1549.1M)
Extracted 50.0007% (CPU Time= 0:00:01.6  MEM= 1549.1M)
Extracted 60.0007% (CPU Time= 0:00:01.8  MEM= 1549.1M)
Extracted 70.0007% (CPU Time= 0:00:02.1  MEM= 1553.1M)
Extracted 80.0007% (CPU Time= 0:00:02.5  MEM= 1553.1M)
Extracted 90.0007% (CPU Time= 0:00:02.9  MEM= 1553.1M)
Extracted 100% (CPU Time= 0:00:04.0  MEM= 1553.1M)
Number of Extracted Resistors     : 518550
Number of Extracted Ground Cap.   : 515595
Number of Extracted Coupling Cap. : 852448
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1533.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.6  Real Time: 0:00:05.0  MEM: 1537.098M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:04.1 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.5  real=0:00:04.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:05.7 real=0:00:05.0 totSessionCpu=0:00:24.7 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:06.7 real=0:00:06.0 totSessionCpu=0:00:24.7 mem=0.0M ***

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 30799,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1637.56 CPU=0:00:07.5 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_23247_ieng6-ece-18.ucsd.edu_trhussain_LNT0th/.AAE_SW1B4R/.AAE_23247/waveform.data...
*** CDM Built up (cpu=0:00:08.5  real=0:00:08.0  mem= 1637.6M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 30799,  5.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1613.6 CPU=0:00:01.6 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:01.7  real=0:00:01.0  mem= 1613.6M) ***
*** Done Building Timing Graph (cpu=0:00:13.2 real=0:00:13.0 totSessionCpu=1:08:54 mem=1613.6M)
** Profile ** Start :  cpu=0:00:00.0, mem=1613.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1613.6M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1613.6M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1613.6M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.291  | -0.291  | -0.094  |
|           TNS (ns):|-121.946 |-115.922 | -6.024  |
|    Violating Paths:|  1064   |   906   |   158   |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.015%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:29, real = 0:00:29, mem = 1524.5M, totSessionCpu=1:08:55 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
**INFO: Start fixing DRV (Mem = 1591.23M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 206 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1   |    17   |     2   |      2  |     0   |     0   |     0   |     0   |     0   |     0   | -0.29 |          0|          0|          0|  89.02  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.29 |          0|          0|          2|  89.02  |   0:00:00.0|    1836.1M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.29 |          0|          0|          0|  89.02  |   0:00:00.0|    1836.1M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 206 constrained nets 
Layer 7 has 241 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.4 real=0:00:01.0 mem=1836.1M) ***

*** Starting refinePlace (1:09:02 mem=1890.3M) ***
Density distribution unevenness ratio = 2.625%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1890.3MB
Summary Report:
Instances move: 0 (out of 28768 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1890.3MB
*** Finished refinePlace (1:09:02 mem=1890.3M) ***
Density distribution unevenness ratio = 2.607%
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:37, real = 0:00:37, mem = 1692.4M, totSessionCpu=1:09:03 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:06, Mem = 1692.42M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1692.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1692.4M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1702.4M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1702.4M

------------------------------------------------------------
     SI Timing Summary (cpu=0.10min real=0.10min mem=1692.4M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.291  | -0.291  | -0.094  |
|           TNS (ns):|-121.946 |-115.922 | -6.024  |
|    Violating Paths:|  1064   |   906   |   158   |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.015%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1702.4M
**optDesign ... cpu = 0:00:38, real = 0:00:38, mem = 1692.4M, totSessionCpu=1:09:04 **
*** Timing NOT met, worst failing slack is -0.291
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in WNS mode
Info: 206 clock nets excluded from IPO operation.
*info: 206 clock nets excluded
*info: 2 special nets excluded.
*info: 109 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.291 TNS Slack -121.946 Density 89.02
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.291|   -0.291|-115.922| -121.946|    89.02%|   0:00:00.0| 1759.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_13_/D   |
|  -0.279|   -0.279|-114.418| -120.442|    89.02%|   0:00:02.0| 1760.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_13_/D   |
|  -0.276|   -0.276|-114.463| -120.487|    89.02%|   0:00:01.0| 1760.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_16_/D   |
|  -0.276|   -0.276|-114.098| -120.121|    89.03%|   0:00:01.0| 1760.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
|  -0.276|   -0.276|-114.045| -120.069|    89.03%|   0:00:00.0| 1760.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
|  -0.276|   -0.276|-113.890| -119.913|    89.05%|   0:00:00.0| 1760.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
|  -0.276|   -0.276|-113.814| -119.838|    89.05%|   0:00:01.0| 1760.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 3 and inserted 11 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.145|   -0.255|-134.560| -165.672|    89.08%|   0:00:13.0| 1792.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_8_/E                                            |
|  -0.145|   -0.255|-136.432| -167.544|    89.05%|   0:00:02.0| 1792.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_35_/E                                           |
|  -0.145|   -0.255|-136.304| -167.416|    89.05%|   0:00:00.0| 1792.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_35_/E                                           |
|  -0.145|   -0.255|-136.131| -167.242|    89.05%|   0:00:00.0| 1792.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_35_/E                                           |
|  -0.145|   -0.255|-135.955| -167.067|    89.06%|   0:00:01.0| 1792.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_35_/E                                           |
|  -0.145|   -0.255|-135.702| -166.814|    89.06%|   0:00:00.0| 1792.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_43_/E                                           |
|  -0.145|   -0.255|-135.462| -166.573|    89.06%|   0:00:00.0| 1792.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_43_/E                                           |
|  -0.145|   -0.255|-135.213| -166.324|    89.06%|   0:00:00.0| 1792.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_43_/E                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 5 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.145|   -0.255|-135.144| -166.255|    89.06%|   0:00:07.0| 1793.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_17_/E                                           |
|  -0.144|   -0.255|-135.339| -166.450|    89.07%|   0:00:00.0| 1793.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_17_/E                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:28.3 real=0:00:28.0 mem=1793.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.255|   -0.255| -31.112| -166.450|    89.07%|   0:00:00.0| 1793.7M|   WC_VIEW|  default| out[37]                                            |
|  -0.231|   -0.231| -30.969| -166.308|    89.07%|   0:00:00.0| 1793.7M|   WC_VIEW|  default| out[16]                                            |
|  -0.231|   -0.231| -30.925| -166.264|    89.07%|   0:00:00.0| 1793.7M|   WC_VIEW|  default| out[16]                                            |
|  -0.231|   -0.231| -30.925| -166.264|    89.07%|   0:00:00.0| 1793.7M|   WC_VIEW|  default| out[16]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1793.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:28.7 real=0:00:29.0 mem=1793.7M) ***
** GigaOpt Optimizer WNS Slack -0.231 TNS Slack -166.264 Density 89.07
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 35 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 222 constrained nets 
Layer 7 has 244 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:29.2 real=0:00:29.0 mem=1793.7M) ***
*** Starting refinePlace (1:09:39 mem=1774.6M) ***
Density distribution unevenness ratio = 2.613%
Move report: Detail placement moves 139 insts, mean move: 3.48 um, max move: 13.60 um
	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1119): (255.80, 330.40) --> (260.40, 321.40)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1774.6MB
Summary Report:
Instances move: 139 (out of 28829 movable)
Mean displacement: 3.48 um
Max displacement: 13.60 um (Instance: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1119) (255.8, 330.4) -> (260.4, 321.4)
	Length: 6 sites, height: 1 rows, site name: core, cell type: IND2D1
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1774.6MB
*** Finished refinePlace (1:09:39 mem=1774.6M) ***
Density distribution unevenness ratio = 2.594%
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in TNS mode
Info: 222 clock nets excluded from IPO operation.
*info: 222 clock nets excluded
*info: 2 special nets excluded.
*info: 109 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.231 TNS Slack -166.323 Density 89.12
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.144|   -0.231|-135.383| -166.323|    89.12%|   0:00:00.0| 1793.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_17_/E                                           |
|  -0.145|   -0.231|-134.315| -165.255|    89.11%|   0:00:03.0| 1793.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_17_/E                                           |
|  -0.145|   -0.231|-133.656| -164.596|    89.12%|   0:00:01.0| 1793.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_17_/E                                           |
|  -0.145|   -0.231|-133.204| -164.145|    89.09%|   0:00:03.0| 1793.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_42_/D                                           |
|  -0.145|   -0.231|-133.112| -164.052|    89.09%|   0:00:00.0| 1793.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_42_/D                                           |
|  -0.145|   -0.231|-131.207| -162.147|    89.04%|   0:00:04.0| 1793.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_3_/E                                            |
|  -0.145|   -0.231|-131.159| -162.099|    89.04%|   0:00:00.0| 1793.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_3_/E                                            |
|  -0.145|   -0.231|-130.971| -161.911|    89.03%|   0:00:01.0| 1793.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_61_/E                                           |
|  -0.145|   -0.231|-130.931| -161.871|    89.03%|   0:00:00.0| 1793.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_61_/E                                           |
|  -0.145|   -0.231|-130.827| -161.767|    89.04%|   0:00:00.0| 1793.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_61_/E                                           |
|  -0.145|   -0.231|-130.216| -161.156|    89.02%|   0:00:02.0| 1793.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_30_/E                                         |
|  -0.145|   -0.231|-129.718| -160.658|    89.01%|   0:00:01.0| 1793.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_50_/E                                           |
|  -0.145|   -0.231|-129.677| -160.617|    89.01%|   0:00:00.0| 1793.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_50_/E                                           |
|  -0.145|   -0.231|-127.980| -158.920|    89.01%|   0:00:02.0| 1793.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_50_/E                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 10 and inserted 53 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.147|   -0.385|-106.932| -139.822|    89.01%|   0:00:15.0| 1826.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -0.147|   -0.385|-106.892| -139.782|    89.01%|   0:00:01.0| 1826.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_17_/D                                           |
|  -0.147|   -0.385|-106.403| -139.294|    89.01%|   0:00:00.0| 1826.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_10_/E                                           |
|  -0.147|   -0.385|-105.770| -138.660|    89.01%|   0:00:01.0| 1826.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_61_/E                                         |
|  -0.147|   -0.385|-105.058| -137.949|    89.01%|   0:00:00.0| 1826.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_12_/E                                         |
|  -0.147|   -0.385|-105.020| -137.911|    89.02%|   0:00:00.0| 1826.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_12_/E                                         |
|  -0.147|   -0.385|-105.016| -137.906|    89.02%|   0:00:01.0| 1826.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_12_/E                                         |
|  -0.147|   -0.385|-104.532| -137.423|    89.02%|   0:00:00.0| 1826.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_55_/E                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 4 and inserted 18 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.156|   -0.385| -98.631| -132.261|    89.02%|   0:00:09.0| 1834.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_19_/D   |
|  -0.156|   -0.385| -98.591| -132.221|    89.02%|   0:00:01.0| 1834.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_19_/D   |
|  -0.156|   -0.385| -98.551| -132.181|    89.02%|   0:00:00.0| 1834.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_10_/D   |
|  -0.156|   -0.385| -99.018| -132.648|    89.02%|   0:00:01.0| 1834.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_16_/D   |
|  -0.156|   -0.385| -98.994| -132.624|    89.03%|   0:00:00.0| 1834.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_3_/E                                          |
|  -0.156|   -0.385| -98.994| -132.624|    89.03%|   0:00:01.0| 1834.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_13_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:47.7 real=0:00:48.0 mem=1834.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.385|   -0.385| -33.630| -132.624|    89.03%|   0:00:00.0| 1834.2M|   WC_VIEW|  default| out[80]                                            |
|  -0.385|   -0.385| -33.630| -132.624|    89.03%|   0:00:00.0| 1834.2M|   WC_VIEW|  default| out[147]                                           |
|  -0.385|   -0.385| -33.553| -132.547|    89.03%|   0:00:00.0| 1834.2M|   WC_VIEW|  default| out[128]                                           |
|  -0.385|   -0.385| -33.553| -132.547|    89.03%|   0:00:00.0| 1834.2M|   WC_VIEW|  default| out[52]                                            |
|  -0.385|   -0.385| -33.553| -132.547|    89.03%|   0:00:00.0| 1834.2M|   WC_VIEW|  default| out[80]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=1834.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:48.3 real=0:00:48.0 mem=1834.2M) ***
** GigaOpt Optimizer WNS Slack -0.385 TNS Slack -132.547 Density 89.03
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 30 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 293 constrained nets 
Layer 7 has 244 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:48.7 real=0:00:49.0 mem=1834.2M) ***
*** Starting refinePlace (1:10:33 mem=1815.1M) ***
Density distribution unevenness ratio = 2.614%
Move report: Detail placement moves 70 insts, mean move: 3.40 um, max move: 12.40 um
	Max move on inst (FE_PHC2707_mem_in_52_): (68.00, 217.00) --> (71.40, 226.00)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1815.1MB
Summary Report:
Instances move: 70 (out of 28920 movable)
Mean displacement: 3.40 um
Max displacement: 12.40 um (Instance: FE_PHC2707_mem_in_52_) (68, 217) -> (71.4, 226)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD0
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1815.1MB
*** Finished refinePlace (1:10:34 mem=1815.1M) ***
Density distribution unevenness ratio = 2.600%
End: GigaOpt Optimization in TNS mode
** Profile ** Start :  cpu=0:00:00.0, mem=1698.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1698.6M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1706.6M
** Profile ** DRVs :  cpu=0:00:00.7, mem=1706.6M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.385  | -0.156  | -0.385  |
|           TNS (ns):|-132.579 | -99.021 | -33.557 |
|    Violating Paths:|  1491   |  1331   |   160   |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.257%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1706.6M
Info: 293 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1440.34MB/1440.34MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1440.34MB/1440.34MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1440.34MB/1440.34MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-22 13:17:38 (2025-Mar-22 20:17:38 GMT)
2025-Mar-22 13:17:38 (2025-Mar-22 20:17:38 GMT): 10%
2025-Mar-22 13:17:38 (2025-Mar-22 20:17:38 GMT): 20%
2025-Mar-22 13:17:38 (2025-Mar-22 20:17:38 GMT): 30%
2025-Mar-22 13:17:38 (2025-Mar-22 20:17:38 GMT): 40%
2025-Mar-22 13:17:38 (2025-Mar-22 20:17:38 GMT): 50%
2025-Mar-22 13:17:38 (2025-Mar-22 20:17:38 GMT): 60%
2025-Mar-22 13:17:38 (2025-Mar-22 20:17:38 GMT): 70%
2025-Mar-22 13:17:38 (2025-Mar-22 20:17:38 GMT): 80%
2025-Mar-22 13:17:38 (2025-Mar-22 20:17:38 GMT): 90%

Finished Levelizing
2025-Mar-22 13:17:38 (2025-Mar-22 20:17:38 GMT)

Starting Activity Propagation
2025-Mar-22 13:17:38 (2025-Mar-22 20:17:38 GMT)
2025-Mar-22 13:17:39 (2025-Mar-22 20:17:39 GMT): 10%
2025-Mar-22 13:17:39 (2025-Mar-22 20:17:39 GMT): 20%

Finished Activity Propagation
2025-Mar-22 13:17:40 (2025-Mar-22 20:17:40 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1440.89MB/1440.89MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-22 13:17:40 (2025-Mar-22 20:17:40 GMT)
 ... Calculating switching power
2025-Mar-22 13:17:40 (2025-Mar-22 20:17:40 GMT): 10%
2025-Mar-22 13:17:40 (2025-Mar-22 20:17:40 GMT): 20%
2025-Mar-22 13:17:40 (2025-Mar-22 20:17:40 GMT): 30%
2025-Mar-22 13:17:40 (2025-Mar-22 20:17:40 GMT): 40%
2025-Mar-22 13:17:40 (2025-Mar-22 20:17:40 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-22 13:17:40 (2025-Mar-22 20:17:40 GMT): 60%
2025-Mar-22 13:17:41 (2025-Mar-22 20:17:41 GMT): 70%
2025-Mar-22 13:17:42 (2025-Mar-22 20:17:42 GMT): 80%
2025-Mar-22 13:17:42 (2025-Mar-22 20:17:42 GMT): 90%

Finished Calculating power
2025-Mar-22 13:17:42 (2025-Mar-22 20:17:42 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1441.09MB/1441.09MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1441.09MB/1441.09MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1441.09MB/1441.09MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-22 13:17:43 (2025-Mar-22 20:17:43 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       85.01880833 	   65.4445%
Total Switching Power:      43.57768356 	   33.5446%
Total Leakage Power:         1.31335640 	    1.0110%
Total Power:               129.90984822
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         44.17       3.002      0.3307       47.51       36.57
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      35.63        32.4      0.9458       68.97       53.09
Clock (Combinational)              5.214       8.177      0.0369       13.43       10.34
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              85.02       43.58       1.313       129.9         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      85.02       43.58       1.313       129.9         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.214       8.177      0.0369       13.43       10.34
-----------------------------------------------------------------------------------------
Total                              5.214       8.177      0.0369       13.43       10.34
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: psum_mem_instance/CTS_ccl_BUF_clk_G0_L4_48 (CKBD16): 	    0.1538
* 		Highest Leakage Power: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U1041 (FA1D4): 	 0.0002646
* 		Total Cap: 	2.03403e-10 F
* 		Total instances in design: 28988
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1441.09MB/1441.09MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.385  TNS Slack -132.579 Density 89.26
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    89.26%|        -|  -0.385|-132.579|   0:00:00.0| 1979.4M|
Info: Power reclaim will skip 1752 instances with hold cells
|    88.95%|     1468|  -0.385|-131.865|   0:00:21.0| 1979.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.385  TNS Slack -131.865 Density 88.95
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 293 constrained nets 
Layer 7 has 244 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:22.5) (real = 0:00:22.0) **
*** Starting refinePlace (1:11:05 mem=1935.5M) ***
Density distribution unevenness ratio = 2.680%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1935.5MB
Summary Report:
Instances move: 0 (out of 28920 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1935.5MB
*** Finished refinePlace (1:11:05 mem=1935.5M) ***
Density distribution unevenness ratio = 2.668%
Running setup recovery post routing.
**optDesign ... cpu = 0:02:40, real = 0:02:40, mem = 1698.9M, totSessionCpu=1:11:06 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:00, mem=1698.88M, totSessionCpu=1:11:07 .
**optDesign ... cpu = 0:02:41, real = 0:02:40, mem = 1698.9M, totSessionCpu=1:11:07 **

Info: 293 clock nets excluded from IPO operation.
Info: 293 clock nets excluded from IPO operation.
Info: total 1 net with RC integrity issues will be excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.385|   -0.385|-131.865| -131.865|    88.95%|   0:00:00.0| 1849.7M|   WC_VIEW|  default| out[80]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-Route Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1849.7M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=1849.7M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 293 constrained nets 
Layer 7 has 244 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1463.19MB/1463.19MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1463.19MB/1463.19MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1463.19MB/1463.19MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-22 13:18:12 (2025-Mar-22 20:18:12 GMT)
2025-Mar-22 13:18:12 (2025-Mar-22 20:18:12 GMT): 10%
2025-Mar-22 13:18:12 (2025-Mar-22 20:18:12 GMT): 20%
2025-Mar-22 13:18:12 (2025-Mar-22 20:18:12 GMT): 30%
2025-Mar-22 13:18:12 (2025-Mar-22 20:18:12 GMT): 40%
2025-Mar-22 13:18:12 (2025-Mar-22 20:18:12 GMT): 50%
2025-Mar-22 13:18:12 (2025-Mar-22 20:18:12 GMT): 60%
2025-Mar-22 13:18:12 (2025-Mar-22 20:18:12 GMT): 70%
2025-Mar-22 13:18:12 (2025-Mar-22 20:18:12 GMT): 80%
2025-Mar-22 13:18:12 (2025-Mar-22 20:18:12 GMT): 90%

Finished Levelizing
2025-Mar-22 13:18:12 (2025-Mar-22 20:18:12 GMT)

Starting Activity Propagation
2025-Mar-22 13:18:12 (2025-Mar-22 20:18:12 GMT)
2025-Mar-22 13:18:13 (2025-Mar-22 20:18:13 GMT): 10%
2025-Mar-22 13:18:13 (2025-Mar-22 20:18:13 GMT): 20%

Finished Activity Propagation
2025-Mar-22 13:18:13 (2025-Mar-22 20:18:13 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1463.20MB/1463.20MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-22 13:18:13 (2025-Mar-22 20:18:13 GMT)
 ... Calculating switching power
2025-Mar-22 13:18:13 (2025-Mar-22 20:18:13 GMT): 10%
2025-Mar-22 13:18:14 (2025-Mar-22 20:18:14 GMT): 20%
2025-Mar-22 13:18:14 (2025-Mar-22 20:18:14 GMT): 30%
2025-Mar-22 13:18:14 (2025-Mar-22 20:18:14 GMT): 40%
2025-Mar-22 13:18:14 (2025-Mar-22 20:18:14 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-22 13:18:14 (2025-Mar-22 20:18:14 GMT): 60%
2025-Mar-22 13:18:15 (2025-Mar-22 20:18:15 GMT): 70%
2025-Mar-22 13:18:15 (2025-Mar-22 20:18:15 GMT): 80%
2025-Mar-22 13:18:16 (2025-Mar-22 20:18:16 GMT): 90%

Finished Calculating power
2025-Mar-22 13:18:16 (2025-Mar-22 20:18:16 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1463.20MB/1463.20MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1463.20MB/1463.20MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1463.20MB/1463.20MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-22 13:18:16 (2025-Mar-22 20:18:16 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       84.54986030 	   65.5515%
Total Switching Power:      43.13396021 	   33.4417%
Total Leakage Power:         1.29858851 	    1.0068%
Total Power:               128.98240901
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         44.19       2.987      0.3306       47.51       36.83
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      35.15       31.97      0.9311       68.05       52.76
Clock (Combinational)              5.214       8.176      0.0369       13.43       10.41
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              84.55       43.13       1.299         129         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      84.55       43.13       1.299         129         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.214       8.176      0.0369       13.43       10.41
-----------------------------------------------------------------------------------------
Total                              5.214       8.176      0.0369       13.43       10.41
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: psum_mem_instance/CTS_ccl_BUF_clk_G0_L4_48 (CKBD16): 	    0.1538
* 		Highest Leakage Power: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U1041 (FA1D4): 	 0.0002646
* 		Total Cap: 	2.02056e-10 F
* 		Total instances in design: 28988
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1463.20MB/1463.20MB)

*** Finished Leakage Power Optimization (cpu=0:00:34, real=0:00:33, mem=1698.88M, totSessionCpu=1:11:16).
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 396, Num usable cells 544
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 396, Num usable cells 544
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:11:16 mem=1698.9M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Latch borrow mode reset to max_borrow
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 30939,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:06.6 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_23247_ieng6-ece-18.ucsd.edu_trhussain_LNT0th/.AAE_SW1B4R/.AAE_23247/waveform.data...
*** CDM Built up (cpu=0:00:07.4  real=0:00:08.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 30939,  1.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.5 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:10.5 real=0:00:11.0 totSessionCpu=0:00:36.7 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:11.7 real=0:00:12.0 totSessionCpu=0:00:36.7 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=0.0M
Done building hold timer [76618 node(s), 106366 edge(s), 1 view(s)] (fixHold) cpu=0:00:14.0 real=0:00:14.0 totSessionCpu=0:00:39.0 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_23247_ieng6-ece-18.ucsd.edu_trhussain_LNT0th/coe_eosdata_s4tW7A/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:13.2 real=0:00:14.0 totSessionCpu=1:11:29 mem=1698.9M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1698.9M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1706.9M
Loading timing data from /tmp/innovus_temp_23247_ieng6-ece-18.ucsd.edu_trhussain_LNT0th/coe_eosdata_s4tW7A/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 
** Profile ** Start :  cpu=0:00:00.0, mem=1706.9M
** Profile ** Other data :  cpu=0:00:00.1, mem=1706.9M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1706.9M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.385  | -0.156  | -0.385  |
|           TNS (ns):|-131.865 | -98.307 | -33.557 |
|    Violating Paths:|  1486   |  1326   |   160   |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.178  | -0.132  | -0.178  |
|           TNS (ns):| -55.604 | -13.570 | -42.582 |
|    Violating Paths:|  1770   |   371   |  1437   |
|          All Paths:|  7014   |  6510   |  3448   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.945%
Total number of glitch violations: 0
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:03:06, real = 0:03:07, mem = 1712.9M, totSessionCpu=1:11:32 **
*info: Run optDesign holdfix with 1 thread.
Info: 293 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:16.3 real=0:00:17.0 totSessionCpu=1:11:32 mem=1846.5M density=88.945% ***

Phase I ......
Executing transform: ECO Safe Resize
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1776
      TNS :     -55.6018
      #VP :         1769
  Density :      88.945%
------------------------------------------------------------------------------------------
 cpu=0:00:16.9 real=0:00:18.0 totSessionCpu=1:11:33 mem=1846.5M
===========================================================================================

Starting Phase 1 Step 1 Iter 1 ...
===========================================================================================
  Phase 1 : Step 1 Iter 1 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1776
      TNS :     -55.6018
      #VP :         1769
  Density :      88.945%
------------------------------------------------------------------------------------------
 cpu=0:00:17.3 real=0:00:18.0 totSessionCpu=1:11:33 mem=1846.5M
===========================================================================================

Executing transform: AddBuffer + LegalResize
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1776
      TNS :     -55.6018
      #VP :         1769
  Density :      88.945%
------------------------------------------------------------------------------------------
 cpu=0:00:17.5 real=0:00:18.0 totSessionCpu=1:11:34 mem=1846.5M
===========================================================================================

Starting Phase 1 Step 2 Iter 1 ...
Committed on net mem_in[37]
  Added inst FE_PHC3106_mem_in_37_ (BUFFD0)
Committed on net FE_PHN2396_mem_in_48_
  Added inst FE_PHC3107_mem_in_48_ (BUFFD0)
Committed on net FE_PHN2327_mem_in_50_
  Added inst FE_PHC3108_mem_in_50_ (BUFFD0)
Committed on net mem_in[44]
  Added inst FE_PHC3109_mem_in_44_ (BUFFD0)
Committed on net mem_in[45]
  Added inst FE_PHC3110_mem_in_45_ (BUFFD0)
Committed on net mem_in[36]
  Added inst FE_PHC3111_mem_in_36_ (BUFFD0)
Committed on net mem_in[47]
  Added inst FE_PHC3112_mem_in_47_ (BUFFD0)
Committed on net FE_PHN2285_mem_in_46_
  Added inst FE_PHC3113_mem_in_46_ (BUFFD0)
Committed on net mem_in[3]
  Added inst FE_PHC3114_mem_in_3_ (CKBD0)
Committed on net FE_PHN2640_mem_in_42_
  Added inst FE_PHC3115_mem_in_42_ (CKBD0)
Committed on net mem_in[53]
  Added inst FE_PHC3116_mem_in_53_ (CKBD0)
Committed on net array_out[60]
  Added inst FE_PHC3117_array_out_60_ (CKBD0)
Committed on net mem_in[18]
  Added inst FE_PHC3118_mem_in_18_ (BUFFD0)
Committed on net mem_in[21]
  Added inst FE_PHC3119_mem_in_21_ (CKBD0)
Committed on net mem_in[59]
  Added inst FE_PHC3120_mem_in_59_ (CKBD0)
Committed on net mem_in[62]
  Added inst FE_PHC3121_mem_in_62_ (CKBD0)
Committed on net mem_in[15]
  Added inst FE_PHC3122_mem_in_15_ (CKBD0)
Committed on net FE_PHN2633_mem_in_40_
  Added inst FE_PHC3123_mem_in_40_ (CKBD0)
Committed on net FE_PHN2506_mem_in_24_
  Added inst FE_PHC3124_mem_in_24_ (CKBD0)
Committed on net FE_PHN2669_mem_in_41_
  Added inst FE_PHC3125_mem_in_41_ (CKBD0)
Committed on net array_out[40]
  Added inst FE_PHC3126_array_out_40_ (CKBD0)
Committed on net FE_PHN2546_mem_in_57_
  Added inst FE_PHC3127_mem_in_57_ (CKBD0)
Committed on net mem_in[17]
  Added inst FE_PHC3128_mem_in_17_ (BUFFD0)
Committed on net FE_PHN2517_mem_in_49_
  Added inst FE_PHC3129_mem_in_49_ (CKBD0)
Committed on net FE_PHN2627_mem_in_35_
  Added inst FE_PHC3130_mem_in_35_ (CKBD0)
Committed on net FE_PHN2522_mem_in_31_
  Added inst FE_PHC3131_mem_in_31_ (CKBD0)
Committed on net FE_PHN2613_mem_in_27_
  Added inst FE_PHC3132_mem_in_27_ (CKBD0)
Committed on net mem_in[54]
  Added inst FE_PHC3133_mem_in_54_ (CKBD0)
Committed on net mem_in[55]
  Added inst FE_PHC3134_mem_in_55_ (CKBD0)
Committed on net mem_in[12]
  Added inst FE_PHC3135_mem_in_12_ (CKBD0)
Committed on net FE_PHN2636_mem_in_22_
  Added inst FE_PHC3136_mem_in_22_ (CKBD0)
Committed on net mem_in[23]
  Added inst FE_PHC3137_mem_in_23_ (BUFFD0)
Committed on net FE_PHN2540_mem_in_16_
  Added inst FE_PHC3138_mem_in_16_ (BUFFD0)
Committed on net FE_PHN2764_mem_in_56_
  Added inst FE_PHC3139_mem_in_56_ (CKBD0)
Committed on net FE_PHN2725_mem_in_43_
  Added inst FE_PHC3140_mem_in_43_ (CKBD0)
Committed on net mem_in[30]
  Added inst FE_PHC3141_mem_in_30_ (BUFFD0)
Committed on net array_out[1]
  Added inst FE_PHC3142_array_out_1_ (BUFFD0)
Committed on net mem_in[61]
  Added inst FE_PHC3143_mem_in_61_ (BUFFD0)
Committed on net mem_in[63]
  Added inst FE_PHC3144_mem_in_63_ (BUFFD0)
Committed on net mem_in[19]
  Added inst FE_PHC3145_mem_in_19_ (BUFFD0)
Committed on net FE_PHN2112_mem_in_33_
  Added inst FE_PHC3146_mem_in_33_ (BUFFD0)
Committed on net mem_in[13]
  Added inst FE_PHC3147_mem_in_13_ (CKBD0)
Committed on net mem_in[14]
  Added inst FE_PHC3148_mem_in_14_ (CKBD0)
Committed on net mem_in[10]
  Added inst FE_PHC3149_mem_in_10_ (CKBD0)
Committed on net FE_PHN2666_mem_in_34_
  Added inst FE_PHC3150_mem_in_34_ (CKBD0)
Committed on net FE_PHN2192_array_out_80_
  Added inst FE_PHC3151_array_out_80_ (CKBD0)
Committed on net FE_PHN2560_mem_in_39_
  Added inst FE_PHC3152_mem_in_39_ (BUFFD0)
Committed on net FE_PHN2596_mem_in_29_
  Added inst FE_PHC3153_mem_in_29_ (CKBD0)
Committed on net FE_PHN2467_mem_in_25_
  Added inst FE_PHC3154_mem_in_25_ (BUFFD0)
Committed on net mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHN2081_n1518
  Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC3155_n1518 (CKBD0)
Committed on net FE_PHN2605_mem_in_60_
  Added inst FE_PHC3156_mem_in_60_ (BUFFD0)
Committed on net mem_in[1]
  Added inst FE_PHC3157_mem_in_1_ (CKBD0)
Committed on net mem_in[20]
  Added inst FE_PHC3158_mem_in_20_ (CKBD0)
Committed on net array_out[142]
  Added inst FE_PHC3159_array_out_142_ (CKBD0)
Committed on net FE_PHN2453_mem_in_28_
  Added inst FE_PHC3160_mem_in_28_ (CKBD0)
Committed on net mem_in[0]
  Added inst FE_PHC3161_mem_in_0_ (CKBD0)
Committed on net mem_in[58]
  Added inst FE_PHC3162_mem_in_58_ (CKBD0)
Committed on net FE_PHN2250_mem_in_26_
  Added inst FE_PHC3163_mem_in_26_ (CKBD0)
Committed on net FE_PHN2581_mem_in_51_
  Added inst FE_PHC3164_mem_in_51_ (CKBD0)
Committed on net array_out[120]
  Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC3165_array_out_120_ (CKBD0)
Committed on net array_out[143]
  Added inst FE_PHC3166_array_out_143_ (CKBD0)
Committed on net mem_in[4]
  Added inst FE_PHC3167_mem_in_4_ (CKBD0)
Committed on net array_out[0]
  Added inst FE_PHC3168_array_out_0_ (CKBD0)
Committed on net mem_in[52]
  Added inst FE_PHC3169_mem_in_52_ (BUFFD0)
Committed on net array_out[123]
  Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC3170_array_out_123_ (CKBD0)
Committed on net mem_in[38]
  Added inst FE_PHC3171_mem_in_38_ (BUFFD0)
Committed on net array_out[61]
  Added inst FE_PHC3172_array_out_61_ (BUFFD0)
Committed on net FE_OCPN1483_array_out_125_
  Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC3173_FE_OCPN1483_array_out_125_ (BUFFD0)
Committed on net array_out[82]
  Added inst FE_PHC3174_array_out_82_ (CKBD0)
Committed on net mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1600
  Added inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC3175_n1600 (CKBD0)
Committed on net FE_PHN2061_array_out_140_
  Added inst FE_PHC3176_array_out_140_ (CKBD0)
Committed on net FE_PHN2021_mem_in_5_
  Added inst FE_PHC3177_mem_in_5_ (CKBD0)
Committed on net mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1546
  Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC3178_n1546 (CKBD0)
Committed on net array_out[81]
  Added inst FE_PHC3179_array_out_81_ (CKBD0)
Committed on net mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1499
  Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC3180_n1499 (BUFFD0)
Committed on net FE_PHN2039_mem_in_8_
  Added inst FE_PHC3181_mem_in_8_ (CKBD0)
Committed on net FE_PHN2009_mem_in_2_
  Added inst FE_PHC3182_mem_in_2_ (CKBD0)
Committed on net array_out[144]
  Added inst FE_PHC3183_array_out_144_ (CKBD0)
Committed on net FE_PHN2783_mem_in_11_
  Added inst FE_PHC3184_mem_in_11_ (CKBD0)
Committed on net array_out[124]
  Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC3185_array_out_124_ (BUFFD0)
Committed on net mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1557
  Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC3186_n1557 (BUFFD0)
Committed on net array_out[122]
  Added inst FE_PHC3187_array_out_122_ (CKBD0)
Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1587
  Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3188_n1587 (BUFFD0)
Committed on net array_out[141]
  Added inst FE_PHC3189_array_out_141_ (CKBD0)
Committed on net array_out[83]
  Added inst FE_PHC3190_array_out_83_ (CKBD0)
Committed on net array_out[146]
  Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC3191_array_out_146_ (BUFFD0)
Committed on net mac_array_instance/inst_temp[13]
  Added inst mac_array_instance/col_idx_6__mac_col_inst/FE_PHC3192_inst_temp_13_ (BUFFD0)
Committed on net mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1543
  Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC3193_n1543 (BUFFD0)
Committed on net array_out[8]
  Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC3194_array_out_8_ (BUFFD0)
Committed on net ofifo_inst/col_idx_0__fifo_instance/FE_OCPN1843_array_out_17_
  Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC3195_FE_OCPN1843_array_out_17_ (BUFFD0)
Committed on net FE_PHN2028_mem_in_9_
  Added inst FE_PHC3196_mem_in_9_ (CKBD0)
Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n15
  Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3197_n15 (BUFFD0)
Committed on net reset
  Added inst FE_PHC3198_reset (BUFFD0)
Committed on net mac_array_instance/q_temp[176]
  Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC3199_q_temp_176_ (CKBD0)
Committed on net mac_array_instance/q_temp[136]
  Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC3200_q_temp_136_ (CKBD0)
Committed on net mac_array_instance/q_temp[185]
  Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC3201_q_temp_185_ (BUFFD0)
Committed on net mac_array_instance/q_temp[144]
  Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC3202_q_temp_144_ (CKBD0)
Committed on net mac_array_instance/q_temp[152]
  Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC3203_q_temp_152_ (CKBD0)
Committed on net mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1058
  Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC3204_n1058 (BUFFD0)
Committed on net FE_PHN2026_mem_in_6_
  Added inst kmem_instance/FE_PHC3205_mem_in_6_ (CKBD0)
Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1488
  Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3206_n1488 (BUFFD0)
Committed on net mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1215
  Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC3207_n1215 (BUFFD0)
Committed on net mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1222
  Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC3208_n1222 (BUFFD0)
Committed on net array_out[15]
  Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC3209_array_out_15_ (BUFFD0)
Committed on net mac_array_instance/col_idx_6__mac_col_inst/key_q[11]
  Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3210_key_q_11_ (CKBD0)
Committed on net array_out[18]
  Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC3211_array_out_18_ (BUFFD0)
Committed on net FE_PHN2024_mem_in_7_
  Added inst kmem_instance/FE_PHC3212_mem_in_7_ (CKBD0)
Committed on net array_out[100]
  Added inst FE_PHC3213_array_out_100_ (CKBD0)
Committed on net FE_PHN2230_array_out_20_
  Added inst FE_PHC3214_array_out_20_ (CKBD0)
Committed on net ofifo_inst/col_idx_7__fifo_instance/n144
  Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC3215_n144 (CKBD0)
Committed on net ofifo_inst/col_idx_7__fifo_instance/n106
  Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC3216_n106 (CKBD0)
Committed on net mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1522
  Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC3217_n1522 (BUFFD0)
Committed on net array_out[21]
  Added inst FE_PHC3218_array_out_21_ (CKBD0)
Committed on net ofifo_inst/col_idx_4__fifo_instance/FE_PHN2175_n101
  Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC3219_n101 (BUFFD0)
Committed on net ofifo_inst/col_idx_4__fifo_instance/n100
  Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC3220_n100 (CKBD0)
Committed on net ofifo_inst/FE_PHN2747_reset
  Added inst ofifo_inst/FE_PHC3221_reset (CKBD0)
Committed on net ofifo_inst/col_idx_7__fifo_instance/FE_PHN2159_array_out_140_
  Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC3222_array_out_140_ (CKBD0)
Committed on net ofifo_inst/col_idx_4__fifo_instance/n135
  Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC3223_n135 (BUFFD0)
Committed on net ofifo_inst/col_idx_4__fifo_instance/n136
  Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC3224_n136 (BUFFD0)
Committed on net array_out[22]
  Added inst FE_PHC3225_array_out_22_ (CKBD0)
Committed on net ofifo_inst/col_idx_4__fifo_instance/n99
  Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC3226_n99 (BUFFD0)
Committed on net array_out[41]
  Added inst FE_PHC3227_array_out_41_ (CKBD0)
Committed on net mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1522
  Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC3228_n1522 (BUFFD0)
Committed on net ofifo_inst/col_idx_4__fifo_instance/n98
  Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC3229_n98 (BUFFD0)
Committed on net array_out[23]
  Added inst FE_PHC3230_array_out_23_ (CKBD0)
Committed on net array_out[85]
  Added inst FE_PHC3231_array_out_85_ (CKBD0)
Committed on net array_out[101]
  Added inst FE_PHC3232_array_out_101_ (BUFFD0)
Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1568
  Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3233_n1568 (BUFFD0)
Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1638
  Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3234_n1638 (CKBD0)
Committed on net mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1621
  Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC3235_n1621 (CKBD0)
Committed inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U87
  Resized cell XOR2D0 -> cell CKXOR2D0
Committed inst FE_OCPC1482_array_out_145_
  Resized cell BUFFD6 -> cell BUFFD0
Committed inst ofifo_inst/col_idx_0__fifo_instance/FE_OCPC1805_FE_OFN1056_array_out_16_
  Resized cell BUFFD4 -> cell BUFFD0
Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHN2162_n1568
  Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3236_n1568 (BUFFD0)
Committed on net ofifo_inst/col_idx_0__fifo_instance/FE_PHN2832_reset
  Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC3237_reset (CKBD0)
Committed on net ofifo_inst/col_idx_7__fifo_instance/n141
  Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC3238_n141 (BUFFD0)
Committed on net mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1526
  Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC3239_n1526 (CKBD0)
Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1569
  Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3240_n1569 (BUFFD0)
Committed on net FE_OCPN1480_array_out_26_
  Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC3241_FE_OCPN1480_array_out_26_ (CKBD0)
Committed on net FE_OCPN1484_array_out_24_
  Added inst FE_PHC3242_FE_OCPN1484_array_out_24_ (CKBD0)
Committed on net array_out[102]
  Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC3243_array_out_102_ (BUFFD0)
Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1643
  Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3244_n1643 (CKBD0)
Committed on net mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1512
  Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC3245_n1512 (BUFFD0)
Committed on net FE_OCPN1404_array_out_25_
  Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC3246_FE_OCPN1404_array_out_25_ (CKBD0)
Committed on net ofifo_inst/col_idx_1__fifo_instance/n39
  Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC3247_n39 (BUFFD0)
Committed on net ofifo_inst/col_idx_5__fifo_instance/FE_PHN2381_array_out_102_
  Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC3248_array_out_102_ (BUFFD0)
Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1572
  Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3249_n1572 (BUFFD0)
Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1610
  Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3250_n1610 (CKBD0)
Committed on net array_out[104]
  Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC3251_array_out_104_ (BUFFD0)
Committed on net array_out[105]
  Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3252_array_out_105_ (CKBD0)
Committed on net ofifo_inst/col_idx_5__fifo_instance/n107
  Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC3253_n107 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 1 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1505
      TNS :     -28.4256
      #VP :         1035
      TNS+:      27.1762/151 improved (0.1800 per commit, 48.876%)
  Density :      89.088%
------------------------------------------------------------------------------------------
 148 buffer added (phase total 148, total 148)
 3 inst resized (phase total 3, total 3)
 cpu=0:00:20.7 real=0:00:22.0 totSessionCpu=1:11:37 mem=1848.2M
===========================================================================================

Starting Phase 1 Step 2 Iter 2 ...
Committed on net FE_PHN2009_mem_in_2_
  Added inst FE_PHC3254_mem_in_2_ (CKBD0)
Committed on net mem_in[14]
  Added inst FE_PHC3255_mem_in_14_ (CKBD0)
Committed on net mem_in[13]
  Added inst FE_PHC3256_mem_in_13_ (CKBD0)
Committed on net mem_in[10]
  Added inst FE_PHC3257_mem_in_10_ (CKBD0)
Committed on net FE_PHN2131_mem_in_24_
  Added inst FE_PHC3258_mem_in_24_ (BUFFD0)
Committed on net mem_in[20]
  Added inst FE_PHC3259_mem_in_20_ (CKBD0)
Committed on net FE_PHN3151_array_out_80_
  Added inst FE_PHC3260_array_out_80_ (CKBD0)
Committed on net array_out[22]
  Added inst FE_PHC3261_array_out_22_ (CKBD0)
Committed on net FE_PHN3127_mem_in_57_
  Added inst FE_PHC3262_mem_in_57_ (BUFFD0)
Committed on net mem_in[12]
  Added inst FE_PHC3263_mem_in_12_ (BUFFD0)
Committed on net FE_PHN3132_mem_in_27_
  Added inst FE_PHC3264_mem_in_27_ (BUFFD0)
Committed on net FE_PHN2596_mem_in_29_
  Added inst FE_PHC3265_mem_in_29_ (CKBD0)
Committed on net FE_PHN3163_mem_in_26_
  Added inst FE_PHC3266_mem_in_26_ (CKBD0)
Committed on net mem_in[58]
  Added inst FE_PHC3267_mem_in_58_ (CKBD0)
Committed on net FE_PHN2154_mem_in_4_
  Added inst qmem_instance/FE_PHC3268_mem_in_4_ (BUFFD0)
Committed on net mem_in[1]
  Added inst FE_PHC3269_mem_in_1_ (CKBD0)
Committed on net mem_in[54]
  Added inst FE_PHC3270_mem_in_54_ (BUFFD0)
Committed on net FE_PHN2156_array_out_20_
  Added inst FE_PHC3271_array_out_20_ (BUFFD0)
Committed on net mem_in[55]
  Added inst FE_PHC3272_mem_in_55_ (BUFFD0)
Committed on net mem_in[62]
  Added inst FE_PHC3273_mem_in_62_ (BUFFD0)
Committed on net mem_in[0]
  Added inst FE_PHC3274_mem_in_0_ (CKBD0)
Committed on net array_out[81]
  Added inst FE_PHC3275_array_out_81_ (CKBD0)
Committed on net FE_PHN2672_mem_in_28_
  Added inst FE_PHC3276_mem_in_28_ (BUFFD0)
Committed on net ofifo_inst/col_idx_2__fifo_instance/FE_PHN2073_array_out_40_
  Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC3277_array_out_40_ (CKBD0)
Committed on net FE_PHN2669_mem_in_41_
  Added inst FE_PHC3278_mem_in_41_ (BUFFD0)
Committed on net FE_PHN2229_mem_in_40_
  Added inst FE_PHC3279_mem_in_40_ (BUFFD0)
Committed on net FE_PHN3140_mem_in_43_
  Added inst FE_PHC3280_mem_in_43_ (BUFFD0)
Committed on net array_out[21]
  Added inst FE_PHC3281_array_out_21_ (BUFFD0)
Committed on net FE_PHN3136_mem_in_22_
  Added inst FE_PHC3282_mem_in_22_ (BUFFD0)
Committed on net mem_in[15]
  Added inst FE_PHC3283_mem_in_15_ (BUFFD0)
Committed on net FE_PHN3168_array_out_0_
  Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC3284_array_out_0_ (CKBD0)
Committed on net mem_in[21]
  Added inst FE_PHC3285_mem_in_21_ (BUFFD0)
Committed on net FE_PHN3139_mem_in_56_
  Added inst FE_PHC3286_mem_in_56_ (BUFFD0)
Committed on net FE_PHN2631_mem_in_49_
  Added inst FE_PHC3287_mem_in_49_ (CKBD0)
Committed on net FE_PHN3131_mem_in_31_
  Added inst FE_PHC3288_mem_in_31_ (CKBD0)
Committed on net mem_in[59]
  Added inst FE_PHC3289_mem_in_59_ (BUFFD0)
Committed on net FE_PHN3130_mem_in_35_
  Added inst FE_PHC3290_mem_in_35_ (BUFFD0)
Committed on net mem_in[53]
  Added inst FE_PHC3291_mem_in_53_ (BUFFD0)
Committed on net FE_PHN3184_mem_in_11_
  Added inst FE_PHC3292_mem_in_11_ (CKBD0)
Committed on net mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1546
  Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC3293_n1546 (CKBD0)
Committed on net FE_PHN3117_array_out_60_
  Added inst FE_PHC3294_array_out_60_ (CKBD0)
Committed on net FE_PHN3166_array_out_143_
  Added inst FE_PHC3295_array_out_143_ (CKBD0)
Committed on net FE_PHN2039_mem_in_8_
  Added inst FE_PHC3296_mem_in_8_ (CKBD0)
Committed on net FE_PHN3174_array_out_82_
  Added inst FE_PHC3297_array_out_82_ (CKBD0)
Committed on net FE_PHN2061_array_out_140_
  Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC3298_array_out_140_ (CKBD0)
Committed on net mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1615
  Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC3299_n1615 (BUFFD0)
Committed on net FE_PHN3164_mem_in_51_
  Added inst FE_PHC3300_mem_in_51_ (CKBD0)
Committed on net FE_PHN3177_mem_in_5_
  Added inst FE_PHC3301_mem_in_5_ (CKBD0)
Committed on net FE_PHN3159_array_out_142_
  Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC3302_array_out_142_ (CKBD0)
Committed on net FE_OCPN1404_array_out_25_
  Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC3303_FE_OCPN1404_array_out_25_ (BUFFD0)
Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1585
  Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3304_n1585 (BUFFD0)
Committed on net mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1558
  Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC3305_n1558 (BUFFD0)
Committed on net FE_PHN2024_mem_in_7_
  Added inst FE_PHC3306_mem_in_7_ (CKBD0)
Committed on net mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1543
  Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC3307_n1543 (CKBD0)
Committed on net FE_PHN2028_mem_in_9_
  Added inst FE_PHC3308_mem_in_9_ (CKBD0)
Committed on net FE_PHN3189_array_out_141_
  Added inst FE_PHC3309_array_out_141_ (CKBD0)
Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1587
  Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3310_n1587 (BUFFD0)
Committed on net mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1557
  Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC3311_n1557 (BUFFD0)
Committed on net mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1570
  Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC3312_n1570 (CKBD0)
Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1586
  Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3313_n1586 (CKBD0)
Committed on net FE_OCPN1480_array_out_26_
  Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC3314_FE_OCPN1480_array_out_26_ (BUFFD0)
Committed on net mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1564
  Added inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC3315_n1564 (CKBD0)
Committed on net mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n235
  Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC3316_n235 (BUFFD0)
Committed on net FE_PHN2026_mem_in_6_
  Added inst FE_PHC3317_mem_in_6_ (CKBD0)
Committed on net array_out[30]
  Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC3318_array_out_30_ (BUFFD0)
Committed on net mac_array_instance/col_idx_7__mac_col_inst/FE_OFN790_key_q_0_
  Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC3319_FE_OFN790_key_q_0_ (CKBD0)
Committed on net reset
  Added inst FE_PHC3320_reset (CKBD0)
Committed on net ofifo_inst/col_idx_6__fifo_instance/FE_PHN3165_array_out_120_
  Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC3321_array_out_120_ (CKBD0)
Committed on net FE_PHN3227_array_out_41_
  Added inst FE_PHC3322_array_out_41_ (CKBD0)
Committed on net ofifo_inst/col_idx_5__fifo_instance/FE_PHN2167_array_out_102_
  Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC3323_array_out_102_ (CKBD0)
Committed on net ofifo_inst/col_idx_5__fifo_instance/FE_PHN2251_array_out_102_
  Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC3324_array_out_102_ (CKBD0)
Committed on net ofifo_inst/col_idx_0__fifo_instance/FE_OFN528_n85
  Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC3325_FE_OFN528_n85 (BUFFD0)
Committed on net FE_PHN2857_reset
  Added inst FE_PHC3326_reset (BUFFD0)
Committed on net FE_PHN3187_array_out_122_
  Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC3327_array_out_122_ (BUFFD0)
Committed on net FE_OCPN1403_array_out_44_
  Added inst FE_PHC3328_FE_OCPN1403_array_out_44_ (BUFFD0)
Committed on net FE_OCPN1424_array_out_2_
  Added inst FE_PHC3329_FE_OCPN1424_array_out_2_ (BUFFD0)
Committed on net FE_PHN3172_array_out_61_
  Added inst FE_PHC3330_array_out_61_ (CKBD0)
Committed on net FE_PHN3142_array_out_1_
  Added inst FE_PHC3331_array_out_1_ (CKBD0)
Committed on net array_out[124]
  Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC3332_array_out_124_ (CKBD0)
Committed on net array_out[146]
  Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC3333_array_out_146_ (CKBD0)
Committed on net ofifo_inst/col_idx_0__fifo_instance/n7
  Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC3334_n7 (BUFFD0)
Committed on net mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1546
  Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC3335_n1546 (CKBD0)
Committed on net FE_PHN3190_array_out_83_
  Added inst FE_PHC3336_array_out_83_ (CKBD0)
Committed on net ofifo_inst/col_idx_5__fifo_instance/FE_PHN3243_array_out_102_
  Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC3337_array_out_102_ (CKBD0)
Committed on net FE_PHN3198_reset
  Added inst FE_PHC3338_reset (BUFFD0)
Committed on net array_out[18]
  Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC3339_array_out_18_ (BUFFD0)
Committed on net ofifo_inst/col_idx_4__fifo_instance/FE_PHN2733_reset
  Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC3340_reset (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 2 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1278
      TNS :     -11.1360
      #VP :          498
      TNS+:      17.2896/87 improved (0.1987 per commit, 60.824%)
  Density :      89.174%
------------------------------------------------------------------------------------------
 87 buffer added (phase total 235, total 235)
 cpu=0:00:22.6 real=0:00:24.0 totSessionCpu=1:11:39 mem=1848.2M
===========================================================================================

Starting Phase 1 Step 2 Iter 3 ...
Committed on net mem_in[13]
  Added inst FE_PHC3341_mem_in_13_ (BUFFD0)
Committed on net FE_PHN3131_mem_in_31_
  Added inst qmem_instance/FE_PHC3342_mem_in_31_ (CKBD0)
Committed on net FE_PHN3294_array_out_60_
  Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC3343_array_out_60_ (CKBD0)
Committed on net FE_PHN3296_mem_in_8_
  Added inst kmem_instance/FE_PHC3344_mem_in_8_ (CKBD0)
Committed on net mem_in[0]
  Added inst FE_PHC3345_mem_in_0_ (CKBD0)
Committed on net mem_in[1]
  Added inst FE_PHC3346_mem_in_1_ (BUFFD0)
Committed on net FE_PHN3164_mem_in_51_
  Added inst kmem_instance/FE_PHC3347_mem_in_51_ (CKBD0)
Committed on net FE_PHN3292_mem_in_11_
  Added inst kmem_instance/FE_PHC3348_mem_in_11_ (CKBD0)
Committed on net FE_PHN2009_mem_in_2_
  Added inst FE_PHC3349_mem_in_2_ (CKBD0)
Committed on net FE_PHN3301_mem_in_5_
  Added inst kmem_instance/FE_PHC3350_mem_in_5_ (BUFFD0)
Committed on net mem_in[58]
  Added inst FE_PHC3351_mem_in_58_ (BUFFD0)
Committed on net ofifo_inst/col_idx_7__fifo_instance/FE_PHN2416_array_out_140_
  Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC3352_array_out_140_ (CKBD0)
Committed on net ofifo_inst/col_idx_7__fifo_instance/FE_PHN3298_array_out_140_
  Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC3353_array_out_140_ (CKBD0)
Committed on net mem_in[10]
  Added inst FE_PHC3354_mem_in_10_ (BUFFD0)
Committed on net FE_PHN2631_mem_in_49_
  Added inst FE_PHC3355_mem_in_49_ (BUFFD0)
Committed on net FE_PHN3309_array_out_141_
  Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC3356_array_out_141_ (CKBD0)
Committed on net mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1572
  Added inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC3357_n1572 (BUFFD0)
Committed on net FE_PHN3265_mem_in_29_
  Added inst FE_PHC3358_mem_in_29_ (BUFFD0)
Committed on net FE_PHN3159_array_out_142_
  Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC3359_array_out_142_ (CKBD0)
Committed on net mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHN3178_n1546
  Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC3360_n1546 (BUFFD0)
Committed on net FE_PHN3168_array_out_0_
  Added inst FE_PHC3361_array_out_0_ (CKBD0)
Committed on net FE_PHN3308_mem_in_9_
  Added inst FE_PHC3362_mem_in_9_ (CKBD0)
Committed on net ofifo_inst/col_idx_2__fifo_instance/FE_PHN3277_array_out_40_
  Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC3363_array_out_40_ (BUFFD0)
Committed on net mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1543
  Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC3364_n1543 (BUFFD0)
Committed on net FE_PHN2024_mem_in_7_
  Added inst FE_PHC3365_mem_in_7_ (CKBD0)
Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1585
  Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3366_n1585 (BUFFD0)
Committed on net mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1608
  Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC3367_n1608 (CKBD0)
Committed on net mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1616
  Added inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC3368_n1616 (CKBD0)
Committed on net array_out[146]
  Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC3369_array_out_146_ (BUFFD0)
Committed on net FE_PHN2026_mem_in_6_
  Added inst FE_PHC3370_mem_in_6_ (CKBD0)
Committed on net mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHN2168_n1558
  Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC3371_n1558 (BUFFD0)
Committed on net mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1570
  Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC3372_n1570 (BUFFD0)
Committed on net reset
  Added inst mac_array_instance/FE_PHC3373_reset (CKBD0)
Committed on net mac_array_instance/col_idx_7__mac_col_inst/FE_OFN790_key_q_0_
  Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC3374_FE_OFN790_key_q_0_ (CKBD0)
Committed on net mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1222
  Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC3375_n1222 (BUFFD0)
Committed on net array_out[81]
  Added inst FE_PHC3376_array_out_81_ (CKBD0)
Committed on net array_out[22]
  Added inst FE_PHC3377_array_out_22_ (BUFFD0)
Committed on net mac_array_instance/col_idx_1__mac_col_inst/FE_PHN2844_FE_OFN317_reset
  Added inst mac_array_instance/col_idx_1__mac_col_inst/FE_PHC3378_FE_OFN317_reset (CKBD0)
Committed on net ofifo_inst/col_idx_6__fifo_instance/FE_PHN3321_array_out_120_
  Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC3379_array_out_120_ (BUFFD0)
Committed on net array_out[100]
  Added inst FE_PHC3380_array_out_100_ (CKBD0)
Committed on net ofifo_inst/col_idx_0__fifo_instance/FE_OFN528_n85
  Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC3381_FE_OFN528_n85 (BUFFD0)
Committed on net FE_PHN2857_reset
  Added inst FE_PHC3382_reset (BUFFD0)
Committed on net FE_PHN3297_array_out_82_
  Added inst FE_PHC3383_array_out_82_ (CKBD0)
Committed on net mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1512
  Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC3384_n1512 (BUFFD0)
Committed on net FE_OCPN1404_array_out_25_
  Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC3385_FE_OCPN1404_array_out_25_ (BUFFD0)
Committed on net mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n235
  Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC3386_n235 (BUFFD0)
Committed on net ofifo_inst/col_idx_1__fifo_instance/FE_PHN3241_FE_OCPN1480_array_out_26_
  Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC3387_FE_OCPN1480_array_out_26_ (BUFFD0)
Committed on net mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1566
  Added inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC3388_n1566 (BUFFD0)
Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1583
  Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3389_n1583 (CKBD0)
Committed on net ofifo_inst/col_idx_0__fifo_instance/FE_PHN3334_n7
  Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC3390_n7 (CKBD0)
Committed on net mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n114
  Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC3391_n114 (BUFFD0)
Committed on net array_out[18]
  Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC3392_array_out_18_ (BUFFD0)
Committed on net ofifo_inst/col_idx_5__fifo_instance/FE_PHN3323_array_out_102_
  Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC3393_array_out_102_ (BUFFD0)
Committed on net ofifo_inst/col_idx_6__fifo_instance/FE_PHN3332_array_out_124_
  Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC3394_array_out_124_ (BUFFD0)
Committed on net ofifo_inst/col_idx_5__fifo_instance/FE_PHN3324_array_out_102_
  Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC3395_array_out_102_ (BUFFD0)
Committed on net ofifo_inst/col_idx_1__fifo_instance/FE_PHN2523_reset
  Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC3396_reset (CKBD0)
Committed on net FE_PHN3336_array_out_83_
  Added inst FE_PHC3397_array_out_83_ (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 3 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1292
      TNS :      -6.7856
      #VP :          340
      TNS+:       4.3504/57 improved (0.0763 per commit, 39.066%)
  Density :      89.230%
------------------------------------------------------------------------------------------
 57 buffer added (phase total 292, total 292)
 cpu=0:00:23.8 real=0:00:25.0 totSessionCpu=1:11:40 mem=1848.2M
===========================================================================================

Starting Phase 1 Step 2 Iter 4 ...
Committed on net qmem_instance/FE_PHN3342_mem_in_31_
  Added inst qmem_instance/FE_PHC3398_mem_in_31_ (BUFFD0)
Committed on net mac_array_instance/FE_PHN2882_reset
  Added inst mac_array_instance/FE_PHC3399_reset (CKBD0)
Committed on net kmem_instance/FE_PHN3347_mem_in_51_
  Added inst kmem_instance/FE_PHC3400_mem_in_51_ (CKBD0)
Committed on net FE_PHN3176_array_out_140_
  Added inst FE_PHC3401_array_out_140_ (CKBD0)
Committed on net mac_array_instance/col_idx_1__mac_col_inst/FE_PHN2823_FE_OFN317_reset
  Added inst mac_array_instance/col_idx_1__mac_col_inst/FE_PHC3402_FE_OFN317_reset (BUFFD0)
Committed on net ofifo_inst/col_idx_2__fifo_instance/FE_PHN2863_FE_OFN316_reset
  Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC3403_FE_OFN316_reset (BUFFD0)
Committed on net mem_in[0]
  Added inst FE_PHC3404_mem_in_0_ (BUFFD0)
Committed on net FE_PHN3349_mem_in_2_
  Added inst FE_PHC3405_mem_in_2_ (CKBD0)
Committed on net ofifo_inst/col_idx_4__fifo_instance/FE_PHN2776_reset
  Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC3406_reset (BUFFD0)
Committed on net mem_in[9]
  Added inst FE_PHC3407_mem_in_9_ (BUFFD0)
Committed on net mem_in[7]
  Added inst FE_PHC3408_mem_in_7_ (CKBD0)
Committed on net FE_PHN3292_mem_in_11_
  Added inst kmem_instance/FE_PHC3409_mem_in_11_ (BUFFD0)
Committed on net ofifo_inst/FE_PHN2681_reset
  Added inst ofifo_inst/FE_PHC3410_reset (CKBD0)
Committed on net mem_in[6]
  Added inst FE_PHC3411_mem_in_6_ (CKBD0)
Committed on net FE_PHN3301_mem_in_5_
  Added inst FE_PHC3412_mem_in_5_ (CKBD0)
Committed on net FE_PHN3376_array_out_81_
  Added inst FE_PHC3413_array_out_81_ (BUFFD0)
Committed on net FE_PHN3159_array_out_142_
  Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC3414_array_out_142_ (BUFFD0)
Committed on net ofifo_inst/col_idx_1__fifo_instance/FE_OFN319_reset
  Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC3415_FE_OFN319_reset (CKBD0)
Committed on net ofifo_inst/col_idx_6__fifo_instance/FE_PHN3394_array_out_124_
  Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC3416_array_out_124_ (BUFFD0)
Committed on net mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1560
  Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC3417_n1560 (BUFFD0)
Committed on net mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1562
  Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC3418_n1562 (BUFFD0)
Committed on net FE_PHN3309_array_out_141_
  Added inst FE_PHC3419_array_out_141_ (CKBD0)
Committed on net FE_PHN3383_array_out_82_
  Added inst FE_PHC3420_array_out_82_ (CKBD0)
Committed on net FE_PHN2846_reset
  Added inst FE_PHC3421_reset (CKBD0)
Committed on net mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1561
  Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC3422_n1561 (BUFFD0)
Committed on net array_out[125]
  Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC3423_array_out_125_ (BUFFD0)
Committed on net FE_PHN2829_reset
  Added inst ofifo_inst/FE_PHC3424_reset (CKBD0)
Committed on net mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1530
  Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC3425_n1530 (BUFFD0)
Committed on net mac_array_instance/col_idx_6__mac_col_inst/key_q[9]
  Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3426_key_q_9_ (BUFFD0)
Committed on net mac_array_instance/col_idx_6__mac_col_inst/FE_OFN251_key_q_40_
  Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3427_FE_OFN251_key_q_40_ (BUFFD0)
Committed on net FE_PHN3198_reset
  Added inst FE_PHC3428_reset (CKBD0)
Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1261
  Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3429_n1261 (BUFFD0)
Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1240
  Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3430_n1240 (BUFFD0)
Committed on net ofifo_inst/col_idx_3__fifo_instance/FE_PHN2066_array_out_60_
  Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC3431_array_out_60_ (CKBD0)
Committed on net ofifo_inst/col_idx_7__fifo_instance/FE_PHN3359_array_out_142_
  Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC3432_array_out_142_ (CKBD0)
Committed on net mac_array_instance/col_idx_3__mac_col_inst/FE_PHN2869_reset
  Added inst mac_array_instance/col_idx_3__mac_col_inst/FE_PHC3433_reset (CKBD0)
Committed on net FE_PHN3365_mem_in_7_
  Added inst FE_PHC3434_mem_in_7_ (CKBD0)
Committed on net ofifo_inst/col_idx_7__fifo_instance/FE_PHN2108_array_out_141_
  Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC3435_array_out_141_ (BUFFD0)
Committed on net ofifo_inst/col_idx_4__fifo_instance/FE_PHN2905_FE_OFN329_reset
  Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC3436_FE_OFN329_reset (CKBD0)
Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHN3389_n1583
  Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3437_n1583 (CKBD0)
Committed on net mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1557
  Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC3438_n1557 (BUFFD0)
Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1396
  Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3439_n1396 (BUFFD0)
Committed on net ofifo_inst/col_idx_5__fifo_instance/FE_PHN3395_array_out_102_
  Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC3440_array_out_102_ (BUFFD0)
Committed on net ofifo_inst/col_idx_5__fifo_instance/FE_PHN3393_array_out_102_
  Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC3441_array_out_102_ (BUFFD0)
Committed on net array_out[18]
  Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC3442_array_out_18_ (BUFFD0)
===========================================================================================
  Phase 1 : Step 2 Iter 4 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1262
      TNS :      -2.3647
      #VP :          138
      TNS+:       4.4209/45 improved (0.0982 per commit, 65.151%)
  Density :      89.275%
------------------------------------------------------------------------------------------
 45 buffer added (phase total 337, total 337)
 cpu=0:00:24.8 real=0:00:26.0 totSessionCpu=1:11:41 mem=1848.2M
===========================================================================================

Starting Phase 1 Step 2 Iter 5 ...
Committed on net FE_PHN3401_array_out_140_
  Added inst FE_PHC3443_array_out_140_ (CKBD0)
Committed on net ofifo_inst/col_idx_7__fifo_instance/FE_PHN3302_array_out_142_
  Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC3444_array_out_142_ (CKBD0)
Committed on net kmem_instance/FE_PHN2750_mem_in_11_
  Added inst kmem_instance/FE_PHC3445_mem_in_11_ (BUFFD0)
Committed on net mem_in[6]
  Added inst FE_PHC3446_mem_in_6_ (CKBD0)
Committed on net kmem_instance/FE_PHN3400_mem_in_51_
  Added inst kmem_instance/FE_PHC3447_mem_in_51_ (BUFFD0)
Committed on net mac_array_instance/FE_PHN2896_reset
  Added inst mac_array_instance/col_idx_6__mac_col_inst/FE_PHC3448_reset (BUFFD0)
Committed on net mem_in[7]
  Added inst FE_PHC3449_mem_in_7_ (CKBD0)
Committed on net mac_array_instance/col_idx_2__mac_col_inst/FE_PHN2890_reset
  Added inst mac_array_instance/col_idx_2__mac_col_inst/FE_PHC3450_reset (BUFFD0)
Committed on net FE_PHN2829_reset
  Added inst ofifo_inst/FE_PHC3451_reset (CKBD0)
Committed on net FE_PHN3198_reset
  Added inst FE_PHC3452_reset (CKBD0)
Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1258
  Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3453_n1258 (CKBD0)
Committed on net mac_array_instance/col_idx_6__mac_col_inst/FE_OFN299_key_q_0_
  Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3454_FE_OFN299_key_q_0_ (BUFFD0)
Committed on net mac_array_instance/col_idx_6__mac_col_inst/FE_OFN251_key_q_40_
  Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3455_FE_OFN251_key_q_40_ (BUFFD0)
Committed on net mac_array_instance/col_idx_4__mac_col_inst/FE_PHN2902_reset
  Added inst mac_array_instance/col_idx_4__mac_col_inst/FE_PHC3456_reset (CKBD0)
Committed on net ofifo_inst/col_idx_4__fifo_instance/FE_PHN3436_FE_OFN329_reset
  Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC3457_FE_OFN329_reset (BUFFD0)
Committed on net ofifo_inst/FE_PHN2898_reset
  Added inst ofifo_inst/FE_PHC3458_reset (BUFFD0)
Committed on net FE_PHN2082_reset
  Added inst ofifo_inst/FE_PHC3459_reset (CKBD0)
Committed inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U98
  Resized cell CKND2D1 -> cell CKND2D0
Committed inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U98
  Resized cell CKND2D0 -> cell CKND2D1
Committed on net ofifo_inst/col_idx_5__fifo_instance/FE_OFN328_reset
  Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC3460_FE_OFN328_reset (CKBD0)
Committed inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3310_n1587
  Resized cell BUFFD0 -> cell CKBD0
Committed on net array_out[103]
  Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC3461_array_out_103_ (BUFFD0)
===========================================================================================
  Phase 1 : Step 2 Iter 5 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1283
      TNS :      -1.0049
      #VP :           72
      TNS+:       1.3598/20 improved (0.0680 per commit, 57.504%)
  Density :      89.293%
------------------------------------------------------------------------------------------
 19 buffer added (phase total 356, total 356)
 1 inst resized (phase total 4, total 4)
 cpu=0:00:25.4 real=0:00:26.0 totSessionCpu=1:11:42 mem=1848.2M
===========================================================================================

Starting Phase 1 Step 2 Iter 6 ...
Committed on net mac_array_instance/col_idx_4__mac_col_inst/FE_PHN2897_reset
  Added inst mac_array_instance/col_idx_4__mac_col_inst/FE_PHC3462_reset (BUFFD0)
Committed on net ofifo_inst/col_idx_7__fifo_instance/FE_PHN3352_array_out_140_
  Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC3463_array_out_140_ (BUFFD0)
Committed on net FE_PHN2026_mem_in_6_
  Added inst qmem_instance/FE_PHC3464_mem_in_6_ (CKBD0)
Committed on net mem_in[7]
  Added inst FE_PHC3465_mem_in_7_ (CKBD0)
Committed on net mac_array_instance/col_idx_6__mac_col_inst/FE_OFN327_reset
  Added inst mac_array_instance/col_idx_6__mac_col_inst/FE_PHC3466_FE_OFN327_reset (CKBD0)
Committed on net ofifo_inst/col_idx_6__fifo_instance/n15
  Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC3467_n15 (BUFFD0)
Committed on net ofifo_inst/FE_PHN3459_reset
  Added inst ofifo_inst/FE_PHC3468_reset (BUFFD0)
Committed on net ofifo_inst/col_idx_5__fifo_instance/FE_OFN328_reset
  Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC3469_FE_OFN328_reset (CKBD0)
Committed on net mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1560
  Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC3470_n1560 (BUFFD0)
Committed on net array_out[103]
  Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC3471_array_out_103_ (CKBD0)
Committed on net ofifo_inst/col_idx_5__fifo_instance/n106
  Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC3472_n106 (BUFFD0)
Committed inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U177
  Resized cell XOR2D0 -> cell CKXOR2D0
===========================================================================================
  Phase 1 : Step 2 Iter 6 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1009
      TNS :      -0.3544
      #VP :           17
      TNS+:       0.6505/12 improved (0.0542 per commit, 64.733%)
  Density :      89.304%
------------------------------------------------------------------------------------------
 11 buffer added (phase total 367, total 367)
 1 inst resized (phase total 5, total 5)
 cpu=0:00:25.7 real=0:00:27.0 totSessionCpu=1:11:42 mem=1848.2M
===========================================================================================

Starting Phase 1 Step 2 Iter 7 ...
Committed on net qmem_instance/FE_PHN3464_mem_in_6_
  Added inst qmem_instance/FE_PHC3473_mem_in_6_ (CKBD0)
Committed on net mem_in[7]
  Added inst FE_PHC3474_mem_in_7_ (CKBD0)
Committed on net mac_array_instance/col_idx_6__mac_col_inst/FE_PHN3466_FE_OFN327_reset
  Added inst mac_array_instance/col_idx_6__mac_col_inst/FE_PHC3475_FE_OFN327_reset (CKBD0)
Committed on net FE_PHN2079_array_out_101_
  Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC3476_array_out_101_ (BUFFD0)
Committed on net mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1560
  Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC3477_n1560 (BUFFD0)
===========================================================================================
  Phase 1 : Step 2 Iter 7 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0739
      TNS :      -0.2089
      #VP :           14
      TNS+:       0.1455/5 improved (0.0291 per commit, 41.055%)
  Density :      89.309%
------------------------------------------------------------------------------------------
 5 buffer added (phase total 372, total 372)
 cpu=0:00:26.0 real=0:00:27.0 totSessionCpu=1:11:42 mem=1848.2M
===========================================================================================

Starting Phase 1 Step 2 Iter 8 ...
Committed on net qmem_instance/FE_PHN3473_mem_in_6_
  Added inst qmem_instance/FE_PHC3478_mem_in_6_ (CKBD0)
Committed on net mac_array_instance/col_idx_6__mac_col_inst/FE_PHN3475_FE_OFN327_reset
  Added inst mac_array_instance/col_idx_6__mac_col_inst/FE_PHC3479_FE_OFN327_reset (CKBD0)
Committed on net mem_in[7]
  Added inst FE_PHC3480_mem_in_7_ (BUFFD0)
Committed on net FE_PHN2079_array_out_101_
  Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC3481_array_out_101_ (BUFFD0)
===========================================================================================
  Phase 1 : Step 2 Iter 8 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0455
      TNS :      -0.1331
      #VP :            8
      TNS+:       0.0758/4 improved (0.0190 per commit, 36.285%)
  Density :      89.313%
------------------------------------------------------------------------------------------
 4 buffer added (phase total 376, total 376)
 cpu=0:00:26.1 real=0:00:27.0 totSessionCpu=1:11:42 mem=1848.2M
===========================================================================================

Starting Phase 1 Step 2 Iter 9 ...
Committed on net qmem_instance/FE_PHN3478_mem_in_6_
  Added inst qmem_instance/FE_PHC3482_mem_in_6_ (BUFFD0)
Committed on net mac_array_instance/col_idx_6__mac_col_inst/FE_PHN3479_FE_OFN327_reset
  Added inst mac_array_instance/col_idx_6__mac_col_inst/FE_PHC3483_FE_OFN327_reset (CKBD0)
Committed on net FE_PHN2079_array_out_101_
  Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC3484_array_out_101_ (BUFFD0)
===========================================================================================
  Phase 1 : Step 2 Iter 9 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0353
      TNS :      -0.0860
      #VP :            6
      TNS+:       0.0471/3 improved (0.0157 per commit, 35.387%)
  Density :      89.316%
------------------------------------------------------------------------------------------
 3 buffer added (phase total 379, total 379)
 cpu=0:00:26.3 real=0:00:27.0 totSessionCpu=1:11:42 mem=1848.2M
===========================================================================================

Starting Phase 1 Step 2 Iter 10 ...
Committed on net mac_array_instance/col_idx_6__mac_col_inst/FE_PHN3483_FE_OFN327_reset
  Added inst mac_array_instance/col_idx_6__mac_col_inst/FE_PHC3485_FE_OFN327_reset (BUFFD0)
===========================================================================================
  Phase 1 : Step 2 Iter 10 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0353
      TNS :      -0.0690
      #VP :            5
      TNS+:       0.0170/1 improved (0.0170 per commit, 19.767%)
  Density :      89.317%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 380, total 380)
 cpu=0:00:26.5 real=0:00:27.0 totSessionCpu=1:11:43 mem=1848.2M
===========================================================================================

Starting Phase 1 Step 2 Iter 11 ...
===========================================================================================
  Phase 1 : Step 2 Iter 11 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0353
      TNS :      -0.0690
      #VP :            5
  Density :      89.317%
------------------------------------------------------------------------------------------
 cpu=0:00:26.6 real=0:00:28.0 totSessionCpu=1:11:43 mem=1848.2M
===========================================================================================


*info:    Total 380 cells added for Phase I
*info:    Total 5 instances resized for Phase I

Phase II ......
Executing transform: AddBuffer
===========================================================================================
  Phase 2 : Step 1 Iter 0 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0353
      TNS :      -0.0690
      #VP :            5
  Density :      89.317%
------------------------------------------------------------------------------------------
 cpu=0:00:26.9 real=0:00:28.0 totSessionCpu=1:11:43 mem=1848.2M
===========================================================================================

Starting Phase 2 Step 1 Iter 1 ...
Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1586
  Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3486_n1586 (BUFFD0)
Committed on net array_out[103]
  Added inst FE_PHC3487_array_out_103_ (CKBD0)
Committed on net ofifo_inst/col_idx_5__fifo_instance/FE_PHN3243_array_out_102_
  Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC3488_array_out_102_ (BUFFD0)
===========================================================================================
  Phase 2 : Step 1 Iter 1 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :       0.0002
      TNS :       0.0000
      #VP :            0
      TNS+:       0.0690/3 improved (0.0230 per commit, 100.000%)
  Density :      89.320%
------------------------------------------------------------------------------------------
 3 buffer added (phase total 3, total 383)
 cpu=0:00:27.1 real=0:00:28.0 totSessionCpu=1:11:43 mem=1848.2M
===========================================================================================


*info:    Total 3 cells added for Phase II

*** Finished Core Fixing (fixHold) cpu=0:00:27.3 real=0:00:28.0 totSessionCpu=1:11:43 mem=1848.2M density=89.320% ***
*info:
*info: Added a total of 383 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:          205 cells of type 'CKBD0' used
*info:          178 cells of type 'BUFFD0' used
*info:
*info:
*info: Total 5 instances resized
*info:       in which 0 FF resizing
*info:
*summary:      7 instances changed cell type
*	:      1 instance  changed cell type from 'BUFFD0' to 'CKBD0'
*	:      1 instance  changed cell type from 'BUFFD4' to 'BUFFD0'
*	:      1 instance  changed cell type from 'BUFFD6' to 'BUFFD0'
*	:      1 instance  changed cell type from 'CKND2D0' to 'CKND2D1'
*	:      1 instance  changed cell type from 'CKND2D1' to 'CKND2D0'
*	:      2 instances changed cell type from 'XOR2D0' to 'CKXOR2D0'
*** Finish Post Route Hold Fixing (cpu=0:00:27.4 real=0:00:28.0 totSessionCpu=1:11:44 mem=1848.2M density=89.320%) ***
*** Starting refinePlace (1:11:44 mem=1829.1M) ***
Density distribution unevenness ratio = 2.620%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1829.1MB
Summary Report:
Instances move: 0 (out of 29303 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1829.1MB
*** Finished refinePlace (1:11:44 mem=1829.1M) ***
Density distribution unevenness ratio = 2.609%
Default Rule : ""
Non Default Rules :
Worst Slack : -0.156 ns
Total 0 nets layer assigned (1.9).
GigaOpt: setting up router preferences
        design wns: -0.1559
        slack threshold: 1.2641
GigaOpt: 14 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 930 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.385 ns
Total 5 nets layer assigned (0.3).
GigaOpt: setting up router preferences
        design wns: -0.3848
        slack threshold: 1.0352
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 930 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=1819.5M
** Profile ** Other data :  cpu=0:00:00.1, mem=1819.5M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1819.5M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1819.5M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.385  | -0.156  | -0.385  |
|           TNS (ns):|-133.531 | -99.973 | -33.557 |
|    Violating Paths:|  1507   |  1347   |   160   |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.320%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1819.5M
**optDesign ... cpu = 0:03:24, real = 0:03:24, mem = 1647.7M, totSessionCpu=1:11:49 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sat Mar 22 13:18:51 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST ofifo_inst/col_idx_6__fifo_instance/U56 connects to NET ofifo_inst/col_idx_6__fifo_instance/FE_PHN2943_n22 at location ( 353.500 61.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST ofifo_inst/col_idx_6__fifo_instance/U55 connects to NET ofifo_inst/col_idx_6__fifo_instance/FE_PHN2943_n22 at location ( 354.100 59.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_6__fifo_instance/FE_PHN2943_n22 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN S of INST ofifo_inst/col_idx_7__fifo_instance/U51 connects to NET ofifo_inst/col_idx_7__fifo_instance/FE_PHN2929_FE_OFN309_n91 at location ( 368.700 23.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_7__fifo_instance/FE_PHN2929_FE_OFN309_n91 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST ofifo_inst/col_idx_7__fifo_instance/U35 connects to NET ofifo_inst/col_idx_7__fifo_instance/FE_PHN2927_FE_OFN309_n91 at location ( 390.300 23.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST ofifo_inst/col_idx_7__fifo_instance/U23 connects to NET ofifo_inst/col_idx_7__fifo_instance/FE_PHN2927_FE_OFN309_n91 at location ( 367.500 28.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_7__fifo_instance/FE_PHN2927_FE_OFN309_n91 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST ofifo_inst/col_idx_7__fifo_instance/U69 connects to NET ofifo_inst/col_idx_7__fifo_instance/FE_PHN2925_n32 at location ( 380.300 46.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_7__fifo_instance/FE_PHN2925_n32 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST ofifo_inst/col_idx_5__fifo_instance/U20 connects to NET ofifo_inst/col_idx_5__fifo_instance/FE_PHN2915_n88 at location ( 284.300 89.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_5__fifo_instance/FE_PHN2915_n88 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CDN of INST ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_ connects to NET ofifo_inst/col_idx_4__fifo_instance/FE_PHN2903_FE_OFN329_reset at location ( 221.500 131.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_4__fifo_instance/FE_PHN2903_FE_OFN329_reset has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_2__mac_col_inst/FE_OFC320_reset connects to NET mac_array_instance/col_idx_2__mac_col_inst/FE_PHN2876_reset at location ( 111.700 167.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_2__mac_col_inst/FE_PHN2876_reset has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_PHC2816_reset connects to NET FE_PHN2816_reset at location ( 114.100 169.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_PHN2816_reset has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_PHC2768_mem_in_56_ connects to NET FE_PHN2768_mem_in_56_ at location ( 78.500 199.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_PHN2768_mem_in_56_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_PHC2721_mem_in_52_ connects to NET FE_PHN2762_mem_in_52_ at location ( 67.100 227.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_PHC2762_mem_in_52_ connects to NET FE_PHN2762_mem_in_52_ at location ( 72.100 226.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_PHN2762_mem_in_52_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST kmem_instance/FE_PHC2758_mem_in_47_ connects to NET kmem_instance/FE_PHN2758_mem_in_47_ at location ( 77.100 205.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET kmem_instance/FE_PHN2758_mem_in_47_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_PHC2764_mem_in_56_ connects to NET FE_PHN2755_mem_in_56_ at location ( 75.300 201.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_PHC2755_mem_in_56_ connects to NET FE_PHN2755_mem_in_56_ at location ( 76.300 204.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_PHN2755_mem_in_56_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_PHC2762_mem_in_52_ connects to NET FE_PHN2752_mem_in_52_ at location ( 71.500 227.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_PHC2752_mem_in_52_ connects to NET FE_PHN2752_mem_in_52_ at location ( 68.900 228.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_PHN2752_mem_in_52_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_PHC2752_mem_in_52_ connects to NET FE_PHN2737_mem_in_52_ at location ( 68.500 228.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_PHC2737_mem_in_52_ connects to NET FE_PHN2737_mem_in_52_ at location ( 62.900 225.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_PHN2737_mem_in_52_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET FE_PHN2722_mem_in_45_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET FE_PHN2721_mem_in_52_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET FE_PHN2707_mem_in_52_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET FE_PHN2706_mem_in_45_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET FE_PHN2696_mem_in_45_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET kmem_instance/FE_PHN2688_mem_in_47_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 526 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 732
#  Number of instances deleted (including moved) = 209
#  Number of instances resized = 1585
#  Number of instances with same cell size swap = 94
#  Number of instances with different orientation = 5
#  Number of instances with pin swaps = 17
#  Total number of placement changes (moved instances are counted twice) = 2531
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 31320 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#930/31212 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1341.65 (MB), peak = 1516.45 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 295.310 43.300 ) on M1 for NET CTS_144. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 103.120 171.100 ) on M1 for NET CTS_152. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 107.945 169.295 ) on M1 for NET CTS_152. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 60.075 214.110 ) on M1 for NET CTS_155. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 58.920 210.690 ) on M1 for NET CTS_155. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 91.545 208.895 ) on M1 for NET CTS_155. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 45.120 189.090 ) on M1 for NET CTS_159. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 40.720 187.310 ) on M1 for NET CTS_161. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 47.945 187.295 ) on M1 for NET CTS_161. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 54.920 214.290 ) on M1 for NET CTS_163. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 59.945 216.095 ) on M1 for NET CTS_163. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 57.455 216.200 ) on M1 for NET CTS_165. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 45.455 187.400 ) on M1 for NET CTS_165. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 89.055 209.000 ) on M1 for NET CTS_165. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 105.455 169.400 ) on M1 for NET CTS_165. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 60.875 32.510 ) on M1 for NET CTS_166. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 84.360 37.900 ) on M1 for NET CTS_166. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 61.520 66.690 ) on M1 for NET CTS_167. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 115.360 52.300 ) on M1 for NET CTS_168. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 125.800 81.100 ) on M1 for NET CTS_169. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-874) There are 4 dangling wires/vias in the fully routed NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_3557_0. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#
#Connectivity extraction summary:
#4752 routed nets are extracted.
#    2885 (9.21%) extracted nets are partially routed.
#26198 routed nets are imported.
#262 (0.84%) nets are without wires.
#110 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 31322.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 2885
#
#Start data preparation...
#
#Data preparation is done on Sat Mar 22 13:18:56 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat Mar 22 13:18:57 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1927          80       17956    89.85%
#  Metal 2        V        1928          84       17956     2.80%
#  Metal 3        H        2007           0       17956     0.13%
#  Metal 4        V        1762         250       17956     4.43%
#  Metal 5        H        2007           0       17956     0.00%
#  Metal 6        V        2012           0       17956     0.00%
#  Metal 7        H         502           0       17956     0.00%
#  Metal 8        V         503           0       17956     0.00%
#  --------------------------------------------------------------
#  Total                  12649       2.56%  143648    12.15%
#
#  312 nets (1.00%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1342.86 (MB), peak = 1516.45 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1375.68 (MB), peak = 1516.45 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1375.73 (MB), peak = 1516.45 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 110 (skipped).
#Total number of routable nets = 31212.
#Total number of nets in the design = 31322.
#
#3147 routable nets have only global wires.
#28065 routable nets have only detail routed wires.
#285 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#400 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                162                123            2862  
#-------------------------------------------------------------------
#        Total                162                123            2862  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                312                373           30527  
#-------------------------------------------------------------------
#        Total                312                373           30527  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)   OverCon
#  ------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     86(0.49%)      6(0.03%)      2(0.01%)   (0.53%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     86(0.07%)      6(0.00%)      2(0.00%)   (0.07%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
#  Overflow after GR: 0.00% H + 0.13% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 312
#Total wire length = 569507 um.
#Total half perimeter of net bounding box = 499344 um.
#Total wire length on LAYER M1 = 4155 um.
#Total wire length on LAYER M2 = 155609 um.
#Total wire length on LAYER M3 = 195313 um.
#Total wire length on LAYER M4 = 147036 um.
#Total wire length on LAYER M5 = 33751 um.
#Total wire length on LAYER M6 = 5384 um.
#Total wire length on LAYER M7 = 10376 um.
#Total wire length on LAYER M8 = 17882 um.
#Total number of vias = 204609
#Total number of multi-cut vias = 136014 ( 66.5%)
#Total number of single cut vias = 68595 ( 33.5%)
#Up-Via Summary (total 204609):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       65539 ( 64.3%)     36427 ( 35.7%)     101966
#  Metal 2        2229 (  2.9%)     73343 ( 97.1%)      75572
#  Metal 3         525 (  2.6%)     19589 ( 97.4%)      20114
#  Metal 4         110 (  2.8%)      3779 ( 97.2%)       3889
#  Metal 5          58 (  4.5%)      1237 ( 95.5%)       1295
#  Metal 6          70 (  7.0%)       930 ( 93.0%)       1000
#  Metal 7          64 (  8.3%)       709 ( 91.7%)        773
#-----------------------------------------------------------
#                68595 ( 33.5%)    136014 ( 66.5%)     204609 
#
#Total number of involved priority nets 151
#Maximum src to sink distance for priority net 258.2
#Average of max src_to_sink distance for priority net 40.1
#Average of ave src_to_sink distance for priority net 28.3
#Max overcon = 6 tracks.
#Total overcon = 0.07%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1375.73 (MB), peak = 1516.45 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1352.52 (MB), peak = 1516.45 (MB)
#Start Track Assignment.
#Done with 882 horizontal wires in 2 hboxes and 815 vertical wires in 2 hboxes.
#Done with 66 horizontal wires in 2 hboxes and 93 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 312
#Total wire length = 570420 um.
#Total half perimeter of net bounding box = 499344 um.
#Total wire length on LAYER M1 = 4581 um.
#Total wire length on LAYER M2 = 155717 um.
#Total wire length on LAYER M3 = 195650 um.
#Total wire length on LAYER M4 = 147041 um.
#Total wire length on LAYER M5 = 33774 um.
#Total wire length on LAYER M6 = 5386 um.
#Total wire length on LAYER M7 = 10387 um.
#Total wire length on LAYER M8 = 17883 um.
#Total number of vias = 204448
#Total number of multi-cut vias = 136014 ( 66.5%)
#Total number of single cut vias = 68434 ( 33.5%)
#Up-Via Summary (total 204448):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       65491 ( 64.3%)     36427 ( 35.7%)     101918
#  Metal 2        2166 (  2.9%)     73343 ( 97.1%)      75509
#  Metal 3         506 (  2.5%)     19589 ( 97.5%)      20095
#  Metal 4         102 (  2.6%)      3779 ( 97.4%)       3881
#  Metal 5          50 (  3.9%)      1237 ( 96.1%)       1287
#  Metal 6          62 (  6.2%)       930 ( 93.8%)        992
#  Metal 7          57 (  7.4%)       709 ( 92.6%)        766
#-----------------------------------------------------------
#                68434 ( 33.5%)    136014 ( 66.5%)     204448 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1406.66 (MB), peak = 1516.45 (MB)
#
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 64.71 (MB)
#Total memory = 1406.66 (MB)
#Peak memory = 1516.45 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 7.0% of the total area was rechecked for DRC, and 85.1% required routing.
#    number of violations = 513
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1          116       21       91       26        1       38        0      293
#	M2           91       77       42        0        0        1        5      216
#	M3            0        0        0        0        1        0        0        1
#	M4            0        0        2        0        0        0        0        2
#	M5            0        0        1        0        0        0        0        1
#	Totals      207       98      136       26        2       39        5      513
#2322 out of 29371 instances need to be verified(marked ipoed).
#66.4% of the total area is being checked for drcs
#66.4% of the total area was checked
#    number of violations = 1860
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1          609       82      681      198       39        0        4     1613
#	M2           96       84       57        0        1        5        0      243
#	M3            0        0        0        0        0        0        1        1
#	M4            0        0        2        0        0        0        0        2
#	M5            0        0        1        0        0        0        0        1
#	Totals      705      166      741      198       40        5        5     1860
#cpu time = 00:01:41, elapsed time = 00:01:41, memory = 1420.11 (MB), peak = 1516.45 (MB)
#start 1st optimization iteration ...
#    number of violations = 147
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1           30       10       39        2        0       81
#	M2            7        3       42        4        6       62
#	M3            0        0        4        0        0        4
#	Totals       37       13       85        6        6      147
#    number of process antenna violations = 4
#cpu time = 00:00:29, elapsed time = 00:00:29, memory = 1409.70 (MB), peak = 1516.45 (MB)
#start 2nd optimization iteration ...
#    number of violations = 80
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   Totals
#	M1           30        3       39        2       74
#	M2            4        0        2        0        6
#	Totals       34        3       41        2       80
#    number of process antenna violations = 4
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1399.37 (MB), peak = 1516.45 (MB)
#start 3rd optimization iteration ...
#    number of violations = 13
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop      Mar   Totals
#	M1            2        1        0        0        0        3
#	M2            0        0        8        0        1        9
#	M3            0        0        0        1        0        1
#	Totals        2        1        8        1        1       13
#    number of process antenna violations = 4
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1392.68 (MB), peak = 1516.45 (MB)
#start 4th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 4
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1395.92 (MB), peak = 1516.45 (MB)
#start 5th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1381.11 (MB), peak = 1516.45 (MB)
#start 6th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1367.71 (MB), peak = 1516.45 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 312
#Total wire length = 568346 um.
#Total half perimeter of net bounding box = 499344 um.
#Total wire length on LAYER M1 = 3983 um.
#Total wire length on LAYER M2 = 153082 um.
#Total wire length on LAYER M3 = 195807 um.
#Total wire length on LAYER M4 = 147983 um.
#Total wire length on LAYER M5 = 33915 um.
#Total wire length on LAYER M6 = 5424 um.
#Total wire length on LAYER M7 = 10357 um.
#Total wire length on LAYER M8 = 17797 um.
#Total number of vias = 210024
#Total number of multi-cut vias = 126354 ( 60.2%)
#Total number of single cut vias = 83670 ( 39.8%)
#Up-Via Summary (total 210024):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68689 ( 66.9%)     33940 ( 33.1%)     102629
#  Metal 2       10802 ( 13.7%)     68030 ( 86.3%)      78832
#  Metal 3        3381 ( 15.8%)     18082 ( 84.2%)      21463
#  Metal 4         457 ( 11.4%)      3559 ( 88.6%)       4016
#  Metal 5          61 (  4.6%)      1256 ( 95.4%)       1317
#  Metal 6         156 ( 15.6%)       841 ( 84.4%)        997
#  Metal 7         124 ( 16.1%)       646 ( 83.9%)        770
#-----------------------------------------------------------
#                83670 ( 39.8%)    126354 ( 60.2%)     210024 
#
#Total number of DRC violations = 0
#Cpu time = 00:02:19
#Elapsed time = 00:02:19
#Increased memory = -40.68 (MB)
#Total memory = 1365.98 (MB)
#Peak memory = 1516.45 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1367.71 (MB), peak = 1516.45 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 312
#Total wire length = 568346 um.
#Total half perimeter of net bounding box = 499344 um.
#Total wire length on LAYER M1 = 3983 um.
#Total wire length on LAYER M2 = 153082 um.
#Total wire length on LAYER M3 = 195807 um.
#Total wire length on LAYER M4 = 147983 um.
#Total wire length on LAYER M5 = 33915 um.
#Total wire length on LAYER M6 = 5424 um.
#Total wire length on LAYER M7 = 10357 um.
#Total wire length on LAYER M8 = 17797 um.
#Total number of vias = 210024
#Total number of multi-cut vias = 126354 ( 60.2%)
#Total number of single cut vias = 83670 ( 39.8%)
#Up-Via Summary (total 210024):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68689 ( 66.9%)     33940 ( 33.1%)     102629
#  Metal 2       10802 ( 13.7%)     68030 ( 86.3%)      78832
#  Metal 3        3381 ( 15.8%)     18082 ( 84.2%)      21463
#  Metal 4         457 ( 11.4%)      3559 ( 88.6%)       4016
#  Metal 5          61 (  4.6%)      1256 ( 95.4%)       1317
#  Metal 6         156 ( 15.6%)       841 ( 84.4%)        997
#  Metal 7         124 ( 16.1%)       646 ( 83.9%)        770
#-----------------------------------------------------------
#                83670 ( 39.8%)    126354 ( 60.2%)     210024 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat Mar 22 13:21:24 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1367.71 (MB), peak = 1516.45 (MB)
#
#Start Post Route Wire Spread.
#Done with 1831 horizontal wires in 3 hboxes and 2218 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 312
#Total wire length = 569692 um.
#Total half perimeter of net bounding box = 499344 um.
#Total wire length on LAYER M1 = 3983 um.
#Total wire length on LAYER M2 = 153336 um.
#Total wire length on LAYER M3 = 196373 um.
#Total wire length on LAYER M4 = 148439 um.
#Total wire length on LAYER M5 = 33946 um.
#Total wire length on LAYER M6 = 5434 um.
#Total wire length on LAYER M7 = 10368 um.
#Total wire length on LAYER M8 = 17813 um.
#Total number of vias = 210024
#Total number of multi-cut vias = 126354 ( 60.2%)
#Total number of single cut vias = 83670 ( 39.8%)
#Up-Via Summary (total 210024):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68689 ( 66.9%)     33940 ( 33.1%)     102629
#  Metal 2       10802 ( 13.7%)     68030 ( 86.3%)      78832
#  Metal 3        3381 ( 15.8%)     18082 ( 84.2%)      21463
#  Metal 4         457 ( 11.4%)      3559 ( 88.6%)       4016
#  Metal 5          61 (  4.6%)      1256 ( 95.4%)       1317
#  Metal 6         156 ( 15.6%)       841 ( 84.4%)        997
#  Metal 7         124 ( 16.1%)       646 ( 83.9%)        770
#-----------------------------------------------------------
#                83670 ( 39.8%)    126354 ( 60.2%)     210024 
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1403.89 (MB), peak = 1516.45 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 312
#Total wire length = 569692 um.
#Total half perimeter of net bounding box = 499344 um.
#Total wire length on LAYER M1 = 3983 um.
#Total wire length on LAYER M2 = 153336 um.
#Total wire length on LAYER M3 = 196373 um.
#Total wire length on LAYER M4 = 148439 um.
#Total wire length on LAYER M5 = 33946 um.
#Total wire length on LAYER M6 = 5434 um.
#Total wire length on LAYER M7 = 10368 um.
#Total wire length on LAYER M8 = 17813 um.
#Total number of vias = 210024
#Total number of multi-cut vias = 126354 ( 60.2%)
#Total number of single cut vias = 83670 ( 39.8%)
#Up-Via Summary (total 210024):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68689 ( 66.9%)     33940 ( 33.1%)     102629
#  Metal 2       10802 ( 13.7%)     68030 ( 86.3%)      78832
#  Metal 3        3381 ( 15.8%)     18082 ( 84.2%)      21463
#  Metal 4         457 ( 11.4%)      3559 ( 88.6%)       4016
#  Metal 5          61 (  4.6%)      1256 ( 95.4%)       1317
#  Metal 6         156 ( 15.6%)       841 ( 84.4%)        997
#  Metal 7         124 ( 16.1%)       646 ( 83.9%)        770
#-----------------------------------------------------------
#                83670 ( 39.8%)    126354 ( 60.2%)     210024 
#
#
#Start Post Route via swapping..
#87.92% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1368.20 (MB), peak = 1516.45 (MB)
#    number of violations = 0
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 1368.36 (MB), peak = 1516.45 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 312
#Total wire length = 569692 um.
#Total half perimeter of net bounding box = 499344 um.
#Total wire length on LAYER M1 = 3983 um.
#Total wire length on LAYER M2 = 153336 um.
#Total wire length on LAYER M3 = 196373 um.
#Total wire length on LAYER M4 = 148439 um.
#Total wire length on LAYER M5 = 33946 um.
#Total wire length on LAYER M6 = 5434 um.
#Total wire length on LAYER M7 = 10368 um.
#Total wire length on LAYER M8 = 17813 um.
#Total number of vias = 210024
#Total number of multi-cut vias = 143887 ( 68.5%)
#Total number of single cut vias = 66137 ( 31.5%)
#Up-Via Summary (total 210024):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       64808 ( 63.1%)     37821 ( 36.9%)     102629
#  Metal 2        1104 (  1.4%)     77728 ( 98.6%)      78832
#  Metal 3         166 (  0.8%)     21297 ( 99.2%)      21463
#  Metal 4          17 (  0.4%)      3999 ( 99.6%)       4016
#  Metal 5           2 (  0.2%)      1315 ( 99.8%)       1317
#  Metal 6          24 (  2.4%)       973 ( 97.6%)        997
#  Metal 7          16 (  2.1%)       754 ( 97.9%)        770
#-----------------------------------------------------------
#                66137 ( 31.5%)    143887 ( 68.5%)     210024 
#
#detailRoute Statistics:
#Cpu time = 00:02:49
#Elapsed time = 00:02:49
#Increased memory = -40.04 (MB)
#Total memory = 1366.62 (MB)
#Peak memory = 1516.45 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 31322 NETS and 0 SPECIALNETS signatures
#Created 29372 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1367.14 (MB), peak = 1516.45 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1367.31 (MB), peak = 1516.45 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:03:01
#Elapsed time = 00:03:01
#Increased memory = -71.96 (MB)
#Total memory = 1318.36 (MB)
#Peak memory = 1516.45 (MB)
#Number of warnings = 64
#Total number of warnings = 157
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar 22 13:21:52 2025
#
**optDesign ... cpu = 0:06:25, real = 0:06:25, mem = 1600.6M, totSessionCpu=1:14:51 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=29371 and nets=31322 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_23247_ieng6-ece-18.ucsd.edu_trhussain_LNT0th/core_23247_4UTBkp.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1600.6M)
Extracted 10.0004% (CPU Time= 0:00:01.0  MEM= 1648.2M)
Extracted 20.0005% (CPU Time= 0:00:01.1  MEM= 1648.2M)
Extracted 30.0005% (CPU Time= 0:00:01.4  MEM= 1648.2M)
Extracted 40.0006% (CPU Time= 0:00:01.6  MEM= 1648.2M)
Extracted 50.0007% (CPU Time= 0:00:01.8  MEM= 1648.2M)
Extracted 60.0004% (CPU Time= 0:00:02.0  MEM= 1648.2M)
Extracted 70.0005% (CPU Time= 0:00:02.4  MEM= 1652.2M)
Extracted 80.0005% (CPU Time= 0:00:02.8  MEM= 1652.2M)
Extracted 90.0006% (CPU Time= 0:00:03.3  MEM= 1652.2M)
Extracted 100% (CPU Time= 0:00:04.5  MEM= 1652.2M)
Number of Extracted Resistors     : 541417
Number of Extracted Ground Cap.   : 536366
Number of Extracted Coupling Cap. : 884940
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1632.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.4  Real Time: 0:00:06.0  MEM: 1636.215M)
**optDesign ... cpu = 0:06:31, real = 0:06:31, mem = 1600.6M, totSessionCpu=1:14:57 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 31322,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1693.97 CPU=0:00:07.6 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_23247_ieng6-ece-18.ucsd.edu_trhussain_LNT0th/.AAE_SW1B4R/.AAE_23247/waveform.data...
*** CDM Built up (cpu=0:00:09.9  real=0:00:09.0  mem= 1694.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 31322,  5.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1670.02 CPU=0:00:01.8 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:01.9  real=0:00:02.0  mem= 1670.0M) ***
*** Done Building Timing Graph (cpu=0:00:15.3 real=0:00:16.0 totSessionCpu=1:15:12 mem=1670.0M)
**optDesign ... cpu = 0:06:47, real = 0:06:47, mem = 1603.2M, totSessionCpu=1:15:12 **
*** Timing NOT met, worst failing slack is -0.368
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 293 clock nets excluded from IPO operation.
*info: 293 clock nets excluded
*info: 2 special nets excluded.
*info: 109 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.368 TNS Slack -133.562 Density 89.32
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.166|   -0.368|-101.191| -133.562|    89.32%|   0:00:00.0| 1843.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_15_/D   |
|  -0.166|   -0.368|-101.191| -133.562|    89.32%|   0:00:01.0| 1843.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_37_/E                                         |
|  -0.166|   -0.368|-101.191| -133.562|    89.32%|   0:00:00.0| 1843.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_15_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.3 real=0:00:01.0 mem=1843.6M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:01.7 real=0:00:02.0 mem=1843.6M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 293 constrained nets 
Layer 7 has 257 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:02.2 real=0:00:03.0 mem=1843.6M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:06:53, real = 0:06:53, mem = 1692.6M, totSessionCpu=1:15:19 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=1692.61M, totSessionCpu=1:15:19 .
**optDesign ... cpu = 0:06:54, real = 0:06:54, mem = 1692.6M, totSessionCpu=1:15:19 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:06:55, real = 0:06:55, mem = 1692.6M, totSessionCpu=1:15:21 **
** Profile ** Start :  cpu=0:00:00.0, mem=1749.8M
** Profile ** Other data :  cpu=0:00:00.1, mem=1749.9M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 31322,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:06.8 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_23247_ieng6-ece-18.ucsd.edu_trhussain_LNT0th/.AAE_SW1B4R/.AAE_23247/waveform.data...
*** CDM Built up (cpu=0:00:07.8  real=0:00:08.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 31322,  1.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.5 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:11.3 real=0:00:11.0 totSessionCpu=0:00:50.6 mem=0.0M)
** Profile ** Overall slacks :  cpu=-1:0-4:0-9.-7, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.3, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:12.4, mem=1749.9M
** Profile ** Total reports :  cpu=0:00:01.0, mem=1694.6M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1694.6M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.368  | -0.166  | -0.368  |
|           TNS (ns):|-133.565 |-101.193 | -32.371 |
|    Violating Paths:|  1587   |  1427   |   160   |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.026  | -0.008  | -0.026  |
|           TNS (ns):| -0.556  | -0.042  | -0.514  |
|    Violating Paths:|   78    |   11    |   67    |
|          All Paths:|  7014   |  6510   |  3448   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.320%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1694.6M
**optDesign ... cpu = 0:07:09, real = 0:07:10, mem = 1692.6M, totSessionCpu=1:15:35 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1643.3M, totSessionCpu=1:15:38 **
#Created 847 library cell signatures
#Created 31322 NETS and 0 SPECIALNETS signatures
#Created 29372 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1388.10 (MB), peak = 1516.45 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1388.10 (MB), peak = 1516.45 (MB)
Begin checking placement ... (start mem=1643.3M, init mem=1643.3M)
*info: Placed = 29371          (Fixed = 68)
*info: Unplaced = 0           
Placement Density:89.32%(130339/145924)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.1; mem=1643.3M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 29371

Instance distribution across the VT partitions:

 LVT : inst = 12717 (43.3%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 12717 (43.3%)

 HVT : inst = 16654 (56.7%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 16654 (56.7%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=29371 and nets=31322 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_23247_ieng6-ece-18.ucsd.edu_trhussain_LNT0th/core_23247_4UTBkp.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1633.3M)
Extracted 10.0004% (CPU Time= 0:00:01.0  MEM= 1681.0M)
Extracted 20.0005% (CPU Time= 0:00:01.2  MEM= 1681.0M)
Extracted 30.0005% (CPU Time= 0:00:01.5  MEM= 1681.0M)
Extracted 40.0006% (CPU Time= 0:00:01.7  MEM= 1681.0M)
Extracted 50.0007% (CPU Time= 0:00:02.0  MEM= 1681.0M)
Extracted 60.0004% (CPU Time= 0:00:02.2  MEM= 1681.0M)
Extracted 70.0005% (CPU Time= 0:00:02.6  MEM= 1685.0M)
Extracted 80.0005% (CPU Time= 0:00:03.0  MEM= 1685.0M)
Extracted 90.0006% (CPU Time= 0:00:03.5  MEM= 1685.0M)
Extracted 100% (CPU Time= 0:00:04.7  MEM= 1685.0M)
Number of Extracted Resistors     : 541417
Number of Extracted Ground Cap.   : 536366
Number of Extracted Coupling Cap. : 884940
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1665.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.7  Real Time: 0:00:06.0  MEM: 1668.969M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 31322,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1727.68 CPU=0:00:07.3 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_23247_ieng6-ece-18.ucsd.edu_trhussain_LNT0th/.AAE_SW1B4R/.AAE_23247/waveform.data...
*** CDM Built up (cpu=0:00:08.3  real=0:00:09.0  mem= 1727.7M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 31322,  5.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1703.73 CPU=0:00:02.0 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.1  real=0:00:02.0  mem= 1703.7M) ***
*** Done Building Timing Graph (cpu=0:00:13.1 real=0:00:13.0 totSessionCpu=1:16:01 mem=1703.7M)
** Profile ** Start :  cpu=0:00:00.0, mem=1703.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=1703.7M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1703.7M
** Profile ** DRVs :  cpu=0:00:01.0, mem=1703.7M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.368  | -0.166  | -0.368  |
|           TNS (ns):|-133.565 |-101.193 | -32.371 |
|    Violating Paths:|  1587   |  1427   |   160   |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.320%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1703.7M
**optDesign ... cpu = 0:00:24, real = 0:00:24, mem = 1598.8M, totSessionCpu=1:16:02 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
**INFO: Start fixing DRV (Mem = 1665.59M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 293 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.37 |          0|          0|          0|  89.32  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.37 |          0|          0|          0|  89.32  |   0:00:00.0|    1888.2M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 293 constrained nets 
Layer 7 has 257 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.4 real=0:00:01.0 mem=1888.2M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:31, real = 0:00:31, mem = 1763.6M, totSessionCpu=1:16:09 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1763.65M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1763.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1763.6M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1773.7M
** Profile ** DRVs :  cpu=0:00:01.1, mem=1773.7M

------------------------------------------------------------
     SI Timing Summary (cpu=0.09min real=0.10min mem=1763.6M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.368  | -0.166  | -0.368  |
|           TNS (ns):|-133.565 |-101.193 | -32.371 |
|    Violating Paths:|  1587   |  1427   |   160   |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.320%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1773.7M
**optDesign ... cpu = 0:00:33, real = 0:00:32, mem = 1763.6M, totSessionCpu=1:16:11 **
** Profile ** Start :  cpu=0:00:00.0, mem=1754.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=1754.1M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1754.1M
** Profile ** DRVs :  cpu=0:00:01.0, mem=1754.1M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.368  | -0.166  | -0.368  |
|           TNS (ns):|-133.565 |-101.193 | -32.371 |
|    Violating Paths:|  1587   |  1427   |   160   |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.320%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1754.1M
**optDesign ... cpu = 0:00:35, real = 0:00:34, mem = 1696.9M, totSessionCpu=1:16:13 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sat Mar 22 13:23:15 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#No placement changes detected since last routing
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 31320 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#930/31212 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1415.10 (MB), peak = 1516.45 (MB)
#Merging special wires...
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -0.19 (MB)
#Total memory = 1415.10 (MB)
#Peak memory = 1516.45 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1416.86 (MB), peak = 1516.45 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1416.88 (MB), peak = 1516.45 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 312
#Total wire length = 569692 um.
#Total half perimeter of net bounding box = 499344 um.
#Total wire length on LAYER M1 = 3983 um.
#Total wire length on LAYER M2 = 153336 um.
#Total wire length on LAYER M3 = 196373 um.
#Total wire length on LAYER M4 = 148439 um.
#Total wire length on LAYER M5 = 33946 um.
#Total wire length on LAYER M6 = 5434 um.
#Total wire length on LAYER M7 = 10368 um.
#Total wire length on LAYER M8 = 17813 um.
#Total number of vias = 210024
#Total number of multi-cut vias = 143887 ( 68.5%)
#Total number of single cut vias = 66137 ( 31.5%)
#Up-Via Summary (total 210024):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       64808 ( 63.1%)     37821 ( 36.9%)     102629
#  Metal 2        1104 (  1.4%)     77728 ( 98.6%)      78832
#  Metal 3         166 (  0.8%)     21297 ( 99.2%)      21463
#  Metal 4          17 (  0.4%)      3999 ( 99.6%)       4016
#  Metal 5           2 (  0.2%)      1315 ( 99.8%)       1317
#  Metal 6          24 (  2.4%)       973 ( 97.6%)        997
#  Metal 7          16 (  2.1%)       754 ( 97.9%)        770
#-----------------------------------------------------------
#                66137 ( 31.5%)    143887 ( 68.5%)     210024 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 0.04 (MB)
#Total memory = 1415.14 (MB)
#Peak memory = 1516.45 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1416.88 (MB), peak = 1516.45 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 312
#Total wire length = 569692 um.
#Total half perimeter of net bounding box = 499344 um.
#Total wire length on LAYER M1 = 3983 um.
#Total wire length on LAYER M2 = 153336 um.
#Total wire length on LAYER M3 = 196373 um.
#Total wire length on LAYER M4 = 148439 um.
#Total wire length on LAYER M5 = 33946 um.
#Total wire length on LAYER M6 = 5434 um.
#Total wire length on LAYER M7 = 10368 um.
#Total wire length on LAYER M8 = 17813 um.
#Total number of vias = 210024
#Total number of multi-cut vias = 143887 ( 68.5%)
#Total number of single cut vias = 66137 ( 31.5%)
#Up-Via Summary (total 210024):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       64808 ( 63.1%)     37821 ( 36.9%)     102629
#  Metal 2        1104 (  1.4%)     77728 ( 98.6%)      78832
#  Metal 3         166 (  0.8%)     21297 ( 99.2%)      21463
#  Metal 4          17 (  0.4%)      3999 ( 99.6%)       4016
#  Metal 5           2 (  0.2%)      1315 ( 99.8%)       1317
#  Metal 6          24 (  2.4%)       973 ( 97.6%)        997
#  Metal 7          16 (  2.1%)       754 ( 97.9%)        770
#-----------------------------------------------------------
#                66137 ( 31.5%)    143887 ( 68.5%)     210024 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#0.00% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1418.93 (MB), peak = 1516.45 (MB)
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1419.05 (MB), peak = 1516.45 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 312
#Total wire length = 569692 um.
#Total half perimeter of net bounding box = 499344 um.
#Total wire length on LAYER M1 = 3983 um.
#Total wire length on LAYER M2 = 153336 um.
#Total wire length on LAYER M3 = 196373 um.
#Total wire length on LAYER M4 = 148439 um.
#Total wire length on LAYER M5 = 33946 um.
#Total wire length on LAYER M6 = 5434 um.
#Total wire length on LAYER M7 = 10368 um.
#Total wire length on LAYER M8 = 17813 um.
#Total number of vias = 210024
#Total number of multi-cut vias = 143887 ( 68.5%)
#Total number of single cut vias = 66137 ( 31.5%)
#Up-Via Summary (total 210024):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       64808 ( 63.1%)     37821 ( 36.9%)     102629
#  Metal 2        1104 (  1.4%)     77728 ( 98.6%)      78832
#  Metal 3         166 (  0.8%)     21297 ( 99.2%)      21463
#  Metal 4          17 (  0.4%)      3999 ( 99.6%)       4016
#  Metal 5           2 (  0.2%)      1315 ( 99.8%)       1317
#  Metal 6          24 (  2.4%)       973 ( 97.6%)        997
#  Metal 7          16 (  2.1%)       754 ( 97.9%)        770
#-----------------------------------------------------------
#                66137 ( 31.5%)    143887 ( 68.5%)     210024 
#
#detailRoute Statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 2.22 (MB)
#Total memory = 1417.32 (MB)
#Peak memory = 1516.45 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 31322 NETS and 0 SPECIALNETS signatures
#Created 29372 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1422.52 (MB), peak = 1516.45 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1422.71 (MB), peak = 1516.45 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:10
#Increased memory = -48.45 (MB)
#Total memory = 1405.03 (MB)
#Peak memory = 1516.45 (MB)
#Number of warnings = 1
#Total number of warnings = 158
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar 22 13:23:26 2025
#
**optDesign ... cpu = 0:00:45, real = 0:00:45, mem = 1696.6M, totSessionCpu=1:16:24 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=29371 and nets=31322 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_23247_ieng6-ece-18.ucsd.edu_trhussain_LNT0th/core_23247_4UTBkp.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1696.6M)
Extracted 10.0004% (CPU Time= 0:00:01.0  MEM= 1736.3M)
Extracted 20.0005% (CPU Time= 0:00:01.2  MEM= 1736.3M)
Extracted 30.0005% (CPU Time= 0:00:01.5  MEM= 1736.3M)
Extracted 40.0006% (CPU Time= 0:00:01.7  MEM= 1736.3M)
Extracted 50.0007% (CPU Time= 0:00:01.9  MEM= 1736.3M)
Extracted 60.0004% (CPU Time= 0:00:02.2  MEM= 1736.3M)
Extracted 70.0005% (CPU Time= 0:00:02.5  MEM= 1740.3M)
Extracted 80.0005% (CPU Time= 0:00:03.0  MEM= 1740.3M)
Extracted 90.0006% (CPU Time= 0:00:03.5  MEM= 1740.3M)
Extracted 100% (CPU Time= 0:00:04.7  MEM= 1740.3M)
Number of Extracted Resistors     : 541417
Number of Extracted Ground Cap.   : 536366
Number of Extracted Coupling Cap. : 884940
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1728.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.9  Real Time: 0:00:06.0  MEM: 1732.258M)
**optDesign ... cpu = 0:00:53, real = 0:00:52, mem = 1661.1M, totSessionCpu=1:16:31 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 31322,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1746.96 CPU=0:00:07.6 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_23247_ieng6-ece-18.ucsd.edu_trhussain_LNT0th/.AAE_SW1B4R/.AAE_23247/waveform.data...
*** CDM Built up (cpu=0:00:09.8  real=0:00:10.0  mem= 1747.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 31322,  5.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1723.01 CPU=0:00:01.8 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:01.9  real=0:00:02.0  mem= 1723.0M) ***
*** Done Building Timing Graph (cpu=0:00:15.2 real=0:00:15.0 totSessionCpu=1:16:46 mem=1723.0M)
**optDesign ... cpu = 0:01:08, real = 0:01:07, mem = 1665.8M, totSessionCpu=1:16:46 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:09, real = 0:01:08, mem = 1665.8M, totSessionCpu=1:16:47 **
** Profile ** Start :  cpu=0:00:00.0, mem=1723.0M
** Profile ** Other data :  cpu=0:00:00.1, mem=1723.0M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1723.0M
** Profile ** Total reports :  cpu=0:00:01.5, mem=1667.8M
** Profile ** DRVs :  cpu=0:00:01.0, mem=1667.8M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.368  | -0.166  | -0.368  |
|           TNS (ns):|-133.565 |-101.193 | -32.371 |
|    Violating Paths:|  1587   |  1427   |   160   |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.320%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1667.8M
**optDesign ... cpu = 0:01:12, real = 0:01:11, mem = 1665.8M, totSessionCpu=1:16:50 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -inc
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1629.8M, totSessionCpu=1:16:54 **
**INFO: DRVs not fixed with -incr option
#Created 847 library cell signatures
#Created 31322 NETS and 0 SPECIALNETS signatures
#Created 29372 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1393.69 (MB), peak = 1516.45 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1393.71 (MB), peak = 1516.45 (MB)
Begin checking placement ... (start mem=1629.8M, init mem=1629.8M)
*info: Placed = 29371          (Fixed = 68)
*info: Unplaced = 0           
Placement Density:89.32%(130339/145924)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.1; mem=1629.8M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 29371

Instance distribution across the VT partitions:

 LVT : inst = 12717 (43.3%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 12717 (43.3%)

 HVT : inst = 16654 (56.7%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 16654 (56.7%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=29371 and nets=31322 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_23247_ieng6-ece-18.ucsd.edu_trhussain_LNT0th/core_23247_4UTBkp.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1618.7M)
Extracted 10.0004% (CPU Time= 0:00:01.0  MEM= 1682.4M)
Extracted 20.0005% (CPU Time= 0:00:01.2  MEM= 1682.4M)
Extracted 30.0005% (CPU Time= 0:00:01.4  MEM= 1682.4M)
Extracted 40.0006% (CPU Time= 0:00:01.6  MEM= 1682.4M)
Extracted 50.0007% (CPU Time= 0:00:01.8  MEM= 1682.4M)
Extracted 60.0004% (CPU Time= 0:00:02.1  MEM= 1682.4M)
Extracted 70.0005% (CPU Time= 0:00:02.4  MEM= 1686.4M)
Extracted 80.0005% (CPU Time= 0:00:02.8  MEM= 1686.4M)
Extracted 90.0006% (CPU Time= 0:00:03.3  MEM= 1686.4M)
Extracted 100% (CPU Time= 0:00:04.5  MEM= 1686.4M)
Number of Extracted Resistors     : 541417
Number of Extracted Ground Cap.   : 536366
Number of Extracted Coupling Cap. : 884940
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1666.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.4  Real Time: 0:00:06.0  MEM: 1670.391M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 31322,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1729.11 CPU=0:00:07.3 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_23247_ieng6-ece-18.ucsd.edu_trhussain_LNT0th/.AAE_SW1B4R/.AAE_23247/waveform.data...
*** CDM Built up (cpu=0:00:08.2  real=0:00:08.0  mem= 1729.1M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 31322,  5.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1705.15 CPU=0:00:01.8 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:01.9  real=0:00:02.0  mem= 1705.1M) ***
*** Done Building Timing Graph (cpu=0:00:13.0 real=0:00:12.0 totSessionCpu=1:17:16 mem=1705.1M)
** Profile ** Start :  cpu=0:00:00.0, mem=1705.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=1705.1M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1705.1M
** Profile ** DRVs :  cpu=0:00:01.0, mem=1705.1M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.368  | -0.166  | -0.368  |
|           TNS (ns):|-133.565 |-101.193 | -32.371 |
|    Violating Paths:|  1587   |  1427   |   160   |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.320%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1705.1M
**optDesign ... cpu = 0:00:24, real = 0:00:23, mem = 1596.2M, totSessionCpu=1:17:17 **
Setting latch borrow mode to budget during optimization.
*** Timing NOT met, worst failing slack is -0.368
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in WNS mode
Info: 293 clock nets excluded from IPO operation.
*info: 293 clock nets excluded
*info: 2 special nets excluded.
*info: 109 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.368 TNS Slack -133.562 Density 89.32
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.166|   -0.368|-101.191| -133.562|    89.32%|   0:00:00.0| 1841.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_15_/D   |
|  -0.141|   -0.368|-102.153| -134.524|    89.35%|   0:00:08.0| 1816.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_13_/D   |
|  -0.138|   -0.368|-102.837| -135.208|    89.38%|   0:00:00.0| 1816.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_19_/D   |
|  -0.138|   -0.368|-102.996| -135.367|    89.37%|   0:00:02.0| 1816.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_15_/D   |
|  -0.137|   -0.368|-103.240| -135.611|    89.41%|   0:00:01.0| 1816.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_13_/D   |
|  -0.137|   -0.368|-104.245| -136.617|    89.43%|   0:00:02.0| 1816.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_27_/E                                           |
|  -0.137|   -0.368|-103.688| -136.060|    89.43%|   0:00:00.0| 1816.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_27_/E                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 5 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.135|   -0.368|-103.215| -135.586|    89.44%|   0:00:09.0| 1846.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
|  -0.135|   -0.368|-103.111| -135.482|    89.46%|   0:00:00.0| 1846.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 6 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.133|   -0.368|-111.530| -144.588|    89.57%|   0:00:17.0| 1848.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_19_/D   |
|  -0.132|   -0.368|-111.462| -144.520|    89.57%|   0:00:00.0| 1848.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_40_/E                                           |
|  -0.132|   -0.368|-111.356| -144.414|    89.57%|   0:00:01.0| 1848.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_40_/E                                           |
|  -0.132|   -0.368|-111.279| -144.336|    89.65%|   0:00:05.0| 1848.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_40_/E                                           |
|  -0.132|   -0.368|-111.323| -144.380|    89.71%|   0:00:02.0| 1848.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_40_/E                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:47.1 real=0:00:47.0 mem=1848.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:47.1 real=0:00:47.0 mem=1848.6M) ***
** GigaOpt Optimizer WNS Slack -0.368 TNS Slack -144.380 Density 89.71
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 115 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 304 constrained nets 
Layer 7 has 264 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:47.7 real=0:00:47.0 mem=1848.6M) ***
*** Starting refinePlace (1:18:13 mem=1837.5M) ***
Density distribution unevenness ratio = 2.656%
Move report: Detail placement moves 1866 insts, mean move: 0.59 um, max move: 6.00 um
	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U543): (21.00, 298.00) --> (23.40, 294.40)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1837.5MB
Summary Report:
Instances move: 1866 (out of 29408 movable)
Mean displacement: 0.59 um
Max displacement: 6.00 um (Instance: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U543) (21, 298) -> (23.4, 294.4)
	Length: 7 sites, height: 1 rows, site name: core, cell type: OAI22D1
Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 1837.5MB
*** Finished refinePlace (1:18:14 mem=1837.5M) ***
Density distribution unevenness ratio = 2.634%
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in TNS mode
Info: 304 clock nets excluded from IPO operation.
*info: 304 clock nets excluded
*info: 2 special nets excluded.
*info: 111 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.368 TNS Slack -144.389 Density 89.73
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.132|   -0.368|-111.331| -144.389|    89.73%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_40_/E                                           |
|  -0.132|   -0.368|-110.307| -143.365|    89.72%|   0:00:04.0| 1856.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_40_/E                                           |
|  -0.132|   -0.368|-110.299| -143.356|    89.73%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_40_/E                                           |
|  -0.132|   -0.368|-109.994| -143.051|    89.72%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_15_/D   |
|  -0.132|   -0.368|-110.069| -143.127|    89.72%|   0:00:02.0| 1856.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_15_/D   |
|  -0.132|   -0.368|-110.049| -143.107|    89.71%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_20_/E                                           |
|  -0.132|   -0.368|-109.998| -143.055|    89.71%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_20_/E                                           |
|  -0.132|   -0.368|-110.494| -143.552|    89.70%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_49_/E                                           |
|  -0.132|   -0.368|-110.482| -143.540|    89.70%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_49_/E                                           |
|  -0.132|   -0.368|-110.194| -143.252|    89.70%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_62_/E                                           |
|  -0.132|   -0.368|-110.166| -143.224|    89.70%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_62_/E                                           |
|  -0.132|   -0.368|-110.060| -143.118|    89.69%|   0:00:01.0| 1856.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_15_/E                                           |
|  -0.132|   -0.368|-110.048| -143.105|    89.69%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_15_/E                                           |
|  -0.132|   -0.368|-110.046| -143.103|    89.69%|   0:00:00.0| 1856.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_1_/E                                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 24 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.132|   -0.440|-101.414| -135.072|    89.69%|   0:00:13.0| 1897.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_9_/D                                            |
|  -0.132|   -0.440|-101.238| -134.897|    89.68%|   0:00:01.0| 1897.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_34_/E                                         |
|  -0.132|   -0.440|-101.054| -134.713|    89.67%|   0:00:00.0| 1897.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_34_/E                                         |
|  -0.132|   -0.440|-100.928| -134.587|    89.67%|   0:00:01.0| 1897.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_12_/E                                         |
|  -0.132|   -0.440|-100.752| -134.411|    89.67%|   0:00:00.0| 1897.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_12_/E                                         |
|  -0.132|   -0.440|-100.342| -134.001|    89.67%|   0:00:00.0| 1897.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_30_/E                                         |
|  -0.132|   -0.440| -99.890| -133.549|    89.68%|   0:00:00.0| 1897.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_63_/E                                         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.132|   -0.440| -99.674| -133.333|    89.68%|   0:00:06.0| 1949.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_24_/E                                           |
|  -0.132|   -0.440| -99.625| -133.284|    89.68%|   0:00:00.0| 1949.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_24_/E                                           |
|  -0.132|   -0.440| -99.536| -133.195|    89.68%|   0:00:01.0| 1949.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_60_/E                                         |
|  -0.132|   -0.440| -99.527| -133.186|    89.68%|   0:00:00.0| 1949.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_60_/E                                         |
|  -0.132|   -0.440| -99.515| -133.174|    89.68%|   0:00:00.0| 1949.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_33_/E                                         |
|  -0.132|   -0.440| -99.515| -133.174|    89.68%|   0:00:00.0| 1949.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_40_/E                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:34.5 real=0:00:34.0 mem=1949.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:34.6 real=0:00:34.0 mem=1949.4M) ***
** GigaOpt Optimizer WNS Slack -0.440 TNS Slack -133.174 Density 89.68
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 10 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 328 constrained nets 
Layer 7 has 262 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:35.1 real=0:00:36.0 mem=1949.4M) ***
*** Starting refinePlace (1:18:54 mem=1930.3M) ***
Density distribution unevenness ratio = 2.651%
Move report: Detail placement moves 11 insts, mean move: 1.04 um, max move: 5.20 um
	Max move on inst (ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U18): (385.60, 17.20) --> (387.20, 20.80)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1930.3MB
Summary Report:
Instances move: 11 (out of 29432 movable)
Mean displacement: 1.04 um
Max displacement: 5.20 um (Instance: ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U18) (385.6, 17.2) -> (387.2, 20.8)
	Length: 9 sites, height: 1 rows, site name: core, cell type: MUX2D0
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1930.3MB
*** Finished refinePlace (1:18:55 mem=1930.3M) ***
Density distribution unevenness ratio = 2.638%
End: GigaOpt Optimization in TNS mode
Default Rule : ""
Non Default Rules :
Worst Slack : -0.132 ns
Total 0 nets layer assigned (0.6).
GigaOpt: setting up router preferences
        design wns: -0.1319
        slack threshold: 1.2881
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 933 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.440 ns
Total 0 nets layer assigned (0.3).
GigaOpt: setting up router preferences
        design wns: -0.4400
        slack threshold: 0.9800
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 933 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=1886.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1886.6M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1886.6M
** Profile ** DRVs :  cpu=0:00:00.9, mem=1886.6M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.440  | -0.132  | -0.440  |
|           TNS (ns):|-133.177 | -99.518 | -33.659 |
|    Violating Paths:|  1486   |  1326   |   160   |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.749%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1886.6M
**optDesign ... cpu = 0:02:05, real = 0:02:04, mem = 1714.8M, totSessionCpu=1:18:59 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sat Mar 22 13:26:00 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN B1 of INST mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_9042_0 connects to NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHN3477_n1560 at location ( 11.500 255.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHN3477_n1560 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U177 connects to NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHN3437_n1583 at location ( 294.500 308.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHN3437_n1583 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN B1 of INST mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1328 connects to NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHN3427_FE_OFN251_key_q_40_ at location ( 297.300 309.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHN3427_FE_OFN251_key_q_40_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN B of INST mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1373 connects to NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHN3425_n1530 at location ( 12.300 295.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC3425_n1530 connects to NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHN3425_n1530 at location ( 16.700 303.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHN3425_n1530 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1376 connects to NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHN3389_n1583 at location ( 295.300 309.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHN3389_n1583 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC2085_n1558 connects to NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHN3371_n1558 at location ( 16.900 295.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHN3371_n1558 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3304_n1585 connects to NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHN3366_n1585 at location ( 294.900 304.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHN3366_n1585 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3304_n1585 connects to NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHN3304_n1585 at location ( 295.500 304.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHN3304_n1585 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_PHC3270_mem_in_54_ connects to NET FE_PHN3270_mem_in_54_ at location ( 32.700 251.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_PHN3270_mem_in_54_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_PHC3267_mem_in_58_ connects to NET FE_PHN3267_mem_in_58_ at location ( 31.900 251.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_PHN3267_mem_in_58_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_PHC2605_mem_in_60_ connects to NET FE_PHN3156_mem_in_60_ at location ( 17.500 255.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_PHN3156_mem_in_60_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_PHC3144_mem_in_63_ connects to NET FE_PHN3144_mem_in_63_ at location ( 24.100 255.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_PHN3144_mem_in_63_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_PHC2529_mem_in_62_ connects to NET FE_PHN3121_mem_in_62_ at location ( 18.300 252.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_PHN3121_mem_in_62_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_7578_0 connects to NET mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PSN3028_n508 at location ( 114.700 324.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PSN3028_n508 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN B2 of INST mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_6092_0 connects to NET mac_array_instance/col_idx_1__mac_col_inst/FE_PSN3013_key_q_5_ at location ( 31.900 277.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_5366_0 connects to NET mac_array_instance/col_idx_1__mac_col_inst/FE_PSN3013_key_q_5_ at location ( 33.500 277.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_6092_0 connects to NET mac_array_instance/col_idx_1__mac_col_inst/FE_PSN3013_key_q_5_ at location ( 33.100 277.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_5365_0 connects to NET mac_array_instance/col_idx_1__mac_col_inst/FE_PSN3013_key_q_5_ at location ( 35.100 277.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_1920_0 connects to NET mac_array_instance/col_idx_1__mac_col_inst/FE_PSN3013_key_q_5_ at location ( 32.500 268.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/FE_PSN3013_key_q_5_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/FE_PSN3012_key_q_63_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/FE_PSRN_2 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PSN2996_key_q_49_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PSN2995_n802 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PSN2994_n941 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 134 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 2018
#  Number of instances deleted (including moved) = 1889
#  Number of instances resized = 395
#  Number of instances with same cell size swap = 3
#  Number of instances with pin swaps = 24
#  Total number of placement changes (moved instances are counted twice) = 4302
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 31451 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#933/31341 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1403.59 (MB), peak = 1610.62 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 365.945 18.095 ) on M1 for NET CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 390.875 57.700 ) on M1 for NET CTS_145. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 71.075 86.500 ) on M1 for NET CTS_174. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 254.600 169.385 ) on M1 for NET CTS_176. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 261.800 172.985 ) on M1 for NET CTS_176. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 265.000 169.385 ) on M1 for NET CTS_176. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 283.600 162.185 ) on M1 for NET CTS_176. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 277.400 158.585 ) on M1 for NET CTS_176. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 273.720 172.900 ) on M1 for NET CTS_176. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 278.720 172.895 ) on M1 for NET CTS_176. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 272.675 172.900 ) on M1 for NET CTS_176. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 105.980 122.500 ) on M1 for NET FE_OCPN1528_array_out_54_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 262.900 151.315 ) on M1 for NET FE_OCPN1854_array_out_78_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 21.945 255.695 ) on M1 for NET FE_OFN1056_array_out_16_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 19.085 252.100 ) on M1 for NET FE_PHN2529_mem_in_62_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 17.485 255.715 ) on M1 for NET FE_PHN2549_mem_in_60_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 25.885 252.115 ) on M1 for NET FE_PHN2599_mem_in_61_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 17.000 255.800 ) on M1 for NET FE_PHN2605_mem_in_60_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 17.800 255.800 ) on M1 for NET FE_PHN2657_mem_in_60_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 18.515 252.100 ) on M1 for NET FE_PHN3121_mem_in_62_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n593. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1668_0. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_4167_0. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n225. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n524. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#
#Connectivity extraction summary:
#4771 routed nets are extracted.
#    4184 (13.30%) extracted nets are partially routed.
#26535 routed nets are imported.
#35 (0.11%) nets are without wires.
#112 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 31453.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 4184
#
#Start data preparation...
#
#Data preparation is done on Sat Mar 22 13:26:05 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat Mar 22 13:26:07 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1927          80       17956    89.97%
#  Metal 2        V        1928          84       17956     2.80%
#  Metal 3        H        2007           0       17956     0.13%
#  Metal 4        V        1762         250       17956     4.43%
#  Metal 5        H        2007           0       17956     0.00%
#  Metal 6        V        2012           0       17956     0.00%
#  Metal 7        H         502           0       17956     0.00%
#  Metal 8        V         503           0       17956     0.00%
#  --------------------------------------------------------------
#  Total                  12649       2.56%  143648    12.17%
#
#  347 nets (1.10%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1405.05 (MB), peak = 1610.62 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1405.24 (MB), peak = 1610.62 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1435.64 (MB), peak = 1610.62 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1435.83 (MB), peak = 1610.62 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 112 (skipped).
#Total number of routable nets = 31341.
#Total number of nets in the design = 31453.
#
#4219 routable nets have only global wires.
#27122 routable nets have only detail routed wires.
#239 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#496 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 88                151            3980  
#-------------------------------------------------------------------
#        Total                 88                151            3980  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                347                388           30606  
#-------------------------------------------------------------------
#        Total                347                388           30606  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     30(0.17%)      9(0.05%)      1(0.01%)   (0.23%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     30(0.02%)      9(0.01%)      1(0.00%)   (0.03%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.00% H + 0.06% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 347
#Total wire length = 570963 um.
#Total half perimeter of net bounding box = 501868 um.
#Total wire length on LAYER M1 = 3894 um.
#Total wire length on LAYER M2 = 153002 um.
#Total wire length on LAYER M3 = 197688 um.
#Total wire length on LAYER M4 = 148775 um.
#Total wire length on LAYER M5 = 33944 um.
#Total wire length on LAYER M6 = 5429 um.
#Total wire length on LAYER M7 = 10400 um.
#Total wire length on LAYER M8 = 17831 um.
#Total number of vias = 209688
#Total number of multi-cut vias = 141854 ( 67.7%)
#Total number of single cut vias = 67834 ( 32.3%)
#Up-Via Summary (total 209688):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       65219 ( 63.8%)     36966 ( 36.2%)     102185
#  Metal 2        2158 (  2.7%)     76655 ( 97.3%)      78813
#  Metal 3         310 (  1.4%)     21226 ( 98.6%)      21536
#  Metal 4          41 (  1.0%)      3986 ( 99.0%)       4027
#  Metal 5          26 (  2.0%)      1305 ( 98.0%)       1331
#  Metal 6          48 (  4.7%)       963 ( 95.3%)       1011
#  Metal 7          32 (  4.1%)       753 ( 95.9%)        785
#-----------------------------------------------------------
#                67834 ( 32.3%)    141854 ( 67.7%)     209688 
#
#Total number of involved priority nets 79
#Maximum src to sink distance for priority net 133.1
#Average of max src_to_sink distance for priority net 37.5
#Average of ave src_to_sink distance for priority net 26.7
#Max overcon = 3 tracks.
#Total overcon = 0.03%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1435.83 (MB), peak = 1610.62 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1411.86 (MB), peak = 1610.62 (MB)
#Start Track Assignment.
#Done with 632 horizontal wires in 2 hboxes and 444 vertical wires in 2 hboxes.
#Done with 28 horizontal wires in 2 hboxes and 44 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 347
#Total wire length = 571684 um.
#Total half perimeter of net bounding box = 501868 um.
#Total wire length on LAYER M1 = 4270 um.
#Total wire length on LAYER M2 = 153075 um.
#Total wire length on LAYER M3 = 197950 um.
#Total wire length on LAYER M4 = 148777 um.
#Total wire length on LAYER M5 = 33944 um.
#Total wire length on LAYER M6 = 5429 um.
#Total wire length on LAYER M7 = 10405 um.
#Total wire length on LAYER M8 = 17834 um.
#Total number of vias = 209565
#Total number of multi-cut vias = 141854 ( 67.7%)
#Total number of single cut vias = 67711 ( 32.3%)
#Up-Via Summary (total 209565):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       65179 ( 63.8%)     36966 ( 36.2%)     102145
#  Metal 2        2094 (  2.7%)     76655 ( 97.3%)      78749
#  Metal 3         304 (  1.4%)     21226 ( 98.6%)      21530
#  Metal 4          37 (  0.9%)      3986 ( 99.1%)       4023
#  Metal 5          23 (  1.7%)      1305 ( 98.3%)       1328
#  Metal 6          44 (  4.4%)       963 ( 95.6%)       1007
#  Metal 7          30 (  3.8%)       753 ( 96.2%)        783
#-----------------------------------------------------------
#                67711 ( 32.3%)    141854 ( 67.7%)     209565 
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1468.83 (MB), peak = 1610.62 (MB)
#
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = 64.94 (MB)
#Total memory = 1468.83 (MB)
#Peak memory = 1610.62 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 4.3% of the total area was rechecked for DRC, and 50.8% required routing.
#    number of violations = 381
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1          124       31       43       22       21        0        7      248
#	M2           36       31       56        0        2        4        0      129
#	M3            0        0        4        0        0        0        0        4
#	Totals      160       62      103       22       23        4        7      381
#2413 out of 29500 instances need to be verified(marked ipoed).
#38.4% of the total area is being checked for drcs
#38.4% of the total area was checked
#    number of violations = 1153
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1          423       74      332      123       23        0        7      982
#	M2           37       32       90        1        2        5        0      167
#	M3            0        0        4        0        0        0        0        4
#	Totals      460      106      426      124       25        5        7     1153
#cpu time = 00:01:11, elapsed time = 00:01:11, memory = 1488.32 (MB), peak = 1610.62 (MB)
#start 1st optimization iteration ...
#    number of violations = 81
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1           12        4        1        3        1        0       21
#	M2            6        4       37        6        0        6       59
#	M3            0        0        1        0        0        0        1
#	Totals       18        8       39        9        1        6       81
#    number of process antenna violations = 1
#cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1476.50 (MB), peak = 1610.62 (MB)
#start 2nd optimization iteration ...
#    number of violations = 18
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   Totals
#	M1           12        1        1        3        1       18
#	Totals       12        1        1        3        1       18
#    number of process antenna violations = 1
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1467.78 (MB), peak = 1610.62 (MB)
#start 3rd optimization iteration ...
#    number of violations = 5
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp      Mar   Totals
#	M1            0        0        0        0        0
#	M2            1        1        2        1        5
#	Totals        1        1        2        1        5
#    number of process antenna violations = 1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1456.53 (MB), peak = 1610.62 (MB)
#start 4th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1433.59 (MB), peak = 1610.62 (MB)
#start 5th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1433.77 (MB), peak = 1610.62 (MB)
#start 6th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1425.00 (MB), peak = 1610.62 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 347
#Total wire length = 570200 um.
#Total half perimeter of net bounding box = 501868 um.
#Total wire length on LAYER M1 = 3825 um.
#Total wire length on LAYER M2 = 151220 um.
#Total wire length on LAYER M3 = 198428 um.
#Total wire length on LAYER M4 = 149251 um.
#Total wire length on LAYER M5 = 33746 um.
#Total wire length on LAYER M6 = 5426 um.
#Total wire length on LAYER M7 = 10448 um.
#Total wire length on LAYER M8 = 17855 um.
#Total number of vias = 215297
#Total number of multi-cut vias = 127096 ( 59.0%)
#Total number of single cut vias = 88201 ( 41.0%)
#Up-Via Summary (total 215297):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       69624 ( 67.6%)     33440 ( 32.4%)     103064
#  Metal 2       14491 ( 17.5%)     68150 ( 82.5%)      82641
#  Metal 3        3274 ( 14.7%)     19071 ( 85.3%)      22345
#  Metal 4         432 ( 10.7%)      3614 ( 89.3%)       4046
#  Metal 5          35 (  2.6%)      1322 ( 97.4%)       1357
#  Metal 6         196 ( 19.1%)       832 ( 80.9%)       1028
#  Metal 7         149 ( 18.3%)       667 ( 81.7%)        816
#-----------------------------------------------------------
#                88201 ( 41.0%)    127096 ( 59.0%)     215297 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:35
#Elapsed time = 00:01:35
#Increased memory = -45.56 (MB)
#Total memory = 1423.27 (MB)
#Peak memory = 1610.62 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1425.00 (MB), peak = 1610.62 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 347
#Total wire length = 570200 um.
#Total half perimeter of net bounding box = 501868 um.
#Total wire length on LAYER M1 = 3825 um.
#Total wire length on LAYER M2 = 151220 um.
#Total wire length on LAYER M3 = 198428 um.
#Total wire length on LAYER M4 = 149251 um.
#Total wire length on LAYER M5 = 33746 um.
#Total wire length on LAYER M6 = 5426 um.
#Total wire length on LAYER M7 = 10448 um.
#Total wire length on LAYER M8 = 17855 um.
#Total number of vias = 215297
#Total number of multi-cut vias = 127096 ( 59.0%)
#Total number of single cut vias = 88201 ( 41.0%)
#Up-Via Summary (total 215297):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       69624 ( 67.6%)     33440 ( 32.4%)     103064
#  Metal 2       14491 ( 17.5%)     68150 ( 82.5%)      82641
#  Metal 3        3274 ( 14.7%)     19071 ( 85.3%)      22345
#  Metal 4         432 ( 10.7%)      3614 ( 89.3%)       4046
#  Metal 5          35 (  2.6%)      1322 ( 97.4%)       1357
#  Metal 6         196 ( 19.1%)       832 ( 80.9%)       1028
#  Metal 7         149 ( 18.3%)       667 ( 81.7%)        816
#-----------------------------------------------------------
#                88201 ( 41.0%)    127096 ( 59.0%)     215297 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#54.27% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1425.01 (MB), peak = 1610.62 (MB)
#    number of violations = 0
#cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1425.16 (MB), peak = 1610.62 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 347
#Total wire length = 570200 um.
#Total half perimeter of net bounding box = 501868 um.
#Total wire length on LAYER M1 = 3825 um.
#Total wire length on LAYER M2 = 151220 um.
#Total wire length on LAYER M3 = 198428 um.
#Total wire length on LAYER M4 = 149251 um.
#Total wire length on LAYER M5 = 33746 um.
#Total wire length on LAYER M6 = 5426 um.
#Total wire length on LAYER M7 = 10448 um.
#Total wire length on LAYER M8 = 17855 um.
#Total number of vias = 215297
#Total number of multi-cut vias = 148232 ( 68.9%)
#Total number of single cut vias = 67065 ( 31.1%)
#Up-Via Summary (total 215297):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       65107 ( 63.2%)     37957 ( 36.8%)     103064
#  Metal 2        1620 (  2.0%)     81021 ( 98.0%)      82641
#  Metal 3         259 (  1.2%)     22086 ( 98.8%)      22345
#  Metal 4          23 (  0.6%)      4023 ( 99.4%)       4046
#  Metal 5           3 (  0.2%)      1354 ( 99.8%)       1357
#  Metal 6          32 (  3.1%)       996 ( 96.9%)       1028
#  Metal 7          21 (  2.6%)       795 ( 97.4%)        816
#-----------------------------------------------------------
#                67065 ( 31.1%)    148232 ( 68.9%)     215297 
#
#detailRoute Statistics:
#Cpu time = 00:01:54
#Elapsed time = 00:01:54
#Increased memory = -45.40 (MB)
#Total memory = 1423.43 (MB)
#Peak memory = 1610.62 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 31453 NETS and 0 SPECIALNETS signatures
#Created 29501 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1423.95 (MB), peak = 1610.62 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1424.12 (MB), peak = 1610.62 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:02:09
#Elapsed time = 00:02:09
#Increased memory = -83.33 (MB)
#Total memory = 1374.63 (MB)
#Peak memory = 1610.62 (MB)
#Number of warnings = 68
#Total number of warnings = 226
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar 22 13:28:08 2025
#
**optDesign ... cpu = 0:04:14, real = 0:04:12, mem = 1680.4M, totSessionCpu=1:21:07 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=29500 and nets=31453 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_23247_ieng6-ece-18.ucsd.edu_trhussain_LNT0th/core_23247_4UTBkp.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1680.4M)
Extracted 10.0007% (CPU Time= 0:00:01.0  MEM= 1720.1M)
Extracted 20.0006% (CPU Time= 0:00:01.2  MEM= 1720.1M)
Extracted 30.0006% (CPU Time= 0:00:01.4  MEM= 1720.1M)
Extracted 40.0006% (CPU Time= 0:00:01.7  MEM= 1720.1M)
Extracted 50.0005% (CPU Time= 0:00:01.9  MEM= 1720.1M)
Extracted 60.0005% (CPU Time= 0:00:02.1  MEM= 1720.1M)
Extracted 70.0004% (CPU Time= 0:00:02.4  MEM= 1724.1M)
Extracted 80.0004% (CPU Time= 0:00:02.8  MEM= 1724.1M)
Extracted 90.0004% (CPU Time= 0:00:03.3  MEM= 1724.1M)
Extracted 100% (CPU Time= 0:00:04.5  MEM= 1724.1M)
Number of Extracted Resistors     : 542241
Number of Extracted Ground Cap.   : 535130
Number of Extracted Coupling Cap. : 886776
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1712.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.5  Real Time: 0:00:07.0  MEM: 1716.074M)
**optDesign ... cpu = 0:04:20, real = 0:04:19, mem = 1678.4M, totSessionCpu=1:21:14 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**ERROR: (IMPEXT-1029):	Input or Output to a file, a directory or to a file in directory '/tmp/innovus_temp_23247_ieng6-ece-18.ucsd.edu_trhussain_LNT0th/core_23247_4UTBkp.rcdb.d' failed with system error 'No such file or directory'.
**ERROR: (IMPEXT-3165):	Access to parasitic database '/tmp/innovus_temp_23247_ieng6-ece-18.ucsd.edu_trhussain_LNT0th/core_23247_4UTBkp.rcdb.d' failed. Parasitic database seems to be corrupted and must be regenerated.
**ERROR: (IMPEXT-3185):	Call extractRC again.
**ERROR: (IMPEXT-1029):	Input or Output to a file, a directory or to a file in directory '/tmp/innovus_temp_23247_ieng6-ece-18.ucsd.edu_trhussain_LNT0th/core_23247_4UTBkp.rcdb.d' failed with system error 'No such file or directory'.
**ERROR: (IMPEXT-3165):	Access to parasitic database '/tmp/innovus_temp_23247_ieng6-ece-18.ucsd.edu_trhussain_LNT0th/core_23247_4UTBkp.rcdb.d' failed. Parasitic database seems to be corrupted and must be regenerated.
**ERROR: (IMPEXT-3185):	Call extractRC again.
Start delay calculation Using EOS (native with SI)(mem=1707.094M)...
delayCal using detail RC...
**ERROR: (IMPEXT-1029):	Input or Output to a file, a directory or to a file in directory '/tmp/innovus_temp_23247_ieng6-ece-18.ucsd.edu_trhussain_LNT0th/core_23247_4UTBkp.rcdb.d' failed with system error 'No such file or directory'.
**ERROR: (IMPEXT-3165):	Access to parasitic database '/tmp/innovus_temp_23247_ieng6-ece-18.ucsd.edu_trhussain_LNT0th/core_23247_4UTBkp.rcdb.d' failed. Parasitic database seems to be corrupted and must be regenerated.
**ERROR: (IMPEXT-3185):	Call extractRC again.
Save waveform /tmp/innovus_temp_23247_ieng6-ece-18.ucsd.edu_trhussain_LNT0th/.AAE_SW1B4R/.AAE_23247/waveform.data...
*** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 1707.1M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
**ERROR: (IMPEXT-1029):	Input or Output to a file, a directory or to a file in directory '/tmp/innovus_temp_23247_ieng6-ece-18.ucsd.edu_trhussain_LNT0th/core_23247_4UTBkp.rcdb.d' failed with system error 'No such file or directory'.
**ERROR: (IMPEXT-3165):	Access to parasitic database '/tmp/innovus_temp_23247_ieng6-ece-18.ucsd.edu_trhussain_LNT0th/core_23247_4UTBkp.rcdb.d' failed. Parasitic database seems to be corrupted and must be regenerated.
**ERROR: (IMPEXT-3185):	Call extractRC again.
Start delay calculation Using EOS (native with SI)(mem=1715.129M)...
delayCal using detail RC...
**ERROR: (IMPEXT-1029):	Input or Output to a file, a directory or to a file in directory '/tmp/innovus_temp_23247_ieng6-ece-18.ucsd.edu_trhussain_LNT0th/core_23247_4UTBkp.rcdb.d' failed with system error 'No such file or directory'.
**ERROR: (IMPEXT-3165):	Access to parasitic database '/tmp/innovus_temp_23247_ieng6-ece-18.ucsd.edu_trhussain_LNT0th/core_23247_4UTBkp.rcdb.d' failed. Parasitic database seems to be corrupted and must be regenerated.
**ERROR: (IMPEXT-3185):	Call extractRC again.
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1715.1M) ***
*** Done Building Timing Graph (cpu=0:00:03.3 real=0:00:03.0 totSessionCpu=1:21:17 mem=1715.1M)
**optDesign ... cpu = 0:04:24, real = 0:04:22, mem = 1710.6M, totSessionCpu=1:21:17 **
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 328 clock nets excluded from IPO operation.
**ERROR: (IMPEXT-1029):	Input or Output to a file, a directory or to a file in directory '/tmp/innovus_temp_23247_ieng6-ece-18.ucsd.edu_trhussain_LNT0th/core_23247_4UTBkp.rcdb.d' failed with system error 'No such file or directory'.
**ERROR: (IMPEXT-3165):	Access to parasitic database '/tmp/innovus_temp_23247_ieng6-ece-18.ucsd.edu_trhussain_LNT0th/core_23247_4UTBkp.rcdb.d' failed. Parasitic database seems to be corrupted and must be regenerated.
**ERROR: (IMPEXT-3185):	Call extractRC again.
*info: 328 clock nets excluded
*info: 2 special nets excluded.
*info: 111 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 89.75
Optimizer TNS Opt
**DIAG[/icd/cm_t1nb_003/INNOVUS152/Rel/15.23/main/lnx86_64_opt/15.23-s045_1/fe/src/coe/coeSetupOptimizer.cpp:15194:getMaxTimingJump]: Assert "tomIsSlackValid(categorySlackAfter)"
**DIAG[/icd/cm_t1nb_003/INNOVUS152/Rel/15.23/main/lnx86_64_opt/15.23-s045_1/fe/src/coe/coeSetupOptimizer.cpp:15194:getMaxTimingJump]: Assert "tomIsSlackValid(categorySlackAfter)"
Checking setup slack degradation ...
**DIAG[/icd/cm_t1nb_003/INNOVUS152/Rel/15.23/main/lnx86_64_opt/15.23-s045_1/fe/src/coe/coeSetupOptimizer.cpp:15194:getMaxTimingJump]: Assert "tomIsSlackValid(categorySlackAfter)"
**DIAG[/icd/cm_t1nb_003/INNOVUS152/Rel/15.23/main/lnx86_64_opt/15.23-s045_1/fe/src/coe/coeSetupOptimizer.cpp:15194:getMaxTimingJump]: Assert "tomIsSlackValid(categorySlackAfter)"

*** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=1932.6M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 328 constrained nets 
Layer 7 has 262 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=1932.6M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:04:28, real = 0:04:27, mem = 1766.9M, totSessionCpu=1:21:22 **
**DIAG[/icd/cm_t1nb_003/INNOVUS152/Rel/15.23/main/lnx86_64_opt/15.23-s045_1/fe/src/coe/coeSetupOptimizer.cpp:15194:getMaxTimingJump]: Assert "tomIsSlackValid(categorySlackAfter)"
**DIAG[/icd/cm_t1nb_003/INNOVUS152/Rel/15.23/main/lnx86_64_opt/15.23-s045_1/fe/src/coe/coeSetupOptimizer.cpp:15194:getMaxTimingJump]: Assert "tomIsSlackValid(categorySlackAfter)"
Checking setup slack degradation ...
**DIAG[/icd/cm_t1nb_003/INNOVUS152/Rel/15.23/main/lnx86_64_opt/15.23-s045_1/fe/src/coe/coeSetupOptimizer.cpp:15194:getMaxTimingJump]: Assert "tomIsSlackValid(categorySlackAfter)"
**DIAG[/icd/cm_t1nb_003/INNOVUS152/Rel/15.23/main/lnx86_64_opt/15.23-s045_1/fe/src/coe/coeSetupOptimizer.cpp:15194:getMaxTimingJump]: Assert "tomIsSlackValid(categorySlackAfter)"
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:00, mem=1766.88M, totSessionCpu=1:21:22 .
**optDesign ... cpu = 0:04:29, real = 0:04:27, mem = 1766.9M, totSessionCpu=1:21:22 **

**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
**ERROR: (IMPEXT-1029):	Input or Output to a file, a directory or to a file in directory '/tmp/innovus_temp_23247_ieng6-ece-18.ucsd.edu_trhussain_LNT0th/core_23247_4UTBkp.rcdb.d' failed with system error 'No such file or directory'.
**ERROR: (IMPEXT-3165):	Access to parasitic database '/tmp/innovus_temp_23247_ieng6-ece-18.ucsd.edu_trhussain_LNT0th/core_23247_4UTBkp.rcdb.d' failed. Parasitic database seems to be corrupted and must be regenerated.
**ERROR: (IMPEXT-3185):	Call extractRC again.

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1293.89MB/1293.89MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1294.23MB/1294.23MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1294.28MB/1294.28MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-22 13:28:24 (2025-Mar-22 20:28:24 GMT)
2025-Mar-22 13:28:24 (2025-Mar-22 20:28:24 GMT): 10%
2025-Mar-22 13:28:24 (2025-Mar-22 20:28:24 GMT): 20%
2025-Mar-22 13:28:24 (2025-Mar-22 20:28:24 GMT): 30%
2025-Mar-22 13:28:24 (2025-Mar-22 20:28:24 GMT): 40%
2025-Mar-22 13:28:24 (2025-Mar-22 20:28:24 GMT): 50%
2025-Mar-22 13:28:24 (2025-Mar-22 20:28:24 GMT): 60%
2025-Mar-22 13:28:24 (2025-Mar-22 20:28:24 GMT): 70%
2025-Mar-22 13:28:24 (2025-Mar-22 20:28:24 GMT): 80%
2025-Mar-22 13:28:24 (2025-Mar-22 20:28:24 GMT): 90%

Finished Levelizing
2025-Mar-22 13:28:24 (2025-Mar-22 20:28:24 GMT)

Starting Activity Propagation
2025-Mar-22 13:28:24 (2025-Mar-22 20:28:24 GMT)
2025-Mar-22 13:28:25 (2025-Mar-22 20:28:25 GMT): 10%
2025-Mar-22 13:28:25 (2025-Mar-22 20:28:25 GMT): 20%

Finished Activity Propagation
2025-Mar-22 13:28:26 (2025-Mar-22 20:28:26 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1295.27MB/1295.27MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-22 13:28:26 (2025-Mar-22 20:28:26 GMT)
 ... Calculating switching power
2025-Mar-22 13:28:26 (2025-Mar-22 20:28:26 GMT): 10%
2025-Mar-22 13:28:26 (2025-Mar-22 20:28:26 GMT): 20%
2025-Mar-22 13:28:26 (2025-Mar-22 20:28:26 GMT): 30%
2025-Mar-22 13:28:26 (2025-Mar-22 20:28:26 GMT): 40%
2025-Mar-22 13:28:26 (2025-Mar-22 20:28:26 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-22 13:28:26 (2025-Mar-22 20:28:26 GMT): 60%
2025-Mar-22 13:28:27 (2025-Mar-22 20:28:27 GMT): 70%
2025-Mar-22 13:28:28 (2025-Mar-22 20:28:28 GMT): 80%
2025-Mar-22 13:28:28 (2025-Mar-22 20:28:28 GMT): 90%

Finished Calculating power
2025-Mar-22 13:28:28 (2025-Mar-22 20:28:28 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1296.38MB/1296.38MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1296.38MB/1296.38MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1296.41MB/1296.41MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-22 13:28:28 (2025-Mar-22 20:28:28 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: core

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/core_postRoute.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       87.15679803 	   65.7740%
Total Switching Power:      44.04153957 	   33.2365%
Total Leakage Power:         1.31117264 	    0.9895%
Total Power:               132.50951023
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         44.75       3.016      0.3269       48.09       36.29
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      36.76       32.77      0.9448       70.48       53.19
Clock (Combinational)              5.648       8.252     0.03946       13.94       10.52
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              87.16       44.04       1.311       132.5         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      87.16       44.04       1.311       132.5         100
Total leakage power = 1.31117 mW
Cell usage statistics:  
Library tcbn65gpluswc , 29500 cells ( 100.000000%) , 1.31117 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1296.83MB/1296.83MB)


Output file is ./timingReports/core_postRoute.power.

_______________________________________________________________________
**optDesign ... cpu = 0:04:34, real = 0:04:33, mem = 1766.9M, totSessionCpu=1:21:28 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:04:35, real = 0:04:34, mem = 1766.9M, totSessionCpu=1:21:28 **
** Profile ** Start :  cpu=0:00:00.0, mem=1824.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=1824.1M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1824.1M
** Profile ** Total reports :  cpu=0:00:01.1, mem=1768.9M
** Profile ** DRVs :  cpu=0:00:01.0, mem=1768.9M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.749%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1768.9M
**optDesign ... cpu = 0:04:37, real = 0:04:36, mem = 1766.9M, totSessionCpu=1:21:31 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 14 filler insts (cell DCAP32 / prefix FILLER).
*INFO:   Added 125 filler insts (cell DCAP16 / prefix FILLER).
*INFO:   Added 473 filler insts (cell DCAP8 / prefix FILLER).
*INFO:   Added 1157 filler insts (cell DCAP4 / prefix FILLER).
*INFO:   Added 3543 filler insts (cell DCAP / prefix FILLER).
*INFO: Total 5312 filler insts added - prefix FILLER (CPU: 0:00:01.5).
For 5312 new insts, 5312 new pwr-pin connections were made to global net 'VDD'.
5312 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
For 34812 new insts, 0 new pwr-pin connection was made to global net 'VDD'.
0 new gnd-pin connection was made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
couldn't read file "reportDesign.tcl": no such file or directory
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1766.9) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 22.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 4
  Antenna     : 0
  Short       : 9
  Overlap     : 0
End Summary

  Verification Complete : 13 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:21.9  MEM: 182.9M)

<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sat Mar 22 13:49:38 2025

Design Name: core
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (402.4000, 401.6000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 13:49:38 **** Processed 5000 nets.
**** 13:49:38 **** Processed 10000 nets.
**** 13:49:38 **** Processed 15000 nets.
**** 13:49:39 **** Processed 20000 nets.
**** 13:49:39 **** Processed 25000 nets.
**** 13:49:39 **** Processed 30000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Sat Mar 22 13:49:39 2025
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:01.8  MEM: -0.820M)

<CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
<CMD> report_power -outfile core.post_route.power.rpt
**ERROR: (IMPEXT-1029):	Input or Output to a file, a directory or to a file in directory '/tmp/innovus_temp_23247_ieng6-ece-18.ucsd.edu_trhussain_LNT0th/core_23247_4UTBkp.rcdb.d' failed with system error 'No such file or directory'.
**ERROR: (IMPEXT-3165):	Access to parasitic database '/tmp/innovus_temp_23247_ieng6-ece-18.ucsd.edu_trhussain_LNT0th/core_23247_4UTBkp.rcdb.d' failed. Parasitic database seems to be corrupted and must be regenerated.
**ERROR: (IMPEXT-3185):	Call extractRC again.

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1734.91MB/1734.91MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1734.91MB/1734.91MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1734.91MB/1734.91MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-22 13:49:41 (2025-Mar-22 20:49:41 GMT)
2025-Mar-22 13:49:41 (2025-Mar-22 20:49:41 GMT): 10%
2025-Mar-22 13:49:41 (2025-Mar-22 20:49:41 GMT): 20%
2025-Mar-22 13:49:41 (2025-Mar-22 20:49:41 GMT): 30%
2025-Mar-22 13:49:41 (2025-Mar-22 20:49:41 GMT): 40%
2025-Mar-22 13:49:41 (2025-Mar-22 20:49:41 GMT): 50%
2025-Mar-22 13:49:41 (2025-Mar-22 20:49:41 GMT): 60%
2025-Mar-22 13:49:41 (2025-Mar-22 20:49:41 GMT): 70%
2025-Mar-22 13:49:41 (2025-Mar-22 20:49:41 GMT): 80%
2025-Mar-22 13:49:41 (2025-Mar-22 20:49:41 GMT): 90%

Finished Levelizing
2025-Mar-22 13:49:41 (2025-Mar-22 20:49:41 GMT)

Starting Activity Propagation
2025-Mar-22 13:49:41 (2025-Mar-22 20:49:41 GMT)
2025-Mar-22 13:49:41 (2025-Mar-22 20:49:41 GMT): 10%
2025-Mar-22 13:49:42 (2025-Mar-22 20:49:42 GMT): 20%

Finished Activity Propagation
2025-Mar-22 13:49:42 (2025-Mar-22 20:49:42 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1734.91MB/1734.91MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-22 13:49:42 (2025-Mar-22 20:49:42 GMT)
 ... Calculating switching power
2025-Mar-22 13:49:42 (2025-Mar-22 20:49:42 GMT): 10%
2025-Mar-22 13:49:42 (2025-Mar-22 20:49:42 GMT): 20%
2025-Mar-22 13:49:42 (2025-Mar-22 20:49:42 GMT): 30%
2025-Mar-22 13:49:42 (2025-Mar-22 20:49:42 GMT): 40%
2025-Mar-22 13:49:43 (2025-Mar-22 20:49:43 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-22 13:49:43 (2025-Mar-22 20:49:43 GMT): 60%
2025-Mar-22 13:49:44 (2025-Mar-22 20:49:44 GMT): 70%
2025-Mar-22 13:49:44 (2025-Mar-22 20:49:44 GMT): 80%
2025-Mar-22 13:49:45 (2025-Mar-22 20:49:45 GMT): 90%

Finished Calculating power
2025-Mar-22 13:49:45 (2025-Mar-22 20:49:45 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1735.14MB/1735.14MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1735.14MB/1735.14MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1735.14MB/1735.14MB)

Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       87.15679803 	   65.7637%
Total Switching Power:      44.04153957 	   33.2313%
Total Leakage Power:         1.33189066 	    1.0050%
Total Power:               132.53022825
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1735.15MB/1735.15MB)


Output file is core.post_route.power.rpt.
<CMD> summaryReport -nohtml -outfile core.post_route.summary.rpt
Creating directory summaryReport.
Start to collect the design information.
Build netlist information for Cell core.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.

**WARN: (IMPDB-1270):	Some nets (1) did not have valid net lengths.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file core.post_route.summary.rpt.
<CMD> verify_drc
 *** Starting Verify DRC (MEM: 1949.8) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 4
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 2 of 4
  VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 3 of 4
  VERIFY DRC ...... Sub-Area : 3 complete 2 Viols.
  VERIFY DRC ...... Sub-Area : 4 of 4
  VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.

  Verification Complete : 2 Viols.

 *** End Verify DRC (CPU: 0:00:11.8  ELAPSED TIME: 12.00  MEM: 74.3M) ***

<CMD> zoomOut
<CMD> fit
<CMD> saveDesign final_result_grade_this_one
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Writing Netlist "final_result_grade_this_one.dat/core.v.gz" ...
Saving AAE Data ...
Saving scheduling_file.cts.23247 in final_result_grade_this_one.dat/scheduling_file.cts
Saving preference file final_result_grade_this_one.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 2 markers are saved ...
... 2 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.7 real=0:00:01.0 mem=1926.6M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design final_result_grade_this_one.dat

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

