<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>I:\FILE\FPGA\Gowin\A_Clock\Ampere_Clock_03\src\ampere_ctrl\clk_divider.sv<br>
I:\FILE\FPGA\Gowin\A_Clock\Ampere_Clock_03\src\ampere_ctrl\hour.sv<br>
I:\FILE\FPGA\Gowin\A_Clock\Ampere_Clock_03\src\ampere_ctrl\lut_time.sv<br>
I:\FILE\FPGA\Gowin\A_Clock\Ampere_Clock_03\src\ampere_ctrl\min.sv<br>
I:\FILE\FPGA\Gowin\A_Clock\Ampere_Clock_03\src\ampere_ctrl\pulse_gen.sv<br>
I:\FILE\FPGA\Gowin\A_Clock\Ampere_Clock_03\src\ampere_ctrl\pwm_modulator.sv<br>
I:\FILE\FPGA\Gowin\A_Clock\Ampere_Clock_03\src\ampere_ctrl\second.sv<br>
I:\FILE\FPGA\Gowin\A_Clock\Ampere_Clock_03\src\ampere_ctrl\time_ctrl.sv<br>
I:\FILE\FPGA\Gowin\A_Clock\Ampere_Clock_03\src\key_led\key.v<br>
I:\FILE\FPGA\Gowin\A_Clock\Ampere_Clock_03\src\key_led\led.sv<br>
I:\FILE\FPGA\Gowin\A_Clock\Ampere_Clock_03\src\rtc_hex\uart_sd30xx\i2c_bit_shift.v<br>
I:\FILE\FPGA\Gowin\A_Clock\Ampere_Clock_03\src\rtc_hex\uart_sd30xx\i2c_control.v<br>
I:\FILE\FPGA\Gowin\A_Clock\Ampere_Clock_03\src\rtc_hex\uart_sd30xx\sd30xx_ctrl.v<br>
I:\FILE\FPGA\Gowin\A_Clock\Ampere_Clock_03\src\rtc_hex\uart_sd30xx\uart_adjust_time\adjust_time.v<br>
I:\FILE\FPGA\Gowin\A_Clock\Ampere_Clock_03\src\rtc_hex\uart_sd30xx\uart_adjust_time\uart_adjust_time.v<br>
I:\FILE\FPGA\Gowin\A_Clock\Ampere_Clock_03\src\rtc_hex\uart_sd30xx\uart_adjust_time\uart_byte_rx.v<br>
I:\FILE\FPGA\Gowin\A_Clock\Ampere_Clock_03\src\rtc_hex\uart_sd30xx\uart_sd30xx_ctrl.v<br>
I:\FILE\FPGA\Gowin\A_Clock\Ampere_Clock_03\src\rtc_uart\time_send.v<br>
I:\FILE\FPGA\Gowin\A_Clock\Ampere_Clock_03\src\rtc_uart\time_send_uart.v<br>
I:\FILE\FPGA\Gowin\A_Clock\Ampere_Clock_03\src\rtc_uart\uart_byte_tx.v<br>
I:\FILE\FPGA\Gowin\A_Clock\Ampere_Clock_03\src\rtc_uart_hex.sv<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-UV1P5LQ100C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-1P5</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun May 19 10:34:36 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>rtc_uart_hex</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.095s, Peak memory usage = 397.750MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.065s, Peak memory usage = 397.750MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.03s, Peak memory usage = 397.750MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.063s, Peak memory usage = 397.750MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.01s, Peak memory usage = 397.750MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 397.750MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 397.750MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 397.750MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.046s, Peak memory usage = 397.750MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.02s, Peak memory usage = 397.750MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.013s, Peak memory usage = 397.750MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 397.750MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.112s, Peak memory usage = 397.750MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.042s, Peak memory usage = 397.750MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 397.750MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>19</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>19</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>754</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>17</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>113</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>171</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>14</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>104</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>328</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>709</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>83</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>196</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>430</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>240</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>240</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>12</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>2</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>961(721 LUT, 240 ALU) / 1584</td>
<td>61%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>754 / 1824</td>
<td>42%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 1824</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>754 / 1824</td>
<td>42%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>2 / 4</td>
<td>50%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>hour/div_clk[3]</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>u_time_ctrl/u0_second/pwm1/cd1/out_3_s0/Q </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>97.777(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>hour/div_clk[3]</td>
<td>50.000(MHz)</td>
<td>109.790(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.546</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_time_ctrl/u0_hour/pwm1/cd1/n35_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_time_ctrl/u0_second/pwm1/cd1/out_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hour/div_clk[3][R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>hour/div_clk[3]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>29</td>
<td>u_time_ctrl/u0_second/pwm1/cd1/out_3_s0/Q</td>
</tr>
<tr>
<td>10.960</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_time_ctrl/u0_hour/pwm1/cd1/n35_s0/I3</td>
</tr>
<tr>
<td>11.586</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_time_ctrl/u0_hour/pwm1/cd1/n35_s0/F</td>
</tr>
<tr>
<td>12.546</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_time_ctrl/u0_second/pwm1/cd1/out_3_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_time_ctrl/u0_second/pwm1/cd1/out_3_s0/CLK</td>
</tr>
<tr>
<td>20.696</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_time_ctrl/u0_second/pwm1/cd1/out_3_s0</td>
</tr>
<tr>
<td>20.296</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_time_ctrl/u0_second/pwm1/cd1/out_3_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.726</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.626, 24.588%; route: 0.960, 37.706%; tC2Q: 0.960, 37.706%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.553</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/tx_data_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/i2c_sdat_o_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/tx_data_0_s2/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/tx_data_0_s2/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/n192_s17/I1</td>
</tr>
<tr>
<td>3.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/n192_s17/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/n192_s15/I1</td>
</tr>
<tr>
<td>4.352</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/n192_s15/O</td>
</tr>
<tr>
<td>5.312</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/n192_s13/I1</td>
</tr>
<tr>
<td>5.475</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/n192_s13/O</td>
</tr>
<tr>
<td>6.435</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/n435_s15/I1</td>
</tr>
<tr>
<td>7.534</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/n435_s15/F</td>
</tr>
<tr>
<td>8.494</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/n435_s13/I1</td>
</tr>
<tr>
<td>9.593</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/n435_s13/F</td>
</tr>
<tr>
<td>10.553</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/i2c_sdat_o_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/i2c_sdat_o_s1/CLK</td>
</tr>
<tr>
<td>20.326</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/i2c_sdat_o_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.609, 36.724%; route: 5.760, 58.612%; tC2Q: 0.458, 4.664%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.013</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/div_cnt_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/div_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/div_cnt_14_s0/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/n431_s22/I1</td>
</tr>
<tr>
<td>3.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/n431_s22/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/n431_s19/I1</td>
</tr>
<tr>
<td>5.302</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/n431_s19/F</td>
</tr>
<tr>
<td>6.262</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/n431_s16/I1</td>
</tr>
<tr>
<td>7.361</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/n431_s16/F</td>
</tr>
<tr>
<td>8.321</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/n431_s15/I0</td>
</tr>
<tr>
<td>9.353</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/n431_s15/F</td>
</tr>
<tr>
<td>10.313</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/cnt_0_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/cnt_0_s1/CLK</td>
</tr>
<tr>
<td>20.326</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/u_i2c_control/u_i2c_bit_shift/cnt_0_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.329, 45.153%; route: 4.800, 50.066%; tC2Q: 0.458, 4.781%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.013</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sd30xx_ctrl/read_cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sd30xx_ctrl/read_cnt_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_uart_sd30xx_ctrl/read_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>u_uart_sd30xx_ctrl/read_cnt_10_s0/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_uart_sd30xx_ctrl/n116_s4/I1</td>
</tr>
<tr>
<td>3.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_uart_sd30xx_ctrl/n116_s4/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_uart_sd30xx_ctrl/n116_s3/I0</td>
</tr>
<tr>
<td>5.235</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u_uart_sd30xx_ctrl/n116_s3/F</td>
</tr>
<tr>
<td>6.195</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_uart_sd30xx_ctrl/n115_s3/I1</td>
</tr>
<tr>
<td>7.294</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_uart_sd30xx_ctrl/n115_s3/F</td>
</tr>
<tr>
<td>8.254</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_uart_sd30xx_ctrl/n114_s2/I1</td>
</tr>
<tr>
<td>9.353</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_uart_sd30xx_ctrl/n114_s2/F</td>
</tr>
<tr>
<td>10.313</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_uart_sd30xx_ctrl/read_cnt_15_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_uart_sd30xx_ctrl/read_cnt_15_s0/CLK</td>
</tr>
<tr>
<td>20.326</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_uart_sd30xx_ctrl/read_cnt_15_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.329, 45.153%; route: 4.800, 50.066%; tC2Q: 0.458, 4.781%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.050</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_adjust_time/date_2_set_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/wr_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_adjust_time/date_2_set_24_s0/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>u_uart_sd30xx_ctrl/u_uart_adjust_time/u_adjust_time/date_2_set_24_s0/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/n94_s32/I1</td>
</tr>
<tr>
<td>3.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/n94_s32/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/n94_s28/I1</td>
</tr>
<tr>
<td>4.352</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/n94_s28/O</td>
</tr>
<tr>
<td>5.312</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/n94_s24/I1</td>
</tr>
<tr>
<td>5.475</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/n94_s24/O</td>
</tr>
<tr>
<td>6.435</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/n364_s10/I2</td>
</tr>
<tr>
<td>7.257</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/n364_s10/F</td>
</tr>
<tr>
<td>8.217</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/n364_s9/I1</td>
</tr>
<tr>
<td>9.316</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/n364_s9/F</td>
</tr>
<tr>
<td>10.276</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/wr_data_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>728</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/wr_data_0_s0/CLK</td>
</tr>
<tr>
<td>20.326</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_uart_sd30xx_ctrl/u_sd30xx_ctrl/wr_data_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.332, 34.889%; route: 5.760, 60.312%; tC2Q: 0.458, 4.799%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
