

================================================================
== Vitis HLS Report for 'rdc_mont_140'
================================================================
* Date:           Tue May 20 14:35:19 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      190|      352|  1.900 us|  3.520 us|  190|  352|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+----------+-----+-----+------------------------------------------------+
        |                                                   |                                        |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
        |                      Instance                     |                 Module                 |   min   |   max   |    min    |    max   | min | max |                      Type                      |
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+----------+-----+-----+------------------------------------------------+
        |grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190  |rdc_mont_140_Pipeline_VITIS_LOOP_180_1  |       10|       10|   0.100 us|  0.100 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199  |rdc_mont_140_Pipeline_VITIS_LOOP_185_3  |        2|       17|  20.000 ns|  0.170 us|    1|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216  |rdc_mont_140_Pipeline_VITIS_LOOP_206_5  |       11|       17|   0.110 us|  0.170 us|    2|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_184_2  |       56|      176|    7 ~ 22|          -|          -|     8|        no|
        |- VITIS_LOOP_202_4  |      119|      161|   17 ~ 23|          -|          -|     7|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1370|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   16|    3415|   3702|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    423|    -|
|Register         |        -|    -|     753|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   16|    4168|   5495|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    7|       3|     10|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |mul_32ns_32ns_64_2_1_U474                          |mul_32ns_32ns_64_2_1                    |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U475                          |mul_32ns_32ns_64_2_1                    |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U476                          |mul_32ns_32ns_64_2_1                    |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U477                          |mul_32ns_32ns_64_2_1                    |        0|   4|   165|    50|    0|
    |grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190  |rdc_mont_140_Pipeline_VITIS_LOOP_180_1  |        0|   0|     6|    53|    0|
    |grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199  |rdc_mont_140_Pipeline_VITIS_LOOP_185_3  |        0|   0|  1374|  1703|    0|
    |grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216  |rdc_mont_140_Pipeline_VITIS_LOOP_206_5  |        0|   0|  1375|  1746|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |Total                                              |                                        |        0|  16|  3415|  3702|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln184_fu_294_p2      |         +|   0|  0|  13|           4|           1|
    |add_ln185_fu_310_p2      |         +|   0|  0|  13|           4|           3|
    |add_ln202_6_fu_544_p2    |         +|   0|  0|  13|           4|           1|
    |add_ln202_fu_512_p2      |         +|   0|  0|  13|           4|           1|
    |add_ln204_fu_492_p2      |         +|   0|  0|  39|          32|           2|
    |t_fu_656_p2              |         +|   0|  0|  71|          64|          64|
    |tempReg_fu_606_p2        |         +|   0|  0|  71|          64|          64|
    |u_66_fu_459_p2           |         +|   0|  0|  71|          64|          64|
    |v_69_fu_354_p2           |         +|   0|  0|  71|          64|          64|
    |v_72_fu_562_p2           |         +|   0|  0|  71|          64|          64|
    |v_74_fu_409_p2           |         +|   0|  0|  71|          64|          64|
    |v_fu_682_p2              |         +|   0|  0|  71|          64|          64|
    |sub66_fu_506_p2          |         -|   0|  0|  39|           4|          32|
    |and_ln105_7_fu_638_p2    |       and|   0|  0|  64|          64|          64|
    |and_ln105_fu_441_p2      |       and|   0|  0|  64|          64|          64|
    |icmp_ln184_fu_288_p2     |      icmp|   0|  0|  13|           4|           5|
    |icmp_ln202_fu_477_p2     |      icmp|   0|  0|  13|           4|           2|
    |icmp_ln203_fu_486_p2     |      icmp|   0|  0|  39|          32|           1|
    |mc_we0                   |        or|   0|  0|   2|           1|           1|
    |or_ln105_23_fu_583_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln105_fu_386_p2       |        or|   0|  0|  64|          64|          64|
    |count_7_fu_498_p3        |    select|   0|  0|  32|           1|          32|
    |xor_ln105_127_fu_381_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_128_fu_392_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_129_fu_423_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_130_fu_574_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_131_fu_578_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_132_fu_589_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_133_fu_620_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_fu_377_p2      |       xor|   0|  0|  64|          64|          64|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|1370|        1184|        1173|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  65|         16|    1|         16|
    |count_fu_106       |   9|          2|   32|         64|
    |grp_fu_901_ce      |  14|          3|    1|          3|
    |grp_fu_901_p0      |  14|          3|   32|         96|
    |grp_fu_901_p1      |  14|          3|   32|         96|
    |grp_fu_905_ce      |  14|          3|    1|          3|
    |grp_fu_905_p0      |  14|          3|   32|         96|
    |grp_fu_905_p1      |  14|          3|   32|         96|
    |grp_fu_909_ce      |  14|          3|    1|          3|
    |grp_fu_909_p0      |  14|          3|   32|         96|
    |grp_fu_909_p1      |  14|          3|   32|         96|
    |grp_fu_913_ce      |  14|          3|    1|          3|
    |grp_fu_913_p0      |  14|          3|   32|         96|
    |grp_fu_913_p1      |  14|          3|   32|         96|
    |i_11_fu_70         |   9|          2|    4|          8|
    |i_12_fu_122        |   9|          2|    4|          8|
    |indvars_iv_fu_118  |   9|          2|    4|          8|
    |ma_address0_local  |  20|          4|    4|         16|
    |mc_address0        |  20|          4|    4|         16|
    |mc_address0_local  |  20|          4|    4|         16|
    |mc_ce0             |  20|          4|    1|          4|
    |mc_d0              |   9|          2|   64|        128|
    |mc_d0_local        |  20|          4|   64|        256|
    |mc_we0             |   9|          2|    1|          2|
    |u_024_fu_74        |   9|          2|   64|        128|
    |u_fu_110           |   9|          2|   64|        128|
    |v_025_fu_78        |   9|          2|   64|        128|
    |v_56_fu_114        |   9|          2|   64|        128|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 423|         92|  703|       1834|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |add_ln185_reg_783                                               |   4|   0|    4|          0|
    |ap_CS_fsm                                                       |  15|   0|   15|          0|
    |count_fu_106                                                    |  32|   0|   32|          0|
    |grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190_ap_start_reg  |   1|   0|    1|          0|
    |grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199_ap_start_reg  |   1|   0|    1|          0|
    |grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216_ap_start_reg  |   1|   0|    1|          0|
    |i_11_fu_70                                                      |   4|   0|    4|          0|
    |i_12_fu_122                                                     |   4|   0|    4|          0|
    |i_16_reg_843                                                    |   4|   0|    4|          0|
    |indvars_iv_fu_118                                               |   4|   0|    4|          0|
    |mc_addr_reg_761                                                 |   1|   0|    4|          3|
    |reg_237                                                         |  64|   0|   64|          0|
    |sub66_reg_852                                                   |  32|   0|   32|          0|
    |t_reg_896                                                       |  64|   0|   64|          0|
    |tmp_s_reg_755                                                   |   1|   0|    4|          3|
    |trunc_ln184_reg_775                                             |   3|   0|    3|          0|
    |trunc_ln202_8_reg_875                                           |   3|   0|    3|          0|
    |trunc_ln202_reg_870                                             |   3|   0|    3|          0|
    |u_024_fu_74                                                     |  64|   0|   64|          0|
    |u_66_reg_838                                                    |  64|   0|   64|          0|
    |u_fu_110                                                        |  64|   0|   64|          0|
    |v_025_fu_78                                                     |  64|   0|   64|          0|
    |v_56_fu_114                                                     |  64|   0|   64|          0|
    |v_56_load_2_reg_865                                             |  64|   0|   64|          0|
    |v_69_reg_831                                                    |  64|   0|   64|          0|
    |v_72_reg_889                                                    |  64|   0|   64|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           | 753|   0|  759|          6|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  rdc_mont.140|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  rdc_mont.140|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  rdc_mont.140|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  rdc_mont.140|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  rdc_mont.140|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  rdc_mont.140|  return value|
|ma_address0  |  out|    4|   ap_memory|            ma|         array|
|ma_ce0       |  out|    1|   ap_memory|            ma|         array|
|ma_q0        |   in|   64|   ap_memory|            ma|         array|
|mc_address0  |  out|    4|   ap_memory|            mc|         array|
|mc_ce0       |  out|    1|   ap_memory|            mc|         array|
|mc_we0       |  out|    1|   ap_memory|            mc|         array|
|mc_d0        |  out|   64|   ap_memory|            mc|         array|
|mc_q0        |   in|   64|   ap_memory|            mc|         array|
|mc_offset    |   in|    1|     ap_none|     mc_offset|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 8 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 3 
8 --> 9 14 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 8 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_11 = alloca i32 1" [src/generic/fp_generic.c:177]   --->   Operation 16 'alloca' 'i_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%u_024 = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 17 'alloca' 'u_024' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%v_025 = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 18 'alloca' 'v_025' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mc_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mc_offset"   --->   Operation 19 'read' 'mc_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%t_30_loc = alloca i32 1"   --->   Operation 20 'alloca' 't_30_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%u_46_loc = alloca i32 1"   --->   Operation 21 'alloca' 'u_46_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%v_72_loc = alloca i32 1"   --->   Operation 22 'alloca' 'v_72_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%t_loc = alloca i32 1"   --->   Operation 23 'alloca' 't_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%u_54_loc = alloca i32 1"   --->   Operation 24 'alloca' 'u_54_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%v_68_loc = alloca i32 1"   --->   Operation 25 'alloca' 'v_68_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %mc_offset_read, i3 0" [src/generic/fp_generic.c:181]   --->   Operation 26 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (3.25ns)   --->   "%call_ln181 = call void @rdc_mont.140_Pipeline_VITIS_LOOP_180_1, i64 %mc, i4 %tmp_s, i1 %mc_offset_read" [src/generic/fp_generic.c:181]   --->   Operation 27 'call' 'call_ln181' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 0, i64 %v_025" [src/generic/fp_generic.c:178]   --->   Operation 28 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 0, i64 %u_024" [src/generic/fp_generic.c:178]   --->   Operation 29 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln177 = store i4 0, i4 %i_11" [src/generic/fp_generic.c:177]   --->   Operation 30 'store' 'store_ln177' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.91>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_77 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %mc_offset_read, i3 7" [src/generic/fp_generic.c:223]   --->   Operation 31 'bitconcatenate' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln223 = zext i4 %tmp_77" [src/generic/fp_generic.c:223]   --->   Operation 32 'zext' 'zext_ln223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%mc_addr = getelementptr i64 %mc, i32 0, i32 %zext_ln223" [src/generic/fp_generic.c:223]   --->   Operation 33 'getelementptr' 'mc_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/2] (4.91ns)   --->   "%call_ln181 = call void @rdc_mont.140_Pipeline_VITIS_LOOP_180_1, i64 %mc, i4 %tmp_s, i1 %mc_offset_read" [src/generic/fp_generic.c:181]   --->   Operation 34 'call' 'call_ln181' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln184 = br void %VITIS_LOOP_185_3" [src/generic/fp_generic.c:184]   --->   Operation 35 'br' 'br_ln184' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%i = load i4 %i_11" [src/generic/fp_generic.c:184]   --->   Operation 36 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%u_61 = load i64 %u_024"   --->   Operation 37 'load' 'u_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%v_68 = load i64 %v_025"   --->   Operation 38 'load' 'v_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.73ns)   --->   "%icmp_ln184 = icmp_eq  i4 %i, i4 8" [src/generic/fp_generic.c:184]   --->   Operation 39 'icmp' 'icmp_ln184' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.73ns)   --->   "%add_ln184 = add i4 %i, i4 1" [src/generic/fp_generic.c:184]   --->   Operation 40 'add' 'add_ln184' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln184 = br i1 %icmp_ln184, void %VITIS_LOOP_185_3.split, void %for.body56.preheader" [src/generic/fp_generic.c:184]   --->   Operation 41 'br' 'br_ln184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln184 = trunc i4 %i" [src/generic/fp_generic.c:184]   --->   Operation 42 'trunc' 'trunc_ln184' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln185_7 = zext i3 %trunc_ln184" [src/generic/fp_generic.c:185]   --->   Operation 43 'zext' 'zext_ln185_7' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.65ns)   --->   "%add_ln185 = add i4 %zext_ln185_7, i4 14" [src/generic/fp_generic.c:185]   --->   Operation 44 'add' 'add_ln185' <Predicate = (!icmp_ln184)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [2/2] (3.97ns)   --->   "%call_ln184 = call void @rdc_mont.140_Pipeline_VITIS_LOOP_185_3, i64 %v_68, i64 %u_61, i3 %trunc_ln184, i4 %add_ln185, i1 %mc_offset_read, i64 %mc, i3 %trunc_ln184, i64 %v_68_loc, i64 %u_54_loc, i64 %t_loc, i64 %p503p1_1" [src/generic/fp_generic.c:184]   --->   Operation 45 'call' 'call_ln184' <Predicate = (!icmp_ln184)> <Delay = 3.97> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln177 = store i4 %add_ln184, i4 %i_11" [src/generic/fp_generic.c:177]   --->   Operation 46 'store' 'store_ln177' <Predicate = (!icmp_ln184)> <Delay = 1.58>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%count = alloca i32 1" [src/generic/fp_generic.c:177]   --->   Operation 47 'alloca' 'count' <Predicate = (icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%u = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 48 'alloca' 'u' <Predicate = (icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%v_56 = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 49 'alloca' 'v_56' <Predicate = (icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%indvars_iv = alloca i32 1"   --->   Operation 50 'alloca' 'indvars_iv' <Predicate = (icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%i_12 = alloca i32 1" [src/generic/fp_generic.c:177]   --->   Operation 51 'alloca' 'i_12' <Predicate = (icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln177 = store i4 8, i4 %i_12" [src/generic/fp_generic.c:177]   --->   Operation 52 'store' 'store_ln177' <Predicate = (icmp_ln184)> <Delay = 1.58>
ST_3 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 1, i4 %indvars_iv"   --->   Operation 53 'store' 'store_ln0' <Predicate = (icmp_ln184)> <Delay = 1.58>
ST_3 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %v_68, i64 %v_56" [src/generic/fp_generic.c:178]   --->   Operation 54 'store' 'store_ln178' <Predicate = (icmp_ln184)> <Delay = 1.58>
ST_3 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %u_61, i64 %u" [src/generic/fp_generic.c:178]   --->   Operation 55 'store' 'store_ln178' <Predicate = (icmp_ln184)> <Delay = 1.58>
ST_3 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln177 = store i32 3, i32 %count" [src/generic/fp_generic.c:177]   --->   Operation 56 'store' 'store_ln177' <Predicate = (icmp_ln184)> <Delay = 1.58>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln202 = br void %for.body56" [src/generic/fp_generic.c:202]   --->   Operation 57 'br' 'br_ln202' <Predicate = (icmp_ln184)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i3 %trunc_ln184" [src/generic/fp_generic.c:185]   --->   Operation 58 'zext' 'zext_ln185' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/2] (0.00ns)   --->   "%call_ln184 = call void @rdc_mont.140_Pipeline_VITIS_LOOP_185_3, i64 %v_68, i64 %u_61, i3 %trunc_ln184, i4 %add_ln185, i1 %mc_offset_read, i64 %mc, i3 %trunc_ln184, i64 %v_68_loc, i64 %u_54_loc, i64 %t_loc, i64 %p503p1_1" [src/generic/fp_generic.c:184]   --->   Operation 59 'call' 'call_ln184' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%ma_addr_11 = getelementptr i64 %ma, i32 0, i32 %zext_ln185" [src/generic/fp_generic.c:193]   --->   Operation 60 'getelementptr' 'ma_addr_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [2/2] (3.25ns)   --->   "%ma_load_11 = load i4 %ma_addr_11" [src/generic/fp_generic.c:193]   --->   Operation 61 'load' 'ma_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 6.77>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%v_68_loc_load = load i64 %v_68_loc"   --->   Operation 62 'load' 'v_68_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/2] ( I:3.25ns O:3.25ns )   --->   "%ma_load_11 = load i4 %ma_addr_11" [src/generic/fp_generic.c:193]   --->   Operation 63 'load' 'ma_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_5 : Operation 64 [1/1] (3.52ns)   --->   "%v_69 = add i64 %ma_load_11, i64 %v_68_loc_load" [src/generic/fp_generic.c:193]   --->   Operation 64 'add' 'v_69' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.04>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_78 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %mc_offset_read, i3 %trunc_ln184" [src/generic/fp_generic.c:196]   --->   Operation 65 'bitconcatenate' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln196 = zext i4 %tmp_78" [src/generic/fp_generic.c:196]   --->   Operation 66 'zext' 'zext_ln196' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%mc_addr_5 = getelementptr i64 %mc, i32 0, i32 %zext_ln196" [src/generic/fp_generic.c:196]   --->   Operation 67 'getelementptr' 'mc_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%u_54_loc_load = load i64 %u_54_loc"   --->   Operation 68 'load' 'u_54_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%t_loc_load = load i64 %t_loc"   --->   Operation 69 'load' 't_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node v_74)   --->   "%xor_ln105 = xor i64 %v_68_loc_load, i64 %v_69" [src/config.h:105->src/generic/fp_generic.c:193]   --->   Operation 70 'xor' 'xor_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node v_74)   --->   "%xor_ln105_127 = xor i64 %ma_load_11, i64 %v_68_loc_load" [src/config.h:105->src/generic/fp_generic.c:193]   --->   Operation 71 'xor' 'xor_ln105_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node v_74)   --->   "%or_ln105 = or i64 %xor_ln105_127, i64 %xor_ln105" [src/config.h:105->src/generic/fp_generic.c:193]   --->   Operation 72 'or' 'or_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node v_74)   --->   "%xor_ln105_128 = xor i64 %or_ln105, i64 %v_69" [src/config.h:105->src/generic/fp_generic.c:193]   --->   Operation 73 'xor' 'xor_ln105_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node v_74)   --->   "%carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_128, i32 63" [src/config.h:105->src/generic/fp_generic.c:193]   --->   Operation 74 'bitselect' 'carry' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node v_74)   --->   "%zext_ln105 = zext i1 %carry" [src/config.h:105->src/generic/fp_generic.c:193]   --->   Operation 75 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (3.52ns) (out node of the LUT)   --->   "%v_74 = add i64 %u_54_loc_load, i64 %zext_ln105" [src/generic/fp_generic.c:194]   --->   Operation 76 'add' 'v_74' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node u_66)   --->   "%bit_sel1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %v_74, i64 63" [src/config.h:105->src/generic/fp_generic.c:194]   --->   Operation 77 'bitselect' 'bit_sel1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node u_66)   --->   "%xor_ln105_129 = xor i1 %bit_sel1, i1 1" [src/config.h:105->src/generic/fp_generic.c:194]   --->   Operation 78 'xor' 'xor_ln105_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node u_66)   --->   "%trunc_ln105 = trunc i64 %v_74" [src/config.h:105->src/generic/fp_generic.c:194]   --->   Operation 79 'trunc' 'trunc_ln105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node u_66)   --->   "%xor_ln105_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln105_129, i63 %trunc_ln105" [src/config.h:105->src/generic/fp_generic.c:194]   --->   Operation 80 'bitconcatenate' 'xor_ln105_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node u_66)   --->   "%and_ln105 = and i64 %u_54_loc_load, i64 %xor_ln105_s" [src/config.h:105->src/generic/fp_generic.c:194]   --->   Operation 81 'and' 'and_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node u_66)   --->   "%carry_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %and_ln105, i32 63" [src/config.h:105->src/generic/fp_generic.c:194]   --->   Operation 82 'bitselect' 'carry_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node u_66)   --->   "%zext_ln105_37 = zext i1 %carry_37" [src/config.h:105->src/generic/fp_generic.c:194]   --->   Operation 83 'zext' 'zext_ln105_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (3.52ns) (out node of the LUT)   --->   "%u_66 = add i64 %t_loc_load, i64 %zext_ln105_37" [src/generic/fp_generic.c:195]   --->   Operation 84 'add' 'u_66' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln196 = store i64 %v_69, i4 %mc_addr_5" [src/generic/fp_generic.c:196]   --->   Operation 85 'store' 'store_ln196' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_6 : Operation 86 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %v_74, i64 %v_025" [src/generic/fp_generic.c:178]   --->   Operation 86 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>

State 7 <SV = 6> <Delay = 1.58>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%speclooptripcount_ln177 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/generic/fp_generic.c:177]   --->   Operation 87 'speclooptripcount' 'speclooptripcount_ln177' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln184 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [src/generic/fp_generic.c:184]   --->   Operation 88 'specloopname' 'specloopname_ln184' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %u_66, i64 %u_024" [src/generic/fp_generic.c:178]   --->   Operation 89 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln184 = br void %VITIS_LOOP_185_3" [src/generic/fp_generic.c:184]   --->   Operation 90 'br' 'br_ln184' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 5.80>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%i_16 = load i4 %i_12" [src/generic/fp_generic.c:202]   --->   Operation 91 'load' 'i_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (1.73ns)   --->   "%icmp_ln202 = icmp_eq  i4 %i_16, i4 15" [src/generic/fp_generic.c:202]   --->   Operation 92 'icmp' 'icmp_ln202' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln202 = br i1 %icmp_ln202, void %for.body56.split, void %for.end120" [src/generic/fp_generic.c:202]   --->   Operation 93 'br' 'br_ln202' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%count_load = load i32 %count" [src/generic/fp_generic.c:204]   --->   Operation 94 'load' 'count_load' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (2.55ns)   --->   "%icmp_ln203 = icmp_ne  i32 %count_load, i32 0" [src/generic/fp_generic.c:203]   --->   Operation 95 'icmp' 'icmp_ln203' <Predicate = (!icmp_ln202)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (2.55ns)   --->   "%add_ln204 = add i32 %count_load, i32 4294967295" [src/generic/fp_generic.c:204]   --->   Operation 96 'add' 'add_ln204' <Predicate = (!icmp_ln202)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.69ns)   --->   "%count_7 = select i1 %icmp_ln203, i32 %add_ln204, i32 0" [src/generic/fp_generic.c:203]   --->   Operation 97 'select' 'count_7' <Predicate = (!icmp_ln202)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (2.55ns)   --->   "%sub66 = sub i32 8, i32 %count_7" [src/generic/fp_generic.c:203]   --->   Operation 98 'sub' 'sub66' <Predicate = (!icmp_ln202)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (1.73ns)   --->   "%add_ln202 = add i4 %i_16, i4 1" [src/generic/fp_generic.c:202]   --->   Operation 99 'add' 'add_ln202' <Predicate = (!icmp_ln202)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (1.58ns)   --->   "%store_ln177 = store i4 %add_ln202, i4 %i_12" [src/generic/fp_generic.c:177]   --->   Operation 100 'store' 'store_ln177' <Predicate = (!icmp_ln202)> <Delay = 1.58>
ST_8 : Operation 101 [1/1] (1.58ns)   --->   "%store_ln177 = store i32 %count_7, i32 %count" [src/generic/fp_generic.c:177]   --->   Operation 101 'store' 'store_ln177' <Predicate = (!icmp_ln202)> <Delay = 1.58>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%ma_addr = getelementptr i64 %ma, i32 0, i32 15" [src/generic/fp_generic.c:222]   --->   Operation 102 'getelementptr' 'ma_addr' <Predicate = (icmp_ln202)> <Delay = 0.00>
ST_8 : Operation 103 [2/2] (3.25ns)   --->   "%ma_load = load i4 %ma_addr" [src/generic/fp_generic.c:222]   --->   Operation 103 'load' 'ma_load' <Predicate = (icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 9 <SV = 4> <Delay = 6.57>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%u_load = load i64 %u"   --->   Operation 104 'load' 'u_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%v_56_load_2 = load i64 %v_56"   --->   Operation 105 'load' 'v_56_load_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%indvars_iv_load = load i4 %indvars_iv" [src/generic/fp_generic.c:202]   --->   Operation 106 'load' 'indvars_iv_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln202 = trunc i4 %indvars_iv_load" [src/generic/fp_generic.c:202]   --->   Operation 107 'trunc' 'trunc_ln202' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln202_8 = trunc i4 %i_16" [src/generic/fp_generic.c:202]   --->   Operation 108 'trunc' 'trunc_ln202_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [2/2] (6.57ns)   --->   "%call_ln202 = call void @rdc_mont.140_Pipeline_VITIS_LOOP_206_5, i3 %trunc_ln202, i64 %v_56_load_2, i64 %u_load, i32 %sub66, i4 %tmp_s, i64 %mc, i3 %trunc_ln202_8, i64 %v_72_loc, i64 %u_46_loc, i64 %t_30_loc, i64 %p503p1_1" [src/generic/fp_generic.c:202]   --->   Operation 109 'call' 'call_ln202' <Predicate = true> <Delay = 6.57> <CoreType = "Generic">   --->   Generic Core
ST_9 : Operation 110 [1/1] (1.73ns)   --->   "%add_ln202_6 = add i4 %indvars_iv_load, i4 1" [src/generic/fp_generic.c:202]   --->   Operation 110 'add' 'add_ln202_6' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (1.58ns)   --->   "%store_ln202 = store i4 %add_ln202_6, i4 %indvars_iv" [src/generic/fp_generic.c:202]   --->   Operation 111 'store' 'store_ln202' <Predicate = true> <Delay = 1.58>

State 10 <SV = 5> <Delay = 3.25>
ST_10 : Operation 112 [1/2] (0.00ns)   --->   "%call_ln202 = call void @rdc_mont.140_Pipeline_VITIS_LOOP_206_5, i3 %trunc_ln202, i64 %v_56_load_2, i64 %u_load, i32 %sub66, i4 %tmp_s, i64 %mc, i3 %trunc_ln202_8, i64 %v_72_loc, i64 %u_46_loc, i64 %t_30_loc, i64 %p503p1_1" [src/generic/fp_generic.c:202]   --->   Operation 112 'call' 'call_ln202' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln214 = zext i4 %i_16" [src/generic/fp_generic.c:214]   --->   Operation 113 'zext' 'zext_ln214' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%ma_addr_12 = getelementptr i64 %ma, i32 0, i32 %zext_ln214" [src/generic/fp_generic.c:214]   --->   Operation 114 'getelementptr' 'ma_addr_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [2/2] (3.25ns)   --->   "%ma_load_12 = load i4 %ma_addr_12" [src/generic/fp_generic.c:214]   --->   Operation 115 'load' 'ma_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 11 <SV = 6> <Delay = 6.77>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%v_72_loc_load = load i64 %v_72_loc"   --->   Operation 116 'load' 'v_72_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 117 [1/2] ( I:3.25ns O:3.25ns )   --->   "%ma_load_12 = load i4 %ma_addr_12" [src/generic/fp_generic.c:214]   --->   Operation 117 'load' 'ma_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_11 : Operation 118 [1/1] (3.52ns)   --->   "%v_72 = add i64 %ma_load_12, i64 %v_72_loc_load" [src/generic/fp_generic.c:214]   --->   Operation 118 'add' 'v_72' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 7> <Delay = 7.04>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%u_46_loc_load = load i64 %u_46_loc"   --->   Operation 119 'load' 'u_46_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%t_30_loc_load = load i64 %t_30_loc"   --->   Operation 120 'load' 't_30_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_130 = xor i64 %v_72_loc_load, i64 %v_72" [src/config.h:105->src/generic/fp_generic.c:214]   --->   Operation 121 'xor' 'xor_ln105_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_131 = xor i64 %ma_load_12, i64 %v_72_loc_load" [src/config.h:105->src/generic/fp_generic.c:214]   --->   Operation 122 'xor' 'xor_ln105_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln105_23 = or i64 %xor_ln105_131, i64 %xor_ln105_130" [src/config.h:105->src/generic/fp_generic.c:214]   --->   Operation 123 'or' 'or_ln105_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_132 = xor i64 %or_ln105_23, i64 %v_72" [src/config.h:105->src/generic/fp_generic.c:214]   --->   Operation 124 'xor' 'xor_ln105_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%carry_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_132, i32 63" [src/config.h:105->src/generic/fp_generic.c:214]   --->   Operation 125 'bitselect' 'carry_38' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%zext_ln105_38 = zext i1 %carry_38" [src/config.h:105->src/generic/fp_generic.c:214]   --->   Operation 126 'zext' 'zext_ln105_38' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (3.52ns) (out node of the LUT)   --->   "%tempReg = add i64 %u_46_loc_load, i64 %zext_ln105_38" [src/generic/fp_generic.c:215]   --->   Operation 127 'add' 'tempReg' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%bit_sel7 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/config.h:105->src/generic/fp_generic.c:215]   --->   Operation 128 'bitselect' 'bit_sel7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%xor_ln105_133 = xor i1 %bit_sel7, i1 1" [src/config.h:105->src/generic/fp_generic.c:215]   --->   Operation 129 'xor' 'xor_ln105_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%trunc_ln105_25 = trunc i64 %tempReg" [src/config.h:105->src/generic/fp_generic.c:215]   --->   Operation 130 'trunc' 'trunc_ln105_25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%xor_ln105_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln105_133, i63 %trunc_ln105_25" [src/config.h:105->src/generic/fp_generic.c:215]   --->   Operation 131 'bitconcatenate' 'xor_ln105_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%and_ln105_7 = and i64 %u_46_loc_load, i64 %xor_ln105_6" [src/config.h:105->src/generic/fp_generic.c:215]   --->   Operation 132 'and' 'and_ln105_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%carry_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %and_ln105_7, i32 63" [src/config.h:105->src/generic/fp_generic.c:215]   --->   Operation 133 'bitselect' 'carry_39' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%zext_ln105_39 = zext i1 %carry_39" [src/config.h:105->src/generic/fp_generic.c:215]   --->   Operation 134 'zext' 'zext_ln105_39' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (3.52ns) (out node of the LUT)   --->   "%t = add i64 %t_30_loc_load, i64 %zext_ln105_39" [src/generic/fp_generic.c:216]   --->   Operation 135 'add' 't' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_79 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %mc_offset_read, i3 %trunc_ln202_8" [src/generic/fp_generic.c:217]   --->   Operation 136 'bitconcatenate' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln217 = zext i4 %tmp_79" [src/generic/fp_generic.c:217]   --->   Operation 137 'zext' 'zext_ln217' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%mc_addr_6 = getelementptr i64 %mc, i32 0, i32 %zext_ln217" [src/generic/fp_generic.c:217]   --->   Operation 138 'getelementptr' 'mc_addr_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 139 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store i64 %v_72, i4 %mc_addr_6" [src/generic/fp_generic.c:217]   --->   Operation 139 'store' 'store_ln217' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_12 : Operation 140 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %tempReg, i64 %v_56" [src/generic/fp_generic.c:178]   --->   Operation 140 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>

State 13 <SV = 8> <Delay = 1.58>
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "%speclooptripcount_ln177 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7" [src/generic/fp_generic.c:177]   --->   Operation 141 'speclooptripcount' 'speclooptripcount_ln177' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%specloopname_ln202 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38" [src/generic/fp_generic.c:202]   --->   Operation 142 'specloopname' 'specloopname_ln202' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 143 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %t, i64 %u" [src/generic/fp_generic.c:178]   --->   Operation 143 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln202 = br void %for.body56" [src/generic/fp_generic.c:202]   --->   Operation 144 'br' 'br_ln202' <Predicate = true> <Delay = 0.00>

State 14 <SV = 4> <Delay = 3.25>
ST_14 : Operation 145 [1/2] ( I:3.25ns O:3.25ns )   --->   "%ma_load = load i4 %ma_addr" [src/generic/fp_generic.c:222]   --->   Operation 145 'load' 'ma_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 15 <SV = 5> <Delay = 6.77>
ST_15 : Operation 146 [1/1] (0.00ns)   --->   "%v_56_load = load i64 %v_56" [src/generic/fp_generic.c:222]   --->   Operation 146 'load' 'v_56_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 147 [1/1] (3.52ns)   --->   "%v = add i64 %ma_load, i64 %v_56_load" [src/generic/fp_generic.c:222]   --->   Operation 147 'add' 'v' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 148 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln223 = store i64 %v, i4 %mc_addr" [src/generic/fp_generic.c:223]   --->   Operation 148 'store' 'store_ln223' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_15 : Operation 149 [1/1] (0.00ns)   --->   "%ret_ln224 = ret" [src/generic/fp_generic.c:224]   --->   Operation 149 'ret' 'ret_ln224' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ma]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ mc_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p503p1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_11                    (alloca           ) [ 0111111100000000]
u_024                   (alloca           ) [ 0111111100000000]
v_025                   (alloca           ) [ 0111111100000000]
mc_offset_read          (read             ) [ 0011111111111100]
t_30_loc                (alloca           ) [ 0011111111111100]
u_46_loc                (alloca           ) [ 0011111111111100]
v_72_loc                (alloca           ) [ 0011111111111100]
t_loc                   (alloca           ) [ 0011111100000000]
u_54_loc                (alloca           ) [ 0011111100000000]
v_68_loc                (alloca           ) [ 0011111100000000]
tmp_s                   (bitconcatenate   ) [ 0011111111111100]
store_ln178             (store            ) [ 0000000000000000]
store_ln178             (store            ) [ 0000000000000000]
store_ln177             (store            ) [ 0000000000000000]
tmp_77                  (bitconcatenate   ) [ 0000000000000000]
zext_ln223              (zext             ) [ 0000000000000000]
mc_addr                 (getelementptr    ) [ 0001111111111111]
call_ln181              (call             ) [ 0000000000000000]
br_ln184                (br               ) [ 0000000000000000]
i                       (load             ) [ 0000000000000000]
u_61                    (load             ) [ 0000100000000000]
v_68                    (load             ) [ 0000100000000000]
icmp_ln184              (icmp             ) [ 0001111100000000]
add_ln184               (add              ) [ 0000000000000000]
br_ln184                (br               ) [ 0000000000000000]
trunc_ln184             (trunc            ) [ 0000111000000000]
zext_ln185_7            (zext             ) [ 0000000000000000]
add_ln185               (add              ) [ 0000100000000000]
store_ln177             (store            ) [ 0000000000000000]
count                   (alloca           ) [ 0001111111111100]
u                       (alloca           ) [ 0001111111111100]
v_56                    (alloca           ) [ 0001111111111111]
indvars_iv              (alloca           ) [ 0001111111111100]
i_12                    (alloca           ) [ 0001111111111100]
store_ln177             (store            ) [ 0000000000000000]
store_ln0               (store            ) [ 0000000000000000]
store_ln178             (store            ) [ 0000000000000000]
store_ln178             (store            ) [ 0000000000000000]
store_ln177             (store            ) [ 0000000000000000]
br_ln202                (br               ) [ 0000000000000000]
zext_ln185              (zext             ) [ 0000000000000000]
call_ln184              (call             ) [ 0000000000000000]
ma_addr_11              (getelementptr    ) [ 0000010000000000]
v_68_loc_load           (load             ) [ 0000001000000000]
ma_load_11              (load             ) [ 0000001000000000]
v_69                    (add              ) [ 0000001000000000]
tmp_78                  (bitconcatenate   ) [ 0000000000000000]
zext_ln196              (zext             ) [ 0000000000000000]
mc_addr_5               (getelementptr    ) [ 0000000000000000]
u_54_loc_load           (load             ) [ 0000000000000000]
t_loc_load              (load             ) [ 0000000000000000]
xor_ln105               (xor              ) [ 0000000000000000]
xor_ln105_127           (xor              ) [ 0000000000000000]
or_ln105                (or               ) [ 0000000000000000]
xor_ln105_128           (xor              ) [ 0000000000000000]
carry                   (bitselect        ) [ 0000000000000000]
zext_ln105              (zext             ) [ 0000000000000000]
v_74                    (add              ) [ 0000000000000000]
bit_sel1                (bitselect        ) [ 0000000000000000]
xor_ln105_129           (xor              ) [ 0000000000000000]
trunc_ln105             (trunc            ) [ 0000000000000000]
xor_ln105_s             (bitconcatenate   ) [ 0000000000000000]
and_ln105               (and              ) [ 0000000000000000]
carry_37                (bitselect        ) [ 0000000000000000]
zext_ln105_37           (zext             ) [ 0000000000000000]
u_66                    (add              ) [ 0000000100000000]
store_ln196             (store            ) [ 0000000000000000]
store_ln178             (store            ) [ 0000000000000000]
speclooptripcount_ln177 (speclooptripcount) [ 0000000000000000]
specloopname_ln184      (specloopname     ) [ 0000000000000000]
store_ln178             (store            ) [ 0000000000000000]
br_ln184                (br               ) [ 0000000000000000]
i_16                    (load             ) [ 0000000001100000]
icmp_ln202              (icmp             ) [ 0000000011111100]
br_ln202                (br               ) [ 0000000000000000]
count_load              (load             ) [ 0000000000000000]
icmp_ln203              (icmp             ) [ 0000000000000000]
add_ln204               (add              ) [ 0000000000000000]
count_7                 (select           ) [ 0000000000000000]
sub66                   (sub              ) [ 0000000001100000]
add_ln202               (add              ) [ 0000000000000000]
store_ln177             (store            ) [ 0000000000000000]
store_ln177             (store            ) [ 0000000000000000]
ma_addr                 (getelementptr    ) [ 0000000000000010]
u_load                  (load             ) [ 0000000000100000]
v_56_load_2             (load             ) [ 0000000000100000]
indvars_iv_load         (load             ) [ 0000000000000000]
trunc_ln202             (trunc            ) [ 0000000000100000]
trunc_ln202_8           (trunc            ) [ 0000000000111000]
add_ln202_6             (add              ) [ 0000000000000000]
store_ln202             (store            ) [ 0000000000000000]
call_ln202              (call             ) [ 0000000000000000]
zext_ln214              (zext             ) [ 0000000000000000]
ma_addr_12              (getelementptr    ) [ 0000000000010000]
v_72_loc_load           (load             ) [ 0000000000001000]
ma_load_12              (load             ) [ 0000000000001000]
v_72                    (add              ) [ 0000000000001000]
u_46_loc_load           (load             ) [ 0000000000000000]
t_30_loc_load           (load             ) [ 0000000000000000]
xor_ln105_130           (xor              ) [ 0000000000000000]
xor_ln105_131           (xor              ) [ 0000000000000000]
or_ln105_23             (or               ) [ 0000000000000000]
xor_ln105_132           (xor              ) [ 0000000000000000]
carry_38                (bitselect        ) [ 0000000000000000]
zext_ln105_38           (zext             ) [ 0000000000000000]
tempReg                 (add              ) [ 0000000000000000]
bit_sel7                (bitselect        ) [ 0000000000000000]
xor_ln105_133           (xor              ) [ 0000000000000000]
trunc_ln105_25          (trunc            ) [ 0000000000000000]
xor_ln105_6             (bitconcatenate   ) [ 0000000000000000]
and_ln105_7             (and              ) [ 0000000000000000]
carry_39                (bitselect        ) [ 0000000000000000]
zext_ln105_39           (zext             ) [ 0000000000000000]
t                       (add              ) [ 0000000000000100]
tmp_79                  (bitconcatenate   ) [ 0000000000000000]
zext_ln217              (zext             ) [ 0000000000000000]
mc_addr_6               (getelementptr    ) [ 0000000000000000]
store_ln217             (store            ) [ 0000000000000000]
store_ln178             (store            ) [ 0000000000000000]
speclooptripcount_ln177 (speclooptripcount) [ 0000000000000000]
specloopname_ln202      (specloopname     ) [ 0000000000000000]
store_ln178             (store            ) [ 0000000000000000]
br_ln202                (br               ) [ 0000000000000000]
ma_load                 (load             ) [ 0000000000000001]
v_56_load               (load             ) [ 0000000000000000]
v                       (add              ) [ 0000000000000000]
store_ln223             (store            ) [ 0000000000000000]
ret_ln224               (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ma">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ma"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mc">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mc"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mc_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mc_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p503p1_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p503p1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rdc_mont.140_Pipeline_VITIS_LOOP_180_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rdc_mont.140_Pipeline_VITIS_LOOP_185_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rdc_mont.140_Pipeline_VITIS_LOOP_206_5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_38"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="i_11_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_11/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="u_024_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_024/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="v_025_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_025/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="t_30_loc_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_30_loc/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="u_46_loc_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_46_loc/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="v_72_loc_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_72_loc/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="t_loc_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_loc/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="u_54_loc_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_54_loc/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="v_68_loc_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_68_loc/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="count_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="u_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="v_56_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_56/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="indvars_iv_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="i_12_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_12/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="mc_offset_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mc_offset_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="mc_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="4" slack="0"/>
<pin id="136" dir="1" index="3" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mc_addr/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="ma_addr_11_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="64" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="3" slack="0"/>
<pin id="143" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ma_addr_11/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="4" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ma_load_11/4 ma_load/8 ma_load_12/10 "/>
</bind>
</comp>

<comp id="152" class="1004" name="mc_addr_5_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="4" slack="0"/>
<pin id="156" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mc_addr_5/6 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="0"/>
<pin id="161" dir="0" index="1" bw="64" slack="0"/>
<pin id="162" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/6 store_ln217/12 store_ln223/15 "/>
</bind>
</comp>

<comp id="165" class="1004" name="ma_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="64" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="5" slack="0"/>
<pin id="169" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ma_addr/8 "/>
</bind>
</comp>

<comp id="174" class="1004" name="ma_addr_12_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="4" slack="0"/>
<pin id="178" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ma_addr_12/10 "/>
</bind>
</comp>

<comp id="182" class="1004" name="mc_addr_6_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="4" slack="0"/>
<pin id="186" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mc_addr_6/12 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="0" slack="0"/>
<pin id="192" dir="0" index="1" bw="64" slack="0"/>
<pin id="193" dir="0" index="2" bw="4" slack="0"/>
<pin id="194" dir="0" index="3" bw="1" slack="0"/>
<pin id="195" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln181/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="0" slack="0"/>
<pin id="201" dir="0" index="1" bw="64" slack="0"/>
<pin id="202" dir="0" index="2" bw="64" slack="0"/>
<pin id="203" dir="0" index="3" bw="3" slack="0"/>
<pin id="204" dir="0" index="4" bw="4" slack="0"/>
<pin id="205" dir="0" index="5" bw="1" slack="2"/>
<pin id="206" dir="0" index="6" bw="64" slack="0"/>
<pin id="207" dir="0" index="7" bw="3" slack="0"/>
<pin id="208" dir="0" index="8" bw="64" slack="2"/>
<pin id="209" dir="0" index="9" bw="64" slack="2"/>
<pin id="210" dir="0" index="10" bw="64" slack="2"/>
<pin id="211" dir="0" index="11" bw="64" slack="0"/>
<pin id="212" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln184/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="3" slack="0"/>
<pin id="219" dir="0" index="2" bw="64" slack="0"/>
<pin id="220" dir="0" index="3" bw="64" slack="0"/>
<pin id="221" dir="0" index="4" bw="32" slack="1"/>
<pin id="222" dir="0" index="5" bw="4" slack="4"/>
<pin id="223" dir="0" index="6" bw="64" slack="0"/>
<pin id="224" dir="0" index="7" bw="3" slack="0"/>
<pin id="225" dir="0" index="8" bw="64" slack="4"/>
<pin id="226" dir="0" index="9" bw="64" slack="4"/>
<pin id="227" dir="0" index="10" bw="64" slack="4"/>
<pin id="228" dir="0" index="11" bw="64" slack="0"/>
<pin id="229" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln202/9 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_load_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="2"/>
<pin id="235" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_56_load_2/9 v_56_load/15 "/>
</bind>
</comp>

<comp id="237" class="1005" name="reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="1"/>
<pin id="239" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ma_load_11 ma_load_12 ma_load "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_s_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="1" slack="0"/>
<pin id="245" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln178_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="64" slack="0"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln178_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="64" slack="0"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="store_ln177_store_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="4" slack="0"/>
<pin id="263" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_77_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="1"/>
<pin id="268" dir="0" index="2" bw="1" slack="0"/>
<pin id="269" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_77/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="zext_ln223_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="4" slack="0"/>
<pin id="274" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="i_load_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="2"/>
<pin id="279" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="u_61_load_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="64" slack="2"/>
<pin id="282" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_61/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="v_68_load_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="2"/>
<pin id="286" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_68/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="icmp_ln184_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="4" slack="0"/>
<pin id="290" dir="0" index="1" bw="4" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln184/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="add_ln184_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="4" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln184/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="trunc_ln184_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="4" slack="0"/>
<pin id="302" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln184/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="zext_ln185_7_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="3" slack="0"/>
<pin id="308" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln185_7/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="add_ln185_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="3" slack="0"/>
<pin id="312" dir="0" index="1" bw="2" slack="0"/>
<pin id="313" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln185/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="store_ln177_store_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="4" slack="0"/>
<pin id="319" dir="0" index="1" bw="4" slack="2"/>
<pin id="320" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="store_ln177_store_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="4" slack="0"/>
<pin id="324" dir="0" index="1" bw="4" slack="0"/>
<pin id="325" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="store_ln0_store_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="4" slack="0"/>
<pin id="330" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="store_ln178_store_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="64" slack="0"/>
<pin id="334" dir="0" index="1" bw="64" slack="0"/>
<pin id="335" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="store_ln178_store_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="64" slack="0"/>
<pin id="339" dir="0" index="1" bw="64" slack="0"/>
<pin id="340" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="store_ln177_store_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="3" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="0"/>
<pin id="345" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln185_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="3" slack="1"/>
<pin id="349" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln185/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="v_68_loc_load_load_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="64" slack="4"/>
<pin id="353" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_68_loc_load/5 "/>
</bind>
</comp>

<comp id="354" class="1004" name="v_69_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="64" slack="0"/>
<pin id="356" dir="0" index="1" bw="64" slack="0"/>
<pin id="357" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_69/5 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_78_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="4" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="5"/>
<pin id="363" dir="0" index="2" bw="3" slack="3"/>
<pin id="364" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_78/6 "/>
</bind>
</comp>

<comp id="366" class="1004" name="zext_ln196_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="0"/>
<pin id="368" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln196/6 "/>
</bind>
</comp>

<comp id="371" class="1004" name="u_54_loc_load_load_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="64" slack="5"/>
<pin id="373" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_54_loc_load/6 "/>
</bind>
</comp>

<comp id="374" class="1004" name="t_loc_load_load_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="64" slack="5"/>
<pin id="376" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_loc_load/6 "/>
</bind>
</comp>

<comp id="377" class="1004" name="xor_ln105_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="379" dir="0" index="1" bw="64" slack="1"/>
<pin id="380" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105/6 "/>
</bind>
</comp>

<comp id="381" class="1004" name="xor_ln105_127_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="64" slack="1"/>
<pin id="383" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="384" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_127/6 "/>
</bind>
</comp>

<comp id="386" class="1004" name="or_ln105_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="64" slack="0"/>
<pin id="388" dir="0" index="1" bw="64" slack="0"/>
<pin id="389" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105/6 "/>
</bind>
</comp>

<comp id="392" class="1004" name="xor_ln105_128_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="64" slack="0"/>
<pin id="394" dir="0" index="1" bw="64" slack="1"/>
<pin id="395" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_128/6 "/>
</bind>
</comp>

<comp id="397" class="1004" name="carry_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="64" slack="0"/>
<pin id="400" dir="0" index="2" bw="7" slack="0"/>
<pin id="401" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry/6 "/>
</bind>
</comp>

<comp id="405" class="1004" name="zext_ln105_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/6 "/>
</bind>
</comp>

<comp id="409" class="1004" name="v_74_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="64" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_74/6 "/>
</bind>
</comp>

<comp id="415" class="1004" name="bit_sel1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="64" slack="0"/>
<pin id="418" dir="0" index="2" bw="7" slack="0"/>
<pin id="419" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel1/6 "/>
</bind>
</comp>

<comp id="423" class="1004" name="xor_ln105_129_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_129/6 "/>
</bind>
</comp>

<comp id="429" class="1004" name="trunc_ln105_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="64" slack="0"/>
<pin id="431" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105/6 "/>
</bind>
</comp>

<comp id="433" class="1004" name="xor_ln105_s_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="64" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="0" index="2" bw="63" slack="0"/>
<pin id="437" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln105_s/6 "/>
</bind>
</comp>

<comp id="441" class="1004" name="and_ln105_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="64" slack="0"/>
<pin id="443" dir="0" index="1" bw="64" slack="0"/>
<pin id="444" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln105/6 "/>
</bind>
</comp>

<comp id="447" class="1004" name="carry_37_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="64" slack="0"/>
<pin id="450" dir="0" index="2" bw="7" slack="0"/>
<pin id="451" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry_37/6 "/>
</bind>
</comp>

<comp id="455" class="1004" name="zext_ln105_37_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_37/6 "/>
</bind>
</comp>

<comp id="459" class="1004" name="u_66_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="64" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u_66/6 "/>
</bind>
</comp>

<comp id="465" class="1004" name="store_ln178_store_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="64" slack="0"/>
<pin id="467" dir="0" index="1" bw="64" slack="5"/>
<pin id="468" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/6 "/>
</bind>
</comp>

<comp id="470" class="1004" name="store_ln178_store_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="64" slack="1"/>
<pin id="472" dir="0" index="1" bw="64" slack="6"/>
<pin id="473" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/7 "/>
</bind>
</comp>

<comp id="474" class="1004" name="i_16_load_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="4" slack="1"/>
<pin id="476" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_16/8 "/>
</bind>
</comp>

<comp id="477" class="1004" name="icmp_ln202_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="4" slack="0"/>
<pin id="479" dir="0" index="1" bw="4" slack="0"/>
<pin id="480" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln202/8 "/>
</bind>
</comp>

<comp id="483" class="1004" name="count_load_load_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="1"/>
<pin id="485" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_load/8 "/>
</bind>
</comp>

<comp id="486" class="1004" name="icmp_ln203_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="0"/>
<pin id="489" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln203/8 "/>
</bind>
</comp>

<comp id="492" class="1004" name="add_ln204_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln204/8 "/>
</bind>
</comp>

<comp id="498" class="1004" name="count_7_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="32" slack="0"/>
<pin id="501" dir="0" index="2" bw="32" slack="0"/>
<pin id="502" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_7/8 "/>
</bind>
</comp>

<comp id="506" class="1004" name="sub66_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="5" slack="0"/>
<pin id="508" dir="0" index="1" bw="32" slack="0"/>
<pin id="509" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub66/8 "/>
</bind>
</comp>

<comp id="512" class="1004" name="add_ln202_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="4" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln202/8 "/>
</bind>
</comp>

<comp id="518" class="1004" name="store_ln177_store_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="4" slack="0"/>
<pin id="520" dir="0" index="1" bw="4" slack="1"/>
<pin id="521" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/8 "/>
</bind>
</comp>

<comp id="523" class="1004" name="store_ln177_store_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="0"/>
<pin id="525" dir="0" index="1" bw="32" slack="1"/>
<pin id="526" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/8 "/>
</bind>
</comp>

<comp id="528" class="1004" name="u_load_load_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="64" slack="2"/>
<pin id="530" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_load/9 "/>
</bind>
</comp>

<comp id="532" class="1004" name="indvars_iv_load_load_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="4" slack="2"/>
<pin id="534" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv_load/9 "/>
</bind>
</comp>

<comp id="535" class="1004" name="trunc_ln202_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="4" slack="0"/>
<pin id="537" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln202/9 "/>
</bind>
</comp>

<comp id="540" class="1004" name="trunc_ln202_8_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="4" slack="1"/>
<pin id="542" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln202_8/9 "/>
</bind>
</comp>

<comp id="544" class="1004" name="add_ln202_6_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="4" slack="0"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln202_6/9 "/>
</bind>
</comp>

<comp id="550" class="1004" name="store_ln202_store_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="4" slack="0"/>
<pin id="552" dir="0" index="1" bw="4" slack="2"/>
<pin id="553" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln202/9 "/>
</bind>
</comp>

<comp id="555" class="1004" name="zext_ln214_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="4" slack="2"/>
<pin id="557" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln214/10 "/>
</bind>
</comp>

<comp id="559" class="1004" name="v_72_loc_load_load_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="64" slack="6"/>
<pin id="561" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_72_loc_load/11 "/>
</bind>
</comp>

<comp id="562" class="1004" name="v_72_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="64" slack="0"/>
<pin id="564" dir="0" index="1" bw="64" slack="0"/>
<pin id="565" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_72/11 "/>
</bind>
</comp>

<comp id="568" class="1004" name="u_46_loc_load_load_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="64" slack="7"/>
<pin id="570" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_46_loc_load/12 "/>
</bind>
</comp>

<comp id="571" class="1004" name="t_30_loc_load_load_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="64" slack="7"/>
<pin id="573" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_30_loc_load/12 "/>
</bind>
</comp>

<comp id="574" class="1004" name="xor_ln105_130_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="576" dir="0" index="1" bw="64" slack="1"/>
<pin id="577" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_130/12 "/>
</bind>
</comp>

<comp id="578" class="1004" name="xor_ln105_131_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="64" slack="1"/>
<pin id="580" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="581" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_131/12 "/>
</bind>
</comp>

<comp id="583" class="1004" name="or_ln105_23_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="64" slack="0"/>
<pin id="585" dir="0" index="1" bw="64" slack="0"/>
<pin id="586" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105_23/12 "/>
</bind>
</comp>

<comp id="589" class="1004" name="xor_ln105_132_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="64" slack="0"/>
<pin id="591" dir="0" index="1" bw="64" slack="1"/>
<pin id="592" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_132/12 "/>
</bind>
</comp>

<comp id="594" class="1004" name="carry_38_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="64" slack="0"/>
<pin id="597" dir="0" index="2" bw="7" slack="0"/>
<pin id="598" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry_38/12 "/>
</bind>
</comp>

<comp id="602" class="1004" name="zext_ln105_38_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_38/12 "/>
</bind>
</comp>

<comp id="606" class="1004" name="tempReg_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="64" slack="0"/>
<pin id="608" dir="0" index="1" bw="1" slack="0"/>
<pin id="609" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/12 "/>
</bind>
</comp>

<comp id="612" class="1004" name="bit_sel7_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="0" index="1" bw="64" slack="0"/>
<pin id="615" dir="0" index="2" bw="7" slack="0"/>
<pin id="616" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel7/12 "/>
</bind>
</comp>

<comp id="620" class="1004" name="xor_ln105_133_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="0"/>
<pin id="622" dir="0" index="1" bw="1" slack="0"/>
<pin id="623" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_133/12 "/>
</bind>
</comp>

<comp id="626" class="1004" name="trunc_ln105_25_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="64" slack="0"/>
<pin id="628" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105_25/12 "/>
</bind>
</comp>

<comp id="630" class="1004" name="xor_ln105_6_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="64" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="0" index="2" bw="63" slack="0"/>
<pin id="634" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln105_6/12 "/>
</bind>
</comp>

<comp id="638" class="1004" name="and_ln105_7_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="64" slack="0"/>
<pin id="640" dir="0" index="1" bw="64" slack="0"/>
<pin id="641" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln105_7/12 "/>
</bind>
</comp>

<comp id="644" class="1004" name="carry_39_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="64" slack="0"/>
<pin id="647" dir="0" index="2" bw="7" slack="0"/>
<pin id="648" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry_39/12 "/>
</bind>
</comp>

<comp id="652" class="1004" name="zext_ln105_39_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_39/12 "/>
</bind>
</comp>

<comp id="656" class="1004" name="t_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="64" slack="0"/>
<pin id="658" dir="0" index="1" bw="1" slack="0"/>
<pin id="659" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/12 "/>
</bind>
</comp>

<comp id="662" class="1004" name="tmp_79_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="4" slack="0"/>
<pin id="664" dir="0" index="1" bw="1" slack="7"/>
<pin id="665" dir="0" index="2" bw="3" slack="3"/>
<pin id="666" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_79/12 "/>
</bind>
</comp>

<comp id="668" class="1004" name="zext_ln217_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="4" slack="0"/>
<pin id="670" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln217/12 "/>
</bind>
</comp>

<comp id="673" class="1004" name="store_ln178_store_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="64" slack="0"/>
<pin id="675" dir="0" index="1" bw="64" slack="5"/>
<pin id="676" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/12 "/>
</bind>
</comp>

<comp id="678" class="1004" name="store_ln178_store_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="64" slack="1"/>
<pin id="680" dir="0" index="1" bw="64" slack="6"/>
<pin id="681" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/13 "/>
</bind>
</comp>

<comp id="682" class="1004" name="v_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="64" slack="1"/>
<pin id="684" dir="0" index="1" bw="64" slack="0"/>
<pin id="685" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v/15 "/>
</bind>
</comp>

<comp id="689" class="1005" name="i_11_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="4" slack="0"/>
<pin id="691" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_11 "/>
</bind>
</comp>

<comp id="696" class="1005" name="u_024_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="64" slack="0"/>
<pin id="698" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="u_024 "/>
</bind>
</comp>

<comp id="703" class="1005" name="v_025_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="64" slack="0"/>
<pin id="705" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v_025 "/>
</bind>
</comp>

<comp id="710" class="1005" name="mc_offset_read_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="1"/>
<pin id="712" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="mc_offset_read "/>
</bind>
</comp>

<comp id="719" class="1005" name="t_30_loc_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="64" slack="4"/>
<pin id="721" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="t_30_loc "/>
</bind>
</comp>

<comp id="725" class="1005" name="u_46_loc_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="64" slack="4"/>
<pin id="727" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="u_46_loc "/>
</bind>
</comp>

<comp id="731" class="1005" name="v_72_loc_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="64" slack="4"/>
<pin id="733" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="v_72_loc "/>
</bind>
</comp>

<comp id="737" class="1005" name="t_loc_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="64" slack="2"/>
<pin id="739" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="t_loc "/>
</bind>
</comp>

<comp id="743" class="1005" name="u_54_loc_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="64" slack="2"/>
<pin id="745" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="u_54_loc "/>
</bind>
</comp>

<comp id="749" class="1005" name="v_68_loc_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="64" slack="2"/>
<pin id="751" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="v_68_loc "/>
</bind>
</comp>

<comp id="755" class="1005" name="tmp_s_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="4" slack="1"/>
<pin id="757" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="761" class="1005" name="mc_addr_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="4" slack="4"/>
<pin id="763" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="mc_addr "/>
</bind>
</comp>

<comp id="775" class="1005" name="trunc_ln184_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="3" slack="1"/>
<pin id="777" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln184 "/>
</bind>
</comp>

<comp id="783" class="1005" name="add_ln185_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="4" slack="1"/>
<pin id="785" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln185 "/>
</bind>
</comp>

<comp id="788" class="1005" name="count_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="0"/>
<pin id="790" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="count "/>
</bind>
</comp>

<comp id="795" class="1005" name="u_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="64" slack="0"/>
<pin id="797" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="u "/>
</bind>
</comp>

<comp id="802" class="1005" name="v_56_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="64" slack="0"/>
<pin id="804" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v_56 "/>
</bind>
</comp>

<comp id="809" class="1005" name="indvars_iv_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="4" slack="0"/>
<pin id="811" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv "/>
</bind>
</comp>

<comp id="816" class="1005" name="i_12_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="4" slack="0"/>
<pin id="818" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_12 "/>
</bind>
</comp>

<comp id="823" class="1005" name="ma_addr_11_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="4" slack="1"/>
<pin id="825" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ma_addr_11 "/>
</bind>
</comp>

<comp id="831" class="1005" name="v_69_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="64" slack="1"/>
<pin id="833" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_69 "/>
</bind>
</comp>

<comp id="838" class="1005" name="u_66_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="64" slack="1"/>
<pin id="840" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u_66 "/>
</bind>
</comp>

<comp id="843" class="1005" name="i_16_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="4" slack="1"/>
<pin id="845" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_16 "/>
</bind>
</comp>

<comp id="852" class="1005" name="sub66_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="32" slack="1"/>
<pin id="854" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub66 "/>
</bind>
</comp>

<comp id="857" class="1005" name="ma_addr_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="4" slack="1"/>
<pin id="859" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ma_addr "/>
</bind>
</comp>

<comp id="865" class="1005" name="v_56_load_2_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="64" slack="1"/>
<pin id="867" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_56_load_2 "/>
</bind>
</comp>

<comp id="870" class="1005" name="trunc_ln202_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="3" slack="1"/>
<pin id="872" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln202 "/>
</bind>
</comp>

<comp id="875" class="1005" name="trunc_ln202_8_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="3" slack="1"/>
<pin id="877" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln202_8 "/>
</bind>
</comp>

<comp id="881" class="1005" name="ma_addr_12_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="4" slack="1"/>
<pin id="883" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ma_addr_12 "/>
</bind>
</comp>

<comp id="889" class="1005" name="v_72_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="64" slack="1"/>
<pin id="891" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_72 "/>
</bind>
</comp>

<comp id="896" class="1005" name="t_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="64" slack="1"/>
<pin id="898" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="901" class="1004" name="grp_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="903" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="904" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/3 albl/3 "/>
</bind>
</comp>

<comp id="905" class="1004" name="grp_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="907" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="908" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/3 albh/3 "/>
</bind>
</comp>

<comp id="909" class="1004" name="grp_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="911" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="912" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/3 ahbl/3 "/>
</bind>
</comp>

<comp id="913" class="1004" name="grp_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="915" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="916" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/3 ahbh/3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="10" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="24" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="0" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="24" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="139" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="24" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="152" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="170"><net_src comp="0" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="24" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="62" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="173"><net_src comp="165" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="179"><net_src comp="0" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="24" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="174" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="187"><net_src comp="2" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="24" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="182" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="196"><net_src comp="16" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="2" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="198"><net_src comp="126" pin="2"/><net_sink comp="190" pin=3"/></net>

<net id="213"><net_src comp="32" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="214"><net_src comp="2" pin="0"/><net_sink comp="199" pin=6"/></net>

<net id="215"><net_src comp="6" pin="0"/><net_sink comp="199" pin=11"/></net>

<net id="230"><net_src comp="64" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="231"><net_src comp="2" pin="0"/><net_sink comp="216" pin=6"/></net>

<net id="232"><net_src comp="6" pin="0"/><net_sink comp="216" pin=11"/></net>

<net id="236"><net_src comp="233" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="240"><net_src comp="146" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="12" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="126" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="14" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="249"><net_src comp="241" pin="3"/><net_sink comp="190" pin=2"/></net>

<net id="254"><net_src comp="18" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="18" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="20" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="12" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="22" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="275"><net_src comp="265" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="283"><net_src comp="280" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="287"><net_src comp="284" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="292"><net_src comp="277" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="26" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="277" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="28" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="303"><net_src comp="277" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="199" pin=3"/></net>

<net id="305"><net_src comp="300" pin="1"/><net_sink comp="199" pin=7"/></net>

<net id="309"><net_src comp="300" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="306" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="30" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="316"><net_src comp="310" pin="2"/><net_sink comp="199" pin=4"/></net>

<net id="321"><net_src comp="294" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="326"><net_src comp="26" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="28" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="336"><net_src comp="284" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="280" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="34" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="347" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="358"><net_src comp="146" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="351" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="365"><net_src comp="12" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="369"><net_src comp="360" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="385"><net_src comp="237" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="381" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="377" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="386" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="402"><net_src comp="36" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="392" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="38" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="408"><net_src comp="397" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="413"><net_src comp="371" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="405" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="420"><net_src comp="40" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="409" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="42" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="427"><net_src comp="415" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="44" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="432"><net_src comp="409" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="438"><net_src comp="46" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="423" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="440"><net_src comp="429" pin="1"/><net_sink comp="433" pin=2"/></net>

<net id="445"><net_src comp="371" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="433" pin="3"/><net_sink comp="441" pin=1"/></net>

<net id="452"><net_src comp="36" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="441" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="454"><net_src comp="38" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="458"><net_src comp="447" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="374" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="455" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="409" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="481"><net_src comp="474" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="56" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="490"><net_src comp="483" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="24" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="483" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="58" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="503"><net_src comp="486" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="492" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="505"><net_src comp="24" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="510"><net_src comp="60" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="498" pin="3"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="474" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="28" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="512" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="527"><net_src comp="498" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="528" pin="1"/><net_sink comp="216" pin=3"/></net>

<net id="538"><net_src comp="532" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="543"><net_src comp="540" pin="1"/><net_sink comp="216" pin=7"/></net>

<net id="548"><net_src comp="532" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="28" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="544" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="558"><net_src comp="555" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="566"><net_src comp="146" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="559" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="582"><net_src comp="237" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="587"><net_src comp="578" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="574" pin="2"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="583" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="599"><net_src comp="36" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="589" pin="2"/><net_sink comp="594" pin=1"/></net>

<net id="601"><net_src comp="38" pin="0"/><net_sink comp="594" pin=2"/></net>

<net id="605"><net_src comp="594" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="610"><net_src comp="568" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="602" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="617"><net_src comp="40" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="618"><net_src comp="606" pin="2"/><net_sink comp="612" pin=1"/></net>

<net id="619"><net_src comp="42" pin="0"/><net_sink comp="612" pin=2"/></net>

<net id="624"><net_src comp="612" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="44" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="629"><net_src comp="606" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="635"><net_src comp="46" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="636"><net_src comp="620" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="637"><net_src comp="626" pin="1"/><net_sink comp="630" pin=2"/></net>

<net id="642"><net_src comp="568" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="630" pin="3"/><net_sink comp="638" pin=1"/></net>

<net id="649"><net_src comp="36" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="650"><net_src comp="638" pin="2"/><net_sink comp="644" pin=1"/></net>

<net id="651"><net_src comp="38" pin="0"/><net_sink comp="644" pin=2"/></net>

<net id="655"><net_src comp="644" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="660"><net_src comp="571" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="652" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="667"><net_src comp="12" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="671"><net_src comp="662" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="677"><net_src comp="606" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="686"><net_src comp="237" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="233" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="688"><net_src comp="682" pin="2"/><net_sink comp="159" pin=1"/></net>

<net id="692"><net_src comp="70" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="694"><net_src comp="689" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="695"><net_src comp="689" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="699"><net_src comp="74" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="701"><net_src comp="696" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="702"><net_src comp="696" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="706"><net_src comp="78" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="708"><net_src comp="703" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="709"><net_src comp="703" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="713"><net_src comp="126" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="715"><net_src comp="710" pin="1"/><net_sink comp="190" pin=3"/></net>

<net id="716"><net_src comp="710" pin="1"/><net_sink comp="199" pin=5"/></net>

<net id="717"><net_src comp="710" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="718"><net_src comp="710" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="722"><net_src comp="82" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="216" pin=10"/></net>

<net id="724"><net_src comp="719" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="728"><net_src comp="86" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="216" pin=9"/></net>

<net id="730"><net_src comp="725" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="734"><net_src comp="90" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="216" pin=8"/></net>

<net id="736"><net_src comp="731" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="740"><net_src comp="94" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="199" pin=10"/></net>

<net id="742"><net_src comp="737" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="746"><net_src comp="98" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="199" pin=9"/></net>

<net id="748"><net_src comp="743" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="752"><net_src comp="102" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="199" pin=8"/></net>

<net id="754"><net_src comp="749" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="758"><net_src comp="241" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="760"><net_src comp="755" pin="1"/><net_sink comp="216" pin=5"/></net>

<net id="764"><net_src comp="132" pin="3"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="778"><net_src comp="300" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="780"><net_src comp="775" pin="1"/><net_sink comp="199" pin=3"/></net>

<net id="781"><net_src comp="775" pin="1"/><net_sink comp="199" pin=7"/></net>

<net id="782"><net_src comp="775" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="786"><net_src comp="310" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="199" pin=4"/></net>

<net id="791"><net_src comp="106" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="793"><net_src comp="788" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="794"><net_src comp="788" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="798"><net_src comp="110" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="800"><net_src comp="795" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="801"><net_src comp="795" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="805"><net_src comp="114" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="807"><net_src comp="802" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="808"><net_src comp="802" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="812"><net_src comp="118" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="814"><net_src comp="809" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="815"><net_src comp="809" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="819"><net_src comp="122" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="821"><net_src comp="816" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="822"><net_src comp="816" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="826"><net_src comp="139" pin="3"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="834"><net_src comp="354" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="836"><net_src comp="831" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="837"><net_src comp="831" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="841"><net_src comp="459" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="846"><net_src comp="474" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="848"><net_src comp="843" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="855"><net_src comp="506" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="216" pin=4"/></net>

<net id="860"><net_src comp="165" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="868"><net_src comp="233" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="873"><net_src comp="535" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="878"><net_src comp="540" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="216" pin=7"/></net>

<net id="880"><net_src comp="875" pin="1"/><net_sink comp="662" pin=2"/></net>

<net id="884"><net_src comp="174" pin="3"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="892"><net_src comp="562" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="894"><net_src comp="889" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="895"><net_src comp="889" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="899"><net_src comp="656" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="678" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mc | {1 2 6 12 15 }
	Port: p503p1_1 | {}
 - Input state : 
	Port: rdc_mont.140 : ma | {4 5 8 10 11 14 }
	Port: rdc_mont.140 : mc | {3 4 9 10 }
	Port: rdc_mont.140 : mc_offset | {1 }
	Port: rdc_mont.140 : p503p1_1 | {3 4 9 10 }
  - Chain level:
	State 1
		call_ln181 : 1
		store_ln178 : 1
		store_ln178 : 1
		store_ln177 : 1
	State 2
		zext_ln223 : 1
		mc_addr : 2
	State 3
		icmp_ln184 : 1
		add_ln184 : 1
		br_ln184 : 2
		trunc_ln184 : 1
		zext_ln185_7 : 2
		add_ln185 : 3
		call_ln184 : 4
		store_ln177 : 2
		store_ln177 : 1
		store_ln0 : 1
		store_ln178 : 1
		store_ln178 : 1
		store_ln177 : 1
	State 4
		ma_addr_11 : 1
		ma_load_11 : 2
	State 5
		v_69 : 1
	State 6
		zext_ln196 : 1
		mc_addr_5 : 2
		zext_ln105 : 1
		v_74 : 2
		bit_sel1 : 3
		xor_ln105_129 : 4
		trunc_ln105 : 3
		xor_ln105_s : 4
		and_ln105 : 5
		carry_37 : 5
		zext_ln105_37 : 6
		u_66 : 7
		store_ln196 : 3
		store_ln178 : 3
	State 7
	State 8
		icmp_ln202 : 1
		br_ln202 : 2
		icmp_ln203 : 1
		add_ln204 : 1
		count_7 : 2
		sub66 : 3
		add_ln202 : 1
		store_ln177 : 2
		store_ln177 : 3
		ma_load : 1
	State 9
		trunc_ln202 : 1
		call_ln202 : 2
		add_ln202_6 : 1
		store_ln202 : 2
	State 10
		ma_addr_12 : 1
		ma_load_12 : 2
	State 11
		v_72 : 1
	State 12
		zext_ln105_38 : 1
		tempReg : 2
		bit_sel7 : 3
		xor_ln105_133 : 4
		trunc_ln105_25 : 3
		xor_ln105_6 : 4
		and_ln105_7 : 5
		carry_39 : 5
		zext_ln105_39 : 6
		t : 7
		zext_ln217 : 1
		mc_addr_6 : 2
		store_ln217 : 3
		store_ln178 : 3
	State 13
	State 14
	State 15
		v : 1
		store_ln223 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|---------|
| Operation|                  Functional Unit                  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          | grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190 |    0    |    0    |    4    |    26   |
|   call   | grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199 |    16   |  15.88  |   1734  |   1724  |
|          | grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216 |    16   |  15.88  |   1735  |   1767  |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                     grp_fu_901                    |    4    |    0    |   165   |    50   |
|    mul   |                     grp_fu_905                    |    4    |    0    |   165   |    50   |
|          |                     grp_fu_909                    |    4    |    0    |   165   |    50   |
|          |                     grp_fu_913                    |    4    |    0    |   165   |    50   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                  add_ln184_fu_294                 |    0    |    0    |    0    |    13   |
|          |                  add_ln185_fu_310                 |    0    |    0    |    0    |    11   |
|          |                    v_69_fu_354                    |    0    |    0    |    0    |    71   |
|          |                    v_74_fu_409                    |    0    |    0    |    0    |    71   |
|          |                    u_66_fu_459                    |    0    |    0    |    0    |    71   |
|    add   |                  add_ln204_fu_492                 |    0    |    0    |    0    |    39   |
|          |                  add_ln202_fu_512                 |    0    |    0    |    0    |    13   |
|          |                 add_ln202_6_fu_544                |    0    |    0    |    0    |    13   |
|          |                    v_72_fu_562                    |    0    |    0    |    0    |    71   |
|          |                   tempReg_fu_606                  |    0    |    0    |    0    |    71   |
|          |                      t_fu_656                     |    0    |    0    |    0    |    71   |
|          |                      v_fu_682                     |    0    |    0    |    0    |    71   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                  xor_ln105_fu_377                 |    0    |    0    |    0    |    64   |
|          |                xor_ln105_127_fu_381               |    0    |    0    |    0    |    64   |
|          |                xor_ln105_128_fu_392               |    0    |    0    |    0    |    64   |
|    xor   |                xor_ln105_129_fu_423               |    0    |    0    |    0    |    2    |
|          |                xor_ln105_130_fu_574               |    0    |    0    |    0    |    64   |
|          |                xor_ln105_131_fu_578               |    0    |    0    |    0    |    64   |
|          |                xor_ln105_132_fu_589               |    0    |    0    |    0    |    64   |
|          |                xor_ln105_133_fu_620               |    0    |    0    |    0    |    2    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|    or    |                  or_ln105_fu_386                  |    0    |    0    |    0    |    64   |
|          |                 or_ln105_23_fu_583                |    0    |    0    |    0    |    64   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|    and   |                  and_ln105_fu_441                 |    0    |    0    |    0    |    64   |
|          |                 and_ln105_7_fu_638                |    0    |    0    |    0    |    64   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                 icmp_ln184_fu_288                 |    0    |    0    |    0    |    13   |
|   icmp   |                 icmp_ln202_fu_477                 |    0    |    0    |    0    |    13   |
|          |                 icmp_ln203_fu_486                 |    0    |    0    |    0    |    39   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|    sub   |                    sub66_fu_506                   |    0    |    0    |    0    |    39   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|  select  |                   count_7_fu_498                  |    0    |    0    |    0    |    32   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   read   |             mc_offset_read_read_fu_126            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                    tmp_s_fu_241                   |    0    |    0    |    0    |    0    |
|          |                   tmp_77_fu_265                   |    0    |    0    |    0    |    0    |
|bitconcatenate|                   tmp_78_fu_360                   |    0    |    0    |    0    |    0    |
|          |                 xor_ln105_s_fu_433                |    0    |    0    |    0    |    0    |
|          |                 xor_ln105_6_fu_630                |    0    |    0    |    0    |    0    |
|          |                   tmp_79_fu_662                   |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                 zext_ln223_fu_272                 |    0    |    0    |    0    |    0    |
|          |                zext_ln185_7_fu_306                |    0    |    0    |    0    |    0    |
|          |                 zext_ln185_fu_347                 |    0    |    0    |    0    |    0    |
|          |                 zext_ln196_fu_366                 |    0    |    0    |    0    |    0    |
|   zext   |                 zext_ln105_fu_405                 |    0    |    0    |    0    |    0    |
|          |                zext_ln105_37_fu_455               |    0    |    0    |    0    |    0    |
|          |                 zext_ln214_fu_555                 |    0    |    0    |    0    |    0    |
|          |                zext_ln105_38_fu_602               |    0    |    0    |    0    |    0    |
|          |                zext_ln105_39_fu_652               |    0    |    0    |    0    |    0    |
|          |                 zext_ln217_fu_668                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                 trunc_ln184_fu_300                |    0    |    0    |    0    |    0    |
|          |                 trunc_ln105_fu_429                |    0    |    0    |    0    |    0    |
|   trunc  |                 trunc_ln202_fu_535                |    0    |    0    |    0    |    0    |
|          |                trunc_ln202_8_fu_540               |    0    |    0    |    0    |    0    |
|          |               trunc_ln105_25_fu_626               |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                    carry_fu_397                   |    0    |    0    |    0    |    0    |
|          |                  bit_sel1_fu_415                  |    0    |    0    |    0    |    0    |
| bitselect|                  carry_37_fu_447                  |    0    |    0    |    0    |    0    |
|          |                  carry_38_fu_594                  |    0    |    0    |    0    |    0    |
|          |                  bit_sel7_fu_612                  |    0    |    0    |    0    |    0    |
|          |                  carry_39_fu_644                  |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                   |    48   |  31.76  |   4133  |   5083  |
|----------|---------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln185_reg_783  |    4   |
|     count_reg_788    |   32   |
|     i_11_reg_689     |    4   |
|     i_12_reg_816     |    4   |
|     i_16_reg_843     |    4   |
|  indvars_iv_reg_809  |    4   |
|  ma_addr_11_reg_823  |    4   |
|  ma_addr_12_reg_881  |    4   |
|    ma_addr_reg_857   |    4   |
|    mc_addr_reg_761   |    4   |
|mc_offset_read_reg_710|    1   |
|        reg_237       |   64   |
|     sub66_reg_852    |   32   |
|   t_30_loc_reg_719   |   64   |
|     t_loc_reg_737    |   64   |
|       t_reg_896      |   64   |
|     tmp_s_reg_755    |    4   |
|  trunc_ln184_reg_775 |    3   |
| trunc_ln202_8_reg_875|    3   |
|  trunc_ln202_reg_870 |    3   |
|     u_024_reg_696    |   64   |
|   u_46_loc_reg_725   |   64   |
|   u_54_loc_reg_743   |   64   |
|     u_66_reg_838     |   64   |
|       u_reg_795      |   64   |
|     v_025_reg_703    |   64   |
|  v_56_load_2_reg_865 |   64   |
|     v_56_reg_802     |   64   |
|   v_68_loc_reg_749   |   64   |
|     v_69_reg_831     |   64   |
|   v_72_loc_reg_731   |   64   |
|     v_72_reg_889     |   64   |
+----------------------+--------+
|         Total        |  1138  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                        Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                 grp_access_fu_146                 |  p0  |   6  |   4  |   24   ||    0    ||    31   |
|                 grp_access_fu_159                 |  p0  |   3  |   4  |   12   ||    0    ||    14   |
|                 grp_access_fu_159                 |  p1  |   3  |  64  |   192  ||    0    ||    14   |
| grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190 |  p2  |   2  |   4  |    8   ||    0    ||    9    |
| grp_rdc_mont_140_Pipeline_VITIS_LOOP_180_1_fu_190 |  p3  |   2  |   1  |    2   ||    0    ||    9    |
| grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199 |  p3  |   2  |   3  |    6   ||    0    ||    9    |
| grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199 |  p4  |   2  |   4  |    8   ||    0    ||    9    |
| grp_rdc_mont_140_Pipeline_VITIS_LOOP_185_3_fu_199 |  p7  |   2  |   3  |    6   ||    0    ||    9    |
| grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216 |  p1  |   2  |   3  |    6   ||    0    ||    9    |
| grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216 |  p2  |   2  |  64  |   128  ||    0    ||    9    |
| grp_rdc_mont_140_Pipeline_VITIS_LOOP_206_5_fu_216 |  p7  |   2  |   3  |    6   ||    0    ||    9    |
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                       Total                       |      |      |      |   398  || 18.1838 ||    0    ||   131   |
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   48   |   31   |  4133  |  5083  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   18   |    0   |   131  |
|  Register |    -   |    -   |  1138  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   48   |   49   |  5271  |  5214  |
+-----------+--------+--------+--------+--------+
