// Seed: 1704102115
module module_0;
  assign id_1 = id_1;
endmodule
module module_1 ();
  wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  uwire id_0,
    output tri   id_1,
    input  wor   id_2,
    input  uwire id_3,
    input  wor   id_4,
    output uwire id_5,
    input  uwire id_6,
    input  wand  id_7,
    output wire  id_8
);
  wor id_10 = id_3, id_11 = id_3 ? 1 : 1;
  module_0 modCall_1 ();
  supply0 id_12 = id_4, id_13;
  assign id_10 = id_11 << id_4;
  initial $display(1, 1, id_13, id_7, (1), 1, (id_10), 1'd0);
  wire id_14, id_15, id_16, id_17;
endmodule
