clk 1 bit bool
rst 1 bit sc_logic
xt_rsc_0_0_adra 8 bit_vector sc_lv
xt_rsc_0_0_da 32 bit_vector sc_lv
xt_rsc_0_0_wea 1 bit sc_logic
xt_rsc_0_0_qa 32 bit_vector sc_lv
xt_rsc_triosy_0_0_lz 1 bit sc_logic
xt_rsc_0_1_adra 8 bit_vector sc_lv
xt_rsc_0_1_da 32 bit_vector sc_lv
xt_rsc_0_1_wea 1 bit sc_logic
xt_rsc_0_1_qa 32 bit_vector sc_lv
xt_rsc_triosy_0_1_lz 1 bit sc_logic
xt_rsc_0_2_adra 8 bit_vector sc_lv
xt_rsc_0_2_da 32 bit_vector sc_lv
xt_rsc_0_2_wea 1 bit sc_logic
xt_rsc_0_2_qa 32 bit_vector sc_lv
xt_rsc_triosy_0_2_lz 1 bit sc_logic
xt_rsc_0_3_adra 8 bit_vector sc_lv
xt_rsc_0_3_da 32 bit_vector sc_lv
xt_rsc_0_3_wea 1 bit sc_logic
xt_rsc_0_3_qa 32 bit_vector sc_lv
xt_rsc_triosy_0_3_lz 1 bit sc_logic
xt_rsc_0_4_adra 8 bit_vector sc_lv
xt_rsc_0_4_da 32 bit_vector sc_lv
xt_rsc_0_4_wea 1 bit sc_logic
xt_rsc_0_4_qa 32 bit_vector sc_lv
xt_rsc_triosy_0_4_lz 1 bit sc_logic
xt_rsc_0_5_adra 8 bit_vector sc_lv
xt_rsc_0_5_da 32 bit_vector sc_lv
xt_rsc_0_5_wea 1 bit sc_logic
xt_rsc_0_5_qa 32 bit_vector sc_lv
xt_rsc_triosy_0_5_lz 1 bit sc_logic
xt_rsc_0_6_adra 8 bit_vector sc_lv
xt_rsc_0_6_da 32 bit_vector sc_lv
xt_rsc_0_6_wea 1 bit sc_logic
xt_rsc_0_6_qa 32 bit_vector sc_lv
xt_rsc_triosy_0_6_lz 1 bit sc_logic
xt_rsc_0_7_adra 8 bit_vector sc_lv
xt_rsc_0_7_da 32 bit_vector sc_lv
xt_rsc_0_7_wea 1 bit sc_logic
xt_rsc_0_7_qa 32 bit_vector sc_lv
xt_rsc_triosy_0_7_lz 1 bit sc_logic
xt_rsc_0_8_adra 8 bit_vector sc_lv
xt_rsc_0_8_da 32 bit_vector sc_lv
xt_rsc_0_8_wea 1 bit sc_logic
xt_rsc_0_8_qa 32 bit_vector sc_lv
xt_rsc_triosy_0_8_lz 1 bit sc_logic
xt_rsc_0_9_adra 8 bit_vector sc_lv
xt_rsc_0_9_da 32 bit_vector sc_lv
xt_rsc_0_9_wea 1 bit sc_logic
xt_rsc_0_9_qa 32 bit_vector sc_lv
xt_rsc_triosy_0_9_lz 1 bit sc_logic
xt_rsc_0_10_adra 8 bit_vector sc_lv
xt_rsc_0_10_da 32 bit_vector sc_lv
xt_rsc_0_10_wea 1 bit sc_logic
xt_rsc_0_10_qa 32 bit_vector sc_lv
xt_rsc_triosy_0_10_lz 1 bit sc_logic
xt_rsc_0_11_adra 8 bit_vector sc_lv
xt_rsc_0_11_da 32 bit_vector sc_lv
xt_rsc_0_11_wea 1 bit sc_logic
xt_rsc_0_11_qa 32 bit_vector sc_lv
xt_rsc_triosy_0_11_lz 1 bit sc_logic
xt_rsc_0_12_adra 8 bit_vector sc_lv
xt_rsc_0_12_da 32 bit_vector sc_lv
xt_rsc_0_12_wea 1 bit sc_logic
xt_rsc_0_12_qa 32 bit_vector sc_lv
xt_rsc_triosy_0_12_lz 1 bit sc_logic
xt_rsc_0_13_adra 8 bit_vector sc_lv
xt_rsc_0_13_da 32 bit_vector sc_lv
xt_rsc_0_13_wea 1 bit sc_logic
xt_rsc_0_13_qa 32 bit_vector sc_lv
xt_rsc_triosy_0_13_lz 1 bit sc_logic
xt_rsc_0_14_adra 8 bit_vector sc_lv
xt_rsc_0_14_da 32 bit_vector sc_lv
xt_rsc_0_14_wea 1 bit sc_logic
xt_rsc_0_14_qa 32 bit_vector sc_lv
xt_rsc_triosy_0_14_lz 1 bit sc_logic
xt_rsc_0_15_adra 8 bit_vector sc_lv
xt_rsc_0_15_da 32 bit_vector sc_lv
xt_rsc_0_15_wea 1 bit sc_logic
xt_rsc_0_15_qa 32 bit_vector sc_lv
xt_rsc_triosy_0_15_lz 1 bit sc_logic
xt_rsc_0_16_adra 8 bit_vector sc_lv
xt_rsc_0_16_da 32 bit_vector sc_lv
xt_rsc_0_16_wea 1 bit sc_logic
xt_rsc_0_16_qa 32 bit_vector sc_lv
xt_rsc_triosy_0_16_lz 1 bit sc_logic
xt_rsc_0_17_adra 8 bit_vector sc_lv
xt_rsc_0_17_da 32 bit_vector sc_lv
xt_rsc_0_17_wea 1 bit sc_logic
xt_rsc_0_17_qa 32 bit_vector sc_lv
xt_rsc_triosy_0_17_lz 1 bit sc_logic
xt_rsc_0_18_adra 8 bit_vector sc_lv
xt_rsc_0_18_da 32 bit_vector sc_lv
xt_rsc_0_18_wea 1 bit sc_logic
xt_rsc_0_18_qa 32 bit_vector sc_lv
xt_rsc_triosy_0_18_lz 1 bit sc_logic
xt_rsc_0_19_adra 8 bit_vector sc_lv
xt_rsc_0_19_da 32 bit_vector sc_lv
xt_rsc_0_19_wea 1 bit sc_logic
xt_rsc_0_19_qa 32 bit_vector sc_lv
xt_rsc_triosy_0_19_lz 1 bit sc_logic
xt_rsc_0_20_adra 8 bit_vector sc_lv
xt_rsc_0_20_da 32 bit_vector sc_lv
xt_rsc_0_20_wea 1 bit sc_logic
xt_rsc_0_20_qa 32 bit_vector sc_lv
xt_rsc_triosy_0_20_lz 1 bit sc_logic
xt_rsc_0_21_adra 8 bit_vector sc_lv
xt_rsc_0_21_da 32 bit_vector sc_lv
xt_rsc_0_21_wea 1 bit sc_logic
xt_rsc_0_21_qa 32 bit_vector sc_lv
xt_rsc_triosy_0_21_lz 1 bit sc_logic
xt_rsc_0_22_adra 8 bit_vector sc_lv
xt_rsc_0_22_da 32 bit_vector sc_lv
xt_rsc_0_22_wea 1 bit sc_logic
xt_rsc_0_22_qa 32 bit_vector sc_lv
xt_rsc_triosy_0_22_lz 1 bit sc_logic
xt_rsc_0_23_adra 8 bit_vector sc_lv
xt_rsc_0_23_da 32 bit_vector sc_lv
xt_rsc_0_23_wea 1 bit sc_logic
xt_rsc_0_23_qa 32 bit_vector sc_lv
xt_rsc_triosy_0_23_lz 1 bit sc_logic
xt_rsc_0_24_adra 8 bit_vector sc_lv
xt_rsc_0_24_da 32 bit_vector sc_lv
xt_rsc_0_24_wea 1 bit sc_logic
xt_rsc_0_24_qa 32 bit_vector sc_lv
xt_rsc_triosy_0_24_lz 1 bit sc_logic
xt_rsc_0_25_adra 8 bit_vector sc_lv
xt_rsc_0_25_da 32 bit_vector sc_lv
xt_rsc_0_25_wea 1 bit sc_logic
xt_rsc_0_25_qa 32 bit_vector sc_lv
xt_rsc_triosy_0_25_lz 1 bit sc_logic
xt_rsc_0_26_adra 8 bit_vector sc_lv
xt_rsc_0_26_da 32 bit_vector sc_lv
xt_rsc_0_26_wea 1 bit sc_logic
xt_rsc_0_26_qa 32 bit_vector sc_lv
xt_rsc_triosy_0_26_lz 1 bit sc_logic
xt_rsc_0_27_adra 8 bit_vector sc_lv
xt_rsc_0_27_da 32 bit_vector sc_lv
xt_rsc_0_27_wea 1 bit sc_logic
xt_rsc_0_27_qa 32 bit_vector sc_lv
xt_rsc_triosy_0_27_lz 1 bit sc_logic
xt_rsc_0_28_adra 8 bit_vector sc_lv
xt_rsc_0_28_da 32 bit_vector sc_lv
xt_rsc_0_28_wea 1 bit sc_logic
xt_rsc_0_28_qa 32 bit_vector sc_lv
xt_rsc_triosy_0_28_lz 1 bit sc_logic
xt_rsc_0_29_adra 8 bit_vector sc_lv
xt_rsc_0_29_da 32 bit_vector sc_lv
xt_rsc_0_29_wea 1 bit sc_logic
xt_rsc_0_29_qa 32 bit_vector sc_lv
xt_rsc_triosy_0_29_lz 1 bit sc_logic
xt_rsc_0_30_adra 8 bit_vector sc_lv
xt_rsc_0_30_da 32 bit_vector sc_lv
xt_rsc_0_30_wea 1 bit sc_logic
xt_rsc_0_30_qa 32 bit_vector sc_lv
xt_rsc_triosy_0_30_lz 1 bit sc_logic
xt_rsc_0_31_adra 8 bit_vector sc_lv
xt_rsc_0_31_da 32 bit_vector sc_lv
xt_rsc_0_31_wea 1 bit sc_logic
xt_rsc_0_31_qa 32 bit_vector sc_lv
xt_rsc_triosy_0_31_lz 1 bit sc_logic
xt_rsc_1_0_adra 8 bit_vector sc_lv
xt_rsc_1_0_da 32 bit_vector sc_lv
xt_rsc_1_0_wea 1 bit sc_logic
xt_rsc_1_0_qa 32 bit_vector sc_lv
xt_rsc_triosy_1_0_lz 1 bit sc_logic
xt_rsc_1_1_adra 8 bit_vector sc_lv
xt_rsc_1_1_da 32 bit_vector sc_lv
xt_rsc_1_1_wea 1 bit sc_logic
xt_rsc_1_1_qa 32 bit_vector sc_lv
xt_rsc_triosy_1_1_lz 1 bit sc_logic
xt_rsc_1_2_adra 8 bit_vector sc_lv
xt_rsc_1_2_da 32 bit_vector sc_lv
xt_rsc_1_2_wea 1 bit sc_logic
xt_rsc_1_2_qa 32 bit_vector sc_lv
xt_rsc_triosy_1_2_lz 1 bit sc_logic
xt_rsc_1_3_adra 8 bit_vector sc_lv
xt_rsc_1_3_da 32 bit_vector sc_lv
xt_rsc_1_3_wea 1 bit sc_logic
xt_rsc_1_3_qa 32 bit_vector sc_lv
xt_rsc_triosy_1_3_lz 1 bit sc_logic
xt_rsc_1_4_adra 8 bit_vector sc_lv
xt_rsc_1_4_da 32 bit_vector sc_lv
xt_rsc_1_4_wea 1 bit sc_logic
xt_rsc_1_4_qa 32 bit_vector sc_lv
xt_rsc_triosy_1_4_lz 1 bit sc_logic
xt_rsc_1_5_adra 8 bit_vector sc_lv
xt_rsc_1_5_da 32 bit_vector sc_lv
xt_rsc_1_5_wea 1 bit sc_logic
xt_rsc_1_5_qa 32 bit_vector sc_lv
xt_rsc_triosy_1_5_lz 1 bit sc_logic
xt_rsc_1_6_adra 8 bit_vector sc_lv
xt_rsc_1_6_da 32 bit_vector sc_lv
xt_rsc_1_6_wea 1 bit sc_logic
xt_rsc_1_6_qa 32 bit_vector sc_lv
xt_rsc_triosy_1_6_lz 1 bit sc_logic
xt_rsc_1_7_adra 8 bit_vector sc_lv
xt_rsc_1_7_da 32 bit_vector sc_lv
xt_rsc_1_7_wea 1 bit sc_logic
xt_rsc_1_7_qa 32 bit_vector sc_lv
xt_rsc_triosy_1_7_lz 1 bit sc_logic
xt_rsc_1_8_adra 8 bit_vector sc_lv
xt_rsc_1_8_da 32 bit_vector sc_lv
xt_rsc_1_8_wea 1 bit sc_logic
xt_rsc_1_8_qa 32 bit_vector sc_lv
xt_rsc_triosy_1_8_lz 1 bit sc_logic
xt_rsc_1_9_adra 8 bit_vector sc_lv
xt_rsc_1_9_da 32 bit_vector sc_lv
xt_rsc_1_9_wea 1 bit sc_logic
xt_rsc_1_9_qa 32 bit_vector sc_lv
xt_rsc_triosy_1_9_lz 1 bit sc_logic
xt_rsc_1_10_adra 8 bit_vector sc_lv
xt_rsc_1_10_da 32 bit_vector sc_lv
xt_rsc_1_10_wea 1 bit sc_logic
xt_rsc_1_10_qa 32 bit_vector sc_lv
xt_rsc_triosy_1_10_lz 1 bit sc_logic
xt_rsc_1_11_adra 8 bit_vector sc_lv
xt_rsc_1_11_da 32 bit_vector sc_lv
xt_rsc_1_11_wea 1 bit sc_logic
xt_rsc_1_11_qa 32 bit_vector sc_lv
xt_rsc_triosy_1_11_lz 1 bit sc_logic
xt_rsc_1_12_adra 8 bit_vector sc_lv
xt_rsc_1_12_da 32 bit_vector sc_lv
xt_rsc_1_12_wea 1 bit sc_logic
xt_rsc_1_12_qa 32 bit_vector sc_lv
xt_rsc_triosy_1_12_lz 1 bit sc_logic
xt_rsc_1_13_adra 8 bit_vector sc_lv
xt_rsc_1_13_da 32 bit_vector sc_lv
xt_rsc_1_13_wea 1 bit sc_logic
xt_rsc_1_13_qa 32 bit_vector sc_lv
xt_rsc_triosy_1_13_lz 1 bit sc_logic
xt_rsc_1_14_adra 8 bit_vector sc_lv
xt_rsc_1_14_da 32 bit_vector sc_lv
xt_rsc_1_14_wea 1 bit sc_logic
xt_rsc_1_14_qa 32 bit_vector sc_lv
xt_rsc_triosy_1_14_lz 1 bit sc_logic
xt_rsc_1_15_adra 8 bit_vector sc_lv
xt_rsc_1_15_da 32 bit_vector sc_lv
xt_rsc_1_15_wea 1 bit sc_logic
xt_rsc_1_15_qa 32 bit_vector sc_lv
xt_rsc_triosy_1_15_lz 1 bit sc_logic
xt_rsc_1_16_adra 8 bit_vector sc_lv
xt_rsc_1_16_da 32 bit_vector sc_lv
xt_rsc_1_16_wea 1 bit sc_logic
xt_rsc_1_16_qa 32 bit_vector sc_lv
xt_rsc_triosy_1_16_lz 1 bit sc_logic
xt_rsc_1_17_adra 8 bit_vector sc_lv
xt_rsc_1_17_da 32 bit_vector sc_lv
xt_rsc_1_17_wea 1 bit sc_logic
xt_rsc_1_17_qa 32 bit_vector sc_lv
xt_rsc_triosy_1_17_lz 1 bit sc_logic
xt_rsc_1_18_adra 8 bit_vector sc_lv
xt_rsc_1_18_da 32 bit_vector sc_lv
xt_rsc_1_18_wea 1 bit sc_logic
xt_rsc_1_18_qa 32 bit_vector sc_lv
xt_rsc_triosy_1_18_lz 1 bit sc_logic
xt_rsc_1_19_adra 8 bit_vector sc_lv
xt_rsc_1_19_da 32 bit_vector sc_lv
xt_rsc_1_19_wea 1 bit sc_logic
xt_rsc_1_19_qa 32 bit_vector sc_lv
xt_rsc_triosy_1_19_lz 1 bit sc_logic
xt_rsc_1_20_adra 8 bit_vector sc_lv
xt_rsc_1_20_da 32 bit_vector sc_lv
xt_rsc_1_20_wea 1 bit sc_logic
xt_rsc_1_20_qa 32 bit_vector sc_lv
xt_rsc_triosy_1_20_lz 1 bit sc_logic
xt_rsc_1_21_adra 8 bit_vector sc_lv
xt_rsc_1_21_da 32 bit_vector sc_lv
xt_rsc_1_21_wea 1 bit sc_logic
xt_rsc_1_21_qa 32 bit_vector sc_lv
xt_rsc_triosy_1_21_lz 1 bit sc_logic
xt_rsc_1_22_adra 8 bit_vector sc_lv
xt_rsc_1_22_da 32 bit_vector sc_lv
xt_rsc_1_22_wea 1 bit sc_logic
xt_rsc_1_22_qa 32 bit_vector sc_lv
xt_rsc_triosy_1_22_lz 1 bit sc_logic
xt_rsc_1_23_adra 8 bit_vector sc_lv
xt_rsc_1_23_da 32 bit_vector sc_lv
xt_rsc_1_23_wea 1 bit sc_logic
xt_rsc_1_23_qa 32 bit_vector sc_lv
xt_rsc_triosy_1_23_lz 1 bit sc_logic
xt_rsc_1_24_adra 8 bit_vector sc_lv
xt_rsc_1_24_da 32 bit_vector sc_lv
xt_rsc_1_24_wea 1 bit sc_logic
xt_rsc_1_24_qa 32 bit_vector sc_lv
xt_rsc_triosy_1_24_lz 1 bit sc_logic
xt_rsc_1_25_adra 8 bit_vector sc_lv
xt_rsc_1_25_da 32 bit_vector sc_lv
xt_rsc_1_25_wea 1 bit sc_logic
xt_rsc_1_25_qa 32 bit_vector sc_lv
xt_rsc_triosy_1_25_lz 1 bit sc_logic
xt_rsc_1_26_adra 8 bit_vector sc_lv
xt_rsc_1_26_da 32 bit_vector sc_lv
xt_rsc_1_26_wea 1 bit sc_logic
xt_rsc_1_26_qa 32 bit_vector sc_lv
xt_rsc_triosy_1_26_lz 1 bit sc_logic
xt_rsc_1_27_adra 8 bit_vector sc_lv
xt_rsc_1_27_da 32 bit_vector sc_lv
xt_rsc_1_27_wea 1 bit sc_logic
xt_rsc_1_27_qa 32 bit_vector sc_lv
xt_rsc_triosy_1_27_lz 1 bit sc_logic
xt_rsc_1_28_adra 8 bit_vector sc_lv
xt_rsc_1_28_da 32 bit_vector sc_lv
xt_rsc_1_28_wea 1 bit sc_logic
xt_rsc_1_28_qa 32 bit_vector sc_lv
xt_rsc_triosy_1_28_lz 1 bit sc_logic
xt_rsc_1_29_adra 8 bit_vector sc_lv
xt_rsc_1_29_da 32 bit_vector sc_lv
xt_rsc_1_29_wea 1 bit sc_logic
xt_rsc_1_29_qa 32 bit_vector sc_lv
xt_rsc_triosy_1_29_lz 1 bit sc_logic
xt_rsc_1_30_adra 8 bit_vector sc_lv
xt_rsc_1_30_da 32 bit_vector sc_lv
xt_rsc_1_30_wea 1 bit sc_logic
xt_rsc_1_30_qa 32 bit_vector sc_lv
xt_rsc_triosy_1_30_lz 1 bit sc_logic
xt_rsc_1_31_adra 8 bit_vector sc_lv
xt_rsc_1_31_da 32 bit_vector sc_lv
xt_rsc_1_31_wea 1 bit sc_logic
xt_rsc_1_31_qa 32 bit_vector sc_lv
xt_rsc_triosy_1_31_lz 1 bit sc_logic
p_rsc_dat 32 bit_vector sc_lv
p_rsc_triosy_lz 1 bit sc_logic
r_rsc_dat 32 bit_vector sc_lv
r_rsc_triosy_lz 1 bit sc_logic
twiddle_rsc_0_0_s_tdone 1 bit sc_logic
twiddle_rsc_0_0_tr_write_done 1 bit sc_logic
twiddle_rsc_0_0_RREADY 1 bit sc_logic
twiddle_rsc_0_0_RVALID 1 bit sc_logic
twiddle_rsc_0_0_RUSER 1 bit sc_logic
twiddle_rsc_0_0_RLAST 1 bit sc_logic
twiddle_rsc_0_0_RRESP 2 bit_vector sc_lv
twiddle_rsc_0_0_RDATA 32 bit_vector sc_lv
twiddle_rsc_0_0_RID 1 bit sc_logic
twiddle_rsc_0_0_ARREADY 1 bit sc_logic
twiddle_rsc_0_0_ARVALID 1 bit sc_logic
twiddle_rsc_0_0_ARUSER 1 bit sc_logic
twiddle_rsc_0_0_ARREGION 4 bit_vector sc_lv
twiddle_rsc_0_0_ARQOS 4 bit_vector sc_lv
twiddle_rsc_0_0_ARPROT 3 bit_vector sc_lv
twiddle_rsc_0_0_ARCACHE 4 bit_vector sc_lv
twiddle_rsc_0_0_ARLOCK 1 bit sc_logic
twiddle_rsc_0_0_ARBURST 2 bit_vector sc_lv
twiddle_rsc_0_0_ARSIZE 3 bit_vector sc_lv
twiddle_rsc_0_0_ARLEN 8 bit_vector sc_lv
twiddle_rsc_0_0_ARADDR 12 bit_vector sc_lv
twiddle_rsc_0_0_ARID 1 bit sc_logic
twiddle_rsc_0_0_BREADY 1 bit sc_logic
twiddle_rsc_0_0_BVALID 1 bit sc_logic
twiddle_rsc_0_0_BUSER 1 bit sc_logic
twiddle_rsc_0_0_BRESP 2 bit_vector sc_lv
twiddle_rsc_0_0_BID 1 bit sc_logic
twiddle_rsc_0_0_WREADY 1 bit sc_logic
twiddle_rsc_0_0_WVALID 1 bit sc_logic
twiddle_rsc_0_0_WUSER 1 bit sc_logic
twiddle_rsc_0_0_WLAST 1 bit sc_logic
twiddle_rsc_0_0_WSTRB 4 bit_vector sc_lv
twiddle_rsc_0_0_WDATA 32 bit_vector sc_lv
twiddle_rsc_0_0_AWREADY 1 bit sc_logic
twiddle_rsc_0_0_AWVALID 1 bit sc_logic
twiddle_rsc_0_0_AWUSER 1 bit sc_logic
twiddle_rsc_0_0_AWREGION 4 bit_vector sc_lv
twiddle_rsc_0_0_AWQOS 4 bit_vector sc_lv
twiddle_rsc_0_0_AWPROT 3 bit_vector sc_lv
twiddle_rsc_0_0_AWCACHE 4 bit_vector sc_lv
twiddle_rsc_0_0_AWLOCK 1 bit sc_logic
twiddle_rsc_0_0_AWBURST 2 bit_vector sc_lv
twiddle_rsc_0_0_AWSIZE 3 bit_vector sc_lv
twiddle_rsc_0_0_AWLEN 8 bit_vector sc_lv
twiddle_rsc_0_0_AWADDR 12 bit_vector sc_lv
twiddle_rsc_0_0_AWID 1 bit sc_logic
twiddle_rsc_triosy_0_0_lz 1 bit sc_logic
twiddle_rsc_0_1_s_tdone 1 bit sc_logic
twiddle_rsc_0_1_tr_write_done 1 bit sc_logic
twiddle_rsc_0_1_RREADY 1 bit sc_logic
twiddle_rsc_0_1_RVALID 1 bit sc_logic
twiddle_rsc_0_1_RUSER 1 bit sc_logic
twiddle_rsc_0_1_RLAST 1 bit sc_logic
twiddle_rsc_0_1_RRESP 2 bit_vector sc_lv
twiddle_rsc_0_1_RDATA 32 bit_vector sc_lv
twiddle_rsc_0_1_RID 1 bit sc_logic
twiddle_rsc_0_1_ARREADY 1 bit sc_logic
twiddle_rsc_0_1_ARVALID 1 bit sc_logic
twiddle_rsc_0_1_ARUSER 1 bit sc_logic
twiddle_rsc_0_1_ARREGION 4 bit_vector sc_lv
twiddle_rsc_0_1_ARQOS 4 bit_vector sc_lv
twiddle_rsc_0_1_ARPROT 3 bit_vector sc_lv
twiddle_rsc_0_1_ARCACHE 4 bit_vector sc_lv
twiddle_rsc_0_1_ARLOCK 1 bit sc_logic
twiddle_rsc_0_1_ARBURST 2 bit_vector sc_lv
twiddle_rsc_0_1_ARSIZE 3 bit_vector sc_lv
twiddle_rsc_0_1_ARLEN 8 bit_vector sc_lv
twiddle_rsc_0_1_ARADDR 12 bit_vector sc_lv
twiddle_rsc_0_1_ARID 1 bit sc_logic
twiddle_rsc_0_1_BREADY 1 bit sc_logic
twiddle_rsc_0_1_BVALID 1 bit sc_logic
twiddle_rsc_0_1_BUSER 1 bit sc_logic
twiddle_rsc_0_1_BRESP 2 bit_vector sc_lv
twiddle_rsc_0_1_BID 1 bit sc_logic
twiddle_rsc_0_1_WREADY 1 bit sc_logic
twiddle_rsc_0_1_WVALID 1 bit sc_logic
twiddle_rsc_0_1_WUSER 1 bit sc_logic
twiddle_rsc_0_1_WLAST 1 bit sc_logic
twiddle_rsc_0_1_WSTRB 4 bit_vector sc_lv
twiddle_rsc_0_1_WDATA 32 bit_vector sc_lv
twiddle_rsc_0_1_AWREADY 1 bit sc_logic
twiddle_rsc_0_1_AWVALID 1 bit sc_logic
twiddle_rsc_0_1_AWUSER 1 bit sc_logic
twiddle_rsc_0_1_AWREGION 4 bit_vector sc_lv
twiddle_rsc_0_1_AWQOS 4 bit_vector sc_lv
twiddle_rsc_0_1_AWPROT 3 bit_vector sc_lv
twiddle_rsc_0_1_AWCACHE 4 bit_vector sc_lv
twiddle_rsc_0_1_AWLOCK 1 bit sc_logic
twiddle_rsc_0_1_AWBURST 2 bit_vector sc_lv
twiddle_rsc_0_1_AWSIZE 3 bit_vector sc_lv
twiddle_rsc_0_1_AWLEN 8 bit_vector sc_lv
twiddle_rsc_0_1_AWADDR 12 bit_vector sc_lv
twiddle_rsc_0_1_AWID 1 bit sc_logic
twiddle_rsc_triosy_0_1_lz 1 bit sc_logic
twiddle_rsc_0_2_s_tdone 1 bit sc_logic
twiddle_rsc_0_2_tr_write_done 1 bit sc_logic
twiddle_rsc_0_2_RREADY 1 bit sc_logic
twiddle_rsc_0_2_RVALID 1 bit sc_logic
twiddle_rsc_0_2_RUSER 1 bit sc_logic
twiddle_rsc_0_2_RLAST 1 bit sc_logic
twiddle_rsc_0_2_RRESP 2 bit_vector sc_lv
twiddle_rsc_0_2_RDATA 32 bit_vector sc_lv
twiddle_rsc_0_2_RID 1 bit sc_logic
twiddle_rsc_0_2_ARREADY 1 bit sc_logic
twiddle_rsc_0_2_ARVALID 1 bit sc_logic
twiddle_rsc_0_2_ARUSER 1 bit sc_logic
twiddle_rsc_0_2_ARREGION 4 bit_vector sc_lv
twiddle_rsc_0_2_ARQOS 4 bit_vector sc_lv
twiddle_rsc_0_2_ARPROT 3 bit_vector sc_lv
twiddle_rsc_0_2_ARCACHE 4 bit_vector sc_lv
twiddle_rsc_0_2_ARLOCK 1 bit sc_logic
twiddle_rsc_0_2_ARBURST 2 bit_vector sc_lv
twiddle_rsc_0_2_ARSIZE 3 bit_vector sc_lv
twiddle_rsc_0_2_ARLEN 8 bit_vector sc_lv
twiddle_rsc_0_2_ARADDR 12 bit_vector sc_lv
twiddle_rsc_0_2_ARID 1 bit sc_logic
twiddle_rsc_0_2_BREADY 1 bit sc_logic
twiddle_rsc_0_2_BVALID 1 bit sc_logic
twiddle_rsc_0_2_BUSER 1 bit sc_logic
twiddle_rsc_0_2_BRESP 2 bit_vector sc_lv
twiddle_rsc_0_2_BID 1 bit sc_logic
twiddle_rsc_0_2_WREADY 1 bit sc_logic
twiddle_rsc_0_2_WVALID 1 bit sc_logic
twiddle_rsc_0_2_WUSER 1 bit sc_logic
twiddle_rsc_0_2_WLAST 1 bit sc_logic
twiddle_rsc_0_2_WSTRB 4 bit_vector sc_lv
twiddle_rsc_0_2_WDATA 32 bit_vector sc_lv
twiddle_rsc_0_2_AWREADY 1 bit sc_logic
twiddle_rsc_0_2_AWVALID 1 bit sc_logic
twiddle_rsc_0_2_AWUSER 1 bit sc_logic
twiddle_rsc_0_2_AWREGION 4 bit_vector sc_lv
twiddle_rsc_0_2_AWQOS 4 bit_vector sc_lv
twiddle_rsc_0_2_AWPROT 3 bit_vector sc_lv
twiddle_rsc_0_2_AWCACHE 4 bit_vector sc_lv
twiddle_rsc_0_2_AWLOCK 1 bit sc_logic
twiddle_rsc_0_2_AWBURST 2 bit_vector sc_lv
twiddle_rsc_0_2_AWSIZE 3 bit_vector sc_lv
twiddle_rsc_0_2_AWLEN 8 bit_vector sc_lv
twiddle_rsc_0_2_AWADDR 12 bit_vector sc_lv
twiddle_rsc_0_2_AWID 1 bit sc_logic
twiddle_rsc_triosy_0_2_lz 1 bit sc_logic
twiddle_rsc_0_3_s_tdone 1 bit sc_logic
twiddle_rsc_0_3_tr_write_done 1 bit sc_logic
twiddle_rsc_0_3_RREADY 1 bit sc_logic
twiddle_rsc_0_3_RVALID 1 bit sc_logic
twiddle_rsc_0_3_RUSER 1 bit sc_logic
twiddle_rsc_0_3_RLAST 1 bit sc_logic
twiddle_rsc_0_3_RRESP 2 bit_vector sc_lv
twiddle_rsc_0_3_RDATA 32 bit_vector sc_lv
twiddle_rsc_0_3_RID 1 bit sc_logic
twiddle_rsc_0_3_ARREADY 1 bit sc_logic
twiddle_rsc_0_3_ARVALID 1 bit sc_logic
twiddle_rsc_0_3_ARUSER 1 bit sc_logic
twiddle_rsc_0_3_ARREGION 4 bit_vector sc_lv
twiddle_rsc_0_3_ARQOS 4 bit_vector sc_lv
twiddle_rsc_0_3_ARPROT 3 bit_vector sc_lv
twiddle_rsc_0_3_ARCACHE 4 bit_vector sc_lv
twiddle_rsc_0_3_ARLOCK 1 bit sc_logic
twiddle_rsc_0_3_ARBURST 2 bit_vector sc_lv
twiddle_rsc_0_3_ARSIZE 3 bit_vector sc_lv
twiddle_rsc_0_3_ARLEN 8 bit_vector sc_lv
twiddle_rsc_0_3_ARADDR 12 bit_vector sc_lv
twiddle_rsc_0_3_ARID 1 bit sc_logic
twiddle_rsc_0_3_BREADY 1 bit sc_logic
twiddle_rsc_0_3_BVALID 1 bit sc_logic
twiddle_rsc_0_3_BUSER 1 bit sc_logic
twiddle_rsc_0_3_BRESP 2 bit_vector sc_lv
twiddle_rsc_0_3_BID 1 bit sc_logic
twiddle_rsc_0_3_WREADY 1 bit sc_logic
twiddle_rsc_0_3_WVALID 1 bit sc_logic
twiddle_rsc_0_3_WUSER 1 bit sc_logic
twiddle_rsc_0_3_WLAST 1 bit sc_logic
twiddle_rsc_0_3_WSTRB 4 bit_vector sc_lv
twiddle_rsc_0_3_WDATA 32 bit_vector sc_lv
twiddle_rsc_0_3_AWREADY 1 bit sc_logic
twiddle_rsc_0_3_AWVALID 1 bit sc_logic
twiddle_rsc_0_3_AWUSER 1 bit sc_logic
twiddle_rsc_0_3_AWREGION 4 bit_vector sc_lv
twiddle_rsc_0_3_AWQOS 4 bit_vector sc_lv
twiddle_rsc_0_3_AWPROT 3 bit_vector sc_lv
twiddle_rsc_0_3_AWCACHE 4 bit_vector sc_lv
twiddle_rsc_0_3_AWLOCK 1 bit sc_logic
twiddle_rsc_0_3_AWBURST 2 bit_vector sc_lv
twiddle_rsc_0_3_AWSIZE 3 bit_vector sc_lv
twiddle_rsc_0_3_AWLEN 8 bit_vector sc_lv
twiddle_rsc_0_3_AWADDR 12 bit_vector sc_lv
twiddle_rsc_0_3_AWID 1 bit sc_logic
twiddle_rsc_triosy_0_3_lz 1 bit sc_logic
twiddle_rsc_0_4_s_tdone 1 bit sc_logic
twiddle_rsc_0_4_tr_write_done 1 bit sc_logic
twiddle_rsc_0_4_RREADY 1 bit sc_logic
twiddle_rsc_0_4_RVALID 1 bit sc_logic
twiddle_rsc_0_4_RUSER 1 bit sc_logic
twiddle_rsc_0_4_RLAST 1 bit sc_logic
twiddle_rsc_0_4_RRESP 2 bit_vector sc_lv
twiddle_rsc_0_4_RDATA 32 bit_vector sc_lv
twiddle_rsc_0_4_RID 1 bit sc_logic
twiddle_rsc_0_4_ARREADY 1 bit sc_logic
twiddle_rsc_0_4_ARVALID 1 bit sc_logic
twiddle_rsc_0_4_ARUSER 1 bit sc_logic
twiddle_rsc_0_4_ARREGION 4 bit_vector sc_lv
twiddle_rsc_0_4_ARQOS 4 bit_vector sc_lv
twiddle_rsc_0_4_ARPROT 3 bit_vector sc_lv
twiddle_rsc_0_4_ARCACHE 4 bit_vector sc_lv
twiddle_rsc_0_4_ARLOCK 1 bit sc_logic
twiddle_rsc_0_4_ARBURST 2 bit_vector sc_lv
twiddle_rsc_0_4_ARSIZE 3 bit_vector sc_lv
twiddle_rsc_0_4_ARLEN 8 bit_vector sc_lv
twiddle_rsc_0_4_ARADDR 12 bit_vector sc_lv
twiddle_rsc_0_4_ARID 1 bit sc_logic
twiddle_rsc_0_4_BREADY 1 bit sc_logic
twiddle_rsc_0_4_BVALID 1 bit sc_logic
twiddle_rsc_0_4_BUSER 1 bit sc_logic
twiddle_rsc_0_4_BRESP 2 bit_vector sc_lv
twiddle_rsc_0_4_BID 1 bit sc_logic
twiddle_rsc_0_4_WREADY 1 bit sc_logic
twiddle_rsc_0_4_WVALID 1 bit sc_logic
twiddle_rsc_0_4_WUSER 1 bit sc_logic
twiddle_rsc_0_4_WLAST 1 bit sc_logic
twiddle_rsc_0_4_WSTRB 4 bit_vector sc_lv
twiddle_rsc_0_4_WDATA 32 bit_vector sc_lv
twiddle_rsc_0_4_AWREADY 1 bit sc_logic
twiddle_rsc_0_4_AWVALID 1 bit sc_logic
twiddle_rsc_0_4_AWUSER 1 bit sc_logic
twiddle_rsc_0_4_AWREGION 4 bit_vector sc_lv
twiddle_rsc_0_4_AWQOS 4 bit_vector sc_lv
twiddle_rsc_0_4_AWPROT 3 bit_vector sc_lv
twiddle_rsc_0_4_AWCACHE 4 bit_vector sc_lv
twiddle_rsc_0_4_AWLOCK 1 bit sc_logic
twiddle_rsc_0_4_AWBURST 2 bit_vector sc_lv
twiddle_rsc_0_4_AWSIZE 3 bit_vector sc_lv
twiddle_rsc_0_4_AWLEN 8 bit_vector sc_lv
twiddle_rsc_0_4_AWADDR 12 bit_vector sc_lv
twiddle_rsc_0_4_AWID 1 bit sc_logic
twiddle_rsc_triosy_0_4_lz 1 bit sc_logic
twiddle_rsc_0_5_s_tdone 1 bit sc_logic
twiddle_rsc_0_5_tr_write_done 1 bit sc_logic
twiddle_rsc_0_5_RREADY 1 bit sc_logic
twiddle_rsc_0_5_RVALID 1 bit sc_logic
twiddle_rsc_0_5_RUSER 1 bit sc_logic
twiddle_rsc_0_5_RLAST 1 bit sc_logic
twiddle_rsc_0_5_RRESP 2 bit_vector sc_lv
twiddle_rsc_0_5_RDATA 32 bit_vector sc_lv
twiddle_rsc_0_5_RID 1 bit sc_logic
twiddle_rsc_0_5_ARREADY 1 bit sc_logic
twiddle_rsc_0_5_ARVALID 1 bit sc_logic
twiddle_rsc_0_5_ARUSER 1 bit sc_logic
twiddle_rsc_0_5_ARREGION 4 bit_vector sc_lv
twiddle_rsc_0_5_ARQOS 4 bit_vector sc_lv
twiddle_rsc_0_5_ARPROT 3 bit_vector sc_lv
twiddle_rsc_0_5_ARCACHE 4 bit_vector sc_lv
twiddle_rsc_0_5_ARLOCK 1 bit sc_logic
twiddle_rsc_0_5_ARBURST 2 bit_vector sc_lv
twiddle_rsc_0_5_ARSIZE 3 bit_vector sc_lv
twiddle_rsc_0_5_ARLEN 8 bit_vector sc_lv
twiddle_rsc_0_5_ARADDR 12 bit_vector sc_lv
twiddle_rsc_0_5_ARID 1 bit sc_logic
twiddle_rsc_0_5_BREADY 1 bit sc_logic
twiddle_rsc_0_5_BVALID 1 bit sc_logic
twiddle_rsc_0_5_BUSER 1 bit sc_logic
twiddle_rsc_0_5_BRESP 2 bit_vector sc_lv
twiddle_rsc_0_5_BID 1 bit sc_logic
twiddle_rsc_0_5_WREADY 1 bit sc_logic
twiddle_rsc_0_5_WVALID 1 bit sc_logic
twiddle_rsc_0_5_WUSER 1 bit sc_logic
twiddle_rsc_0_5_WLAST 1 bit sc_logic
twiddle_rsc_0_5_WSTRB 4 bit_vector sc_lv
twiddle_rsc_0_5_WDATA 32 bit_vector sc_lv
twiddle_rsc_0_5_AWREADY 1 bit sc_logic
twiddle_rsc_0_5_AWVALID 1 bit sc_logic
twiddle_rsc_0_5_AWUSER 1 bit sc_logic
twiddle_rsc_0_5_AWREGION 4 bit_vector sc_lv
twiddle_rsc_0_5_AWQOS 4 bit_vector sc_lv
twiddle_rsc_0_5_AWPROT 3 bit_vector sc_lv
twiddle_rsc_0_5_AWCACHE 4 bit_vector sc_lv
twiddle_rsc_0_5_AWLOCK 1 bit sc_logic
twiddle_rsc_0_5_AWBURST 2 bit_vector sc_lv
twiddle_rsc_0_5_AWSIZE 3 bit_vector sc_lv
twiddle_rsc_0_5_AWLEN 8 bit_vector sc_lv
twiddle_rsc_0_5_AWADDR 12 bit_vector sc_lv
twiddle_rsc_0_5_AWID 1 bit sc_logic
twiddle_rsc_triosy_0_5_lz 1 bit sc_logic
twiddle_rsc_0_6_s_tdone 1 bit sc_logic
twiddle_rsc_0_6_tr_write_done 1 bit sc_logic
twiddle_rsc_0_6_RREADY 1 bit sc_logic
twiddle_rsc_0_6_RVALID 1 bit sc_logic
twiddle_rsc_0_6_RUSER 1 bit sc_logic
twiddle_rsc_0_6_RLAST 1 bit sc_logic
twiddle_rsc_0_6_RRESP 2 bit_vector sc_lv
twiddle_rsc_0_6_RDATA 32 bit_vector sc_lv
twiddle_rsc_0_6_RID 1 bit sc_logic
twiddle_rsc_0_6_ARREADY 1 bit sc_logic
twiddle_rsc_0_6_ARVALID 1 bit sc_logic
twiddle_rsc_0_6_ARUSER 1 bit sc_logic
twiddle_rsc_0_6_ARREGION 4 bit_vector sc_lv
twiddle_rsc_0_6_ARQOS 4 bit_vector sc_lv
twiddle_rsc_0_6_ARPROT 3 bit_vector sc_lv
twiddle_rsc_0_6_ARCACHE 4 bit_vector sc_lv
twiddle_rsc_0_6_ARLOCK 1 bit sc_logic
twiddle_rsc_0_6_ARBURST 2 bit_vector sc_lv
twiddle_rsc_0_6_ARSIZE 3 bit_vector sc_lv
twiddle_rsc_0_6_ARLEN 8 bit_vector sc_lv
twiddle_rsc_0_6_ARADDR 12 bit_vector sc_lv
twiddle_rsc_0_6_ARID 1 bit sc_logic
twiddle_rsc_0_6_BREADY 1 bit sc_logic
twiddle_rsc_0_6_BVALID 1 bit sc_logic
twiddle_rsc_0_6_BUSER 1 bit sc_logic
twiddle_rsc_0_6_BRESP 2 bit_vector sc_lv
twiddle_rsc_0_6_BID 1 bit sc_logic
twiddle_rsc_0_6_WREADY 1 bit sc_logic
twiddle_rsc_0_6_WVALID 1 bit sc_logic
twiddle_rsc_0_6_WUSER 1 bit sc_logic
twiddle_rsc_0_6_WLAST 1 bit sc_logic
twiddle_rsc_0_6_WSTRB 4 bit_vector sc_lv
twiddle_rsc_0_6_WDATA 32 bit_vector sc_lv
twiddle_rsc_0_6_AWREADY 1 bit sc_logic
twiddle_rsc_0_6_AWVALID 1 bit sc_logic
twiddle_rsc_0_6_AWUSER 1 bit sc_logic
twiddle_rsc_0_6_AWREGION 4 bit_vector sc_lv
twiddle_rsc_0_6_AWQOS 4 bit_vector sc_lv
twiddle_rsc_0_6_AWPROT 3 bit_vector sc_lv
twiddle_rsc_0_6_AWCACHE 4 bit_vector sc_lv
twiddle_rsc_0_6_AWLOCK 1 bit sc_logic
twiddle_rsc_0_6_AWBURST 2 bit_vector sc_lv
twiddle_rsc_0_6_AWSIZE 3 bit_vector sc_lv
twiddle_rsc_0_6_AWLEN 8 bit_vector sc_lv
twiddle_rsc_0_6_AWADDR 12 bit_vector sc_lv
twiddle_rsc_0_6_AWID 1 bit sc_logic
twiddle_rsc_triosy_0_6_lz 1 bit sc_logic
twiddle_rsc_0_7_s_tdone 1 bit sc_logic
twiddle_rsc_0_7_tr_write_done 1 bit sc_logic
twiddle_rsc_0_7_RREADY 1 bit sc_logic
twiddle_rsc_0_7_RVALID 1 bit sc_logic
twiddle_rsc_0_7_RUSER 1 bit sc_logic
twiddle_rsc_0_7_RLAST 1 bit sc_logic
twiddle_rsc_0_7_RRESP 2 bit_vector sc_lv
twiddle_rsc_0_7_RDATA 32 bit_vector sc_lv
twiddle_rsc_0_7_RID 1 bit sc_logic
twiddle_rsc_0_7_ARREADY 1 bit sc_logic
twiddle_rsc_0_7_ARVALID 1 bit sc_logic
twiddle_rsc_0_7_ARUSER 1 bit sc_logic
twiddle_rsc_0_7_ARREGION 4 bit_vector sc_lv
twiddle_rsc_0_7_ARQOS 4 bit_vector sc_lv
twiddle_rsc_0_7_ARPROT 3 bit_vector sc_lv
twiddle_rsc_0_7_ARCACHE 4 bit_vector sc_lv
twiddle_rsc_0_7_ARLOCK 1 bit sc_logic
twiddle_rsc_0_7_ARBURST 2 bit_vector sc_lv
twiddle_rsc_0_7_ARSIZE 3 bit_vector sc_lv
twiddle_rsc_0_7_ARLEN 8 bit_vector sc_lv
twiddle_rsc_0_7_ARADDR 12 bit_vector sc_lv
twiddle_rsc_0_7_ARID 1 bit sc_logic
twiddle_rsc_0_7_BREADY 1 bit sc_logic
twiddle_rsc_0_7_BVALID 1 bit sc_logic
twiddle_rsc_0_7_BUSER 1 bit sc_logic
twiddle_rsc_0_7_BRESP 2 bit_vector sc_lv
twiddle_rsc_0_7_BID 1 bit sc_logic
twiddle_rsc_0_7_WREADY 1 bit sc_logic
twiddle_rsc_0_7_WVALID 1 bit sc_logic
twiddle_rsc_0_7_WUSER 1 bit sc_logic
twiddle_rsc_0_7_WLAST 1 bit sc_logic
twiddle_rsc_0_7_WSTRB 4 bit_vector sc_lv
twiddle_rsc_0_7_WDATA 32 bit_vector sc_lv
twiddle_rsc_0_7_AWREADY 1 bit sc_logic
twiddle_rsc_0_7_AWVALID 1 bit sc_logic
twiddle_rsc_0_7_AWUSER 1 bit sc_logic
twiddle_rsc_0_7_AWREGION 4 bit_vector sc_lv
twiddle_rsc_0_7_AWQOS 4 bit_vector sc_lv
twiddle_rsc_0_7_AWPROT 3 bit_vector sc_lv
twiddle_rsc_0_7_AWCACHE 4 bit_vector sc_lv
twiddle_rsc_0_7_AWLOCK 1 bit sc_logic
twiddle_rsc_0_7_AWBURST 2 bit_vector sc_lv
twiddle_rsc_0_7_AWSIZE 3 bit_vector sc_lv
twiddle_rsc_0_7_AWLEN 8 bit_vector sc_lv
twiddle_rsc_0_7_AWADDR 12 bit_vector sc_lv
twiddle_rsc_0_7_AWID 1 bit sc_logic
twiddle_rsc_triosy_0_7_lz 1 bit sc_logic
twiddle_rsc_0_8_s_tdone 1 bit sc_logic
twiddle_rsc_0_8_tr_write_done 1 bit sc_logic
twiddle_rsc_0_8_RREADY 1 bit sc_logic
twiddle_rsc_0_8_RVALID 1 bit sc_logic
twiddle_rsc_0_8_RUSER 1 bit sc_logic
twiddle_rsc_0_8_RLAST 1 bit sc_logic
twiddle_rsc_0_8_RRESP 2 bit_vector sc_lv
twiddle_rsc_0_8_RDATA 32 bit_vector sc_lv
twiddle_rsc_0_8_RID 1 bit sc_logic
twiddle_rsc_0_8_ARREADY 1 bit sc_logic
twiddle_rsc_0_8_ARVALID 1 bit sc_logic
twiddle_rsc_0_8_ARUSER 1 bit sc_logic
twiddle_rsc_0_8_ARREGION 4 bit_vector sc_lv
twiddle_rsc_0_8_ARQOS 4 bit_vector sc_lv
twiddle_rsc_0_8_ARPROT 3 bit_vector sc_lv
twiddle_rsc_0_8_ARCACHE 4 bit_vector sc_lv
twiddle_rsc_0_8_ARLOCK 1 bit sc_logic
twiddle_rsc_0_8_ARBURST 2 bit_vector sc_lv
twiddle_rsc_0_8_ARSIZE 3 bit_vector sc_lv
twiddle_rsc_0_8_ARLEN 8 bit_vector sc_lv
twiddle_rsc_0_8_ARADDR 12 bit_vector sc_lv
twiddle_rsc_0_8_ARID 1 bit sc_logic
twiddle_rsc_0_8_BREADY 1 bit sc_logic
twiddle_rsc_0_8_BVALID 1 bit sc_logic
twiddle_rsc_0_8_BUSER 1 bit sc_logic
twiddle_rsc_0_8_BRESP 2 bit_vector sc_lv
twiddle_rsc_0_8_BID 1 bit sc_logic
twiddle_rsc_0_8_WREADY 1 bit sc_logic
twiddle_rsc_0_8_WVALID 1 bit sc_logic
twiddle_rsc_0_8_WUSER 1 bit sc_logic
twiddle_rsc_0_8_WLAST 1 bit sc_logic
twiddle_rsc_0_8_WSTRB 4 bit_vector sc_lv
twiddle_rsc_0_8_WDATA 32 bit_vector sc_lv
twiddle_rsc_0_8_AWREADY 1 bit sc_logic
twiddle_rsc_0_8_AWVALID 1 bit sc_logic
twiddle_rsc_0_8_AWUSER 1 bit sc_logic
twiddle_rsc_0_8_AWREGION 4 bit_vector sc_lv
twiddle_rsc_0_8_AWQOS 4 bit_vector sc_lv
twiddle_rsc_0_8_AWPROT 3 bit_vector sc_lv
twiddle_rsc_0_8_AWCACHE 4 bit_vector sc_lv
twiddle_rsc_0_8_AWLOCK 1 bit sc_logic
twiddle_rsc_0_8_AWBURST 2 bit_vector sc_lv
twiddle_rsc_0_8_AWSIZE 3 bit_vector sc_lv
twiddle_rsc_0_8_AWLEN 8 bit_vector sc_lv
twiddle_rsc_0_8_AWADDR 12 bit_vector sc_lv
twiddle_rsc_0_8_AWID 1 bit sc_logic
twiddle_rsc_triosy_0_8_lz 1 bit sc_logic
twiddle_rsc_0_9_s_tdone 1 bit sc_logic
twiddle_rsc_0_9_tr_write_done 1 bit sc_logic
twiddle_rsc_0_9_RREADY 1 bit sc_logic
twiddle_rsc_0_9_RVALID 1 bit sc_logic
twiddle_rsc_0_9_RUSER 1 bit sc_logic
twiddle_rsc_0_9_RLAST 1 bit sc_logic
twiddle_rsc_0_9_RRESP 2 bit_vector sc_lv
twiddle_rsc_0_9_RDATA 32 bit_vector sc_lv
twiddle_rsc_0_9_RID 1 bit sc_logic
twiddle_rsc_0_9_ARREADY 1 bit sc_logic
twiddle_rsc_0_9_ARVALID 1 bit sc_logic
twiddle_rsc_0_9_ARUSER 1 bit sc_logic
twiddle_rsc_0_9_ARREGION 4 bit_vector sc_lv
twiddle_rsc_0_9_ARQOS 4 bit_vector sc_lv
twiddle_rsc_0_9_ARPROT 3 bit_vector sc_lv
twiddle_rsc_0_9_ARCACHE 4 bit_vector sc_lv
twiddle_rsc_0_9_ARLOCK 1 bit sc_logic
twiddle_rsc_0_9_ARBURST 2 bit_vector sc_lv
twiddle_rsc_0_9_ARSIZE 3 bit_vector sc_lv
twiddle_rsc_0_9_ARLEN 8 bit_vector sc_lv
twiddle_rsc_0_9_ARADDR 12 bit_vector sc_lv
twiddle_rsc_0_9_ARID 1 bit sc_logic
twiddle_rsc_0_9_BREADY 1 bit sc_logic
twiddle_rsc_0_9_BVALID 1 bit sc_logic
twiddle_rsc_0_9_BUSER 1 bit sc_logic
twiddle_rsc_0_9_BRESP 2 bit_vector sc_lv
twiddle_rsc_0_9_BID 1 bit sc_logic
twiddle_rsc_0_9_WREADY 1 bit sc_logic
twiddle_rsc_0_9_WVALID 1 bit sc_logic
twiddle_rsc_0_9_WUSER 1 bit sc_logic
twiddle_rsc_0_9_WLAST 1 bit sc_logic
twiddle_rsc_0_9_WSTRB 4 bit_vector sc_lv
twiddle_rsc_0_9_WDATA 32 bit_vector sc_lv
twiddle_rsc_0_9_AWREADY 1 bit sc_logic
twiddle_rsc_0_9_AWVALID 1 bit sc_logic
twiddle_rsc_0_9_AWUSER 1 bit sc_logic
twiddle_rsc_0_9_AWREGION 4 bit_vector sc_lv
twiddle_rsc_0_9_AWQOS 4 bit_vector sc_lv
twiddle_rsc_0_9_AWPROT 3 bit_vector sc_lv
twiddle_rsc_0_9_AWCACHE 4 bit_vector sc_lv
twiddle_rsc_0_9_AWLOCK 1 bit sc_logic
twiddle_rsc_0_9_AWBURST 2 bit_vector sc_lv
twiddle_rsc_0_9_AWSIZE 3 bit_vector sc_lv
twiddle_rsc_0_9_AWLEN 8 bit_vector sc_lv
twiddle_rsc_0_9_AWADDR 12 bit_vector sc_lv
twiddle_rsc_0_9_AWID 1 bit sc_logic
twiddle_rsc_triosy_0_9_lz 1 bit sc_logic
twiddle_rsc_0_10_s_tdone 1 bit sc_logic
twiddle_rsc_0_10_tr_write_done 1 bit sc_logic
twiddle_rsc_0_10_RREADY 1 bit sc_logic
twiddle_rsc_0_10_RVALID 1 bit sc_logic
twiddle_rsc_0_10_RUSER 1 bit sc_logic
twiddle_rsc_0_10_RLAST 1 bit sc_logic
twiddle_rsc_0_10_RRESP 2 bit_vector sc_lv
twiddle_rsc_0_10_RDATA 32 bit_vector sc_lv
twiddle_rsc_0_10_RID 1 bit sc_logic
twiddle_rsc_0_10_ARREADY 1 bit sc_logic
twiddle_rsc_0_10_ARVALID 1 bit sc_logic
twiddle_rsc_0_10_ARUSER 1 bit sc_logic
twiddle_rsc_0_10_ARREGION 4 bit_vector sc_lv
twiddle_rsc_0_10_ARQOS 4 bit_vector sc_lv
twiddle_rsc_0_10_ARPROT 3 bit_vector sc_lv
twiddle_rsc_0_10_ARCACHE 4 bit_vector sc_lv
twiddle_rsc_0_10_ARLOCK 1 bit sc_logic
twiddle_rsc_0_10_ARBURST 2 bit_vector sc_lv
twiddle_rsc_0_10_ARSIZE 3 bit_vector sc_lv
twiddle_rsc_0_10_ARLEN 8 bit_vector sc_lv
twiddle_rsc_0_10_ARADDR 12 bit_vector sc_lv
twiddle_rsc_0_10_ARID 1 bit sc_logic
twiddle_rsc_0_10_BREADY 1 bit sc_logic
twiddle_rsc_0_10_BVALID 1 bit sc_logic
twiddle_rsc_0_10_BUSER 1 bit sc_logic
twiddle_rsc_0_10_BRESP 2 bit_vector sc_lv
twiddle_rsc_0_10_BID 1 bit sc_logic
twiddle_rsc_0_10_WREADY 1 bit sc_logic
twiddle_rsc_0_10_WVALID 1 bit sc_logic
twiddle_rsc_0_10_WUSER 1 bit sc_logic
twiddle_rsc_0_10_WLAST 1 bit sc_logic
twiddle_rsc_0_10_WSTRB 4 bit_vector sc_lv
twiddle_rsc_0_10_WDATA 32 bit_vector sc_lv
twiddle_rsc_0_10_AWREADY 1 bit sc_logic
twiddle_rsc_0_10_AWVALID 1 bit sc_logic
twiddle_rsc_0_10_AWUSER 1 bit sc_logic
twiddle_rsc_0_10_AWREGION 4 bit_vector sc_lv
twiddle_rsc_0_10_AWQOS 4 bit_vector sc_lv
twiddle_rsc_0_10_AWPROT 3 bit_vector sc_lv
twiddle_rsc_0_10_AWCACHE 4 bit_vector sc_lv
twiddle_rsc_0_10_AWLOCK 1 bit sc_logic
twiddle_rsc_0_10_AWBURST 2 bit_vector sc_lv
twiddle_rsc_0_10_AWSIZE 3 bit_vector sc_lv
twiddle_rsc_0_10_AWLEN 8 bit_vector sc_lv
twiddle_rsc_0_10_AWADDR 12 bit_vector sc_lv
twiddle_rsc_0_10_AWID 1 bit sc_logic
twiddle_rsc_triosy_0_10_lz 1 bit sc_logic
twiddle_rsc_0_11_s_tdone 1 bit sc_logic
twiddle_rsc_0_11_tr_write_done 1 bit sc_logic
twiddle_rsc_0_11_RREADY 1 bit sc_logic
twiddle_rsc_0_11_RVALID 1 bit sc_logic
twiddle_rsc_0_11_RUSER 1 bit sc_logic
twiddle_rsc_0_11_RLAST 1 bit sc_logic
twiddle_rsc_0_11_RRESP 2 bit_vector sc_lv
twiddle_rsc_0_11_RDATA 32 bit_vector sc_lv
twiddle_rsc_0_11_RID 1 bit sc_logic
twiddle_rsc_0_11_ARREADY 1 bit sc_logic
twiddle_rsc_0_11_ARVALID 1 bit sc_logic
twiddle_rsc_0_11_ARUSER 1 bit sc_logic
twiddle_rsc_0_11_ARREGION 4 bit_vector sc_lv
twiddle_rsc_0_11_ARQOS 4 bit_vector sc_lv
twiddle_rsc_0_11_ARPROT 3 bit_vector sc_lv
twiddle_rsc_0_11_ARCACHE 4 bit_vector sc_lv
twiddle_rsc_0_11_ARLOCK 1 bit sc_logic
twiddle_rsc_0_11_ARBURST 2 bit_vector sc_lv
twiddle_rsc_0_11_ARSIZE 3 bit_vector sc_lv
twiddle_rsc_0_11_ARLEN 8 bit_vector sc_lv
twiddle_rsc_0_11_ARADDR 12 bit_vector sc_lv
twiddle_rsc_0_11_ARID 1 bit sc_logic
twiddle_rsc_0_11_BREADY 1 bit sc_logic
twiddle_rsc_0_11_BVALID 1 bit sc_logic
twiddle_rsc_0_11_BUSER 1 bit sc_logic
twiddle_rsc_0_11_BRESP 2 bit_vector sc_lv
twiddle_rsc_0_11_BID 1 bit sc_logic
twiddle_rsc_0_11_WREADY 1 bit sc_logic
twiddle_rsc_0_11_WVALID 1 bit sc_logic
twiddle_rsc_0_11_WUSER 1 bit sc_logic
twiddle_rsc_0_11_WLAST 1 bit sc_logic
twiddle_rsc_0_11_WSTRB 4 bit_vector sc_lv
twiddle_rsc_0_11_WDATA 32 bit_vector sc_lv
twiddle_rsc_0_11_AWREADY 1 bit sc_logic
twiddle_rsc_0_11_AWVALID 1 bit sc_logic
twiddle_rsc_0_11_AWUSER 1 bit sc_logic
twiddle_rsc_0_11_AWREGION 4 bit_vector sc_lv
twiddle_rsc_0_11_AWQOS 4 bit_vector sc_lv
twiddle_rsc_0_11_AWPROT 3 bit_vector sc_lv
twiddle_rsc_0_11_AWCACHE 4 bit_vector sc_lv
twiddle_rsc_0_11_AWLOCK 1 bit sc_logic
twiddle_rsc_0_11_AWBURST 2 bit_vector sc_lv
twiddle_rsc_0_11_AWSIZE 3 bit_vector sc_lv
twiddle_rsc_0_11_AWLEN 8 bit_vector sc_lv
twiddle_rsc_0_11_AWADDR 12 bit_vector sc_lv
twiddle_rsc_0_11_AWID 1 bit sc_logic
twiddle_rsc_triosy_0_11_lz 1 bit sc_logic
twiddle_rsc_0_12_s_tdone 1 bit sc_logic
twiddle_rsc_0_12_tr_write_done 1 bit sc_logic
twiddle_rsc_0_12_RREADY 1 bit sc_logic
twiddle_rsc_0_12_RVALID 1 bit sc_logic
twiddle_rsc_0_12_RUSER 1 bit sc_logic
twiddle_rsc_0_12_RLAST 1 bit sc_logic
twiddle_rsc_0_12_RRESP 2 bit_vector sc_lv
twiddle_rsc_0_12_RDATA 32 bit_vector sc_lv
twiddle_rsc_0_12_RID 1 bit sc_logic
twiddle_rsc_0_12_ARREADY 1 bit sc_logic
twiddle_rsc_0_12_ARVALID 1 bit sc_logic
twiddle_rsc_0_12_ARUSER 1 bit sc_logic
twiddle_rsc_0_12_ARREGION 4 bit_vector sc_lv
twiddle_rsc_0_12_ARQOS 4 bit_vector sc_lv
twiddle_rsc_0_12_ARPROT 3 bit_vector sc_lv
twiddle_rsc_0_12_ARCACHE 4 bit_vector sc_lv
twiddle_rsc_0_12_ARLOCK 1 bit sc_logic
twiddle_rsc_0_12_ARBURST 2 bit_vector sc_lv
twiddle_rsc_0_12_ARSIZE 3 bit_vector sc_lv
twiddle_rsc_0_12_ARLEN 8 bit_vector sc_lv
twiddle_rsc_0_12_ARADDR 12 bit_vector sc_lv
twiddle_rsc_0_12_ARID 1 bit sc_logic
twiddle_rsc_0_12_BREADY 1 bit sc_logic
twiddle_rsc_0_12_BVALID 1 bit sc_logic
twiddle_rsc_0_12_BUSER 1 bit sc_logic
twiddle_rsc_0_12_BRESP 2 bit_vector sc_lv
twiddle_rsc_0_12_BID 1 bit sc_logic
twiddle_rsc_0_12_WREADY 1 bit sc_logic
twiddle_rsc_0_12_WVALID 1 bit sc_logic
twiddle_rsc_0_12_WUSER 1 bit sc_logic
twiddle_rsc_0_12_WLAST 1 bit sc_logic
twiddle_rsc_0_12_WSTRB 4 bit_vector sc_lv
twiddle_rsc_0_12_WDATA 32 bit_vector sc_lv
twiddle_rsc_0_12_AWREADY 1 bit sc_logic
twiddle_rsc_0_12_AWVALID 1 bit sc_logic
twiddle_rsc_0_12_AWUSER 1 bit sc_logic
twiddle_rsc_0_12_AWREGION 4 bit_vector sc_lv
twiddle_rsc_0_12_AWQOS 4 bit_vector sc_lv
twiddle_rsc_0_12_AWPROT 3 bit_vector sc_lv
twiddle_rsc_0_12_AWCACHE 4 bit_vector sc_lv
twiddle_rsc_0_12_AWLOCK 1 bit sc_logic
twiddle_rsc_0_12_AWBURST 2 bit_vector sc_lv
twiddle_rsc_0_12_AWSIZE 3 bit_vector sc_lv
twiddle_rsc_0_12_AWLEN 8 bit_vector sc_lv
twiddle_rsc_0_12_AWADDR 12 bit_vector sc_lv
twiddle_rsc_0_12_AWID 1 bit sc_logic
twiddle_rsc_triosy_0_12_lz 1 bit sc_logic
twiddle_rsc_0_13_s_tdone 1 bit sc_logic
twiddle_rsc_0_13_tr_write_done 1 bit sc_logic
twiddle_rsc_0_13_RREADY 1 bit sc_logic
twiddle_rsc_0_13_RVALID 1 bit sc_logic
twiddle_rsc_0_13_RUSER 1 bit sc_logic
twiddle_rsc_0_13_RLAST 1 bit sc_logic
twiddle_rsc_0_13_RRESP 2 bit_vector sc_lv
twiddle_rsc_0_13_RDATA 32 bit_vector sc_lv
twiddle_rsc_0_13_RID 1 bit sc_logic
twiddle_rsc_0_13_ARREADY 1 bit sc_logic
twiddle_rsc_0_13_ARVALID 1 bit sc_logic
twiddle_rsc_0_13_ARUSER 1 bit sc_logic
twiddle_rsc_0_13_ARREGION 4 bit_vector sc_lv
twiddle_rsc_0_13_ARQOS 4 bit_vector sc_lv
twiddle_rsc_0_13_ARPROT 3 bit_vector sc_lv
twiddle_rsc_0_13_ARCACHE 4 bit_vector sc_lv
twiddle_rsc_0_13_ARLOCK 1 bit sc_logic
twiddle_rsc_0_13_ARBURST 2 bit_vector sc_lv
twiddle_rsc_0_13_ARSIZE 3 bit_vector sc_lv
twiddle_rsc_0_13_ARLEN 8 bit_vector sc_lv
twiddle_rsc_0_13_ARADDR 12 bit_vector sc_lv
twiddle_rsc_0_13_ARID 1 bit sc_logic
twiddle_rsc_0_13_BREADY 1 bit sc_logic
twiddle_rsc_0_13_BVALID 1 bit sc_logic
twiddle_rsc_0_13_BUSER 1 bit sc_logic
twiddle_rsc_0_13_BRESP 2 bit_vector sc_lv
twiddle_rsc_0_13_BID 1 bit sc_logic
twiddle_rsc_0_13_WREADY 1 bit sc_logic
twiddle_rsc_0_13_WVALID 1 bit sc_logic
twiddle_rsc_0_13_WUSER 1 bit sc_logic
twiddle_rsc_0_13_WLAST 1 bit sc_logic
twiddle_rsc_0_13_WSTRB 4 bit_vector sc_lv
twiddle_rsc_0_13_WDATA 32 bit_vector sc_lv
twiddle_rsc_0_13_AWREADY 1 bit sc_logic
twiddle_rsc_0_13_AWVALID 1 bit sc_logic
twiddle_rsc_0_13_AWUSER 1 bit sc_logic
twiddle_rsc_0_13_AWREGION 4 bit_vector sc_lv
twiddle_rsc_0_13_AWQOS 4 bit_vector sc_lv
twiddle_rsc_0_13_AWPROT 3 bit_vector sc_lv
twiddle_rsc_0_13_AWCACHE 4 bit_vector sc_lv
twiddle_rsc_0_13_AWLOCK 1 bit sc_logic
twiddle_rsc_0_13_AWBURST 2 bit_vector sc_lv
twiddle_rsc_0_13_AWSIZE 3 bit_vector sc_lv
twiddle_rsc_0_13_AWLEN 8 bit_vector sc_lv
twiddle_rsc_0_13_AWADDR 12 bit_vector sc_lv
twiddle_rsc_0_13_AWID 1 bit sc_logic
twiddle_rsc_triosy_0_13_lz 1 bit sc_logic
twiddle_rsc_0_14_s_tdone 1 bit sc_logic
twiddle_rsc_0_14_tr_write_done 1 bit sc_logic
twiddle_rsc_0_14_RREADY 1 bit sc_logic
twiddle_rsc_0_14_RVALID 1 bit sc_logic
twiddle_rsc_0_14_RUSER 1 bit sc_logic
twiddle_rsc_0_14_RLAST 1 bit sc_logic
twiddle_rsc_0_14_RRESP 2 bit_vector sc_lv
twiddle_rsc_0_14_RDATA 32 bit_vector sc_lv
twiddle_rsc_0_14_RID 1 bit sc_logic
twiddle_rsc_0_14_ARREADY 1 bit sc_logic
twiddle_rsc_0_14_ARVALID 1 bit sc_logic
twiddle_rsc_0_14_ARUSER 1 bit sc_logic
twiddle_rsc_0_14_ARREGION 4 bit_vector sc_lv
twiddle_rsc_0_14_ARQOS 4 bit_vector sc_lv
twiddle_rsc_0_14_ARPROT 3 bit_vector sc_lv
twiddle_rsc_0_14_ARCACHE 4 bit_vector sc_lv
twiddle_rsc_0_14_ARLOCK 1 bit sc_logic
twiddle_rsc_0_14_ARBURST 2 bit_vector sc_lv
twiddle_rsc_0_14_ARSIZE 3 bit_vector sc_lv
twiddle_rsc_0_14_ARLEN 8 bit_vector sc_lv
twiddle_rsc_0_14_ARADDR 12 bit_vector sc_lv
twiddle_rsc_0_14_ARID 1 bit sc_logic
twiddle_rsc_0_14_BREADY 1 bit sc_logic
twiddle_rsc_0_14_BVALID 1 bit sc_logic
twiddle_rsc_0_14_BUSER 1 bit sc_logic
twiddle_rsc_0_14_BRESP 2 bit_vector sc_lv
twiddle_rsc_0_14_BID 1 bit sc_logic
twiddle_rsc_0_14_WREADY 1 bit sc_logic
twiddle_rsc_0_14_WVALID 1 bit sc_logic
twiddle_rsc_0_14_WUSER 1 bit sc_logic
twiddle_rsc_0_14_WLAST 1 bit sc_logic
twiddle_rsc_0_14_WSTRB 4 bit_vector sc_lv
twiddle_rsc_0_14_WDATA 32 bit_vector sc_lv
twiddle_rsc_0_14_AWREADY 1 bit sc_logic
twiddle_rsc_0_14_AWVALID 1 bit sc_logic
twiddle_rsc_0_14_AWUSER 1 bit sc_logic
twiddle_rsc_0_14_AWREGION 4 bit_vector sc_lv
twiddle_rsc_0_14_AWQOS 4 bit_vector sc_lv
twiddle_rsc_0_14_AWPROT 3 bit_vector sc_lv
twiddle_rsc_0_14_AWCACHE 4 bit_vector sc_lv
twiddle_rsc_0_14_AWLOCK 1 bit sc_logic
twiddle_rsc_0_14_AWBURST 2 bit_vector sc_lv
twiddle_rsc_0_14_AWSIZE 3 bit_vector sc_lv
twiddle_rsc_0_14_AWLEN 8 bit_vector sc_lv
twiddle_rsc_0_14_AWADDR 12 bit_vector sc_lv
twiddle_rsc_0_14_AWID 1 bit sc_logic
twiddle_rsc_triosy_0_14_lz 1 bit sc_logic
twiddle_rsc_0_15_s_tdone 1 bit sc_logic
twiddle_rsc_0_15_tr_write_done 1 bit sc_logic
twiddle_rsc_0_15_RREADY 1 bit sc_logic
twiddle_rsc_0_15_RVALID 1 bit sc_logic
twiddle_rsc_0_15_RUSER 1 bit sc_logic
twiddle_rsc_0_15_RLAST 1 bit sc_logic
twiddle_rsc_0_15_RRESP 2 bit_vector sc_lv
twiddle_rsc_0_15_RDATA 32 bit_vector sc_lv
twiddle_rsc_0_15_RID 1 bit sc_logic
twiddle_rsc_0_15_ARREADY 1 bit sc_logic
twiddle_rsc_0_15_ARVALID 1 bit sc_logic
twiddle_rsc_0_15_ARUSER 1 bit sc_logic
twiddle_rsc_0_15_ARREGION 4 bit_vector sc_lv
twiddle_rsc_0_15_ARQOS 4 bit_vector sc_lv
twiddle_rsc_0_15_ARPROT 3 bit_vector sc_lv
twiddle_rsc_0_15_ARCACHE 4 bit_vector sc_lv
twiddle_rsc_0_15_ARLOCK 1 bit sc_logic
twiddle_rsc_0_15_ARBURST 2 bit_vector sc_lv
twiddle_rsc_0_15_ARSIZE 3 bit_vector sc_lv
twiddle_rsc_0_15_ARLEN 8 bit_vector sc_lv
twiddle_rsc_0_15_ARADDR 12 bit_vector sc_lv
twiddle_rsc_0_15_ARID 1 bit sc_logic
twiddle_rsc_0_15_BREADY 1 bit sc_logic
twiddle_rsc_0_15_BVALID 1 bit sc_logic
twiddle_rsc_0_15_BUSER 1 bit sc_logic
twiddle_rsc_0_15_BRESP 2 bit_vector sc_lv
twiddle_rsc_0_15_BID 1 bit sc_logic
twiddle_rsc_0_15_WREADY 1 bit sc_logic
twiddle_rsc_0_15_WVALID 1 bit sc_logic
twiddle_rsc_0_15_WUSER 1 bit sc_logic
twiddle_rsc_0_15_WLAST 1 bit sc_logic
twiddle_rsc_0_15_WSTRB 4 bit_vector sc_lv
twiddle_rsc_0_15_WDATA 32 bit_vector sc_lv
twiddle_rsc_0_15_AWREADY 1 bit sc_logic
twiddle_rsc_0_15_AWVALID 1 bit sc_logic
twiddle_rsc_0_15_AWUSER 1 bit sc_logic
twiddle_rsc_0_15_AWREGION 4 bit_vector sc_lv
twiddle_rsc_0_15_AWQOS 4 bit_vector sc_lv
twiddle_rsc_0_15_AWPROT 3 bit_vector sc_lv
twiddle_rsc_0_15_AWCACHE 4 bit_vector sc_lv
twiddle_rsc_0_15_AWLOCK 1 bit sc_logic
twiddle_rsc_0_15_AWBURST 2 bit_vector sc_lv
twiddle_rsc_0_15_AWSIZE 3 bit_vector sc_lv
twiddle_rsc_0_15_AWLEN 8 bit_vector sc_lv
twiddle_rsc_0_15_AWADDR 12 bit_vector sc_lv
twiddle_rsc_0_15_AWID 1 bit sc_logic
twiddle_rsc_triosy_0_15_lz 1 bit sc_logic
twiddle_h_rsc_0_0_s_tdone 1 bit sc_logic
twiddle_h_rsc_0_0_tr_write_done 1 bit sc_logic
twiddle_h_rsc_0_0_RREADY 1 bit sc_logic
twiddle_h_rsc_0_0_RVALID 1 bit sc_logic
twiddle_h_rsc_0_0_RUSER 1 bit sc_logic
twiddle_h_rsc_0_0_RLAST 1 bit sc_logic
twiddle_h_rsc_0_0_RRESP 2 bit_vector sc_lv
twiddle_h_rsc_0_0_RDATA 32 bit_vector sc_lv
twiddle_h_rsc_0_0_RID 1 bit sc_logic
twiddle_h_rsc_0_0_ARREADY 1 bit sc_logic
twiddle_h_rsc_0_0_ARVALID 1 bit sc_logic
twiddle_h_rsc_0_0_ARUSER 1 bit sc_logic
twiddle_h_rsc_0_0_ARREGION 4 bit_vector sc_lv
twiddle_h_rsc_0_0_ARQOS 4 bit_vector sc_lv
twiddle_h_rsc_0_0_ARPROT 3 bit_vector sc_lv
twiddle_h_rsc_0_0_ARCACHE 4 bit_vector sc_lv
twiddle_h_rsc_0_0_ARLOCK 1 bit sc_logic
twiddle_h_rsc_0_0_ARBURST 2 bit_vector sc_lv
twiddle_h_rsc_0_0_ARSIZE 3 bit_vector sc_lv
twiddle_h_rsc_0_0_ARLEN 8 bit_vector sc_lv
twiddle_h_rsc_0_0_ARADDR 12 bit_vector sc_lv
twiddle_h_rsc_0_0_ARID 1 bit sc_logic
twiddle_h_rsc_0_0_BREADY 1 bit sc_logic
twiddle_h_rsc_0_0_BVALID 1 bit sc_logic
twiddle_h_rsc_0_0_BUSER 1 bit sc_logic
twiddle_h_rsc_0_0_BRESP 2 bit_vector sc_lv
twiddle_h_rsc_0_0_BID 1 bit sc_logic
twiddle_h_rsc_0_0_WREADY 1 bit sc_logic
twiddle_h_rsc_0_0_WVALID 1 bit sc_logic
twiddle_h_rsc_0_0_WUSER 1 bit sc_logic
twiddle_h_rsc_0_0_WLAST 1 bit sc_logic
twiddle_h_rsc_0_0_WSTRB 4 bit_vector sc_lv
twiddle_h_rsc_0_0_WDATA 32 bit_vector sc_lv
twiddle_h_rsc_0_0_AWREADY 1 bit sc_logic
twiddle_h_rsc_0_0_AWVALID 1 bit sc_logic
twiddle_h_rsc_0_0_AWUSER 1 bit sc_logic
twiddle_h_rsc_0_0_AWREGION 4 bit_vector sc_lv
twiddle_h_rsc_0_0_AWQOS 4 bit_vector sc_lv
twiddle_h_rsc_0_0_AWPROT 3 bit_vector sc_lv
twiddle_h_rsc_0_0_AWCACHE 4 bit_vector sc_lv
twiddle_h_rsc_0_0_AWLOCK 1 bit sc_logic
twiddle_h_rsc_0_0_AWBURST 2 bit_vector sc_lv
twiddle_h_rsc_0_0_AWSIZE 3 bit_vector sc_lv
twiddle_h_rsc_0_0_AWLEN 8 bit_vector sc_lv
twiddle_h_rsc_0_0_AWADDR 12 bit_vector sc_lv
twiddle_h_rsc_0_0_AWID 1 bit sc_logic
twiddle_h_rsc_triosy_0_0_lz 1 bit sc_logic
twiddle_h_rsc_0_1_s_tdone 1 bit sc_logic
twiddle_h_rsc_0_1_tr_write_done 1 bit sc_logic
twiddle_h_rsc_0_1_RREADY 1 bit sc_logic
twiddle_h_rsc_0_1_RVALID 1 bit sc_logic
twiddle_h_rsc_0_1_RUSER 1 bit sc_logic
twiddle_h_rsc_0_1_RLAST 1 bit sc_logic
twiddle_h_rsc_0_1_RRESP 2 bit_vector sc_lv
twiddle_h_rsc_0_1_RDATA 32 bit_vector sc_lv
twiddle_h_rsc_0_1_RID 1 bit sc_logic
twiddle_h_rsc_0_1_ARREADY 1 bit sc_logic
twiddle_h_rsc_0_1_ARVALID 1 bit sc_logic
twiddle_h_rsc_0_1_ARUSER 1 bit sc_logic
twiddle_h_rsc_0_1_ARREGION 4 bit_vector sc_lv
twiddle_h_rsc_0_1_ARQOS 4 bit_vector sc_lv
twiddle_h_rsc_0_1_ARPROT 3 bit_vector sc_lv
twiddle_h_rsc_0_1_ARCACHE 4 bit_vector sc_lv
twiddle_h_rsc_0_1_ARLOCK 1 bit sc_logic
twiddle_h_rsc_0_1_ARBURST 2 bit_vector sc_lv
twiddle_h_rsc_0_1_ARSIZE 3 bit_vector sc_lv
twiddle_h_rsc_0_1_ARLEN 8 bit_vector sc_lv
twiddle_h_rsc_0_1_ARADDR 12 bit_vector sc_lv
twiddle_h_rsc_0_1_ARID 1 bit sc_logic
twiddle_h_rsc_0_1_BREADY 1 bit sc_logic
twiddle_h_rsc_0_1_BVALID 1 bit sc_logic
twiddle_h_rsc_0_1_BUSER 1 bit sc_logic
twiddle_h_rsc_0_1_BRESP 2 bit_vector sc_lv
twiddle_h_rsc_0_1_BID 1 bit sc_logic
twiddle_h_rsc_0_1_WREADY 1 bit sc_logic
twiddle_h_rsc_0_1_WVALID 1 bit sc_logic
twiddle_h_rsc_0_1_WUSER 1 bit sc_logic
twiddle_h_rsc_0_1_WLAST 1 bit sc_logic
twiddle_h_rsc_0_1_WSTRB 4 bit_vector sc_lv
twiddle_h_rsc_0_1_WDATA 32 bit_vector sc_lv
twiddle_h_rsc_0_1_AWREADY 1 bit sc_logic
twiddle_h_rsc_0_1_AWVALID 1 bit sc_logic
twiddle_h_rsc_0_1_AWUSER 1 bit sc_logic
twiddle_h_rsc_0_1_AWREGION 4 bit_vector sc_lv
twiddle_h_rsc_0_1_AWQOS 4 bit_vector sc_lv
twiddle_h_rsc_0_1_AWPROT 3 bit_vector sc_lv
twiddle_h_rsc_0_1_AWCACHE 4 bit_vector sc_lv
twiddle_h_rsc_0_1_AWLOCK 1 bit sc_logic
twiddle_h_rsc_0_1_AWBURST 2 bit_vector sc_lv
twiddle_h_rsc_0_1_AWSIZE 3 bit_vector sc_lv
twiddle_h_rsc_0_1_AWLEN 8 bit_vector sc_lv
twiddle_h_rsc_0_1_AWADDR 12 bit_vector sc_lv
twiddle_h_rsc_0_1_AWID 1 bit sc_logic
twiddle_h_rsc_triosy_0_1_lz 1 bit sc_logic
twiddle_h_rsc_0_2_s_tdone 1 bit sc_logic
twiddle_h_rsc_0_2_tr_write_done 1 bit sc_logic
twiddle_h_rsc_0_2_RREADY 1 bit sc_logic
twiddle_h_rsc_0_2_RVALID 1 bit sc_logic
twiddle_h_rsc_0_2_RUSER 1 bit sc_logic
twiddle_h_rsc_0_2_RLAST 1 bit sc_logic
twiddle_h_rsc_0_2_RRESP 2 bit_vector sc_lv
twiddle_h_rsc_0_2_RDATA 32 bit_vector sc_lv
twiddle_h_rsc_0_2_RID 1 bit sc_logic
twiddle_h_rsc_0_2_ARREADY 1 bit sc_logic
twiddle_h_rsc_0_2_ARVALID 1 bit sc_logic
twiddle_h_rsc_0_2_ARUSER 1 bit sc_logic
twiddle_h_rsc_0_2_ARREGION 4 bit_vector sc_lv
twiddle_h_rsc_0_2_ARQOS 4 bit_vector sc_lv
twiddle_h_rsc_0_2_ARPROT 3 bit_vector sc_lv
twiddle_h_rsc_0_2_ARCACHE 4 bit_vector sc_lv
twiddle_h_rsc_0_2_ARLOCK 1 bit sc_logic
twiddle_h_rsc_0_2_ARBURST 2 bit_vector sc_lv
twiddle_h_rsc_0_2_ARSIZE 3 bit_vector sc_lv
twiddle_h_rsc_0_2_ARLEN 8 bit_vector sc_lv
twiddle_h_rsc_0_2_ARADDR 12 bit_vector sc_lv
twiddle_h_rsc_0_2_ARID 1 bit sc_logic
twiddle_h_rsc_0_2_BREADY 1 bit sc_logic
twiddle_h_rsc_0_2_BVALID 1 bit sc_logic
twiddle_h_rsc_0_2_BUSER 1 bit sc_logic
twiddle_h_rsc_0_2_BRESP 2 bit_vector sc_lv
twiddle_h_rsc_0_2_BID 1 bit sc_logic
twiddle_h_rsc_0_2_WREADY 1 bit sc_logic
twiddle_h_rsc_0_2_WVALID 1 bit sc_logic
twiddle_h_rsc_0_2_WUSER 1 bit sc_logic
twiddle_h_rsc_0_2_WLAST 1 bit sc_logic
twiddle_h_rsc_0_2_WSTRB 4 bit_vector sc_lv
twiddle_h_rsc_0_2_WDATA 32 bit_vector sc_lv
twiddle_h_rsc_0_2_AWREADY 1 bit sc_logic
twiddle_h_rsc_0_2_AWVALID 1 bit sc_logic
twiddle_h_rsc_0_2_AWUSER 1 bit sc_logic
twiddle_h_rsc_0_2_AWREGION 4 bit_vector sc_lv
twiddle_h_rsc_0_2_AWQOS 4 bit_vector sc_lv
twiddle_h_rsc_0_2_AWPROT 3 bit_vector sc_lv
twiddle_h_rsc_0_2_AWCACHE 4 bit_vector sc_lv
twiddle_h_rsc_0_2_AWLOCK 1 bit sc_logic
twiddle_h_rsc_0_2_AWBURST 2 bit_vector sc_lv
twiddle_h_rsc_0_2_AWSIZE 3 bit_vector sc_lv
twiddle_h_rsc_0_2_AWLEN 8 bit_vector sc_lv
twiddle_h_rsc_0_2_AWADDR 12 bit_vector sc_lv
twiddle_h_rsc_0_2_AWID 1 bit sc_logic
twiddle_h_rsc_triosy_0_2_lz 1 bit sc_logic
twiddle_h_rsc_0_3_s_tdone 1 bit sc_logic
twiddle_h_rsc_0_3_tr_write_done 1 bit sc_logic
twiddle_h_rsc_0_3_RREADY 1 bit sc_logic
twiddle_h_rsc_0_3_RVALID 1 bit sc_logic
twiddle_h_rsc_0_3_RUSER 1 bit sc_logic
twiddle_h_rsc_0_3_RLAST 1 bit sc_logic
twiddle_h_rsc_0_3_RRESP 2 bit_vector sc_lv
twiddle_h_rsc_0_3_RDATA 32 bit_vector sc_lv
twiddle_h_rsc_0_3_RID 1 bit sc_logic
twiddle_h_rsc_0_3_ARREADY 1 bit sc_logic
twiddle_h_rsc_0_3_ARVALID 1 bit sc_logic
twiddle_h_rsc_0_3_ARUSER 1 bit sc_logic
twiddle_h_rsc_0_3_ARREGION 4 bit_vector sc_lv
twiddle_h_rsc_0_3_ARQOS 4 bit_vector sc_lv
twiddle_h_rsc_0_3_ARPROT 3 bit_vector sc_lv
twiddle_h_rsc_0_3_ARCACHE 4 bit_vector sc_lv
twiddle_h_rsc_0_3_ARLOCK 1 bit sc_logic
twiddle_h_rsc_0_3_ARBURST 2 bit_vector sc_lv
twiddle_h_rsc_0_3_ARSIZE 3 bit_vector sc_lv
twiddle_h_rsc_0_3_ARLEN 8 bit_vector sc_lv
twiddle_h_rsc_0_3_ARADDR 12 bit_vector sc_lv
twiddle_h_rsc_0_3_ARID 1 bit sc_logic
twiddle_h_rsc_0_3_BREADY 1 bit sc_logic
twiddle_h_rsc_0_3_BVALID 1 bit sc_logic
twiddle_h_rsc_0_3_BUSER 1 bit sc_logic
twiddle_h_rsc_0_3_BRESP 2 bit_vector sc_lv
twiddle_h_rsc_0_3_BID 1 bit sc_logic
twiddle_h_rsc_0_3_WREADY 1 bit sc_logic
twiddle_h_rsc_0_3_WVALID 1 bit sc_logic
twiddle_h_rsc_0_3_WUSER 1 bit sc_logic
twiddle_h_rsc_0_3_WLAST 1 bit sc_logic
twiddle_h_rsc_0_3_WSTRB 4 bit_vector sc_lv
twiddle_h_rsc_0_3_WDATA 32 bit_vector sc_lv
twiddle_h_rsc_0_3_AWREADY 1 bit sc_logic
twiddle_h_rsc_0_3_AWVALID 1 bit sc_logic
twiddle_h_rsc_0_3_AWUSER 1 bit sc_logic
twiddle_h_rsc_0_3_AWREGION 4 bit_vector sc_lv
twiddle_h_rsc_0_3_AWQOS 4 bit_vector sc_lv
twiddle_h_rsc_0_3_AWPROT 3 bit_vector sc_lv
twiddle_h_rsc_0_3_AWCACHE 4 bit_vector sc_lv
twiddle_h_rsc_0_3_AWLOCK 1 bit sc_logic
twiddle_h_rsc_0_3_AWBURST 2 bit_vector sc_lv
twiddle_h_rsc_0_3_AWSIZE 3 bit_vector sc_lv
twiddle_h_rsc_0_3_AWLEN 8 bit_vector sc_lv
twiddle_h_rsc_0_3_AWADDR 12 bit_vector sc_lv
twiddle_h_rsc_0_3_AWID 1 bit sc_logic
twiddle_h_rsc_triosy_0_3_lz 1 bit sc_logic
twiddle_h_rsc_0_4_s_tdone 1 bit sc_logic
twiddle_h_rsc_0_4_tr_write_done 1 bit sc_logic
twiddle_h_rsc_0_4_RREADY 1 bit sc_logic
twiddle_h_rsc_0_4_RVALID 1 bit sc_logic
twiddle_h_rsc_0_4_RUSER 1 bit sc_logic
twiddle_h_rsc_0_4_RLAST 1 bit sc_logic
twiddle_h_rsc_0_4_RRESP 2 bit_vector sc_lv
twiddle_h_rsc_0_4_RDATA 32 bit_vector sc_lv
twiddle_h_rsc_0_4_RID 1 bit sc_logic
twiddle_h_rsc_0_4_ARREADY 1 bit sc_logic
twiddle_h_rsc_0_4_ARVALID 1 bit sc_logic
twiddle_h_rsc_0_4_ARUSER 1 bit sc_logic
twiddle_h_rsc_0_4_ARREGION 4 bit_vector sc_lv
twiddle_h_rsc_0_4_ARQOS 4 bit_vector sc_lv
twiddle_h_rsc_0_4_ARPROT 3 bit_vector sc_lv
twiddle_h_rsc_0_4_ARCACHE 4 bit_vector sc_lv
twiddle_h_rsc_0_4_ARLOCK 1 bit sc_logic
twiddle_h_rsc_0_4_ARBURST 2 bit_vector sc_lv
twiddle_h_rsc_0_4_ARSIZE 3 bit_vector sc_lv
twiddle_h_rsc_0_4_ARLEN 8 bit_vector sc_lv
twiddle_h_rsc_0_4_ARADDR 12 bit_vector sc_lv
twiddle_h_rsc_0_4_ARID 1 bit sc_logic
twiddle_h_rsc_0_4_BREADY 1 bit sc_logic
twiddle_h_rsc_0_4_BVALID 1 bit sc_logic
twiddle_h_rsc_0_4_BUSER 1 bit sc_logic
twiddle_h_rsc_0_4_BRESP 2 bit_vector sc_lv
twiddle_h_rsc_0_4_BID 1 bit sc_logic
twiddle_h_rsc_0_4_WREADY 1 bit sc_logic
twiddle_h_rsc_0_4_WVALID 1 bit sc_logic
twiddle_h_rsc_0_4_WUSER 1 bit sc_logic
twiddle_h_rsc_0_4_WLAST 1 bit sc_logic
twiddle_h_rsc_0_4_WSTRB 4 bit_vector sc_lv
twiddle_h_rsc_0_4_WDATA 32 bit_vector sc_lv
twiddle_h_rsc_0_4_AWREADY 1 bit sc_logic
twiddle_h_rsc_0_4_AWVALID 1 bit sc_logic
twiddle_h_rsc_0_4_AWUSER 1 bit sc_logic
twiddle_h_rsc_0_4_AWREGION 4 bit_vector sc_lv
twiddle_h_rsc_0_4_AWQOS 4 bit_vector sc_lv
twiddle_h_rsc_0_4_AWPROT 3 bit_vector sc_lv
twiddle_h_rsc_0_4_AWCACHE 4 bit_vector sc_lv
twiddle_h_rsc_0_4_AWLOCK 1 bit sc_logic
twiddle_h_rsc_0_4_AWBURST 2 bit_vector sc_lv
twiddle_h_rsc_0_4_AWSIZE 3 bit_vector sc_lv
twiddle_h_rsc_0_4_AWLEN 8 bit_vector sc_lv
twiddle_h_rsc_0_4_AWADDR 12 bit_vector sc_lv
twiddle_h_rsc_0_4_AWID 1 bit sc_logic
twiddle_h_rsc_triosy_0_4_lz 1 bit sc_logic
twiddle_h_rsc_0_5_s_tdone 1 bit sc_logic
twiddle_h_rsc_0_5_tr_write_done 1 bit sc_logic
twiddle_h_rsc_0_5_RREADY 1 bit sc_logic
twiddle_h_rsc_0_5_RVALID 1 bit sc_logic
twiddle_h_rsc_0_5_RUSER 1 bit sc_logic
twiddle_h_rsc_0_5_RLAST 1 bit sc_logic
twiddle_h_rsc_0_5_RRESP 2 bit_vector sc_lv
twiddle_h_rsc_0_5_RDATA 32 bit_vector sc_lv
twiddle_h_rsc_0_5_RID 1 bit sc_logic
twiddle_h_rsc_0_5_ARREADY 1 bit sc_logic
twiddle_h_rsc_0_5_ARVALID 1 bit sc_logic
twiddle_h_rsc_0_5_ARUSER 1 bit sc_logic
twiddle_h_rsc_0_5_ARREGION 4 bit_vector sc_lv
twiddle_h_rsc_0_5_ARQOS 4 bit_vector sc_lv
twiddle_h_rsc_0_5_ARPROT 3 bit_vector sc_lv
twiddle_h_rsc_0_5_ARCACHE 4 bit_vector sc_lv
twiddle_h_rsc_0_5_ARLOCK 1 bit sc_logic
twiddle_h_rsc_0_5_ARBURST 2 bit_vector sc_lv
twiddle_h_rsc_0_5_ARSIZE 3 bit_vector sc_lv
twiddle_h_rsc_0_5_ARLEN 8 bit_vector sc_lv
twiddle_h_rsc_0_5_ARADDR 12 bit_vector sc_lv
twiddle_h_rsc_0_5_ARID 1 bit sc_logic
twiddle_h_rsc_0_5_BREADY 1 bit sc_logic
twiddle_h_rsc_0_5_BVALID 1 bit sc_logic
twiddle_h_rsc_0_5_BUSER 1 bit sc_logic
twiddle_h_rsc_0_5_BRESP 2 bit_vector sc_lv
twiddle_h_rsc_0_5_BID 1 bit sc_logic
twiddle_h_rsc_0_5_WREADY 1 bit sc_logic
twiddle_h_rsc_0_5_WVALID 1 bit sc_logic
twiddle_h_rsc_0_5_WUSER 1 bit sc_logic
twiddle_h_rsc_0_5_WLAST 1 bit sc_logic
twiddle_h_rsc_0_5_WSTRB 4 bit_vector sc_lv
twiddle_h_rsc_0_5_WDATA 32 bit_vector sc_lv
twiddle_h_rsc_0_5_AWREADY 1 bit sc_logic
twiddle_h_rsc_0_5_AWVALID 1 bit sc_logic
twiddle_h_rsc_0_5_AWUSER 1 bit sc_logic
twiddle_h_rsc_0_5_AWREGION 4 bit_vector sc_lv
twiddle_h_rsc_0_5_AWQOS 4 bit_vector sc_lv
twiddle_h_rsc_0_5_AWPROT 3 bit_vector sc_lv
twiddle_h_rsc_0_5_AWCACHE 4 bit_vector sc_lv
twiddle_h_rsc_0_5_AWLOCK 1 bit sc_logic
twiddle_h_rsc_0_5_AWBURST 2 bit_vector sc_lv
twiddle_h_rsc_0_5_AWSIZE 3 bit_vector sc_lv
twiddle_h_rsc_0_5_AWLEN 8 bit_vector sc_lv
twiddle_h_rsc_0_5_AWADDR 12 bit_vector sc_lv
twiddle_h_rsc_0_5_AWID 1 bit sc_logic
twiddle_h_rsc_triosy_0_5_lz 1 bit sc_logic
twiddle_h_rsc_0_6_s_tdone 1 bit sc_logic
twiddle_h_rsc_0_6_tr_write_done 1 bit sc_logic
twiddle_h_rsc_0_6_RREADY 1 bit sc_logic
twiddle_h_rsc_0_6_RVALID 1 bit sc_logic
twiddle_h_rsc_0_6_RUSER 1 bit sc_logic
twiddle_h_rsc_0_6_RLAST 1 bit sc_logic
twiddle_h_rsc_0_6_RRESP 2 bit_vector sc_lv
twiddle_h_rsc_0_6_RDATA 32 bit_vector sc_lv
twiddle_h_rsc_0_6_RID 1 bit sc_logic
twiddle_h_rsc_0_6_ARREADY 1 bit sc_logic
twiddle_h_rsc_0_6_ARVALID 1 bit sc_logic
twiddle_h_rsc_0_6_ARUSER 1 bit sc_logic
twiddle_h_rsc_0_6_ARREGION 4 bit_vector sc_lv
twiddle_h_rsc_0_6_ARQOS 4 bit_vector sc_lv
twiddle_h_rsc_0_6_ARPROT 3 bit_vector sc_lv
twiddle_h_rsc_0_6_ARCACHE 4 bit_vector sc_lv
twiddle_h_rsc_0_6_ARLOCK 1 bit sc_logic
twiddle_h_rsc_0_6_ARBURST 2 bit_vector sc_lv
twiddle_h_rsc_0_6_ARSIZE 3 bit_vector sc_lv
twiddle_h_rsc_0_6_ARLEN 8 bit_vector sc_lv
twiddle_h_rsc_0_6_ARADDR 12 bit_vector sc_lv
twiddle_h_rsc_0_6_ARID 1 bit sc_logic
twiddle_h_rsc_0_6_BREADY 1 bit sc_logic
twiddle_h_rsc_0_6_BVALID 1 bit sc_logic
twiddle_h_rsc_0_6_BUSER 1 bit sc_logic
twiddle_h_rsc_0_6_BRESP 2 bit_vector sc_lv
twiddle_h_rsc_0_6_BID 1 bit sc_logic
twiddle_h_rsc_0_6_WREADY 1 bit sc_logic
twiddle_h_rsc_0_6_WVALID 1 bit sc_logic
twiddle_h_rsc_0_6_WUSER 1 bit sc_logic
twiddle_h_rsc_0_6_WLAST 1 bit sc_logic
twiddle_h_rsc_0_6_WSTRB 4 bit_vector sc_lv
twiddle_h_rsc_0_6_WDATA 32 bit_vector sc_lv
twiddle_h_rsc_0_6_AWREADY 1 bit sc_logic
twiddle_h_rsc_0_6_AWVALID 1 bit sc_logic
twiddle_h_rsc_0_6_AWUSER 1 bit sc_logic
twiddle_h_rsc_0_6_AWREGION 4 bit_vector sc_lv
twiddle_h_rsc_0_6_AWQOS 4 bit_vector sc_lv
twiddle_h_rsc_0_6_AWPROT 3 bit_vector sc_lv
twiddle_h_rsc_0_6_AWCACHE 4 bit_vector sc_lv
twiddle_h_rsc_0_6_AWLOCK 1 bit sc_logic
twiddle_h_rsc_0_6_AWBURST 2 bit_vector sc_lv
twiddle_h_rsc_0_6_AWSIZE 3 bit_vector sc_lv
twiddle_h_rsc_0_6_AWLEN 8 bit_vector sc_lv
twiddle_h_rsc_0_6_AWADDR 12 bit_vector sc_lv
twiddle_h_rsc_0_6_AWID 1 bit sc_logic
twiddle_h_rsc_triosy_0_6_lz 1 bit sc_logic
twiddle_h_rsc_0_7_s_tdone 1 bit sc_logic
twiddle_h_rsc_0_7_tr_write_done 1 bit sc_logic
twiddle_h_rsc_0_7_RREADY 1 bit sc_logic
twiddle_h_rsc_0_7_RVALID 1 bit sc_logic
twiddle_h_rsc_0_7_RUSER 1 bit sc_logic
twiddle_h_rsc_0_7_RLAST 1 bit sc_logic
twiddle_h_rsc_0_7_RRESP 2 bit_vector sc_lv
twiddle_h_rsc_0_7_RDATA 32 bit_vector sc_lv
twiddle_h_rsc_0_7_RID 1 bit sc_logic
twiddle_h_rsc_0_7_ARREADY 1 bit sc_logic
twiddle_h_rsc_0_7_ARVALID 1 bit sc_logic
twiddle_h_rsc_0_7_ARUSER 1 bit sc_logic
twiddle_h_rsc_0_7_ARREGION 4 bit_vector sc_lv
twiddle_h_rsc_0_7_ARQOS 4 bit_vector sc_lv
twiddle_h_rsc_0_7_ARPROT 3 bit_vector sc_lv
twiddle_h_rsc_0_7_ARCACHE 4 bit_vector sc_lv
twiddle_h_rsc_0_7_ARLOCK 1 bit sc_logic
twiddle_h_rsc_0_7_ARBURST 2 bit_vector sc_lv
twiddle_h_rsc_0_7_ARSIZE 3 bit_vector sc_lv
twiddle_h_rsc_0_7_ARLEN 8 bit_vector sc_lv
twiddle_h_rsc_0_7_ARADDR 12 bit_vector sc_lv
twiddle_h_rsc_0_7_ARID 1 bit sc_logic
twiddle_h_rsc_0_7_BREADY 1 bit sc_logic
twiddle_h_rsc_0_7_BVALID 1 bit sc_logic
twiddle_h_rsc_0_7_BUSER 1 bit sc_logic
twiddle_h_rsc_0_7_BRESP 2 bit_vector sc_lv
twiddle_h_rsc_0_7_BID 1 bit sc_logic
twiddle_h_rsc_0_7_WREADY 1 bit sc_logic
twiddle_h_rsc_0_7_WVALID 1 bit sc_logic
twiddle_h_rsc_0_7_WUSER 1 bit sc_logic
twiddle_h_rsc_0_7_WLAST 1 bit sc_logic
twiddle_h_rsc_0_7_WSTRB 4 bit_vector sc_lv
twiddle_h_rsc_0_7_WDATA 32 bit_vector sc_lv
twiddle_h_rsc_0_7_AWREADY 1 bit sc_logic
twiddle_h_rsc_0_7_AWVALID 1 bit sc_logic
twiddle_h_rsc_0_7_AWUSER 1 bit sc_logic
twiddle_h_rsc_0_7_AWREGION 4 bit_vector sc_lv
twiddle_h_rsc_0_7_AWQOS 4 bit_vector sc_lv
twiddle_h_rsc_0_7_AWPROT 3 bit_vector sc_lv
twiddle_h_rsc_0_7_AWCACHE 4 bit_vector sc_lv
twiddle_h_rsc_0_7_AWLOCK 1 bit sc_logic
twiddle_h_rsc_0_7_AWBURST 2 bit_vector sc_lv
twiddle_h_rsc_0_7_AWSIZE 3 bit_vector sc_lv
twiddle_h_rsc_0_7_AWLEN 8 bit_vector sc_lv
twiddle_h_rsc_0_7_AWADDR 12 bit_vector sc_lv
twiddle_h_rsc_0_7_AWID 1 bit sc_logic
twiddle_h_rsc_triosy_0_7_lz 1 bit sc_logic
twiddle_h_rsc_0_8_s_tdone 1 bit sc_logic
twiddle_h_rsc_0_8_tr_write_done 1 bit sc_logic
twiddle_h_rsc_0_8_RREADY 1 bit sc_logic
twiddle_h_rsc_0_8_RVALID 1 bit sc_logic
twiddle_h_rsc_0_8_RUSER 1 bit sc_logic
twiddle_h_rsc_0_8_RLAST 1 bit sc_logic
twiddle_h_rsc_0_8_RRESP 2 bit_vector sc_lv
twiddle_h_rsc_0_8_RDATA 32 bit_vector sc_lv
twiddle_h_rsc_0_8_RID 1 bit sc_logic
twiddle_h_rsc_0_8_ARREADY 1 bit sc_logic
twiddle_h_rsc_0_8_ARVALID 1 bit sc_logic
twiddle_h_rsc_0_8_ARUSER 1 bit sc_logic
twiddle_h_rsc_0_8_ARREGION 4 bit_vector sc_lv
twiddle_h_rsc_0_8_ARQOS 4 bit_vector sc_lv
twiddle_h_rsc_0_8_ARPROT 3 bit_vector sc_lv
twiddle_h_rsc_0_8_ARCACHE 4 bit_vector sc_lv
twiddle_h_rsc_0_8_ARLOCK 1 bit sc_logic
twiddle_h_rsc_0_8_ARBURST 2 bit_vector sc_lv
twiddle_h_rsc_0_8_ARSIZE 3 bit_vector sc_lv
twiddle_h_rsc_0_8_ARLEN 8 bit_vector sc_lv
twiddle_h_rsc_0_8_ARADDR 12 bit_vector sc_lv
twiddle_h_rsc_0_8_ARID 1 bit sc_logic
twiddle_h_rsc_0_8_BREADY 1 bit sc_logic
twiddle_h_rsc_0_8_BVALID 1 bit sc_logic
twiddle_h_rsc_0_8_BUSER 1 bit sc_logic
twiddle_h_rsc_0_8_BRESP 2 bit_vector sc_lv
twiddle_h_rsc_0_8_BID 1 bit sc_logic
twiddle_h_rsc_0_8_WREADY 1 bit sc_logic
twiddle_h_rsc_0_8_WVALID 1 bit sc_logic
twiddle_h_rsc_0_8_WUSER 1 bit sc_logic
twiddle_h_rsc_0_8_WLAST 1 bit sc_logic
twiddle_h_rsc_0_8_WSTRB 4 bit_vector sc_lv
twiddle_h_rsc_0_8_WDATA 32 bit_vector sc_lv
twiddle_h_rsc_0_8_AWREADY 1 bit sc_logic
twiddle_h_rsc_0_8_AWVALID 1 bit sc_logic
twiddle_h_rsc_0_8_AWUSER 1 bit sc_logic
twiddle_h_rsc_0_8_AWREGION 4 bit_vector sc_lv
twiddle_h_rsc_0_8_AWQOS 4 bit_vector sc_lv
twiddle_h_rsc_0_8_AWPROT 3 bit_vector sc_lv
twiddle_h_rsc_0_8_AWCACHE 4 bit_vector sc_lv
twiddle_h_rsc_0_8_AWLOCK 1 bit sc_logic
twiddle_h_rsc_0_8_AWBURST 2 bit_vector sc_lv
twiddle_h_rsc_0_8_AWSIZE 3 bit_vector sc_lv
twiddle_h_rsc_0_8_AWLEN 8 bit_vector sc_lv
twiddle_h_rsc_0_8_AWADDR 12 bit_vector sc_lv
twiddle_h_rsc_0_8_AWID 1 bit sc_logic
twiddle_h_rsc_triosy_0_8_lz 1 bit sc_logic
twiddle_h_rsc_0_9_s_tdone 1 bit sc_logic
twiddle_h_rsc_0_9_tr_write_done 1 bit sc_logic
twiddle_h_rsc_0_9_RREADY 1 bit sc_logic
twiddle_h_rsc_0_9_RVALID 1 bit sc_logic
twiddle_h_rsc_0_9_RUSER 1 bit sc_logic
twiddle_h_rsc_0_9_RLAST 1 bit sc_logic
twiddle_h_rsc_0_9_RRESP 2 bit_vector sc_lv
twiddle_h_rsc_0_9_RDATA 32 bit_vector sc_lv
twiddle_h_rsc_0_9_RID 1 bit sc_logic
twiddle_h_rsc_0_9_ARREADY 1 bit sc_logic
twiddle_h_rsc_0_9_ARVALID 1 bit sc_logic
twiddle_h_rsc_0_9_ARUSER 1 bit sc_logic
twiddle_h_rsc_0_9_ARREGION 4 bit_vector sc_lv
twiddle_h_rsc_0_9_ARQOS 4 bit_vector sc_lv
twiddle_h_rsc_0_9_ARPROT 3 bit_vector sc_lv
twiddle_h_rsc_0_9_ARCACHE 4 bit_vector sc_lv
twiddle_h_rsc_0_9_ARLOCK 1 bit sc_logic
twiddle_h_rsc_0_9_ARBURST 2 bit_vector sc_lv
twiddle_h_rsc_0_9_ARSIZE 3 bit_vector sc_lv
twiddle_h_rsc_0_9_ARLEN 8 bit_vector sc_lv
twiddle_h_rsc_0_9_ARADDR 12 bit_vector sc_lv
twiddle_h_rsc_0_9_ARID 1 bit sc_logic
twiddle_h_rsc_0_9_BREADY 1 bit sc_logic
twiddle_h_rsc_0_9_BVALID 1 bit sc_logic
twiddle_h_rsc_0_9_BUSER 1 bit sc_logic
twiddle_h_rsc_0_9_BRESP 2 bit_vector sc_lv
twiddle_h_rsc_0_9_BID 1 bit sc_logic
twiddle_h_rsc_0_9_WREADY 1 bit sc_logic
twiddle_h_rsc_0_9_WVALID 1 bit sc_logic
twiddle_h_rsc_0_9_WUSER 1 bit sc_logic
twiddle_h_rsc_0_9_WLAST 1 bit sc_logic
twiddle_h_rsc_0_9_WSTRB 4 bit_vector sc_lv
twiddle_h_rsc_0_9_WDATA 32 bit_vector sc_lv
twiddle_h_rsc_0_9_AWREADY 1 bit sc_logic
twiddle_h_rsc_0_9_AWVALID 1 bit sc_logic
twiddle_h_rsc_0_9_AWUSER 1 bit sc_logic
twiddle_h_rsc_0_9_AWREGION 4 bit_vector sc_lv
twiddle_h_rsc_0_9_AWQOS 4 bit_vector sc_lv
twiddle_h_rsc_0_9_AWPROT 3 bit_vector sc_lv
twiddle_h_rsc_0_9_AWCACHE 4 bit_vector sc_lv
twiddle_h_rsc_0_9_AWLOCK 1 bit sc_logic
twiddle_h_rsc_0_9_AWBURST 2 bit_vector sc_lv
twiddle_h_rsc_0_9_AWSIZE 3 bit_vector sc_lv
twiddle_h_rsc_0_9_AWLEN 8 bit_vector sc_lv
twiddle_h_rsc_0_9_AWADDR 12 bit_vector sc_lv
twiddle_h_rsc_0_9_AWID 1 bit sc_logic
twiddle_h_rsc_triosy_0_9_lz 1 bit sc_logic
twiddle_h_rsc_0_10_s_tdone 1 bit sc_logic
twiddle_h_rsc_0_10_tr_write_done 1 bit sc_logic
twiddle_h_rsc_0_10_RREADY 1 bit sc_logic
twiddle_h_rsc_0_10_RVALID 1 bit sc_logic
twiddle_h_rsc_0_10_RUSER 1 bit sc_logic
twiddle_h_rsc_0_10_RLAST 1 bit sc_logic
twiddle_h_rsc_0_10_RRESP 2 bit_vector sc_lv
twiddle_h_rsc_0_10_RDATA 32 bit_vector sc_lv
twiddle_h_rsc_0_10_RID 1 bit sc_logic
twiddle_h_rsc_0_10_ARREADY 1 bit sc_logic
twiddle_h_rsc_0_10_ARVALID 1 bit sc_logic
twiddle_h_rsc_0_10_ARUSER 1 bit sc_logic
twiddle_h_rsc_0_10_ARREGION 4 bit_vector sc_lv
twiddle_h_rsc_0_10_ARQOS 4 bit_vector sc_lv
twiddle_h_rsc_0_10_ARPROT 3 bit_vector sc_lv
twiddle_h_rsc_0_10_ARCACHE 4 bit_vector sc_lv
twiddle_h_rsc_0_10_ARLOCK 1 bit sc_logic
twiddle_h_rsc_0_10_ARBURST 2 bit_vector sc_lv
twiddle_h_rsc_0_10_ARSIZE 3 bit_vector sc_lv
twiddle_h_rsc_0_10_ARLEN 8 bit_vector sc_lv
twiddle_h_rsc_0_10_ARADDR 12 bit_vector sc_lv
twiddle_h_rsc_0_10_ARID 1 bit sc_logic
twiddle_h_rsc_0_10_BREADY 1 bit sc_logic
twiddle_h_rsc_0_10_BVALID 1 bit sc_logic
twiddle_h_rsc_0_10_BUSER 1 bit sc_logic
twiddle_h_rsc_0_10_BRESP 2 bit_vector sc_lv
twiddle_h_rsc_0_10_BID 1 bit sc_logic
twiddle_h_rsc_0_10_WREADY 1 bit sc_logic
twiddle_h_rsc_0_10_WVALID 1 bit sc_logic
twiddle_h_rsc_0_10_WUSER 1 bit sc_logic
twiddle_h_rsc_0_10_WLAST 1 bit sc_logic
twiddle_h_rsc_0_10_WSTRB 4 bit_vector sc_lv
twiddle_h_rsc_0_10_WDATA 32 bit_vector sc_lv
twiddle_h_rsc_0_10_AWREADY 1 bit sc_logic
twiddle_h_rsc_0_10_AWVALID 1 bit sc_logic
twiddle_h_rsc_0_10_AWUSER 1 bit sc_logic
twiddle_h_rsc_0_10_AWREGION 4 bit_vector sc_lv
twiddle_h_rsc_0_10_AWQOS 4 bit_vector sc_lv
twiddle_h_rsc_0_10_AWPROT 3 bit_vector sc_lv
twiddle_h_rsc_0_10_AWCACHE 4 bit_vector sc_lv
twiddle_h_rsc_0_10_AWLOCK 1 bit sc_logic
twiddle_h_rsc_0_10_AWBURST 2 bit_vector sc_lv
twiddle_h_rsc_0_10_AWSIZE 3 bit_vector sc_lv
twiddle_h_rsc_0_10_AWLEN 8 bit_vector sc_lv
twiddle_h_rsc_0_10_AWADDR 12 bit_vector sc_lv
twiddle_h_rsc_0_10_AWID 1 bit sc_logic
twiddle_h_rsc_triosy_0_10_lz 1 bit sc_logic
twiddle_h_rsc_0_11_s_tdone 1 bit sc_logic
twiddle_h_rsc_0_11_tr_write_done 1 bit sc_logic
twiddle_h_rsc_0_11_RREADY 1 bit sc_logic
twiddle_h_rsc_0_11_RVALID 1 bit sc_logic
twiddle_h_rsc_0_11_RUSER 1 bit sc_logic
twiddle_h_rsc_0_11_RLAST 1 bit sc_logic
twiddle_h_rsc_0_11_RRESP 2 bit_vector sc_lv
twiddle_h_rsc_0_11_RDATA 32 bit_vector sc_lv
twiddle_h_rsc_0_11_RID 1 bit sc_logic
twiddle_h_rsc_0_11_ARREADY 1 bit sc_logic
twiddle_h_rsc_0_11_ARVALID 1 bit sc_logic
twiddle_h_rsc_0_11_ARUSER 1 bit sc_logic
twiddle_h_rsc_0_11_ARREGION 4 bit_vector sc_lv
twiddle_h_rsc_0_11_ARQOS 4 bit_vector sc_lv
twiddle_h_rsc_0_11_ARPROT 3 bit_vector sc_lv
twiddle_h_rsc_0_11_ARCACHE 4 bit_vector sc_lv
twiddle_h_rsc_0_11_ARLOCK 1 bit sc_logic
twiddle_h_rsc_0_11_ARBURST 2 bit_vector sc_lv
twiddle_h_rsc_0_11_ARSIZE 3 bit_vector sc_lv
twiddle_h_rsc_0_11_ARLEN 8 bit_vector sc_lv
twiddle_h_rsc_0_11_ARADDR 12 bit_vector sc_lv
twiddle_h_rsc_0_11_ARID 1 bit sc_logic
twiddle_h_rsc_0_11_BREADY 1 bit sc_logic
twiddle_h_rsc_0_11_BVALID 1 bit sc_logic
twiddle_h_rsc_0_11_BUSER 1 bit sc_logic
twiddle_h_rsc_0_11_BRESP 2 bit_vector sc_lv
twiddle_h_rsc_0_11_BID 1 bit sc_logic
twiddle_h_rsc_0_11_WREADY 1 bit sc_logic
twiddle_h_rsc_0_11_WVALID 1 bit sc_logic
twiddle_h_rsc_0_11_WUSER 1 bit sc_logic
twiddle_h_rsc_0_11_WLAST 1 bit sc_logic
twiddle_h_rsc_0_11_WSTRB 4 bit_vector sc_lv
twiddle_h_rsc_0_11_WDATA 32 bit_vector sc_lv
twiddle_h_rsc_0_11_AWREADY 1 bit sc_logic
twiddle_h_rsc_0_11_AWVALID 1 bit sc_logic
twiddle_h_rsc_0_11_AWUSER 1 bit sc_logic
twiddle_h_rsc_0_11_AWREGION 4 bit_vector sc_lv
twiddle_h_rsc_0_11_AWQOS 4 bit_vector sc_lv
twiddle_h_rsc_0_11_AWPROT 3 bit_vector sc_lv
twiddle_h_rsc_0_11_AWCACHE 4 bit_vector sc_lv
twiddle_h_rsc_0_11_AWLOCK 1 bit sc_logic
twiddle_h_rsc_0_11_AWBURST 2 bit_vector sc_lv
twiddle_h_rsc_0_11_AWSIZE 3 bit_vector sc_lv
twiddle_h_rsc_0_11_AWLEN 8 bit_vector sc_lv
twiddle_h_rsc_0_11_AWADDR 12 bit_vector sc_lv
twiddle_h_rsc_0_11_AWID 1 bit sc_logic
twiddle_h_rsc_triosy_0_11_lz 1 bit sc_logic
twiddle_h_rsc_0_12_s_tdone 1 bit sc_logic
twiddle_h_rsc_0_12_tr_write_done 1 bit sc_logic
twiddle_h_rsc_0_12_RREADY 1 bit sc_logic
twiddle_h_rsc_0_12_RVALID 1 bit sc_logic
twiddle_h_rsc_0_12_RUSER 1 bit sc_logic
twiddle_h_rsc_0_12_RLAST 1 bit sc_logic
twiddle_h_rsc_0_12_RRESP 2 bit_vector sc_lv
twiddle_h_rsc_0_12_RDATA 32 bit_vector sc_lv
twiddle_h_rsc_0_12_RID 1 bit sc_logic
twiddle_h_rsc_0_12_ARREADY 1 bit sc_logic
twiddle_h_rsc_0_12_ARVALID 1 bit sc_logic
twiddle_h_rsc_0_12_ARUSER 1 bit sc_logic
twiddle_h_rsc_0_12_ARREGION 4 bit_vector sc_lv
twiddle_h_rsc_0_12_ARQOS 4 bit_vector sc_lv
twiddle_h_rsc_0_12_ARPROT 3 bit_vector sc_lv
twiddle_h_rsc_0_12_ARCACHE 4 bit_vector sc_lv
twiddle_h_rsc_0_12_ARLOCK 1 bit sc_logic
twiddle_h_rsc_0_12_ARBURST 2 bit_vector sc_lv
twiddle_h_rsc_0_12_ARSIZE 3 bit_vector sc_lv
twiddle_h_rsc_0_12_ARLEN 8 bit_vector sc_lv
twiddle_h_rsc_0_12_ARADDR 12 bit_vector sc_lv
twiddle_h_rsc_0_12_ARID 1 bit sc_logic
twiddle_h_rsc_0_12_BREADY 1 bit sc_logic
twiddle_h_rsc_0_12_BVALID 1 bit sc_logic
twiddle_h_rsc_0_12_BUSER 1 bit sc_logic
twiddle_h_rsc_0_12_BRESP 2 bit_vector sc_lv
twiddle_h_rsc_0_12_BID 1 bit sc_logic
twiddle_h_rsc_0_12_WREADY 1 bit sc_logic
twiddle_h_rsc_0_12_WVALID 1 bit sc_logic
twiddle_h_rsc_0_12_WUSER 1 bit sc_logic
twiddle_h_rsc_0_12_WLAST 1 bit sc_logic
twiddle_h_rsc_0_12_WSTRB 4 bit_vector sc_lv
twiddle_h_rsc_0_12_WDATA 32 bit_vector sc_lv
twiddle_h_rsc_0_12_AWREADY 1 bit sc_logic
twiddle_h_rsc_0_12_AWVALID 1 bit sc_logic
twiddle_h_rsc_0_12_AWUSER 1 bit sc_logic
twiddle_h_rsc_0_12_AWREGION 4 bit_vector sc_lv
twiddle_h_rsc_0_12_AWQOS 4 bit_vector sc_lv
twiddle_h_rsc_0_12_AWPROT 3 bit_vector sc_lv
twiddle_h_rsc_0_12_AWCACHE 4 bit_vector sc_lv
twiddle_h_rsc_0_12_AWLOCK 1 bit sc_logic
twiddle_h_rsc_0_12_AWBURST 2 bit_vector sc_lv
twiddle_h_rsc_0_12_AWSIZE 3 bit_vector sc_lv
twiddle_h_rsc_0_12_AWLEN 8 bit_vector sc_lv
twiddle_h_rsc_0_12_AWADDR 12 bit_vector sc_lv
twiddle_h_rsc_0_12_AWID 1 bit sc_logic
twiddle_h_rsc_triosy_0_12_lz 1 bit sc_logic
twiddle_h_rsc_0_13_s_tdone 1 bit sc_logic
twiddle_h_rsc_0_13_tr_write_done 1 bit sc_logic
twiddle_h_rsc_0_13_RREADY 1 bit sc_logic
twiddle_h_rsc_0_13_RVALID 1 bit sc_logic
twiddle_h_rsc_0_13_RUSER 1 bit sc_logic
twiddle_h_rsc_0_13_RLAST 1 bit sc_logic
twiddle_h_rsc_0_13_RRESP 2 bit_vector sc_lv
twiddle_h_rsc_0_13_RDATA 32 bit_vector sc_lv
twiddle_h_rsc_0_13_RID 1 bit sc_logic
twiddle_h_rsc_0_13_ARREADY 1 bit sc_logic
twiddle_h_rsc_0_13_ARVALID 1 bit sc_logic
twiddle_h_rsc_0_13_ARUSER 1 bit sc_logic
twiddle_h_rsc_0_13_ARREGION 4 bit_vector sc_lv
twiddle_h_rsc_0_13_ARQOS 4 bit_vector sc_lv
twiddle_h_rsc_0_13_ARPROT 3 bit_vector sc_lv
twiddle_h_rsc_0_13_ARCACHE 4 bit_vector sc_lv
twiddle_h_rsc_0_13_ARLOCK 1 bit sc_logic
twiddle_h_rsc_0_13_ARBURST 2 bit_vector sc_lv
twiddle_h_rsc_0_13_ARSIZE 3 bit_vector sc_lv
twiddle_h_rsc_0_13_ARLEN 8 bit_vector sc_lv
twiddle_h_rsc_0_13_ARADDR 12 bit_vector sc_lv
twiddle_h_rsc_0_13_ARID 1 bit sc_logic
twiddle_h_rsc_0_13_BREADY 1 bit sc_logic
twiddle_h_rsc_0_13_BVALID 1 bit sc_logic
twiddle_h_rsc_0_13_BUSER 1 bit sc_logic
twiddle_h_rsc_0_13_BRESP 2 bit_vector sc_lv
twiddle_h_rsc_0_13_BID 1 bit sc_logic
twiddle_h_rsc_0_13_WREADY 1 bit sc_logic
twiddle_h_rsc_0_13_WVALID 1 bit sc_logic
twiddle_h_rsc_0_13_WUSER 1 bit sc_logic
twiddle_h_rsc_0_13_WLAST 1 bit sc_logic
twiddle_h_rsc_0_13_WSTRB 4 bit_vector sc_lv
twiddle_h_rsc_0_13_WDATA 32 bit_vector sc_lv
twiddle_h_rsc_0_13_AWREADY 1 bit sc_logic
twiddle_h_rsc_0_13_AWVALID 1 bit sc_logic
twiddle_h_rsc_0_13_AWUSER 1 bit sc_logic
twiddle_h_rsc_0_13_AWREGION 4 bit_vector sc_lv
twiddle_h_rsc_0_13_AWQOS 4 bit_vector sc_lv
twiddle_h_rsc_0_13_AWPROT 3 bit_vector sc_lv
twiddle_h_rsc_0_13_AWCACHE 4 bit_vector sc_lv
twiddle_h_rsc_0_13_AWLOCK 1 bit sc_logic
twiddle_h_rsc_0_13_AWBURST 2 bit_vector sc_lv
twiddle_h_rsc_0_13_AWSIZE 3 bit_vector sc_lv
twiddle_h_rsc_0_13_AWLEN 8 bit_vector sc_lv
twiddle_h_rsc_0_13_AWADDR 12 bit_vector sc_lv
twiddle_h_rsc_0_13_AWID 1 bit sc_logic
twiddle_h_rsc_triosy_0_13_lz 1 bit sc_logic
twiddle_h_rsc_0_14_s_tdone 1 bit sc_logic
twiddle_h_rsc_0_14_tr_write_done 1 bit sc_logic
twiddle_h_rsc_0_14_RREADY 1 bit sc_logic
twiddle_h_rsc_0_14_RVALID 1 bit sc_logic
twiddle_h_rsc_0_14_RUSER 1 bit sc_logic
twiddle_h_rsc_0_14_RLAST 1 bit sc_logic
twiddle_h_rsc_0_14_RRESP 2 bit_vector sc_lv
twiddle_h_rsc_0_14_RDATA 32 bit_vector sc_lv
twiddle_h_rsc_0_14_RID 1 bit sc_logic
twiddle_h_rsc_0_14_ARREADY 1 bit sc_logic
twiddle_h_rsc_0_14_ARVALID 1 bit sc_logic
twiddle_h_rsc_0_14_ARUSER 1 bit sc_logic
twiddle_h_rsc_0_14_ARREGION 4 bit_vector sc_lv
twiddle_h_rsc_0_14_ARQOS 4 bit_vector sc_lv
twiddle_h_rsc_0_14_ARPROT 3 bit_vector sc_lv
twiddle_h_rsc_0_14_ARCACHE 4 bit_vector sc_lv
twiddle_h_rsc_0_14_ARLOCK 1 bit sc_logic
twiddle_h_rsc_0_14_ARBURST 2 bit_vector sc_lv
twiddle_h_rsc_0_14_ARSIZE 3 bit_vector sc_lv
twiddle_h_rsc_0_14_ARLEN 8 bit_vector sc_lv
twiddle_h_rsc_0_14_ARADDR 12 bit_vector sc_lv
twiddle_h_rsc_0_14_ARID 1 bit sc_logic
twiddle_h_rsc_0_14_BREADY 1 bit sc_logic
twiddle_h_rsc_0_14_BVALID 1 bit sc_logic
twiddle_h_rsc_0_14_BUSER 1 bit sc_logic
twiddle_h_rsc_0_14_BRESP 2 bit_vector sc_lv
twiddle_h_rsc_0_14_BID 1 bit sc_logic
twiddle_h_rsc_0_14_WREADY 1 bit sc_logic
twiddle_h_rsc_0_14_WVALID 1 bit sc_logic
twiddle_h_rsc_0_14_WUSER 1 bit sc_logic
twiddle_h_rsc_0_14_WLAST 1 bit sc_logic
twiddle_h_rsc_0_14_WSTRB 4 bit_vector sc_lv
twiddle_h_rsc_0_14_WDATA 32 bit_vector sc_lv
twiddle_h_rsc_0_14_AWREADY 1 bit sc_logic
twiddle_h_rsc_0_14_AWVALID 1 bit sc_logic
twiddle_h_rsc_0_14_AWUSER 1 bit sc_logic
twiddle_h_rsc_0_14_AWREGION 4 bit_vector sc_lv
twiddle_h_rsc_0_14_AWQOS 4 bit_vector sc_lv
twiddle_h_rsc_0_14_AWPROT 3 bit_vector sc_lv
twiddle_h_rsc_0_14_AWCACHE 4 bit_vector sc_lv
twiddle_h_rsc_0_14_AWLOCK 1 bit sc_logic
twiddle_h_rsc_0_14_AWBURST 2 bit_vector sc_lv
twiddle_h_rsc_0_14_AWSIZE 3 bit_vector sc_lv
twiddle_h_rsc_0_14_AWLEN 8 bit_vector sc_lv
twiddle_h_rsc_0_14_AWADDR 12 bit_vector sc_lv
twiddle_h_rsc_0_14_AWID 1 bit sc_logic
twiddle_h_rsc_triosy_0_14_lz 1 bit sc_logic
twiddle_h_rsc_0_15_s_tdone 1 bit sc_logic
twiddle_h_rsc_0_15_tr_write_done 1 bit sc_logic
twiddle_h_rsc_0_15_RREADY 1 bit sc_logic
twiddle_h_rsc_0_15_RVALID 1 bit sc_logic
twiddle_h_rsc_0_15_RUSER 1 bit sc_logic
twiddle_h_rsc_0_15_RLAST 1 bit sc_logic
twiddle_h_rsc_0_15_RRESP 2 bit_vector sc_lv
twiddle_h_rsc_0_15_RDATA 32 bit_vector sc_lv
twiddle_h_rsc_0_15_RID 1 bit sc_logic
twiddle_h_rsc_0_15_ARREADY 1 bit sc_logic
twiddle_h_rsc_0_15_ARVALID 1 bit sc_logic
twiddle_h_rsc_0_15_ARUSER 1 bit sc_logic
twiddle_h_rsc_0_15_ARREGION 4 bit_vector sc_lv
twiddle_h_rsc_0_15_ARQOS 4 bit_vector sc_lv
twiddle_h_rsc_0_15_ARPROT 3 bit_vector sc_lv
twiddle_h_rsc_0_15_ARCACHE 4 bit_vector sc_lv
twiddle_h_rsc_0_15_ARLOCK 1 bit sc_logic
twiddle_h_rsc_0_15_ARBURST 2 bit_vector sc_lv
twiddle_h_rsc_0_15_ARSIZE 3 bit_vector sc_lv
twiddle_h_rsc_0_15_ARLEN 8 bit_vector sc_lv
twiddle_h_rsc_0_15_ARADDR 12 bit_vector sc_lv
twiddle_h_rsc_0_15_ARID 1 bit sc_logic
twiddle_h_rsc_0_15_BREADY 1 bit sc_logic
twiddle_h_rsc_0_15_BVALID 1 bit sc_logic
twiddle_h_rsc_0_15_BUSER 1 bit sc_logic
twiddle_h_rsc_0_15_BRESP 2 bit_vector sc_lv
twiddle_h_rsc_0_15_BID 1 bit sc_logic
twiddle_h_rsc_0_15_WREADY 1 bit sc_logic
twiddle_h_rsc_0_15_WVALID 1 bit sc_logic
twiddle_h_rsc_0_15_WUSER 1 bit sc_logic
twiddle_h_rsc_0_15_WLAST 1 bit sc_logic
twiddle_h_rsc_0_15_WSTRB 4 bit_vector sc_lv
twiddle_h_rsc_0_15_WDATA 32 bit_vector sc_lv
twiddle_h_rsc_0_15_AWREADY 1 bit sc_logic
twiddle_h_rsc_0_15_AWVALID 1 bit sc_logic
twiddle_h_rsc_0_15_AWUSER 1 bit sc_logic
twiddle_h_rsc_0_15_AWREGION 4 bit_vector sc_lv
twiddle_h_rsc_0_15_AWQOS 4 bit_vector sc_lv
twiddle_h_rsc_0_15_AWPROT 3 bit_vector sc_lv
twiddle_h_rsc_0_15_AWCACHE 4 bit_vector sc_lv
twiddle_h_rsc_0_15_AWLOCK 1 bit sc_logic
twiddle_h_rsc_0_15_AWBURST 2 bit_vector sc_lv
twiddle_h_rsc_0_15_AWSIZE 3 bit_vector sc_lv
twiddle_h_rsc_0_15_AWLEN 8 bit_vector sc_lv
twiddle_h_rsc_0_15_AWADDR 12 bit_vector sc_lv
twiddle_h_rsc_0_15_AWID 1 bit sc_logic
twiddle_h_rsc_triosy_0_15_lz 1 bit sc_logic
