Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Apr 21 11:55:47 2020
| Host         : ASUS-NICO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_part2_timing_summary_routed.rpt -pb top_level_part2_timing_summary_routed.pb -rpx top_level_part2_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level_part2
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.189        0.000                      0                 3927        0.055        0.000                      0                 3927        4.500        0.000                       0                   601  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.189        0.000                      0                 3927        0.055        0.000                      0                 3927        4.500        0.000                       0                   601  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.189ns  (required time - arrival time)
  Source:                 i_gen_audio/i_cpt_address/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_gen_audio/i_ram/memory_reg_0_1/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.199ns  (logic 0.518ns (7.196%)  route 6.681ns (92.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 14.960 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.608     5.210    i_gen_audio/i_cpt_address/clk_IBUF_BUFG
    SLICE_X56Y110        FDCE                                         r  i_gen_audio/i_cpt_address/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y110        FDCE (Prop_fdce_C_Q)         0.518     5.728 r  i_gen_audio/i_cpt_address/cnt_reg[15]/Q
                         net (fo=24, routed)          6.681    12.409    i_gen_audio/i_ram/ADDRBWRADDR[15]
    RAMB36_X0Y24         RAMB36E1                                     r  i_gen_audio/i_ram/memory_reg_0_1/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.538    14.960    i_gen_audio/i_ram/clk_IBUF_BUFG
    RAMB36_X0Y24         RAMB36E1                                     r  i_gen_audio/i_ram/memory_reg_0_1/CLKBWRCLK
                         clock pessimism              0.188    15.148    
                         clock uncertainty           -0.035    15.113    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    14.598    i_gen_audio/i_ram/memory_reg_0_1
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -12.409    
  -------------------------------------------------------------------
                         slack                                  2.189    

Slack (MET) :             2.198ns  (required time - arrival time)
  Source:                 i_gen_audio/i_cpt_address/cnt_reg[4]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_gen_audio/i_ram/memory_reg_6_2/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.142ns  (logic 0.456ns (6.384%)  route 6.686ns (93.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 14.979 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.615     5.217    i_gen_audio/i_cpt_address/clk_IBUF_BUFG
    SLICE_X59Y102        FDCE                                         r  i_gen_audio/i_cpt_address/cnt_reg[4]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDCE (Prop_fdce_C_Q)         0.456     5.673 r  i_gen_audio/i_cpt_address/cnt_reg[4]_rep__2/Q
                         net (fo=20, routed)          6.686    12.360    i_gen_audio/i_ram/memory_reg_6_3_0[3]
    RAMB36_X0Y16         RAMB36E1                                     r  i_gen_audio/i_ram/memory_reg_6_2/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.557    14.979    i_gen_audio/i_ram/clk_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  i_gen_audio/i_ram/memory_reg_6_2/CLKBWRCLK
                         clock pessimism              0.180    15.159    
                         clock uncertainty           -0.035    15.124    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    14.558    i_gen_audio/i_ram/memory_reg_6_2
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -12.360    
  -------------------------------------------------------------------
                         slack                                  2.198    

Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 i_full_UART_recv/counter/COMPTEUR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_gen_audio/i_ram/memory_reg_0_5/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.973ns  (logic 0.518ns (7.429%)  route 6.455ns (92.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 14.973 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.615     5.217    i_full_UART_recv/counter/clk_IBUF_BUFG
    SLICE_X58Y102        FDCE                                         r  i_full_UART_recv/counter/COMPTEUR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDCE (Prop_fdce_C_Q)         0.518     5.735 r  i_full_UART_recv/counter/COMPTEUR_reg[0]/Q
                         net (fo=92, routed)          6.455    12.190    i_gen_audio/i_ram/ADDRARDADDR[0]
    RAMB36_X1Y17         RAMB36E1                                     r  i_gen_audio/i_ram/memory_reg_0_5/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.551    14.973    i_gen_audio/i_ram/clk_IBUF_BUFG
    RAMB36_X1Y17         RAMB36E1                                     r  i_gen_audio/i_ram/memory_reg_0_5/CLKARDCLK
                         clock pessimism              0.180    15.153    
                         clock uncertainty           -0.035    15.118    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    14.552    i_gen_audio/i_ram/memory_reg_0_5
  -------------------------------------------------------------------
                         required time                         14.552    
                         arrival time                         -12.190    
  -------------------------------------------------------------------
                         slack                                  2.362    

Slack (MET) :             2.406ns  (required time - arrival time)
  Source:                 i_gen_audio/i_cpt_address/cnt_reg[4]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_gen_audio/i_ram/memory_reg_6_3/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.942ns  (logic 0.456ns (6.569%)  route 6.486ns (93.431%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.986ns = ( 14.986 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.615     5.217    i_gen_audio/i_cpt_address/clk_IBUF_BUFG
    SLICE_X59Y102        FDCE                                         r  i_gen_audio/i_cpt_address/cnt_reg[4]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDCE (Prop_fdce_C_Q)         0.456     5.673 r  i_gen_audio/i_cpt_address/cnt_reg[4]_rep__2/Q
                         net (fo=20, routed)          6.486    12.159    i_gen_audio/i_ram/memory_reg_6_3_0[3]
    RAMB36_X0Y12         RAMB36E1                                     r  i_gen_audio/i_ram/memory_reg_6_3/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.564    14.986    i_gen_audio/i_ram/clk_IBUF_BUFG
    RAMB36_X0Y12         RAMB36E1                                     r  i_gen_audio/i_ram/memory_reg_6_3/CLKBWRCLK
                         clock pessimism              0.180    15.166    
                         clock uncertainty           -0.035    15.131    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    14.565    i_gen_audio/i_ram/memory_reg_6_3
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -12.159    
  -------------------------------------------------------------------
                         slack                                  2.406    

Slack (MET) :             2.533ns  (required time - arrival time)
  Source:                 i_full_UART_recv/counter/COMPTEUR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_gen_audio/i_ram/memory_reg_7_8/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.949ns  (logic 0.518ns (7.455%)  route 6.431ns (92.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 15.041 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.615     5.217    i_full_UART_recv/counter/clk_IBUF_BUFG
    SLICE_X58Y102        FDCE                                         r  i_full_UART_recv/counter/COMPTEUR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDCE (Prop_fdce_C_Q)         0.518     5.735 r  i_full_UART_recv/counter/COMPTEUR_reg[0]/Q
                         net (fo=92, routed)          6.431    12.166    i_gen_audio/i_ram/ADDRARDADDR[0]
    RAMB36_X3Y23         RAMB36E1                                     r  i_gen_audio/i_ram/memory_reg_7_8/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.619    15.041    i_gen_audio/i_ram/clk_IBUF_BUFG
    RAMB36_X3Y23         RAMB36E1                                     r  i_gen_audio/i_ram/memory_reg_7_8/CLKARDCLK
                         clock pessimism              0.259    15.301    
                         clock uncertainty           -0.035    15.265    
    RAMB36_X3Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    14.699    i_gen_audio/i_ram/memory_reg_7_8
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                         -12.166    
  -------------------------------------------------------------------
                         slack                                  2.533    

Slack (MET) :             2.541ns  (required time - arrival time)
  Source:                 i_gen_audio/i_cpt_address/cnt_reg[4]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_gen_audio/i_ram/memory_reg_7_2/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.804ns  (logic 0.456ns (6.702%)  route 6.348ns (93.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 14.984 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.615     5.217    i_gen_audio/i_cpt_address/clk_IBUF_BUFG
    SLICE_X59Y102        FDCE                                         r  i_gen_audio/i_cpt_address/cnt_reg[4]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDCE (Prop_fdce_C_Q)         0.456     5.673 r  i_gen_audio/i_cpt_address/cnt_reg[4]_rep__2/Q
                         net (fo=20, routed)          6.348    12.022    i_gen_audio/i_ram/memory_reg_6_3_0[3]
    RAMB36_X0Y17         RAMB36E1                                     r  i_gen_audio/i_ram/memory_reg_7_2/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.562    14.984    i_gen_audio/i_ram/clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  i_gen_audio/i_ram/memory_reg_7_2/CLKBWRCLK
                         clock pessimism              0.180    15.164    
                         clock uncertainty           -0.035    15.129    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    14.563    i_gen_audio/i_ram/memory_reg_7_2
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                         -12.022    
  -------------------------------------------------------------------
                         slack                                  2.541    

Slack (MET) :             2.557ns  (required time - arrival time)
  Source:                 i_gen_audio/i_cpt_address/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_gen_audio/i_ram/memory_reg_1_1/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.827ns  (logic 0.518ns (7.587%)  route 6.309ns (92.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.608     5.210    i_gen_audio/i_cpt_address/clk_IBUF_BUFG
    SLICE_X56Y110        FDCE                                         r  i_gen_audio/i_cpt_address/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y110        FDCE (Prop_fdce_C_Q)         0.518     5.728 r  i_gen_audio/i_cpt_address/cnt_reg[15]/Q
                         net (fo=24, routed)          6.309    12.038    i_gen_audio/i_ram/ADDRBWRADDR[15]
    RAMB36_X0Y25         RAMB36E1                                     r  i_gen_audio/i_ram/memory_reg_1_1/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.535    14.957    i_gen_audio/i_ram/clk_IBUF_BUFG
    RAMB36_X0Y25         RAMB36E1                                     r  i_gen_audio/i_ram/memory_reg_1_1/CLKBWRCLK
                         clock pessimism              0.188    15.145    
                         clock uncertainty           -0.035    15.110    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    14.595    i_gen_audio/i_ram/memory_reg_1_1
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -12.038    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.586ns  (required time - arrival time)
  Source:                 i_full_UART_recv/counter/COMPTEUR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_gen_audio/i_ram/memory_reg_6_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.910ns  (logic 0.518ns (7.496%)  route 6.392ns (92.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 15.127 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.615     5.217    i_full_UART_recv/counter/clk_IBUF_BUFG
    SLICE_X58Y102        FDCE                                         r  i_full_UART_recv/counter/COMPTEUR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDCE (Prop_fdce_C_Q)         0.518     5.735 r  i_full_UART_recv/counter/COMPTEUR_reg[0]/Q
                         net (fo=92, routed)          6.392    12.127    i_gen_audio/i_ram/ADDRARDADDR[0]
    RAMB36_X1Y36         RAMB36E1                                     r  i_gen_audio/i_ram/memory_reg_6_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.705    15.127    i_gen_audio/i_ram/clk_IBUF_BUFG
    RAMB36_X1Y36         RAMB36E1                                     r  i_gen_audio/i_ram/memory_reg_6_0/CLKARDCLK
                         clock pessimism              0.188    15.315    
                         clock uncertainty           -0.035    15.280    
    RAMB36_X1Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    14.714    i_gen_audio/i_ram/memory_reg_6_0
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                         -12.127    
  -------------------------------------------------------------------
                         slack                                  2.586    

Slack (MET) :             2.630ns  (required time - arrival time)
  Source:                 i_gen_audio/i_ram/memory_reg_6_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_gen_audio/i_PWM/reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.192ns  (logic 3.421ns (47.567%)  route 3.771ns (52.433%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.292ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.690     5.292    i_gen_audio/i_ram/clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  i_gen_audio/i_ram/memory_reg_6_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.164 r  i_gen_audio/i_ram/memory_reg_6_5/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.229    i_gen_audio/i_ram/memory_reg_6_5_n_1
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.654 r  i_gen_audio/i_ram/memory_reg_7_5/DOBDO[0]
                         net (fo=1, routed)           3.706    12.360    i_gen_audio/i_ram/memory_reg_7_5_n_67
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124    12.484 r  i_gen_audio/i_ram/reg[5]_i_1/O
                         net (fo=1, routed)           0.000    12.484    i_gen_audio/i_PWM/D[5]
    SLICE_X63Y93         FDCE                                         r  i_gen_audio/i_PWM/reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.511    14.934    i_gen_audio/i_PWM/clk_IBUF_BUFG
    SLICE_X63Y93         FDCE                                         r  i_gen_audio/i_PWM/reg_reg[5]/C
                         clock pessimism              0.187    15.121    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y93         FDCE (Setup_fdce_C_D)        0.029    15.114    i_gen_audio/i_PWM/reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -12.484    
  -------------------------------------------------------------------
                         slack                                  2.630    

Slack (MET) :             2.660ns  (required time - arrival time)
  Source:                 i_gen_audio/i_cpt_address/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_gen_audio/i_ram/memory_reg_4_7/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.793ns  (logic 0.642ns (9.451%)  route 6.151ns (90.549%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 14.961 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.607     5.209    i_gen_audio/i_cpt_address/clk_IBUF_BUFG
    SLICE_X56Y111        FDCE                                         r  i_gen_audio/i_cpt_address/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y111        FDCE (Prop_fdce_C_Q)         0.518     5.727 f  i_gen_audio/i_cpt_address/cnt_reg[16]/Q
                         net (fo=52, routed)          5.809    11.536    i_gen_audio/i_ram/pwropt_3
    SLICE_X62Y77         LUT5 (Prop_lut5_I0_O)        0.124    11.660 r  i_gen_audio/i_ram/memory_reg_4_7_ENBWREN_cooolgate_en_gate_110_LOPT_REMAP/O
                         net (fo=1, routed)           0.343    12.003    i_gen_audio/i_ram/memory_reg_4_7_ENBWREN_cooolgate_en_sig_57
    RAMB36_X1Y15         RAMB36E1                                     r  i_gen_audio/i_ram/memory_reg_4_7/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.539    14.961    i_gen_audio/i_ram/clk_IBUF_BUFG
    RAMB36_X1Y15         RAMB36E1                                     r  i_gen_audio/i_ram/memory_reg_4_7/CLKBWRCLK
                         clock pessimism              0.180    15.141    
                         clock uncertainty           -0.035    15.106    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.663    i_gen_audio/i_ram/memory_reg_4_7
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                         -12.003    
  -------------------------------------------------------------------
                         slack                                  2.660    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 i_full_UART_recv/receiver/dat_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_full_UART_recv/merger/MERGED_DATA_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.070%)  route 0.250ns (63.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.563     1.482    i_full_UART_recv/receiver/clk_IBUF_BUFG
    SLICE_X64Y102        FDRE                                         r  i_full_UART_recv/receiver/dat_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  i_full_UART_recv/receiver/dat_reg[6]/Q
                         net (fo=1, routed)           0.250     1.873    i_full_UART_recv/merger/Q[6]
    SLICE_X66Y93         FDCE                                         r  i_full_UART_recv/merger/MERGED_DATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.840     2.005    i_full_UART_recv/merger/clk_IBUF_BUFG
    SLICE_X66Y93         FDCE                                         r  i_full_UART_recv/merger/MERGED_DATA_reg[14]/C
                         clock pessimism             -0.245     1.759    
    SLICE_X66Y93         FDCE (Hold_fdce_C_D)         0.059     1.818    i_full_UART_recv/merger/MERGED_DATA_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 i_full_UART_recv/merger/MERGED_DATA_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_full_UART_recv/merger/MERGED_DATA_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.825%)  route 0.238ns (59.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.563     1.482    i_full_UART_recv/merger/clk_IBUF_BUFG
    SLICE_X70Y102        FDCE                                         r  i_full_UART_recv/merger/MERGED_DATA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y102        FDCE (Prop_fdce_C_Q)         0.164     1.646 r  i_full_UART_recv/merger/MERGED_DATA_reg[15]/Q
                         net (fo=1, routed)           0.238     1.884    i_full_UART_recv/merger/MERGED_DATA_reg_n_0_[15]
    SLICE_X70Y96         FDCE                                         r  i_full_UART_recv/merger/MERGED_DATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.840     2.005    i_full_UART_recv/merger/clk_IBUF_BUFG
    SLICE_X70Y96         FDCE                                         r  i_full_UART_recv/merger/MERGED_DATA_reg[7]/C
                         clock pessimism             -0.245     1.759    
    SLICE_X70Y96         FDCE (Hold_fdce_C_D)         0.059     1.818    i_full_UART_recv/merger/MERGED_DATA_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 i_gen_audio/i_cpt_address/cnt_reg[7]_rep__7/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_gen_audio/i_ram/memory_reg_7_10/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.582%)  route 0.168ns (54.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.576     1.495    i_gen_audio/i_cpt_address/clk_IBUF_BUFG
    SLICE_X73Y124        FDCE                                         r  i_gen_audio/i_cpt_address/cnt_reg[7]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y124        FDCE (Prop_fdce_C_Q)         0.141     1.636 r  i_gen_audio/i_cpt_address/cnt_reg[7]_rep__7/Q
                         net (fo=8, routed)           0.168     1.805    i_gen_audio/i_ram/memory_reg_6_7_2[2]
    RAMB36_X2Y24         RAMB36E1                                     r  i_gen_audio/i_ram/memory_reg_7_10/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.891     2.056    i_gen_audio/i_ram/clk_IBUF_BUFG
    RAMB36_X2Y24         RAMB36E1                                     r  i_gen_audio/i_ram/memory_reg_7_10/CLKBWRCLK
                         clock pessimism             -0.501     1.555    
    RAMB36_X2Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.738    i_gen_audio/i_ram/memory_reg_7_10
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 i_gen_audio/i_cpt_address/cnt_reg[9]_rep__7/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_gen_audio/i_ram/memory_reg_7_10/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.181%)  route 0.171ns (54.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.577     1.496    i_gen_audio/i_cpt_address/clk_IBUF_BUFG
    SLICE_X73Y123        FDCE                                         r  i_gen_audio/i_cpt_address/cnt_reg[9]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y123        FDCE (Prop_fdce_C_Q)         0.141     1.637 r  i_gen_audio/i_cpt_address/cnt_reg[9]_rep__7/Q
                         net (fo=8, routed)           0.171     1.809    i_gen_audio/i_ram/memory_reg_6_7_2[4]
    RAMB36_X2Y24         RAMB36E1                                     r  i_gen_audio/i_ram/memory_reg_7_10/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.891     2.056    i_gen_audio/i_ram/clk_IBUF_BUFG
    RAMB36_X2Y24         RAMB36E1                                     r  i_gen_audio/i_ram/memory_reg_7_10/CLKBWRCLK
                         clock pessimism             -0.501     1.555    
    RAMB36_X2Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.738    i_gen_audio/i_ram/memory_reg_7_10
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 i_full_UART_recv/counter/COMPTEUR_reg[8]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_gen_audio/i_ram/memory_reg_0_8/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.290%)  route 0.170ns (54.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.562     1.481    i_full_UART_recv/counter/clk_IBUF_BUFG
    SLICE_X63Y105        FDCE                                         r  i_full_UART_recv/counter/COMPTEUR_reg[8]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y105        FDCE (Prop_fdce_C_Q)         0.141     1.622 r  i_full_UART_recv/counter/COMPTEUR_reg[8]_rep__1/Q
                         net (fo=10, routed)          0.170     1.793    i_gen_audio/i_ram/memory_reg_1_9_0[7]
    RAMB36_X1Y21         RAMB36E1                                     r  i_gen_audio/i_ram/memory_reg_0_8/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.874     2.039    i_gen_audio/i_ram/clk_IBUF_BUFG
    RAMB36_X1Y21         RAMB36E1                                     r  i_gen_audio/i_ram/memory_reg_0_8/CLKARDCLK
                         clock pessimism             -0.500     1.539    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.722    i_gen_audio/i_ram/memory_reg_0_8
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 i_gen_audio/i_cpt_address/cnt_reg[2]_rep__7/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_gen_audio/i_ram/memory_reg_7_10/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.156%)  route 0.171ns (54.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.579     1.498    i_gen_audio/i_cpt_address/clk_IBUF_BUFG
    SLICE_X73Y121        FDCE                                         r  i_gen_audio/i_cpt_address/cnt_reg[2]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y121        FDCE (Prop_fdce_C_Q)         0.141     1.639 r  i_gen_audio/i_cpt_address/cnt_reg[2]_rep__7/Q
                         net (fo=8, routed)           0.171     1.811    i_gen_audio/i_ram/memory_reg_6_7_2[0]
    RAMB36_X2Y24         RAMB36E1                                     r  i_gen_audio/i_ram/memory_reg_7_10/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.891     2.056    i_gen_audio/i_ram/clk_IBUF_BUFG
    RAMB36_X2Y24         RAMB36E1                                     r  i_gen_audio/i_ram/memory_reg_7_10/CLKBWRCLK
                         clock pessimism             -0.501     1.555    
    RAMB36_X2Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     1.738    i_gen_audio/i_ram/memory_reg_7_10
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 i_full_UART_recv/counter/COMPTEUR_reg[5]_rep__8/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_gen_audio/i_ram/memory_reg_7_10/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.095%)  route 0.172ns (54.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.577     1.496    i_full_UART_recv/counter/clk_IBUF_BUFG
    SLICE_X72Y123        FDCE                                         r  i_full_UART_recv/counter/COMPTEUR_reg[5]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y123        FDCE (Prop_fdce_C_Q)         0.141     1.637 r  i_full_UART_recv/counter/COMPTEUR_reg[5]_rep__8/Q
                         net (fo=8, routed)           0.172     1.809    i_gen_audio/i_ram/memory_reg_7_10_0[3]
    RAMB36_X2Y24         RAMB36E1                                     r  i_gen_audio/i_ram/memory_reg_7_10/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.888     2.053    i_gen_audio/i_ram/clk_IBUF_BUFG
    RAMB36_X2Y24         RAMB36E1                                     r  i_gen_audio/i_ram/memory_reg_7_10/CLKARDCLK
                         clock pessimism             -0.501     1.552    
    RAMB36_X2Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.735    i_gen_audio/i_ram/memory_reg_7_10
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 i_gen_audio/i_cpt_address/cnt_reg[12]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_gen_audio/i_ram/memory_reg_4_4/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.141ns (22.911%)  route 0.474ns (77.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.563     1.482    i_gen_audio/i_cpt_address/clk_IBUF_BUFG
    SLICE_X69Y101        FDCE                                         r  i_gen_audio/i_cpt_address/cnt_reg[12]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y101        FDCE (Prop_fdce_C_Q)         0.141     1.623 r  i_gen_audio/i_cpt_address/cnt_reg[12]_rep__4/Q
                         net (fo=10, routed)          0.474     2.098    i_gen_audio/i_ram/memory_reg_4_3_0[5]
    RAMB36_X2Y19         RAMB36E1                                     r  i_gen_audio/i_ram/memory_reg_4_4/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.909     2.074    i_gen_audio/i_ram/clk_IBUF_BUFG
    RAMB36_X2Y19         RAMB36E1                                     r  i_gen_audio/i_ram/memory_reg_4_4/CLKBWRCLK
                         clock pessimism             -0.245     1.829    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     2.012    i_gen_audio/i_ram/memory_reg_4_4
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 i_gen_audio/i_cpt_address/cnt_reg[10]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_gen_audio/i_ram/memory_reg_0_7/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.141ns (23.879%)  route 0.449ns (76.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.561     1.480    i_gen_audio/i_cpt_address/clk_IBUF_BUFG
    SLICE_X59Y102        FDCE                                         r  i_gen_audio/i_cpt_address/cnt_reg[10]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDCE (Prop_fdce_C_Q)         0.141     1.621 r  i_gen_audio/i_cpt_address/cnt_reg[10]_rep__1/Q
                         net (fo=18, routed)          0.449     2.071    i_gen_audio/i_ram/memory_reg_6_5_0[10]
    RAMB36_X1Y19         RAMB36E1                                     r  i_gen_audio/i_ram/memory_reg_0_7/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.881     2.046    i_gen_audio/i_ram/clk_IBUF_BUFG
    RAMB36_X1Y19         RAMB36E1                                     r  i_gen_audio/i_ram/memory_reg_0_7/CLKBWRCLK
                         clock pessimism             -0.245     1.801    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.984    i_gen_audio/i_ram/memory_reg_0_7
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 i_full_UART_recv/counter/COMPTEUR_reg[9]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_gen_audio/i_ram/memory_reg_4_4/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.141ns (22.817%)  route 0.477ns (77.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.563     1.482    i_full_UART_recv/counter/clk_IBUF_BUFG
    SLICE_X68Y101        FDCE                                         r  i_full_UART_recv/counter/COMPTEUR_reg[9]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y101        FDCE (Prop_fdce_C_Q)         0.141     1.623 r  i_full_UART_recv/counter/COMPTEUR_reg[9]_rep__5/Q
                         net (fo=10, routed)          0.477     2.100    i_gen_audio/i_ram/memory_reg_5_7_0[6]
    RAMB36_X2Y19         RAMB36E1                                     r  i_gen_audio/i_ram/memory_reg_4_4/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.910     2.075    i_gen_audio/i_ram/clk_IBUF_BUFG
    RAMB36_X2Y19         RAMB36E1                                     r  i_gen_audio/i_ram/memory_reg_4_4/CLKARDCLK
                         clock pessimism             -0.245     1.830    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.013    i_gen_audio/i_ram/memory_reg_4_4
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.088    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y20   i_gen_audio/i_ram/memory_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y21   i_gen_audio/i_ram/memory_reg_0_9/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y19   i_gen_audio/i_ram/memory_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y32   i_gen_audio/i_ram/memory_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y12   i_gen_audio/i_ram/memory_reg_2_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y31   i_gen_audio/i_ram/memory_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y12   i_gen_audio/i_ram/memory_reg_3_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y26   i_gen_audio/i_ram/memory_reg_4_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y15   i_gen_audio/i_ram/memory_reg_4_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y29   i_gen_audio/i_ram/memory_reg_5_2/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y113  i_full_UART_recv/counter/COMPTEUR_reg[10]_rep__0/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y113  i_full_UART_recv/counter/COMPTEUR_reg[3]_rep__0/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y114  i_full_UART_recv/counter/COMPTEUR_reg[8]_rep__0/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y113  i_full_UART_recv/merger/MERGED_DATA_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y115  i_gen_audio/i_cpt_address/cnt_reg[13]_rep/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y92   i_gen_audio/i_cpt_address/cnt_reg[13]_rep__6/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y115  i_gen_audio/i_cpt_address/cnt_reg[2]_rep/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y92   i_gen_audio/i_cpt_address/cnt_reg[2]_rep__6/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y115  i_gen_audio/i_cpt_address/cnt_reg[3]_rep/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y92   i_gen_audio/i_cpt_address/cnt_reg[3]_rep__6/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y102  i_full_UART_recv/counter/COMPTEUR_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y112  i_full_UART_recv/counter/COMPTEUR_reg[10]_rep/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X72Y121  i_full_UART_recv/counter/COMPTEUR_reg[13]_rep__8/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y110  i_full_UART_recv/counter/COMPTEUR_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y110  i_full_UART_recv/counter/COMPTEUR_reg[1]_rep__0/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y109  i_full_UART_recv/counter/COMPTEUR_reg[1]_rep__1/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y123  i_full_UART_recv/counter/COMPTEUR_reg[3]_rep__2/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X72Y121  i_full_UART_recv/counter/COMPTEUR_reg[3]_rep__8/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X72Y121  i_full_UART_recv/counter/COMPTEUR_reg[4]_rep__8/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y123  i_full_UART_recv/counter/COMPTEUR_reg[5]_rep__2/C



