

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   20 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,2,2,1,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:64:64:2,L:R:f:N:L,S:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:4:128:4,L:R:f:N:L,S:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:32:128:4,L:L:m:N:H,S:64:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      35 # L1 Hit Latency
-gpgpu_smem_latency                    26 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   20 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 2,0,0,1,1,2,0,0,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:8,L:B:m:L:L,A:256:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    2 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 300.0:300.0:300.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 300000000.000000:300000000.000000:300000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000333333333333:0.00000000333333333333:0.00000000333333333333:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
ebe5d78a7e7735a4d24d00f8ee6b8b64  /home/minigrim0/Documents/Lab_2/power_sim/lud.gpu
Extracting PTX file and ptxas options    1: lud.1.sm_30.ptx -arch=sm_30
Extracting PTX file and ptxas options    2: lud.2.sm_30.ptx -arch=sm_30
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/lud.gpu
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/lud.gpu
10.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/lud.gpu
Running md5sum using "md5sum /home/minigrim0/Documents/Lab_2/power_sim/lud.gpu "
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/lud.gpu
Extracting specific PTX file named lud.1.sm_30.ptx 
Extracting specific PTX file named lud.2.sm_30.ptx 
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/lud.gpu
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/lud.gpu
10.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z12lud_internalPfii : hostFun 0x0x55b1a3071aec, fat_cubin_handle = 2
GPGPU-Sim PTX: Parsing lud.1.sm_30.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud.1.sm_30.ptx
GPGPU-Sim PTX: Parsing lud.2.sm_30.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ12lud_diagonalPfiiE6shadow" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_diagonalPfii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ13lud_perimeterPfiiE3dia" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ13lud_perimeterPfiiE8peri_row" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ13lud_perimeterPfiiE8peri_col" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13lud_perimeterPfii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ12lud_internalPfiiE8peri_row" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ12lud_internalPfiiE8peri_col" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_internalPfii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud.2.sm_30.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from lud.1.sm_30.ptx
GPGPU-Sim PTX: Loading PTXInfo from lud.2.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z12lud_internalPfii' : regs=22, lmem=0, smem=2048, cmem=336
GPGPU-Sim PTX: Kernel '_Z13lud_perimeterPfii' : regs=63, lmem=0, smem=3072, cmem=352
GPGPU-Sim PTX: Kernel '_Z12lud_diagonalPfii' : regs=48, lmem=0, smem=1024, cmem=352
GPGPU-Sim PTX: __cudaRegisterFunction _Z13lud_perimeterPfii : hostFun 0x0x55b1a3071962, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z12lud_diagonalPfii : hostFun 0x0x55b1a30717d8, fat_cubin_handle = 2
WG size of kernel = 16 X 16
Generate input matrix internally, size =512
Creating matrix internally size=512
Before LUD
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a30717d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: reconvergence points for _Z12lud_diagonalPfii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2e0 (lud.2.sm_30.ptx:128) @%p2 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b0 (lud.2.sm_30.ptx:162) setp.gt.u32%p1, %r1, %r89;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x318 (lud.2.sm_30.ptx:136) @%p3 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x380 (lud.2.sm_30.ptx:154) shl.b32 %r55, %r89, 6;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x378 (lud.2.sm_30.ptx:151) @%p4 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x380 (lud.2.sm_30.ptx:154) shl.b32 %r55, %r89, 6;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3d8 (lud.2.sm_30.ptx:167) @!%p6 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x488 (lud.2.sm_30.ptx:195) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3e0 (lud.2.sm_30.ptx:168) bra.uni BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (lud.2.sm_30.ptx:171) shl.b32 %r88, %r1, 2;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x480 (lud.2.sm_30.ptx:192) @%p7 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x488 (lud.2.sm_30.ptx:195) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4a0 (lud.2.sm_30.ptx:198) @%p8 bra BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a8 (lud.2.sm_30.ptx:200) ld.param.u64 %rd55, [_Z12lud_diagonalPfii_param_0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z12lud_diagonalPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12lud_diagonalPfii'.
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 1: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 1 
gpu_sim_cycle = 29650
gpu_sim_insn = 19880
gpu_ipc =       0.6705
gpu_tot_sim_cycle = 29650
gpu_tot_sim_insn = 19880
gpu_tot_ipc =       0.6705
gpu_tot_issued_cta = 1
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0015
partiton_level_parallism_total  =       0.0015
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       0.0466 GB/Sec
L2_BW_total  =       0.0466 GB/Sec
gpu_total_sim_rate=6626

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1672
	L1I_total_cache_misses = 12
	L1I_total_cache_miss_rate = 0.0072
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 31, Miss = 16, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 31
	L1D_total_cache_misses = 16
	L1D_total_cache_miss_rate = 0.5161
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 6
	L1C_total_cache_misses = 3
	L1C_total_cache_miss_rate = 0.5000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1660
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1672

Total_core_cache_fail_stats:
ctas_completed 1, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
2949, 
gpgpu_n_tot_thrd_icount = 94368
gpgpu_n_tot_w_icount = 2949
gpgpu_n_stall_shd_mem = 504
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16
gpgpu_n_mem_write_global = 15
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 1
gpgpu_n_load_insn  = 256
gpgpu_n_store_insn = 240
gpgpu_n_shmem_insn = 4696
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 96
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 504
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:34704	W0_Scoreboard:21645	W1:316	W2:296	W3:276	W4:256	W5:236	W6:216	W7:196	W8:176	W9:156	W10:136	W11:116	W12:96	W13:76	W14:56	W15:34	W16:311	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:2949	WS1:0	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 128 {8:16,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1080 {72:15,}
traffic_breakdown_coretomem[INST_ACC_R] = 96 {8:12,}
traffic_breakdown_memtocore[CONST_ACC_R] = 80 {40:2,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2560 {40:64,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 240 {8:30,}
traffic_breakdown_memtocore[INST_ACC_R] = 1920 {40:48,}
maxmflatency = 247 
max_icnt2mem_latency = 50 
maxmrqlatency = 7 
max_icnt2sh_latency = 7 
averagemflatency = 226 
avg_icnt2mem_latency = 20 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 9 
mrq_lat_table:83 	21 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	12 	1 	0 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       953         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2315         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      4772         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6884         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      7540         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:     29149         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 114/9 = 12.666667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        247         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0       243         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        243         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91319 n_nop=91278 n_act=4 n_pre=3 n_ref_event=94221443153488 n_req=34 n_rd=34 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007446
n_activity=303 dram_eff=0.2244
bk0: 34a 91215i bk1: 0a 91316i bk2: 0a 91316i bk3: 0a 91316i bk4: 0a 91316i bk5: 0a 91318i bk6: 0a 91318i bk7: 0a 91319i bk8: 0a 91319i bk9: 0a 91319i bk10: 0a 91319i bk11: 0a 91320i bk12: 0a 91320i bk13: 0a 91322i bk14: 0a 91322i bk15: 0a 91322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000745 
total_CMD = 91319 
util_bw = 68 
Wasted_Col = 58 
Wasted_Row = 36 
Idle = 91157 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91319 
n_nop = 91278 
Read = 34 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 3 
n_ref = 94221443153488 
n_req = 34 
total_req = 34 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 34 
Row_Bus_Util =  0.000077 
CoL_Bus_Util = 0.000372 
Either_Row_CoL_Bus_Util = 0.000449 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001982 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00198206
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91319 n_nop=91310 n_act=1 n_pre=0 n_ref_event=4560869750798743682 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001752
n_activity=61 dram_eff=0.2623
bk0: 8a 91301i bk1: 0a 91319i bk2: 0a 91319i bk3: 0a 91319i bk4: 0a 91319i bk5: 0a 91319i bk6: 0a 91319i bk7: 0a 91319i bk8: 0a 91319i bk9: 0a 91319i bk10: 0a 91319i bk11: 0a 91319i bk12: 0a 91319i bk13: 0a 91319i bk14: 0a 91319i bk15: 0a 91319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000175 
total_CMD = 91319 
util_bw = 16 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 91288 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91319 
n_nop = 91310 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 4560869750798743682 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000088 
Either_Row_CoL_Bus_Util = 0.000099 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000328519
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91319 n_nop=91289 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006132
n_activity=186 dram_eff=0.3011
bk0: 8a 91301i bk1: 20a 91300i bk2: 0a 91318i bk3: 0a 91319i bk4: 0a 91319i bk5: 0a 91319i bk6: 0a 91319i bk7: 0a 91319i bk8: 0a 91319i bk9: 0a 91319i bk10: 0a 91319i bk11: 0a 91319i bk12: 0a 91319i bk13: 0a 91319i bk14: 0a 91319i bk15: 0a 91319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000613 
total_CMD = 91319 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 91233 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91319 
n_nop = 91289 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000307 
Either_Row_CoL_Bus_Util = 0.000329 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000657037
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91319 n_nop=91310 n_act=1 n_pre=0 n_ref_event=13984 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001752
n_activity=61 dram_eff=0.2623
bk0: 8a 91301i bk1: 0a 91319i bk2: 0a 91319i bk3: 0a 91319i bk4: 0a 91319i bk5: 0a 91319i bk6: 0a 91319i bk7: 0a 91319i bk8: 0a 91319i bk9: 0a 91319i bk10: 0a 91319i bk11: 0a 91319i bk12: 0a 91319i bk13: 0a 91319i bk14: 0a 91319i bk15: 0a 91319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000175 
total_CMD = 91319 
util_bw = 16 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 91288 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91319 
n_nop = 91310 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 13984 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000088 
Either_Row_CoL_Bus_Util = 0.000099 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000328519
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91319 n_nop=91288 n_act=2 n_pre=1 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006132
n_activity=197 dram_eff=0.2843
bk0: 28a 91271i bk1: 0a 91318i bk2: 0a 91318i bk3: 0a 91318i bk4: 0a 91318i bk5: 0a 91319i bk6: 0a 91319i bk7: 0a 91319i bk8: 0a 91319i bk9: 0a 91319i bk10: 0a 91319i bk11: 0a 91319i bk12: 0a 91319i bk13: 0a 91320i bk14: 0a 91320i bk15: 0a 91320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000613 
total_CMD = 91319 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 12 
Idle = 91221 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91319 
n_nop = 91288 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 1 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 28 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000307 
Either_Row_CoL_Bus_Util = 0.000339 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00105126
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91319 n_nop=91310 n_act=1 n_pre=0 n_ref_event=94221445744656 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001752
n_activity=61 dram_eff=0.2623
bk0: 8a 91301i bk1: 0a 91319i bk2: 0a 91319i bk3: 0a 91319i bk4: 0a 91319i bk5: 0a 91319i bk6: 0a 91319i bk7: 0a 91319i bk8: 0a 91319i bk9: 0a 91319i bk10: 0a 91319i bk11: 0a 91319i bk12: 0a 91319i bk13: 0a 91319i bk14: 0a 91319i bk15: 0a 91319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000175 
total_CMD = 91319 
util_bw = 16 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 91288 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91319 
n_nop = 91310 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 94221445744656 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000088 
Either_Row_CoL_Bus_Util = 0.000099 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000307 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000306617

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44, Miss = 34, Miss_rate = 0.773, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 30, Miss = 20, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 38, Miss = 28, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 144
L2_total_cache_misses = 114
L2_total_cache_miss_rate = 0.7917
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 48
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 36
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 48
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=144
icnt_total_pkts_simt_to_mem=59
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.29787
	minimum = 5
	maximum = 12
Network latency average = 5.07979
	minimum = 5
	maximum = 6
Slowest packet = 139
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 0
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000234839
	minimum = 0 (at node 1)
	maximum = 0.00148398 (at node 0)
Accepted packet rate average = 0.000234839
	minimum = 0 (at node 1)
	maximum = 0.00485666 (at node 0)
Injected flit rate average = 0.000253576
	minimum = 0 (at node 1)
	maximum = 0.00198988 (at node 0)
Accepted flit rate average= 0.000253576
	minimum = 0 (at node 1)
	maximum = 0.00485666 (at node 0)
Injected packet length average = 1.07979
Accepted packet length average = 1.07979
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.29787 (1 samples)
	minimum = 5 (1 samples)
	maximum = 12 (1 samples)
Network latency average = 5.07979 (1 samples)
	minimum = 5 (1 samples)
	maximum = 6 (1 samples)
Flit latency average = 5 (1 samples)
	minimum = 5 (1 samples)
	maximum = 5 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000234839 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00148398 (1 samples)
Accepted packet rate average = 0.000234839 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00485666 (1 samples)
Injected flit rate average = 0.000253576 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00198988 (1 samples)
Accepted flit rate average = 0.000253576 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00485666 (1 samples)
Injected packet size average = 1.07979 (1 samples)
Accepted packet size average = 1.07979 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 6626 (inst/sec)
gpgpu_simulation_rate = 9883 (cycle/sec)
gpgpu_silicon_slowdown = 30355x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: reconvergence points for _Z13lud_perimeterPfii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x670 (lud.2.sm_30.ptx:277) @%p3 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (lud.2.sm_30.ptx:482) mov.u32 %r99, %tid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x678 (lud.2.sm_30.ptx:278) bra.uni BB1_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa20 (lud.2.sm_30.ptx:399) add.s32 %r17, %r9, 8;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xa18 (lud.2.sm_30.ptx:396) bra.uni BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (lud.2.sm_30.ptx:482) mov.u32 %r99, %tid.x;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xcc0 (lud.2.sm_30.ptx:485) @%p4 bra BB1_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2690 (lud.2.sm_30.ptx:1317) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xcc8 (lud.2.sm_30.ptx:486) bra.uni BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1930 (lud.2.sm_30.ptx:887) mov.u32 %r75, _ZZ13lud_perimeterPfiiE8peri_col;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1928 (lud.2.sm_30.ptx:884) bra.uni BB1_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2690 (lud.2.sm_30.ptx:1317) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x26a8 (lud.2.sm_30.ptx:1320) @%p5 bra BB1_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b90 (lud.2.sm_30.ptx:1483) ret;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x26b0 (lud.2.sm_30.ptx:1321) bra.uni BB1_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2988 (lud.2.sm_30.ptx:1416) mov.u32 %r85, %tid.x;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2980 (lud.2.sm_30.ptx:1413) bra.uni BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b90 (lud.2.sm_30.ptx:1483) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13lud_perimeterPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13lud_perimeterPfii'.
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (31,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z13lud_perimeterPfii'
Destroy streams for kernel 2: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 2 
gpu_sim_cycle = 32966
gpu_sim_insn = 610080
gpu_ipc =      18.5063
gpu_tot_sim_cycle = 62616
gpu_tot_sim_insn = 629960
gpu_tot_ipc =      10.0607
gpu_tot_issued_cta = 32
gpu_occupancy = 4.3053% 
gpu_tot_occupancy = 4.1795% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1019
partiton_level_parallism_total  =       0.0544
partiton_level_parallism_util =       1.1398
partiton_level_parallism_util_total  =       1.1377
L2_BW  =       3.3460 GB/Sec
L2_BW_total  =       1.7837 GB/Sec
gpu_total_sim_rate=78745

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 20582
	L1I_total_cache_misses = 2325
	L1I_total_cache_miss_rate = 0.1130
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 189, Miss = 96, Miss_rate = 0.508, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[1]: Access = 237, Miss = 96, Miss_rate = 0.405, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[2]: Access = 158, Miss = 88, Miss_rate = 0.557, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[3]: Access = 158, Miss = 88, Miss_rate = 0.557, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[4]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[5]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[6]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[7]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[8]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[9]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[10]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[11]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[12]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[13]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[14]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_total_cache_accesses = 2480
	L1D_total_cache_misses = 1248
	L1D_total_cache_miss_rate = 0.5032
	L1D_total_cache_pending_hits = 240
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 285
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.3158
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 195
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 960
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18257
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2325
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1504
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 285
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 976
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20582

Total_core_cache_fail_stats:
ctas_completed 32, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 
distro:
4155, 1206, 
gpgpu_n_tot_thrd_icount = 1290720
gpgpu_n_tot_w_icount = 40335
gpgpu_n_stall_shd_mem = 7448
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1232
gpgpu_n_mem_write_global = 976
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 24064
gpgpu_n_store_insn = 15616
gpgpu_n_shmem_insn = 202104
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 7448
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9148	W0_Idle:513786	W0_Scoreboard:484125	W1:316	W2:296	W3:276	W4:256	W5:236	W6:216	W7:196	W8:176	W9:156	W10:136	W11:116	W12:96	W13:76	W14:56	W15:34	W16:36860	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:837
single_issue_nums: WS0:22245	WS1:18090	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9856 {8:1232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 70272 {72:976,}
traffic_breakdown_coretomem[INST_ACC_R] = 9448 {8:1181,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 197120 {40:4928,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15616 {8:1952,}
traffic_breakdown_memtocore[INST_ACC_R] = 188960 {40:4724,}
maxmflatency = 257 
max_icnt2mem_latency = 129 
maxmrqlatency = 12 
max_icnt2sh_latency = 14 
averagemflatency = 183 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 7 
mrq_lat_table:1999 	116 	466 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6908 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1112 	60 	24 	1938 	269 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6202 	708 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        92        88        24         0        29         0        32         0        32         0        32         0         4         0         8         0 
dram[1]:        88        88         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        88        68         0        28         0        32         0        32         0        32         0        32         0         4         0         8 
dram[3]:        88        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        80        48        28         0        32         0        33         0        32         0        32         0         4         0         8         0 
dram[5]:        88        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     13418     11893     18488         0     21638         0     32729         0     21982         0     32743         0     10414         0     10750         0 
dram[1]:      8964     12635         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      9532     16095         0     18199         0     32374         0     32752         0     32398         0     32769         0     10433         0     11057 
dram[3]:     10100     11602         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:     10691     10855     17839         0     32403         0     32775         0     32429         0     32792         0     10737         0     10431         0 
dram[5]:     29149      7033         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  7.880000 40.000000  5.300000      -nan  4.800000      -nan  5.714286      -nan  6.000000      -nan 34.000000      -nan  4.000000      -nan  6.400000      -nan 
dram[1]: 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 40.000000  7.583333      -nan  4.818182      -nan  4.200000      -nan  7.400000      -nan  9.250000      -nan 34.000000      -nan  4.000000      -nan  6.400000 
dram[3]: 40.000000 20.799999      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.909091 20.799999  4.900000      -nan  5.250000      -nan  9.250000      -nan  9.750000      -nan 34.000000      -nan  4.000000      -nan  5.818182      -nan 
dram[5]: 40.000000 34.666668      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2612/274 = 9.532846
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        11         0         9         0         8         0         8         0         6         0         2         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0        14         0         9         0        10         0         5         0         5         0         2         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12         0         9         0        10         0         5         0         7         0         2         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 134
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      10744    none        2660    none        2929    none        2809    none        3820    none        9282    none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none        7533    none        2658    none        2252    none        4502    none        4517    none        9294    none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       9060    none        2611    none        2248    none        4500    none        3216    none        8902    none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        252       250       247         0       251         0       243         0       250         0       243         0       250         0       251         0
dram[1]:        255       250         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        251       257         0       247         0       246         0       243         0       246         0       243         0       253         0       251
dram[3]:        250       250         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        252       250       253         0       244         0       244         0       243         0       249         0       251         0       255         0
dram[5]:        250       250         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 62694 -   mf: uid= 35118, sid4294967295:w4294967295, part=0, addr=0xc0007800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (62594), 
Ready @ 62704 -   mf: uid= 35121, sid4294967295:w4294967295, part=0, addr=0xc007f800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (62604), 
Ready @ 62707 -   mf: uid= 35123, sid4294967295:w4294967295, part=0, addr=0xc00f7800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (62607), 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=192852 n_nop=192013 n_act=93 n_pre=84 n_ref_event=94221443153488 n_req=662 n_rd=618 n_rd_L2_A=0 n_write=0 n_wr_bk=44 bw_util=0.006865
n_activity=5470 dram_eff=0.242
bk0: 186a 192057i bk1: 120a 192731i bk2: 44a 192538i bk3: 0a 192814i bk4: 40a 192593i bk5: 0a 192838i bk6: 32a 192655i bk7: 0a 192846i bk8: 36a 192699i bk9: 0a 192859i bk10: 32a 192821i bk11: 0a 192873i bk12: 64a 192389i bk13: 0a 192857i bk14: 64a 192538i bk15: 0a 192864i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865559
Row_Buffer_Locality_read = 0.907767
Row_Buffer_Locality_write = 0.272727
Bank_Level_Parallism = 1.166365
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.009050
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.006865 
total_CMD = 192852 
util_bw = 1324 
Wasted_Col = 1068 
Wasted_Row = 809 
Idle = 189651 

BW Util Bottlenecks: 
RCDc_limit = 678 
RCDWRc_limit = 209 
WTRc_limit = 0 
RTWc_limit = 65 
CCDLc_limit = 249 
rwq = 0 
CCDLc_limit_alone = 229 
WTRc_limit_alone = 0 
RTWc_limit_alone = 45 

Commands details: 
total_CMD = 192852 
n_nop = 192013 
Read = 618 
Write = 0 
L2_Alloc = 0 
L2_WB = 44 
n_act = 93 
n_pre = 84 
n_ref = 94221443153488 
n_req = 662 
total_req = 662 

Dual Bus Interface Util: 
issued_total_row = 177 
issued_total_col = 662 
Row_Bus_Util =  0.000918 
CoL_Bus_Util = 0.003433 
Either_Row_CoL_Bus_Util = 0.004350 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0192998
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=192852 n_nop=192602 n_act=6 n_pre=4 n_ref_event=4560869750798743682 n_req=240 n_rd=240 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002489
n_activity=1413 dram_eff=0.3397
bk0: 120a 192769i bk1: 120a 192772i bk2: 0a 192847i bk3: 0a 192847i bk4: 0a 192847i bk5: 0a 192848i bk6: 0a 192849i bk7: 0a 192849i bk8: 0a 192849i bk9: 0a 192851i bk10: 0a 192853i bk11: 0a 192855i bk12: 0a 192856i bk13: 0a 192857i bk14: 0a 192857i bk15: 0a 192857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002489 
total_CMD = 192852 
util_bw = 480 
Wasted_Col = 94 
Wasted_Row = 48 
Idle = 192230 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 192852 
n_nop = 192602 
Read = 240 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 4560869750798743682 
n_req = 240 
total_req = 240 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 240 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.001244 
Either_Row_CoL_Bus_Util = 0.001296 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00213117
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 62698 -   mf: uid= 35119, sid4294967295:w4294967295, part=2, addr=0xc006f800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (62598), 
Ready @ 62701 -   mf: uid= 35120, sid4294967295:w4294967295, part=2, addr=0xc00e7800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (62601), 
Ready @ 62704 -   mf: uid= 35122, sid4294967295:w4294967295, part=2, addr=0xc0027800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (62604), 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=192852 n_nop=192048 n_act=91 n_pre=82 n_ref_event=0 n_req=633 n_rd=588 n_rd_L2_A=0 n_write=0 n_wr_bk=45 bw_util=0.006565
n_activity=5197 dram_eff=0.2436
bk0: 120a 192776i bk1: 168a 192020i bk2: 0a 192819i bk3: 44a 192529i bk4: 0a 192805i bk5: 32a 192586i bk6: 0a 192831i bk7: 32a 192705i bk8: 0a 192843i bk9: 32a 192756i bk10: 0a 192863i bk11: 32a 192834i bk12: 0a 192879i bk13: 64a 192379i bk14: 0a 192859i bk15: 64a 192535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867299
Row_Buffer_Locality_read = 0.918367
Row_Buffer_Locality_write = 0.200000
Bank_Level_Parallism = 1.213045
Bank_Level_Parallism_Col = 1.096433
Bank_Level_Parallism_Ready = 1.015773
write_to_read_ratio_blp_rw_average = 0.191657
GrpLevelPara = 1.002787 

BW Util details:
bwutil = 0.006565 
total_CMD = 192852 
util_bw = 1266 
Wasted_Col = 1034 
Wasted_Row = 699 
Idle = 189853 

BW Util Bottlenecks: 
RCDc_limit = 602 
RCDWRc_limit = 240 
WTRc_limit = 1 
RTWc_limit = 81 
CCDLc_limit = 243 
rwq = 0 
CCDLc_limit_alone = 219 
WTRc_limit_alone = 1 
RTWc_limit_alone = 57 

Commands details: 
total_CMD = 192852 
n_nop = 192048 
Read = 588 
Write = 0 
L2_Alloc = 0 
L2_WB = 45 
n_act = 91 
n_pre = 82 
n_ref = 0 
n_req = 633 
total_req = 633 

Dual Bus Interface Util: 
issued_total_row = 173 
issued_total_col = 633 
Row_Bus_Util =  0.000897 
CoL_Bus_Util = 0.003282 
Either_Row_CoL_Bus_Util = 0.004169 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.002488 
queue_avg = 0.017578 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0175782
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=192852 n_nop=192612 n_act=9 n_pre=7 n_ref_event=13984 n_req=224 n_rd=224 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002323
n_activity=1378 dram_eff=0.3251
bk0: 120a 192779i bk1: 104a 192666i bk2: 0a 192845i bk3: 0a 192845i bk4: 0a 192846i bk5: 0a 192846i bk6: 0a 192848i bk7: 0a 192849i bk8: 0a 192849i bk9: 0a 192852i bk10: 0a 192854i bk11: 0a 192855i bk12: 0a 192855i bk13: 0a 192856i bk14: 0a 192859i bk15: 0a 192859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002323 
total_CMD = 192852 
util_bw = 448 
Wasted_Col = 143 
Wasted_Row = 84 
Idle = 192177 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 192852 
n_nop = 192612 
Read = 224 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 9 
n_pre = 7 
n_ref = 13984 
n_req = 224 
total_req = 224 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 224 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.001162 
Either_Row_CoL_Bus_Util = 0.001244 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002883 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00288304
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 62686 -   mf: uid= 35116, sid4294967295:w4294967295, part=4, addr=0xc0077800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (62586), 
Ready @ 62689 -   mf: uid= 35117, sid4294967295:w4294967295, part=4, addr=0xc00ef800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (62589), 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=192852 n_nop=192056 n_act=89 n_pre=80 n_ref_event=0 n_req=629 n_rd=584 n_rd_L2_A=0 n_write=0 n_wr_bk=45 bw_util=0.006523
n_activity=5192 dram_eff=0.2423
bk0: 184a 192100i bk1: 104a 192649i bk2: 40a 192544i bk3: 0a 192803i bk4: 32a 192646i bk5: 0a 192829i bk6: 32a 192725i bk7: 0a 192841i bk8: 32a 192753i bk9: 0a 192863i bk10: 32a 192837i bk11: 0a 192887i bk12: 64a 192396i bk13: 0a 192864i bk14: 64a 192507i bk15: 0a 192861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871224
Row_Buffer_Locality_read = 0.912671
Row_Buffer_Locality_write = 0.333333
Bank_Level_Parallism = 1.187112
Bank_Level_Parallism_Col = 1.082207
Bank_Level_Parallism_Ready = 1.004769
write_to_read_ratio_blp_rw_average = 0.161318
GrpLevelPara = 1.000563 

BW Util details:
bwutil = 0.006523 
total_CMD = 192852 
util_bw = 1258 
Wasted_Col = 1025 
Wasted_Row = 709 
Idle = 189860 

BW Util Bottlenecks: 
RCDc_limit = 653 
RCDWRc_limit = 198 
WTRc_limit = 4 
RTWc_limit = 65 
CCDLc_limit = 236 
rwq = 0 
CCDLc_limit_alone = 216 
WTRc_limit_alone = 4 
RTWc_limit_alone = 45 

Commands details: 
total_CMD = 192852 
n_nop = 192056 
Read = 584 
Write = 0 
L2_Alloc = 0 
L2_WB = 45 
n_act = 89 
n_pre = 80 
n_ref = 0 
n_req = 629 
total_req = 629 

Dual Bus Interface Util: 
issued_total_row = 169 
issued_total_col = 629 
Row_Bus_Util =  0.000876 
CoL_Bus_Util = 0.003262 
Either_Row_CoL_Bus_Util = 0.004128 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.002513 
queue_avg = 0.018880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0188798
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=192852 n_nop=192616 n_act=7 n_pre=5 n_ref_event=94221445744656 n_req=224 n_rd=224 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002323
n_activity=1342 dram_eff=0.3338
bk0: 120a 192769i bk1: 104a 192739i bk2: 0a 192846i bk3: 0a 192846i bk4: 0a 192847i bk5: 0a 192847i bk6: 0a 192848i bk7: 0a 192848i bk8: 0a 192848i bk9: 0a 192851i bk10: 0a 192855i bk11: 0a 192856i bk12: 0a 192856i bk13: 0a 192856i bk14: 0a 192858i bk15: 0a 192858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973214
Row_Buffer_Locality_read = 0.973214
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002323 
total_CMD = 192852 
util_bw = 448 
Wasted_Col = 111 
Wasted_Row = 60 
Idle = 192233 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 192852 
n_nop = 192616 
Read = 224 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 5 
n_ref = 94221445744656 
n_req = 224 
total_req = 224 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 224 
Row_Bus_Util =  0.000062 
CoL_Bus_Util = 0.001162 
Either_Row_CoL_Bus_Util = 0.001224 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00219858

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2040, Miss = 758, Miss_rate = 0.372, Pending_hits = 100, Reservation_fails = 336
L2_cache_bank[1]: Access = 736, Miss = 120, Miss_rate = 0.163, Pending_hits = 144, Reservation_fails = 327
L2_cache_bank[2]: Access = 624, Miss = 120, Miss_rate = 0.192, Pending_hits = 132, Reservation_fails = 328
L2_cache_bank[3]: Access = 736, Miss = 120, Miss_rate = 0.163, Pending_hits = 164, Reservation_fails = 483
L2_cache_bank[4]: Access = 624, Miss = 120, Miss_rate = 0.192, Pending_hits = 136, Reservation_fails = 332
L2_cache_bank[5]: Access = 1876, Miss = 740, Miss_rate = 0.394, Pending_hits = 104, Reservation_fails = 332
L2_cache_bank[6]: Access = 624, Miss = 120, Miss_rate = 0.192, Pending_hits = 120, Reservation_fails = 330
L2_cache_bank[7]: Access = 600, Miss = 104, Miss_rate = 0.173, Pending_hits = 128, Reservation_fails = 337
L2_cache_bank[8]: Access = 1894, Miss = 758, Miss_rate = 0.400, Pending_hits = 96, Reservation_fails = 333
L2_cache_bank[9]: Access = 600, Miss = 104, Miss_rate = 0.173, Pending_hits = 128, Reservation_fails = 337
L2_cache_bank[10]: Access = 680, Miss = 120, Miss_rate = 0.176, Pending_hits = 136, Reservation_fails = 322
L2_cache_bank[11]: Access = 600, Miss = 104, Miss_rate = 0.173, Pending_hits = 124, Reservation_fails = 328
L2_total_cache_accesses = 11634
L2_total_cache_misses = 3288
L2_total_cache_miss_rate = 0.2826
L2_total_cache_pending_hits = 1512
L2_total_cache_reservation_fails = 4125
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1924
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 880
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 531
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1593
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1142
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 405
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 405
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3740
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 632
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 88
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4125
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 264
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4928
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1952
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4724
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 4125
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=11634
icnt_total_pkts_simt_to_mem=4380
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.03677
	minimum = 5
	maximum = 91
Network latency average = 6.01367
	minimum = 5
	maximum = 90
Slowest packet = 14321
Flit latency average = 6.66081
	minimum = 5
	maximum = 89
Slowest flit = 15199
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0166839
	minimum = 0.00664321 (at node 0)
	maximum = 0.0605472 (at node 15)
Accepted packet rate average = 0.0166839
	minimum = 0.00515683 (at node 22)
	maximum = 0.0268155 (at node 1)
Injected flit rate average = 0.0177635
	minimum = 0.00852393 (at node 0)
	maximum = 0.0605472 (at node 15)
Accepted flit rate average= 0.0177635
	minimum = 0.0063702 (at node 22)
	maximum = 0.0268155 (at node 1)
Injected packet length average = 1.06471
Accepted packet length average = 1.06471
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.66732 (2 samples)
	minimum = 5 (2 samples)
	maximum = 51.5 (2 samples)
Network latency average = 5.54673 (2 samples)
	minimum = 5 (2 samples)
	maximum = 48 (2 samples)
Flit latency average = 5.8304 (2 samples)
	minimum = 5 (2 samples)
	maximum = 47 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00845935 (2 samples)
	minimum = 0.0033216 (2 samples)
	maximum = 0.0310156 (2 samples)
Accepted packet rate average = 0.00845935 (2 samples)
	minimum = 0.00257841 (2 samples)
	maximum = 0.0158361 (2 samples)
Injected flit rate average = 0.00900855 (2 samples)
	minimum = 0.00426197 (2 samples)
	maximum = 0.0312686 (2 samples)
Accepted flit rate average = 0.00900855 (2 samples)
	minimum = 0.0031851 (2 samples)
	maximum = 0.0158361 (2 samples)
Injected packet size average = 1.06492 (2 samples)
Accepted packet size average = 1.06492 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 78745 (inst/sec)
gpgpu_simulation_rate = 7827 (cycle/sec)
gpgpu_silicon_slowdown = 38328x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: reconvergence points for _Z12lud_internalPfii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12lud_internalPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12lud_internalPfii'.
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (31,31,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z12lud_internalPfii'
Destroy streams for kernel 3: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 3 
gpu_sim_cycle = 36894
gpu_sim_insn = 22879488
gpu_ipc =     620.1412
gpu_tot_sim_cycle = 99510
gpu_tot_sim_insn = 23509448
gpu_tot_ipc =     236.2521
gpu_tot_issued_cta = 993
gpu_occupancy = 78.7690% 
gpu_tot_occupancy = 42.1648% 
max_total_param_size = 0
gpu_stall_dramfull = 9479
gpu_stall_icnt2sh    = 27544
partiton_level_parallism =       1.3663
partiton_level_parallism_total  =       0.5408
partiton_level_parallism_util =       1.8851
partiton_level_parallism_util_total  =       1.8099
L2_BW  =      44.4628 GB/Sec
L2_BW_total  =      17.6072 GB/Sec
gpu_total_sim_rate=534305

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 381918
	L1I_total_cache_misses = 4147
	L1I_total_cache_miss_rate = 0.0109
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 3019
L1D_cache:
	L1D_cache_core[0]: Access = 4285, Miss = 2418, Miss_rate = 0.564, Pending_hits = 200, Reservation_fails = 836
	L1D_cache_core[1]: Access = 4269, Miss = 2433, Miss_rate = 0.570, Pending_hits = 230, Reservation_fails = 515
	L1D_cache_core[2]: Access = 4254, Miss = 2463, Miss_rate = 0.579, Pending_hits = 290, Reservation_fails = 1689
	L1D_cache_core[3]: Access = 4318, Miss = 2484, Miss_rate = 0.575, Pending_hits = 309, Reservation_fails = 1037
	L1D_cache_core[4]: Access = 4254, Miss = 2405, Miss_rate = 0.565, Pending_hits = 298, Reservation_fails = 1077
	L1D_cache_core[5]: Access = 4382, Miss = 2557, Miss_rate = 0.584, Pending_hits = 224, Reservation_fails = 733
	L1D_cache_core[6]: Access = 4254, Miss = 2401, Miss_rate = 0.564, Pending_hits = 271, Reservation_fails = 803
	L1D_cache_core[7]: Access = 4254, Miss = 2430, Miss_rate = 0.571, Pending_hits = 300, Reservation_fails = 912
	L1D_cache_core[8]: Access = 4126, Miss = 2522, Miss_rate = 0.611, Pending_hits = 236, Reservation_fails = 771
	L1D_cache_core[9]: Access = 4254, Miss = 2454, Miss_rate = 0.577, Pending_hits = 327, Reservation_fails = 1579
	L1D_cache_core[10]: Access = 4126, Miss = 2379, Miss_rate = 0.577, Pending_hits = 292, Reservation_fails = 1147
	L1D_cache_core[11]: Access = 4382, Miss = 2469, Miss_rate = 0.563, Pending_hits = 274, Reservation_fails = 490
	L1D_cache_core[12]: Access = 4318, Miss = 2508, Miss_rate = 0.581, Pending_hits = 244, Reservation_fails = 308
	L1D_cache_core[13]: Access = 4254, Miss = 2402, Miss_rate = 0.565, Pending_hits = 291, Reservation_fails = 597
	L1D_cache_core[14]: Access = 4254, Miss = 2604, Miss_rate = 0.612, Pending_hits = 268, Reservation_fails = 1217
	L1D_total_cache_accesses = 63984
	L1D_total_cache_misses = 36929
	L1D_total_cache_miss_rate = 0.5772
	L1D_total_cache_pending_hits = 4054
	L1D_total_cache_reservation_fails = 13711
	L1D_cache_data_port_util = 0.022
	L1D_cache_fill_port_util = 0.034
L1C_cache:
	L1C_total_cache_accesses = 23349
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0039
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7390
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4054
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 36188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13703
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23259
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15611
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 741
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 377771
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4147
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3019
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 47632
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 23349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16352
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 381918

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 13681
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 22
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 8
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3019
ctas_completed 993, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
5364, 2415, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 24170208
gpgpu_n_tot_w_icount = 755319
gpgpu_n_stall_shd_mem = 39354
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 36188
gpgpu_n_mem_write_global = 16352
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 762112
gpgpu_n_store_insn = 261632
gpgpu_n_shmem_insn = 8566648
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 744096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 7448
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1154
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 30752
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:150909	W0_Idle:524305	W0_Scoreboard:703773	W1:316	W2:296	W3:276	W4:256	W5:236	W6:216	W7:196	W8:176	W9:156	W10:136	W11:116	W12:96	W13:76	W14:56	W15:34	W16:36860	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:715821
single_issue_nums: WS0:379737	WS1:375582	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 289504 {8:36188,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1177344 {72:16352,}
traffic_breakdown_coretomem[INST_ACC_R] = 10048 {8:1256,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5790080 {40:144752,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 261632 {8:32704,}
traffic_breakdown_memtocore[INST_ACC_R] = 200960 {40:5024,}
maxmflatency = 998 
max_icnt2mem_latency = 941 
maxmrqlatency = 55 
max_icnt2sh_latency = 266 
averagemflatency = 249 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 62 
mrq_lat_table:28436 	1015 	3199 	1853 	1824 	66 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	109651 	62659 	5176 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1173 	71 	27 	48523 	1992 	1772 	198 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	16349 	24682 	25708 	31549 	60155 	19039 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	99 	24 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       117       128       123       128       125       128       111       128       131       128       110       128       135       128       110       128 
dram[1]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[2]:       128       119       128       122       128       125       128       111       128       131       128       130       128       136       128       114 
dram[3]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[4]:       119       128       124       128       124       128       130       128       130       128       112       128       136       128       110       128 
dram[5]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
maximum service time to same row:
dram[0]:     18409     13333     18488     15481     21638     17819     32729     19021     21982     21096     32743     22344     16482     24475     10750     25499 
dram[1]:     13261     13011     15625     15611     17825     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     16546     25499     11057 
dram[3]:     13000     13256     15610     15611     17851     17824     19194     18930     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18456     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     16657     24466     10431     25531 
dram[5]:     29149     12995     15610     15617     17840     17850     18932     19196     21090     21289     21988     22360     24476     24577     25277     25438 
average row accesses per activate:
dram[0]: 12.232558 21.299999  7.898305 11.243243 12.810811 26.000000  6.628572 13.419354 14.806452 29.714285 13.560000 38.250000 16.700001 139.000000 22.692308 256.000000 
dram[1]: 30.428572 19.363636 11.243243 10.146341 23.111111 24.470589 11.243243  9.904762 21.894737 21.894737 19.750000 19.125000 139.000000 139.000000 256.000000 256.000000 
dram[2]: 20.285715 11.191489  9.904762  8.629630 27.733334 11.650000 14.857142  6.768116 29.714285 14.125000 39.500000 18.388889 139.000000 18.444445 256.000000 26.818182 
dram[3]: 26.625000 22.526316 10.666667 12.606061 24.470589 21.894737  8.666667 11.885715 20.799999 21.894737 16.631578 20.400000 139.000000 138.000000 256.000000 256.000000 
dram[4]: 12.116279 17.666666  8.846154 11.243243 12.944445 21.894737  7.093750 13.419354 15.655172 26.000000 14.434783 27.818182 18.555555 138.000000 22.461538 256.000000 
dram[5]: 26.625000 19.090910 12.235294 10.146341 24.470589 26.000000 11.885715 10.400000 24.470589 20.799999 21.857143 18.000000 139.000000 138.000000 256.000000 256.000000 
average row locality = 36393/2170 = 16.770967
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        40        20        77        64        80        64        79        64        80        64        35        20        52        44         3         0 
dram[1]:        20        20        64        64        64        64        64        64        64        64        24        20        44        44         0         0 
dram[2]:        20        45        64        77        64        80        64        80        64        80        24        31        44        48         0         3 
dram[3]:        20        24        64        64        64        64        64        64        64        64        24        20        44        40         0         0 
dram[4]:        41        24        78        64        80        64        79        64        80        64        30        20        52        40         2         0 
dram[5]:        20        24        64        64        64        64        64        64        64        64        20        20        44        40         0         0 
total dram writes = 4404
min_bank_accesses = 0!
chip skew: 788/680 = 1.16
average mf latency per bank:
dram[0]:      50775     52769     12810      4100     11311      3731     10131      3703     10754      3473     18439      9604     11015      3321    198447    none  
dram[1]:      54626     55243      4490      4193      3849      3696      3794      3935      3748      3619      7927      9746      3784      4320    none      none  
dram[2]:      52700     35075      4036     11345      3821     10181      3755      9296      3335      8376      7687     15582      3398      8983    none      156009
dram[3]:      55876     41092      4298      4471      3882      3829      3888      3867      3726      3762      8423      9348      4134      3889    none      none  
dram[4]:      53666     39514     12795      4062     10931      3767     11250      3788     11146      3425     22337      9382     12831      3707    354436    none  
dram[5]:      53254     40282      4303      4281      3725      3704      3893      3701      3910      3462      9649      9063      3644      4585    none      none  
maximum mf latency per bank:
dram[0]:        673       439       887       392       950       387       598       402       614       315       582       409       670       358       727       451
dram[1]:        451       460       439       432       408       422       365       452       385       372       409       378       391       448       414       386
dram[2]:        446       738       381       895       394       957       391       597       300       516       414       486       373       526       427       561
dram[3]:        442       408       421       423       425       405       458       416       379       373       399       449       401       425       433       431
dram[4]:        822       399       955       383       998       363       651       386       650       364       647       426       634       393       660       385
dram[5]:        444       387       416       412       407       421       399       435       421       385       461       367       411       450       428       404
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306483 n_nop=299021 n_act=438 n_pre=422 n_ref_event=94221443153488 n_req=6287 n_rd=5820 n_rd_L2_A=0 n_write=0 n_wr_bk=786 bw_util=0.04311
n_activity=38227 dram_eff=0.3456
bk0: 494a 304850i bk1: 416a 305525i bk2: 416a 303905i bk3: 384a 304913i bk4: 420a 304237i bk5: 384a 305224i bk6: 410a 303860i bk7: 384a 304977i bk8: 408a 304824i bk9: 384a 305181i bk10: 316a 305266i bk11: 296a 305944i bk12: 304a 305004i bk13: 256a 305748i bk14: 292a 306006i bk15: 256a 306442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932082
Row_Buffer_Locality_read = 0.962371
Row_Buffer_Locality_write = 0.554604
Bank_Level_Parallism = 1.308198
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.019777
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.043108 
total_CMD = 306483 
util_bw = 13212 
Wasted_Col = 7267 
Wasted_Row = 4261 
Idle = 281743 

BW Util Bottlenecks: 
RCDc_limit = 2456 
RCDWRc_limit = 1236 
WTRc_limit = 517 
RTWc_limit = 2908 
CCDLc_limit = 2145 
rwq = 0 
CCDLc_limit_alone = 1528 
WTRc_limit_alone = 465 
RTWc_limit_alone = 2343 

Commands details: 
total_CMD = 306483 
n_nop = 299021 
Read = 5820 
Write = 0 
L2_Alloc = 0 
L2_WB = 786 
n_act = 438 
n_pre = 422 
n_ref = 94221443153488 
n_req = 6287 
total_req = 6606 

Dual Bus Interface Util: 
issued_total_row = 860 
issued_total_col = 6606 
Row_Bus_Util =  0.002806 
CoL_Bus_Util = 0.021554 
Either_Row_CoL_Bus_Util = 0.024347 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.000536 
queue_avg = 0.140944 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.140944
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306483 n_nop=299654 n_act=318 n_pre=302 n_ref_event=4560869750798743682 n_req=5870 n_rd=5528 n_rd_L2_A=0 n_write=0 n_wr_bk=684 bw_util=0.04054
n_activity=33686 dram_eff=0.3688
bk0: 416a 305752i bk1: 416a 305494i bk2: 384a 304788i bk3: 384a 304620i bk4: 384a 305244i bk5: 384a 305165i bk6: 384a 305001i bk7: 384a 304734i bk8: 384a 305054i bk9: 384a 304961i bk10: 304a 305725i bk11: 296a 305793i bk12: 256a 305832i bk13: 256a 305898i bk14: 256a 306424i bk15: 256a 306458i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948211
Row_Buffer_Locality_read = 0.970152
Row_Buffer_Locality_write = 0.593567
Bank_Level_Parallism = 1.265488
Bank_Level_Parallism_Col = 1.219805
Bank_Level_Parallism_Ready = 1.027800
write_to_read_ratio_blp_rw_average = 0.315034
GrpLevelPara = 1.168655 

BW Util details:
bwutil = 0.040537 
total_CMD = 306483 
util_bw = 12424 
Wasted_Col = 5464 
Wasted_Row = 3504 
Idle = 285091 

BW Util Bottlenecks: 
RCDc_limit = 1957 
RCDWRc_limit = 830 
WTRc_limit = 301 
RTWc_limit = 1893 
CCDLc_limit = 1696 
rwq = 0 
CCDLc_limit_alone = 1298 
WTRc_limit_alone = 256 
RTWc_limit_alone = 1540 

Commands details: 
total_CMD = 306483 
n_nop = 299654 
Read = 5528 
Write = 0 
L2_Alloc = 0 
L2_WB = 684 
n_act = 318 
n_pre = 302 
n_ref = 4560869750798743682 
n_req = 5870 
total_req = 6212 

Dual Bus Interface Util: 
issued_total_row = 620 
issued_total_col = 6212 
Row_Bus_Util =  0.002023 
CoL_Bus_Util = 0.020269 
Either_Row_CoL_Bus_Util = 0.022282 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000439 
queue_avg = 0.131710 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.13171
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306483 n_nop=299048 n_act=434 n_pre=418 n_ref_event=0 n_req=6275 n_rd=5806 n_rd_L2_A=0 n_write=0 n_wr_bk=788 bw_util=0.04303
n_activity=38155 dram_eff=0.3456
bk0: 416a 305552i bk1: 490a 304580i bk2: 384a 304805i bk3: 416a 304067i bk4: 384a 305142i bk5: 412a 304309i bk6: 384a 305136i bk7: 412a 303882i bk8: 384a 305101i bk9: 402a 304570i bk10: 304a 305833i bk11: 310a 305596i bk12: 256a 305779i bk13: 304a 305185i bk14: 256a 306418i bk15: 292a 306127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933068
Row_Buffer_Locality_read = 0.963831
Row_Buffer_Locality_write = 0.552239
Bank_Level_Parallism = 1.324120
Bank_Level_Parallism_Col = 1.247899
Bank_Level_Parallism_Ready = 1.024058
write_to_read_ratio_blp_rw_average = 0.368325
GrpLevelPara = 1.160939 

BW Util details:
bwutil = 0.043030 
total_CMD = 306483 
util_bw = 13188 
Wasted_Col = 7230 
Wasted_Row = 4017 
Idle = 282048 

BW Util Bottlenecks: 
RCDc_limit = 2407 
RCDWRc_limit = 1198 
WTRc_limit = 442 
RTWc_limit = 3131 
CCDLc_limit = 2130 
rwq = 0 
CCDLc_limit_alone = 1518 
WTRc_limit_alone = 401 
RTWc_limit_alone = 2560 

Commands details: 
total_CMD = 306483 
n_nop = 299048 
Read = 5806 
Write = 0 
L2_Alloc = 0 
L2_WB = 788 
n_act = 434 
n_pre = 418 
n_ref = 0 
n_req = 6275 
total_req = 6594 

Dual Bus Interface Util: 
issued_total_row = 852 
issued_total_col = 6594 
Row_Bus_Util =  0.002780 
CoL_Bus_Util = 0.021515 
Either_Row_CoL_Bus_Util = 0.024259 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.001479 
queue_avg = 0.144233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.144233
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306483 n_nop=299648 n_act=320 n_pre=304 n_ref_event=13984 n_req=5870 n_rd=5528 n_rd_L2_A=0 n_write=0 n_wr_bk=684 bw_util=0.04054
n_activity=34067 dram_eff=0.3647
bk0: 416a 305738i bk1: 416a 305475i bk2: 384a 304824i bk3: 384a 304782i bk4: 384a 305145i bk5: 384a 305220i bk6: 384a 304680i bk7: 384a 304961i bk8: 384a 305026i bk9: 384a 304990i bk10: 304a 305695i bk11: 296a 305810i bk12: 256a 305830i bk13: 256a 305858i bk14: 256a 306414i bk15: 256a 306452i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948041
Row_Buffer_Locality_read = 0.970152
Row_Buffer_Locality_write = 0.590643
Bank_Level_Parallism = 1.253026
Bank_Level_Parallism_Col = 1.203677
Bank_Level_Parallism_Ready = 1.023473
write_to_read_ratio_blp_rw_average = 0.318037
GrpLevelPara = 1.149899 

BW Util details:
bwutil = 0.040537 
total_CMD = 306483 
util_bw = 12424 
Wasted_Col = 5548 
Wasted_Row = 3645 
Idle = 284866 

BW Util Bottlenecks: 
RCDc_limit = 1954 
RCDWRc_limit = 837 
WTRc_limit = 255 
RTWc_limit = 1996 
CCDLc_limit = 1730 
rwq = 0 
CCDLc_limit_alone = 1324 
WTRc_limit_alone = 216 
RTWc_limit_alone = 1629 

Commands details: 
total_CMD = 306483 
n_nop = 299648 
Read = 5528 
Write = 0 
L2_Alloc = 0 
L2_WB = 684 
n_act = 320 
n_pre = 304 
n_ref = 13984 
n_req = 5870 
total_req = 6212 

Dual Bus Interface Util: 
issued_total_row = 624 
issued_total_col = 6212 
Row_Bus_Util =  0.002036 
CoL_Bus_Util = 0.020269 
Either_Row_CoL_Bus_Util = 0.022301 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000146 
queue_avg = 0.137949 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.137949
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306483 n_nop=299076 n_act=434 n_pre=418 n_ref_event=0 n_req=6239 n_rd=5778 n_rd_L2_A=0 n_write=0 n_wr_bk=782 bw_util=0.04281
n_activity=37981 dram_eff=0.3454
bk0: 488a 304804i bk1: 412a 305318i bk2: 410a 304066i bk3: 384a 304844i bk4: 412a 304512i bk5: 384a 305111i bk6: 402a 303984i bk7: 384a 305097i bk8: 404a 304656i bk9: 384a 305102i bk10: 312a 305484i bk11: 296a 305925i bk12: 304a 305220i bk13: 256a 305872i bk14: 290a 306010i bk15: 256a 306445i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932842
Row_Buffer_Locality_read = 0.963136
Row_Buffer_Locality_write = 0.553145
Bank_Level_Parallism = 1.320213
Bank_Level_Parallism_Col = 1.227618
Bank_Level_Parallism_Ready = 1.012783
write_to_read_ratio_blp_rw_average = 0.351550
GrpLevelPara = 1.149341 

BW Util details:
bwutil = 0.042808 
total_CMD = 306483 
util_bw = 13120 
Wasted_Col = 7171 
Wasted_Row = 3859 
Idle = 282333 

BW Util Bottlenecks: 
RCDc_limit = 2401 
RCDWRc_limit = 1185 
WTRc_limit = 560 
RTWc_limit = 2880 
CCDLc_limit = 2109 
rwq = 0 
CCDLc_limit_alone = 1558 
WTRc_limit_alone = 518 
RTWc_limit_alone = 2371 

Commands details: 
total_CMD = 306483 
n_nop = 299076 
Read = 5778 
Write = 0 
L2_Alloc = 0 
L2_WB = 782 
n_act = 434 
n_pre = 418 
n_ref = 0 
n_req = 6239 
total_req = 6560 

Dual Bus Interface Util: 
issued_total_row = 852 
issued_total_col = 6560 
Row_Bus_Util =  0.002780 
CoL_Bus_Util = 0.021404 
Either_Row_CoL_Bus_Util = 0.024168 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.000675 
queue_avg = 0.139779 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.139779
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306483 n_nop=299690 n_act=310 n_pre=294 n_ref_event=94221445744656 n_req=5852 n_rd=5512 n_rd_L2_A=0 n_write=0 n_wr_bk=680 bw_util=0.04041
n_activity=33628 dram_eff=0.3683
bk0: 416a 305629i bk1: 408a 305531i bk2: 384a 304884i bk3: 384a 304590i bk4: 384a 305166i bk5: 384a 305224i bk6: 384a 305003i bk7: 384a 304793i bk8: 384a 305151i bk9: 384a 305124i bk10: 296a 305821i bk11: 296a 305765i bk12: 256a 305814i bk13: 256a 305853i bk14: 256a 306414i bk15: 256a 306459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949590
Row_Buffer_Locality_read = 0.970972
Row_Buffer_Locality_write = 0.602941
Bank_Level_Parallism = 1.257237
Bank_Level_Parallism_Col = 1.204059
Bank_Level_Parallism_Ready = 1.019839
write_to_read_ratio_blp_rw_average = 0.310951
GrpLevelPara = 1.148189 

BW Util details:
bwutil = 0.040407 
total_CMD = 306483 
util_bw = 12384 
Wasted_Col = 5479 
Wasted_Row = 3394 
Idle = 285226 

BW Util Bottlenecks: 
RCDc_limit = 1931 
RCDWRc_limit = 769 
WTRc_limit = 330 
RTWc_limit = 1857 
CCDLc_limit = 1768 
rwq = 0 
CCDLc_limit_alone = 1364 
WTRc_limit_alone = 285 
RTWc_limit_alone = 1498 

Commands details: 
total_CMD = 306483 
n_nop = 299690 
Read = 5512 
Write = 0 
L2_Alloc = 0 
L2_WB = 680 
n_act = 310 
n_pre = 294 
n_ref = 94221445744656 
n_req = 5852 
total_req = 6192 

Dual Bus Interface Util: 
issued_total_row = 604 
issued_total_col = 6192 
Row_Bus_Util =  0.001971 
CoL_Bus_Util = 0.020203 
Either_Row_CoL_Bus_Util = 0.022164 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000442 
queue_avg = 0.143643 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.143643

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22554, Miss = 3320, Miss_rate = 0.147, Pending_hits = 1315, Reservation_fails = 556
L2_cache_bank[1]: Access = 12988, Miss = 2760, Miss_rate = 0.213, Pending_hits = 848, Reservation_fails = 338
L2_cache_bank[2]: Access = 12920, Miss = 2768, Miss_rate = 0.214, Pending_hits = 922, Reservation_fails = 342
L2_cache_bank[3]: Access = 13000, Miss = 2760, Miss_rate = 0.212, Pending_hits = 832, Reservation_fails = 488
L2_cache_bank[4]: Access = 12880, Miss = 2768, Miss_rate = 0.215, Pending_hits = 852, Reservation_fails = 344
L2_cache_bank[5]: Access = 22296, Miss = 3310, Miss_rate = 0.148, Pending_hits = 1323, Reservation_fails = 711
L2_cache_bank[6]: Access = 12880, Miss = 2768, Miss_rate = 0.215, Pending_hits = 730, Reservation_fails = 334
L2_cache_bank[7]: Access = 12620, Miss = 2760, Miss_rate = 0.219, Pending_hits = 909, Reservation_fails = 417
L2_cache_bank[8]: Access = 22428, Miss = 3300, Miss_rate = 0.147, Pending_hits = 1266, Reservation_fails = 503
L2_cache_bank[9]: Access = 12524, Miss = 2756, Miss_rate = 0.220, Pending_hits = 856, Reservation_fails = 425
L2_cache_bank[10]: Access = 12964, Miss = 2760, Miss_rate = 0.213, Pending_hits = 926, Reservation_fails = 335
L2_cache_bank[11]: Access = 12456, Miss = 2752, Miss_rate = 0.221, Pending_hits = 784, Reservation_fails = 335
L2_total_cache_accesses = 182510
L2_total_cache_misses = 34782
L2_total_cache_miss_rate = 0.1906
L2_total_cache_pending_hits = 11563
L2_total_cache_reservation_fails = 5128
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 100279
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10875
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8330
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 686
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 25268
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31894
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 405
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 405
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3964
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 688
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 93
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4442
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 279
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 144752
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32704
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5024
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 120
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 566
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 4442
L2_cache_data_port_util = 0.114
L2_cache_fill_port_util = 0.028

icnt_total_pkts_mem_to_simt=182510
icnt_total_pkts_simt_to_mem=70163
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 50.1903
	minimum = 5
	maximum = 861
Network latency average = 47.2888
	minimum = 5
	maximum = 861
Slowest packet = 20161
Flit latency average = 44.5128
	minimum = 5
	maximum = 861
Slowest flit = 21137
Fragmentation average = 0.00121112
	minimum = 0
	maximum = 135
Injected packet rate average = 0.222141
	minimum = 0.0885239 (at node 10)
	maximum = 0.556567 (at node 23)
Accepted packet rate average = 0.222141
	minimum = 0.0982816 (at node 26)
	maximum = 0.32428 (at node 5)
Injected flit rate average = 0.237577
	minimum = 0.115412 (at node 10)
	maximum = 0.556567 (at node 23)
Accepted flit rate average= 0.237577
	minimum = 0.134168 (at node 26)
	maximum = 0.32428 (at node 5)
Injected packet length average = 1.06949
Accepted packet length average = 1.06949
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.5083 (3 samples)
	minimum = 5 (3 samples)
	maximum = 321.333 (3 samples)
Network latency average = 19.4607 (3 samples)
	minimum = 5 (3 samples)
	maximum = 319 (3 samples)
Flit latency average = 18.7245 (3 samples)
	minimum = 5 (3 samples)
	maximum = 318.333 (3 samples)
Fragmentation average = 0.000403706 (3 samples)
	minimum = 0 (3 samples)
	maximum = 45 (3 samples)
Injected packet rate average = 0.0796865 (3 samples)
	minimum = 0.0317224 (3 samples)
	maximum = 0.2062 (3 samples)
Accepted packet rate average = 0.0796865 (3 samples)
	minimum = 0.0344795 (3 samples)
	maximum = 0.118651 (3 samples)
Injected flit rate average = 0.0851979 (3 samples)
	minimum = 0.0413119 (3 samples)
	maximum = 0.206368 (3 samples)
Accepted flit rate average = 0.0851979 (3 samples)
	minimum = 0.0468461 (3 samples)
	maximum = 0.118651 (3 samples)
Injected packet size average = 1.06916 (3 samples)
Accepted packet size average = 1.06916 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 44 sec (44 sec)
gpgpu_simulation_rate = 534305 (inst/sec)
gpgpu_simulation_rate = 2261 (cycle/sec)
gpgpu_silicon_slowdown = 132684x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a30717d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 4: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 4 
gpu_sim_cycle = 29462
gpu_sim_insn = 19880
gpu_ipc =       0.6748
gpu_tot_sim_cycle = 128972
gpu_tot_sim_insn = 23529328
gpu_tot_ipc =     182.4375
gpu_tot_issued_cta = 994
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 41.0880% 
max_total_param_size = 0
gpu_stall_dramfull = 9479
gpu_stall_icnt2sh    = 27544
partiton_level_parallism =       0.0015
partiton_level_parallism_total  =       0.4176
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8088
L2_BW  =       0.0463 GB/Sec
L2_BW_total  =      13.5957 GB/Sec
gpu_total_sim_rate=511507

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 383590
	L1I_total_cache_misses = 4159
	L1I_total_cache_miss_rate = 0.0108
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 3019
L1D_cache:
	L1D_cache_core[0]: Access = 4285, Miss = 2418, Miss_rate = 0.564, Pending_hits = 200, Reservation_fails = 836
	L1D_cache_core[1]: Access = 4269, Miss = 2433, Miss_rate = 0.570, Pending_hits = 230, Reservation_fails = 515
	L1D_cache_core[2]: Access = 4254, Miss = 2463, Miss_rate = 0.579, Pending_hits = 290, Reservation_fails = 1689
	L1D_cache_core[3]: Access = 4349, Miss = 2500, Miss_rate = 0.575, Pending_hits = 309, Reservation_fails = 1037
	L1D_cache_core[4]: Access = 4254, Miss = 2405, Miss_rate = 0.565, Pending_hits = 298, Reservation_fails = 1077
	L1D_cache_core[5]: Access = 4382, Miss = 2557, Miss_rate = 0.584, Pending_hits = 224, Reservation_fails = 733
	L1D_cache_core[6]: Access = 4254, Miss = 2401, Miss_rate = 0.564, Pending_hits = 271, Reservation_fails = 803
	L1D_cache_core[7]: Access = 4254, Miss = 2430, Miss_rate = 0.571, Pending_hits = 300, Reservation_fails = 912
	L1D_cache_core[8]: Access = 4126, Miss = 2522, Miss_rate = 0.611, Pending_hits = 236, Reservation_fails = 771
	L1D_cache_core[9]: Access = 4254, Miss = 2454, Miss_rate = 0.577, Pending_hits = 327, Reservation_fails = 1579
	L1D_cache_core[10]: Access = 4126, Miss = 2379, Miss_rate = 0.577, Pending_hits = 292, Reservation_fails = 1147
	L1D_cache_core[11]: Access = 4382, Miss = 2469, Miss_rate = 0.563, Pending_hits = 274, Reservation_fails = 490
	L1D_cache_core[12]: Access = 4318, Miss = 2508, Miss_rate = 0.581, Pending_hits = 244, Reservation_fails = 308
	L1D_cache_core[13]: Access = 4254, Miss = 2402, Miss_rate = 0.565, Pending_hits = 291, Reservation_fails = 597
	L1D_cache_core[14]: Access = 4254, Miss = 2604, Miss_rate = 0.612, Pending_hits = 268, Reservation_fails = 1217
	L1D_total_cache_accesses = 64015
	L1D_total_cache_misses = 36945
	L1D_total_cache_miss_rate = 0.5771
	L1D_total_cache_pending_hits = 4054
	L1D_total_cache_reservation_fails = 13711
	L1D_cache_data_port_util = 0.021
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 23355
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0039
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7390
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4054
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 36204
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13703
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23265
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15626
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 741
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 379431
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4159
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3019
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 47648
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 23355
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16367
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 383590

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 13681
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 22
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 8
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3019
ctas_completed 994, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
5364, 2415, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 24264576
gpgpu_n_tot_w_icount = 758268
gpgpu_n_stall_shd_mem = 39858
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 36204
gpgpu_n_mem_write_global = 16367
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 762368
gpgpu_n_store_insn = 261872
gpgpu_n_shmem_insn = 8571344
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 744192
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 7952
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1154
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 30752
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:150909	W0_Idle:558881	W0_Scoreboard:725170	W1:632	W2:592	W3:552	W4:512	W5:472	W6:432	W7:392	W8:352	W9:312	W10:272	W11:232	W12:192	W13:152	W14:112	W15:68	W16:37171	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:715821
single_issue_nums: WS0:382686	WS1:375582	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 289632 {8:36204,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1178424 {72:16367,}
traffic_breakdown_coretomem[INST_ACC_R] = 10144 {8:1268,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5792640 {40:144816,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 261872 {8:32734,}
traffic_breakdown_memtocore[INST_ACC_R] = 202880 {40:5072,}
maxmflatency = 998 
max_icnt2mem_latency = 941 
maxmrqlatency = 55 
max_icnt2sh_latency = 266 
averagemflatency = 249 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 62 
mrq_lat_table:28522 	1015 	3241 	1865 	1824 	66 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	109745 	62659 	5176 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1185 	71 	27 	48554 	1992 	1772 	198 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	16443 	24682 	25708 	31549 	60155 	19039 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	112 	24 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       117       128       123       128       125       128       111       128       131       128       110       128       135       128       120       128 
dram[1]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[2]:       128       119       128       122       128       125       128       111       128       131       128       130       128       136       128       121 
dram[3]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[4]:       119       128       124       128       124       128       130       128       130       128       112       128       136       128       118       128 
dram[5]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
maximum service time to same row:
dram[0]:     18409     13333     18488     15481     21638     17819     32729     19021     21982     21096     32743     22344     16482     24475     10750     25499 
dram[1]:     13261     13011     15625     15611     17825     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     16546     25499     11057 
dram[3]:     13000     13256     15610     15611     17851     17824     19194     18930     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18456     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     16657     24466     10431     25531 
dram[5]:     29149     12995     15610     15617     17840     17850     18932     19196     21090     21289     21988     22360     24476     24577     25277     25438 
average row accesses per activate:
dram[0]: 11.333333 21.299999  7.966667 11.243243 12.810811 26.000000  6.628572 13.419354 14.806452 29.714285 13.560000 38.250000 16.799999 139.000000 21.285715 256.000000 
dram[1]: 24.222221 19.363636 11.243243 10.146341 23.111111 24.470589 11.243243  9.904762 21.894737 21.894737 19.750000 19.125000 139.000000 139.000000 256.000000 256.000000 
dram[2]: 17.440001 11.446809  9.904762  8.851851 27.733334 11.650000 14.857142  6.768116 29.714285 14.125000 39.500000 18.388889 139.000000 18.611111 256.000000 24.833334 
dram[3]: 21.799999 22.526316 10.666667 12.606061 24.470589 21.894737  8.666667 11.885715 20.799999 21.894737 16.631578 20.400000 139.000000 138.000000 256.000000 256.000000 
dram[4]: 11.553191 17.666666  9.000000 11.243243 12.944445 21.894737  7.093750 13.419354 15.655172 26.000000 14.434783 27.818182 18.722221 138.000000 21.000000 256.000000 
dram[5]: 21.799999 19.090910 12.235294 10.146341 24.470589 26.000000 11.885715 10.400000 24.470589 20.799999 21.857143 18.000000 139.000000 138.000000 256.000000 256.000000 
average row locality = 36533/2199 = 16.613461
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        44        20        77        64        80        64        79        64        80        64        35        20        56        44         9         0 
dram[1]:        24        20        64        64        64        64        64        64        64        64        24        20        44        44         0         0 
dram[2]:        24        45        64        77        64        80        64        80        64        80        24        31        44        54         0         9 
dram[3]:        24        24        64        64        64        64        64        64        64        64        24        20        44        40         0         0 
dram[4]:        45        24        78        64        80        64        79        64        80        64        30        20        58        40         6         0 
dram[5]:        24        24        64        64        64        64        64        64        64        64        20        20        44        40         0         0 
total dram writes = 4460
min_bank_accesses = 0!
chip skew: 804/684 = 1.18
average mf latency per bank:
dram[0]:      46215     52769     12858      4100     11311      3731     10131      3703     10754      3473     18439      9604     10228      3321     66149    none  
dram[1]:      45522     55243      4490      4193      3849      3696      3794      3935      3748      3619      7927      9746      3784      4320    none      none  
dram[2]:      43917     35150      4036     11393      3821     10181      3755      9296      3335      8376      7687     15582      3398      7985    none       52003
dram[3]:      46564     41092      4298      4471      3882      3829      3888      3867      3726      3762      8423      9348      4134      3889    none      none  
dram[4]:      48976     39514     12826      4062     10931      3767     11250      3788     11146      3425     22337      9382     11504      3707    118145    none  
dram[5]:      44378     40282      4303      4281      3725      3704      3893      3701      3910      3462      9649      9063      3644      4585    none      none  
maximum mf latency per bank:
dram[0]:        673       439       887       392       950       387       598       402       614       315       582       409       670       358       727       451
dram[1]:        451       460       439       432       408       422       365       452       385       372       409       378       391       448       414       386
dram[2]:        446       738       381       895       394       957       391       597       300       516       414       486       373       526       427       561
dram[3]:        442       408       421       423       425       405       458       416       379       373       399       449       401       425       433       431
dram[4]:        822       399       955       383       998       363       651       386       650       364       647       426       634       393       660       385
dram[5]:        444       387       416       412       407       421       399       435       421       385       461       367       411       450       428       404
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397223 n_nop=389705 n_act=445 n_pre=429 n_ref_event=94221443153488 n_req=6322 n_rd=5848 n_rd_L2_A=0 n_write=0 n_wr_bk=800 bw_util=0.03347
n_activity=38637 dram_eff=0.3441
bk0: 510a 395444i bk1: 416a 396259i bk2: 428a 394613i bk3: 384a 395648i bk4: 420a 394973i bk5: 384a 395962i bk6: 410a 394598i bk7: 384a 395716i bk8: 408a 395563i bk9: 384a 395920i bk10: 316a 396007i bk11: 296a 396686i bk12: 304a 395720i bk13: 256a 396493i bk14: 292a 396656i bk15: 256a 397184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931351
Row_Buffer_Locality_read = 0.961867
Row_Buffer_Locality_write = 0.554852
Bank_Level_Parallism = 1.306062
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.019652
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.033472 
total_CMD = 397223 
util_bw = 13296 
Wasted_Col = 7404 
Wasted_Row = 4338 
Idle = 372185 

BW Util Bottlenecks: 
RCDc_limit = 2504 
RCDWRc_limit = 1256 
WTRc_limit = 522 
RTWc_limit = 2967 
CCDLc_limit = 2177 
rwq = 0 
CCDLc_limit_alone = 1547 
WTRc_limit_alone = 470 
RTWc_limit_alone = 2389 

Commands details: 
total_CMD = 397223 
n_nop = 389705 
Read = 5848 
Write = 0 
L2_Alloc = 0 
L2_WB = 800 
n_act = 445 
n_pre = 429 
n_ref = 94221443153488 
n_req = 6322 
total_req = 6648 

Dual Bus Interface Util: 
issued_total_row = 874 
issued_total_col = 6648 
Row_Bus_Util =  0.002200 
CoL_Bus_Util = 0.016736 
Either_Row_CoL_Bus_Util = 0.018926 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000532 
queue_avg = 0.109457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.109457
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397223 n_nop=390374 n_act=322 n_pre=306 n_ref_event=4560869750798743682 n_req=5880 n_rd=5536 n_rd_L2_A=0 n_write=0 n_wr_bk=688 bw_util=0.03134
n_activity=33870 dram_eff=0.3675
bk0: 424a 396376i bk1: 416a 396230i bk2: 384a 395525i bk3: 384a 395357i bk4: 384a 395981i bk5: 384a 395904i bk6: 384a 395741i bk7: 384a 395474i bk8: 384a 395794i bk9: 384a 395701i bk10: 304a 396465i bk11: 296a 396533i bk12: 256a 396573i bk13: 256a 396641i bk14: 256a 397167i bk15: 256a 397201i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947619
Row_Buffer_Locality_read = 0.969834
Row_Buffer_Locality_write = 0.590116
Bank_Level_Parallism = 1.263605
Bank_Level_Parallism_Col = 1.218818
Bank_Level_Parallism_Ready = 1.027747
write_to_read_ratio_blp_rw_average = 0.315068
GrpLevelPara = 1.167898 

BW Util details:
bwutil = 0.031338 
total_CMD = 397223 
util_bw = 12448 
Wasted_Col = 5510 
Wasted_Row = 3562 
Idle = 375703 

BW Util Bottlenecks: 
RCDc_limit = 1981 
RCDWRc_limit = 844 
WTRc_limit = 301 
RTWc_limit = 1893 
CCDLc_limit = 1704 
rwq = 0 
CCDLc_limit_alone = 1306 
WTRc_limit_alone = 256 
RTWc_limit_alone = 1540 

Commands details: 
total_CMD = 397223 
n_nop = 390374 
Read = 5536 
Write = 0 
L2_Alloc = 0 
L2_WB = 688 
n_act = 322 
n_pre = 306 
n_ref = 4560869750798743682 
n_req = 5880 
total_req = 6224 

Dual Bus Interface Util: 
issued_total_row = 628 
issued_total_col = 6224 
Row_Bus_Util =  0.001581 
CoL_Bus_Util = 0.015669 
Either_Row_CoL_Bus_Util = 0.017242 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000438 
queue_avg = 0.102064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.102064
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397223 n_nop=389730 n_act=439 n_pre=423 n_ref_event=0 n_req=6315 n_rd=5838 n_rd_L2_A=0 n_write=0 n_wr_bk=804 bw_util=0.03344
n_activity=38585 dram_eff=0.3443
bk0: 424a 396174i bk1: 502a 395315i bk2: 384a 395540i bk3: 428a 394803i bk4: 384a 395878i bk5: 412a 395047i bk6: 384a 395875i bk7: 412a 394622i bk8: 384a 395841i bk9: 402a 395310i bk10: 304a 396574i bk11: 310a 396338i bk12: 256a 396521i bk13: 304a 395857i bk14: 256a 397163i bk15: 292a 396798i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932700
Row_Buffer_Locality_read = 0.963686
Row_Buffer_Locality_write = 0.553459
Bank_Level_Parallism = 1.320611
Bank_Level_Parallism_Col = 1.245653
Bank_Level_Parallism_Ready = 1.023885
write_to_read_ratio_blp_rw_average = 0.372811
GrpLevelPara = 1.158887 

BW Util details:
bwutil = 0.033442 
total_CMD = 397223 
util_bw = 13284 
Wasted_Col = 7367 
Wasted_Row = 4081 
Idle = 372491 

BW Util Bottlenecks: 
RCDc_limit = 2431 
RCDWRc_limit = 1219 
WTRc_limit = 442 
RTWc_limit = 3216 
CCDLc_limit = 2159 
rwq = 0 
CCDLc_limit_alone = 1532 
WTRc_limit_alone = 401 
RTWc_limit_alone = 2630 

Commands details: 
total_CMD = 397223 
n_nop = 389730 
Read = 5838 
Write = 0 
L2_Alloc = 0 
L2_WB = 804 
n_act = 439 
n_pre = 423 
n_ref = 0 
n_req = 6315 
total_req = 6642 

Dual Bus Interface Util: 
issued_total_row = 862 
issued_total_col = 6642 
Row_Bus_Util =  0.002170 
CoL_Bus_Util = 0.016721 
Either_Row_CoL_Bus_Util = 0.018863 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.001468 
queue_avg = 0.111726 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.111726
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397223 n_nop=390368 n_act=324 n_pre=308 n_ref_event=13984 n_req=5880 n_rd=5536 n_rd_L2_A=0 n_write=0 n_wr_bk=688 bw_util=0.03134
n_activity=34251 dram_eff=0.3634
bk0: 424a 396362i bk1: 416a 396211i bk2: 384a 395561i bk3: 384a 395519i bk4: 384a 395882i bk5: 384a 395959i bk6: 384a 395420i bk7: 384a 395701i bk8: 384a 395766i bk9: 384a 395730i bk10: 304a 396435i bk11: 296a 396550i bk12: 256a 396571i bk13: 256a 396601i bk14: 256a 397157i bk15: 256a 397195i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947449
Row_Buffer_Locality_read = 0.969834
Row_Buffer_Locality_write = 0.587209
Bank_Level_Parallism = 1.251252
Bank_Level_Parallism_Col = 1.202767
Bank_Level_Parallism_Ready = 1.023427
write_to_read_ratio_blp_rw_average = 0.318057
GrpLevelPara = 1.149229 

BW Util details:
bwutil = 0.031338 
total_CMD = 397223 
util_bw = 12448 
Wasted_Col = 5594 
Wasted_Row = 3703 
Idle = 375478 

BW Util Bottlenecks: 
RCDc_limit = 1978 
RCDWRc_limit = 851 
WTRc_limit = 255 
RTWc_limit = 1996 
CCDLc_limit = 1738 
rwq = 0 
CCDLc_limit_alone = 1332 
WTRc_limit_alone = 216 
RTWc_limit_alone = 1629 

Commands details: 
total_CMD = 397223 
n_nop = 390368 
Read = 5536 
Write = 0 
L2_Alloc = 0 
L2_WB = 688 
n_act = 324 
n_pre = 308 
n_ref = 13984 
n_req = 5880 
total_req = 6224 

Dual Bus Interface Util: 
issued_total_row = 632 
issued_total_col = 6224 
Row_Bus_Util =  0.001591 
CoL_Bus_Util = 0.015669 
Either_Row_CoL_Bus_Util = 0.017257 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000146 
queue_avg = 0.106880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.10688
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397223 n_nop=389764 n_act=439 n_pre=423 n_ref_event=0 n_req=6274 n_rd=5806 n_rd_L2_A=0 n_write=0 n_wr_bk=796 bw_util=0.03324
n_activity=38372 dram_eff=0.3441
bk0: 508a 395426i bk1: 412a 396052i bk2: 418a 394802i bk3: 384a 395581i bk4: 412a 395249i bk5: 384a 395851i bk6: 402a 394724i bk7: 384a 395837i bk8: 404a 395396i bk9: 384a 395842i bk10: 312a 396224i bk11: 296a 396666i bk12: 304a 395890i bk13: 256a 396617i bk14: 290a 396704i bk15: 256a 397186i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932420
Row_Buffer_Locality_read = 0.962969
Row_Buffer_Locality_write = 0.553419
Bank_Level_Parallism = 1.316967
Bank_Level_Parallism_Col = 1.225795
Bank_Level_Parallism_Ready = 1.012702
write_to_read_ratio_blp_rw_average = 0.355403
GrpLevelPara = 1.147661 

BW Util details:
bwutil = 0.033241 
total_CMD = 397223 
util_bw = 13204 
Wasted_Col = 7292 
Wasted_Row = 3923 
Idle = 372804 

BW Util Bottlenecks: 
RCDc_limit = 2425 
RCDWRc_limit = 1206 
WTRc_limit = 560 
RTWc_limit = 2950 
CCDLc_limit = 2135 
rwq = 0 
CCDLc_limit_alone = 1571 
WTRc_limit_alone = 518 
RTWc_limit_alone = 2428 

Commands details: 
total_CMD = 397223 
n_nop = 389764 
Read = 5806 
Write = 0 
L2_Alloc = 0 
L2_WB = 796 
n_act = 439 
n_pre = 423 
n_ref = 0 
n_req = 6274 
total_req = 6602 

Dual Bus Interface Util: 
issued_total_row = 862 
issued_total_col = 6602 
Row_Bus_Util =  0.002170 
CoL_Bus_Util = 0.016620 
Either_Row_CoL_Bus_Util = 0.018778 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.000670 
queue_avg = 0.108292 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.108292
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397223 n_nop=390410 n_act=314 n_pre=298 n_ref_event=94221445744656 n_req=5862 n_rd=5520 n_rd_L2_A=0 n_write=0 n_wr_bk=684 bw_util=0.03124
n_activity=33812 dram_eff=0.367
bk0: 424a 396253i bk1: 408a 396267i bk2: 384a 395621i bk3: 384a 395327i bk4: 384a 395903i bk5: 384a 395963i bk6: 384a 395743i bk7: 384a 395533i bk8: 384a 395891i bk9: 384a 395864i bk10: 296a 396561i bk11: 296a 396505i bk12: 256a 396555i bk13: 256a 396596i bk14: 256a 397157i bk15: 256a 397202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948994
Row_Buffer_Locality_read = 0.970652
Row_Buffer_Locality_write = 0.599415
Bank_Level_Parallism = 1.255400
Bank_Level_Parallism_Col = 1.203143
Bank_Level_Parallism_Ready = 1.019800
write_to_read_ratio_blp_rw_average = 0.311003
GrpLevelPara = 1.147523 

BW Util details:
bwutil = 0.031237 
total_CMD = 397223 
util_bw = 12408 
Wasted_Col = 5525 
Wasted_Row = 3452 
Idle = 375838 

BW Util Bottlenecks: 
RCDc_limit = 1955 
RCDWRc_limit = 783 
WTRc_limit = 330 
RTWc_limit = 1857 
CCDLc_limit = 1776 
rwq = 0 
CCDLc_limit_alone = 1372 
WTRc_limit_alone = 285 
RTWc_limit_alone = 1498 

Commands details: 
total_CMD = 397223 
n_nop = 390410 
Read = 5520 
Write = 0 
L2_Alloc = 0 
L2_WB = 684 
n_act = 314 
n_pre = 298 
n_ref = 94221445744656 
n_req = 5862 
total_req = 6204 

Dual Bus Interface Util: 
issued_total_row = 612 
issued_total_col = 6204 
Row_Bus_Util =  0.001541 
CoL_Bus_Util = 0.015618 
Either_Row_CoL_Bus_Util = 0.017152 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000440 
queue_avg = 0.111260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.11126

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22592, Miss = 3348, Miss_rate = 0.148, Pending_hits = 1315, Reservation_fails = 556
L2_cache_bank[1]: Access = 12988, Miss = 2760, Miss_rate = 0.213, Pending_hits = 848, Reservation_fails = 338
L2_cache_bank[2]: Access = 12928, Miss = 2776, Miss_rate = 0.215, Pending_hits = 922, Reservation_fails = 342
L2_cache_bank[3]: Access = 13000, Miss = 2760, Miss_rate = 0.212, Pending_hits = 832, Reservation_fails = 488
L2_cache_bank[4]: Access = 12888, Miss = 2776, Miss_rate = 0.215, Pending_hits = 852, Reservation_fails = 344
L2_cache_bank[5]: Access = 22330, Miss = 3334, Miss_rate = 0.149, Pending_hits = 1323, Reservation_fails = 711
L2_cache_bank[6]: Access = 12888, Miss = 2776, Miss_rate = 0.215, Pending_hits = 730, Reservation_fails = 334
L2_cache_bank[7]: Access = 12620, Miss = 2760, Miss_rate = 0.219, Pending_hits = 909, Reservation_fails = 417
L2_cache_bank[8]: Access = 22466, Miss = 3328, Miss_rate = 0.148, Pending_hits = 1266, Reservation_fails = 503
L2_cache_bank[9]: Access = 12524, Miss = 2756, Miss_rate = 0.220, Pending_hits = 856, Reservation_fails = 425
L2_cache_bank[10]: Access = 12972, Miss = 2768, Miss_rate = 0.213, Pending_hits = 926, Reservation_fails = 335
L2_cache_bank[11]: Access = 12456, Miss = 2752, Miss_rate = 0.221, Pending_hits = 784, Reservation_fails = 335
L2_total_cache_accesses = 182652
L2_total_cache_misses = 34894
L2_total_cache_miss_rate = 0.1910
L2_total_cache_pending_hits = 11563
L2_total_cache_reservation_fails = 5128
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 100279
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10875
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8346
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 686
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 25316
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31924
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 405
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 405
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3964
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 688
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 105
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4442
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 315
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 144816
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32734
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5072
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 120
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 566
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 4442
L2_cache_data_port_util = 0.088
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=182652
icnt_total_pkts_simt_to_mem=70221
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 236457
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 252673
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000232566
	minimum = 0 (at node 0)
	maximum = 0.00145951 (at node 3)
Accepted packet rate average = 0.000232566
	minimum = 0 (at node 0)
	maximum = 0.00481977 (at node 3)
Injected flit rate average = 0.000251422
	minimum = 0 (at node 0)
	maximum = 0.00196864 (at node 3)
Accepted flit rate average= 0.000251422
	minimum = 0 (at node 0)
	maximum = 0.00481977 (at node 3)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.7069 (4 samples)
	minimum = 5 (4 samples)
	maximum = 244 (4 samples)
Network latency average = 15.8658 (4 samples)
	minimum = 5 (4 samples)
	maximum = 240.75 (4 samples)
Flit latency average = 15.2934 (4 samples)
	minimum = 5 (4 samples)
	maximum = 240 (4 samples)
Fragmentation average = 0.00030278 (4 samples)
	minimum = 0 (4 samples)
	maximum = 33.75 (4 samples)
Injected packet rate average = 0.059823 (4 samples)
	minimum = 0.0237918 (4 samples)
	maximum = 0.155015 (4 samples)
Accepted packet rate average = 0.059823 (4 samples)
	minimum = 0.0258596 (4 samples)
	maximum = 0.0901931 (4 samples)
Injected flit rate average = 0.0639613 (4 samples)
	minimum = 0.0309839 (4 samples)
	maximum = 0.155268 (4 samples)
Accepted flit rate average = 0.0639613 (4 samples)
	minimum = 0.0351346 (4 samples)
	maximum = 0.0901931 (4 samples)
Injected packet size average = 1.06917 (4 samples)
Accepted packet size average = 1.06917 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 46 sec (46 sec)
gpgpu_simulation_rate = 511507 (inst/sec)
gpgpu_simulation_rate = 2803 (cycle/sec)
gpgpu_silicon_slowdown = 107028x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (30,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13lud_perimeterPfii'
Destroy streams for kernel 5: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 5 
gpu_sim_cycle = 36226
gpu_sim_insn = 590400
gpu_ipc =      16.2977
gpu_tot_sim_cycle = 165198
gpu_tot_sim_insn = 24119728
gpu_tot_ipc =     146.0050
gpu_tot_issued_cta = 1024
gpu_occupancy = 4.1665% 
gpu_tot_occupancy = 28.8607% 
max_total_param_size = 0
gpu_stall_dramfull = 9479
gpu_stall_icnt2sh    = 27544
partiton_level_parallism =       0.0911
partiton_level_parallism_total  =       0.3460
partiton_level_parallism_util =       1.1736
partiton_level_parallism_util_total  =       1.7540
L2_BW  =       3.0041 GB/Sec
L2_BW_total  =      11.2730 GB/Sec
gpu_total_sim_rate=472935

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 401890
	L1I_total_cache_misses = 6435
	L1I_total_cache_miss_rate = 0.0160
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 3019
L1D_cache:
	L1D_cache_core[0]: Access = 4443, Miss = 2498, Miss_rate = 0.562, Pending_hits = 216, Reservation_fails = 836
	L1D_cache_core[1]: Access = 4427, Miss = 2513, Miss_rate = 0.568, Pending_hits = 246, Reservation_fails = 515
	L1D_cache_core[2]: Access = 4412, Miss = 2543, Miss_rate = 0.576, Pending_hits = 306, Reservation_fails = 1689
	L1D_cache_core[3]: Access = 4507, Miss = 2580, Miss_rate = 0.572, Pending_hits = 325, Reservation_fails = 1037
	L1D_cache_core[4]: Access = 4412, Miss = 2493, Miss_rate = 0.565, Pending_hits = 314, Reservation_fails = 1077
	L1D_cache_core[5]: Access = 4540, Miss = 2645, Miss_rate = 0.583, Pending_hits = 240, Reservation_fails = 733
	L1D_cache_core[6]: Access = 4412, Miss = 2488, Miss_rate = 0.564, Pending_hits = 287, Reservation_fails = 803
	L1D_cache_core[7]: Access = 4412, Miss = 2510, Miss_rate = 0.569, Pending_hits = 316, Reservation_fails = 912
	L1D_cache_core[8]: Access = 4284, Miss = 2602, Miss_rate = 0.607, Pending_hits = 252, Reservation_fails = 771
	L1D_cache_core[9]: Access = 4412, Miss = 2534, Miss_rate = 0.574, Pending_hits = 343, Reservation_fails = 1579
	L1D_cache_core[10]: Access = 4284, Miss = 2459, Miss_rate = 0.574, Pending_hits = 308, Reservation_fails = 1147
	L1D_cache_core[11]: Access = 4540, Miss = 2549, Miss_rate = 0.561, Pending_hits = 290, Reservation_fails = 490
	L1D_cache_core[12]: Access = 4476, Miss = 2588, Miss_rate = 0.578, Pending_hits = 260, Reservation_fails = 308
	L1D_cache_core[13]: Access = 4412, Miss = 2482, Miss_rate = 0.563, Pending_hits = 307, Reservation_fails = 597
	L1D_cache_core[14]: Access = 4412, Miss = 2684, Miss_rate = 0.608, Pending_hits = 284, Reservation_fails = 1217
	L1D_total_cache_accesses = 66385
	L1D_total_cache_misses = 38168
	L1D_total_cache_miss_rate = 0.5749
	L1D_total_cache_pending_hits = 4294
	L1D_total_cache_reservation_fails = 13711
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 23625
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0038
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7390
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 37404
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13703
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23535
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16533
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 764
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 395455
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6435
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3019
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 49088
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 23625
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17297
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 401890

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 13681
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 22
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 8
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3019
ctas_completed 1024, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
6570, 3621, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 25422336
gpgpu_n_tot_w_icount = 794448
gpgpu_n_stall_shd_mem = 46578
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 37404
gpgpu_n_mem_write_global = 17297
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 785408
gpgpu_n_store_insn = 276752
gpgpu_n_shmem_insn = 8762384
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 749952
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14672
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1154
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 30752
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:160014	W0_Idle:1132713	W0_Scoreboard:1192021	W1:632	W2:592	W3:552	W4:512	W5:472	W6:432	W7:392	W8:352	W9:312	W10:272	W11:232	W12:192	W13:152	W14:112	W15:68	W16:72541	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:716631
single_issue_nums: WS0:400776	WS1:393672	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 299232 {8:37404,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1245384 {72:17297,}
traffic_breakdown_coretomem[INST_ACC_R] = 19496 {8:2437,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5984640 {40:149616,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 276752 {8:34594,}
traffic_breakdown_memtocore[INST_ACC_R] = 389920 {40:9748,}
maxmflatency = 998 
max_icnt2mem_latency = 941 
maxmrqlatency = 55 
max_icnt2sh_latency = 266 
averagemflatency = 247 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 60 
mrq_lat_table:30582 	1087 	4096 	2072 	1921 	66 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	116253 	62811 	5176 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2289 	116 	46 	50447 	2230 	1772 	198 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	22696 	25089 	25708 	31549 	60155 	19039 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	151 	24 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       117       128       123       128       125       128       111       128       131       128       110       128       135       128       120       128 
dram[1]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[2]:       128       119       128       122       128       125       128       111       128       131       128       130       128       136       128       121 
dram[3]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[4]:       119       128       124       128       124       128       130       128       130       128       112       128       136       128       118       128 
dram[5]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
maximum service time to same row:
dram[0]:     18409     14413     18488     15481     21638     17819     32729     19021     21982     21096     32743     22344     19861     24475     10750     25499 
dram[1]:     13261     15088     15625     15611     17825     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     11057 
dram[3]:     13000     13256     15610     15611     17851     17824     19194     18930     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18456     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     10431     25531 
dram[5]:     29149     12995     15610     15617     17840     17850     18932     19196     21090     21289     21988     22360     24476     24577     25277     25438 
average row accesses per activate:
dram[0]:  8.325000 13.675675  6.780220 12.324325  8.938461 26.000000  5.612245 13.419354 10.744680 29.714285  8.931818 38.250000 12.147058 144.000000 14.160000 133.000000 
dram[1]: 16.322580 12.974359 12.540541 11.121951 23.111111 24.470589 11.243243  9.904762 21.894737 21.894737 19.750000 19.125000 144.000000 144.000000 134.000000 133.000000 
dram[2]: 13.315789  8.146341 10.790698  7.081395 27.733334  8.636364 14.857142  5.632653 29.714285 10.416667 39.500000 13.172414 144.000000 13.633333 134.000000 14.080000 
dram[3]: 15.333333 16.322580 11.897436 13.818182 24.470589 21.894737  8.666667 11.885715 20.799999 21.894737 16.631578 20.400000 144.000000 144.000000 134.000000 133.000000 
dram[4]:  8.312500 13.567568  7.301205 12.324325  8.921875 21.894737  5.847826 13.419354 10.702127 26.000000 10.378378 27.818182 12.781250 144.000000 13.960000 133.000000 
dram[5]: 15.333333 14.228572 13.028571 11.121951 24.470589 26.000000 11.885715 10.400000 24.470589 20.799999 21.857143 18.000000 144.000000 144.000000 133.000000 133.000000 
average row locality = 39824/2864 = 13.905028
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        80        36        99        64        99        64       102        64        94        64        62        20        85        64        52        20 
dram[1]:        36        36        64        64        64        64        64        64        64        64        24        20        64        64        24        20 
dram[2]:        36        80        64        99        64       100        64       101        64        96        24        55        64        85        24        48 
dram[3]:        36        36        64        64        64        64        64        64        64        64        24        20        64        64        24        20 
dram[4]:        80        36        98        64       101        64       100        64        97        64        56        20        85        64        48        20 
dram[5]:        36        36        64        64        64        64        64        64        64        64        20        20        64        64        20        20 
total dram writes = 5590
bank skew: 102/20 = 5.10
chip skew: 1069/792 = 1.35
average mf latency per bank:
dram[0]:      26065     29995     10732      4481      9439      3731      8110      3703      9396      3473     10716      9604      6966      2283     11763      8148
dram[1]:      30992     31370      4944      4574      3849      3696      3794      3935      3748      3619      7927      9746      2601      2970      6444      7691
dram[2]:      29923     20571      4489      9539      3821      8433      3755      7626      3335      7218      7687      9123      2336      5293      6633     10090
dram[3]:      31684     28173      4752      4849      3882      3829      3888      3867      3726      3762      8423      9348      2842      2431      6545      7619
dram[4]:      28300     27127     10855      4440      8943      3767      9154      3788      9428      3425     12288      9382      8069      2317     15106      7766
dram[5]:      30261     27641      4733      4661      3725      3704      3893      3701      3910      3462      9649      9063      2505      2866      7677      7719
maximum mf latency per bank:
dram[0]:        673       439       887       392       950       387       598       402       614       315       582       409       670       358       727       451
dram[1]:        451       460       439       432       408       422       365       452       385       372       409       378       391       448       414       386
dram[2]:        446       738       381       895       394       957       391       597       300       516       414       486       373       526       427       561
dram[3]:        442       408       421       423       425       405       458       416       379       373       399       449       401       425       433       431
dram[4]:        822       399       955       383       998       363       651       386       650       364       647       426       634       393       660       385
dram[5]:        444       387       416       412       407       421       399       435       421       385       461       367       411       450       428       404
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 165234 -   mf: uid=693258, sid4294967295:w4294967295, part=0, addr=0xc0097800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (165134), 
Ready @ 165282 -   mf: uid=693264, sid4294967295:w4294967295, part=0, addr=0xc007f800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (165182), 
Ready @ 165285 -   mf: uid=693265, sid4294967295:w4294967295, part=0, addr=0xc00f7800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (165185), 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=508797 n_nop=499989 n_act=642 n_pre=626 n_ref_event=94221443153488 n_req=7149 n_rd=6480 n_rd_L2_A=0 n_write=0 n_wr_bk=1069 bw_util=0.02967
n_activity=46890 dram_eff=0.322
bk0: 606a 505897i bk1: 488a 507316i bk2: 548a 505103i bk3: 424a 507147i bk4: 508a 505524i bk5: 384a 507474i bk6: 474a 505178i bk7: 384a 507212i bk8: 440a 506623i bk9: 384a 507449i bk10: 348a 506893i bk11: 296a 508246i bk12: 360a 506629i bk13: 256a 507876i bk14: 324a 507516i bk15: 256a 508582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911736
Row_Buffer_Locality_read = 0.953395
Row_Buffer_Locality_write = 0.508221
Bank_Level_Parallism = 1.330745
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.024828
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.029674 
total_CMD = 508797 
util_bw = 15098 
Wasted_Col = 10222 
Wasted_Row = 5930 
Idle = 477547 

BW Util Bottlenecks: 
RCDc_limit = 3396 
RCDWRc_limit = 1982 
WTRc_limit = 871 
RTWc_limit = 4300 
CCDLc_limit = 3000 
rwq = 0 
CCDLc_limit_alone = 2024 
WTRc_limit_alone = 772 
RTWc_limit_alone = 3423 

Commands details: 
total_CMD = 508797 
n_nop = 499989 
Read = 6480 
Write = 0 
L2_Alloc = 0 
L2_WB = 1069 
n_act = 642 
n_pre = 626 
n_ref = 94221443153488 
n_req = 7149 
total_req = 7549 

Dual Bus Interface Util: 
issued_total_row = 1268 
issued_total_col = 7549 
Row_Bus_Util =  0.002492 
CoL_Bus_Util = 0.014837 
Either_Row_CoL_Bus_Util = 0.017311 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001022 
queue_avg = 0.103255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.103255
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=508797 n_nop=501548 n_act=354 n_pre=338 n_ref_event=4560869750798743682 n_req=6160 n_rd=5760 n_rd_L2_A=0 n_write=0 n_wr_bk=800 bw_util=0.02579
n_activity=36625 dram_eff=0.3582
bk0: 488a 507562i bk1: 488a 507255i bk2: 432a 507073i bk3: 424a 506886i bk4: 384a 507539i bk5: 384a 507468i bk6: 384a 507313i bk7: 384a 507047i bk8: 384a 507367i bk9: 384a 507275i bk10: 304a 508041i bk11: 296a 508109i bk12: 256a 507908i bk13: 256a 508001i bk14: 256a 508466i bk15: 256a 508559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944805
Row_Buffer_Locality_read = 0.968229
Row_Buffer_Locality_write = 0.607500
Bank_Level_Parallism = 1.251851
Bank_Level_Parallism_Col = 1.214758
Bank_Level_Parallism_Ready = 1.026937
write_to_read_ratio_blp_rw_average = 0.349113
GrpLevelPara = 1.157533 

BW Util details:
bwutil = 0.025786 
total_CMD = 508797 
util_bw = 13120 
Wasted_Col = 6433 
Wasted_Row = 3989 
Idle = 485255 

BW Util Bottlenecks: 
RCDc_limit = 2173 
RCDWRc_limit = 953 
WTRc_limit = 336 
RTWc_limit = 2438 
CCDLc_limit = 1936 
rwq = 0 
CCDLc_limit_alone = 1423 
WTRc_limit_alone = 284 
RTWc_limit_alone = 1977 

Commands details: 
total_CMD = 508797 
n_nop = 501548 
Read = 5760 
Write = 0 
L2_Alloc = 0 
L2_WB = 800 
n_act = 354 
n_pre = 338 
n_ref = 4560869750798743682 
n_req = 6160 
total_req = 6560 

Dual Bus Interface Util: 
issued_total_row = 692 
issued_total_col = 6560 
Row_Bus_Util =  0.001360 
CoL_Bus_Util = 0.012893 
Either_Row_CoL_Bus_Util = 0.014247 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000414 
queue_avg = 0.082723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0827226
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 165240 -   mf: uid=693259, sid4294967295:w4294967295, part=2, addr=0xc00ff800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (165140), 
Ready @ 165243 -   mf: uid=693260, sid4294967295:w4294967295, part=2, addr=0xc009f800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (165143), 
Ready @ 165278 -   mf: uid=693262, sid4294967295:w4294967295, part=2, addr=0xc0087800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (165178), 
Ready @ 165281 -   mf: uid=693263, sid4294967295:w4294967295, part=2, addr=0xc00ff800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (165181), 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=508797 n_nop=500041 n_act=628 n_pre=612 n_ref_event=0 n_req=7132 n_rd=6462 n_rd_L2_A=0 n_write=0 n_wr_bk=1068 bw_util=0.0296
n_activity=46573 dram_eff=0.3234
bk0: 488a 507392i bk1: 606a 505766i bk2: 432a 507079i bk3: 540a 505243i bk4: 384a 507396i bk5: 496a 505554i bk6: 384a 507397i bk7: 476a 505234i bk8: 384a 507344i bk9: 434a 506285i bk10: 304a 508102i bk11: 342a 507505i bk12: 256a 507866i bk13: 356a 506829i bk14: 256a 508453i bk15: 324a 507587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913909
Row_Buffer_Locality_read = 0.955122
Row_Buffer_Locality_write = 0.516418
Bank_Level_Parallism = 1.347392
Bank_Level_Parallism_Col = 1.251433
Bank_Level_Parallism_Ready = 1.027027
write_to_read_ratio_blp_rw_average = 0.408328
GrpLevelPara = 1.128534 

BW Util details:
bwutil = 0.029599 
total_CMD = 508797 
util_bw = 15060 
Wasted_Col = 10210 
Wasted_Row = 5457 
Idle = 478070 

BW Util Bottlenecks: 
RCDc_limit = 3324 
RCDWRc_limit = 1903 
WTRc_limit = 831 
RTWc_limit = 4628 
CCDLc_limit = 2976 
rwq = 0 
CCDLc_limit_alone = 1980 
WTRc_limit_alone = 747 
RTWc_limit_alone = 3716 

Commands details: 
total_CMD = 508797 
n_nop = 500041 
Read = 6462 
Write = 0 
L2_Alloc = 0 
L2_WB = 1068 
n_act = 628 
n_pre = 612 
n_ref = 0 
n_req = 7132 
total_req = 7530 

Dual Bus Interface Util: 
issued_total_row = 1240 
issued_total_col = 7530 
Row_Bus_Util =  0.002437 
CoL_Bus_Util = 0.014800 
Either_Row_CoL_Bus_Util = 0.017209 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.001599 
queue_avg = 0.103067 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.103067
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=508797 n_nop=501552 n_act=351 n_pre=335 n_ref_event=13984 n_req=6160 n_rd=5760 n_rd_L2_A=0 n_write=0 n_wr_bk=800 bw_util=0.02579
n_activity=36922 dram_eff=0.3553
bk0: 488a 507556i bk1: 488a 507413i bk2: 432a 507062i bk3: 424a 506984i bk4: 384a 507441i bk5: 384a 507526i bk6: 384a 506994i bk7: 384a 507275i bk8: 384a 507340i bk9: 384a 507305i bk10: 304a 508010i bk11: 296a 508125i bk12: 256a 507918i bk13: 256a 507874i bk14: 256a 508488i bk15: 256a 508626i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945455
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.610000
Bank_Level_Parallism = 1.238563
Bank_Level_Parallism_Col = 1.197135
Bank_Level_Parallism_Ready = 1.022838
write_to_read_ratio_blp_rw_average = 0.350239
GrpLevelPara = 1.138672 

BW Util details:
bwutil = 0.025786 
total_CMD = 508797 
util_bw = 13120 
Wasted_Col = 6528 
Wasted_Row = 4070 
Idle = 485079 

BW Util Bottlenecks: 
RCDc_limit = 2134 
RCDWRc_limit = 949 
WTRc_limit = 332 
RTWc_limit = 2537 
CCDLc_limit = 1970 
rwq = 0 
CCDLc_limit_alone = 1446 
WTRc_limit_alone = 274 
RTWc_limit_alone = 2071 

Commands details: 
total_CMD = 508797 
n_nop = 501552 
Read = 5760 
Write = 0 
L2_Alloc = 0 
L2_WB = 800 
n_act = 351 
n_pre = 335 
n_ref = 13984 
n_req = 6160 
total_req = 6560 

Dual Bus Interface Util: 
issued_total_row = 686 
issued_total_col = 6560 
Row_Bus_Util =  0.001348 
CoL_Bus_Util = 0.012893 
Either_Row_CoL_Bus_Util = 0.014239 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.000138 
queue_avg = 0.086203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0862033
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 165259 -   mf: uid=693261, sid4294967295:w4294967295, part=4, addr=0xc008f800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (165159), 
Ready @ 165286 -   mf: uid=693266, sid4294967295:w4294967295, part=4, addr=0xc002f800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (165186), 
Ready @ 165289 -   mf: uid=693267, sid4294967295:w4294967295, part=4, addr=0xc0047800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (165189), 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=508797 n_nop=500070 n_act=630 n_pre=614 n_ref_event=0 n_req=7091 n_rd=6430 n_rd_L2_A=0 n_write=0 n_wr_bk=1061 bw_util=0.02945
n_activity=46215 dram_eff=0.3242
bk0: 604a 505914i bk1: 484a 507212i bk2: 538a 505289i bk3: 424a 507057i bk4: 496a 505818i bk5: 384a 507355i bk6: 466a 505348i bk7: 384a 507333i bk8: 436a 506325i bk9: 384a 507369i bk10: 344a 507297i bk11: 296a 508228i bk12: 356a 506839i bk13: 256a 507983i bk14: 322a 507512i bk15: 256a 508606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913270
Row_Buffer_Locality_read = 0.954899
Row_Buffer_Locality_write = 0.508321
Bank_Level_Parallism = 1.343273
Bank_Level_Parallism_Col = 1.233716
Bank_Level_Parallism_Ready = 1.017448
write_to_read_ratio_blp_rw_average = 0.390201
GrpLevelPara = 1.121984 

BW Util details:
bwutil = 0.029446 
total_CMD = 508797 
util_bw = 14982 
Wasted_Col = 10079 
Wasted_Row = 5340 
Idle = 478396 

BW Util Bottlenecks: 
RCDc_limit = 3290 
RCDWRc_limit = 1917 
WTRc_limit = 941 
RTWc_limit = 4325 
CCDLc_limit = 2902 
rwq = 0 
CCDLc_limit_alone = 1995 
WTRc_limit_alone = 850 
RTWc_limit_alone = 3509 

Commands details: 
total_CMD = 508797 
n_nop = 500070 
Read = 6430 
Write = 0 
L2_Alloc = 0 
L2_WB = 1061 
n_act = 630 
n_pre = 614 
n_ref = 0 
n_req = 7091 
total_req = 7491 

Dual Bus Interface Util: 
issued_total_row = 1244 
issued_total_col = 7491 
Row_Bus_Util =  0.002445 
CoL_Bus_Util = 0.014723 
Either_Row_CoL_Bus_Util = 0.017152 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.000917 
queue_avg = 0.099391 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0993913
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=508797 n_nop=501602 n_act=343 n_pre=327 n_ref_event=94221445744656 n_req=6132 n_rd=5736 n_rd_L2_A=0 n_write=0 n_wr_bk=792 bw_util=0.02566
n_activity=36467 dram_eff=0.358
bk0: 488a 507415i bk1: 480a 507406i bk2: 424a 507142i bk3: 424a 506837i bk4: 384a 507461i bk5: 384a 507527i bk6: 384a 507314i bk7: 384a 507107i bk8: 384a 507465i bk9: 384a 507439i bk10: 296a 508137i bk11: 296a 508083i bk12: 256a 507927i bk13: 256a 507916i bk14: 256a 508484i bk15: 256a 508593i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946510
Row_Buffer_Locality_read = 0.969142
Row_Buffer_Locality_write = 0.618687
Bank_Level_Parallism = 1.243949
Bank_Level_Parallism_Col = 1.198767
Bank_Level_Parallism_Ready = 1.019125
write_to_read_ratio_blp_rw_average = 0.344387
GrpLevelPara = 1.137628 

BW Util details:
bwutil = 0.025661 
total_CMD = 508797 
util_bw = 13056 
Wasted_Col = 6439 
Wasted_Row = 3832 
Idle = 485470 

BW Util Bottlenecks: 
RCDc_limit = 2135 
RCDWRc_limit = 880 
WTRc_limit = 385 
RTWc_limit = 2391 
CCDLc_limit = 1997 
rwq = 0 
CCDLc_limit_alone = 1478 
WTRc_limit_alone = 332 
RTWc_limit_alone = 1925 

Commands details: 
total_CMD = 508797 
n_nop = 501602 
Read = 5736 
Write = 0 
L2_Alloc = 0 
L2_WB = 792 
n_act = 343 
n_pre = 327 
n_ref = 94221445744656 
n_req = 6132 
total_req = 6528 

Dual Bus Interface Util: 
issued_total_row = 670 
issued_total_col = 6528 
Row_Bus_Util =  0.001317 
CoL_Bus_Util = 0.012830 
Either_Row_CoL_Bus_Util = 0.014141 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000417 
queue_avg = 0.089649 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0896487

========= L2 cache stats =========
L2_cache_bank[0]: Access = 24468, Miss = 4100, Miss_rate = 0.168, Pending_hits = 1455, Reservation_fails = 1131
L2_cache_bank[1]: Access = 13708, Miss = 2872, Miss_rate = 0.210, Pending_hits = 1012, Reservation_fails = 950
L2_cache_bank[2]: Access = 13544, Miss = 2888, Miss_rate = 0.213, Pending_hits = 1082, Reservation_fails = 889
L2_cache_bank[3]: Access = 13720, Miss = 2872, Miss_rate = 0.209, Pending_hits = 1008, Reservation_fails = 1194
L2_cache_bank[4]: Access = 13504, Miss = 2888, Miss_rate = 0.214, Pending_hits = 1012, Reservation_fails = 883
L2_cache_bank[5]: Access = 24198, Miss = 4082, Miss_rate = 0.169, Pending_hits = 1459, Reservation_fails = 1280
L2_cache_bank[6]: Access = 13504, Miss = 2888, Miss_rate = 0.214, Pending_hits = 890, Reservation_fails = 874
L2_cache_bank[7]: Access = 13236, Miss = 2872, Miss_rate = 0.217, Pending_hits = 1069, Reservation_fails = 976
L2_cache_bank[8]: Access = 24266, Miss = 4062, Miss_rate = 0.167, Pending_hits = 1398, Reservation_fails = 1095
L2_cache_bank[9]: Access = 13140, Miss = 2868, Miss_rate = 0.218, Pending_hits = 1016, Reservation_fails = 976
L2_cache_bank[10]: Access = 13628, Miss = 2872, Miss_rate = 0.211, Pending_hits = 1078, Reservation_fails = 886
L2_cache_bank[11]: Access = 13072, Miss = 2864, Miss_rate = 0.219, Pending_hits = 944, Reservation_fails = 873
L2_total_cache_accesses = 193988
L2_total_cache_misses = 38128
L2_total_cache_miss_rate = 0.1965
L2_total_cache_pending_hits = 13423
L2_total_cache_reservation_fails = 12007
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 101879
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11835
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8906
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 694
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 26996
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 33094
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 750
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 750
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 7436
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1588
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 181
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11313
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 543
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 149616
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 34594
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9748
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 128
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 566
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11313
L2_cache_data_port_util = 0.072
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=193988
icnt_total_pkts_simt_to_mem=74450
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.8632
	minimum = 5
	maximum = 74
Network latency average = 5.84072
	minimum = 5
	maximum = 73
Slowest packet = 250450
Flit latency average = 6.38689
	minimum = 5
	maximum = 72
Slowest flit = 267657
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0149627
	minimum = 0.00604538 (at node 3)
	maximum = 0.051786 (at node 15)
Accepted packet rate average = 0.0149627
	minimum = 0.00480318 (at node 17)
	maximum = 0.020869 (at node 0)
Injected flit rate average = 0.0159135
	minimum = 0.00775686 (at node 3)
	maximum = 0.051786 (at node 15)
Accepted flit rate average= 0.0159135
	minimum = 0.00590736 (at node 17)
	maximum = 0.020869 (at node 0)
Injected packet length average = 1.06355
Accepted packet length average = 1.06355
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.5382 (5 samples)
	minimum = 5 (5 samples)
	maximum = 210 (5 samples)
Network latency average = 13.8608 (5 samples)
	minimum = 5 (5 samples)
	maximum = 207.2 (5 samples)
Flit latency average = 13.5121 (5 samples)
	minimum = 5 (5 samples)
	maximum = 206.4 (5 samples)
Fragmentation average = 0.000242224 (5 samples)
	minimum = 0 (5 samples)
	maximum = 27 (5 samples)
Injected packet rate average = 0.050851 (5 samples)
	minimum = 0.0202425 (5 samples)
	maximum = 0.134369 (5 samples)
Accepted packet rate average = 0.050851 (5 samples)
	minimum = 0.0216483 (5 samples)
	maximum = 0.0763283 (5 samples)
Injected flit rate average = 0.0543517 (5 samples)
	minimum = 0.0263385 (5 samples)
	maximum = 0.134572 (5 samples)
Accepted flit rate average = 0.0543517 (5 samples)
	minimum = 0.0292891 (5 samples)
	maximum = 0.0763283 (5 samples)
Injected packet size average = 1.06884 (5 samples)
Accepted packet size average = 1.06884 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 52 sec (52 sec)
gpgpu_simulation_rate = 463840 (inst/sec)
gpgpu_simulation_rate = 3176 (cycle/sec)
gpgpu_silicon_slowdown = 94458x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (30,30,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z12lud_internalPfii'
Destroy streams for kernel 6: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 6 
gpu_sim_cycle = 34023
gpu_sim_insn = 21427200
gpu_ipc =     629.7857
gpu_tot_sim_cycle = 199221
gpu_tot_sim_insn = 45546928
gpu_tot_ipc =     228.6251
gpu_tot_issued_cta = 1924
gpu_occupancy = 78.7234% 
gpu_tot_occupancy = 40.6340% 
max_total_param_size = 0
gpu_stall_dramfull = 13495
gpu_stall_icnt2sh    = 53448
partiton_level_parallism =       1.4018
partiton_level_parallism_total  =       0.5263
partiton_level_parallism_util =       1.9110
partiton_level_parallism_util_total  =       1.8221
L2_BW  =      45.7012 GB/Sec
L2_BW_total  =      17.1527 GB/Sec
gpu_total_sim_rate=535846

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 740290
	L1I_total_cache_misses = 8328
	L1I_total_cache_miss_rate = 0.0112
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5785
L1D_cache:
	L1D_cache_core[0]: Access = 8219, Miss = 4786, Miss_rate = 0.582, Pending_hits = 448, Reservation_fails = 1908
	L1D_cache_core[1]: Access = 8331, Miss = 4819, Miss_rate = 0.578, Pending_hits = 503, Reservation_fails = 1720
	L1D_cache_core[2]: Access = 8252, Miss = 4841, Miss_rate = 0.587, Pending_hits = 631, Reservation_fails = 3198
	L1D_cache_core[3]: Access = 8347, Miss = 4773, Miss_rate = 0.572, Pending_hits = 549, Reservation_fails = 1415
	L1D_cache_core[4]: Access = 8252, Miss = 4884, Miss_rate = 0.592, Pending_hits = 590, Reservation_fails = 3479
	L1D_cache_core[5]: Access = 8444, Miss = 4980, Miss_rate = 0.590, Pending_hits = 497, Reservation_fails = 1270
	L1D_cache_core[6]: Access = 8316, Miss = 4785, Miss_rate = 0.575, Pending_hits = 457, Reservation_fails = 1653
	L1D_cache_core[7]: Access = 8316, Miss = 4783, Miss_rate = 0.575, Pending_hits = 604, Reservation_fails = 2097
	L1D_cache_core[8]: Access = 8124, Miss = 4985, Miss_rate = 0.614, Pending_hits = 464, Reservation_fails = 2410
	L1D_cache_core[9]: Access = 8188, Miss = 4789, Miss_rate = 0.585, Pending_hits = 685, Reservation_fails = 2474
	L1D_cache_core[10]: Access = 8060, Miss = 4750, Miss_rate = 0.589, Pending_hits = 588, Reservation_fails = 2862
	L1D_cache_core[11]: Access = 8444, Miss = 4853, Miss_rate = 0.575, Pending_hits = 607, Reservation_fails = 1621
	L1D_cache_core[12]: Access = 8316, Miss = 4765, Miss_rate = 0.573, Pending_hits = 639, Reservation_fails = 864
	L1D_cache_core[13]: Access = 8188, Miss = 4704, Miss_rate = 0.574, Pending_hits = 571, Reservation_fails = 1894
	L1D_cache_core[14]: Access = 8188, Miss = 4965, Miss_rate = 0.606, Pending_hits = 518, Reservation_fails = 2910
	L1D_total_cache_accesses = 123985
	L1D_total_cache_misses = 72462
	L1D_total_cache_miss_rate = 0.5844
	L1D_total_cache_pending_hits = 8351
	L1D_total_cache_reservation_fails = 31775
	L1D_cache_data_port_util = 0.020
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 45225
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13318
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 70621
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 31762
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 45135
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29854
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1841
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 731962
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8328
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5785
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 92288
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 45225
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 31697
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 740290

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 31729
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 31
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 13
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5785
ctas_completed 1924, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
7686, 4737, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 
gpgpu_n_tot_thrd_icount = 46849536
gpgpu_n_tot_w_icount = 1464048
gpgpu_n_stall_shd_mem = 77081
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 70621
gpgpu_n_mem_write_global = 31697
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1476608
gpgpu_n_store_insn = 507152
gpgpu_n_shmem_insn = 16595984
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1441152
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14672
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2857
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 59552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:291604	W0_Idle:1143328	W0_Scoreboard:1393808	W1:632	W2:592	W3:552	W4:512	W5:472	W6:432	W7:392	W8:352	W9:312	W10:272	W11:232	W12:192	W13:152	W14:112	W15:68	W16:72541	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1386231
single_issue_nums: WS0:735576	WS1:728472	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 564968 {8:70621,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2282184 {72:31697,}
traffic_breakdown_coretomem[INST_ACC_R] = 20096 {8:2512,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11299360 {40:282484,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 507152 {8:63394,}
traffic_breakdown_memtocore[INST_ACC_R] = 401920 {40:10048,}
maxmflatency = 1093 
max_icnt2mem_latency = 958 
maxmrqlatency = 156 
max_icnt2sh_latency = 281 
averagemflatency = 248 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 62 
mrq_lat_table:55245 	2168 	8431 	5672 	5165 	864 	263 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	212813 	124655 	8387 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2347 	129 	50 	94411 	4008 	3398 	429 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	31263 	46260 	49250 	62727 	120059 	36310 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	200 	40 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       117       128       152       160       125       128       152       160       131       152       119       160       148       152       155       160 
dram[1]:       128       128       160       160       128       128       160       160       152       152       160       160       152       152       160       160 
dram[2]:       128       119       160       152       128       125       160       152       128       131       160       130       152       149       160       155 
dram[3]:       128       128       160       160       128       128       160       160       152       152       160       160       152       152       160       160 
dram[4]:       119       128       152       160       124       128       152       160       130       153       127       160       149       153       154       160 
dram[5]:       128       128       160       160       128       128       160       160       152       154       160       160       152       154       160       160 
maximum service time to same row:
dram[0]:     18409     14413     18488     15481     21638     17819     32729     19021     21982     21096     32743     22344     19956     24475     18518     25499 
dram[1]:     13261     15088     15625     15611     17825     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     18538 
dram[3]:     13000     13256     15610     15611     17851     17824     19194     18930     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18456     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     18542     25531 
dram[5]:     29149     12995     15610     15617     17840     17850     18932     19196     21090     21289     21988     22360     24476     24577     25277     25438 
average row accesses per activate:
dram[0]: 10.030612 13.966666  8.947826 13.843750  9.176991 13.575758  7.898438 16.592592 10.000000 16.592592 11.590909 52.000000 14.645833 32.555557 20.437500 146.500000 
dram[1]: 19.045454 14.448276 14.491803 14.063492 14.000000 12.800000 14.933333 11.789474 13.575758 13.575758 33.142857 32.190475 29.299999 29.299999 147.000000 146.500000 
dram[2]: 13.737705  9.851485 13.393939  9.043859 13.176471  9.187500 17.568628  7.593985 14.451612 10.030928 53.538460 14.094339 29.299999 15.931818 147.000000 20.375000 
dram[3]: 17.458334 17.666666 14.733334 15.821428 14.000000 14.451612 11.636364 15.448276 13.575758 14.451612 30.260870 35.578949 36.625000 32.666668 147.000000 146.500000 
dram[4]:  9.790000 15.000000  9.097345 14.290322  8.991228 14.933333  7.936508 16.905661  9.858586 16.592592 13.581819 45.066666 15.195652 36.750000 20.156250 146.500000 
dram[5]: 18.217392 16.639999 15.275862 13.424242 14.000000 16.000000 15.448276 12.800000 15.448276 14.933333 35.578949 32.190475 29.299999 36.750000 146.500000 146.500000 
average row locality = 77811/5140 = 15.138327
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       198       188       238       236       263       256       259       256       257       256       187       168       151       148       156       148 
dram[1]:       188       188       232       236       256       256       256       256       256       256       176       168       148       148       152       148 
dram[2]:       188       202       232       242       256       263       256       259       256       257       176       179       148       154       152       152 
dram[3]:       188       192       232       236       256       256       256       256       256       256       176       168       148       152       152       148 
dram[4]:       199       192       240       236       263       256       258       256       258       256       179       168       150       152       153       148 
dram[5]:       188       192       236       236       256       256       256       256       256       256       168       168       148       152       148       148 
total dram writes = 20069
bank skew: 263/148 = 1.78
chip skew: 3372/3320 = 1.02
average mf latency per bank:
dram[0]:      15509      8398      9895      3810      7226      2088      6480      1904      6212      1808      6667      2175      7102      2030      7072      2219
dram[1]:       8882      8615      4430      3798      2083      1979      1925      1925      1910      1808      2194      2186      2186      2379      2180      2118
dram[2]:       8393     13845      4176      9236      2074      6946      1912      6524      1787      5709      2077      6272      2166      6330      2078      6828
dram[3]:       8767      8602      4241      4048      2021      2068      1915      1958      1839      1889      2195      2269      2325      2055      2054      2283
dram[4]:      15419      8159      8979      3872      6451      2061      6068      1969      5677      1826      6129      2190      6934      2049      7676      2140
dram[5]:       8505      8179      3796      3928      2019      2009      1905      1879      1889      1779      2263      2107      2096      2338      2149      2181
maximum mf latency per bank:
dram[0]:        673       439      1046       427      1088       529      1093       441       614       398       582       409       670       359       727       451
dram[1]:        451       460       446       432       436       472       459       452       385       373       409       380       391       448       433       405
dram[2]:        446       738       399      1010       534       996       407      1013       401       622       414       586       508       612       427       587
dram[3]:        444       460       435       456       480       453       458       466       415       386       423       449       411       425       433       440
dram[4]:        822       399      1013       443      1044       493      1053       437       650       399       647       426       634       398       660       385
dram[5]:        444       419       451       459       431       505       407       435       421       397       461       394       411       450       428       442
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=613585 n_nop=596603 n_act=1042 n_pre=1026 n_ref_event=94221443153488 n_req=13422 n_rd=11560 n_rd_L2_A=0 n_write=0 n_wr_bk=3365 bw_util=0.04865
n_activity=87430 dram_eff=0.3414
bk0: 862a 608610i bk1: 744a 609396i bk2: 884a 607111i bk3: 768a 608817i bk4: 872a 606622i bk5: 768a 608402i bk6: 850a 606858i bk7: 768a 608872i bk8: 824a 607777i bk9: 768a 608577i bk10: 652a 609011i bk11: 592a 610663i bk12: 616a 609917i bk13: 512a 611053i bk14: 568a 610563i bk15: 512a 611531i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923186
Row_Buffer_Locality_read = 0.958305
Row_Buffer_Locality_write = 0.705156
Bank_Level_Parallism = 1.419796
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.044519
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.048649 
total_CMD = 613585 
util_bw = 29850 
Wasted_Col = 25228 
Wasted_Row = 10292 
Idle = 548215 

BW Util Bottlenecks: 
RCDc_limit = 5346 
RCDWRc_limit = 3258 
WTRc_limit = 2742 
RTWc_limit = 15893 
CCDLc_limit = 8149 
rwq = 0 
CCDLc_limit_alone = 4536 
WTRc_limit_alone = 2347 
RTWc_limit_alone = 12675 

Commands details: 
total_CMD = 613585 
n_nop = 596603 
Read = 11560 
Write = 0 
L2_Alloc = 0 
L2_WB = 3365 
n_act = 1042 
n_pre = 1026 
n_ref = 94221443153488 
n_req = 13422 
total_req = 14925 

Dual Bus Interface Util: 
issued_total_row = 2068 
issued_total_col = 14925 
Row_Bus_Util =  0.003370 
CoL_Bus_Util = 0.024324 
Either_Row_CoL_Bus_Util = 0.027677 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.000648 
queue_avg = 0.229106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.229106
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=613585 n_nop=597942 n_act=732 n_pre=716 n_ref_event=4560869750798743682 n_req=12540 n_rd=10880 n_rd_L2_A=0 n_write=0 n_wr_bk=3320 bw_util=0.04629
n_activity=77439 dram_eff=0.3667
bk0: 744a 609713i bk1: 744a 609484i bk2: 768a 608930i bk3: 768a 608648i bk4: 768a 608568i bk5: 768a 608557i bk6: 768a 609050i bk7: 768a 608181i bk8: 768a 608436i bk9: 768a 608494i bk10: 608a 610313i bk11: 592a 610535i bk12: 512a 610968i bk13: 512a 610722i bk14: 512a 611270i bk15: 512a 611418i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942743
Row_Buffer_Locality_read = 0.967188
Row_Buffer_Locality_write = 0.782530
Bank_Level_Parallism = 1.418309
Bank_Level_Parallism_Col = 1.415641
Bank_Level_Parallism_Ready = 1.044860
write_to_read_ratio_blp_rw_average = 0.546523
GrpLevelPara = 1.236430 

BW Util details:
bwutil = 0.046285 
total_CMD = 613585 
util_bw = 28400 
Wasted_Col = 21617 
Wasted_Row = 8235 
Idle = 555333 

BW Util Bottlenecks: 
RCDc_limit = 4055 
RCDWRc_limit = 2134 
WTRc_limit = 2443 
RTWc_limit = 13878 
CCDLc_limit = 7554 
rwq = 0 
CCDLc_limit_alone = 4205 
WTRc_limit_alone = 2026 
RTWc_limit_alone = 10946 

Commands details: 
total_CMD = 613585 
n_nop = 597942 
Read = 10880 
Write = 0 
L2_Alloc = 0 
L2_WB = 3320 
n_act = 732 
n_pre = 716 
n_ref = 4560869750798743682 
n_req = 12540 
total_req = 14200 

Dual Bus Interface Util: 
issued_total_row = 1448 
issued_total_col = 14200 
Row_Bus_Util =  0.002360 
CoL_Bus_Util = 0.023143 
Either_Row_CoL_Bus_Util = 0.025494 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000320 
queue_avg = 0.235581 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.235581
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=613585 n_nop=596607 n_act=1045 n_pre=1029 n_ref_event=0 n_req=13418 n_rd=11550 n_rd_L2_A=0 n_write=0 n_wr_bk=3372 bw_util=0.04864
n_activity=87189 dram_eff=0.3423
bk0: 744a 609205i bk1: 870a 608196i bk2: 768a 608852i bk3: 884a 607095i bk4: 768a 608167i bk5: 864a 606772i bk6: 768a 609241i bk7: 848a 606914i bk8: 768a 608551i bk9: 818a 607655i bk10: 608a 610315i bk11: 638a 609523i bk12: 512a 610862i bk13: 612a 610091i bk14: 512a 611150i bk15: 568a 610520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923163
Row_Buffer_Locality_read = 0.958528
Row_Buffer_Locality_write = 0.704497
Bank_Level_Parallism = 1.442681
Bank_Level_Parallism_Col = 1.411178
Bank_Level_Parallism_Ready = 1.046941
write_to_read_ratio_blp_rw_average = 0.536122
GrpLevelPara = 1.219990 

BW Util details:
bwutil = 0.048639 
total_CMD = 613585 
util_bw = 29844 
Wasted_Col = 24937 
Wasted_Row = 10154 
Idle = 548650 

BW Util Bottlenecks: 
RCDc_limit = 5298 
RCDWRc_limit = 3196 
WTRc_limit = 2973 
RTWc_limit = 15627 
CCDLc_limit = 8174 
rwq = 0 
CCDLc_limit_alone = 4608 
WTRc_limit_alone = 2561 
RTWc_limit_alone = 12473 

Commands details: 
total_CMD = 613585 
n_nop = 596607 
Read = 11550 
Write = 0 
L2_Alloc = 0 
L2_WB = 3372 
n_act = 1045 
n_pre = 1029 
n_ref = 0 
n_req = 13418 
total_req = 14922 

Dual Bus Interface Util: 
issued_total_row = 2074 
issued_total_col = 14922 
Row_Bus_Util =  0.003380 
CoL_Bus_Util = 0.024319 
Either_Row_CoL_Bus_Util = 0.027670 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.001060 
queue_avg = 0.237838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.237838
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=613585 n_nop=597988 n_act=700 n_pre=684 n_ref_event=13984 n_req=12552 n_rd=10888 n_rd_L2_A=0 n_write=0 n_wr_bk=3328 bw_util=0.04634
n_activity=77738 dram_eff=0.3657
bk0: 744a 609547i bk1: 752a 609688i bk2: 768a 608780i bk3: 768a 608742i bk4: 768a 608328i bk5: 768a 608639i bk6: 768a 608200i bk7: 768a 608850i bk8: 768a 608514i bk9: 768a 608400i bk10: 608a 610255i bk11: 592a 610560i bk12: 512a 611080i bk13: 512a 610990i bk14: 512a 611229i bk15: 512a 611225i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945427
Row_Buffer_Locality_read = 0.968773
Row_Buffer_Locality_write = 0.792668
Bank_Level_Parallism = 1.414792
Bank_Level_Parallism_Col = 1.422451
Bank_Level_Parallism_Ready = 1.052968
write_to_read_ratio_blp_rw_average = 0.548977
GrpLevelPara = 1.239660 

BW Util details:
bwutil = 0.046338 
total_CMD = 613585 
util_bw = 28432 
Wasted_Col = 21838 
Wasted_Row = 8362 
Idle = 554953 

BW Util Bottlenecks: 
RCDc_limit = 3887 
RCDWRc_limit = 2100 
WTRc_limit = 2489 
RTWc_limit = 14308 
CCDLc_limit = 7607 
rwq = 0 
CCDLc_limit_alone = 4219 
WTRc_limit_alone = 2064 
RTWc_limit_alone = 11345 

Commands details: 
total_CMD = 613585 
n_nop = 597988 
Read = 10888 
Write = 0 
L2_Alloc = 0 
L2_WB = 3328 
n_act = 700 
n_pre = 684 
n_ref = 13984 
n_req = 12552 
total_req = 14216 

Dual Bus Interface Util: 
issued_total_row = 1384 
issued_total_col = 14216 
Row_Bus_Util =  0.002256 
CoL_Bus_Util = 0.023169 
Either_Row_CoL_Bus_Util = 0.025419 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000192 
queue_avg = 0.249656 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.249656
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=613585 n_nop=596704 n_act=1020 n_pre=1004 n_ref_event=0 n_req=13363 n_rd=11506 n_rd_L2_A=0 n_write=0 n_wr_bk=3364 bw_util=0.04847
n_activity=86259 dram_eff=0.3448
bk0: 856a 608210i bk1: 744a 609171i bk2: 882a 607040i bk3: 768a 608762i bk4: 860a 606789i bk5: 768a 608766i bk6: 842a 606915i bk7: 768a 609217i bk8: 820a 607662i bk9: 768a 608558i bk10: 640a 609674i bk11: 592a 610374i bk12: 612a 610238i bk13: 512a 611110i bk14: 562a 610568i bk15: 512a 611250i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924792
Row_Buffer_Locality_read = 0.959586
Row_Buffer_Locality_write = 0.709208
Bank_Level_Parallism = 1.442359
Bank_Level_Parallism_Col = 1.397695
Bank_Level_Parallism_Ready = 1.039251
write_to_read_ratio_blp_rw_average = 0.536858
GrpLevelPara = 1.218227 

BW Util details:
bwutil = 0.048469 
total_CMD = 613585 
util_bw = 29740 
Wasted_Col = 24810 
Wasted_Row = 9533 
Idle = 549502 

BW Util Bottlenecks: 
RCDc_limit = 5191 
RCDWRc_limit = 3140 
WTRc_limit = 2881 
RTWc_limit = 15825 
CCDLc_limit = 8029 
rwq = 0 
CCDLc_limit_alone = 4486 
WTRc_limit_alone = 2460 
RTWc_limit_alone = 12703 

Commands details: 
total_CMD = 613585 
n_nop = 596704 
Read = 11506 
Write = 0 
L2_Alloc = 0 
L2_WB = 3364 
n_act = 1020 
n_pre = 1004 
n_ref = 0 
n_req = 13363 
total_req = 14870 

Dual Bus Interface Util: 
issued_total_row = 2024 
issued_total_col = 14870 
Row_Bus_Util =  0.003299 
CoL_Bus_Util = 0.024235 
Either_Row_CoL_Bus_Util = 0.027512 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.000770 
queue_avg = 0.216405 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.216405
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=613585 n_nop=598060 n_act=685 n_pre=669 n_ref_event=94221445744656 n_req=12516 n_rd=10856 n_rd_L2_A=0 n_write=0 n_wr_bk=3320 bw_util=0.04621
n_activity=76690 dram_eff=0.3697
bk0: 744a 609566i bk1: 736a 609672i bk2: 768a 608891i bk3: 768a 608449i bk4: 768a 608467i bk5: 768a 608643i bk6: 768a 609189i bk7: 768a 608505i bk8: 768a 608507i bk9: 768a 608593i bk10: 592a 610610i bk11: 592a 610243i bk12: 512a 611084i bk13: 512a 611047i bk14: 512a 611073i bk15: 512a 611106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946469
Row_Buffer_Locality_read = 0.969418
Row_Buffer_Locality_write = 0.796386
Bank_Level_Parallism = 1.429476
Bank_Level_Parallism_Col = 1.430571
Bank_Level_Parallism_Ready = 1.052628
write_to_read_ratio_blp_rw_average = 0.553362
GrpLevelPara = 1.238678 

BW Util details:
bwutil = 0.046207 
total_CMD = 613585 
util_bw = 28352 
Wasted_Col = 21517 
Wasted_Row = 7733 
Idle = 555983 

BW Util Bottlenecks: 
RCDc_limit = 3832 
RCDWRc_limit = 1960 
WTRc_limit = 2364 
RTWc_limit = 14201 
CCDLc_limit = 7612 
rwq = 0 
CCDLc_limit_alone = 4178 
WTRc_limit_alone = 1924 
RTWc_limit_alone = 11207 

Commands details: 
total_CMD = 613585 
n_nop = 598060 
Read = 10856 
Write = 0 
L2_Alloc = 0 
L2_WB = 3320 
n_act = 685 
n_pre = 669 
n_ref = 94221445744656 
n_req = 12516 
total_req = 14176 

Dual Bus Interface Util: 
issued_total_row = 1354 
issued_total_col = 14176 
Row_Bus_Util =  0.002207 
CoL_Bus_Util = 0.023104 
Either_Row_CoL_Bus_Util = 0.025302 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000322 
queue_avg = 0.252630 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.25263

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43464, Miss = 6620, Miss_rate = 0.152, Pending_hits = 2527, Reservation_fails = 1459
L2_cache_bank[1]: Access = 25256, Miss = 5432, Miss_rate = 0.215, Pending_hits = 1894, Reservation_fails = 977
L2_cache_bank[2]: Access = 25312, Miss = 5448, Miss_rate = 0.215, Pending_hits = 1808, Reservation_fails = 947
L2_cache_bank[3]: Access = 25112, Miss = 5432, Miss_rate = 0.216, Pending_hits = 1827, Reservation_fails = 1227
L2_cache_bank[4]: Access = 25436, Miss = 5448, Miss_rate = 0.214, Pending_hits = 1825, Reservation_fails = 915
L2_cache_bank[5]: Access = 43110, Miss = 6610, Miss_rate = 0.153, Pending_hits = 2578, Reservation_fails = 1894
L2_cache_bank[6]: Access = 25284, Miss = 5448, Miss_rate = 0.215, Pending_hits = 1684, Reservation_fails = 891
L2_cache_bank[7]: Access = 25108, Miss = 5440, Miss_rate = 0.217, Pending_hits = 1780, Reservation_fails = 1025
L2_cache_bank[8]: Access = 42890, Miss = 6574, Miss_rate = 0.153, Pending_hits = 2503, Reservation_fails = 1355
L2_cache_bank[9]: Access = 25140, Miss = 5432, Miss_rate = 0.216, Pending_hits = 1887, Reservation_fails = 1095
L2_cache_bank[10]: Access = 25024, Miss = 5432, Miss_rate = 0.217, Pending_hits = 1806, Reservation_fails = 940
L2_cache_bank[11]: Access = 24820, Miss = 5424, Miss_rate = 0.219, Pending_hits = 1780, Reservation_fails = 896
L2_total_cache_accesses = 355956
L2_total_cache_misses = 68740
L2_total_cache_miss_rate = 0.1931
L2_total_cache_pending_hits = 23899
L2_total_cache_reservation_fails = 13621
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 193731
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22259
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16389
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 50105
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 61894
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 750
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 750
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 7664
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1640
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 186
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11573
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 558
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 282484
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 63394
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10048
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 530
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1518
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11573
L2_cache_data_port_util = 0.110
L2_cache_fill_port_util = 0.028

icnt_total_pkts_mem_to_simt=355956
icnt_total_pkts_simt_to_mem=136542
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 50.8564
	minimum = 5
	maximum = 781
Network latency average = 47.967
	minimum = 5
	maximum = 781
Slowest packet = 254471
Flit latency average = 45.1606
	minimum = 5
	maximum = 781
Slowest flit = 271768
Fragmentation average = 0.000791758
	minimum = 0
	maximum = 109
Injected packet rate average = 0.228233
	minimum = 0.0891162 (at node 12)
	maximum = 0.558328 (at node 15)
Accepted packet rate average = 0.228233
	minimum = 0.102519 (at node 18)
	maximum = 0.330012 (at node 8)
Injected flit rate average = 0.243909
	minimum = 0.117332 (at node 12)
	maximum = 0.558328 (at node 15)
Accepted flit rate average= 0.243909
	minimum = 0.14014 (at node 18)
	maximum = 0.330012 (at node 8)
Injected packet length average = 1.06868
Accepted packet length average = 1.06868
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.5912 (6 samples)
	minimum = 5 (6 samples)
	maximum = 305.167 (6 samples)
Network latency average = 19.5452 (6 samples)
	minimum = 5 (6 samples)
	maximum = 302.833 (6 samples)
Flit latency average = 18.7868 (6 samples)
	minimum = 5 (6 samples)
	maximum = 302.167 (6 samples)
Fragmentation average = 0.000333813 (6 samples)
	minimum = 0 (6 samples)
	maximum = 40.6667 (6 samples)
Injected packet rate average = 0.0804147 (6 samples)
	minimum = 0.0317214 (6 samples)
	maximum = 0.205029 (6 samples)
Accepted packet rate average = 0.0804147 (6 samples)
	minimum = 0.0351267 (6 samples)
	maximum = 0.118609 (6 samples)
Injected flit rate average = 0.0859446 (6 samples)
	minimum = 0.0415042 (6 samples)
	maximum = 0.205198 (6 samples)
Accepted flit rate average = 0.0859446 (6 samples)
	minimum = 0.0477644 (6 samples)
	maximum = 0.118609 (6 samples)
Injected packet size average = 1.06877 (6 samples)
Accepted packet size average = 1.06877 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 25 sec (85 sec)
gpgpu_simulation_rate = 535846 (inst/sec)
gpgpu_simulation_rate = 2343 (cycle/sec)
gpgpu_silicon_slowdown = 128040x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a30717d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 7: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 7 
gpu_sim_cycle = 29413
gpu_sim_insn = 19880
gpu_ipc =       0.6759
gpu_tot_sim_cycle = 228634
gpu_tot_sim_insn = 45566808
gpu_tot_ipc =     199.3002
gpu_tot_issued_cta = 1925
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 40.1129% 
max_total_param_size = 0
gpu_stall_dramfull = 13495
gpu_stall_icnt2sh    = 53448
partiton_level_parallism =       0.0015
partiton_level_parallism_total  =       0.4588
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8215
L2_BW  =       0.0463 GB/Sec
L2_BW_total  =      14.9520 GB/Sec
gpu_total_sim_rate=517804

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 741962
	L1I_total_cache_misses = 8340
	L1I_total_cache_miss_rate = 0.0112
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5785
L1D_cache:
	L1D_cache_core[0]: Access = 8219, Miss = 4786, Miss_rate = 0.582, Pending_hits = 448, Reservation_fails = 1908
	L1D_cache_core[1]: Access = 8331, Miss = 4819, Miss_rate = 0.578, Pending_hits = 503, Reservation_fails = 1720
	L1D_cache_core[2]: Access = 8252, Miss = 4841, Miss_rate = 0.587, Pending_hits = 631, Reservation_fails = 3198
	L1D_cache_core[3]: Access = 8347, Miss = 4773, Miss_rate = 0.572, Pending_hits = 549, Reservation_fails = 1415
	L1D_cache_core[4]: Access = 8252, Miss = 4884, Miss_rate = 0.592, Pending_hits = 590, Reservation_fails = 3479
	L1D_cache_core[5]: Access = 8444, Miss = 4980, Miss_rate = 0.590, Pending_hits = 497, Reservation_fails = 1270
	L1D_cache_core[6]: Access = 8316, Miss = 4785, Miss_rate = 0.575, Pending_hits = 457, Reservation_fails = 1653
	L1D_cache_core[7]: Access = 8316, Miss = 4783, Miss_rate = 0.575, Pending_hits = 604, Reservation_fails = 2097
	L1D_cache_core[8]: Access = 8124, Miss = 4985, Miss_rate = 0.614, Pending_hits = 464, Reservation_fails = 2410
	L1D_cache_core[9]: Access = 8188, Miss = 4789, Miss_rate = 0.585, Pending_hits = 685, Reservation_fails = 2474
	L1D_cache_core[10]: Access = 8060, Miss = 4750, Miss_rate = 0.589, Pending_hits = 588, Reservation_fails = 2862
	L1D_cache_core[11]: Access = 8444, Miss = 4853, Miss_rate = 0.575, Pending_hits = 607, Reservation_fails = 1621
	L1D_cache_core[12]: Access = 8316, Miss = 4765, Miss_rate = 0.573, Pending_hits = 639, Reservation_fails = 864
	L1D_cache_core[13]: Access = 8219, Miss = 4720, Miss_rate = 0.574, Pending_hits = 571, Reservation_fails = 1894
	L1D_cache_core[14]: Access = 8188, Miss = 4965, Miss_rate = 0.606, Pending_hits = 518, Reservation_fails = 2910
	L1D_total_cache_accesses = 124016
	L1D_total_cache_misses = 72478
	L1D_total_cache_miss_rate = 0.5844
	L1D_total_cache_pending_hits = 8351
	L1D_total_cache_reservation_fails = 31775
	L1D_cache_data_port_util = 0.020
	L1D_cache_fill_port_util = 0.032
L1C_cache:
	L1C_total_cache_accesses = 45231
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13318
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 70637
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 31762
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 45141
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29869
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1841
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 733622
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8340
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5785
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 92304
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 45231
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 31712
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 741962

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 31729
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 31
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 13
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5785
ctas_completed 1925, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
7686, 4737, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 
gpgpu_n_tot_thrd_icount = 46943904
gpgpu_n_tot_w_icount = 1466997
gpgpu_n_stall_shd_mem = 77585
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 70637
gpgpu_n_mem_write_global = 31712
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1476864
gpgpu_n_store_insn = 507392
gpgpu_n_shmem_insn = 16600680
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1441248
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 15176
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2857
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 59552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:291604	W0_Idle:1177813	W0_Scoreboard:1415198	W1:948	W2:888	W3:828	W4:768	W5:708	W6:648	W7:588	W8:528	W9:468	W10:408	W11:348	W12:288	W13:228	W14:168	W15:102	W16:72852	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1386231
single_issue_nums: WS0:738525	WS1:728472	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 565096 {8:70637,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2283264 {72:31712,}
traffic_breakdown_coretomem[INST_ACC_R] = 20192 {8:2524,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11301920 {40:282548,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 507392 {8:63424,}
traffic_breakdown_memtocore[INST_ACC_R] = 403840 {40:10096,}
maxmflatency = 1093 
max_icnt2mem_latency = 958 
maxmrqlatency = 156 
max_icnt2sh_latency = 281 
averagemflatency = 248 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 62 
mrq_lat_table:55366 	2168 	8449 	5672 	5165 	864 	263 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	212907 	124655 	8387 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2359 	129 	50 	94442 	4008 	3398 	429 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	31357 	46260 	49250 	62727 	120059 	36310 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	212 	40 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       152       160       125       128       152       160       131       152       119       160       148       152       155       160 
dram[1]:       128       128       160       160       128       128       160       160       152       152       160       160       152       152       160       160 
dram[2]:       128       119       160       152       128       125       160       152       128       131       160       130       152       149       160       155 
dram[3]:       128       128       160       160       128       128       160       160       152       152       160       160       152       152       160       160 
dram[4]:       128       128       152       160       124       128       152       160       130       153       127       160       149       153       154       160 
dram[5]:       128       128       160       160       128       128       160       160       152       154       160       160       152       154       160       160 
maximum service time to same row:
dram[0]:     18409     14413     18488     15481     21638     17819     32729     19021     21982     21096     32743     22344     19956     24475     18518     25499 
dram[1]:     13261     15088     15625     15611     17825     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     18538 
dram[3]:     13000     13256     15610     15611     17851     17824     19194     18930     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18456     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     18542     25531 
dram[5]:     29149     12995     15610     15617     17840     17850     18932     19196     21090     21289     21988     22360     24476     24577     25277     25438 
average row accesses per activate:
dram[0]: 10.010101 13.966666  9.121739 13.843750  9.176991 13.575758  7.898438 16.592592 10.000000 16.592592 11.492537 52.000000 14.666667 32.555557 20.437500 146.500000 
dram[1]: 18.799999 14.448276 14.491803 14.063492 14.000000 12.800000 14.933333 11.789474 13.575758 13.575758 33.142857 32.190475 29.400000 29.299999 147.000000 146.500000 
dram[2]: 13.645162  9.851485 13.393939  9.219298 13.176471  9.187500 17.568628  7.593985 14.451612 10.030928 53.538460 13.925926 29.400000 15.931818 147.000000 20.375000 
dram[3]: 17.265306 17.666666 14.733334 15.821428 14.000000 14.451612 11.636364 15.448276 13.575758 14.451612 30.260870 35.578949 36.750000 32.666668 147.000000 146.500000 
dram[4]:  9.772277 15.000000  9.309734 14.290322  8.991228 14.933333  7.936508 16.905661  9.858586 16.592592 13.446428 45.066666 15.239130 36.750000 20.156250 146.500000 
dram[5]: 18.000000 16.639999 15.275862 13.424242 14.000000 16.000000 15.448276 12.800000 15.448276 14.933333 35.578949 32.190475 29.400000 36.750000 146.500000 146.500000 
average row locality = 77950/5149 = 15.138862
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       198       188       238       236       263       256       259       256       257       256       197       168       153       148       156       148 
dram[1]:       188       188       232       236       256       256       256       256       256       256       176       168       152       148       152       148 
dram[2]:       188       202       232       242       256       263       256       259       256       257       176       189       152       154       152       152 
dram[3]:       188       192       232       236       256       256       256       256       256       256       176       168       152       152       152       148 
dram[4]:       199       192       240       236       263       256       258       256       258       256       191       168       154       152       153       148 
dram[5]:       188       192       236       236       256       256       256       256       256       256       168       168       152       152       148       148 
total dram writes = 20123
bank skew: 263/148 = 1.78
chip skew: 3386/3324 = 1.02
average mf latency per bank:
dram[0]:      15509      8398      9921      3810      7226      2088      6480      1904      6212      1808      6329      2175      7009      2030      7072      2219
dram[1]:       8882      8615      4430      3798      2083      1979      1925      1925      1910      1808      2194      2186      2129      2379      2180      2118
dram[2]:       8393     13845      4176      9261      2074      6946      1912      6524      1787      5709      2077      5940      2109      6330      2078      6828
dram[3]:       8767      8602      4241      4048      2021      2068      1915      1958      1839      1889      2195      2269      2264      2055      2054      2283
dram[4]:      15419      8159      9008      3872      6451      2061      6068      1969      5677      1826      5744      2190      6754      2049      7676      2140
dram[5]:       8505      8179      3796      3928      2019      2009      1905      1879      1889      1779      2263      2107      2041      2338      2149      2181
maximum mf latency per bank:
dram[0]:        673       439      1046       427      1088       529      1093       441       614       398       582       409       670       359       727       451
dram[1]:        451       460       446       432       436       472       459       452       385       373       409       380       391       448       433       405
dram[2]:        446       738       399      1010       534       996       407      1013       401       622       414       586       508       612       427       587
dram[3]:        444       460       435       456       480       453       458       466       415       386       423       449       411       425       433       440
dram[4]:        822       399      1013       443      1044       493      1053       437       650       399       647       426       634       398       660       385
dram[5]:        444       419       451       459       431       505       407       435       421       397       461       394       411       450       428       442
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=704174 n_nop=687148 n_act=1044 n_pre=1028 n_ref_event=94221443153488 n_req=13456 n_rd=11588 n_rd_L2_A=0 n_write=0 n_wr_bk=3377 bw_util=0.0425
n_activity=87728 dram_eff=0.3412
bk0: 870a 699169i bk1: 744a 699984i bk2: 904a 697699i bk3: 768a 699405i bk4: 872a 697210i bk5: 768a 698990i bk6: 850a 697446i bk7: 768a 699461i bk8: 824a 698367i bk9: 768a 699167i bk10: 652a 699479i bk11: 592a 701252i bk12: 616a 700481i bk13: 512a 701642i bk14: 568a 701153i bk15: 512a 702121i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923231
Row_Buffer_Locality_read = 0.958319
Row_Buffer_Locality_write = 0.705567
Bank_Level_Parallism = 1.418763
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.044400
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.042504 
total_CMD = 704174 
util_bw = 29930 
Wasted_Col = 25335 
Wasted_Row = 10310 
Idle = 638599 

BW Util Bottlenecks: 
RCDc_limit = 5358 
RCDWRc_limit = 3265 
WTRc_limit = 2742 
RTWc_limit = 15979 
CCDLc_limit = 8174 
rwq = 0 
CCDLc_limit_alone = 4545 
WTRc_limit_alone = 2347 
RTWc_limit_alone = 12745 

Commands details: 
total_CMD = 704174 
n_nop = 687148 
Read = 11588 
Write = 0 
L2_Alloc = 0 
L2_WB = 3377 
n_act = 1044 
n_pre = 1028 
n_ref = 94221443153488 
n_req = 13456 
total_req = 14965 

Dual Bus Interface Util: 
issued_total_row = 2072 
issued_total_col = 14965 
Row_Bus_Util =  0.002942 
CoL_Bus_Util = 0.021252 
Either_Row_CoL_Bus_Util = 0.024179 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.000646 
queue_avg = 0.199726 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.199726
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=704174 n_nop=688517 n_act=733 n_pre=717 n_ref_event=4560869750798743682 n_req=12550 n_rd=10888 n_rd_L2_A=0 n_write=0 n_wr_bk=3324 bw_util=0.04037
n_activity=77529 dram_eff=0.3666
bk0: 752a 700272i bk1: 744a 700071i bk2: 768a 699518i bk3: 768a 699237i bk4: 768a 699157i bk5: 768a 699146i bk6: 768a 699639i bk7: 768a 698770i bk8: 768a 699025i bk9: 768a 699083i bk10: 608a 700902i bk11: 592a 701124i bk12: 512a 701530i bk13: 512a 701311i bk14: 512a 701859i bk15: 512a 702008i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942709
Row_Buffer_Locality_read = 0.967120
Row_Buffer_Locality_write = 0.782792
Bank_Level_Parallism = 1.417971
Bank_Level_Parallism_Col = 1.415230
Bank_Level_Parallism_Ready = 1.044822
write_to_read_ratio_blp_rw_average = 0.546514
GrpLevelPara = 1.236158 

BW Util details:
bwutil = 0.040365 
total_CMD = 704174 
util_bw = 28424 
Wasted_Col = 21649 
Wasted_Row = 8242 
Idle = 645859 

BW Util Bottlenecks: 
RCDc_limit = 4067 
RCDWRc_limit = 2134 
WTRc_limit = 2448 
RTWc_limit = 13893 
CCDLc_limit = 7562 
rwq = 0 
CCDLc_limit_alone = 4210 
WTRc_limit_alone = 2031 
RTWc_limit_alone = 10958 

Commands details: 
total_CMD = 704174 
n_nop = 688517 
Read = 10888 
Write = 0 
L2_Alloc = 0 
L2_WB = 3324 
n_act = 733 
n_pre = 717 
n_ref = 4560869750798743682 
n_req = 12550 
total_req = 14212 

Dual Bus Interface Util: 
issued_total_row = 1450 
issued_total_col = 14212 
Row_Bus_Util =  0.002059 
CoL_Bus_Util = 0.020183 
Either_Row_CoL_Bus_Util = 0.022235 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000319 
queue_avg = 0.205355 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.205355
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=704174 n_nop=687150 n_act=1047 n_pre=1031 n_ref_event=0 n_req=13453 n_rd=11578 n_rd_L2_A=0 n_write=0 n_wr_bk=3386 bw_util=0.0425
n_activity=87488 dram_eff=0.3421
bk0: 752a 699764i bk1: 870a 698783i bk2: 768a 699440i bk3: 904a 697683i bk4: 768a 698755i bk5: 864a 697360i bk6: 768a 699829i bk7: 848a 697503i bk8: 768a 699141i bk9: 818a 698246i bk10: 608a 700906i bk11: 638a 699992i bk12: 512a 701423i bk13: 612a 700679i bk14: 512a 701738i bk15: 568a 701109i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923214
Row_Buffer_Locality_read = 0.958542
Row_Buffer_Locality_write = 0.705067
Bank_Level_Parallism = 1.441640
Bank_Level_Parallism_Col = 1.410032
Bank_Level_Parallism_Ready = 1.046809
write_to_read_ratio_blp_rw_average = 0.536992
GrpLevelPara = 1.219212 

BW Util details:
bwutil = 0.042501 
total_CMD = 704174 
util_bw = 29928 
Wasted_Col = 25044 
Wasted_Row = 10167 
Idle = 639035 

BW Util Bottlenecks: 
RCDc_limit = 5310 
RCDWRc_limit = 3203 
WTRc_limit = 2978 
RTWc_limit = 15712 
CCDLc_limit = 8199 
rwq = 0 
CCDLc_limit_alone = 4618 
WTRc_limit_alone = 2566 
RTWc_limit_alone = 12543 

Commands details: 
total_CMD = 704174 
n_nop = 687150 
Read = 11578 
Write = 0 
L2_Alloc = 0 
L2_WB = 3386 
n_act = 1047 
n_pre = 1031 
n_ref = 0 
n_req = 13453 
total_req = 14964 

Dual Bus Interface Util: 
issued_total_row = 2078 
issued_total_col = 14964 
Row_Bus_Util =  0.002951 
CoL_Bus_Util = 0.021250 
Either_Row_CoL_Bus_Util = 0.024176 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.001057 
queue_avg = 0.207322 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.207322
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=704174 n_nop=688563 n_act=701 n_pre=685 n_ref_event=13984 n_req=12562 n_rd=10896 n_rd_L2_A=0 n_write=0 n_wr_bk=3332 bw_util=0.04041
n_activity=77829 dram_eff=0.3656
bk0: 752a 700106i bk1: 752a 700275i bk2: 768a 699368i bk3: 768a 699330i bk4: 768a 698916i bk5: 768a 699228i bk6: 768a 698789i bk7: 768a 699439i bk8: 768a 699103i bk9: 768a 698989i bk10: 608a 700844i bk11: 592a 701149i bk12: 512a 701642i bk13: 512a 701580i bk14: 512a 701819i bk15: 512a 701815i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945391
Row_Buffer_Locality_read = 0.968704
Row_Buffer_Locality_write = 0.792917
Bank_Level_Parallism = 1.414460
Bank_Level_Parallism_Col = 1.422035
Bank_Level_Parallism_Ready = 1.052923
write_to_read_ratio_blp_rw_average = 0.548966
GrpLevelPara = 1.239386 

BW Util details:
bwutil = 0.040410 
total_CMD = 704174 
util_bw = 28456 
Wasted_Col = 21870 
Wasted_Row = 8369 
Idle = 645479 

BW Util Bottlenecks: 
RCDc_limit = 3899 
RCDWRc_limit = 2100 
WTRc_limit = 2494 
RTWc_limit = 14323 
CCDLc_limit = 7615 
rwq = 0 
CCDLc_limit_alone = 4224 
WTRc_limit_alone = 2069 
RTWc_limit_alone = 11357 

Commands details: 
total_CMD = 704174 
n_nop = 688563 
Read = 10896 
Write = 0 
L2_Alloc = 0 
L2_WB = 3332 
n_act = 701 
n_pre = 685 
n_ref = 13984 
n_req = 12562 
total_req = 14228 

Dual Bus Interface Util: 
issued_total_row = 1386 
issued_total_col = 14228 
Row_Bus_Util =  0.001968 
CoL_Bus_Util = 0.020205 
Either_Row_CoL_Bus_Util = 0.022169 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000192 
queue_avg = 0.217617 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.217617
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=704174 n_nop=687241 n_act=1022 n_pre=1006 n_ref_event=0 n_req=13403 n_rd=11538 n_rd_L2_A=0 n_write=0 n_wr_bk=3380 bw_util=0.04237
n_activity=86598 dram_eff=0.3445
bk0: 864a 698769i bk1: 744a 699758i bk2: 906a 697628i bk3: 768a 699350i bk4: 860a 697377i bk5: 768a 699355i bk6: 842a 697504i bk7: 768a 699807i bk8: 820a 698253i bk9: 768a 699149i bk10: 640a 700116i bk11: 592a 700961i bk12: 612a 700797i bk13: 512a 701698i bk14: 562a 701157i bk15: 512a 701840i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924868
Row_Buffer_Locality_read = 0.959612
Row_Buffer_Locality_write = 0.709920
Bank_Level_Parallism = 1.441140
Bank_Level_Parallism_Col = 1.396417
Bank_Level_Parallism_Ready = 1.039125
write_to_read_ratio_blp_rw_average = 0.537954
GrpLevelPara = 1.217321 

BW Util details:
bwutil = 0.042370 
total_CMD = 704174 
util_bw = 29836 
Wasted_Col = 24936 
Wasted_Row = 9546 
Idle = 639856 

BW Util Bottlenecks: 
RCDc_limit = 5203 
RCDWRc_limit = 3147 
WTRc_limit = 2886 
RTWc_limit = 15928 
CCDLc_limit = 8059 
rwq = 0 
CCDLc_limit_alone = 4497 
WTRc_limit_alone = 2465 
RTWc_limit_alone = 12787 

Commands details: 
total_CMD = 704174 
n_nop = 687241 
Read = 11538 
Write = 0 
L2_Alloc = 0 
L2_WB = 3380 
n_act = 1022 
n_pre = 1006 
n_ref = 0 
n_req = 13403 
total_req = 14918 

Dual Bus Interface Util: 
issued_total_row = 2028 
issued_total_col = 14918 
Row_Bus_Util =  0.002880 
CoL_Bus_Util = 0.021185 
Either_Row_CoL_Bus_Util = 0.024047 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.000768 
queue_avg = 0.188645 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.188645
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=704174 n_nop=688635 n_act=686 n_pre=670 n_ref_event=94221445744656 n_req=12526 n_rd=10864 n_rd_L2_A=0 n_write=0 n_wr_bk=3324 bw_util=0.0403
n_activity=76780 dram_eff=0.3696
bk0: 752a 700125i bk1: 736a 700259i bk2: 768a 699480i bk3: 768a 699038i bk4: 768a 699056i bk5: 768a 699232i bk6: 768a 699778i bk7: 768a 699094i bk8: 768a 699096i bk9: 768a 699182i bk10: 592a 701199i bk11: 592a 700832i bk12: 512a 701646i bk13: 512a 701636i bk14: 512a 701662i bk15: 512a 701695i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946431
Row_Buffer_Locality_read = 0.969348
Row_Buffer_Locality_write = 0.796631
Bank_Level_Parallism = 1.429120
Bank_Level_Parallism_Col = 1.430142
Bank_Level_Parallism_Ready = 1.052583
write_to_read_ratio_blp_rw_average = 0.553345
GrpLevelPara = 1.238402 

BW Util details:
bwutil = 0.040297 
total_CMD = 704174 
util_bw = 28376 
Wasted_Col = 21549 
Wasted_Row = 7740 
Idle = 646509 

BW Util Bottlenecks: 
RCDc_limit = 3844 
RCDWRc_limit = 1960 
WTRc_limit = 2369 
RTWc_limit = 14216 
CCDLc_limit = 7620 
rwq = 0 
CCDLc_limit_alone = 4183 
WTRc_limit_alone = 1929 
RTWc_limit_alone = 11219 

Commands details: 
total_CMD = 704174 
n_nop = 688635 
Read = 10864 
Write = 0 
L2_Alloc = 0 
L2_WB = 3324 
n_act = 686 
n_pre = 670 
n_ref = 94221445744656 
n_req = 12526 
total_req = 14188 

Dual Bus Interface Util: 
issued_total_row = 1356 
issued_total_col = 14188 
Row_Bus_Util =  0.001926 
CoL_Bus_Util = 0.020148 
Either_Row_CoL_Bus_Util = 0.022067 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000322 
queue_avg = 0.220211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.220211

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43502, Miss = 6648, Miss_rate = 0.153, Pending_hits = 2527, Reservation_fails = 1459
L2_cache_bank[1]: Access = 25256, Miss = 5432, Miss_rate = 0.215, Pending_hits = 1894, Reservation_fails = 977
L2_cache_bank[2]: Access = 25320, Miss = 5456, Miss_rate = 0.215, Pending_hits = 1808, Reservation_fails = 947
L2_cache_bank[3]: Access = 25112, Miss = 5432, Miss_rate = 0.216, Pending_hits = 1827, Reservation_fails = 1227
L2_cache_bank[4]: Access = 25444, Miss = 5456, Miss_rate = 0.214, Pending_hits = 1825, Reservation_fails = 915
L2_cache_bank[5]: Access = 43140, Miss = 6630, Miss_rate = 0.154, Pending_hits = 2578, Reservation_fails = 1894
L2_cache_bank[6]: Access = 25292, Miss = 5456, Miss_rate = 0.216, Pending_hits = 1684, Reservation_fails = 891
L2_cache_bank[7]: Access = 25108, Miss = 5440, Miss_rate = 0.217, Pending_hits = 1780, Reservation_fails = 1025
L2_cache_bank[8]: Access = 42932, Miss = 6606, Miss_rate = 0.154, Pending_hits = 2503, Reservation_fails = 1355
L2_cache_bank[9]: Access = 25140, Miss = 5432, Miss_rate = 0.216, Pending_hits = 1887, Reservation_fails = 1095
L2_cache_bank[10]: Access = 25032, Miss = 5440, Miss_rate = 0.217, Pending_hits = 1806, Reservation_fails = 940
L2_cache_bank[11]: Access = 24820, Miss = 5424, Miss_rate = 0.219, Pending_hits = 1780, Reservation_fails = 896
L2_total_cache_accesses = 356098
L2_total_cache_misses = 68852
L2_total_cache_miss_rate = 0.1934
L2_total_cache_pending_hits = 23899
L2_total_cache_reservation_fails = 13621
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 193731
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22259
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16405
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 50153
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 61924
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 750
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 750
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 7664
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1640
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 198
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11573
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 594
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 282548
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 63424
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10096
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 530
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1518
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11573
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.025

icnt_total_pkts_mem_to_simt=356098
icnt_total_pkts_simt_to_mem=136600
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 460937
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 492498
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000232953
	minimum = 0 (at node 0)
	maximum = 0.00146194 (at node 13)
Accepted packet rate average = 0.000232953
	minimum = 0 (at node 0)
	maximum = 0.0048278 (at node 13)
Injected flit rate average = 0.000251841
	minimum = 0 (at node 0)
	maximum = 0.00197192 (at node 13)
Accepted flit rate average= 0.000251841
	minimum = 0 (at node 0)
	maximum = 0.0048278 (at node 13)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.4071 (7 samples)
	minimum = 5 (7 samples)
	maximum = 263.286 (7 samples)
Network latency average = 17.4789 (7 samples)
	minimum = 5 (7 samples)
	maximum = 260.429 (7 samples)
Flit latency average = 16.8173 (7 samples)
	minimum = 5 (7 samples)
	maximum = 259.714 (7 samples)
Fragmentation average = 0.000286125 (7 samples)
	minimum = 0 (7 samples)
	maximum = 34.8571 (7 samples)
Injected packet rate average = 0.0689602 (7 samples)
	minimum = 0.0271898 (7 samples)
	maximum = 0.175948 (7 samples)
Accepted packet rate average = 0.0689602 (7 samples)
	minimum = 0.0301086 (7 samples)
	maximum = 0.102354 (7 samples)
Injected flit rate average = 0.0737028 (7 samples)
	minimum = 0.035575 (7 samples)
	maximum = 0.176166 (7 samples)
Accepted flit rate average = 0.0737028 (7 samples)
	minimum = 0.0409409 (7 samples)
	maximum = 0.102354 (7 samples)
Injected packet size average = 1.06877 (7 samples)
Accepted packet size average = 1.06877 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 28 sec (88 sec)
gpgpu_simulation_rate = 517804 (inst/sec)
gpgpu_simulation_rate = 2598 (cycle/sec)
gpgpu_silicon_slowdown = 115473x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (29,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z13lud_perimeterPfii'
Destroy streams for kernel 8: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 8 
gpu_sim_cycle = 32960
gpu_sim_insn = 570720
gpu_ipc =      17.3155
gpu_tot_sim_cycle = 261594
gpu_tot_sim_insn = 46137528
gpu_tot_ipc =     176.3707
gpu_tot_issued_cta = 1954
gpu_occupancy = 4.0277% 
gpu_tot_occupancy = 33.4374% 
max_total_param_size = 0
gpu_stall_dramfull = 13495
gpu_stall_icnt2sh    = 53448
partiton_level_parallism =       0.0977
partiton_level_parallism_total  =       0.4133
partiton_level_parallism_util =       1.1471
partiton_level_parallism_util_total  =       1.7901
L2_BW  =       3.2278 GB/Sec
L2_BW_total  =      13.4748 GB/Sec
gpu_total_sim_rate=496102

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 759652
	L1I_total_cache_misses = 10471
	L1I_total_cache_miss_rate = 0.0138
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5785
L1D_cache:
	L1D_cache_core[0]: Access = 8377, Miss = 4866, Miss_rate = 0.581, Pending_hits = 464, Reservation_fails = 1908
	L1D_cache_core[1]: Access = 8489, Miss = 4899, Miss_rate = 0.577, Pending_hits = 519, Reservation_fails = 1720
	L1D_cache_core[2]: Access = 8410, Miss = 4921, Miss_rate = 0.585, Pending_hits = 647, Reservation_fails = 3198
	L1D_cache_core[3]: Access = 8505, Miss = 4853, Miss_rate = 0.571, Pending_hits = 565, Reservation_fails = 1415
	L1D_cache_core[4]: Access = 8410, Miss = 4964, Miss_rate = 0.590, Pending_hits = 606, Reservation_fails = 3479
	L1D_cache_core[5]: Access = 8602, Miss = 5060, Miss_rate = 0.588, Pending_hits = 513, Reservation_fails = 1270
	L1D_cache_core[6]: Access = 8474, Miss = 4865, Miss_rate = 0.574, Pending_hits = 473, Reservation_fails = 1653
	L1D_cache_core[7]: Access = 8474, Miss = 4863, Miss_rate = 0.574, Pending_hits = 620, Reservation_fails = 2097
	L1D_cache_core[8]: Access = 8282, Miss = 5065, Miss_rate = 0.612, Pending_hits = 480, Reservation_fails = 2410
	L1D_cache_core[9]: Access = 8346, Miss = 4869, Miss_rate = 0.583, Pending_hits = 701, Reservation_fails = 2474
	L1D_cache_core[10]: Access = 8218, Miss = 4830, Miss_rate = 0.588, Pending_hits = 604, Reservation_fails = 2862
	L1D_cache_core[11]: Access = 8602, Miss = 4933, Miss_rate = 0.573, Pending_hits = 623, Reservation_fails = 1621
	L1D_cache_core[12]: Access = 8474, Miss = 4845, Miss_rate = 0.572, Pending_hits = 655, Reservation_fails = 864
	L1D_cache_core[13]: Access = 8298, Miss = 4768, Miss_rate = 0.575, Pending_hits = 571, Reservation_fails = 1894
	L1D_cache_core[14]: Access = 8346, Miss = 5029, Miss_rate = 0.603, Pending_hits = 526, Reservation_fails = 2910
	L1D_total_cache_accesses = 126307
	L1D_total_cache_misses = 73630
	L1D_total_cache_miss_rate = 0.5829
	L1D_total_cache_pending_hits = 8567
	L1D_total_cache_reservation_fails = 31775
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 45492
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13342
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8565
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 71789
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 31762
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 45402
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1841
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 749181
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 10471
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5785
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 93696
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 45492
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32611
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 759652

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 31729
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 31
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 13
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5785
ctas_completed 1954, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
8892, 5943, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 
gpgpu_n_tot_thrd_icount = 48063072
gpgpu_n_tot_w_icount = 1501971
gpgpu_n_stall_shd_mem = 84081
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 71789
gpgpu_n_mem_write_global = 32611
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1499136
gpgpu_n_store_insn = 521776
gpgpu_n_shmem_insn = 16785352
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1446816
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 21672
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2857
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 59552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:299461	W0_Idle:1674155	W0_Scoreboard:1863771	W1:948	W2:888	W3:828	W4:768	W5:708	W6:648	W7:588	W8:528	W9:468	W10:408	W11:348	W12:288	W13:228	W14:168	W15:102	W16:107043	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1387014
single_issue_nums: WS0:756615	WS1:745356	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 574312 {8:71789,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2347992 {72:32611,}
traffic_breakdown_coretomem[INST_ACC_R] = 29544 {8:3693,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11486240 {40:287156,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 521776 {8:65222,}
traffic_breakdown_memtocore[INST_ACC_R] = 590880 {40:14772,}
maxmflatency = 1093 
max_icnt2mem_latency = 958 
maxmrqlatency = 156 
max_icnt2sh_latency = 281 
averagemflatency = 247 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 62 
mrq_lat_table:57928 	2185 	8948 	5740 	5201 	864 	263 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	219264 	124704 	8387 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3461 	180 	66 	96276 	4225 	3398 	429 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	37380 	46643 	49250 	62727 	120059 	36310 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	248 	40 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       152       160       125       128       152       160       131       152       119       160       148       152       155       160 
dram[1]:       128       128       160       160       128       128       160       160       152       152       160       160       152       152       160       160 
dram[2]:       128       128       160       152       128       125       160       152       128       131       160       130       152       149       160       155 
dram[3]:       128       128       160       160       128       128       160       160       152       152       160       160       152       152       160       160 
dram[4]:       128       128       152       160       124       128       152       160       130       153       127       160       149       153       154       160 
dram[5]:       128       128       160       160       128       128       160       160       152       154       160       160       152       154       160       160 
maximum service time to same row:
dram[0]:     18409     14413     18488     15481     21638     17819     32729     19021     21982     21096     32743     22344     19956     24475     18518     25499 
dram[1]:     13261     15088     15625     15611     17825     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     18538 
dram[3]:     13000     13256     15610     15611     17851     17824     19194     18930     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18456     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     18542     25531 
dram[5]:     29149     12995     15610     15617     17840     17850     18932     19196     21090     21289     21988     22360     24476     24577     25277     25438 
average row accesses per activate:
dram[0]:  9.621622 14.262295  8.712121 15.218750  8.284672 13.575758  7.107595 16.592592  8.255814 16.592592  9.545455 49.857143 14.207547 33.000000 19.054054 146.500000 
dram[1]: 19.333334 14.745763 15.548388 15.218750 14.000000 12.800000 14.933333 11.789474 13.575758 13.575758 32.545456 31.727272 29.700001 29.700001 147.000000 146.500000 
dram[2]: 14.032258  9.666667 14.606061  8.847328 13.176471  8.447762 17.568628  6.925926 14.451612  8.083969 51.142857 10.973333 29.700001 15.936171 147.000000 18.972973 
dram[3]: 17.755102 17.795918 16.066668 17.392857 14.000000 14.451612 11.636364 15.448276 13.575758 14.451612 29.833334 34.900002 37.125000 33.000000 147.000000 146.500000 
dram[4]:  9.315789 15.157895  9.055119 15.709678  8.144928 14.933333  7.082803 16.905661  8.099236 16.592592 11.347222 43.625000 14.169811 37.125000 18.783783 146.500000 
dram[5]: 18.510639 16.784313 16.793104 14.757576 14.000000 16.000000 15.448276 12.800000 15.448276 14.933333 34.900002 31.727272 29.700001 37.125000 146.500000 146.500000 
average row locality = 81132/5593 = 14.505990
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       232       188       286       236       300       256       291       256       294       256       244       212       186       164       188       148 
dram[1]:       188       188       232       236       256       256       256       256       256       256       216       212       164       164       152       148 
dram[2]:       188       238       232       288       256       302       256       291       256       295       216       239       164       185       152       183 
dram[3]:       188       192       232       236       256       256       256       256       256       256       216       212       164       164       152       148 
dram[4]:       237       192       283       236       302       256       290       256       295       256       235       212       187       164       185       148 
dram[5]:       188       192       236       236       256       256       256       256       256       256       212       212       164       164       148       148 
total dram writes = 21524
bank skew: 302/148 = 2.04
chip skew: 3741/3436 = 1.09
average mf latency per bank:
dram[0]:      13311      8398      8541      4032      6429      2088      5873      1904      5523      1808      5194      1723      5855      1832      5956      2219
dram[1]:       8882      8615      4639      4021      2083      1979      1925      1925      1910      1808      1787      1732      1973      2147      2180      2118
dram[2]:       8393     11823      4385      8073      2074      6144      1912      5912      1787      5066      1692      4783      1955      5359      2078      5762
dram[3]:       8767      8602      4450      4266      2021      2068      1915      1958      1839      1889      1788      1798      2098      1905      2054      2283
dram[4]:      13018      8159      7963      4093      5713      2061      5505      1969      5058      1826      4750      1736      5652      1899      6438      2140
dram[5]:       8505      8179      4017      4150      2019      2009      1905      1879      1889      1779      1793      1670      1891      2167      2149      2181
maximum mf latency per bank:
dram[0]:        673       439      1046       427      1088       529      1093       441       614       398       582       409       670       359       727       451
dram[1]:        451       460       446       432       436       472       459       452       385       373       409       380       391       448       433       405
dram[2]:        446       738       399      1010       534       996       407      1013       401       622       414       586       508       612       427       587
dram[3]:        444       460       435       456       480       453       458       466       415       386       423       449       411       425       433       440
dram[4]:        822       399      1013       443      1044       493      1053       437       650       399       647       426       634       398       660       385
dram[5]:        444       419       451       459       431       505       407       435       421       397       461       394       411       450       428       442
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 261618 -   mf: uid=1318622, sid4294967295:w4294967295, part=0, addr=0xc00af880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (261518), 
Ready @ 261623 -   mf: uid=1318623, sid4294967295:w4294967295, part=0, addr=0xc00c7880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (261523), 
Ready @ 261641 -   mf: uid=1318626, sid4294967295:w4294967295, part=0, addr=0xc00df880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (261541), 
Ready @ 261676 -   mf: uid=1318629, sid4294967295:w4294967295, part=0, addr=0xc001f880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (261576), 
Ready @ 261679 -   mf: uid=1318630, sid4294967295:w4294967295, part=0, addr=0xc0097880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (261579), 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=805688 n_nop=787412 n_act=1191 n_pre=1175 n_ref_event=94221443153488 n_req=14249 n_rd=12184 n_rd_L2_A=0 n_write=0 n_wr_bk=3737 bw_util=0.03952
n_activity=95525 dram_eff=0.3333
bk0: 930a 800260i bk1: 776a 801492i bk2: 976a 798604i bk3: 856a 800937i bk4: 948a 797933i bk5: 768a 800500i bk6: 946a 798041i bk7: 768a 800924i bk8: 888a 798811i bk9: 768a 800608i bk10: 696a 799973i bk11: 592a 802165i bk12: 648a 801704i bk13: 512a 802971i bk14: 600a 802362i bk15: 512a 803652i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917187
Row_Buffer_Locality_read = 0.955762
Row_Buffer_Locality_write = 0.689588
Bank_Level_Parallism = 1.412036
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.043495
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.039522 
total_CMD = 805688 
util_bw = 31842 
Wasted_Col = 27858 
Wasted_Row = 11299 
Idle = 734689 

BW Util Bottlenecks: 
RCDc_limit = 5981 
RCDWRc_limit = 3840 
WTRc_limit = 2935 
RTWc_limit = 17499 
CCDLc_limit = 8870 
rwq = 0 
CCDLc_limit_alone = 4938 
WTRc_limit_alone = 2527 
RTWc_limit_alone = 13975 

Commands details: 
total_CMD = 805688 
n_nop = 787412 
Read = 12184 
Write = 0 
L2_Alloc = 0 
L2_WB = 3737 
n_act = 1191 
n_pre = 1175 
n_ref = 94221443153488 
n_req = 14249 
total_req = 15921 

Dual Bus Interface Util: 
issued_total_row = 2366 
issued_total_col = 15921 
Row_Bus_Util =  0.002937 
CoL_Bus_Util = 0.019761 
Either_Row_CoL_Bus_Util = 0.022684 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.000602 
queue_avg = 0.180062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.180062
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=805688 n_nop=789685 n_act=738 n_pre=722 n_ref_event=4560869750798743682 n_req=12830 n_rd=11112 n_rd_L2_A=0 n_write=0 n_wr_bk=3436 bw_util=0.03611
n_activity=79672 dram_eff=0.3652
bk0: 776a 801786i bk1: 776a 801555i bk2: 848a 801000i bk3: 856a 800659i bk4: 768a 800669i bk5: 768a 800660i bk6: 768a 801153i bk7: 768a 800284i bk8: 768a 800539i bk9: 768a 800597i bk10: 608a 801910i bk11: 592a 802136i bk12: 512a 802899i bk13: 512a 802653i bk14: 512a 803373i bk15: 512a 803522i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943570
Row_Buffer_Locality_read = 0.967513
Row_Buffer_Locality_write = 0.788708
Bank_Level_Parallism = 1.411052
Bank_Level_Parallism_Col = 1.406533
Bank_Level_Parallism_Ready = 1.043926
write_to_read_ratio_blp_rw_average = 0.556103
GrpLevelPara = 1.228563 

BW Util details:
bwutil = 0.036113 
total_CMD = 805688 
util_bw = 29096 
Wasted_Col = 22553 
Wasted_Row = 8273 
Idle = 745766 

BW Util Bottlenecks: 
RCDc_limit = 4103 
RCDWRc_limit = 2146 
WTRc_limit = 2477 
RTWc_limit = 14674 
CCDLc_limit = 7812 
rwq = 0 
CCDLc_limit_alone = 4289 
WTRc_limit_alone = 2052 
RTWc_limit_alone = 11576 

Commands details: 
total_CMD = 805688 
n_nop = 789685 
Read = 11112 
Write = 0 
L2_Alloc = 0 
L2_WB = 3436 
n_act = 738 
n_pre = 722 
n_ref = 4560869750798743682 
n_req = 12830 
total_req = 14548 

Dual Bus Interface Util: 
issued_total_row = 1460 
issued_total_col = 14548 
Row_Bus_Util =  0.001812 
CoL_Bus_Util = 0.018057 
Either_Row_CoL_Bus_Util = 0.019863 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000312 
queue_avg = 0.179898 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.179898
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 261636 -   mf: uid=1318625, sid4294967295:w4294967295, part=2, addr=0xc00cf880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (261536), 
Ready @ 261669 -   mf: uid=1318627, sid4294967295:w4294967295, part=2, addr=0xc0027880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (261569), 
Ready @ 261672 -   mf: uid=1318628, sid4294967295:w4294967295, part=2, addr=0xc009f880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (261572), 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=805688 n_nop=787433 n_act=1189 n_pre=1173 n_ref_event=0 n_req=14239 n_rd=12170 n_rd_L2_A=0 n_write=0 n_wr_bk=3741 bw_util=0.0395
n_activity=95232 dram_eff=0.3342
bk0: 776a 801301i bk1: 930a 799962i bk2: 848a 800959i bk3: 984a 798578i bk4: 768a 800298i bk5: 944a 798169i bk6: 768a 801346i bk7: 944a 798090i bk8: 768a 800615i bk9: 882a 798634i bk10: 608a 801872i bk11: 682a 800418i bk12: 512a 802711i bk13: 644a 801916i bk14: 512a 803233i bk15: 600a 802288i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917480
Row_Buffer_Locality_read = 0.956122
Row_Buffer_Locality_write = 0.690188
Bank_Level_Parallism = 1.432560
Bank_Level_Parallism_Col = 1.395059
Bank_Level_Parallism_Ready = 1.046221
write_to_read_ratio_blp_rw_average = 0.546225
GrpLevelPara = 1.203825 

BW Util details:
bwutil = 0.039497 
total_CMD = 805688 
util_bw = 31822 
Wasted_Col = 27535 
Wasted_Row = 11151 
Idle = 735180 

BW Util Bottlenecks: 
RCDc_limit = 5914 
RCDWRc_limit = 3756 
WTRc_limit = 3155 
RTWc_limit = 17179 
CCDLc_limit = 8890 
rwq = 0 
CCDLc_limit_alone = 5010 
WTRc_limit_alone = 2730 
RTWc_limit_alone = 13724 

Commands details: 
total_CMD = 805688 
n_nop = 787433 
Read = 12170 
Write = 0 
L2_Alloc = 0 
L2_WB = 3741 
n_act = 1189 
n_pre = 1173 
n_ref = 0 
n_req = 14239 
total_req = 15911 

Dual Bus Interface Util: 
issued_total_row = 2362 
issued_total_col = 15911 
Row_Bus_Util =  0.002932 
CoL_Bus_Util = 0.019748 
Either_Row_CoL_Bus_Util = 0.022658 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.000986 
queue_avg = 0.186526 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.186526
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=805688 n_nop=789747 n_act=704 n_pre=688 n_ref_event=13984 n_req=12832 n_rd=11112 n_rd_L2_A=0 n_write=0 n_wr_bk=3440 bw_util=0.03612
n_activity=79863 dram_eff=0.3644
bk0: 776a 801620i bk1: 776a 801731i bk2: 848a 800831i bk3: 856a 800807i bk4: 768a 800430i bk5: 768a 800743i bk6: 768a 800304i bk7: 768a 800954i bk8: 768a 800619i bk9: 768a 800506i bk10: 608a 801916i bk11: 592a 802147i bk12: 512a 803006i bk13: 512a 802988i bk14: 512a 803331i bk15: 512a 803329i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946306
Row_Buffer_Locality_read = 0.969222
Row_Buffer_Locality_write = 0.798256
Bank_Level_Parallism = 1.407548
Bank_Level_Parallism_Col = 1.413531
Bank_Level_Parallism_Ready = 1.051884
write_to_read_ratio_blp_rw_average = 0.557295
GrpLevelPara = 1.232580 

BW Util details:
bwutil = 0.036123 
total_CMD = 805688 
util_bw = 29104 
Wasted_Col = 22714 
Wasted_Row = 8388 
Idle = 745482 

BW Util Bottlenecks: 
RCDc_limit = 3911 
RCDWRc_limit = 2114 
WTRc_limit = 2549 
RTWc_limit = 15048 
CCDLc_limit = 7833 
rwq = 0 
CCDLc_limit_alone = 4291 
WTRc_limit_alone = 2112 
RTWc_limit_alone = 11943 

Commands details: 
total_CMD = 805688 
n_nop = 789747 
Read = 11112 
Write = 0 
L2_Alloc = 0 
L2_WB = 3440 
n_act = 704 
n_pre = 688 
n_ref = 13984 
n_req = 12832 
total_req = 14552 

Dual Bus Interface Util: 
issued_total_row = 1392 
issued_total_col = 14552 
Row_Bus_Util =  0.001728 
CoL_Bus_Util = 0.018062 
Either_Row_CoL_Bus_Util = 0.019786 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000188 
queue_avg = 0.190466 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.190466
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 261635 -   mf: uid=1318624, sid4294967295:w4294967295, part=4, addr=0xc00d7880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (261535), 
Ready @ 261682 -   mf: uid=1318631, sid4294967295:w4294967295, part=4, addr=0xc0017880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (261582), 
Ready @ 261685 -   mf: uid=1318632, sid4294967295:w4294967295, part=4, addr=0xc008f880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (261585), 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=805688 n_nop=787536 n_act=1166 n_pre=1150 n_ref_event=0 n_req=14176 n_rd=12118 n_rd_L2_A=0 n_write=0 n_wr_bk=3734 bw_util=0.03935
n_activity=94204 dram_eff=0.3365
bk0: 920a 799809i bk1: 768a 801264i bk2: 978a 798666i bk3: 856a 800851i bk4: 936a 798183i bk5: 768a 800878i bk6: 938a 798027i bk7: 768a 801274i bk8: 884a 798636i bk9: 768a 800582i bk10: 680a 800758i bk11: 592a 801926i bk12: 644a 801862i bk13: 512a 803060i bk14: 594a 802363i bk15: 512a 803364i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918806
Row_Buffer_Locality_read = 0.956924
Row_Buffer_Locality_write = 0.694363
Bank_Level_Parallism = 1.433707
Bank_Level_Parallism_Col = 1.384290
Bank_Level_Parallism_Ready = 1.039091
write_to_read_ratio_blp_rw_average = 0.545484
GrpLevelPara = 1.202100 

BW Util details:
bwutil = 0.039350 
total_CMD = 805688 
util_bw = 31704 
Wasted_Col = 27378 
Wasted_Row = 10539 
Idle = 736067 

BW Util Bottlenecks: 
RCDc_limit = 5827 
RCDWRc_limit = 3693 
WTRc_limit = 3128 
RTWc_limit = 17336 
CCDLc_limit = 8778 
rwq = 0 
CCDLc_limit_alone = 4913 
WTRc_limit_alone = 2686 
RTWc_limit_alone = 13913 

Commands details: 
total_CMD = 805688 
n_nop = 787536 
Read = 12118 
Write = 0 
L2_Alloc = 0 
L2_WB = 3734 
n_act = 1166 
n_pre = 1150 
n_ref = 0 
n_req = 14176 
total_req = 15852 

Dual Bus Interface Util: 
issued_total_row = 2316 
issued_total_col = 15852 
Row_Bus_Util =  0.002875 
CoL_Bus_Util = 0.019675 
Either_Row_CoL_Bus_Util = 0.022530 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.000881 
queue_avg = 0.170350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.17035
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=805688 n_nop=789807 n_act=689 n_pre=673 n_ref_event=94221445744656 n_req=12806 n_rd=11088 n_rd_L2_A=0 n_write=0 n_wr_bk=3436 bw_util=0.03605
n_activity=78907 dram_eff=0.3681
bk0: 776a 801638i bk1: 760a 801742i bk2: 856a 800992i bk3: 856a 800503i bk4: 768a 800570i bk5: 768a 800746i bk6: 768a 801293i bk7: 768a 800609i bk8: 768a 800612i bk9: 768a 800699i bk10: 592a 802184i bk11: 592a 801853i bk12: 512a 803012i bk13: 512a 803024i bk14: 512a 803174i bk15: 512a 803208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947368
Row_Buffer_Locality_read = 0.969877
Row_Buffer_Locality_write = 0.802095
Bank_Level_Parallism = 1.420767
Bank_Level_Parallism_Col = 1.420226
Bank_Level_Parallism_Ready = 1.051437
write_to_read_ratio_blp_rw_average = 0.562951
GrpLevelPara = 1.230867 

BW Util details:
bwutil = 0.036054 
total_CMD = 805688 
util_bw = 29048 
Wasted_Col = 22434 
Wasted_Row = 7759 
Idle = 746447 

BW Util Bottlenecks: 
RCDc_limit = 3856 
RCDWRc_limit = 1974 
WTRc_limit = 2400 
RTWc_limit = 14999 
CCDLc_limit = 7850 
rwq = 0 
CCDLc_limit_alone = 4251 
WTRc_limit_alone = 1954 
RTWc_limit_alone = 11846 

Commands details: 
total_CMD = 805688 
n_nop = 789807 
Read = 11088 
Write = 0 
L2_Alloc = 0 
L2_WB = 3436 
n_act = 689 
n_pre = 673 
n_ref = 94221445744656 
n_req = 12806 
total_req = 14524 

Dual Bus Interface Util: 
issued_total_row = 1362 
issued_total_col = 14524 
Row_Bus_Util =  0.001690 
CoL_Bus_Util = 0.018027 
Either_Row_CoL_Bus_Util = 0.019711 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000315 
queue_avg = 0.192691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.192691

========= L2 cache stats =========
L2_cache_bank[0]: Access = 45282, Miss = 7384, Miss_rate = 0.163, Pending_hits = 2611, Reservation_fails = 1798
L2_cache_bank[1]: Access = 25992, Miss = 5552, Miss_rate = 0.214, Pending_hits = 2046, Reservation_fails = 1386
L2_cache_bank[2]: Access = 25920, Miss = 5560, Miss_rate = 0.215, Pending_hits = 1936, Reservation_fails = 1279
L2_cache_bank[3]: Access = 25848, Miss = 5552, Miss_rate = 0.215, Pending_hits = 2007, Reservation_fails = 1727
L2_cache_bank[4]: Access = 26044, Miss = 5560, Miss_rate = 0.213, Pending_hits = 1953, Reservation_fails = 1255
L2_cache_bank[5]: Access = 44876, Miss = 7376, Miss_rate = 0.164, Pending_hits = 2662, Reservation_fails = 2160
L2_cache_bank[6]: Access = 25892, Miss = 5560, Miss_rate = 0.215, Pending_hits = 1812, Reservation_fails = 1223
L2_cache_bank[7]: Access = 25724, Miss = 5552, Miss_rate = 0.216, Pending_hits = 1908, Reservation_fails = 1356
L2_cache_bank[8]: Access = 44706, Miss = 7328, Miss_rate = 0.164, Pending_hits = 2591, Reservation_fails = 1694
L2_cache_bank[9]: Access = 25756, Miss = 5544, Miss_rate = 0.215, Pending_hits = 2023, Reservation_fails = 1427
L2_cache_bank[10]: Access = 25704, Miss = 5552, Miss_rate = 0.216, Pending_hits = 1926, Reservation_fails = 1264
L2_cache_bank[11]: Access = 25436, Miss = 5536, Miss_rate = 0.218, Pending_hits = 1916, Reservation_fails = 1227
L2_total_cache_accesses = 367180
L2_total_cache_misses = 72056
L2_total_cache_miss_rate = 0.1962
L2_total_cache_pending_hits = 25391
L2_total_cache_reservation_fails = 17796
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 195355
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23115
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16937
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 51749
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 62950
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1136
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1136
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 11400
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 2276
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 274
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15748
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 822
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 287156
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 65222
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 14772
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 530
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1518
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 15748
L2_cache_data_port_util = 0.086
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=367180
icnt_total_pkts_simt_to_mem=140719
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.78632
	minimum = 5
	maximum = 58
Network latency average = 5.76248
	minimum = 5
	maximum = 57
Slowest packet = 474620
Flit latency average = 6.22571
	minimum = 5
	maximum = 56
Slowest flit = 507147
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0160711
	minimum = 0.00473301 (at node 13)
	maximum = 0.0540049 (at node 15)
Accepted packet rate average = 0.0160711
	minimum = 0.00515777 (at node 17)
	maximum = 0.0229369 (at node 0)
Injected flit rate average = 0.0170813
	minimum = 0.00567354 (at node 13)
	maximum = 0.0540049 (at node 15)
Accepted flit rate average= 0.0170813
	minimum = 0.00637136 (at node 17)
	maximum = 0.0229369 (at node 0)
Injected packet length average = 1.06286
Accepted packet length average = 1.06286
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.8295 (8 samples)
	minimum = 5 (8 samples)
	maximum = 237.625 (8 samples)
Network latency average = 16.0143 (8 samples)
	minimum = 5 (8 samples)
	maximum = 235 (8 samples)
Flit latency average = 15.4934 (8 samples)
	minimum = 5 (8 samples)
	maximum = 234.25 (8 samples)
Fragmentation average = 0.00025036 (8 samples)
	minimum = 0 (8 samples)
	maximum = 30.5 (8 samples)
Injected packet rate average = 0.062349 (8 samples)
	minimum = 0.0243827 (8 samples)
	maximum = 0.160705 (8 samples)
Accepted packet rate average = 0.062349 (8 samples)
	minimum = 0.0269898 (8 samples)
	maximum = 0.0924273 (8 samples)
Injected flit rate average = 0.0666251 (8 samples)
	minimum = 0.0318373 (8 samples)
	maximum = 0.160896 (8 samples)
Accepted flit rate average = 0.0666251 (8 samples)
	minimum = 0.0366197 (8 samples)
	maximum = 0.0924273 (8 samples)
Injected packet size average = 1.06858 (8 samples)
Accepted packet size average = 1.06858 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 33 sec (93 sec)
gpgpu_simulation_rate = 496102 (inst/sec)
gpgpu_simulation_rate = 2812 (cycle/sec)
gpgpu_silicon_slowdown = 106685x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (29,29,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z12lud_internalPfii'
Destroy streams for kernel 9: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 9 
gpu_sim_cycle = 31694
gpu_sim_insn = 20022528
gpu_ipc =     631.7451
gpu_tot_sim_cycle = 293288
gpu_tot_sim_insn = 66160056
gpu_tot_ipc =     225.5805
gpu_tot_issued_cta = 2795
gpu_occupancy = 78.7285% 
gpu_tot_occupancy = 40.1980% 
max_total_param_size = 0
gpu_stall_dramfull = 16668
gpu_stall_icnt2sh    = 78656
partiton_level_parallism =       1.4214
partiton_level_parallism_total  =       0.5222
partiton_level_parallism_util =       1.9309
partiton_level_parallism_util_total  =       1.8294
L2_BW  =      46.4316 GB/Sec
L2_BW_total  =      17.0363 GB/Sec
gpu_total_sim_rate=529280

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1075868
	L1I_total_cache_misses = 12223
	L1I_total_cache_miss_rate = 0.0114
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8522
L1D_cache:
	L1D_cache_core[0]: Access = 11961, Miss = 7039, Miss_rate = 0.588, Pending_hits = 661, Reservation_fails = 2756
	L1D_cache_core[1]: Access = 12009, Miss = 7058, Miss_rate = 0.588, Pending_hits = 767, Reservation_fails = 3636
	L1D_cache_core[2]: Access = 11930, Miss = 7044, Miss_rate = 0.590, Pending_hits = 813, Reservation_fails = 3904
	L1D_cache_core[3]: Access = 12025, Miss = 7001, Miss_rate = 0.582, Pending_hits = 744, Reservation_fails = 2425
	L1D_cache_core[4]: Access = 11930, Miss = 7060, Miss_rate = 0.592, Pending_hits = 816, Reservation_fails = 4065
	L1D_cache_core[5]: Access = 12250, Miss = 7194, Miss_rate = 0.587, Pending_hits = 673, Reservation_fails = 1643
	L1D_cache_core[6]: Access = 12122, Miss = 7077, Miss_rate = 0.584, Pending_hits = 616, Reservation_fails = 2468
	L1D_cache_core[7]: Access = 11994, Miss = 6974, Miss_rate = 0.581, Pending_hits = 814, Reservation_fails = 3087
	L1D_cache_core[8]: Access = 11930, Miss = 7409, Miss_rate = 0.621, Pending_hits = 675, Reservation_fails = 3702
	L1D_cache_core[9]: Access = 11994, Miss = 7030, Miss_rate = 0.586, Pending_hits = 891, Reservation_fails = 3338
	L1D_cache_core[10]: Access = 11674, Miss = 6899, Miss_rate = 0.591, Pending_hits = 852, Reservation_fails = 4059
	L1D_cache_core[11]: Access = 12314, Miss = 7105, Miss_rate = 0.577, Pending_hits = 800, Reservation_fails = 2211
	L1D_cache_core[12]: Access = 12058, Miss = 6974, Miss_rate = 0.578, Pending_hits = 853, Reservation_fails = 2149
	L1D_cache_core[13]: Access = 11946, Miss = 6852, Miss_rate = 0.574, Pending_hits = 761, Reservation_fails = 2388
	L1D_cache_core[14]: Access = 11994, Miss = 7266, Miss_rate = 0.606, Pending_hits = 721, Reservation_fails = 4143
	L1D_total_cache_accesses = 180131
	L1D_total_cache_misses = 105982
	L1D_total_cache_miss_rate = 0.5884
	L1D_total_cache_pending_hits = 11457
	L1D_total_cache_reservation_fails = 45974
	L1D_cache_data_port_util = 0.020
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 65676
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0014
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19300
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11455
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 103309
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 45953
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 65586
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 43392
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2673
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1063645
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12223
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8522
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 134064
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 65676
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 46067
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1075868

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 45906
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 45
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 21
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8522
ctas_completed 2795, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
10008, 7059, 3441, 3441, 3441, 3441, 3441, 3441, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 
gpgpu_n_tot_thrd_icount = 68085600
gpgpu_n_tot_w_icount = 2127675
gpgpu_n_stall_shd_mem = 112474
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 103309
gpgpu_n_mem_write_global = 46067
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2145024
gpgpu_n_store_insn = 737072
gpgpu_n_shmem_insn = 24105416
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2092704
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 21672
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4338
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 86464
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:420634	W0_Idle:1684160	W0_Scoreboard:2043745	W1:948	W2:888	W3:828	W4:768	W5:708	W6:648	W7:588	W8:528	W9:468	W10:408	W11:348	W12:288	W13:228	W14:168	W15:102	W16:107043	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2012718
single_issue_nums: WS0:1069467	WS1:1058208	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 826472 {8:103309,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3316824 {72:46067,}
traffic_breakdown_coretomem[INST_ACC_R] = 30144 {8:3768,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16529440 {40:413236,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 737072 {8:92134,}
traffic_breakdown_memtocore[INST_ACC_R] = 602880 {40:15072,}
maxmflatency = 1145 
max_icnt2mem_latency = 958 
maxmrqlatency = 215 
max_icnt2sh_latency = 281 
averagemflatency = 247 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 63 
mrq_lat_table:82631 	3002 	12599 	8395 	6927 	1333 	405 	72 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	310515 	183492 	11092 	301 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3520 	194 	68 	138355 	5594 	4753 	579 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	45340 	66212 	71169 	92126 	175630 	54884 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	295 	54 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     14413     18488     15481     21638     17819     32729     19021     21982     21096     32743     22344     19956     24475     18518     25499 
dram[1]:     13261     15088     15625     15611     17825     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     18538 
dram[3]:     13000     13256     15610     15611     17851     17824     19194     18930     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18456     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     18542     25531 
dram[5]:     29149     12995     15610     15617     17840     17850     18932     19196     21090     21289     21988     22360     24476     24577     25277     25438 
average row accesses per activate:
dram[0]: 11.017094 18.461538 10.235294 19.176470  8.873494 12.623854  8.217143 18.594595  8.228070 15.636364 10.685715 31.411764 16.666666 47.157894 23.538462 179.199997 
dram[1]: 24.448980 19.047619 19.636364 19.176470 13.760000 11.862069 18.105263 14.956522 14.040816 12.981133 28.102564 27.384615 42.666668 42.666668 179.199997 179.199997 
dram[2]: 18.151516 11.008474 18.514286 10.218978 12.070175  9.220126 18.594595  8.083798 13.490196  8.392858 31.314285 11.913043 42.666668 17.886793 179.199997 22.268293 
dram[3]: 22.603773 22.830189 20.250000 21.733334 13.230769 13.623762 14.040816 18.105263 13.230769 14.638298 24.355556 29.666666 52.705883 47.157894 179.199997 179.199997 
dram[4]: 10.508197 19.639345 10.496241 19.757576  8.932515 13.760000  8.247127 20.235294  8.331361 15.460674 12.482759 30.514286 16.135593 52.705883 23.205128 179.199997 
dram[5]: 23.529411 21.563637 21.032259 18.628571 13.490196 13.230769 17.641026 16.000000 14.638298 13.359223 28.864864 27.384615 42.666668 52.705883 179.199997 179.199997 
average row locality = 115364/7076 = 16.303562
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       314       336       370       384       415       448       412       448       417       448       342       360       238       256       245       256 
dram[1]:       332       336       384       384       448       448       448       448       448       448       368       360       256       256       256       256 
dram[2]:       332       322       384       370       448       415       448       413       448       417       368       334       256       238       256       244 
dram[3]:       332       340       384       384       448       448       448       448       448       448       368       360       256       256       256       256 
dram[4]:       317       340       370       384       415       448       412       448       418       448       332       360       240       256       243       256 
dram[5]:       336       340       384       384       448       448       448       448       448       448       360       360       256       256       256       256 
total dram writes = 34701
bank skew: 448/238 = 1.88
chip skew: 5880/5687 = 1.03
average mf latency per bank:
dram[0]:      10891      5232      9307      5258      6344      1791      6415      1711      5602      1574      5162      1545      6324      1790      6015      1927
dram[1]:       5503      5312      5260      5102      1836      1749      1740      1724      1627      1584      1638      1543      1902      1997      1896      1860
dram[2]:       5281     10109      5041      9600      1760      6070      1670      6375      1564      5313      1509      5056      1863      6193      1865      6283
dram[3]:       5463      5340      4995      5362      1788      1836      1722      1750      1608      1582      1574      1651      1956      1872      1839      1960
dram[4]:      11234      5112      9181      5239      5762      1773      5766      1747      4982      1585      4850      1558      6506      1835      7000      1913
dram[5]:       5228      5104      5262      5033      1808      1762      1758      1652      1657      1547      1678      1507      1873      1993      1902      1902
maximum mf latency per bank:
dram[0]:        673       439      1046       509      1088       529      1145       528       614       398       636       409       670       359       727       451
dram[1]:        451       460       468       484       443       514       484       492       385       383       409       414       391       448       433       405
dram[2]:        446       738       463      1010       534       996       475      1115       401       622       414       648       508       612       427       587
dram[3]:        444       460       451       537       553       506       604       554       423       386       447       449       411       425       433       440
dram[4]:        822       405      1013       499      1044       493      1053       534       650       399       647       440       634       398       660       393
dram[5]:        444       419       555       459       488       505       499       529       433       405       461       464       411       450       428       442
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=903303 n_nop=878371 n_act=1439 n_pre=1423 n_ref_event=94221443153488 n_req=19481 n_rd=16394 n_rd_L2_A=0 n_write=0 n_wr_bk=5689 bw_util=0.04889
n_activity=129000 dram_eff=0.3424
bk0: 1106a 896240i bk1: 1032a 896504i bk2: 1172a 894778i bk3: 1112a 896322i bk4: 1220a 893137i bk5: 1152a 894353i bk6: 1194a 893348i bk7: 1152a 895391i bk8: 1160a 893812i bk9: 1152a 894827i bk10: 920a 895624i bk11: 888a 897329i bk12: 816a 898078i bk13: 768a 898958i bk14: 782a 898901i bk15: 768a 899548i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926698
Row_Buffer_Locality_read = 0.960656
Row_Buffer_Locality_write = 0.746356
Bank_Level_Parallism = 1.443994
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.050829
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.048894 
total_CMD = 903303 
util_bw = 44166 
Wasted_Col = 40781 
Wasted_Row = 13695 
Idle = 804661 

BW Util Bottlenecks: 
RCDc_limit = 7073 
RCDWRc_limit = 4636 
WTRc_limit = 4592 
RTWc_limit = 28699 
CCDLc_limit = 13543 
rwq = 0 
CCDLc_limit_alone = 6862 
WTRc_limit_alone = 3861 
RTWc_limit_alone = 22749 

Commands details: 
total_CMD = 903303 
n_nop = 878371 
Read = 16394 
Write = 0 
L2_Alloc = 0 
L2_WB = 5689 
n_act = 1439 
n_pre = 1423 
n_ref = 94221443153488 
n_req = 19481 
total_req = 22083 

Dual Bus Interface Util: 
issued_total_row = 2862 
issued_total_col = 22083 
Row_Bus_Util =  0.003168 
CoL_Bus_Util = 0.024447 
Either_Row_CoL_Bus_Util = 0.027601 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.000521 
queue_avg = 0.217577 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.217577
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=903303 n_nop=879430 n_act=978 n_pre=962 n_ref_event=4560869750798743682 n_req=19002 n_rd=16064 n_rd_L2_A=0 n_write=0 n_wr_bk=5876 bw_util=0.04858
n_activity=118390 dram_eff=0.3706
bk0: 1032a 896568i bk1: 1032a 896404i bk2: 1104a 896304i bk3: 1112a 895877i bk4: 1152a 894647i bk5: 1152a 894172i bk6: 1152a 895358i bk7: 1152a 894583i bk8: 1152a 894988i bk9: 1152a 894690i bk10: 912a 896929i bk11: 888a 897456i bk12: 768a 898427i bk13: 768a 898203i bk14: 768a 899434i bk15: 768a 899438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949269
Row_Buffer_Locality_read = 0.970991
Row_Buffer_Locality_write = 0.830497
Bank_Level_Parallism = 1.469194
Bank_Level_Parallism_Col = 1.473983
Bank_Level_Parallism_Ready = 1.062890
write_to_read_ratio_blp_rw_average = 0.606740
GrpLevelPara = 1.235802 

BW Util details:
bwutil = 0.048577 
total_CMD = 903303 
util_bw = 43880 
Wasted_Col = 37895 
Wasted_Row = 10837 
Idle = 810691 

BW Util Bottlenecks: 
RCDc_limit = 5221 
RCDWRc_limit = 2934 
WTRc_limit = 4658 
RTWc_limit = 27715 
CCDLc_limit = 13640 
rwq = 0 
CCDLc_limit_alone = 6776 
WTRc_limit_alone = 3738 
RTWc_limit_alone = 21771 

Commands details: 
total_CMD = 903303 
n_nop = 879430 
Read = 16064 
Write = 0 
L2_Alloc = 0 
L2_WB = 5876 
n_act = 978 
n_pre = 962 
n_ref = 4560869750798743682 
n_req = 19002 
total_req = 21940 

Dual Bus Interface Util: 
issued_total_row = 1940 
issued_total_col = 21940 
Row_Bus_Util =  0.002148 
CoL_Bus_Util = 0.024289 
Either_Row_CoL_Bus_Util = 0.026429 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000293 
queue_avg = 0.247586 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.247586
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=903303 n_nop=878356 n_act=1448 n_pre=1432 n_ref_event=0 n_req=19489 n_rd=16396 n_rd_L2_A=0 n_write=0 n_wr_bk=5693 bw_util=0.04891
n_activity=129152 dram_eff=0.3421
bk0: 1032a 896213i bk1: 1110a 895785i bk2: 1104a 896303i bk3: 1180a 894719i bk4: 1152a 894454i bk5: 1214a 893415i bk6: 1152a 895795i bk7: 1200a 893346i bk8: 1152a 894722i bk9: 1162a 893318i bk10: 912a 896997i bk11: 898a 896101i bk12: 768a 898630i bk13: 814a 898188i bk14: 768a 899383i bk15: 778a 898746i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926420
Row_Buffer_Locality_read = 0.960722
Row_Buffer_Locality_write = 0.744585
Bank_Level_Parallism = 1.456618
Bank_Level_Parallism_Col = 1.431421
Bank_Level_Parallism_Ready = 1.053934
write_to_read_ratio_blp_rw_average = 0.594993
GrpLevelPara = 1.216682 

BW Util details:
bwutil = 0.048907 
total_CMD = 903303 
util_bw = 44178 
Wasted_Col = 40733 
Wasted_Row = 13712 
Idle = 804680 

BW Util Bottlenecks: 
RCDc_limit = 7075 
RCDWRc_limit = 4622 
WTRc_limit = 4732 
RTWc_limit = 28764 
CCDLc_limit = 13464 
rwq = 0 
CCDLc_limit_alone = 6872 
WTRc_limit_alone = 4024 
RTWc_limit_alone = 22880 

Commands details: 
total_CMD = 903303 
n_nop = 878356 
Read = 16396 
Write = 0 
L2_Alloc = 0 
L2_WB = 5693 
n_act = 1448 
n_pre = 1432 
n_ref = 0 
n_req = 19489 
total_req = 22089 

Dual Bus Interface Util: 
issued_total_row = 2880 
issued_total_col = 22089 
Row_Bus_Util =  0.003188 
CoL_Bus_Util = 0.024454 
Either_Row_CoL_Bus_Util = 0.027618 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.000882 
queue_avg = 0.228228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.228228
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=903303 n_nop=879476 n_act=949 n_pre=933 n_ref_event=13984 n_req=19012 n_rd=16072 n_rd_L2_A=0 n_write=0 n_wr_bk=5880 bw_util=0.0486
n_activity=117880 dram_eff=0.3724
bk0: 1032a 896641i bk1: 1040a 896640i bk2: 1104a 896176i bk3: 1112a 895951i bk4: 1152a 893947i bk5: 1152a 894423i bk6: 1152a 894469i bk7: 1152a 895349i bk8: 1152a 894654i bk9: 1152a 894751i bk10: 912a 896781i bk11: 888a 897112i bk12: 768a 898939i bk13: 768a 898691i bk14: 768a 899326i bk15: 768a 899449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950873
Row_Buffer_Locality_read = 0.971939
Row_Buffer_Locality_write = 0.835714
Bank_Level_Parallism = 1.474883
Bank_Level_Parallism_Col = 1.481246
Bank_Level_Parallism_Ready = 1.067822
write_to_read_ratio_blp_rw_average = 0.613048
GrpLevelPara = 1.244774 

BW Util details:
bwutil = 0.048604 
total_CMD = 903303 
util_bw = 43904 
Wasted_Col = 37813 
Wasted_Row = 10728 
Idle = 810858 

BW Util Bottlenecks: 
RCDc_limit = 5049 
RCDWRc_limit = 2860 
WTRc_limit = 4423 
RTWc_limit = 28172 
CCDLc_limit = 13495 
rwq = 0 
CCDLc_limit_alone = 6655 
WTRc_limit_alone = 3589 
RTWc_limit_alone = 22166 

Commands details: 
total_CMD = 903303 
n_nop = 879476 
Read = 16072 
Write = 0 
L2_Alloc = 0 
L2_WB = 5880 
n_act = 949 
n_pre = 933 
n_ref = 13984 
n_req = 19012 
total_req = 21952 

Dual Bus Interface Util: 
issued_total_row = 1882 
issued_total_col = 21952 
Row_Bus_Util =  0.002083 
CoL_Bus_Util = 0.024302 
Either_Row_CoL_Bus_Util = 0.026378 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000294 
queue_avg = 0.258399 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.258399
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=903303 n_nop=878518 n_act=1402 n_pre=1386 n_ref_event=0 n_req=19410 n_rd=16330 n_rd_L2_A=0 n_write=0 n_wr_bk=5687 bw_util=0.04875
n_activity=127657 dram_eff=0.3449
bk0: 1096a 895791i bk1: 1028a 896486i bk2: 1176a 894820i bk3: 1112a 896194i bk4: 1204a 893479i bk5: 1152a 894901i bk6: 1192a 893397i bk7: 1152a 895992i bk8: 1160a 893523i bk9: 1152a 894677i bk10: 894a 896599i bk11: 888a 897262i bk12: 816a 898279i bk13: 768a 899044i bk14: 772a 898894i bk15: 768a 899393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928542
Row_Buffer_Locality_read = 0.961972
Row_Buffer_Locality_write = 0.751299
Bank_Level_Parallism = 1.449118
Bank_Level_Parallism_Col = 1.414520
Bank_Level_Parallism_Ready = 1.044385
write_to_read_ratio_blp_rw_average = 0.590885
GrpLevelPara = 1.211376 

BW Util details:
bwutil = 0.048748 
total_CMD = 903303 
util_bw = 44034 
Wasted_Col = 40241 
Wasted_Row = 12930 
Idle = 806098 

BW Util Bottlenecks: 
RCDc_limit = 6874 
RCDWRc_limit = 4475 
WTRc_limit = 4795 
RTWc_limit = 28034 
CCDLc_limit = 13184 
rwq = 0 
CCDLc_limit_alone = 6800 
WTRc_limit_alone = 4038 
RTWc_limit_alone = 22407 

Commands details: 
total_CMD = 903303 
n_nop = 878518 
Read = 16330 
Write = 0 
L2_Alloc = 0 
L2_WB = 5687 
n_act = 1402 
n_pre = 1386 
n_ref = 0 
n_req = 19410 
total_req = 22017 

Dual Bus Interface Util: 
issued_total_row = 2788 
issued_total_col = 22017 
Row_Bus_Util =  0.003086 
CoL_Bus_Util = 0.024374 
Either_Row_CoL_Bus_Util = 0.027438 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.000807 
queue_avg = 0.210671 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.210671
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=903303 n_nop=879531 n_act=944 n_pre=928 n_ref_event=94221445744656 n_req=18970 n_rd=16032 n_rd_L2_A=0 n_write=0 n_wr_bk=5876 bw_util=0.04851
n_activity=117442 dram_eff=0.3731
bk0: 1032a 896379i bk1: 1016a 896594i bk2: 1112a 896396i bk3: 1112a 895892i bk4: 1152a 894521i bk5: 1152a 894561i bk6: 1152a 895683i bk7: 1152a 894697i bk8: 1152a 894743i bk9: 1152a 894809i bk10: 888a 897123i bk11: 888a 896965i bk12: 768a 898566i bk13: 768a 898422i bk14: 768a 899212i bk15: 768a 899336i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951028
Row_Buffer_Locality_read = 0.972118
Row_Buffer_Locality_write = 0.835943
Bank_Level_Parallism = 1.475792
Bank_Level_Parallism_Col = 1.479083
Bank_Level_Parallism_Ready = 1.067496
write_to_read_ratio_blp_rw_average = 0.611555
GrpLevelPara = 1.239461 

BW Util details:
bwutil = 0.048506 
total_CMD = 903303 
util_bw = 43816 
Wasted_Col = 37802 
Wasted_Row = 10321 
Idle = 811364 

BW Util Bottlenecks: 
RCDc_limit = 5082 
RCDWRc_limit = 2764 
WTRc_limit = 4611 
RTWc_limit = 27931 
CCDLc_limit = 13615 
rwq = 0 
CCDLc_limit_alone = 6719 
WTRc_limit_alone = 3726 
RTWc_limit_alone = 21920 

Commands details: 
total_CMD = 903303 
n_nop = 879531 
Read = 16032 
Write = 0 
L2_Alloc = 0 
L2_WB = 5876 
n_act = 944 
n_pre = 928 
n_ref = 94221445744656 
n_req = 18970 
total_req = 21908 

Dual Bus Interface Util: 
issued_total_row = 1872 
issued_total_col = 21908 
Row_Bus_Util =  0.002072 
CoL_Bus_Util = 0.024253 
Either_Row_CoL_Bus_Util = 0.026317 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000337 
queue_avg = 0.259702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.259702

========= L2 cache stats =========
L2_cache_bank[0]: Access = 61820, Miss = 9122, Miss_rate = 0.148, Pending_hits = 3666, Reservation_fails = 1886
L2_cache_bank[1]: Access = 37692, Miss = 8024, Miss_rate = 0.213, Pending_hits = 2864, Reservation_fails = 1413
L2_cache_bank[2]: Access = 37088, Miss = 8040, Miss_rate = 0.217, Pending_hits = 2618, Reservation_fails = 1326
L2_cache_bank[3]: Access = 37352, Miss = 8024, Miss_rate = 0.215, Pending_hits = 2703, Reservation_fails = 1757
L2_cache_bank[4]: Access = 37376, Miss = 8040, Miss_rate = 0.215, Pending_hits = 2731, Reservation_fails = 1287
L2_cache_bank[5]: Access = 61814, Miss = 9122, Miss_rate = 0.148, Pending_hits = 3725, Reservation_fails = 2401
L2_cache_bank[6]: Access = 37024, Miss = 8040, Miss_rate = 0.217, Pending_hits = 2523, Reservation_fails = 1255
L2_cache_bank[7]: Access = 37380, Miss = 8032, Miss_rate = 0.215, Pending_hits = 2607, Reservation_fails = 1417
L2_cache_bank[8]: Access = 61242, Miss = 9064, Miss_rate = 0.148, Pending_hits = 3639, Reservation_fails = 1800
L2_cache_bank[9]: Access = 37512, Miss = 8020, Miss_rate = 0.214, Pending_hits = 2833, Reservation_fails = 1531
L2_cache_bank[10]: Access = 37216, Miss = 8024, Miss_rate = 0.216, Pending_hits = 2579, Reservation_fails = 1315
L2_cache_bank[11]: Access = 36956, Miss = 8008, Miss_rate = 0.217, Pending_hits = 2648, Reservation_fails = 1259
L2_total_cache_accesses = 520472
L2_total_cache_misses = 99560
L2_total_cache_miss_rate = 0.1913
L2_total_cache_pending_hits = 35136
L2_total_cache_reservation_fails = 18647
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 284262
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32804
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23744
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2677
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 72426
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 89862
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1136
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1136
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 11624
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 2332
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 279
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15970
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 837
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 413236
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 92134
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15072
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 932
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1745
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 15970
L2_cache_data_port_util = 0.110
L2_cache_fill_port_util = 0.028

icnt_total_pkts_mem_to_simt=520472
icnt_total_pkts_simt_to_mem=199226
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 51.8407
	minimum = 5
	maximum = 865
Network latency average = 48.9154
	minimum = 5
	maximum = 865
Slowest packet = 480320
Flit latency average = 46.0749
	minimum = 5
	maximum = 865
Slowest flit = 512931
Fragmentation average = 0.000181504
	minimum = 0
	maximum = 36
Injected packet rate average = 0.23178
	minimum = 0.0908689 (at node 10)
	maximum = 0.534423 (at node 20)
Accepted packet rate average = 0.23178
	minimum = 0.10737 (at node 21)
	maximum = 0.340885 (at node 8)
Injected flit rate average = 0.247504
	minimum = 0.11813 (at node 10)
	maximum = 0.534423 (at node 20)
Accepted flit rate average= 0.247504
	minimum = 0.146495 (at node 21)
	maximum = 0.340885 (at node 8)
Injected packet length average = 1.06784
Accepted packet length average = 1.06784
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.7197 (9 samples)
	minimum = 5 (9 samples)
	maximum = 307.333 (9 samples)
Network latency average = 19.67 (9 samples)
	minimum = 5 (9 samples)
	maximum = 305 (9 samples)
Flit latency average = 18.8913 (9 samples)
	minimum = 5 (9 samples)
	maximum = 304.333 (9 samples)
Fragmentation average = 0.000242709 (9 samples)
	minimum = 0 (9 samples)
	maximum = 31.1111 (9 samples)
Injected packet rate average = 0.0811747 (9 samples)
	minimum = 0.0317701 (9 samples)
	maximum = 0.202229 (9 samples)
Accepted packet rate average = 0.0811747 (9 samples)
	minimum = 0.035921 (9 samples)
	maximum = 0.120034 (9 samples)
Injected flit rate average = 0.0867228 (9 samples)
	minimum = 0.0414253 (9 samples)
	maximum = 0.202399 (9 samples)
Accepted flit rate average = 0.0867228 (9 samples)
	minimum = 0.048828 (9 samples)
	maximum = 0.120034 (9 samples)
Injected packet size average = 1.06835 (9 samples)
Accepted packet size average = 1.06835 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 5 sec (125 sec)
gpgpu_simulation_rate = 529280 (inst/sec)
gpgpu_simulation_rate = 2346 (cycle/sec)
gpgpu_silicon_slowdown = 127877x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a30717d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 10: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 10 
gpu_sim_cycle = 29305
gpu_sim_insn = 19880
gpu_ipc =       0.6784
gpu_tot_sim_cycle = 322593
gpu_tot_sim_insn = 66179936
gpu_tot_ipc =     205.1499
gpu_tot_issued_cta = 2796
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 39.8454% 
max_total_param_size = 0
gpu_stall_dramfull = 16668
gpu_stall_icnt2sh    = 78656
partiton_level_parallism =       0.0015
partiton_level_parallism_total  =       0.4749
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8289
L2_BW  =       0.0465 GB/Sec
L2_BW_total  =      15.4929 GB/Sec
gpu_total_sim_rate=521101

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1077540
	L1I_total_cache_misses = 12235
	L1I_total_cache_miss_rate = 0.0114
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8522
L1D_cache:
	L1D_cache_core[0]: Access = 11961, Miss = 7039, Miss_rate = 0.588, Pending_hits = 661, Reservation_fails = 2756
	L1D_cache_core[1]: Access = 12009, Miss = 7058, Miss_rate = 0.588, Pending_hits = 767, Reservation_fails = 3636
	L1D_cache_core[2]: Access = 11930, Miss = 7044, Miss_rate = 0.590, Pending_hits = 813, Reservation_fails = 3904
	L1D_cache_core[3]: Access = 12025, Miss = 7001, Miss_rate = 0.582, Pending_hits = 744, Reservation_fails = 2425
	L1D_cache_core[4]: Access = 11930, Miss = 7060, Miss_rate = 0.592, Pending_hits = 816, Reservation_fails = 4065
	L1D_cache_core[5]: Access = 12250, Miss = 7194, Miss_rate = 0.587, Pending_hits = 673, Reservation_fails = 1643
	L1D_cache_core[6]: Access = 12122, Miss = 7077, Miss_rate = 0.584, Pending_hits = 616, Reservation_fails = 2468
	L1D_cache_core[7]: Access = 11994, Miss = 6974, Miss_rate = 0.581, Pending_hits = 814, Reservation_fails = 3087
	L1D_cache_core[8]: Access = 11930, Miss = 7409, Miss_rate = 0.621, Pending_hits = 675, Reservation_fails = 3702
	L1D_cache_core[9]: Access = 11994, Miss = 7030, Miss_rate = 0.586, Pending_hits = 891, Reservation_fails = 3338
	L1D_cache_core[10]: Access = 11705, Miss = 6915, Miss_rate = 0.591, Pending_hits = 852, Reservation_fails = 4059
	L1D_cache_core[11]: Access = 12314, Miss = 7105, Miss_rate = 0.577, Pending_hits = 800, Reservation_fails = 2211
	L1D_cache_core[12]: Access = 12058, Miss = 6974, Miss_rate = 0.578, Pending_hits = 853, Reservation_fails = 2149
	L1D_cache_core[13]: Access = 11946, Miss = 6852, Miss_rate = 0.574, Pending_hits = 761, Reservation_fails = 2388
	L1D_cache_core[14]: Access = 11994, Miss = 7266, Miss_rate = 0.606, Pending_hits = 721, Reservation_fails = 4143
	L1D_total_cache_accesses = 180162
	L1D_total_cache_misses = 105998
	L1D_total_cache_miss_rate = 0.5883
	L1D_total_cache_pending_hits = 11457
	L1D_total_cache_reservation_fails = 45974
	L1D_cache_data_port_util = 0.020
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 65682
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0014
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19300
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11455
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 103325
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 45953
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 65592
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 43407
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2673
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1065305
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12235
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8522
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 134080
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 65682
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 46082
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1077540

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 45906
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 45
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 21
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8522
ctas_completed 2796, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
10008, 7059, 3441, 3441, 3441, 3441, 3441, 3441, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 
gpgpu_n_tot_thrd_icount = 68179968
gpgpu_n_tot_w_icount = 2130624
gpgpu_n_stall_shd_mem = 112978
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 103325
gpgpu_n_mem_write_global = 46082
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2145280
gpgpu_n_store_insn = 737312
gpgpu_n_shmem_insn = 24110112
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2092800
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 22176
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4338
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 86464
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:420634	W0_Idle:1718429	W0_Scoreboard:2065135	W1:1264	W2:1184	W3:1104	W4:1024	W5:944	W6:864	W7:784	W8:704	W9:624	W10:544	W11:464	W12:384	W13:304	W14:224	W15:136	W16:107354	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2012718
single_issue_nums: WS0:1072416	WS1:1058208	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 826600 {8:103325,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3317904 {72:46082,}
traffic_breakdown_coretomem[INST_ACC_R] = 30240 {8:3780,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16532000 {40:413300,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 737312 {8:92164,}
traffic_breakdown_memtocore[INST_ACC_R] = 604800 {40:15120,}
maxmflatency = 1145 
max_icnt2mem_latency = 958 
maxmrqlatency = 215 
max_icnt2sh_latency = 281 
averagemflatency = 247 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 63 
mrq_lat_table:82747 	3002 	12617 	8396 	6927 	1333 	405 	72 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	310609 	183492 	11092 	301 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3532 	194 	68 	138386 	5594 	4753 	579 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	45434 	66212 	71169 	92126 	175630 	54884 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	308 	54 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     14413     18488     15481     21638     17819     32729     19021     21982     21096     32743     22344     19956     24475     18518     25499 
dram[1]:     13261     15088     15625     15611     17825     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     18538 
dram[3]:     13000     13256     15610     15611     17851     17824     19194     18930     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18456     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     18542     25531 
dram[5]:     29149     12995     15610     15617     17840     17850     18932     19196     21090     21289     21988     22360     24476     24577     25277     25438 
average row accesses per activate:
dram[0]: 10.873950 18.461538 10.235294 19.176470  9.018072 12.623854  8.217143 18.594595  8.228070 15.636364 10.685715 31.411764 16.482759 47.157894 23.538462 179.199997 
dram[1]: 24.120001 19.047619 19.636364 19.176470 13.760000 11.862069 18.105263 14.956522 14.040816 12.981133 28.102564 27.384615 40.818180 42.666668 179.199997 179.199997 
dram[2]: 18.000000 11.008474 18.514286 10.218978 12.070175  9.345912 18.594595  8.083798 13.490196  8.392858 31.314285 11.913043 40.818180 17.648148 179.199997 22.268293 
dram[3]: 22.333334 22.830189 20.250000 21.733334 13.230769 13.623762 14.040816 18.105263 13.230769 14.638298 24.355556 29.666666 49.888889 47.157894 179.199997 179.199997 
dram[4]: 10.487804 19.639345 10.496241 19.757576  9.055215 13.760000  8.247127 20.235294  8.331361 15.460674 12.482759 30.514286 15.983334 52.705883 23.205128 179.199997 
dram[5]: 23.230770 21.563637 21.032259 18.628571 13.490196 13.230769 17.641026 16.000000 14.638298 13.359223 28.864864 27.384615 40.818180 52.705883 179.199997 179.199997 
average row locality = 115499/7090 = 16.290409
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       316       336       370       384       415       448       412       448       417       448       342       360       250       256       245       256 
dram[1]:       332       336       384       384       448       448       448       448       448       448       368       360       260       256       256       256 
dram[2]:       332       322       384       370       448       415       448       413       448       417       368       334       260       248       256       244 
dram[3]:       332       340       384       384       448       448       448       448       448       448       368       360       260       256       256       256 
dram[4]:       317       340       370       384       415       448       412       448       418       448       332       360       254       256       243       256 
dram[5]:       336       340       384       384       448       448       448       448       448       448       360       360       260       256       256       256 
total dram writes = 34755
bank skew: 448/243 = 1.84
chip skew: 5884/5701 = 1.03
average mf latency per bank:
dram[0]:      10822      5232      9307      5258      6361      1791      6415      1711      5602      1574      5162      1545      6020      1790      6015      1927
dram[1]:       5503      5312      5260      5102      1836      1749      1740      1724      1627      1584      1638      1543      1872      1997      1896      1860
dram[2]:       5281     10109      5041      9600      1760      6085      1670      6375      1564      5313      1509      5056      1834      5944      1865      6283
dram[3]:       5463      5340      4995      5362      1788      1836      1722      1750      1608      1582      1574      1651      1926      1872      1839      1960
dram[4]:      11234      5112      9181      5239      5777      1773      5766      1747      4982      1585      4850      1558      6148      1835      7000      1913
dram[5]:       5228      5104      5262      5033      1808      1762      1758      1652      1657      1547      1678      1507      1844      1993      1902      1902
maximum mf latency per bank:
dram[0]:        673       439      1046       509      1088       529      1145       528       614       398       636       409       670       359       727       451
dram[1]:        451       460       468       484       443       514       484       492       385       383       409       414       391       448       433       405
dram[2]:        446       738       463      1010       534       996       475      1115       401       622       414       648       508       612       427       587
dram[3]:        444       460       451       537       553       506       604       554       423       386       447       449       411       425       433       440
dram[4]:        822       405      1013       499      1044       493      1053       534       650       399       647       440       634       398       660       393
dram[5]:        444       419       555       459       488       505       499       529       433       405       461       464       411       450       428       442
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=993560 n_nop=968580 n_act=1442 n_pre=1426 n_ref_event=94221443153488 n_req=19516 n_rd=16422 n_rd_L2_A=0 n_write=0 n_wr_bk=5703 bw_util=0.04454
n_activity=129339 dram_eff=0.3421
bk0: 1110a 986439i bk1: 1032a 986759i bk2: 1172a 985033i bk3: 1112a 986577i bk4: 1244a 983393i bk5: 1152a 984610i bk6: 1194a 983605i bk7: 1152a 985648i bk8: 1160a 984069i bk9: 1152a 985084i bk10: 920a 985882i bk11: 888a 987587i bk12: 816a 988188i bk13: 768a 989214i bk14: 782a 989159i bk15: 768a 989806i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926676
Row_Buffer_Locality_read = 0.960663
Row_Buffer_Locality_write = 0.746283
Bank_Level_Parallism = 1.443124
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.050733
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.044537 
total_CMD = 993560 
util_bw = 44250 
Wasted_Col = 40897 
Wasted_Row = 13730 
Idle = 894683 

BW Util Bottlenecks: 
RCDc_limit = 7085 
RCDWRc_limit = 4650 
WTRc_limit = 4592 
RTWc_limit = 28786 
CCDLc_limit = 13569 
rwq = 0 
CCDLc_limit_alone = 6872 
WTRc_limit_alone = 3861 
RTWc_limit_alone = 22820 

Commands details: 
total_CMD = 993560 
n_nop = 968580 
Read = 16422 
Write = 0 
L2_Alloc = 0 
L2_WB = 5703 
n_act = 1442 
n_pre = 1426 
n_ref = 94221443153488 
n_req = 19516 
total_req = 22125 

Dual Bus Interface Util: 
issued_total_row = 2868 
issued_total_col = 22125 
Row_Bus_Util =  0.002887 
CoL_Bus_Util = 0.022268 
Either_Row_CoL_Bus_Util = 0.025142 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.000520 
queue_avg = 0.197900 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.1979
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=993560 n_nop=969671 n_act=980 n_pre=964 n_ref_event=4560869750798743682 n_req=19012 n_rd=16072 n_rd_L2_A=0 n_write=0 n_wr_bk=5880 bw_util=0.04419
n_activity=118487 dram_eff=0.3705
bk0: 1040a 986795i bk1: 1032a 986658i bk2: 1104a 986559i bk3: 1112a 986132i bk4: 1152a 984902i bk5: 1152a 984429i bk6: 1152a 985615i bk7: 1152a 984840i bk8: 1152a 985246i bk9: 1152a 984949i bk10: 912a 987188i bk11: 888a 987715i bk12: 768a 988616i bk13: 768a 988460i bk14: 768a 989691i bk15: 768a 989695i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949190
Row_Buffer_Locality_read = 0.970943
Row_Buffer_Locality_write = 0.830272
Bank_Level_Parallism = 1.469169
Bank_Level_Parallism_Col = 1.473830
Bank_Level_Parallism_Ready = 1.062855
write_to_read_ratio_blp_rw_average = 0.606853
GrpLevelPara = 1.235606 

BW Util details:
bwutil = 0.044189 
total_CMD = 993560 
util_bw = 43904 
Wasted_Col = 37937 
Wasted_Row = 10849 
Idle = 900870 

BW Util Bottlenecks: 
RCDc_limit = 5233 
RCDWRc_limit = 2940 
WTRc_limit = 4658 
RTWc_limit = 27743 
CCDLc_limit = 13652 
rwq = 0 
CCDLc_limit_alone = 6781 
WTRc_limit_alone = 3738 
RTWc_limit_alone = 21792 

Commands details: 
total_CMD = 993560 
n_nop = 969671 
Read = 16072 
Write = 0 
L2_Alloc = 0 
L2_WB = 5880 
n_act = 980 
n_pre = 964 
n_ref = 4560869750798743682 
n_req = 19012 
total_req = 21952 

Dual Bus Interface Util: 
issued_total_row = 1944 
issued_total_col = 21952 
Row_Bus_Util =  0.001957 
CoL_Bus_Util = 0.022094 
Either_Row_CoL_Bus_Util = 0.024044 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000293 
queue_avg = 0.225149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.225149
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=993560 n_nop=968565 n_act=1451 n_pre=1435 n_ref_event=0 n_req=19524 n_rd=16424 n_rd_L2_A=0 n_write=0 n_wr_bk=5707 bw_util=0.04455
n_activity=129458 dram_eff=0.3419
bk0: 1040a 986439i bk1: 1110a 986039i bk2: 1104a 986558i bk3: 1180a 984974i bk4: 1152a 984710i bk5: 1234a 983672i bk6: 1152a 986052i bk7: 1200a 983603i bk8: 1152a 984980i bk9: 1162a 983577i bk10: 912a 987256i bk11: 898a 986361i bk12: 768a 988818i bk13: 814a 988323i bk14: 768a 989638i bk15: 778a 989002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926398
Row_Buffer_Locality_read = 0.960728
Row_Buffer_Locality_write = 0.744516
Bank_Level_Parallism = 1.456127
Bank_Level_Parallism_Col = 1.430779
Bank_Level_Parallism_Ready = 1.053832
write_to_read_ratio_blp_rw_average = 0.595572
GrpLevelPara = 1.216163 

BW Util details:
bwutil = 0.044549 
total_CMD = 993560 
util_bw = 44262 
Wasted_Col = 40851 
Wasted_Row = 13730 
Idle = 894717 

BW Util Bottlenecks: 
RCDc_limit = 7087 
RCDWRc_limit = 4635 
WTRc_limit = 4732 
RTWc_limit = 28863 
CCDLc_limit = 13493 
rwq = 0 
CCDLc_limit_alone = 6882 
WTRc_limit_alone = 4024 
RTWc_limit_alone = 22960 

Commands details: 
total_CMD = 993560 
n_nop = 968565 
Read = 16424 
Write = 0 
L2_Alloc = 0 
L2_WB = 5707 
n_act = 1451 
n_pre = 1435 
n_ref = 0 
n_req = 19524 
total_req = 22131 

Dual Bus Interface Util: 
issued_total_row = 2886 
issued_total_col = 22131 
Row_Bus_Util =  0.002905 
CoL_Bus_Util = 0.022274 
Either_Row_CoL_Bus_Util = 0.025157 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.000880 
queue_avg = 0.207553 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.207553
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=993560 n_nop=969717 n_act=951 n_pre=935 n_ref_event=13984 n_req=19022 n_rd=16080 n_rd_L2_A=0 n_write=0 n_wr_bk=5884 bw_util=0.04421
n_activity=117977 dram_eff=0.3723
bk0: 1040a 986868i bk1: 1040a 986894i bk2: 1104a 986431i bk3: 1112a 986206i bk4: 1152a 984202i bk5: 1152a 984679i bk6: 1152a 984726i bk7: 1152a 985606i bk8: 1152a 984912i bk9: 1152a 985010i bk10: 912a 987040i bk11: 888a 987371i bk12: 768a 989128i bk13: 768a 988948i bk14: 768a 989583i bk15: 768a 989706i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950794
Row_Buffer_Locality_read = 0.971891
Row_Buffer_Locality_write = 0.835486
Bank_Level_Parallism = 1.474864
Bank_Level_Parallism_Col = 1.481087
Bank_Level_Parallism_Ready = 1.067785
write_to_read_ratio_blp_rw_average = 0.613155
GrpLevelPara = 1.244570 

BW Util details:
bwutil = 0.044213 
total_CMD = 993560 
util_bw = 43928 
Wasted_Col = 37855 
Wasted_Row = 10740 
Idle = 901037 

BW Util Bottlenecks: 
RCDc_limit = 5061 
RCDWRc_limit = 2866 
WTRc_limit = 4423 
RTWc_limit = 28200 
CCDLc_limit = 13507 
rwq = 0 
CCDLc_limit_alone = 6660 
WTRc_limit_alone = 3589 
RTWc_limit_alone = 22187 

Commands details: 
total_CMD = 993560 
n_nop = 969717 
Read = 16080 
Write = 0 
L2_Alloc = 0 
L2_WB = 5884 
n_act = 951 
n_pre = 935 
n_ref = 13984 
n_req = 19022 
total_req = 21964 

Dual Bus Interface Util: 
issued_total_row = 1886 
issued_total_col = 21964 
Row_Bus_Util =  0.001898 
CoL_Bus_Util = 0.022106 
Either_Row_CoL_Bus_Util = 0.023998 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000294 
queue_avg = 0.234983 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.234983
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=993560 n_nop=968729 n_act=1404 n_pre=1388 n_ref_event=0 n_req=19445 n_rd=16358 n_rd_L2_A=0 n_write=0 n_wr_bk=5701 bw_util=0.0444
n_activity=127954 dram_eff=0.3448
bk0: 1104a 986018i bk1: 1028a 986741i bk2: 1176a 985077i bk3: 1112a 986451i bk4: 1224a 983736i bk5: 1152a 985158i bk6: 1192a 983654i bk7: 1152a 986249i bk8: 1160a 983780i bk9: 1152a 984934i bk10: 894a 986857i bk11: 888a 987520i bk12: 816a 988389i bk13: 768a 989299i bk14: 772a 989150i bk15: 768a 989649i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928568
Row_Buffer_Locality_read = 0.961976
Row_Buffer_Locality_write = 0.751539
Bank_Level_Parallism = 1.448424
Bank_Level_Parallism_Col = 1.413788
Bank_Level_Parallism_Ready = 1.044301
write_to_read_ratio_blp_rw_average = 0.591310
GrpLevelPara = 1.210903 

BW Util details:
bwutil = 0.044404 
total_CMD = 993560 
util_bw = 44118 
Wasted_Col = 40347 
Wasted_Row = 12943 
Idle = 896152 

BW Util Bottlenecks: 
RCDc_limit = 6886 
RCDWRc_limit = 4482 
WTRc_limit = 4800 
RTWc_limit = 28118 
CCDLc_limit = 13209 
rwq = 0 
CCDLc_limit_alone = 6810 
WTRc_limit_alone = 4043 
RTWc_limit_alone = 22476 

Commands details: 
total_CMD = 993560 
n_nop = 968729 
Read = 16358 
Write = 0 
L2_Alloc = 0 
L2_WB = 5701 
n_act = 1404 
n_pre = 1388 
n_ref = 0 
n_req = 19445 
total_req = 22059 

Dual Bus Interface Util: 
issued_total_row = 2792 
issued_total_col = 22059 
Row_Bus_Util =  0.002810 
CoL_Bus_Util = 0.022202 
Either_Row_CoL_Bus_Util = 0.024992 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.000805 
queue_avg = 0.191591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.191591
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=993560 n_nop=969772 n_act=946 n_pre=930 n_ref_event=94221445744656 n_req=18980 n_rd=16040 n_rd_L2_A=0 n_write=0 n_wr_bk=5880 bw_util=0.04412
n_activity=117540 dram_eff=0.373
bk0: 1040a 986606i bk1: 1016a 986848i bk2: 1112a 986651i bk3: 1112a 986147i bk4: 1152a 984777i bk5: 1152a 984818i bk6: 1152a 985940i bk7: 1152a 984954i bk8: 1152a 985001i bk9: 1152a 985068i bk10: 888a 987382i bk11: 888a 987224i bk12: 768a 988753i bk13: 768a 988678i bk14: 768a 989469i bk15: 768a 989593i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950948
Row_Buffer_Locality_read = 0.972070
Row_Buffer_Locality_write = 0.835714
Bank_Level_Parallism = 1.475766
Bank_Level_Parallism_Col = 1.478919
Bank_Level_Parallism_Ready = 1.067459
write_to_read_ratio_blp_rw_average = 0.611669
GrpLevelPara = 1.239258 

BW Util details:
bwutil = 0.044124 
total_CMD = 993560 
util_bw = 43840 
Wasted_Col = 37845 
Wasted_Row = 10333 
Idle = 901542 

BW Util Bottlenecks: 
RCDc_limit = 5094 
RCDWRc_limit = 2770 
WTRc_limit = 4611 
RTWc_limit = 27960 
CCDLc_limit = 13627 
rwq = 0 
CCDLc_limit_alone = 6724 
WTRc_limit_alone = 3726 
RTWc_limit_alone = 21942 

Commands details: 
total_CMD = 993560 
n_nop = 969772 
Read = 16040 
Write = 0 
L2_Alloc = 0 
L2_WB = 5880 
n_act = 946 
n_pre = 930 
n_ref = 94221445744656 
n_req = 18980 
total_req = 21920 

Dual Bus Interface Util: 
issued_total_row = 1876 
issued_total_col = 21920 
Row_Bus_Util =  0.001888 
CoL_Bus_Util = 0.022062 
Either_Row_CoL_Bus_Util = 0.023942 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000336 
queue_avg = 0.236165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.236165

========= L2 cache stats =========
L2_cache_bank[0]: Access = 61862, Miss = 9150, Miss_rate = 0.148, Pending_hits = 3666, Reservation_fails = 1886
L2_cache_bank[1]: Access = 37692, Miss = 8024, Miss_rate = 0.213, Pending_hits = 2864, Reservation_fails = 1413
L2_cache_bank[2]: Access = 37096, Miss = 8048, Miss_rate = 0.217, Pending_hits = 2618, Reservation_fails = 1326
L2_cache_bank[3]: Access = 37352, Miss = 8024, Miss_rate = 0.215, Pending_hits = 2703, Reservation_fails = 1757
L2_cache_bank[4]: Access = 37384, Miss = 8048, Miss_rate = 0.215, Pending_hits = 2731, Reservation_fails = 1287
L2_cache_bank[5]: Access = 61844, Miss = 9142, Miss_rate = 0.148, Pending_hits = 3725, Reservation_fails = 2401
L2_cache_bank[6]: Access = 37032, Miss = 8048, Miss_rate = 0.217, Pending_hits = 2523, Reservation_fails = 1255
L2_cache_bank[7]: Access = 37380, Miss = 8032, Miss_rate = 0.215, Pending_hits = 2607, Reservation_fails = 1417
L2_cache_bank[8]: Access = 61280, Miss = 9092, Miss_rate = 0.148, Pending_hits = 3639, Reservation_fails = 1800
L2_cache_bank[9]: Access = 37512, Miss = 8020, Miss_rate = 0.214, Pending_hits = 2833, Reservation_fails = 1531
L2_cache_bank[10]: Access = 37224, Miss = 8032, Miss_rate = 0.216, Pending_hits = 2579, Reservation_fails = 1315
L2_cache_bank[11]: Access = 36956, Miss = 8008, Miss_rate = 0.217, Pending_hits = 2648, Reservation_fails = 1259
L2_total_cache_accesses = 520614
L2_total_cache_misses = 99668
L2_total_cache_miss_rate = 0.1914
L2_total_cache_pending_hits = 35136
L2_total_cache_reservation_fails = 18647
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 284262
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32804
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23760
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2677
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 72474
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 89892
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1136
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1136
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 11628
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 2332
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 290
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15970
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 870
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 413300
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 92164
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15120
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 932
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1745
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 15970
L2_cache_data_port_util = 0.100
L2_cache_fill_port_util = 0.025

icnt_total_pkts_mem_to_simt=520614
icnt_total_pkts_simt_to_mem=199284
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 673767
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 719698
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000233812
	minimum = 0 (at node 0)
	maximum = 0.00146733 (at node 10)
Accepted packet rate average = 0.000233812
	minimum = 0 (at node 0)
	maximum = 0.00484559 (at node 10)
Injected flit rate average = 0.000252769
	minimum = 0 (at node 0)
	maximum = 0.00197918 (at node 10)
Accepted flit rate average= 0.000252769
	minimum = 0 (at node 0)
	maximum = 0.00484559 (at node 10)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.178 (10 samples)
	minimum = 5 (10 samples)
	maximum = 277.8 (10 samples)
Network latency average = 18.2111 (10 samples)
	minimum = 5 (10 samples)
	maximum = 275.1 (10 samples)
Flit latency average = 17.5022 (10 samples)
	minimum = 5 (10 samples)
	maximum = 274.4 (10 samples)
Fragmentation average = 0.000218438 (10 samples)
	minimum = 0 (10 samples)
	maximum = 28 (10 samples)
Injected packet rate average = 0.0730806 (10 samples)
	minimum = 0.0285931 (10 samples)
	maximum = 0.182153 (10 samples)
Accepted packet rate average = 0.0730806 (10 samples)
	minimum = 0.0323289 (10 samples)
	maximum = 0.108515 (10 samples)
Injected flit rate average = 0.0780758 (10 samples)
	minimum = 0.0372828 (10 samples)
	maximum = 0.182357 (10 samples)
Accepted flit rate average = 0.0780758 (10 samples)
	minimum = 0.0439452 (10 samples)
	maximum = 0.108515 (10 samples)
Injected packet size average = 1.06835 (10 samples)
Accepted packet size average = 1.06835 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 7 sec (127 sec)
gpgpu_simulation_rate = 521101 (inst/sec)
gpgpu_simulation_rate = 2540 (cycle/sec)
gpgpu_silicon_slowdown = 118110x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (28,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z13lud_perimeterPfii'
Destroy streams for kernel 11: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 11 
gpu_sim_cycle = 35532
gpu_sim_insn = 551040
gpu_ipc =      15.5083
gpu_tot_sim_cycle = 358125
gpu_tot_sim_insn = 66730976
gpu_tot_ipc =     186.3343
gpu_tot_issued_cta = 2824
gpu_occupancy = 3.8888% 
gpu_tot_occupancy = 34.6697% 
max_total_param_size = 0
gpu_stall_dramfull = 16668
gpu_stall_icnt2sh    = 78656
partiton_level_parallism =       0.0893
partiton_level_parallism_total  =       0.4366
partiton_level_parallism_util =       1.1312
partiton_level_parallism_util_total  =       1.8063
L2_BW  =       2.9601 GB/Sec
L2_BW_total  =      14.2494 GB/Sec
gpu_total_sim_rate=501736

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1094620
	L1I_total_cache_misses = 14358
	L1I_total_cache_miss_rate = 0.0131
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8522
L1D_cache:
	L1D_cache_core[0]: Access = 12119, Miss = 7119, Miss_rate = 0.587, Pending_hits = 677, Reservation_fails = 2756
	L1D_cache_core[1]: Access = 12167, Miss = 7138, Miss_rate = 0.587, Pending_hits = 783, Reservation_fails = 3636
	L1D_cache_core[2]: Access = 12088, Miss = 7124, Miss_rate = 0.589, Pending_hits = 829, Reservation_fails = 3904
	L1D_cache_core[3]: Access = 12183, Miss = 7081, Miss_rate = 0.581, Pending_hits = 760, Reservation_fails = 2425
	L1D_cache_core[4]: Access = 12088, Miss = 7140, Miss_rate = 0.591, Pending_hits = 832, Reservation_fails = 4065
	L1D_cache_core[5]: Access = 12408, Miss = 7274, Miss_rate = 0.586, Pending_hits = 689, Reservation_fails = 1643
	L1D_cache_core[6]: Access = 12280, Miss = 7157, Miss_rate = 0.583, Pending_hits = 632, Reservation_fails = 2468
	L1D_cache_core[7]: Access = 12152, Miss = 7054, Miss_rate = 0.580, Pending_hits = 830, Reservation_fails = 3087
	L1D_cache_core[8]: Access = 12088, Miss = 7489, Miss_rate = 0.620, Pending_hits = 691, Reservation_fails = 3702
	L1D_cache_core[9]: Access = 12073, Miss = 7078, Miss_rate = 0.586, Pending_hits = 891, Reservation_fails = 3338
	L1D_cache_core[10]: Access = 11784, Miss = 6963, Miss_rate = 0.591, Pending_hits = 852, Reservation_fails = 4059
	L1D_cache_core[11]: Access = 12472, Miss = 7192, Miss_rate = 0.577, Pending_hits = 816, Reservation_fails = 2211
	L1D_cache_core[12]: Access = 12216, Miss = 7054, Miss_rate = 0.577, Pending_hits = 869, Reservation_fails = 2149
	L1D_cache_core[13]: Access = 12104, Miss = 6932, Miss_rate = 0.573, Pending_hits = 777, Reservation_fails = 2388
	L1D_cache_core[14]: Access = 12152, Miss = 7346, Miss_rate = 0.605, Pending_hits = 737, Reservation_fails = 4143
	L1D_total_cache_accesses = 182374
	L1D_total_cache_misses = 107141
	L1D_total_cache_miss_rate = 0.5875
	L1D_total_cache_pending_hits = 11665
	L1D_total_cache_reservation_fails = 45974
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 65934
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0014
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19300
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11663
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 104461
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 45953
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 65844
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 44268
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2680
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1080262
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14358
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8522
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 135424
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 65934
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 46950
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1094620

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 45906
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 45
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 21
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8522
ctas_completed 2824, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
11214, 8265, 3441, 3441, 3441, 3441, 3441, 3441, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 
gpgpu_n_tot_thrd_icount = 69260544
gpgpu_n_tot_w_icount = 2164392
gpgpu_n_stall_shd_mem = 119250
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 104461
gpgpu_n_mem_write_global = 46950
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2166784
gpgpu_n_store_insn = 751200
gpgpu_n_shmem_insn = 24288416
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2098176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 28448
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4338
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 86464
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:428541	W0_Idle:2317517	W0_Scoreboard:2489558	W1:1264	W2:1184	W3:1104	W4:1024	W5:944	W6:864	W7:784	W8:704	W9:624	W10:544	W11:464	W12:384	W13:304	W14:224	W15:136	W16:140366	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2013474
single_issue_nums: WS0:1090506	WS1:1073886	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 835688 {8:104461,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3380400 {72:46950,}
traffic_breakdown_coretomem[INST_ACC_R] = 39592 {8:4949,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16713760 {40:417844,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 751200 {8:93900,}
traffic_breakdown_memtocore[INST_ACC_R] = 791840 {40:19796,}
maxmflatency = 1145 
max_icnt2mem_latency = 958 
maxmrqlatency = 215 
max_icnt2sh_latency = 281 
averagemflatency = 246 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 62 
mrq_lat_table:84475 	3040 	13191 	8585 	6966 	1333 	405 	72 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	316805 	183576 	11092 	301 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4633 	246 	84 	140175 	5809 	4753 	579 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	51282 	66644 	71169 	92126 	175630 	54884 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	347 	54 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     14491     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     13261     15150     15625     15611     17825     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     13256     15610     15611     17851     17824     19194     18930     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18456     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     15610     15617     17840     17850     18932     19196     21090     21289     21988     22360     24476     24577     25277     25438 
average row accesses per activate:
dram[0]: 10.105263 15.696202  9.936620 19.176470  8.820225 13.309091  7.605000 18.594595  7.487437 15.636364  9.882353 31.411764 15.044776 45.900002 19.204082 179.199997 
dram[1]: 19.650793 16.103895 19.636364 19.176470 14.640000 12.620689 18.105263 14.956522 14.040816 12.981133 28.102564 27.384615 41.727272 41.727272 179.199997 179.199997 
dram[2]: 15.475000 10.120300 18.514286  9.930070 12.842105  9.080925 18.594595  7.500000 13.490196  7.711340 31.314285 10.839622 41.727272 16.015873 179.199997 19.437500 
dram[3]: 18.477612 19.076923 20.250000 21.733334 14.076923 14.274509 14.040816 18.105263 13.230769 14.638298 24.355556 29.666666 51.000000 45.799999 179.199997 179.199997 
dram[4]:  9.888889 16.821918 10.284672 19.757576  8.780899 14.560000  7.590000 20.235294  7.540404 15.460674 11.802083 30.514286 14.295774 50.888889 20.444445 179.199997 
dram[5]: 19.076923 18.149254 21.032259 18.628571 14.352942 14.000000 17.641026 16.000000 14.638298 13.359223 28.864864 27.384615 41.727272 50.888889 179.199997 179.199997 
average row locality = 118067/7559 = 15.619394
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       332       352       380       384       431       448       438       448       436       448       352       360       282       300       256       256 
dram[1]:       348       352       384       384       448       448       448       448       448       448       368       360       300       300       256       256 
dram[2]:       348       339       384       381       448       436       448       438       448       435       368       343       300       285       256       253 
dram[3]:       348       352       384       384       448       448       448       448       448       448       368       360       300       296       256       256 
dram[4]:       337       352       377       384       434       448       437       448       439       448       339       360       290       296       250       256 
dram[5]:       352       352       384       384       448       448       448       448       448       448       360       360       300       296       256       256 
total dram writes = 35684
bank skew: 448/250 = 1.79
chip skew: 5996/5895 = 1.02
average mf latency per bank:
dram[0]:      10345      4994      9099      5258      6331      1907      6095      1711      5420      1574      5072      1545      5395      1527      5812      1927
dram[1]:       5250      5070      5260      5102      1953      1866      1740      1724      1627      1584      1638      1543      1623      1704      1896      1860
dram[2]:       5038      9647      5041      9360      1877      5985      1670      6072      1564      5155      1509      4982      1589      5229      1865      6115
dram[3]:       5212      5158      4995      5362      1904      1945      1722      1750      1608      1582      1574      1651      1669      1619      1839      1960
dram[4]:      10611      4937      9047      5239      5722      1881      5497      1747      4804      1585      4805      1558      5441      1587      6858      1913
dram[5]:       4991      4930      5262      5033      1930      1871      1758      1652      1657      1547      1678      1507      1598      1723      1902      1902
maximum mf latency per bank:
dram[0]:        673       439      1046       509      1088       529      1145       528       614       398       636       409       670       359       727       451
dram[1]:        451       460       468       484       443       514       484       492       385       383       409       414       391       448       433       405
dram[2]:        446       738       463      1010       534       996       475      1115       401       622       414       648       508       612       427       587
dram[3]:        444       460       451       537       553       506       604       554       423       386       447       449       411       425       433       440
dram[4]:        822       405      1013       499      1044       493      1053       534       650       399       647       440       634       398       660       393
dram[5]:        444       419       555       459       488       505       499       529       433       405       461       464       411       450       428       442
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 358186 -   mf: uid=1906048, sid4294967295:w4294967295, part=0, addr=0xc007f880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (358086), 
Ready @ 358191 -   mf: uid=1906049, sid4294967295:w4294967295, part=0, addr=0xc00af880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (358091), 
Ready @ 358204 -   mf: uid=1906051, sid4294967295:w4294967295, part=0, addr=0xc0067880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (358104), 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1102996 n_nop=1077101 n_act=1576 n_pre=1560 n_ref_event=94221443153488 n_req=20103 n_rd=16870 n_rd_L2_A=0 n_write=0 n_wr_bk=5903 bw_util=0.04129
n_activity=135401 dram_eff=0.3364
bk0: 1150a 1095344i bk1: 1064a 1095749i bk2: 1184a 1094258i bk3: 1112a 1096013i bk4: 1304a 1092469i bk5: 1240a 1094019i bk6: 1258a 1092221i bk7: 1152a 1095071i bk8: 1224a 1092555i bk9: 1152a 1094480i bk10: 964a 1094861i bk11: 888a 1096979i bk12: 848a 1097002i bk13: 768a 1098089i bk14: 794a 1098268i bk15: 768a 1099243i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.922151
Row_Buffer_Locality_read = 0.958625
Row_Buffer_Locality_write = 0.731828
Bank_Level_Parallism = 1.438318
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.050992
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.041293 
total_CMD = 1102996 
util_bw = 45546 
Wasted_Col = 42991 
Wasted_Row = 14853 
Idle = 999606 

BW Util Bottlenecks: 
RCDc_limit = 7661 
RCDWRc_limit = 5162 
WTRc_limit = 4809 
RTWc_limit = 29767 
CCDLc_limit = 14131 
rwq = 0 
CCDLc_limit_alone = 7199 
WTRc_limit_alone = 4053 
RTWc_limit_alone = 23591 

Commands details: 
total_CMD = 1102996 
n_nop = 1077101 
Read = 16870 
Write = 0 
L2_Alloc = 0 
L2_WB = 5903 
n_act = 1576 
n_pre = 1560 
n_ref = 94221443153488 
n_req = 20103 
total_req = 22773 

Dual Bus Interface Util: 
issued_total_row = 3136 
issued_total_col = 22773 
Row_Bus_Util =  0.002843 
CoL_Bus_Util = 0.020646 
Either_Row_CoL_Bus_Util = 0.023477 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.000541 
queue_avg = 0.183416 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.183416
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1102996 n_nop=1078703 n_act=1008 n_pre=992 n_ref_event=4560869750798743682 n_req=19302 n_rd=16304 n_rd_L2_A=0 n_write=0 n_wr_bk=5996 bw_util=0.04044
n_activity=121270 dram_eff=0.3678
bk0: 1064a 1095862i bk1: 1064a 1095649i bk2: 1104a 1095971i bk3: 1112a 1095550i bk4: 1240a 1094268i bk5: 1240a 1093796i bk6: 1152a 1095049i bk7: 1152a 1094274i bk8: 1152a 1094682i bk9: 1152a 1094386i bk10: 912a 1096627i bk11: 888a 1097154i bk12: 768a 1097564i bk13: 768a 1097352i bk14: 768a 1099142i bk15: 768a 1099149i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948503
Row_Buffer_Locality_read = 0.970559
Row_Buffer_Locality_write = 0.828552
Bank_Level_Parallism = 1.461930
Bank_Level_Parallism_Col = 1.467579
Bank_Level_Parallism_Ready = 1.062100
write_to_read_ratio_blp_rw_average = 0.608713
GrpLevelPara = 1.231857 

BW Util details:
bwutil = 0.040435 
total_CMD = 1102996 
util_bw = 44600 
Wasted_Col = 38927 
Wasted_Row = 11221 
Idle = 1008248 

BW Util Bottlenecks: 
RCDc_limit = 5389 
RCDWRc_limit = 3044 
WTRc_limit = 4704 
RTWc_limit = 28392 
CCDLc_limit = 13897 
rwq = 0 
CCDLc_limit_alone = 6892 
WTRc_limit_alone = 3770 
RTWc_limit_alone = 22321 

Commands details: 
total_CMD = 1102996 
n_nop = 1078703 
Read = 16304 
Write = 0 
L2_Alloc = 0 
L2_WB = 5996 
n_act = 1008 
n_pre = 992 
n_ref = 4560869750798743682 
n_req = 19302 
total_req = 22300 

Dual Bus Interface Util: 
issued_total_row = 2000 
issued_total_col = 22300 
Row_Bus_Util =  0.001813 
CoL_Bus_Util = 0.020218 
Either_Row_CoL_Bus_Util = 0.022025 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000288 
queue_avg = 0.204022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.204022
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 358177 -   mf: uid=1906046, sid4294967295:w4294967295, part=2, addr=0xc00e7880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (358077), 
Ready @ 358184 -   mf: uid=1906047, sid4294967295:w4294967295, part=2, addr=0xc009f880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (358084), 
Ready @ 358206 -   mf: uid=1906052, sid4294967295:w4294967295, part=2, addr=0xc00b7880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (358106), 
Ready @ 358209 -   mf: uid=1906053, sid4294967295:w4294967295, part=2, addr=0xc003f880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (358109), 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1102996 n_nop=1077098 n_act=1580 n_pre=1564 n_ref_event=0 n_req=20114 n_rd=16872 n_rd_L2_A=0 n_write=0 n_wr_bk=5910 bw_util=0.04131
n_activity=135237 dram_eff=0.3369
bk0: 1064a 1095478i bk1: 1146a 1094910i bk2: 1104a 1095979i bk3: 1192a 1094206i bk4: 1240a 1094075i bk5: 1302a 1092563i bk6: 1152a 1095494i bk7: 1264a 1092222i bk8: 1152a 1094400i bk9: 1230a 1092160i bk10: 912a 1096655i bk11: 942a 1095291i bk12: 768a 1097791i bk13: 846a 1097117i bk14: 768a 1099064i bk15: 790a 1098205i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.922144
Row_Buffer_Locality_read = 0.958807
Row_Buffer_Locality_write = 0.731339
Bank_Level_Parallism = 1.453550
Bank_Level_Parallism_Col = 1.423675
Bank_Level_Parallism_Ready = 1.054088
write_to_read_ratio_blp_rw_average = 0.593975
GrpLevelPara = 1.207873 

BW Util details:
bwutil = 0.041309 
total_CMD = 1102996 
util_bw = 45564 
Wasted_Col = 42907 
Wasted_Row = 14656 
Idle = 999869 

BW Util Bottlenecks: 
RCDc_limit = 7644 
RCDWRc_limit = 5114 
WTRc_limit = 4999 
RTWc_limit = 29872 
CCDLc_limit = 14099 
rwq = 0 
CCDLc_limit_alone = 7229 
WTRc_limit_alone = 4251 
RTWc_limit_alone = 23750 

Commands details: 
total_CMD = 1102996 
n_nop = 1077098 
Read = 16872 
Write = 0 
L2_Alloc = 0 
L2_WB = 5910 
n_act = 1580 
n_pre = 1564 
n_ref = 0 
n_req = 20114 
total_req = 22782 

Dual Bus Interface Util: 
issued_total_row = 3144 
issued_total_col = 22782 
Row_Bus_Util =  0.002850 
CoL_Bus_Util = 0.020655 
Either_Row_CoL_Bus_Util = 0.023480 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.001081 
queue_avg = 0.191616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.191616
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1102996 n_nop=1078775 n_act=978 n_pre=962 n_ref_event=13984 n_req=19292 n_rd=16296 n_rd_L2_A=0 n_write=0 n_wr_bk=5992 bw_util=0.04041
n_activity=120613 dram_eff=0.3696
bk0: 1064a 1095934i bk1: 1064a 1095967i bk2: 1104a 1095845i bk3: 1112a 1095624i bk4: 1240a 1093544i bk5: 1232a 1094043i bk6: 1152a 1094158i bk7: 1152a 1095041i bk8: 1152a 1094347i bk9: 1152a 1094447i bk10: 912a 1096477i bk11: 888a 1096811i bk12: 768a 1098113i bk13: 768a 1097877i bk14: 768a 1099035i bk15: 768a 1099160i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950083
Row_Buffer_Locality_read = 0.971465
Row_Buffer_Locality_write = 0.833778
Bank_Level_Parallism = 1.467550
Bank_Level_Parallism_Col = 1.474749
Bank_Level_Parallism_Ready = 1.066891
write_to_read_ratio_blp_rw_average = 0.614530
GrpLevelPara = 1.240620 

BW Util details:
bwutil = 0.040414 
total_CMD = 1102996 
util_bw = 44576 
Wasted_Col = 38788 
Wasted_Row = 11106 
Idle = 1008526 

BW Util Bottlenecks: 
RCDc_limit = 5217 
RCDWRc_limit = 2963 
WTRc_limit = 4470 
RTWc_limit = 28780 
CCDLc_limit = 13737 
rwq = 0 
CCDLc_limit_alone = 6766 
WTRc_limit_alone = 3623 
RTWc_limit_alone = 22656 

Commands details: 
total_CMD = 1102996 
n_nop = 1078775 
Read = 16296 
Write = 0 
L2_Alloc = 0 
L2_WB = 5992 
n_act = 978 
n_pre = 962 
n_ref = 13984 
n_req = 19292 
total_req = 22288 

Dual Bus Interface Util: 
issued_total_row = 1940 
issued_total_col = 22288 
Row_Bus_Util =  0.001759 
CoL_Bus_Util = 0.020207 
Either_Row_CoL_Bus_Util = 0.021959 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000289 
queue_avg = 0.212848 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.212848
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 358200 -   mf: uid=1906050, sid4294967295:w4294967295, part=4, addr=0xc00ef880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (358100), 
Ready @ 358216 -   mf: uid=1906054, sid4294967295:w4294967295, part=4, addr=0xc0047880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (358116), 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1102996 n_nop=1077299 n_act=1529 n_pre=1513 n_ref_event=0 n_req=20006 n_rd=16782 n_rd_L2_A=0 n_write=0 n_wr_bk=5895 bw_util=0.04112
n_activity=133880 dram_eff=0.3388
bk0: 1136a 1094921i bk1: 1052a 1095825i bk2: 1184a 1094413i bk3: 1112a 1095888i bk4: 1296a 1092673i bk5: 1232a 1094598i bk6: 1256a 1092250i bk7: 1152a 1095668i bk8: 1224a 1092294i bk9: 1152a 1094325i bk10: 934a 1095997i bk11: 888a 1096928i bk12: 848a 1097165i bk13: 768a 1098230i bk14: 780a 1098412i bk15: 768a 1099088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924323
Row_Buffer_Locality_read = 0.960136
Row_Buffer_Locality_write = 0.737903
Bank_Level_Parallism = 1.442274
Bank_Level_Parallism_Col = 1.405529
Bank_Level_Parallism_Ready = 1.044414
write_to_read_ratio_blp_rw_average = 0.591052
GrpLevelPara = 1.203231 

BW Util details:
bwutil = 0.041119 
total_CMD = 1102996 
util_bw = 45354 
Wasted_Col = 42321 
Wasted_Row = 14001 
Idle = 1001320 

BW Util Bottlenecks: 
RCDc_limit = 7414 
RCDWRc_limit = 4970 
WTRc_limit = 4966 
RTWc_limit = 29059 
CCDLc_limit = 13709 
rwq = 0 
CCDLc_limit_alone = 7094 
WTRc_limit_alone = 4192 
RTWc_limit_alone = 23218 

Commands details: 
total_CMD = 1102996 
n_nop = 1077299 
Read = 16782 
Write = 0 
L2_Alloc = 0 
L2_WB = 5895 
n_act = 1529 
n_pre = 1513 
n_ref = 0 
n_req = 20006 
total_req = 22677 

Dual Bus Interface Util: 
issued_total_row = 3042 
issued_total_col = 22677 
Row_Bus_Util =  0.002758 
CoL_Bus_Util = 0.020559 
Either_Row_CoL_Bus_Util = 0.023297 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.000856 
queue_avg = 0.176684 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.176684
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1102996 n_nop=1078832 n_act=972 n_pre=956 n_ref_event=94221445744656 n_req=19250 n_rd=16256 n_rd_L2_A=0 n_write=0 n_wr_bk=5988 bw_util=0.04033
n_activity=120194 dram_eff=0.3701
bk0: 1064a 1095650i bk1: 1040a 1095921i bk2: 1112a 1096066i bk3: 1112a 1095568i bk4: 1240a 1094197i bk5: 1232a 1094219i bk6: 1152a 1095375i bk7: 1152a 1094390i bk8: 1152a 1094438i bk9: 1152a 1094505i bk10: 888a 1096819i bk11: 888a 1096663i bk12: 768a 1097683i bk13: 768a 1097648i bk14: 768a 1098917i bk15: 768a 1099044i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950286
Row_Buffer_Locality_read = 0.971703
Row_Buffer_Locality_write = 0.834001
Bank_Level_Parallism = 1.468014
Bank_Level_Parallism_Col = 1.472339
Bank_Level_Parallism_Ready = 1.066613
write_to_read_ratio_blp_rw_average = 0.613943
GrpLevelPara = 1.235497 

BW Util details:
bwutil = 0.040334 
total_CMD = 1102996 
util_bw = 44488 
Wasted_Col = 38759 
Wasted_Row = 10693 
Idle = 1009056 

BW Util Bottlenecks: 
RCDc_limit = 5238 
RCDWRc_limit = 2868 
WTRc_limit = 4626 
RTWc_limit = 28569 
CCDLc_limit = 13836 
rwq = 0 
CCDLc_limit_alone = 6815 
WTRc_limit_alone = 3739 
RTWc_limit_alone = 22435 

Commands details: 
total_CMD = 1102996 
n_nop = 1078832 
Read = 16256 
Write = 0 
L2_Alloc = 0 
L2_WB = 5988 
n_act = 972 
n_pre = 956 
n_ref = 94221445744656 
n_req = 19250 
total_req = 22244 

Dual Bus Interface Util: 
issued_total_row = 1928 
issued_total_col = 22244 
Row_Bus_Util =  0.001748 
CoL_Bus_Util = 0.020167 
Either_Row_CoL_Bus_Util = 0.021908 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000331 
queue_avg = 0.213764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.213764

========= L2 cache stats =========
L2_cache_bank[0]: Access = 63656, Miss = 9608, Miss_rate = 0.151, Pending_hits = 3766, Reservation_fails = 2363
L2_cache_bank[1]: Access = 38428, Miss = 8144, Miss_rate = 0.212, Pending_hits = 3036, Reservation_fails = 2033
L2_cache_bank[2]: Access = 37712, Miss = 8160, Miss_rate = 0.216, Pending_hits = 2778, Reservation_fails = 1867
L2_cache_bank[3]: Access = 38088, Miss = 8144, Miss_rate = 0.214, Pending_hits = 2887, Reservation_fails = 2460
L2_cache_bank[4]: Access = 38000, Miss = 8160, Miss_rate = 0.215, Pending_hits = 2891, Reservation_fails = 1820
L2_cache_bank[5]: Access = 63524, Miss = 9622, Miss_rate = 0.151, Pending_hits = 3813, Reservation_fails = 2772
L2_cache_bank[6]: Access = 37648, Miss = 8160, Miss_rate = 0.217, Pending_hits = 2683, Reservation_fails = 1809
L2_cache_bank[7]: Access = 37980, Miss = 8136, Miss_rate = 0.214, Pending_hits = 2759, Reservation_fails = 1974
L2_cache_bank[8]: Access = 62970, Miss = 9550, Miss_rate = 0.152, Pending_hits = 3735, Reservation_fails = 2190
L2_cache_bank[9]: Access = 38112, Miss = 8124, Miss_rate = 0.213, Pending_hits = 2985, Reservation_fails = 2084
L2_cache_bank[10]: Access = 37896, Miss = 8144, Miss_rate = 0.215, Pending_hits = 2739, Reservation_fails = 1867
L2_cache_bank[11]: Access = 37556, Miss = 8112, Miss_rate = 0.216, Pending_hits = 2800, Reservation_fails = 1800
L2_total_cache_accesses = 531570
L2_total_cache_misses = 102064
L2_total_cache_miss_rate = 0.1920
L2_total_cache_pending_hits = 36872
L2_total_cache_reservation_fails = 25039
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 286210
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33700
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 24185
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2680
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 73749
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 91216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1342
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1342
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 15180
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3172
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 361
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 22359
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1083
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 417844
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 93900
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19796
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 935
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1745
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 22359
L2_cache_data_port_util = 0.092
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=531570
icnt_total_pkts_simt_to_mem=203325
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.78661
	minimum = 5
	maximum = 63
Network latency average = 5.76637
	minimum = 5
	maximum = 62
Slowest packet = 687282
Flit latency average = 6.24285
	minimum = 5
	maximum = 61
Slowest flit = 734135
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0147275
	minimum = 0.00439041 (at node 10)
	maximum = 0.0504897 (at node 15)
Accepted packet rate average = 0.0147275
	minimum = 0.00478442 (at node 22)
	maximum = 0.0212766 (at node 0)
Injected flit rate average = 0.0156322
	minimum = 0.00526286 (at node 10)
	maximum = 0.0504897 (at node 15)
Accepted flit rate average= 0.0156322
	minimum = 0.00591017 (at node 22)
	maximum = 0.0212766 (at node 0)
Injected packet length average = 1.06143
Accepted packet length average = 1.06143
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.9606 (11 samples)
	minimum = 5 (11 samples)
	maximum = 258.273 (11 samples)
Network latency average = 17.0798 (11 samples)
	minimum = 5 (11 samples)
	maximum = 255.727 (11 samples)
Flit latency average = 16.4786 (11 samples)
	minimum = 5 (11 samples)
	maximum = 255 (11 samples)
Fragmentation average = 0.00019858 (11 samples)
	minimum = 0 (11 samples)
	maximum = 25.4545 (11 samples)
Injected packet rate average = 0.0677758 (11 samples)
	minimum = 0.0263928 (11 samples)
	maximum = 0.170184 (11 samples)
Accepted packet rate average = 0.0677758 (11 samples)
	minimum = 0.0298248 (11 samples)
	maximum = 0.100584 (11 samples)
Injected flit rate average = 0.0723991 (11 samples)
	minimum = 0.0343719 (11 samples)
	maximum = 0.170369 (11 samples)
Accepted flit rate average = 0.0723991 (11 samples)
	minimum = 0.0404875 (11 samples)
	maximum = 0.100584 (11 samples)
Injected packet size average = 1.06822 (11 samples)
Accepted packet size average = 1.06822 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 13 sec (133 sec)
gpgpu_simulation_rate = 501736 (inst/sec)
gpgpu_simulation_rate = 2692 (cycle/sec)
gpgpu_silicon_slowdown = 111441x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (28,28,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z12lud_internalPfii'
Destroy streams for kernel 12: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 12 
gpu_sim_cycle = 29647
gpu_sim_insn = 18665472
gpu_ipc =     629.5906
gpu_tot_sim_cycle = 387772
gpu_tot_sim_insn = 85396448
gpu_tot_ipc =     220.2233
gpu_tot_issued_cta = 3608
gpu_occupancy = 78.6264% 
gpu_tot_occupancy = 39.3312% 
max_total_param_size = 0
gpu_stall_dramfull = 20563
gpu_stall_icnt2sh    = 103742
partiton_level_parallism =       1.4495
partiton_level_parallism_total  =       0.5141
partiton_level_parallism_util =       1.9516
partiton_level_parallism_util_total  =       1.8358
L2_BW  =      47.5353 GB/Sec
L2_BW_total  =      16.7943 GB/Sec
gpu_total_sim_rate=523904

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1389404
	L1I_total_cache_misses = 15994
	L1I_total_cache_miss_rate = 0.0115
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10409
L1D_cache:
	L1D_cache_core[0]: Access = 15511, Miss = 9219, Miss_rate = 0.594, Pending_hits = 771, Reservation_fails = 3879
	L1D_cache_core[1]: Access = 15495, Miss = 9215, Miss_rate = 0.595, Pending_hits = 976, Reservation_fails = 4764
	L1D_cache_core[2]: Access = 15416, Miss = 9122, Miss_rate = 0.592, Pending_hits = 1048, Reservation_fails = 5012
	L1D_cache_core[3]: Access = 15511, Miss = 9180, Miss_rate = 0.592, Pending_hits = 919, Reservation_fails = 3422
	L1D_cache_core[4]: Access = 15480, Miss = 9257, Miss_rate = 0.598, Pending_hits = 1021, Reservation_fails = 5679
	L1D_cache_core[5]: Access = 15800, Miss = 9342, Miss_rate = 0.591, Pending_hits = 881, Reservation_fails = 2526
	L1D_cache_core[6]: Access = 15736, Miss = 9210, Miss_rate = 0.585, Pending_hits = 809, Reservation_fails = 2821
	L1D_cache_core[7]: Access = 15480, Miss = 9163, Miss_rate = 0.592, Pending_hits = 1012, Reservation_fails = 4583
	L1D_cache_core[8]: Access = 15480, Miss = 9632, Miss_rate = 0.622, Pending_hits = 803, Reservation_fails = 4726
	L1D_cache_core[9]: Access = 15401, Miss = 9189, Miss_rate = 0.597, Pending_hits = 1030, Reservation_fails = 4082
	L1D_cache_core[10]: Access = 15112, Miss = 9036, Miss_rate = 0.598, Pending_hits = 1106, Reservation_fails = 5060
	L1D_cache_core[11]: Access = 15800, Miss = 9319, Miss_rate = 0.590, Pending_hits = 956, Reservation_fails = 3657
	L1D_cache_core[12]: Access = 15544, Miss = 9052, Miss_rate = 0.582, Pending_hits = 1022, Reservation_fails = 2775
	L1D_cache_core[13]: Access = 15368, Miss = 8936, Miss_rate = 0.581, Pending_hits = 928, Reservation_fails = 3458
	L1D_cache_core[14]: Access = 15416, Miss = 9356, Miss_rate = 0.607, Pending_hits = 920, Reservation_fails = 5078
	L1D_total_cache_accesses = 232550
	L1D_total_cache_misses = 138228
	L1D_total_cache_miss_rate = 0.5944
	L1D_total_cache_pending_hits = 14202
	L1D_total_cache_reservation_fails = 61522
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 84750
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0011
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24042
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 134814
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 61495
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 84660
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 56078
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3414
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 27
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1373410
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 15994
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10409
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 173056
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 84750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 59494
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1389404

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 60490
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 51
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 954
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 27
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10409
ctas_completed 3608, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
12237, 9288, 4464, 4464, 4464, 4464, 4464, 4464, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 
gpgpu_n_tot_thrd_icount = 87926016
gpgpu_n_tot_w_icount = 2747688
gpgpu_n_stall_shd_mem = 145677
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 134814
gpgpu_n_mem_write_global = 59494
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2768896
gpgpu_n_store_insn = 951904
gpgpu_n_shmem_insn = 31112352
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2700288
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 28448
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5677
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 111552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:541164	W0_Idle:2326508	W0_Scoreboard:2662510	W1:1264	W2:1184	W3:1104	W4:1024	W5:944	W6:864	W7:784	W8:704	W9:624	W10:544	W11:464	W12:384	W13:304	W14:224	W15:136	W16:140366	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2596770
single_issue_nums: WS0:1382154	WS1:1365534	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1078512 {8:134814,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4283568 {72:59494,}
traffic_breakdown_coretomem[INST_ACC_R] = 40192 {8:5024,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 21570240 {40:539256,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 951904 {8:118988,}
traffic_breakdown_memtocore[INST_ACC_R] = 803840 {40:20096,}
maxmflatency = 1145 
max_icnt2mem_latency = 958 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 247 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 64 
mrq_lat_table:107249 	3858 	16541 	11447 	8989 	1859 	603 	152 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	402323 	241171 	14479 	301 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4691 	263 	84 	180160 	6947 	6101 	810 	291 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	58619 	84694 	92110 	119918 	229324 	73570 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	386 	72 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     14491     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     13261     15150     15625     15611     17825     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     13256     15610     15611     17851     17824     19194     18930     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18456     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     15610     15617     17840     17850     18932     19196     21090     21289     21988     22360     24476     24577     25277     25438 
average row accesses per activate:
dram[0]: 11.222222 19.400000 10.597403 20.048780  9.187818 14.217054  8.043478 15.466666  8.022026 17.846153 10.631579 28.320000 17.100000 56.272728 20.927273 173.714279 
dram[1]: 24.218750 19.897436 18.804598 18.471910 16.230089 14.440945 16.000000 12.888889 16.720720 15.338843 28.000000 24.842106 51.583332 51.583332 173.714279 173.714279 
dram[2]: 19.135803 11.094203 18.804598 10.314466 13.686567  9.689839 15.338843  7.965812 15.466666  8.097345 30.333334 11.571428 51.583332 18.257576 173.714279 20.836363 
dram[3]: 22.794117 22.314285 18.177778 20.810127 15.411765 15.428572 12.712329 17.509434 15.596639 16.872726 23.111111 28.320000 61.900002 56.181820 173.714279 173.714279 
dram[4]: 11.043796 20.342106 10.627451 19.341177  9.380208 15.173553  8.017391 16.571428  8.219731 17.185184 12.354546 29.500000 16.052631 61.799999 22.098040 173.714279 
dram[5]: 23.515152 22.500000 19.807228 17.125000 15.947826 15.049180 15.213115 13.449275 16.720720 15.338843 28.320000 26.716982 51.583332 61.799999 173.714279 173.714279 
average row locality = 150698/8969 = 16.802095
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       392       464       471       552       514       596       551       640       543       640       414       464       347       428       326       384 
dram[1]:       460       464       552       552       596       596       640       640       640       640       480       464       428       428       384       384 
dram[2]:       460       402       552       471       596       515       640       552       640       545       480       399       428       349       384       326 
dram[3]:       460       468       552       552       596       600       640       640       640       640       480       464       428       424       384       384 
dram[4]:       395       468       468       552       512       600       551       640       547       640       401       464       355       424       321       384 
dram[5]:       464       468       552       552       596       600       640       640       640       640       464       464       428       424       384       384 
total dram writes = 48227
bank skew: 640/321 = 1.99
chip skew: 8352/7722 = 1.08
average mf latency per bank:
dram[0]:       9784      4137      8231      3992      7512      3213      6173      1637      5702      1492      5661      1587      5839      1456      6023      1713
dram[1]:       4348      4212      3945      3885      3403      3282      1690      1650      1564      1470      1681      1629      1553      1625      1678      1724
dram[2]:       4182      8929      3843      8333      3189      7017      1588      6078      1465      5329      1550      5521      1517      5579      1683      6115
dram[3]:       4296      4222      3806      4013      3365      3130      1686      1696      1507      1518      1609      1716      1580      1528      1698      1735
dram[4]:      10018      4059      8197      3952      7282      2969      5699      1657      5116      1479      5318      1590      5680      1508      6652      1697
dram[5]:       4147      4049      3935      3829      3306      3127      1729      1621      1573      1448      1748      1598      1517      1619      1667      1751
maximum mf latency per bank:
dram[0]:        673       439      1046       509      1088       544      1145       528       890       407       636       409       670       366       727       451
dram[1]:        451       460       468       484       709       591       484       492       470       383       423       414       406       448       433       470
dram[2]:        446       738       470      1010       558       996       475      1115       401       970       414       648       508       612       427       587
dram[3]:        444       460       459       537       605       609       604       554       425       452       447       449       436       425       433       440
dram[4]:        822       405      1013       499      1044       493      1053       534       939       399       647       440       722       424       660       410
dram[5]:        444       419       555       459       709       570       560       529       433       405       461       464       412       450       428       449
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1194306 n_nop=1162172 n_act=1806 n_pre=1790 n_ref_event=94221443153488 n_req=25002 n_rd=20830 n_rd_L2_A=0 n_write=0 n_wr_bk=7726 bw_util=0.04782
n_activity=166038 dram_eff=0.344
bk0: 1290a 1185742i bk1: 1320a 1185636i bk2: 1356a 1184033i bk3: 1368a 1184950i bk4: 1500a 1182026i bk5: 1536a 1182562i bk6: 1522a 1180633i bk7: 1536a 1182254i bk8: 1496a 1181467i bk9: 1536a 1182562i bk10: 1168a 1184665i bk11: 1184a 1186310i bk12: 1004a 1186981i bk13: 1024a 1187314i bk14: 966a 1188350i bk15: 1024a 1188467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928206
Row_Buffer_Locality_read = 0.961834
Row_Buffer_Locality_write = 0.760307
Bank_Level_Parallism = 1.460591
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.056978
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.047820 
total_CMD = 1194306 
util_bw = 57112 
Wasted_Col = 54891 
Wasted_Row = 17009 
Idle = 1065294 

BW Util Bottlenecks: 
RCDc_limit = 8682 
RCDWRc_limit = 5912 
WTRc_limit = 6781 
RTWc_limit = 39276 
CCDLc_limit = 18462 
rwq = 0 
CCDLc_limit_alone = 9128 
WTRc_limit_alone = 5659 
RTWc_limit_alone = 31064 

Commands details: 
total_CMD = 1194306 
n_nop = 1162172 
Read = 20830 
Write = 0 
L2_Alloc = 0 
L2_WB = 7726 
n_act = 1806 
n_pre = 1790 
n_ref = 94221443153488 
n_req = 25002 
total_req = 28556 

Dual Bus Interface Util: 
issued_total_row = 3596 
issued_total_col = 28556 
Row_Bus_Util =  0.003011 
CoL_Bus_Util = 0.023910 
Either_Row_CoL_Bus_Util = 0.026906 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000560 
queue_avg = 0.221211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.221211
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1194306 n_nop=1162435 n_act=1235 n_pre=1219 n_ref_event=4560869750798743682 n_req=25254 n_rd=21080 n_rd_L2_A=0 n_write=0 n_wr_bk=8348 bw_util=0.04928
n_activity=156532 dram_eff=0.376
bk0: 1320a 1185334i bk1: 1320a 1185162i bk2: 1360a 1184580i bk3: 1368a 1184151i bk4: 1536a 1183043i bk5: 1536a 1182823i bk6: 1536a 1183023i bk7: 1536a 1181376i bk8: 1536a 1182612i bk9: 1536a 1182541i bk10: 1216a 1185800i bk11: 1184a 1185997i bk12: 1024a 1186455i bk13: 1024a 1186042i bk14: 1024a 1188023i bk15: 1024a 1188206i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951651
Row_Buffer_Locality_read = 0.972723
Row_Buffer_Locality_write = 0.845232
Bank_Level_Parallism = 1.504194
Bank_Level_Parallism_Col = 1.509059
Bank_Level_Parallism_Ready = 1.067307
write_to_read_ratio_blp_rw_average = 0.627191
GrpLevelPara = 1.266124 

BW Util details:
bwutil = 0.049281 
total_CMD = 1194306 
util_bw = 58856 
Wasted_Col = 52754 
Wasted_Row = 13436 
Idle = 1069260 

BW Util Bottlenecks: 
RCDc_limit = 6392 
RCDWRc_limit = 3755 
WTRc_limit = 7056 
RTWc_limit = 40492 
CCDLc_limit = 19187 
rwq = 0 
CCDLc_limit_alone = 9186 
WTRc_limit_alone = 5678 
RTWc_limit_alone = 31869 

Commands details: 
total_CMD = 1194306 
n_nop = 1162435 
Read = 21080 
Write = 0 
L2_Alloc = 0 
L2_WB = 8348 
n_act = 1235 
n_pre = 1219 
n_ref = 4560869750798743682 
n_req = 25254 
total_req = 29428 

Dual Bus Interface Util: 
issued_total_row = 2454 
issued_total_col = 29428 
Row_Bus_Util =  0.002055 
CoL_Bus_Util = 0.024640 
Either_Row_CoL_Bus_Util = 0.026686 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000345 
queue_avg = 0.263286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.263286
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1194306 n_nop=1162114 n_act=1820 n_pre=1804 n_ref_event=0 n_req=25047 n_rd=20860 n_rd_L2_A=0 n_write=0 n_wr_bk=7739 bw_util=0.04789
n_activity=166381 dram_eff=0.3438
bk0: 1320a 1185237i bk1: 1298a 1185168i bk2: 1360a 1184744i bk3: 1364a 1183739i bk4: 1536a 1182735i bk5: 1502a 1182338i bk6: 1536a 1183060i bk7: 1532a 1180450i bk8: 1536a 1182410i bk9: 1502a 1181249i bk10: 1216a 1185995i bk11: 1138a 1185092i bk12: 1024a 1186919i bk13: 1010a 1186882i bk14: 1024a 1188281i bk15: 962a 1188176i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927896
Row_Buffer_Locality_read = 0.961793
Row_Buffer_Locality_write = 0.759016
Bank_Level_Parallism = 1.472304
Bank_Level_Parallism_Col = 1.447325
Bank_Level_Parallism_Ready = 1.058688
write_to_read_ratio_blp_rw_average = 0.612740
GrpLevelPara = 1.224175 

BW Util details:
bwutil = 0.047892 
total_CMD = 1194306 
util_bw = 57198 
Wasted_Col = 54993 
Wasted_Row = 16937 
Idle = 1065178 

BW Util Bottlenecks: 
RCDc_limit = 8720 
RCDWRc_limit = 5914 
WTRc_limit = 6684 
RTWc_limit = 40178 
CCDLc_limit = 18439 
rwq = 0 
CCDLc_limit_alone = 9121 
WTRc_limit_alone = 5644 
RTWc_limit_alone = 31900 

Commands details: 
total_CMD = 1194306 
n_nop = 1162114 
Read = 20860 
Write = 0 
L2_Alloc = 0 
L2_WB = 7739 
n_act = 1820 
n_pre = 1804 
n_ref = 0 
n_req = 25047 
total_req = 28599 

Dual Bus Interface Util: 
issued_total_row = 3624 
issued_total_col = 28599 
Row_Bus_Util =  0.003034 
CoL_Bus_Util = 0.023946 
Either_Row_CoL_Bus_Util = 0.026955 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.000963 
queue_avg = 0.229094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.229094
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1194306 n_nop=1162473 n_act=1210 n_pre=1194 n_ref_event=13984 n_req=25264 n_rd=21088 n_rd_L2_A=0 n_write=0 n_wr_bk=8352 bw_util=0.0493
n_activity=155305 dram_eff=0.3791
bk0: 1320a 1185578i bk1: 1328a 1185188i bk2: 1360a 1184155i bk3: 1368a 1184303i bk4: 1536a 1181970i bk5: 1536a 1182671i bk6: 1536a 1181741i bk7: 1536a 1182587i bk8: 1536a 1182192i bk9: 1536a 1182541i bk10: 1216a 1185480i bk11: 1184a 1185778i bk12: 1024a 1187134i bk13: 1024a 1186658i bk14: 1024a 1188162i bk15: 1024a 1188285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952699
Row_Buffer_Locality_read = 0.973255
Row_Buffer_Locality_write = 0.848898
Bank_Level_Parallism = 1.522037
Bank_Level_Parallism_Col = 1.527171
Bank_Level_Parallism_Ready = 1.074987
write_to_read_ratio_blp_rw_average = 0.629038
GrpLevelPara = 1.276364 

BW Util details:
bwutil = 0.049301 
total_CMD = 1194306 
util_bw = 58880 
Wasted_Col = 52226 
Wasted_Row = 13060 
Idle = 1070140 

BW Util Bottlenecks: 
RCDc_limit = 6202 
RCDWRc_limit = 3666 
WTRc_limit = 7037 
RTWc_limit = 40514 
CCDLc_limit = 18980 
rwq = 0 
CCDLc_limit_alone = 9018 
WTRc_limit_alone = 5727 
RTWc_limit_alone = 31862 

Commands details: 
total_CMD = 1194306 
n_nop = 1162473 
Read = 21088 
Write = 0 
L2_Alloc = 0 
L2_WB = 8352 
n_act = 1210 
n_pre = 1194 
n_ref = 13984 
n_req = 25264 
total_req = 29440 

Dual Bus Interface Util: 
issued_total_row = 2404 
issued_total_col = 29440 
Row_Bus_Util =  0.002013 
CoL_Bus_Util = 0.024650 
Either_Row_CoL_Bus_Util = 0.026654 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000346 
queue_avg = 0.272439 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.272439
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1194306 n_nop=1162332 n_act=1764 n_pre=1748 n_ref_event=0 n_req=24929 n_rd=20762 n_rd_L2_A=0 n_write=0 n_wr_bk=7722 bw_util=0.0477
n_activity=164994 dram_eff=0.3453
bk0: 1284a 1185384i bk1: 1312a 1185450i bk2: 1352a 1183901i bk3: 1368a 1184828i bk4: 1492a 1182502i bk5: 1536a 1183066i bk6: 1516a 1180971i bk7: 1536a 1183246i bk8: 1504a 1181391i bk9: 1536a 1182354i bk10: 1126a 1185912i bk11: 1184a 1186275i bk12: 1020a 1187122i bk13: 1024a 1187217i bk14: 948a 1188157i bk15: 1024a 1188262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929841
Row_Buffer_Locality_read = 0.963009
Row_Buffer_Locality_write = 0.764579
Bank_Level_Parallism = 1.462571
Bank_Level_Parallism_Col = 1.432400
Bank_Level_Parallism_Ready = 1.051728
write_to_read_ratio_blp_rw_average = 0.611741
GrpLevelPara = 1.218411 

BW Util details:
bwutil = 0.047700 
total_CMD = 1194306 
util_bw = 56968 
Wasted_Col = 54273 
Wasted_Row = 16194 
Idle = 1066871 

BW Util Bottlenecks: 
RCDc_limit = 8439 
RCDWRc_limit = 5732 
WTRc_limit = 6564 
RTWc_limit = 39028 
CCDLc_limit = 17949 
rwq = 0 
CCDLc_limit_alone = 8953 
WTRc_limit_alone = 5508 
RTWc_limit_alone = 31088 

Commands details: 
total_CMD = 1194306 
n_nop = 1162332 
Read = 20762 
Write = 0 
L2_Alloc = 0 
L2_WB = 7722 
n_act = 1764 
n_pre = 1748 
n_ref = 0 
n_req = 24929 
total_req = 28484 

Dual Bus Interface Util: 
issued_total_row = 3512 
issued_total_col = 28484 
Row_Bus_Util =  0.002941 
CoL_Bus_Util = 0.023850 
Either_Row_CoL_Bus_Util = 0.026772 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.000688 
queue_avg = 0.211838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.211838
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1194306 n_nop=1162523 n_act=1218 n_pre=1202 n_ref_event=94221445744656 n_req=25202 n_rd=21032 n_rd_L2_A=0 n_write=0 n_wr_bk=8340 bw_util=0.04919
n_activity=155423 dram_eff=0.378
bk0: 1320a 1185280i bk1: 1296a 1185389i bk2: 1368a 1184587i bk3: 1368a 1183646i bk4: 1536a 1182775i bk5: 1536a 1182704i bk6: 1536a 1182570i bk7: 1536a 1181224i bk8: 1536a 1181930i bk9: 1536a 1182387i bk10: 1184a 1186348i bk11: 1184a 1185934i bk12: 1024a 1186917i bk13: 1024a 1186886i bk14: 1024a 1188037i bk15: 1024a 1188353i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952266
Row_Buffer_Locality_read = 0.973089
Row_Buffer_Locality_write = 0.847242
Bank_Level_Parallism = 1.521226
Bank_Level_Parallism_Col = 1.523282
Bank_Level_Parallism_Ready = 1.074455
write_to_read_ratio_blp_rw_average = 0.633579
GrpLevelPara = 1.269207 

BW Util details:
bwutil = 0.049187 
total_CMD = 1194306 
util_bw = 58744 
Wasted_Col = 52297 
Wasted_Row = 12822 
Idle = 1070443 

BW Util Bottlenecks: 
RCDc_limit = 6309 
RCDWRc_limit = 3615 
WTRc_limit = 6721 
RTWc_limit = 40670 
CCDLc_limit = 18781 
rwq = 0 
CCDLc_limit_alone = 8860 
WTRc_limit_alone = 5443 
RTWc_limit_alone = 32027 

Commands details: 
total_CMD = 1194306 
n_nop = 1162523 
Read = 21032 
Write = 0 
L2_Alloc = 0 
L2_WB = 8340 
n_act = 1218 
n_pre = 1202 
n_ref = 94221445744656 
n_req = 25202 
total_req = 29372 

Dual Bus Interface Util: 
issued_total_row = 2420 
issued_total_col = 29372 
Row_Bus_Util =  0.002026 
CoL_Bus_Util = 0.024593 
Either_Row_CoL_Bus_Util = 0.026612 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000283 
queue_avg = 0.271426 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.271426

========= L2 cache stats =========
L2_cache_bank[0]: Access = 78752, Miss = 11184, Miss_rate = 0.142, Pending_hits = 4607, Reservation_fails = 2582
L2_cache_bank[1]: Access = 49704, Miss = 10528, Miss_rate = 0.212, Pending_hits = 3745, Reservation_fails = 2059
L2_cache_bank[2]: Access = 48952, Miss = 10552, Miss_rate = 0.216, Pending_hits = 3343, Reservation_fails = 1911
L2_cache_bank[3]: Access = 49544, Miss = 10528, Miss_rate = 0.212, Pending_hits = 3659, Reservation_fails = 2495
L2_cache_bank[4]: Access = 49344, Miss = 10552, Miss_rate = 0.214, Pending_hits = 3642, Reservation_fails = 1847
L2_cache_bank[5]: Access = 78768, Miss = 11218, Miss_rate = 0.142, Pending_hits = 4682, Reservation_fails = 3224
L2_cache_bank[6]: Access = 49120, Miss = 10552, Miss_rate = 0.215, Pending_hits = 3480, Reservation_fails = 1861
L2_cache_bank[7]: Access = 48976, Miss = 10536, Miss_rate = 0.215, Pending_hits = 3378, Reservation_fails = 2117
L2_cache_bank[8]: Access = 78362, Miss = 11134, Miss_rate = 0.142, Pending_hits = 4634, Reservation_fails = 2474
L2_cache_bank[9]: Access = 49112, Miss = 10520, Miss_rate = 0.214, Pending_hits = 3729, Reservation_fails = 2205
L2_cache_bank[10]: Access = 49096, Miss = 10528, Miss_rate = 0.214, Pending_hits = 3329, Reservation_fails = 1915
L2_cache_bank[11]: Access = 48640, Miss = 10504, Miss_rate = 0.216, Pending_hits = 3613, Reservation_fails = 1844
L2_total_cache_accesses = 678370
L2_total_cache_misses = 128336
L2_total_cache_miss_rate = 0.1892
L2_total_cache_pending_hits = 45841
L2_total_cache_reservation_fails = 26534
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 372461
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 42609
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 30630
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3806
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 93556
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 116304
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1342
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1342
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 15400
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3232
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 366
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 22728
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1098
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 539256
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 118988
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20096
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1345
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2461
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 22728
L2_cache_data_port_util = 0.109
L2_cache_fill_port_util = 0.027

icnt_total_pkts_mem_to_simt=678370
icnt_total_pkts_simt_to_mem=258841
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 53.3219
	minimum = 5
	maximum = 627
Network latency average = 50.3015
	minimum = 5
	maximum = 627
Slowest packet = 694748
Flit latency average = 47.4437
	minimum = 5
	maximum = 627
Slowest flit = 741698
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.237076
	minimum = 0.0931966 (at node 2)
	maximum = 0.519176 (at node 23)
Accepted packet rate average = 0.237076
	minimum = 0.112895 (at node 22)
	maximum = 0.342564 (at node 8)
Injected flit rate average = 0.252747
	minimum = 0.12126 (at node 2)
	maximum = 0.519176 (at node 23)
Accepted flit rate average= 0.252747
	minimum = 0.153236 (at node 22)
	maximum = 0.342564 (at node 8)
Injected packet length average = 1.0661
Accepted packet length average = 1.0661
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.9074 (12 samples)
	minimum = 5 (12 samples)
	maximum = 289 (12 samples)
Network latency average = 19.8482 (12 samples)
	minimum = 5 (12 samples)
	maximum = 286.667 (12 samples)
Flit latency average = 19.059 (12 samples)
	minimum = 5 (12 samples)
	maximum = 286 (12 samples)
Fragmentation average = 0.000182032 (12 samples)
	minimum = 0 (12 samples)
	maximum = 23.3333 (12 samples)
Injected packet rate average = 0.0818841 (12 samples)
	minimum = 0.0319598 (12 samples)
	maximum = 0.199266 (12 samples)
Accepted packet rate average = 0.0818841 (12 samples)
	minimum = 0.0367473 (12 samples)
	maximum = 0.120749 (12 samples)
Injected flit rate average = 0.0874281 (12 samples)
	minimum = 0.0416126 (12 samples)
	maximum = 0.199436 (12 samples)
Accepted flit rate average = 0.0874281 (12 samples)
	minimum = 0.0498832 (12 samples)
	maximum = 0.120749 (12 samples)
Injected packet size average = 1.0677 (12 samples)
Accepted packet size average = 1.0677 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 43 sec (163 sec)
gpgpu_simulation_rate = 523904 (inst/sec)
gpgpu_simulation_rate = 2378 (cycle/sec)
gpgpu_silicon_slowdown = 126156x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a30717d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 13: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 13 
gpu_sim_cycle = 29333
gpu_sim_insn = 19880
gpu_ipc =       0.6777
gpu_tot_sim_cycle = 417105
gpu_tot_sim_insn = 85416328
gpu_tot_ipc =     204.7838
gpu_tot_issued_cta = 3609
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 39.0691% 
max_total_param_size = 0
gpu_stall_dramfull = 20563
gpu_stall_icnt2sh    = 103742
partiton_level_parallism =       0.0015
partiton_level_parallism_total  =       0.4780
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8354
L2_BW  =       0.0465 GB/Sec
L2_BW_total  =      15.6165 GB/Sec
gpu_total_sim_rate=514556

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1391076
	L1I_total_cache_misses = 16006
	L1I_total_cache_miss_rate = 0.0115
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10409
L1D_cache:
	L1D_cache_core[0]: Access = 15511, Miss = 9219, Miss_rate = 0.594, Pending_hits = 771, Reservation_fails = 3879
	L1D_cache_core[1]: Access = 15495, Miss = 9215, Miss_rate = 0.595, Pending_hits = 976, Reservation_fails = 4764
	L1D_cache_core[2]: Access = 15416, Miss = 9122, Miss_rate = 0.592, Pending_hits = 1048, Reservation_fails = 5012
	L1D_cache_core[3]: Access = 15511, Miss = 9180, Miss_rate = 0.592, Pending_hits = 919, Reservation_fails = 3422
	L1D_cache_core[4]: Access = 15480, Miss = 9257, Miss_rate = 0.598, Pending_hits = 1021, Reservation_fails = 5679
	L1D_cache_core[5]: Access = 15800, Miss = 9342, Miss_rate = 0.591, Pending_hits = 881, Reservation_fails = 2526
	L1D_cache_core[6]: Access = 15736, Miss = 9210, Miss_rate = 0.585, Pending_hits = 809, Reservation_fails = 2821
	L1D_cache_core[7]: Access = 15480, Miss = 9163, Miss_rate = 0.592, Pending_hits = 1012, Reservation_fails = 4583
	L1D_cache_core[8]: Access = 15480, Miss = 9632, Miss_rate = 0.622, Pending_hits = 803, Reservation_fails = 4726
	L1D_cache_core[9]: Access = 15401, Miss = 9189, Miss_rate = 0.597, Pending_hits = 1030, Reservation_fails = 4082
	L1D_cache_core[10]: Access = 15112, Miss = 9036, Miss_rate = 0.598, Pending_hits = 1106, Reservation_fails = 5060
	L1D_cache_core[11]: Access = 15800, Miss = 9319, Miss_rate = 0.590, Pending_hits = 956, Reservation_fails = 3657
	L1D_cache_core[12]: Access = 15575, Miss = 9068, Miss_rate = 0.582, Pending_hits = 1022, Reservation_fails = 2775
	L1D_cache_core[13]: Access = 15368, Miss = 8936, Miss_rate = 0.581, Pending_hits = 928, Reservation_fails = 3458
	L1D_cache_core[14]: Access = 15416, Miss = 9356, Miss_rate = 0.607, Pending_hits = 920, Reservation_fails = 5078
	L1D_total_cache_accesses = 232581
	L1D_total_cache_misses = 138244
	L1D_total_cache_miss_rate = 0.5944
	L1D_total_cache_pending_hits = 14202
	L1D_total_cache_reservation_fails = 61522
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.032
L1C_cache:
	L1C_total_cache_accesses = 84756
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0011
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24042
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 134830
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 61495
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 84666
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 56093
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3414
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 27
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1375070
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16006
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10409
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 173072
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 84756
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 59509
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1391076

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 60490
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 51
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 954
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 27
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10409
ctas_completed 3609, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
12237, 9288, 4464, 4464, 4464, 4464, 4464, 4464, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 
gpgpu_n_tot_thrd_icount = 88020384
gpgpu_n_tot_w_icount = 2750637
gpgpu_n_stall_shd_mem = 146181
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 134830
gpgpu_n_mem_write_global = 59509
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2769152
gpgpu_n_store_insn = 952144
gpgpu_n_shmem_insn = 31117048
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2700384
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 28952
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5677
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 111552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:541164	W0_Idle:2360840	W0_Scoreboard:2683893	W1:1580	W2:1480	W3:1380	W4:1280	W5:1180	W6:1080	W7:980	W8:880	W9:780	W10:680	W11:580	W12:480	W13:380	W14:280	W15:170	W16:140677	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2596770
single_issue_nums: WS0:1385103	WS1:1365534	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1078640 {8:134830,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4284648 {72:59509,}
traffic_breakdown_coretomem[INST_ACC_R] = 40288 {8:5036,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 21572800 {40:539320,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 952144 {8:119018,}
traffic_breakdown_memtocore[INST_ACC_R] = 805760 {40:20144,}
maxmflatency = 1145 
max_icnt2mem_latency = 958 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 247 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 64 
mrq_lat_table:107341 	3858 	16574 	11457 	8989 	1859 	603 	152 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	402417 	241171 	14479 	301 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4703 	263 	84 	180191 	6947 	6101 	810 	291 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	58713 	84694 	92110 	119918 	229324 	73570 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	399 	72 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     14491     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     13261     15150     15625     15611     17825     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     13256     15610     15611     17851     17824     19194     18930     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18456     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     15610     15617     17840     17850     18932     19196     21090     21289     21988     22360     24476     24577     25277     25438 
average row accesses per activate:
dram[0]: 11.169118 19.400000 10.597403 20.048780  9.187818 14.217054  8.043478 15.466666  8.022026 17.846153 10.631579 28.320000 17.114286 56.272728 20.927273 173.714279 
dram[1]: 22.941177 19.897436 18.804598 18.471910 16.300884 14.440945 16.103449 12.888889 16.720720 15.338843 28.000000 24.842106 51.666668 51.583332 152.375000 173.714279 
dram[2]: 18.352942 11.094203 18.804598 10.314466 13.686567  9.689839 15.338843  7.965812 15.466666  8.097345 30.333334 11.571428 51.583332 18.257576 173.714279 20.836363 
dram[3]: 21.666666 22.314285 18.177778 20.810127 15.411765 15.529411 12.712329 17.622641 15.596639 16.872726 23.111111 28.320000 61.900002 56.318180 173.714279 152.375000 
dram[4]: 10.801418 20.342106 10.627451 19.341177  9.380208 15.173553  8.017391 16.571428  8.219731 17.185184 12.354546 29.500000 16.052631 61.799999 22.098040 173.714279 
dram[5]: 22.314285 22.500000 19.807228 17.125000 16.052174 15.049180 15.278688 13.449275 16.720720 15.338843 28.320000 26.716982 51.708332 61.799999 152.250000 173.714279 
average row locality = 150833/8993 = 16.772266
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       392       464       471       552       514       596       551       640       543       640       414       464       348       428       326       384 
dram[1]:       464       464       552       552       596       596       640       640       640       640       480       464       432       428       390       384 
dram[2]:       464       402       552       471       596       515       640       552       640       545       480       399       428       349       384       326 
dram[3]:       464       468       552       552       596       600       640       640       640       640       480       464       428       430       384       390 
dram[4]:       399       468       468       552       512       600       551       640       547       640       401       464       355       424       321       384 
dram[5]:       468       468       552       552       596       600       640       640       640       640       464       464       434       424       388       384 
total dram writes = 48280
bank skew: 640/321 = 1.99
chip skew: 8368/7726 = 1.08
average mf latency per bank:
dram[0]:       9784      4137      8231      3992      7512      3213      6173      1637      5702      1492      5661      1587      5822      1456      6023      1713
dram[1]:       4310      4212      3945      3885      3407      3282      1696      1650      1564      1470      1681      1629      1539      1625      1652      1724
dram[2]:       4146      8929      3843      8333      3189      7017      1588      6078      1465      5329      1550      5521      1517      5579      1683      6115
dram[3]:       4259      4222      3806      4013      3365      3136      1686      1702      1507      1518      1609      1716      1580      1506      1698      1708
dram[4]:       9918      4059      8197      3952      7282      2969      5699      1657      5116      1479      5318      1590      5680      1508      6652      1697
dram[5]:       4112      4049      3935      3829      3312      3127      1732      1621      1573      1448      1748      1598      1496      1619      1650      1751
maximum mf latency per bank:
dram[0]:        673       439      1046       509      1088       544      1145       528       890       407       636       409       670       366       727       451
dram[1]:        451       460       468       484       709       591       484       492       470       383       423       414       406       448       433       470
dram[2]:        446       738       470      1010       558       996       475      1115       401       970       414       648       508       612       427       587
dram[3]:        444       460       459       537       605       609       604       554       425       452       447       449       436       425       433       440
dram[4]:        822       405      1013       499      1044       493      1053       534       939       399       647       440       722       424       660       410
dram[5]:        444       419       555       459       709       570       560       529       433       405       461       464       412       450       428       449
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1284649 n_nop=1252508 n_act=1807 n_pre=1791 n_ref_event=94221443153488 n_req=25007 n_rd=20834 n_rd_L2_A=0 n_write=0 n_wr_bk=7727 bw_util=0.04447
n_activity=166090 dram_eff=0.3439
bk0: 1294a 1276055i bk1: 1320a 1275977i bk2: 1356a 1274375i bk3: 1368a 1275292i bk4: 1500a 1272368i bk5: 1536a 1272905i bk6: 1522a 1270976i bk7: 1536a 1272597i bk8: 1496a 1271810i bk9: 1536a 1272905i bk10: 1168a 1275008i bk11: 1184a 1276653i bk12: 1004a 1277324i bk13: 1024a 1277658i bk14: 966a 1278694i bk15: 1024a 1278811i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928180
Row_Buffer_Locality_read = 0.961793
Row_Buffer_Locality_write = 0.760364
Bank_Level_Parallism = 1.460470
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.056968
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.044465 
total_CMD = 1284649 
util_bw = 57122 
Wasted_Col = 54906 
Wasted_Row = 17019 
Idle = 1155602 

BW Util Bottlenecks: 
RCDc_limit = 8694 
RCDWRc_limit = 5912 
WTRc_limit = 6783 
RTWc_limit = 39276 
CCDLc_limit = 18465 
rwq = 0 
CCDLc_limit_alone = 9131 
WTRc_limit_alone = 5661 
RTWc_limit_alone = 31064 

Commands details: 
total_CMD = 1284649 
n_nop = 1252508 
Read = 20834 
Write = 0 
L2_Alloc = 0 
L2_WB = 7727 
n_act = 1807 
n_pre = 1791 
n_ref = 94221443153488 
n_req = 25007 
total_req = 28561 

Dual Bus Interface Util: 
issued_total_row = 3598 
issued_total_col = 28561 
Row_Bus_Util =  0.002801 
CoL_Bus_Util = 0.022233 
Either_Row_CoL_Bus_Util = 0.025019 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.000560 
queue_avg = 0.205699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.205699
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1284649 n_nop=1252726 n_act=1240 n_pre=1224 n_ref_event=4560869750798743682 n_req=25289 n_rd=21108 n_rd_L2_A=0 n_write=0 n_wr_bk=8362 bw_util=0.04588
n_activity=156923 dram_eff=0.3756
bk0: 1328a 1275559i bk1: 1320a 1275499i bk2: 1360a 1274918i bk3: 1368a 1274490i bk4: 1544a 1273382i bk5: 1536a 1273165i bk6: 1548a 1273365i bk7: 1536a 1271719i bk8: 1536a 1272955i bk9: 1536a 1272884i bk10: 1216a 1276143i bk11: 1184a 1276342i bk12: 1024a 1276753i bk13: 1024a 1276391i bk14: 1024a 1278298i bk15: 1024a 1278551i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951520
Row_Buffer_Locality_read = 0.972664
Row_Buffer_Locality_write = 0.844774
Bank_Level_Parallism = 1.503229
Bank_Level_Parallism_Col = 1.508277
Bank_Level_Parallism_Ready = 1.067211
write_to_read_ratio_blp_rw_average = 0.627306
GrpLevelPara = 1.265654 

BW Util details:
bwutil = 0.045880 
total_CMD = 1284649 
util_bw = 58940 
Wasted_Col = 52874 
Wasted_Row = 13500 
Idle = 1159335 

BW Util Bottlenecks: 
RCDc_limit = 6416 
RCDWRc_limit = 3776 
WTRc_limit = 7056 
RTWc_limit = 40561 
CCDLc_limit = 19212 
rwq = 0 
CCDLc_limit_alone = 9199 
WTRc_limit_alone = 5678 
RTWc_limit_alone = 31926 

Commands details: 
total_CMD = 1284649 
n_nop = 1252726 
Read = 21108 
Write = 0 
L2_Alloc = 0 
L2_WB = 8362 
n_act = 1240 
n_pre = 1224 
n_ref = 4560869750798743682 
n_req = 25289 
total_req = 29470 

Dual Bus Interface Util: 
issued_total_row = 2464 
issued_total_col = 29470 
Row_Bus_Util =  0.001918 
CoL_Bus_Util = 0.022940 
Either_Row_CoL_Bus_Util = 0.024850 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000345 
queue_avg = 0.244904 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.244904
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1284649 n_nop=1252437 n_act=1824 n_pre=1808 n_ref_event=0 n_req=25057 n_rd=20868 n_rd_L2_A=0 n_write=0 n_wr_bk=7743 bw_util=0.04454
n_activity=166565 dram_eff=0.3435
bk0: 1328a 1275464i bk1: 1298a 1275507i bk2: 1360a 1275084i bk3: 1364a 1274079i bk4: 1536a 1273075i bk5: 1502a 1272680i bk6: 1536a 1273403i bk7: 1532a 1270793i bk8: 1536a 1272753i bk9: 1502a 1271592i bk10: 1216a 1276338i bk11: 1138a 1275435i bk12: 1024a 1277263i bk13: 1010a 1277228i bk14: 1024a 1278627i bk15: 962a 1278522i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927765
Row_Buffer_Locality_read = 0.961712
Row_Buffer_Locality_write = 0.758654
Bank_Level_Parallism = 1.471816
Bank_Level_Parallism_Col = 1.447054
Bank_Level_Parallism_Ready = 1.058663
write_to_read_ratio_blp_rw_average = 0.612565
GrpLevelPara = 1.224039 

BW Util details:
bwutil = 0.044543 
total_CMD = 1284649 
util_bw = 57222 
Wasted_Col = 55039 
Wasted_Row = 16995 
Idle = 1155393 

BW Util Bottlenecks: 
RCDc_limit = 8744 
RCDWRc_limit = 5928 
WTRc_limit = 6684 
RTWc_limit = 40178 
CCDLc_limit = 18447 
rwq = 0 
CCDLc_limit_alone = 9129 
WTRc_limit_alone = 5644 
RTWc_limit_alone = 31900 

Commands details: 
total_CMD = 1284649 
n_nop = 1252437 
Read = 20868 
Write = 0 
L2_Alloc = 0 
L2_WB = 7743 
n_act = 1824 
n_pre = 1808 
n_ref = 0 
n_req = 25057 
total_req = 28611 

Dual Bus Interface Util: 
issued_total_row = 3632 
issued_total_col = 28611 
Row_Bus_Util =  0.002827 
CoL_Bus_Util = 0.022271 
Either_Row_CoL_Bus_Util = 0.025075 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.000962 
queue_avg = 0.213117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.213117
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1284649 n_nop=1252758 n_act=1215 n_pre=1199 n_ref_event=13984 n_req=25304 n_rd=21120 n_rd_L2_A=0 n_write=0 n_wr_bk=8368 bw_util=0.04591
n_activity=155737 dram_eff=0.3787
bk0: 1328a 1275803i bk1: 1328a 1275526i bk2: 1360a 1274494i bk3: 1368a 1274643i bk4: 1536a 1272310i bk5: 1548a 1273013i bk6: 1536a 1272083i bk7: 1548a 1272930i bk8: 1536a 1272535i bk9: 1536a 1272884i bk10: 1216a 1275823i bk11: 1184a 1276122i bk12: 1024a 1277478i bk13: 1024a 1276931i bk14: 1024a 1278509i bk15: 1024a 1278557i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952577
Row_Buffer_Locality_read = 0.973201
Row_Buffer_Locality_write = 0.848470
Bank_Level_Parallism = 1.520920
Bank_Level_Parallism_Col = 1.526230
Bank_Level_Parallism_Ready = 1.074865
write_to_read_ratio_blp_rw_average = 0.629234
GrpLevelPara = 1.275794 

BW Util details:
bwutil = 0.045908 
total_CMD = 1284649 
util_bw = 58976 
Wasted_Col = 52366 
Wasted_Row = 13124 
Idle = 1160183 

BW Util Bottlenecks: 
RCDc_limit = 6226 
RCDWRc_limit = 3687 
WTRc_limit = 7037 
RTWc_limit = 40602 
CCDLc_limit = 19010 
rwq = 0 
CCDLc_limit_alone = 9032 
WTRc_limit_alone = 5727 
RTWc_limit_alone = 31934 

Commands details: 
total_CMD = 1284649 
n_nop = 1252758 
Read = 21120 
Write = 0 
L2_Alloc = 0 
L2_WB = 8368 
n_act = 1215 
n_pre = 1199 
n_ref = 13984 
n_req = 25304 
total_req = 29488 

Dual Bus Interface Util: 
issued_total_row = 2414 
issued_total_col = 29488 
Row_Bus_Util =  0.001879 
CoL_Bus_Util = 0.022954 
Either_Row_CoL_Bus_Util = 0.024825 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000345 
queue_avg = 0.253413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.253413
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1284649 n_nop=1252655 n_act=1768 n_pre=1752 n_ref_event=0 n_req=24939 n_rd=20770 n_rd_L2_A=0 n_write=0 n_wr_bk=7726 bw_util=0.04436
n_activity=165178 dram_eff=0.345
bk0: 1292a 1275611i bk1: 1312a 1275789i bk2: 1352a 1274241i bk3: 1368a 1275168i bk4: 1492a 1272843i bk5: 1536a 1273409i bk6: 1516a 1271314i bk7: 1536a 1273589i bk8: 1504a 1271734i bk9: 1536a 1272697i bk10: 1126a 1276255i bk11: 1184a 1276618i bk12: 1020a 1277465i bk13: 1024a 1277562i bk14: 948a 1278503i bk15: 1024a 1278608i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929708
Row_Buffer_Locality_read = 0.962927
Row_Buffer_Locality_write = 0.764212
Bank_Level_Parallism = 1.462086
Bank_Level_Parallism_Col = 1.432136
Bank_Level_Parallism_Ready = 1.051706
write_to_read_ratio_blp_rw_average = 0.611564
GrpLevelPara = 1.218278 

BW Util details:
bwutil = 0.044364 
total_CMD = 1284649 
util_bw = 56992 
Wasted_Col = 54319 
Wasted_Row = 16252 
Idle = 1157086 

BW Util Bottlenecks: 
RCDc_limit = 8463 
RCDWRc_limit = 5746 
WTRc_limit = 6564 
RTWc_limit = 39028 
CCDLc_limit = 17957 
rwq = 0 
CCDLc_limit_alone = 8961 
WTRc_limit_alone = 5508 
RTWc_limit_alone = 31088 

Commands details: 
total_CMD = 1284649 
n_nop = 1252655 
Read = 20770 
Write = 0 
L2_Alloc = 0 
L2_WB = 7726 
n_act = 1768 
n_pre = 1752 
n_ref = 0 
n_req = 24939 
total_req = 28496 

Dual Bus Interface Util: 
issued_total_row = 3520 
issued_total_col = 28496 
Row_Bus_Util =  0.002740 
CoL_Bus_Util = 0.022182 
Either_Row_CoL_Bus_Util = 0.024905 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.000688 
queue_avg = 0.197077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.197077
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1284649 n_nop=1252814 n_act=1223 n_pre=1207 n_ref_event=94221445744656 n_req=25237 n_rd=21060 n_rd_L2_A=0 n_write=0 n_wr_bk=8354 bw_util=0.04579
n_activity=155815 dram_eff=0.3776
bk0: 1328a 1275506i bk1: 1296a 1275727i bk2: 1368a 1274927i bk3: 1368a 1273986i bk4: 1548a 1273115i bk5: 1536a 1273047i bk6: 1544a 1272913i bk7: 1536a 1271567i bk8: 1536a 1272273i bk9: 1536a 1272730i bk10: 1184a 1276691i bk11: 1184a 1276277i bk12: 1024a 1277189i bk13: 1024a 1277233i bk14: 1024a 1278334i bk15: 1024a 1278698i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952134
Row_Buffer_Locality_read = 0.973029
Row_Buffer_Locality_write = 0.846780
Bank_Level_Parallism = 1.520210
Bank_Level_Parallism_Col = 1.522466
Bank_Level_Parallism_Ready = 1.074349
write_to_read_ratio_blp_rw_average = 0.633687
GrpLevelPara = 1.268727 

BW Util details:
bwutil = 0.045793 
total_CMD = 1284649 
util_bw = 58828 
Wasted_Col = 52418 
Wasted_Row = 12886 
Idle = 1160517 

BW Util Bottlenecks: 
RCDc_limit = 6333 
RCDWRc_limit = 3636 
WTRc_limit = 6721 
RTWc_limit = 40740 
CCDLc_limit = 18806 
rwq = 0 
CCDLc_limit_alone = 8873 
WTRc_limit_alone = 5443 
RTWc_limit_alone = 32085 

Commands details: 
total_CMD = 1284649 
n_nop = 1252814 
Read = 21060 
Write = 0 
L2_Alloc = 0 
L2_WB = 8354 
n_act = 1223 
n_pre = 1207 
n_ref = 94221445744656 
n_req = 25237 
total_req = 29414 

Dual Bus Interface Util: 
issued_total_row = 2430 
issued_total_col = 29414 
Row_Bus_Util =  0.001892 
CoL_Bus_Util = 0.022897 
Either_Row_CoL_Bus_Util = 0.024781 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000283 
queue_avg = 0.252475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.252475

========= L2 cache stats =========
L2_cache_bank[0]: Access = 78760, Miss = 11188, Miss_rate = 0.142, Pending_hits = 4607, Reservation_fails = 2582
L2_cache_bank[1]: Access = 49704, Miss = 10528, Miss_rate = 0.212, Pending_hits = 3745, Reservation_fails = 2059
L2_cache_bank[2]: Access = 48990, Miss = 10580, Miss_rate = 0.216, Pending_hits = 3343, Reservation_fails = 1911
L2_cache_bank[3]: Access = 49544, Miss = 10528, Miss_rate = 0.212, Pending_hits = 3659, Reservation_fails = 2495
L2_cache_bank[4]: Access = 49352, Miss = 10560, Miss_rate = 0.214, Pending_hits = 3642, Reservation_fails = 1847
L2_cache_bank[5]: Access = 78768, Miss = 11218, Miss_rate = 0.142, Pending_hits = 4682, Reservation_fails = 3224
L2_cache_bank[6]: Access = 49128, Miss = 10560, Miss_rate = 0.215, Pending_hits = 3480, Reservation_fails = 1861
L2_cache_bank[7]: Access = 49010, Miss = 10560, Miss_rate = 0.215, Pending_hits = 3378, Reservation_fails = 2117
L2_cache_bank[8]: Access = 78370, Miss = 11142, Miss_rate = 0.142, Pending_hits = 4634, Reservation_fails = 2474
L2_cache_bank[9]: Access = 49112, Miss = 10520, Miss_rate = 0.214, Pending_hits = 3729, Reservation_fails = 2205
L2_cache_bank[10]: Access = 49134, Miss = 10556, Miss_rate = 0.215, Pending_hits = 3329, Reservation_fails = 1915
L2_cache_bank[11]: Access = 48640, Miss = 10504, Miss_rate = 0.216, Pending_hits = 3613, Reservation_fails = 1844
L2_total_cache_accesses = 678512
L2_total_cache_misses = 128444
L2_total_cache_miss_rate = 0.1893
L2_total_cache_pending_hits = 45841
L2_total_cache_reservation_fails = 26534
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 372461
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 42609
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 30646
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3806
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 93604
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 116334
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1342
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1342
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 15404
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3232
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 377
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 22728
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1131
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 539320
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 119018
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20144
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1345
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2461
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 22728
L2_cache_data_port_util = 0.101
L2_cache_fill_port_util = 0.025

icnt_total_pkts_mem_to_simt=678512
icnt_total_pkts_simt_to_mem=258899
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 877853
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 937211
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000233589
	minimum = 0 (at node 0)
	maximum = 0.00146593 (at node 12)
Accepted packet rate average = 0.000233589
	minimum = 0 (at node 0)
	maximum = 0.00484096 (at node 12)
Injected flit rate average = 0.000252528
	minimum = 0 (at node 0)
	maximum = 0.0019773 (at node 12)
Accepted flit rate average= 0.000252528
	minimum = 0 (at node 0)
	maximum = 0.00484096 (at node 12)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.707 (13 samples)
	minimum = 5 (13 samples)
	maximum = 267.692 (13 samples)
Network latency average = 18.7123 (13 samples)
	minimum = 5 (13 samples)
	maximum = 265.077 (13 samples)
Flit latency average = 17.9776 (13 samples)
	minimum = 5 (13 samples)
	maximum = 264.385 (13 samples)
Fragmentation average = 0.000168029 (13 samples)
	minimum = 0 (13 samples)
	maximum = 21.5385 (13 samples)
Injected packet rate average = 0.0756033 (13 samples)
	minimum = 0.0295014 (13 samples)
	maximum = 0.184051 (13 samples)
Accepted packet rate average = 0.0756033 (13 samples)
	minimum = 0.0339206 (13 samples)
	maximum = 0.111833 (13 samples)
Injected flit rate average = 0.0807223 (13 samples)
	minimum = 0.0384116 (13 samples)
	maximum = 0.184247 (13 samples)
Accepted flit rate average = 0.0807223 (13 samples)
	minimum = 0.0460461 (13 samples)
	maximum = 0.111833 (13 samples)
Injected packet size average = 1.06771 (13 samples)
Accepted packet size average = 1.06771 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 46 sec (166 sec)
gpgpu_simulation_rate = 514556 (inst/sec)
gpgpu_simulation_rate = 2512 (cycle/sec)
gpgpu_silicon_slowdown = 119426x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (27,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z13lud_perimeterPfii'
Destroy streams for kernel 14: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 14 
gpu_sim_cycle = 32998
gpu_sim_insn = 531360
gpu_ipc =      16.1028
gpu_tot_sim_cycle = 450103
gpu_tot_sim_insn = 85947688
gpu_tot_ipc =     190.9512
gpu_tot_issued_cta = 3636
gpu_occupancy = 3.7499% 
gpu_tot_occupancy = 35.3239% 
max_total_param_size = 0
gpu_stall_dramfull = 20563
gpu_stall_icnt2sh    = 103742
partiton_level_parallism =       0.0938
partiton_level_parallism_total  =       0.4499
partiton_level_parallism_util =       1.1438
partiton_level_parallism_util_total  =       1.8186
L2_BW  =       3.1135 GB/Sec
L2_BW_total  =      14.6999 GB/Sec
gpu_total_sim_rate=502618

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1407546
	L1I_total_cache_misses = 17950
	L1I_total_cache_miss_rate = 0.0128
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10409
L1D_cache:
	L1D_cache_core[0]: Access = 15669, Miss = 9307, Miss_rate = 0.594, Pending_hits = 787, Reservation_fails = 3879
	L1D_cache_core[1]: Access = 15653, Miss = 9295, Miss_rate = 0.594, Pending_hits = 992, Reservation_fails = 4764
	L1D_cache_core[2]: Access = 15574, Miss = 9202, Miss_rate = 0.591, Pending_hits = 1064, Reservation_fails = 5012
	L1D_cache_core[3]: Access = 15669, Miss = 9260, Miss_rate = 0.591, Pending_hits = 935, Reservation_fails = 3422
	L1D_cache_core[4]: Access = 15638, Miss = 9337, Miss_rate = 0.597, Pending_hits = 1037, Reservation_fails = 5679
	L1D_cache_core[5]: Access = 15958, Miss = 9422, Miss_rate = 0.590, Pending_hits = 897, Reservation_fails = 2526
	L1D_cache_core[6]: Access = 15894, Miss = 9290, Miss_rate = 0.584, Pending_hits = 825, Reservation_fails = 2821
	L1D_cache_core[7]: Access = 15638, Miss = 9243, Miss_rate = 0.591, Pending_hits = 1028, Reservation_fails = 4583
	L1D_cache_core[8]: Access = 15638, Miss = 9712, Miss_rate = 0.621, Pending_hits = 819, Reservation_fails = 4726
	L1D_cache_core[9]: Access = 15559, Miss = 9269, Miss_rate = 0.596, Pending_hits = 1046, Reservation_fails = 4082
	L1D_cache_core[10]: Access = 15191, Miss = 9084, Miss_rate = 0.598, Pending_hits = 1106, Reservation_fails = 5060
	L1D_cache_core[11]: Access = 15879, Miss = 9367, Miss_rate = 0.590, Pending_hits = 956, Reservation_fails = 3657
	L1D_cache_core[12]: Access = 15654, Miss = 9116, Miss_rate = 0.582, Pending_hits = 1022, Reservation_fails = 2775
	L1D_cache_core[13]: Access = 15526, Miss = 9000, Miss_rate = 0.580, Pending_hits = 936, Reservation_fails = 3458
	L1D_cache_core[14]: Access = 15574, Miss = 9444, Miss_rate = 0.606, Pending_hits = 936, Reservation_fails = 5078
	L1D_total_cache_accesses = 234714
	L1D_total_cache_misses = 139348
	L1D_total_cache_miss_rate = 0.5937
	L1D_total_cache_pending_hits = 14386
	L1D_total_cache_reservation_fails = 61522
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 84999
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0011
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24066
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 135918
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 61495
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 84909
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 56914
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3430
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 27
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1389596
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 17950
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10409
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 174368
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 84999
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 60346
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1407546

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 60490
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 51
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 954
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 27
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10409
ctas_completed 3636, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
13443, 10494, 4464, 4464, 4464, 4464, 4464, 4464, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 
gpgpu_n_tot_thrd_icount = 89062368
gpgpu_n_tot_w_icount = 2783199
gpgpu_n_stall_shd_mem = 152229
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 135918
gpgpu_n_mem_write_global = 60346
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2789888
gpgpu_n_store_insn = 965536
gpgpu_n_shmem_insn = 31288984
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2705568
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 35000
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5677
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 111552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:547627	W0_Idle:2898530	W0_Scoreboard:3096044	W1:1580	W2:1480	W3:1380	W4:1280	W5:1180	W6:1080	W7:980	W8:880	W9:780	W10:680	W11:580	W12:480	W13:380	W14:280	W15:170	W16:172510	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2597499
single_issue_nums: WS0:1403193	WS1:1380006	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1087344 {8:135918,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4344912 {72:60346,}
traffic_breakdown_coretomem[INST_ACC_R] = 49640 {8:6205,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 21746880 {40:543672,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 965536 {8:120692,}
traffic_breakdown_memtocore[INST_ACC_R] = 992800 {40:24820,}
maxmflatency = 1145 
max_icnt2mem_latency = 958 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 246 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 63 
mrq_lat_table:109505 	3871 	17023 	11526 	9045 	1859 	603 	152 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	408392 	241222 	14479 	301 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5805 	316 	98 	181931 	7132 	6101 	810 	291 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	64483 	84950 	92110 	119918 	229324 	73570 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	435 	72 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     14491     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     13261     15150     20278     15611     17825     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     13256     15610     20010     17851     17825     19194     18930     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18456     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     20743     15617     17840     17850     18932     19196     21090     21289     21988     22360     24476     24577     25277     25438 
average row accesses per activate:
dram[0]: 10.715278 16.583334 10.597403 20.048780  9.309645 14.527132  8.147826 15.800000  8.022026 17.846153 10.631579 28.320000 17.214285 56.727272 20.660715 153.250000 
dram[1]: 20.387501 16.936171 18.865168 18.471910 14.583333 14.755905 14.266187 13.166667 14.522388 15.338843 24.111111 24.842106 33.025642 52.000000 97.923080 153.250000 
dram[2]: 16.391752 10.832168 18.804598 10.314466 13.881481  9.818182 15.606558  8.000000 15.466666  8.097345 30.333334 11.571428 52.000000 18.378788 153.500000 20.535715 
dram[3]: 18.928572 19.698795 18.177778 20.827160 15.747899 14.028986 13.041096 15.535433 15.596639 14.323529 23.111111 25.033897 62.400002 36.799999 153.500000 97.769234 
dram[4]: 10.554794 17.909090 10.627451 19.341177  9.463542 15.570248  8.086580 16.928572  8.219731 17.185184 12.354546 29.500000 16.131578 62.400002 21.788462 153.250000 
dram[5]: 19.476191 19.500000 19.835295 17.125000 13.971014 15.317073 13.818182 13.739130 14.727273 15.338843 24.983051 26.716982 33.025642 62.400002 97.769234 153.250000 
average row locality = 153584/9433 = 16.281565
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       400       480       471       552       514       596       551       640       543       640       414       464       361       448       338       404 
dram[1]:       494       480       574       552       630       596       683       640       677       640       515       464       464       448       434       404 
dram[2]:       476       406       552       471       596       515       640       552       640       545       480       399       448       363       408       334 
dram[3]:       476       502       552       574       596       636       640       680       640       680       480       496       448       464       408       430 
dram[4]:       403       480       468       552       512       600       551       640       547       640       401       464       365       448       333       404 
dram[5]:       504       480       572       552       634       600       679       640       680       640       498       464       464       448       430       404 
total dram writes = 49535
bank skew: 683/333 = 2.05
chip skew: 8702/7808 = 1.11
average mf latency per bank:
dram[0]:       9588      3999      8231      3992      7538      3253      6199      1675      5702      1492      5661      1587      5613      1391      5809      1628
dram[1]:       4082      4072      3823      3885      3305      3323      1688      1688      1519      1470      1607      1629      1469      1553      1523      1638
dram[2]:       4042      8841      3843      8333      3228      7046      1633      6096      1465      5329      1550      5521      1449      5364      1584      5968
dram[3]:       4152      3969      3806      3888      3404      3058      1731      1695      1507      1469      1609      1646      1509      1432      1598      1588
dram[4]:       9819      3957      8197      3952      7302      3015      5725      1694      5116      1479      5318      1590      5524      1427      6413      1613
dram[5]:       3851      3948      3826      3829      3206      3174      1725      1659      1520      1448      1668      1598      1436      1532      1528      1664
maximum mf latency per bank:
dram[0]:        673       439      1046       509      1088       544      1145       528       890       407       636       409       670       366       727       451
dram[1]:        451       460       468       484       709       591       484       492       470       383       423       414       406       448       433       470
dram[2]:        446       738       470      1010       558       996       475      1115       401       970       414       648       508       612       427       587
dram[3]:        444       460       459       537       605       609       604       554       425       452       447       449       436       425       433       440
dram[4]:        822       405      1013       499      1044       493      1053       534       939       399       647       440       722       424       660       410
dram[5]:        444       419       555       459       709       570       560       529       433       405       461       464       412       450       428       449
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1386280 n_nop=1353818 n_act=1833 n_pre=1817 n_ref_event=94221443153488 n_req=25232 n_rd=21014 n_rd_L2_A=0 n_write=0 n_wr_bk=7816 bw_util=0.04159
n_activity=168453 dram_eff=0.3423
bk0: 1314a 1377426i bk1: 1352a 1377132i bk2: 1356a 1375984i bk3: 1368a 1376906i bk4: 1524a 1373986i bk5: 1576a 1374526i bk6: 1546a 1372582i bk7: 1576a 1374179i bk8: 1496a 1373442i bk9: 1536a 1374537i bk10: 1168a 1376640i bk11: 1184a 1378285i bk12: 1004a 1378792i bk13: 1024a 1379055i bk14: 966a 1380215i bk15: 1024a 1380251i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927790
Row_Buffer_Locality_read = 0.961549
Row_Buffer_Locality_write = 0.759602
Bank_Level_Parallism = 1.455195
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.056473
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.041593 
total_CMD = 1386280 
util_bw = 57660 
Wasted_Col = 55693 
Wasted_Row = 17423 
Idle = 1255504 

BW Util Bottlenecks: 
RCDc_limit = 8838 
RCDWRc_limit = 6010 
WTRc_limit = 6817 
RTWc_limit = 39720 
CCDLc_limit = 18645 
rwq = 0 
CCDLc_limit_alone = 9217 
WTRc_limit_alone = 5685 
RTWc_limit_alone = 31424 

Commands details: 
total_CMD = 1386280 
n_nop = 1353818 
Read = 21014 
Write = 0 
L2_Alloc = 0 
L2_WB = 7816 
n_act = 1833 
n_pre = 1817 
n_ref = 94221443153488 
n_req = 25232 
total_req = 28830 

Dual Bus Interface Util: 
issued_total_row = 3650 
issued_total_col = 28830 
Row_Bus_Util =  0.002633 
CoL_Bus_Util = 0.020797 
Either_Row_CoL_Bus_Util = 0.023417 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.000554 
queue_avg = 0.191598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.191598
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 450161 -   mf: uid=2458303, sid4294967295:w4294967295, part=1, addr=0xc00f7900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (450061), 
Ready @ 450192 -   mf: uid=2458308, sid4294967295:w4294967295, part=1, addr=0xc00df900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (450092), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1386280 n_nop=1353244 n_act=1367 n_pre=1351 n_ref_event=4560869750798743682 n_req=25996 n_rd=21636 n_rd_L2_A=0 n_write=0 n_wr_bk=8695 bw_util=0.04376
n_activity=164440 dram_eff=0.3689
bk0: 1384a 1376727i bk1: 1352a 1376649i bk2: 1392a 1376284i bk3: 1368a 1376130i bk4: 1608a 1374447i bk5: 1576a 1374772i bk6: 1636a 1374199i bk7: 1576a 1373319i bk8: 1604a 1373879i bk9: 1536a 1374481i bk10: 1260a 1377253i bk11: 1184a 1377949i bk12: 1056a 1377678i bk13: 1024a 1377761i bk14: 1056a 1379429i bk15: 1024a 1379929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947954
Row_Buffer_Locality_read = 0.971483
Row_Buffer_Locality_write = 0.831193
Bank_Level_Parallism = 1.490896
Bank_Level_Parallism_Col = 1.495714
Bank_Level_Parallism_Ready = 1.066195
write_to_read_ratio_blp_rw_average = 0.629251
GrpLevelPara = 1.257089 

BW Util details:
bwutil = 0.043759 
total_CMD = 1386280 
util_bw = 60662 
Wasted_Col = 55224 
Wasted_Row = 14771 
Idle = 1255623 

BW Util Bottlenecks: 
RCDc_limit = 6885 
RCDWRc_limit = 4344 
WTRc_limit = 7201 
RTWc_limit = 41837 
CCDLc_limit = 19784 
rwq = 0 
CCDLc_limit_alone = 9525 
WTRc_limit_alone = 5814 
RTWc_limit_alone = 32965 

Commands details: 
total_CMD = 1386280 
n_nop = 1353244 
Read = 21636 
Write = 0 
L2_Alloc = 0 
L2_WB = 8695 
n_act = 1367 
n_pre = 1351 
n_ref = 4560869750798743682 
n_req = 25996 
total_req = 30331 

Dual Bus Interface Util: 
issued_total_row = 2718 
issued_total_col = 30331 
Row_Bus_Util =  0.001961 
CoL_Bus_Util = 0.021879 
Either_Row_CoL_Bus_Util = 0.023831 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000394 
queue_avg = 0.229670 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.22967
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1386280 n_nop=1353774 n_act=1846 n_pre=1830 n_ref_event=0 n_req=25267 n_rd=21036 n_rd_L2_A=0 n_write=0 n_wr_bk=7825 bw_util=0.04164
n_activity=168650 dram_eff=0.3423
bk0: 1352a 1376747i bk1: 1314a 1376960i bk2: 1360a 1376701i bk3: 1364a 1375700i bk4: 1576a 1374642i bk5: 1526a 1374305i bk6: 1584a 1374977i bk7: 1548a 1372368i bk8: 1536a 1374383i bk9: 1502a 1373223i bk10: 1216a 1377969i bk11: 1138a 1377068i bk12: 1024a 1378698i bk13: 1010a 1378704i bk14: 1024a 1379981i bk15: 962a 1380065i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927494
Row_Buffer_Locality_read = 0.961447
Row_Buffer_Locality_write = 0.758686
Bank_Level_Parallism = 1.467476
Bank_Level_Parallism_Col = 1.443284
Bank_Level_Parallism_Ready = 1.058156
write_to_read_ratio_blp_rw_average = 0.613237
GrpLevelPara = 1.221555 

BW Util details:
bwutil = 0.041638 
total_CMD = 1386280 
util_bw = 57722 
Wasted_Col = 55787 
Wasted_Row = 17290 
Idle = 1255481 

BW Util Bottlenecks: 
RCDc_limit = 8888 
RCDWRc_limit = 5996 
WTRc_limit = 6728 
RTWc_limit = 40615 
CCDLc_limit = 18627 
rwq = 0 
CCDLc_limit_alone = 9212 
WTRc_limit_alone = 5680 
RTWc_limit_alone = 32248 

Commands details: 
total_CMD = 1386280 
n_nop = 1353774 
Read = 21036 
Write = 0 
L2_Alloc = 0 
L2_WB = 7825 
n_act = 1846 
n_pre = 1830 
n_ref = 0 
n_req = 25267 
total_req = 28861 

Dual Bus Interface Util: 
issued_total_row = 3676 
issued_total_col = 28861 
Row_Bus_Util =  0.002652 
CoL_Bus_Util = 0.020819 
Either_Row_CoL_Bus_Util = 0.023448 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.000954 
queue_avg = 0.198312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.198312
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 450128 -   mf: uid=2458300, sid4294967295:w4294967295, part=3, addr=0xc00e7900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (450028), 
Ready @ 450150 -   mf: uid=2458302, sid4294967295:w4294967295, part=3, addr=0xc00ff900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (450050), 
Ready @ 450184 -   mf: uid=2458306, sid4294967295:w4294967295, part=3, addr=0xc0027900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (450084), 
Ready @ 450187 -   mf: uid=2458307, sid4294967295:w4294967295, part=3, addr=0xc003f900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (450087), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1386280 n_nop=1353291 n_act=1336 n_pre=1320 n_ref_event=13984 n_req=26007 n_rd=21644 n_rd_L2_A=0 n_write=0 n_wr_bk=8702 bw_util=0.04378
n_activity=163217 dram_eff=0.3718
bk0: 1352a 1377066i bk1: 1384a 1376669i bk2: 1360a 1376104i bk3: 1400a 1376026i bk4: 1576a 1373928i bk5: 1616a 1374057i bk6: 1584a 1373717i bk7: 1628a 1373826i bk8: 1536a 1374159i bk9: 1604a 1373719i bk10: 1216a 1377414i bk11: 1228a 1377307i bk12: 1024a 1378864i bk13: 1056a 1377888i bk14: 1024a 1379831i bk15: 1056a 1379748i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949206
Row_Buffer_Locality_read = 0.972140
Row_Buffer_Locality_write = 0.835434
Bank_Level_Parallism = 1.507687
Bank_Level_Parallism_Col = 1.513228
Bank_Level_Parallism_Ready = 1.073405
write_to_read_ratio_blp_rw_average = 0.631609
GrpLevelPara = 1.266989 

BW Util details:
bwutil = 0.043780 
total_CMD = 1386280 
util_bw = 60692 
Wasted_Col = 54693 
Wasted_Row = 14309 
Idle = 1256586 

BW Util Bottlenecks: 
RCDc_limit = 6662 
RCDWRc_limit = 4234 
WTRc_limit = 7154 
RTWc_limit = 41921 
CCDLc_limit = 19569 
rwq = 0 
CCDLc_limit_alone = 9338 
WTRc_limit_alone = 5833 
RTWc_limit_alone = 33011 

Commands details: 
total_CMD = 1386280 
n_nop = 1353291 
Read = 21644 
Write = 0 
L2_Alloc = 0 
L2_WB = 8702 
n_act = 1336 
n_pre = 1320 
n_ref = 13984 
n_req = 26007 
total_req = 30346 

Dual Bus Interface Util: 
issued_total_row = 2656 
issued_total_col = 30346 
Row_Bus_Util =  0.001916 
CoL_Bus_Util = 0.021890 
Either_Row_CoL_Bus_Util = 0.023797 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000394 
queue_avg = 0.237163 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.237163
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1386280 n_nop=1353996 n_act=1788 n_pre=1772 n_ref_event=0 n_req=25149 n_rd=20938 n_rd_L2_A=0 n_write=0 n_wr_bk=7808 bw_util=0.04147
n_activity=167207 dram_eff=0.3438
bk0: 1308a 1377085i bk1: 1336a 1377063i bk2: 1352a 1375855i bk3: 1368a 1376785i bk4: 1508a 1374464i bk5: 1584a 1375007i bk6: 1540a 1372914i bk7: 1576a 1375218i bk8: 1504a 1373365i bk9: 1536a 1374328i bk10: 1126a 1377886i bk11: 1184a 1378249i bk12: 1020a 1378982i bk13: 1024a 1378927i bk14: 948a 1379978i bk15: 1024a 1380017i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929500
Row_Buffer_Locality_read = 0.962747
Row_Buffer_Locality_write = 0.764189
Bank_Level_Parallism = 1.457780
Bank_Level_Parallism_Col = 1.428566
Bank_Level_Parallism_Ready = 1.051292
write_to_read_ratio_blp_rw_average = 0.612848
GrpLevelPara = 1.215904 

BW Util details:
bwutil = 0.041472 
total_CMD = 1386280 
util_bw = 57492 
Wasted_Col = 55037 
Wasted_Row = 16534 
Idle = 1257217 

BW Util Bottlenecks: 
RCDc_limit = 8583 
RCDWRc_limit = 5812 
WTRc_limit = 6578 
RTWc_limit = 39490 
CCDLc_limit = 18131 
rwq = 0 
CCDLc_limit_alone = 9035 
WTRc_limit_alone = 5518 
RTWc_limit_alone = 31454 

Commands details: 
total_CMD = 1386280 
n_nop = 1353996 
Read = 20938 
Write = 0 
L2_Alloc = 0 
L2_WB = 7808 
n_act = 1788 
n_pre = 1772 
n_ref = 0 
n_req = 25149 
total_req = 28746 

Dual Bus Interface Util: 
issued_total_row = 3560 
issued_total_col = 28746 
Row_Bus_Util =  0.002568 
CoL_Bus_Util = 0.020736 
Either_Row_CoL_Bus_Util = 0.023288 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.000681 
queue_avg = 0.183355 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.183355
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 450145 -   mf: uid=2458301, sid4294967295:w4294967295, part=5, addr=0xc00bf900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (450045), 
Ready @ 450167 -   mf: uid=2458304, sid4294967295:w4294967295, part=5, addr=0xc00ef900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (450067), 
Ready @ 450174 -   mf: uid=2458305, sid4294967295:w4294967295, part=5, addr=0xc002f900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (450074), 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1386280 n_nop=1353347 n_act=1347 n_pre=1331 n_ref_event=94221445744656 n_req=25933 n_rd=21576 n_rd_L2_A=0 n_write=0 n_wr_bk=8689 bw_util=0.04366
n_activity=163342 dram_eff=0.3706
bk0: 1384a 1376594i bk1: 1320a 1376996i bk2: 1400a 1376354i bk3: 1368a 1375639i bk4: 1608a 1374077i bk5: 1584a 1374638i bk6: 1632a 1373824i bk7: 1576a 1373133i bk8: 1600a 1373216i bk9: 1536a 1374324i bk10: 1224a 1377910i bk11: 1184a 1377889i bk12: 1056a 1378134i bk13: 1024a 1378558i bk14: 1056a 1379463i bk15: 1024a 1380122i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948637
Row_Buffer_Locality_read = 0.971913
Row_Buffer_Locality_write = 0.833372
Bank_Level_Parallism = 1.506752
Bank_Level_Parallism_Col = 1.509147
Bank_Level_Parallism_Ready = 1.072818
write_to_read_ratio_blp_rw_average = 0.635851
GrpLevelPara = 1.259784 

BW Util details:
bwutil = 0.043664 
total_CMD = 1386280 
util_bw = 60530 
Wasted_Col = 54755 
Wasted_Row = 14099 
Idle = 1256896 

BW Util Bottlenecks: 
RCDc_limit = 6772 
RCDWRc_limit = 4198 
WTRc_limit = 6854 
RTWc_limit = 42016 
CCDLc_limit = 19370 
rwq = 0 
CCDLc_limit_alone = 9185 
WTRc_limit_alone = 5567 
RTWc_limit_alone = 33118 

Commands details: 
total_CMD = 1386280 
n_nop = 1353347 
Read = 21576 
Write = 0 
L2_Alloc = 0 
L2_WB = 8689 
n_act = 1347 
n_pre = 1331 
n_ref = 94221445744656 
n_req = 25933 
total_req = 30265 

Dual Bus Interface Util: 
issued_total_row = 2678 
issued_total_col = 30265 
Row_Bus_Util =  0.001932 
CoL_Bus_Util = 0.021832 
Either_Row_CoL_Bus_Util = 0.023756 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000304 
queue_avg = 0.236393 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.236393

========= L2 cache stats =========
L2_cache_bank[0]: Access = 79316, Miss = 11256, Miss_rate = 0.142, Pending_hits = 4691, Reservation_fails = 2873
L2_cache_bank[1]: Access = 50424, Miss = 10640, Miss_rate = 0.211, Pending_hits = 3889, Reservation_fails = 2495
L2_cache_bank[2]: Access = 50720, Miss = 11124, Miss_rate = 0.219, Pending_hits = 3439, Reservation_fails = 2316
L2_cache_bank[3]: Access = 50264, Miss = 10640, Miss_rate = 0.212, Pending_hits = 3823, Reservation_fails = 3034
L2_cache_bank[4]: Access = 49968, Miss = 10672, Miss_rate = 0.214, Pending_hits = 3778, Reservation_fails = 2212
L2_cache_bank[5]: Access = 79248, Miss = 11274, Miss_rate = 0.142, Pending_hits = 4758, Reservation_fails = 3423
L2_cache_bank[6]: Access = 49744, Miss = 10672, Miss_rate = 0.215, Pending_hits = 3616, Reservation_fails = 2221
L2_cache_bank[7]: Access = 50792, Miss = 11112, Miss_rate = 0.219, Pending_hits = 3478, Reservation_fails = 2480
L2_cache_bank[8]: Access = 78850, Miss = 11198, Miss_rate = 0.142, Pending_hits = 4710, Reservation_fails = 2762
L2_cache_bank[9]: Access = 49728, Miss = 10632, Miss_rate = 0.214, Pending_hits = 3865, Reservation_fails = 2566
L2_cache_bank[10]: Access = 50904, Miss = 11096, Miss_rate = 0.218, Pending_hits = 3433, Reservation_fails = 2281
L2_cache_bank[11]: Access = 49256, Miss = 10616, Miss_rate = 0.216, Pending_hits = 3749, Reservation_fails = 2204
L2_total_cache_accesses = 689214
L2_total_cache_misses = 130932
L2_total_cache_miss_rate = 0.1900
L2_total_cache_pending_hits = 47229
L2_total_cache_reservation_fails = 30867
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 374217
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 43405
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3806
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 94954
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 117604
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1544
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1544
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 19204
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3824
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 448
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 27061
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1344
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 543672
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 120692
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 24820
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1345
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2461
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 27061
L2_cache_data_port_util = 0.095
L2_cache_fill_port_util = 0.024

icnt_total_pkts_mem_to_simt=689214
icnt_total_pkts_simt_to_mem=262830
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.68201
	minimum = 5
	maximum = 54
Network latency average = 5.66055
	minimum = 5
	maximum = 53
Slowest packet = 891063
Flit latency average = 6.05426
	minimum = 5
	maximum = 52
Slowest flit = 951372
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0154847
	minimum = 0.00472756 (at node 12)
	maximum = 0.0540033 (at node 22)
Accepted packet rate average = 0.0154847
	minimum = 0.00393963 (at node 20)
	maximum = 0.0229105 (at node 0)
Injected flit rate average = 0.0164241
	minimum = 0.00566701 (at node 12)
	maximum = 0.0540033 (at node 22)
Accepted flit rate average= 0.0164241
	minimum = 0.00454573 (at node 20)
	maximum = 0.0229105 (at node 0)
Injected packet length average = 1.06067
Accepted packet length average = 1.06067
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.7052 (14 samples)
	minimum = 5 (14 samples)
	maximum = 252.429 (14 samples)
Network latency average = 17.78 (14 samples)
	minimum = 5 (14 samples)
	maximum = 249.929 (14 samples)
Flit latency average = 17.1259 (14 samples)
	minimum = 5 (14 samples)
	maximum = 249.214 (14 samples)
Fragmentation average = 0.000156027 (14 samples)
	minimum = 0 (14 samples)
	maximum = 20 (14 samples)
Injected packet rate average = 0.0713091 (14 samples)
	minimum = 0.0277318 (14 samples)
	maximum = 0.174762 (14 samples)
Accepted packet rate average = 0.0713091 (14 samples)
	minimum = 0.0317791 (14 samples)
	maximum = 0.105481 (14 samples)
Injected flit rate average = 0.0761296 (14 samples)
	minimum = 0.0360727 (14 samples)
	maximum = 0.174944 (14 samples)
Accepted flit rate average = 0.0761296 (14 samples)
	minimum = 0.0430817 (14 samples)
	maximum = 0.105481 (14 samples)
Injected packet size average = 1.0676 (14 samples)
Accepted packet size average = 1.0676 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 51 sec (171 sec)
gpgpu_simulation_rate = 502618 (inst/sec)
gpgpu_simulation_rate = 2632 (cycle/sec)
gpgpu_silicon_slowdown = 113981x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (27,27,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z12lud_internalPfii'
Destroy streams for kernel 15: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 15 
gpu_sim_cycle = 30193
gpu_sim_insn = 17356032
gpu_ipc =     574.8363
gpu_tot_sim_cycle = 480296
gpu_tot_sim_insn = 103303720
gpu_tot_ipc =     215.0835
gpu_tot_issued_cta = 4365
gpu_occupancy = 78.4894% 
gpu_tot_occupancy = 39.0802% 
max_total_param_size = 0
gpu_stall_dramfull = 33365
gpu_stall_icnt2sh    = 130170
partiton_level_parallism =       1.2775
partiton_level_parallism_total  =       0.5019
partiton_level_parallism_util =       1.8600
partiton_level_parallism_util_total  =       1.8251
L2_BW  =      41.6380 GB/Sec
L2_BW_total  =      16.3933 GB/Sec
gpu_total_sim_rate=516518

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1681650
	L1I_total_cache_misses = 20135
	L1I_total_cache_miss_rate = 0.0120
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 14094
L1D_cache:
	L1D_cache_core[0]: Access = 18869, Miss = 11171, Miss_rate = 0.592, Pending_hits = 974, Reservation_fails = 4415
	L1D_cache_core[1]: Access = 18789, Miss = 11179, Miss_rate = 0.595, Pending_hits = 1227, Reservation_fails = 5225
	L1D_cache_core[2]: Access = 18710, Miss = 10964, Miss_rate = 0.586, Pending_hits = 1245, Reservation_fails = 5265
	L1D_cache_core[3]: Access = 18869, Miss = 11156, Miss_rate = 0.591, Pending_hits = 1177, Reservation_fails = 3828
	L1D_cache_core[4]: Access = 18774, Miss = 11088, Miss_rate = 0.591, Pending_hits = 1390, Reservation_fails = 6270
	L1D_cache_core[5]: Access = 18966, Miss = 11110, Miss_rate = 0.586, Pending_hits = 1228, Reservation_fails = 2928
	L1D_cache_core[6]: Access = 18966, Miss = 11029, Miss_rate = 0.582, Pending_hits = 1029, Reservation_fails = 3501
	L1D_cache_core[7]: Access = 18838, Miss = 11124, Miss_rate = 0.591, Pending_hits = 1269, Reservation_fails = 6090
	L1D_cache_core[8]: Access = 18774, Miss = 11656, Miss_rate = 0.621, Pending_hits = 1090, Reservation_fails = 5678
	L1D_cache_core[9]: Access = 18631, Miss = 11148, Miss_rate = 0.598, Pending_hits = 1273, Reservation_fails = 4939
	L1D_cache_core[10]: Access = 18327, Miss = 11095, Miss_rate = 0.605, Pending_hits = 1300, Reservation_fails = 6883
	L1D_cache_core[11]: Access = 19015, Miss = 11209, Miss_rate = 0.589, Pending_hits = 1172, Reservation_fails = 4601
	L1D_cache_core[12]: Access = 18726, Miss = 10989, Miss_rate = 0.587, Pending_hits = 1202, Reservation_fails = 4233
	L1D_cache_core[13]: Access = 18534, Miss = 10681, Miss_rate = 0.576, Pending_hits = 1342, Reservation_fails = 3824
	L1D_cache_core[14]: Access = 18582, Miss = 11385, Miss_rate = 0.613, Pending_hits = 1105, Reservation_fails = 7410
	L1D_total_cache_accesses = 281370
	L1D_total_cache_misses = 166984
	L1D_total_cache_miss_rate = 0.5935
	L1D_total_cache_pending_hits = 18023
	L1D_total_cache_reservation_fails = 75090
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.032
L1C_cache:
	L1C_total_cache_accesses = 102495
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0009
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28589
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18021
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 162750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 75059
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 102405
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67774
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1661515
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20135
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 14094
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 209360
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 102495
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 72010
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1681650

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 71781
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 52
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3226
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 31
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14094
ctas_completed 4365, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
14373, 11424, 5394, 5394, 5394, 5394, 5394, 5394, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5022, 5022, 5022, 5022, 5022, 5022, 5022, 5022, 5208, 5208, 5208, 5208, 5208, 5208, 5208, 5208, 
gpgpu_n_tot_thrd_icount = 106418400
gpgpu_n_tot_w_icount = 3325575
gpgpu_n_stall_shd_mem = 176482
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 162750
gpgpu_n_mem_write_global = 72010
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3349760
gpgpu_n_store_insn = 1152160
gpgpu_n_shmem_insn = 37634200
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3265440
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 35000
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6602
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 134880
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:659449	W0_Idle:2911982	W0_Scoreboard:3317272	W1:1580	W2:1480	W3:1380	W4:1280	W5:1180	W6:1080	W7:980	W8:880	W9:780	W10:680	W11:580	W12:480	W13:380	W14:280	W15:170	W16:172510	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3139875
single_issue_nums: WS0:1674381	WS1:1651194	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1302000 {8:162750,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5184720 {72:72010,}
traffic_breakdown_coretomem[INST_ACC_R] = 50240 {8:6280,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 26040000 {40:651000,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1152160 {8:144020,}
traffic_breakdown_memtocore[INST_ACC_R] = 1004800 {40:25120,}
maxmflatency = 1145 
max_icnt2mem_latency = 958 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 252 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 64 
mrq_lat_table:131663 	4454 	19615 	13349 	10454 	2333 	832 	178 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	477580 	291756 	25355 	359 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5847 	335 	99 	216606 	8928 	7637 	1237 	366 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	72256 	101943 	108524 	141132 	282869 	88287 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	457 	106 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     14491     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     13261     15150     20278     15611     17825     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     13256     15610     20010     17851     17825     19194     18930     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18456     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     20743     15617     17840     17850     18932     19196     21090     21289     21988     22360     24476     24577     25277     25438 
average row accesses per activate:
dram[0]: 11.636987 19.628866 11.487180 23.380953  9.588517 15.702127  8.647303 15.403974  8.481482 17.303703 11.708029 33.074074 18.819445 64.416664 22.706896 154.600006 
dram[1]: 22.890244 20.042105 21.064516 21.582418 15.315068 16.160583 14.319277 13.602339 14.111765 15.891156 27.338236 28.806452 35.022728 59.461540 97.250000 154.600006 
dram[2]: 19.408163 11.510067 21.977528 11.180124 15.061225 10.182741 16.027586  8.571428 15.267974  8.483606 35.307693 12.556452 59.461540 20.044117 154.800003 22.586206 
dram[3]: 22.376471 21.647728 21.260870 23.141176 16.900763 14.429487 13.433526 15.069620 15.891156 14.087719 27.000000 26.289856 70.272728 38.650002 154.800003 86.055557 
dram[4]: 11.466216 20.813187 11.522581 22.574713  9.935000 16.474073  8.516394 16.265734  8.495902 16.567375 13.587719 34.346153 17.615385 70.363640 23.944445 154.600006 
dram[5]: 21.488636 23.135803 22.089888 20.040817 14.966666 16.721804 14.017647 13.928144 14.023392 15.677853 28.187500 30.793104 35.204544 70.363640 96.625000 154.600006 
average row locality = 182878/10389 = 17.603043
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       456       592       535       680       598       764       635       812       639       832       490       612       405       532       402       532 
dram[1]:       580       592       683       680       770       764       825       812       847       832       643       612       534       532       539       532 
dram[2]:       588       466       680       535       764       599       808       640       832       641       632       471       532       407       536       398 
dram[3]:       588       595       680       683       764       775       808       829       832       848       632       623       532       539       536       535 
dram[4]:       459       596       532       680       596       768       635       812       643       832       477       612       405       536       397       532 
dram[5]:       591       596       682       680       773       768       827       812       848       832       622       612       535       536       534       532 
total dram writes = 60913
bank skew: 848/397 = 2.14
chip skew: 10799/9512 = 1.14
average mf latency per bank:
dram[0]:       8574      3505      7385      3456      6904      3245      5839      2153      5034      1537      4968      1547      5167      1476      5062      1551
dram[1]:       4676      3598      4233      3373      4408      3290      3380      2143      2325      1520      2407      1531      2496      1627      2489      1532
dram[2]:       3547      7860      3344      7470      3245      6469      2243      5617      1517      4731      1512      4854      1511      4948      1517      5192
dram[3]:       3676      4036      3311      3849      3359      3745      2279      2776      1533      2175      1522      2480      1620      2370      1507      2237
dram[4]:       8787      3452      7347      3431      6588      3210      5412      2221      4550      1540      4663      1556      5142      1505      5558      1533
dram[5]:       4278      3490      3998      3336      3934      3323      2923      2181      2177      1500      2498      1522      2505      1622      2472      1564
maximum mf latency per bank:
dram[0]:        673       453      1046       509      1088       590      1145       611       890       650       636       621       670       409       727       451
dram[1]:        686       460       699       484       709       591       970       593      1053       696      1053       664       747       448       740       470
dram[2]:        446       738       470      1010       670       996       695      1115       641       970       637       648       508       612       427       587
dram[3]:        444       552       472       537       636       653       645       945       658      1013       591      1016       454       677       436       604
dram[4]:        822       423      1013       499      1044       677      1053       695       939       657       647       641       722       442       660       458
dram[5]:        670       493       743       486       709       628       747       647       808       705       806       661       798       472       658       456
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1479272 n_nop=1441382 n_act=1969 n_pre=1953 n_ref_event=94221443153488 n_req=29538 n_rd=24470 n_rd_L2_A=0 n_write=0 n_wr_bk=9516 bw_util=0.04595
n_activity=195429 dram_eff=0.3478
bk0: 1442a 1469191i bk1: 1608a 1468440i bk2: 1484a 1468124i bk3: 1624a 1468138i bk4: 1652a 1465597i bk5: 1832a 1464953i bk6: 1714a 1464157i bk7: 1920a 1463971i bk8: 1688a 1464522i bk9: 1920a 1463867i bk10: 1320a 1467867i bk11: 1480a 1468987i bk12: 1132a 1471093i bk13: 1280a 1470829i bk14: 1094a 1472294i bk15: 1280a 1471355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933712
Row_Buffer_Locality_read = 0.965223
Row_Buffer_Locality_write = 0.781571
Bank_Level_Parallism = 1.464539
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.058397
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.045950 
total_CMD = 1479272 
util_bw = 67972 
Wasted_Col = 66287 
Wasted_Row = 18783 
Idle = 1326230 

BW Util Bottlenecks: 
RCDc_limit = 9312 
RCDWRc_limit = 6549 
WTRc_limit = 8263 
RTWc_limit = 49069 
CCDLc_limit = 22490 
rwq = 0 
CCDLc_limit_alone = 10725 
WTRc_limit_alone = 6838 
RTWc_limit_alone = 38729 

Commands details: 
total_CMD = 1479272 
n_nop = 1441382 
Read = 24470 
Write = 0 
L2_Alloc = 0 
L2_WB = 9516 
n_act = 1969 
n_pre = 1953 
n_ref = 94221443153488 
n_req = 29538 
total_req = 33986 

Dual Bus Interface Util: 
issued_total_row = 3922 
issued_total_col = 33986 
Row_Bus_Util =  0.002651 
CoL_Bus_Util = 0.022975 
Either_Row_CoL_Bus_Util = 0.025614 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.000475 
queue_avg = 0.208405 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.208405
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1479272 n_nop=1439450 n_act=1538 n_pre=1522 n_ref_event=4560869750798743682 n_req=31426 n_rd=26000 n_rd_L2_A=0 n_write=0 n_wr_bk=10777 bw_util=0.04972
n_activity=197057 dram_eff=0.3733
bk0: 1586a 1467776i bk1: 1608a 1467636i bk2: 1616a 1467366i bk3: 1624a 1467185i bk4: 1848a 1464696i bk5: 1832a 1465035i bk6: 1954a 1464591i bk7: 1920a 1463426i bk8: 1966a 1463073i bk9: 1920a 1463822i bk10: 1532a 1467344i bk11: 1480a 1468346i bk12: 1272a 1469521i bk13: 1280a 1469213i bk14: 1282a 1470677i bk15: 1280a 1471080i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951505
Row_Buffer_Locality_read = 0.974077
Row_Buffer_Locality_write = 0.843347
Bank_Level_Parallism = 1.518365
Bank_Level_Parallism_Col = 1.527313
Bank_Level_Parallism_Ready = 1.074745
write_to_read_ratio_blp_rw_average = 0.645374
GrpLevelPara = 1.271145 

BW Util details:
bwutil = 0.049723 
total_CMD = 1479272 
util_bw = 73554 
Wasted_Col = 67731 
Wasted_Row = 16554 
Idle = 1321433 

BW Util Bottlenecks: 
RCDc_limit = 7514 
RCDWRc_limit = 5016 
WTRc_limit = 9005 
RTWc_limit = 53351 
CCDLc_limit = 24343 
rwq = 0 
CCDLc_limit_alone = 11301 
WTRc_limit_alone = 7288 
RTWc_limit_alone = 42026 

Commands details: 
total_CMD = 1479272 
n_nop = 1439450 
Read = 26000 
Write = 0 
L2_Alloc = 0 
L2_WB = 10777 
n_act = 1538 
n_pre = 1522 
n_ref = 4560869750798743682 
n_req = 31426 
total_req = 36777 

Dual Bus Interface Util: 
issued_total_row = 3060 
issued_total_col = 36777 
Row_Bus_Util =  0.002069 
CoL_Bus_Util = 0.024862 
Either_Row_CoL_Bus_Util = 0.026920 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000377 
queue_avg = 0.262669 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.262669
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1479272 n_nop=1441333 n_act=1980 n_pre=1964 n_ref_event=0 n_req=29583 n_rd=24500 n_rd_L2_A=0 n_write=0 n_wr_bk=9529 bw_util=0.04601
n_activity=195696 dram_eff=0.3478
bk0: 1608a 1468089i bk1: 1450a 1468805i bk2: 1616a 1467788i bk3: 1492a 1467698i bk4: 1832a 1464784i bk5: 1654a 1466048i bk6: 1920a 1465077i bk7: 1724a 1463729i bk8: 1920a 1463680i bk9: 1694a 1464014i bk10: 1520a 1468540i bk11: 1282a 1468631i bk12: 1280a 1470277i bk13: 1138a 1470912i bk14: 1280a 1471264i bk15: 1090a 1472196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933543
Row_Buffer_Locality_read = 0.965143
Row_Buffer_Locality_write = 0.781232
Bank_Level_Parallism = 1.477483
Bank_Level_Parallism_Col = 1.459116
Bank_Level_Parallism_Ready = 1.060452
write_to_read_ratio_blp_rw_average = 0.630988
GrpLevelPara = 1.227797 

BW Util details:
bwutil = 0.046008 
total_CMD = 1479272 
util_bw = 68058 
Wasted_Col = 66449 
Wasted_Row = 18627 
Idle = 1326138 

BW Util Bottlenecks: 
RCDc_limit = 9370 
RCDWRc_limit = 6517 
WTRc_limit = 8195 
RTWc_limit = 50085 
CCDLc_limit = 22367 
rwq = 0 
CCDLc_limit_alone = 10669 
WTRc_limit_alone = 6858 
RTWc_limit_alone = 39724 

Commands details: 
total_CMD = 1479272 
n_nop = 1441333 
Read = 24500 
Write = 0 
L2_Alloc = 0 
L2_WB = 9529 
n_act = 1980 
n_pre = 1964 
n_ref = 0 
n_req = 29583 
total_req = 34029 

Dual Bus Interface Util: 
issued_total_row = 3944 
issued_total_col = 34029 
Row_Bus_Util =  0.002666 
CoL_Bus_Util = 0.023004 
Either_Row_CoL_Bus_Util = 0.025647 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.000896 
queue_avg = 0.217743 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.217743
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1479272 n_nop=1439403 n_act=1528 n_pre=1512 n_ref_event=13984 n_req=31484 n_rd=26044 n_rd_L2_A=0 n_write=0 n_wr_bk=10799 bw_util=0.04981
n_activity=196773 dram_eff=0.3745
bk0: 1608a 1468150i bk1: 1606a 1467798i bk2: 1616a 1467077i bk3: 1624a 1467433i bk4: 1832a 1464247i bk5: 1860a 1463971i bk6: 1920a 1463771i bk7: 1956a 1463677i bk8: 1920a 1463330i bk9: 1974a 1463147i bk10: 1520a 1468017i bk11: 1496a 1467610i bk12: 1280a 1470408i bk13: 1274a 1469602i bk14: 1280a 1470825i bk15: 1278a 1470731i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951944
Row_Buffer_Locality_read = 0.974389
Row_Buffer_Locality_write = 0.844485
Bank_Level_Parallism = 1.527770
Bank_Level_Parallism_Col = 1.536425
Bank_Level_Parallism_Ready = 1.079736
write_to_read_ratio_blp_rw_average = 0.647437
GrpLevelPara = 1.278437 

BW Util details:
bwutil = 0.049812 
total_CMD = 1479272 
util_bw = 73686 
Wasted_Col = 67623 
Wasted_Row = 16323 
Idle = 1321640 

BW Util Bottlenecks: 
RCDc_limit = 7370 
RCDWRc_limit = 5002 
WTRc_limit = 8967 
RTWc_limit = 53854 
CCDLc_limit = 24019 
rwq = 0 
CCDLc_limit_alone = 11052 
WTRc_limit_alone = 7340 
RTWc_limit_alone = 42514 

Commands details: 
total_CMD = 1479272 
n_nop = 1439403 
Read = 26044 
Write = 0 
L2_Alloc = 0 
L2_WB = 10799 
n_act = 1528 
n_pre = 1512 
n_ref = 13984 
n_req = 31484 
total_req = 36843 

Dual Bus Interface Util: 
issued_total_row = 3040 
issued_total_col = 36843 
Row_Bus_Util =  0.002055 
CoL_Bus_Util = 0.024906 
Either_Row_CoL_Bus_Util = 0.026952 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000351 
queue_avg = 0.264799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.264799
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1479272 n_nop=1441537 n_act=1933 n_pre=1917 n_ref_event=0 n_req=29461 n_rd=24398 n_rd_L2_A=0 n_write=0 n_wr_bk=9512 bw_util=0.04585
n_activity=194358 dram_eff=0.3489
bk0: 1436a 1469238i bk1: 1596a 1468375i bk2: 1480a 1467820i bk3: 1624a 1468029i bk4: 1636a 1466035i bk5: 1840a 1465610i bk6: 1708a 1464543i bk7: 1920a 1465207i bk8: 1696a 1464306i bk9: 1920a 1463545i bk10: 1278a 1469189i bk11: 1480a 1468877i bk12: 1148a 1471160i bk13: 1280a 1470433i bk14: 1076a 1472071i bk15: 1280a 1471031i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934897
Row_Buffer_Locality_read = 0.966022
Row_Buffer_Locality_write = 0.784910
Bank_Level_Parallism = 1.465050
Bank_Level_Parallism_Col = 1.441693
Bank_Level_Parallism_Ready = 1.054232
write_to_read_ratio_blp_rw_average = 0.629779
GrpLevelPara = 1.220883 

BW Util details:
bwutil = 0.045847 
total_CMD = 1479272 
util_bw = 67820 
Wasted_Col = 65815 
Wasted_Row = 17934 
Idle = 1327703 

BW Util Bottlenecks: 
RCDc_limit = 9124 
RCDWRc_limit = 6382 
WTRc_limit = 8099 
RTWc_limit = 48788 
CCDLc_limit = 21973 
rwq = 0 
CCDLc_limit_alone = 10542 
WTRc_limit_alone = 6742 
RTWc_limit_alone = 38714 

Commands details: 
total_CMD = 1479272 
n_nop = 1441537 
Read = 24398 
Write = 0 
L2_Alloc = 0 
L2_WB = 9512 
n_act = 1933 
n_pre = 1917 
n_ref = 0 
n_req = 29461 
total_req = 33910 

Dual Bus Interface Util: 
issued_total_row = 3850 
issued_total_col = 33910 
Row_Bus_Util =  0.002603 
CoL_Bus_Util = 0.022923 
Either_Row_CoL_Bus_Util = 0.025509 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.000663 
queue_avg = 0.202987 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.202987
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1479272 n_nop=1439512 n_act=1525 n_pre=1509 n_ref_event=94221445744656 n_req=31386 n_rd=25956 n_rd_L2_A=0 n_write=0 n_wr_bk=10780 bw_util=0.04967
n_activity=195885 dram_eff=0.3751
bk0: 1594a 1467804i bk1: 1576a 1468005i bk2: 1624a 1467624i bk3: 1624a 1466863i bk4: 1854a 1464482i bk5: 1840a 1464941i bk6: 1958a 1464018i bk7: 1920a 1462877i bk8: 1964a 1462626i bk9: 1920a 1463391i bk10: 1488a 1468382i bk11: 1480a 1468306i bk12: 1278a 1469600i bk13: 1280a 1470093i bk14: 1276a 1470997i bk15: 1280a 1471250i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951889
Row_Buffer_Locality_read = 0.974341
Row_Buffer_Locality_write = 0.844567
Bank_Level_Parallism = 1.527956
Bank_Level_Parallism_Col = 1.534274
Bank_Level_Parallism_Ready = 1.077481
write_to_read_ratio_blp_rw_average = 0.647032
GrpLevelPara = 1.274871 

BW Util details:
bwutil = 0.049668 
total_CMD = 1479272 
util_bw = 73472 
Wasted_Col = 67134 
Wasted_Row = 15997 
Idle = 1322669 

BW Util Bottlenecks: 
RCDc_limit = 7433 
RCDWRc_limit = 4857 
WTRc_limit = 8814 
RTWc_limit = 53223 
CCDLc_limit = 23743 
rwq = 0 
CCDLc_limit_alone = 10912 
WTRc_limit_alone = 7156 
RTWc_limit_alone = 42050 

Commands details: 
total_CMD = 1479272 
n_nop = 1439512 
Read = 25956 
Write = 0 
L2_Alloc = 0 
L2_WB = 10780 
n_act = 1525 
n_pre = 1509 
n_ref = 94221445744656 
n_req = 31386 
total_req = 36736 

Dual Bus Interface Util: 
issued_total_row = 3034 
issued_total_col = 36736 
Row_Bus_Util =  0.002051 
CoL_Bus_Util = 0.024834 
Either_Row_CoL_Bus_Util = 0.026878 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000252 
queue_avg = 0.266434 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.266434

========= L2 cache stats =========
L2_cache_bank[0]: Access = 84800, Miss = 12408, Miss_rate = 0.146, Pending_hits = 5023, Reservation_fails = 2884
L2_cache_bank[1]: Access = 60868, Miss = 12944, Miss_rate = 0.213, Pending_hits = 4644, Reservation_fails = 2527
L2_cache_bank[2]: Access = 67788, Miss = 13184, Miss_rate = 0.194, Pending_hits = 4297, Reservation_fails = 2446
L2_cache_bank[3]: Access = 60692, Miss = 12944, Miss_rate = 0.213, Pending_hits = 4427, Reservation_fails = 3064
L2_cache_bank[4]: Access = 60784, Miss = 12976, Miss_rate = 0.213, Pending_hits = 4520, Reservation_fails = 2241
L2_cache_bank[5]: Access = 84516, Miss = 12434, Miss_rate = 0.147, Pending_hits = 5129, Reservation_fails = 3648
L2_cache_bank[6]: Access = 60516, Miss = 12976, Miss_rate = 0.214, Pending_hits = 4214, Reservation_fails = 2255
L2_cache_bank[7]: Access = 67964, Miss = 13208, Miss_rate = 0.194, Pending_hits = 4423, Reservation_fails = 2850
L2_cache_bank[8]: Access = 83974, Miss = 12350, Miss_rate = 0.147, Pending_hits = 5034, Reservation_fails = 2776
L2_cache_bank[9]: Access = 60584, Miss = 12940, Miss_rate = 0.214, Pending_hits = 4647, Reservation_fails = 2692
L2_cache_bank[10]: Access = 67656, Miss = 13172, Miss_rate = 0.195, Pending_hits = 4312, Reservation_fails = 2388
L2_cache_bank[11]: Access = 60028, Miss = 12920, Miss_rate = 0.215, Pending_hits = 4336, Reservation_fails = 2238
L2_total_cache_accesses = 820170
L2_total_cache_misses = 154456
L2_total_cache_miss_rate = 0.1883
L2_total_cache_pending_hits = 55006
L2_total_cache_reservation_fails = 32009
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 450324
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51122
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 36940
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4455
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 112614
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 140932
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1544
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1544
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 19424
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3884
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 453
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 27554
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1359
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 651000
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 144020
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 25120
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1663
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2792
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 27554
L2_cache_data_port_util = 0.106
L2_cache_fill_port_util = 0.026

icnt_total_pkts_mem_to_simt=820170
icnt_total_pkts_simt_to_mem=313065
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 54.2075
	minimum = 5
	maximum = 754
Network latency average = 50.4895
	minimum = 5
	maximum = 754
Slowest packet = 898812
Flit latency average = 47.6131
	minimum = 5
	maximum = 754
Slowest flit = 959158
Fragmentation average = 0.00234771
	minimum = 0
	maximum = 206
Injected packet rate average = 0.207955
	minimum = 0.0775345 (at node 13)
	maximum = 0.568741 (at node 22)
Accepted packet rate average = 0.207955
	minimum = 0.0519657 (at node 23)
	maximum = 0.310933 (at node 10)
Injected flit rate average = 0.222263
	minimum = 0.102441 (at node 13)
	maximum = 0.568741 (at node 22)
Accepted flit rate average= 0.222263
	minimum = 0.071043 (at node 23)
	maximum = 0.310933 (at node 10)
Injected packet length average = 1.0688
Accepted packet length average = 1.0688
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.072 (15 samples)
	minimum = 5 (15 samples)
	maximum = 285.867 (15 samples)
Network latency average = 19.9607 (15 samples)
	minimum = 5 (15 samples)
	maximum = 283.533 (15 samples)
Flit latency average = 19.1584 (15 samples)
	minimum = 5 (15 samples)
	maximum = 282.867 (15 samples)
Fragmentation average = 0.000302139 (15 samples)
	minimum = 0 (15 samples)
	maximum = 32.4 (15 samples)
Injected packet rate average = 0.0804188 (15 samples)
	minimum = 0.031052 (15 samples)
	maximum = 0.201027 (15 samples)
Accepted packet rate average = 0.0804188 (15 samples)
	minimum = 0.0331249 (15 samples)
	maximum = 0.119178 (15 samples)
Injected flit rate average = 0.0858718 (15 samples)
	minimum = 0.0404973 (15 samples)
	maximum = 0.201197 (15 samples)
Accepted flit rate average = 0.0858718 (15 samples)
	minimum = 0.0449458 (15 samples)
	maximum = 0.119178 (15 samples)
Injected packet size average = 1.06781 (15 samples)
Accepted packet size average = 1.06781 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 20 sec (200 sec)
gpgpu_simulation_rate = 516518 (inst/sec)
gpgpu_simulation_rate = 2401 (cycle/sec)
gpgpu_silicon_slowdown = 124947x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a30717d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 16: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 16 
gpu_sim_cycle = 29190
gpu_sim_insn = 19880
gpu_ipc =       0.6811
gpu_tot_sim_cycle = 509486
gpu_tot_sim_insn = 103323600
gpu_tot_ipc =     202.7997
gpu_tot_issued_cta = 4366
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 38.8700% 
max_total_param_size = 0
gpu_stall_dramfull = 33365
gpu_stall_icnt2sh    = 130170
partiton_level_parallism =       0.0015
partiton_level_parallism_total  =       0.4732
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8249
L2_BW  =       0.0467 GB/Sec
L2_BW_total  =      15.4567 GB/Sec
gpu_total_sim_rate=511502

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1683322
	L1I_total_cache_misses = 20147
	L1I_total_cache_miss_rate = 0.0120
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 14094
L1D_cache:
	L1D_cache_core[0]: Access = 18869, Miss = 11171, Miss_rate = 0.592, Pending_hits = 974, Reservation_fails = 4415
	L1D_cache_core[1]: Access = 18789, Miss = 11179, Miss_rate = 0.595, Pending_hits = 1227, Reservation_fails = 5225
	L1D_cache_core[2]: Access = 18710, Miss = 10964, Miss_rate = 0.586, Pending_hits = 1245, Reservation_fails = 5265
	L1D_cache_core[3]: Access = 18869, Miss = 11156, Miss_rate = 0.591, Pending_hits = 1177, Reservation_fails = 3828
	L1D_cache_core[4]: Access = 18805, Miss = 11104, Miss_rate = 0.590, Pending_hits = 1390, Reservation_fails = 6270
	L1D_cache_core[5]: Access = 18966, Miss = 11110, Miss_rate = 0.586, Pending_hits = 1228, Reservation_fails = 2928
	L1D_cache_core[6]: Access = 18966, Miss = 11029, Miss_rate = 0.582, Pending_hits = 1029, Reservation_fails = 3501
	L1D_cache_core[7]: Access = 18838, Miss = 11124, Miss_rate = 0.591, Pending_hits = 1269, Reservation_fails = 6090
	L1D_cache_core[8]: Access = 18774, Miss = 11656, Miss_rate = 0.621, Pending_hits = 1090, Reservation_fails = 5678
	L1D_cache_core[9]: Access = 18631, Miss = 11148, Miss_rate = 0.598, Pending_hits = 1273, Reservation_fails = 4939
	L1D_cache_core[10]: Access = 18327, Miss = 11095, Miss_rate = 0.605, Pending_hits = 1300, Reservation_fails = 6883
	L1D_cache_core[11]: Access = 19015, Miss = 11209, Miss_rate = 0.589, Pending_hits = 1172, Reservation_fails = 4601
	L1D_cache_core[12]: Access = 18726, Miss = 10989, Miss_rate = 0.587, Pending_hits = 1202, Reservation_fails = 4233
	L1D_cache_core[13]: Access = 18534, Miss = 10681, Miss_rate = 0.576, Pending_hits = 1342, Reservation_fails = 3824
	L1D_cache_core[14]: Access = 18582, Miss = 11385, Miss_rate = 0.613, Pending_hits = 1105, Reservation_fails = 7410
	L1D_total_cache_accesses = 281401
	L1D_total_cache_misses = 167000
	L1D_total_cache_miss_rate = 0.5935
	L1D_total_cache_pending_hits = 18023
	L1D_total_cache_reservation_fails = 75090
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.032
L1C_cache:
	L1C_total_cache_accesses = 102501
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0009
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28589
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18021
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 162766
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 75059
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 102411
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67789
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1663175
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20147
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 14094
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 209376
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 102501
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 72025
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1683322

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 71781
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 52
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3226
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 31
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14094
ctas_completed 4366, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
14373, 11424, 5394, 5394, 5394, 5394, 5394, 5394, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5022, 5022, 5022, 5022, 5022, 5022, 5022, 5022, 5208, 5208, 5208, 5208, 5208, 5208, 5208, 5208, 
gpgpu_n_tot_thrd_icount = 106512768
gpgpu_n_tot_w_icount = 3328524
gpgpu_n_stall_shd_mem = 176986
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 162766
gpgpu_n_mem_write_global = 72025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3350016
gpgpu_n_store_insn = 1152400
gpgpu_n_shmem_insn = 37638896
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3265536
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 35504
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6602
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 134880
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:659449	W0_Idle:2946021	W0_Scoreboard:3338662	W1:1896	W2:1776	W3:1656	W4:1536	W5:1416	W6:1296	W7:1176	W8:1056	W9:936	W10:816	W11:696	W12:576	W13:456	W14:336	W15:204	W16:172821	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3139875
single_issue_nums: WS0:1677330	WS1:1651194	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1302128 {8:162766,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5185800 {72:72025,}
traffic_breakdown_coretomem[INST_ACC_R] = 50336 {8:6292,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 26042560 {40:651064,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1152400 {8:144050,}
traffic_breakdown_memtocore[INST_ACC_R] = 1006720 {40:25168,}
maxmflatency = 1145 
max_icnt2mem_latency = 958 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 252 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 64 
mrq_lat_table:131778 	4454 	19630 	13349 	10454 	2333 	832 	178 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	477674 	291756 	25355 	359 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5859 	335 	99 	216637 	8928 	7637 	1237 	366 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	72350 	101943 	108524 	141132 	282869 	88287 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	472 	106 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     14491     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     13261     15150     20278     15611     17825     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     13256     15610     20010     17851     17825     19194     18930     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18456     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     20743     15617     17840     17850     18932     19196     21090     21289     21988     22360     24476     24577     25277     25438 
average row accesses per activate:
dram[0]: 11.636987 19.628866 11.487180 23.380953  9.588517 15.702127  8.647303 15.403974  8.481482 17.303703 11.708029 33.074074 18.819445 64.416664 22.706896 154.600006 
dram[1]: 22.710844 20.042105 21.064516 21.582418 15.315068 16.160583 14.439759 13.602339 14.111765 15.891156 27.014492 28.806452 35.068180 59.461540 97.250000 154.600006 
dram[2]: 19.292929 11.510067 21.977528 11.180124 15.061225 10.182741 16.027586  8.571428 15.267974  8.483606 35.307693 12.556452 59.538460 20.044117 154.800003 22.586206 
dram[3]: 22.209303 21.647728 21.260870 23.141176 16.900763 14.429487 13.433526 15.196202 15.891156 14.087719 27.000000 25.985714 70.363640 38.650002 154.800003 86.055557 
dram[4]: 11.442953 20.813187 11.522581 22.574713  9.935000 16.474073  8.516394 16.265734  8.495902 16.567375 13.587719 34.346153 17.641026 70.363640 23.944445 154.600006 
dram[5]: 21.337078 23.135803 22.089888 20.040817 14.966666 16.721804 14.158824 13.928144 14.023392 15.677853 27.846153 30.793104 35.250000 70.363640 96.625000 154.600006 
average row locality = 183008/10397 = 17.602001
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       456       592       535       680       598       764       635       812       639       832       490       612       405       532       402       532 
dram[1]:       580       592       683       680       770       764       825       812       847       832       653       612       538       532       539       532 
dram[2]:       588       466       680       535       764       599       808       640       832       641       632       471       536       407       536       398 
dram[3]:       588       595       680       683       764       775       808       829       832       848       632       633       536       539       536       535 
dram[4]:       459       596       532       680       596       768       635       812       643       832       477       612       409       536       397       532 
dram[5]:       591       596       682       680       773       768       827       812       848       832       634       612       539       536       534       532 
total dram writes = 60965
bank skew: 848/397 = 2.14
chip skew: 10813/9516 = 1.14
average mf latency per bank:
dram[0]:       8574      3505      7385      3456      6904      3245      5839      2153      5034      1537      4968      1547      5167      1476      5062      1551
dram[1]:       4676      3598      4233      3373      4408      3290      3387      2143      2325      1520      2370      1531      2478      1627      2489      1532
dram[2]:       3547      7860      3344      7470      3245      6469      2243      5617      1517      4731      1512      4854      1500      4948      1517      5192
dram[3]:       3676      4036      3311      3849      3359      3745      2279      2783      1533      2175      1522      2441      1608      2370      1507      2237
dram[4]:       8787      3452      7347      3431      6588      3210      5412      2221      4550      1540      4663      1556      5092      1505      5558      1533
dram[5]:       4278      3490      3998      3336      3934      3323      2932      2181      2177      1500      2451      1522      2487      1622      2472      1564
maximum mf latency per bank:
dram[0]:        673       453      1046       509      1088       590      1145       611       890       650       636       621       670       409       727       451
dram[1]:        686       460       699       484       709       591       970       593      1053       696      1053       664       747       448       740       470
dram[2]:        446       738       470      1010       670       996       695      1115       641       970       637       648       508       612       427       587
dram[3]:        444       552       472       537       636       653       645       945       658      1013       591      1016       454       677       436       604
dram[4]:        822       423      1013       499      1044       677      1053       695       939       657       647       641       722       442       660       458
dram[5]:        670       493       743       486       709       628       747       647       808       705       806       661       798       472       658       456
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1569175 n_nop=1531285 n_act=1969 n_pre=1953 n_ref_event=94221443153488 n_req=29538 n_rd=24470 n_rd_L2_A=0 n_write=0 n_wr_bk=9516 bw_util=0.04332
n_activity=195429 dram_eff=0.3478
bk0: 1442a 1559094i bk1: 1608a 1558343i bk2: 1484a 1558027i bk3: 1624a 1558041i bk4: 1652a 1555500i bk5: 1832a 1554856i bk6: 1714a 1554060i bk7: 1920a 1553874i bk8: 1688a 1554425i bk9: 1920a 1553770i bk10: 1320a 1557770i bk11: 1480a 1558890i bk12: 1132a 1560996i bk13: 1280a 1560732i bk14: 1094a 1562197i bk15: 1280a 1561258i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933712
Row_Buffer_Locality_read = 0.965223
Row_Buffer_Locality_write = 0.781571
Bank_Level_Parallism = 1.464539
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.058397
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.043317 
total_CMD = 1569175 
util_bw = 67972 
Wasted_Col = 66287 
Wasted_Row = 18783 
Idle = 1416133 

BW Util Bottlenecks: 
RCDc_limit = 9312 
RCDWRc_limit = 6549 
WTRc_limit = 8263 
RTWc_limit = 49069 
CCDLc_limit = 22490 
rwq = 0 
CCDLc_limit_alone = 10725 
WTRc_limit_alone = 6838 
RTWc_limit_alone = 38729 

Commands details: 
total_CMD = 1569175 
n_nop = 1531285 
Read = 24470 
Write = 0 
L2_Alloc = 0 
L2_WB = 9516 
n_act = 1969 
n_pre = 1953 
n_ref = 94221443153488 
n_req = 29538 
total_req = 33986 

Dual Bus Interface Util: 
issued_total_row = 3922 
issued_total_col = 33986 
Row_Bus_Util =  0.002499 
CoL_Bus_Util = 0.021659 
Either_Row_CoL_Bus_Util = 0.024146 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.000475 
queue_avg = 0.196464 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.196464
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1569175 n_nop=1529307 n_act=1540 n_pre=1524 n_ref_event=4560869750798743682 n_req=31461 n_rd=26028 n_rd_L2_A=0 n_write=0 n_wr_bk=10791 bw_util=0.04693
n_activity=197354 dram_eff=0.3731
bk0: 1594a 1557648i bk1: 1608a 1557537i bk2: 1616a 1557268i bk3: 1624a 1557087i bk4: 1848a 1554598i bk5: 1832a 1554938i bk6: 1974a 1554495i bk7: 1920a 1553330i bk8: 1966a 1552978i bk9: 1920a 1553727i bk10: 1532a 1557126i bk11: 1480a 1558247i bk12: 1272a 1559396i bk13: 1280a 1559115i bk14: 1282a 1560580i bk15: 1280a 1560983i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951496
Row_Buffer_Locality_read = 0.974066
Row_Buffer_Locality_write = 0.843365
Bank_Level_Parallism = 1.517851
Bank_Level_Parallism_Col = 1.526736
Bank_Level_Parallism_Ready = 1.074660
write_to_read_ratio_blp_rw_average = 0.645554
GrpLevelPara = 1.270789 

BW Util details:
bwutil = 0.046928 
total_CMD = 1569175 
util_bw = 73638 
Wasted_Col = 67838 
Wasted_Row = 16567 
Idle = 1411132 

BW Util Bottlenecks: 
RCDc_limit = 7526 
RCDWRc_limit = 5023 
WTRc_limit = 9010 
RTWc_limit = 53436 
CCDLc_limit = 24369 
rwq = 0 
CCDLc_limit_alone = 11311 
WTRc_limit_alone = 7293 
RTWc_limit_alone = 42095 

Commands details: 
total_CMD = 1569175 
n_nop = 1529307 
Read = 26028 
Write = 0 
L2_Alloc = 0 
L2_WB = 10791 
n_act = 1540 
n_pre = 1524 
n_ref = 4560869750798743682 
n_req = 31461 
total_req = 36819 

Dual Bus Interface Util: 
issued_total_row = 3064 
issued_total_col = 36819 
Row_Bus_Util =  0.001953 
CoL_Bus_Util = 0.023464 
Either_Row_CoL_Bus_Util = 0.025407 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000376 
queue_avg = 0.247656 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.247656
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1569175 n_nop=1531222 n_act=1981 n_pre=1965 n_ref_event=0 n_req=29593 n_rd=24508 n_rd_L2_A=0 n_write=0 n_wr_bk=9533 bw_util=0.04339
n_activity=195786 dram_eff=0.3477
bk0: 1616a 1557962i bk1: 1450a 1558706i bk2: 1616a 1557690i bk3: 1492a 1557601i bk4: 1832a 1554687i bk5: 1654a 1555951i bk6: 1920a 1554980i bk7: 1724a 1553632i bk8: 1920a 1553583i bk9: 1694a 1553917i bk10: 1520a 1558443i bk11: 1282a 1558534i bk12: 1280a 1560153i bk13: 1138a 1560815i bk14: 1280a 1561167i bk15: 1090a 1562100i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933532
Row_Buffer_Locality_read = 0.965113
Row_Buffer_Locality_write = 0.781318
Bank_Level_Parallism = 1.477334
Bank_Level_Parallism_Col = 1.458951
Bank_Level_Parallism_Ready = 1.060431
write_to_read_ratio_blp_rw_average = 0.630950
GrpLevelPara = 1.227703 

BW Util details:
bwutil = 0.043387 
total_CMD = 1569175 
util_bw = 68082 
Wasted_Col = 66481 
Wasted_Row = 18634 
Idle = 1415978 

BW Util Bottlenecks: 
RCDc_limit = 9382 
RCDWRc_limit = 6517 
WTRc_limit = 8200 
RTWc_limit = 50100 
CCDLc_limit = 22375 
rwq = 0 
CCDLc_limit_alone = 10674 
WTRc_limit_alone = 6863 
RTWc_limit_alone = 39736 

Commands details: 
total_CMD = 1569175 
n_nop = 1531222 
Read = 24508 
Write = 0 
L2_Alloc = 0 
L2_WB = 9533 
n_act = 1981 
n_pre = 1965 
n_ref = 0 
n_req = 29593 
total_req = 34041 

Dual Bus Interface Util: 
issued_total_row = 3946 
issued_total_col = 34041 
Row_Bus_Util =  0.002515 
CoL_Bus_Util = 0.021694 
Either_Row_CoL_Bus_Util = 0.024187 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.000896 
queue_avg = 0.205304 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.205304
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1569175 n_nop=1529260 n_act=1530 n_pre=1514 n_ref_event=13984 n_req=31519 n_rd=26072 n_rd_L2_A=0 n_write=0 n_wr_bk=10813 bw_util=0.04701
n_activity=197070 dram_eff=0.3743
bk0: 1616a 1558022i bk1: 1606a 1557699i bk2: 1616a 1556979i bk3: 1624a 1557336i bk4: 1832a 1554150i bk5: 1860a 1553875i bk6: 1920a 1553675i bk7: 1976a 1553581i bk8: 1920a 1553234i bk9: 1974a 1553052i bk10: 1520a 1557922i bk11: 1496a 1557393i bk12: 1280a 1560282i bk13: 1274a 1559503i bk14: 1280a 1560726i bk15: 1278a 1560633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951934
Row_Buffer_Locality_read = 0.974379
Row_Buffer_Locality_write = 0.844502
Bank_Level_Parallism = 1.527247
Bank_Level_Parallism_Col = 1.535840
Bank_Level_Parallism_Ready = 1.079645
write_to_read_ratio_blp_rw_average = 0.647611
GrpLevelPara = 1.278073 

BW Util details:
bwutil = 0.047012 
total_CMD = 1569175 
util_bw = 73770 
Wasted_Col = 67729 
Wasted_Row = 16336 
Idle = 1411340 

BW Util Bottlenecks: 
RCDc_limit = 7382 
RCDWRc_limit = 5009 
WTRc_limit = 8973 
RTWc_limit = 53938 
CCDLc_limit = 24044 
rwq = 0 
CCDLc_limit_alone = 11062 
WTRc_limit_alone = 7346 
RTWc_limit_alone = 42583 

Commands details: 
total_CMD = 1569175 
n_nop = 1529260 
Read = 26072 
Write = 0 
L2_Alloc = 0 
L2_WB = 10813 
n_act = 1530 
n_pre = 1514 
n_ref = 13984 
n_req = 31519 
total_req = 36885 

Dual Bus Interface Util: 
issued_total_row = 3044 
issued_total_col = 36885 
Row_Bus_Util =  0.001940 
CoL_Bus_Util = 0.023506 
Either_Row_CoL_Bus_Util = 0.025437 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000351 
queue_avg = 0.249662 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.249662
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1569175 n_nop=1531426 n_act=1934 n_pre=1918 n_ref_event=0 n_req=29471 n_rd=24406 n_rd_L2_A=0 n_write=0 n_wr_bk=9516 bw_util=0.04324
n_activity=194449 dram_eff=0.3489
bk0: 1444a 1559111i bk1: 1596a 1558276i bk2: 1480a 1557722i bk3: 1624a 1557931i bk4: 1636a 1555937i bk5: 1840a 1555513i bk6: 1708a 1554446i bk7: 1920a 1555110i bk8: 1696a 1554209i bk9: 1920a 1553448i bk10: 1278a 1559092i bk11: 1480a 1558780i bk12: 1148a 1561035i bk13: 1280a 1560337i bk14: 1076a 1561975i bk15: 1280a 1560935i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934885
Row_Buffer_Locality_read = 0.965992
Row_Buffer_Locality_write = 0.784995
Bank_Level_Parallism = 1.464901
Bank_Level_Parallism_Col = 1.441531
Bank_Level_Parallism_Ready = 1.054213
write_to_read_ratio_blp_rw_average = 0.629745
GrpLevelPara = 1.220790 

BW Util details:
bwutil = 0.043235 
total_CMD = 1569175 
util_bw = 67844 
Wasted_Col = 65848 
Wasted_Row = 17941 
Idle = 1417542 

BW Util Bottlenecks: 
RCDc_limit = 9136 
RCDWRc_limit = 6382 
WTRc_limit = 8104 
RTWc_limit = 48804 
CCDLc_limit = 21981 
rwq = 0 
CCDLc_limit_alone = 10547 
WTRc_limit_alone = 6747 
RTWc_limit_alone = 38727 

Commands details: 
total_CMD = 1569175 
n_nop = 1531426 
Read = 24406 
Write = 0 
L2_Alloc = 0 
L2_WB = 9516 
n_act = 1934 
n_pre = 1918 
n_ref = 0 
n_req = 29471 
total_req = 33922 

Dual Bus Interface Util: 
issued_total_row = 3852 
issued_total_col = 33922 
Row_Bus_Util =  0.002455 
CoL_Bus_Util = 0.021618 
Either_Row_CoL_Bus_Util = 0.024057 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.000662 
queue_avg = 0.191392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.191392
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1569175 n_nop=1529363 n_act=1527 n_pre=1511 n_ref_event=94221445744656 n_req=31426 n_rd=25988 n_rd_L2_A=0 n_write=0 n_wr_bk=10796 bw_util=0.04688
n_activity=196223 dram_eff=0.3749
bk0: 1602a 1557676i bk1: 1576a 1557906i bk2: 1624a 1557526i bk3: 1624a 1556765i bk4: 1854a 1554384i bk5: 1840a 1554845i bk6: 1982a 1553922i bk7: 1920a 1552781i bk8: 1964a 1552531i bk9: 1920a 1553296i bk10: 1488a 1558138i bk11: 1480a 1558207i bk12: 1278a 1559474i bk13: 1280a 1559995i bk14: 1276a 1560900i bk15: 1280a 1561153i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951887
Row_Buffer_Locality_read = 0.974334
Row_Buffer_Locality_write = 0.844612
Bank_Level_Parallism = 1.527346
Bank_Level_Parallism_Col = 1.533592
Bank_Level_Parallism_Ready = 1.077380
write_to_read_ratio_blp_rw_average = 0.647267
GrpLevelPara = 1.274450 

BW Util details:
bwutil = 0.046883 
total_CMD = 1569175 
util_bw = 73568 
Wasted_Col = 67259 
Wasted_Row = 16010 
Idle = 1412338 

BW Util Bottlenecks: 
RCDc_limit = 7445 
RCDWRc_limit = 4864 
WTRc_limit = 8819 
RTWc_limit = 53325 
CCDLc_limit = 23773 
rwq = 0 
CCDLc_limit_alone = 10923 
WTRc_limit_alone = 7161 
RTWc_limit_alone = 42133 

Commands details: 
total_CMD = 1569175 
n_nop = 1529363 
Read = 25988 
Write = 0 
L2_Alloc = 0 
L2_WB = 10796 
n_act = 1527 
n_pre = 1511 
n_ref = 94221445744656 
n_req = 31426 
total_req = 36784 

Dual Bus Interface Util: 
issued_total_row = 3038 
issued_total_col = 36784 
Row_Bus_Util =  0.001936 
CoL_Bus_Util = 0.023442 
Either_Row_CoL_Bus_Util = 0.025371 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000251 
queue_avg = 0.251206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.251206

========= L2 cache stats =========
L2_cache_bank[0]: Access = 84808, Miss = 12408, Miss_rate = 0.146, Pending_hits = 5023, Reservation_fails = 2884
L2_cache_bank[1]: Access = 60868, Miss = 12944, Miss_rate = 0.213, Pending_hits = 4644, Reservation_fails = 2527
L2_cache_bank[2]: Access = 67826, Miss = 13212, Miss_rate = 0.195, Pending_hits = 4297, Reservation_fails = 2446
L2_cache_bank[3]: Access = 60692, Miss = 12944, Miss_rate = 0.213, Pending_hits = 4427, Reservation_fails = 3064
L2_cache_bank[4]: Access = 60792, Miss = 12984, Miss_rate = 0.214, Pending_hits = 4520, Reservation_fails = 2241
L2_cache_bank[5]: Access = 84516, Miss = 12434, Miss_rate = 0.147, Pending_hits = 5129, Reservation_fails = 3648
L2_cache_bank[6]: Access = 60524, Miss = 12984, Miss_rate = 0.215, Pending_hits = 4214, Reservation_fails = 2255
L2_cache_bank[7]: Access = 67994, Miss = 13228, Miss_rate = 0.195, Pending_hits = 4423, Reservation_fails = 2850
L2_cache_bank[8]: Access = 83982, Miss = 12358, Miss_rate = 0.147, Pending_hits = 5034, Reservation_fails = 2776
L2_cache_bank[9]: Access = 60584, Miss = 12940, Miss_rate = 0.214, Pending_hits = 4647, Reservation_fails = 2692
L2_cache_bank[10]: Access = 67698, Miss = 13204, Miss_rate = 0.195, Pending_hits = 4312, Reservation_fails = 2388
L2_cache_bank[11]: Access = 60028, Miss = 12920, Miss_rate = 0.215, Pending_hits = 4336, Reservation_fails = 2238
L2_total_cache_accesses = 820312
L2_total_cache_misses = 154560
L2_total_cache_miss_rate = 0.1884
L2_total_cache_pending_hits = 55006
L2_total_cache_reservation_fails = 32009
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 450324
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51122
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 36956
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4455
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 112662
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 140962
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1544
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1544
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 19432
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3884
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 463
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 27554
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1389
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 651064
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 144050
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 25168
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1663
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2792
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 27554
L2_cache_data_port_util = 0.100
L2_cache_fill_port_util = 0.025

icnt_total_pkts_mem_to_simt=820312
icnt_total_pkts_simt_to_mem=313123
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 1061361
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 1133235
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000234733
	minimum = 0 (at node 0)
	maximum = 0.00147311 (at node 4)
Accepted packet rate average = 0.000234733
	minimum = 0 (at node 0)
	maximum = 0.00486468 (at node 4)
Injected flit rate average = 0.000253765
	minimum = 0 (at node 0)
	maximum = 0.00198698 (at node 4)
Accepted flit rate average= 0.000253765
	minimum = 0 (at node 0)
	maximum = 0.00486468 (at node 4)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.0864 (16 samples)
	minimum = 5 (16 samples)
	maximum = 268.75 (16 samples)
Network latency average = 19.0307 (16 samples)
	minimum = 5 (16 samples)
	maximum = 266.188 (16 samples)
Flit latency average = 18.2735 (16 samples)
	minimum = 5 (16 samples)
	maximum = 265.5 (16 samples)
Fragmentation average = 0.000283256 (16 samples)
	minimum = 0 (16 samples)
	maximum = 30.375 (16 samples)
Injected packet rate average = 0.0754073 (16 samples)
	minimum = 0.0291112 (16 samples)
	maximum = 0.188555 (16 samples)
Accepted packet rate average = 0.0754073 (16 samples)
	minimum = 0.0310546 (16 samples)
	maximum = 0.112034 (16 samples)
Injected flit rate average = 0.0805206 (16 samples)
	minimum = 0.0379662 (16 samples)
	maximum = 0.188746 (16 samples)
Accepted flit rate average = 0.0805206 (16 samples)
	minimum = 0.0421367 (16 samples)
	maximum = 0.112034 (16 samples)
Injected packet size average = 1.06781 (16 samples)
Accepted packet size average = 1.06781 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 22 sec (202 sec)
gpgpu_simulation_rate = 511502 (inst/sec)
gpgpu_simulation_rate = 2522 (cycle/sec)
gpgpu_silicon_slowdown = 118953x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (26,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z13lud_perimeterPfii'
Destroy streams for kernel 17: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 17 
gpu_sim_cycle = 34586
gpu_sim_insn = 511680
gpu_ipc =      14.7944
gpu_tot_sim_cycle = 544072
gpu_tot_sim_insn = 103835280
gpu_tot_ipc =     190.8484
gpu_tot_issued_cta = 4392
gpu_occupancy = 3.6111% 
gpu_tot_occupancy = 35.6377% 
max_total_param_size = 0
gpu_stall_dramfull = 33365
gpu_stall_icnt2sh    = 130170
partiton_level_parallism =       0.0881
partiton_level_parallism_total  =       0.4487
partiton_level_parallism_util =       1.1227
partiton_level_parallism_util_total  =       1.8107
L2_BW  =       2.9356 GB/Sec
L2_BW_total  =      14.6608 GB/Sec
gpu_total_sim_rate=501619

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1699182
	L1I_total_cache_misses = 22122
	L1I_total_cache_miss_rate = 0.0130
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 14094
L1D_cache:
	L1D_cache_core[0]: Access = 19027, Miss = 11251, Miss_rate = 0.591, Pending_hits = 990, Reservation_fails = 4415
	L1D_cache_core[1]: Access = 18868, Miss = 11227, Miss_rate = 0.595, Pending_hits = 1227, Reservation_fails = 5225
	L1D_cache_core[2]: Access = 18789, Miss = 11012, Miss_rate = 0.586, Pending_hits = 1245, Reservation_fails = 5265
	L1D_cache_core[3]: Access = 18948, Miss = 11204, Miss_rate = 0.591, Pending_hits = 1177, Reservation_fails = 3828
	L1D_cache_core[4]: Access = 18884, Miss = 11152, Miss_rate = 0.591, Pending_hits = 1390, Reservation_fails = 6270
	L1D_cache_core[5]: Access = 19124, Miss = 11198, Miss_rate = 0.586, Pending_hits = 1244, Reservation_fails = 2928
	L1D_cache_core[6]: Access = 19124, Miss = 11117, Miss_rate = 0.581, Pending_hits = 1045, Reservation_fails = 3501
	L1D_cache_core[7]: Access = 18996, Miss = 11204, Miss_rate = 0.590, Pending_hits = 1285, Reservation_fails = 6090
	L1D_cache_core[8]: Access = 18932, Miss = 11736, Miss_rate = 0.620, Pending_hits = 1106, Reservation_fails = 5678
	L1D_cache_core[9]: Access = 18789, Miss = 11228, Miss_rate = 0.598, Pending_hits = 1289, Reservation_fails = 4939
	L1D_cache_core[10]: Access = 18485, Miss = 11175, Miss_rate = 0.605, Pending_hits = 1316, Reservation_fails = 6883
	L1D_cache_core[11]: Access = 19173, Miss = 11289, Miss_rate = 0.589, Pending_hits = 1188, Reservation_fails = 4601
	L1D_cache_core[12]: Access = 18884, Miss = 11069, Miss_rate = 0.586, Pending_hits = 1218, Reservation_fails = 4233
	L1D_cache_core[13]: Access = 18692, Miss = 10761, Miss_rate = 0.576, Pending_hits = 1358, Reservation_fails = 3824
	L1D_cache_core[14]: Access = 18740, Miss = 11465, Miss_rate = 0.612, Pending_hits = 1121, Reservation_fails = 7410
	L1D_total_cache_accesses = 283455
	L1D_total_cache_misses = 168088
	L1D_total_cache_miss_rate = 0.5930
	L1D_total_cache_pending_hits = 18199
	L1D_total_cache_reservation_fails = 75090
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 102735
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0009
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28589
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18197
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 163838
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 75059
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 102645
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 68579
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4250
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1677060
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 22122
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 14094
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 210624
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 102735
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 72831
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1699182

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 71781
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 52
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3226
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 31
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14094
ctas_completed 4392, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
15579, 12630, 5394, 5394, 5394, 5394, 5394, 5394, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5022, 5022, 5022, 5022, 5022, 5022, 5022, 5022, 5208, 5208, 5208, 5208, 5208, 5208, 5208, 5208, 
gpgpu_n_tot_thrd_icount = 107516160
gpgpu_n_tot_w_icount = 3359880
gpgpu_n_stall_shd_mem = 182810
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 163838
gpgpu_n_mem_write_global = 72831
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3369984
gpgpu_n_store_insn = 1165296
gpgpu_n_shmem_insn = 37804464
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3270528
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 41328
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6602
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 134880
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:666228	W0_Idle:3547268	W0_Scoreboard:3736048	W1:1896	W2:1776	W3:1656	W4:1536	W5:1416	W6:1296	W7:1176	W8:1056	W9:936	W10:816	W11:696	W12:576	W13:456	W14:336	W15:204	W16:203475	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3140577
single_issue_nums: WS0:1695420	WS1:1664460	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1310704 {8:163838,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5243832 {72:72831,}
traffic_breakdown_coretomem[INST_ACC_R] = 59688 {8:7461,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 26214080 {40:655352,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1165296 {8:145662,}
traffic_breakdown_memtocore[INST_ACC_R] = 1193760 {40:29844,}
maxmflatency = 1145 
max_icnt2mem_latency = 958 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 252 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 64 
mrq_lat_table:133604 	4508 	19974 	13485 	10467 	2333 	832 	178 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	483538 	291792 	25355 	359 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	6971 	379 	112 	218353 	9090 	7637 	1237 	366 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	77974 	102219 	108524 	141132 	282869 	88287 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	509 	106 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     14491     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     13261     15150     20278     15611     17825     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     20010     17851     21281     19194     18930     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18456     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     20743     15617     17840     17850     18932     19196     21090     21289     21988     22360     24476     24577     25277     25438 
average row accesses per activate:
dram[0]: 11.666667 19.755102 11.487180 23.380953  9.588517 15.702127  8.813278 15.986755  8.481482 17.303703 11.695652 32.872726 18.875000 64.750000 22.706896 154.600006 
dram[1]: 20.956522 20.166666 20.587629 21.582418 14.835526 16.160583 14.329480 14.116959 12.921875 15.891156 23.261906 28.698412 31.520000 59.769230 76.571426 154.600006 
dram[2]: 19.535353 11.486667 21.977528 11.180124 15.061225 10.182741 16.579309  8.731708 15.267974  8.483606 35.018867 12.552000 59.769230 20.073530 154.800003 22.586206 
dram[3]: 22.488373 19.928572 21.260870 22.266666 16.900763 14.049383 13.895954 15.182927 15.891156 12.779488 26.898550 22.470589 70.636360 34.391304 154.800003 69.608696 
dram[4]: 11.496644 20.847826 11.522581 22.574713  9.935000 16.474073  8.680327 16.881119  8.495902 16.567375 13.556521 34.113209 17.666666 70.636360 23.944445 154.600006 
dram[5]: 19.676767 23.146341 21.483871 20.040817 14.519231 16.721804 14.287356 14.455090 12.854922 15.677853 23.750000 30.644068 31.660000 70.636360 79.699997 154.600006 
average row locality = 185381/10635 = 17.431217
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       456       592       535       680       598       764       635       812       639       832       510       656       413       548       402       532 
dram[1]:       600       592       700       680       780       764       838       812       866       832       694       656       554       548       552       532 
dram[2]:       588       466       680       535       764       599       808       640       832       641       672       495       548       411       536       398 
dram[3]:       588       615       680       699       764       788       808       841       832       867       672       677       548       552       536       548 
dram[4]:       459       596       532       680       596       768       635       812       643       832       497       656       413       548       397       532 
dram[5]:       614       596       696       680       784       768       836       812       867       832       676       656       552       548       548       532 
total dram writes = 61825
bank skew: 867/397 = 2.18
chip skew: 11015/9596 = 1.15
average mf latency per bank:
dram[0]:       8574      3505      7385      3456      6904      3245      5878      2217      5034      1537      4773      1443      5067      1433      5062      1551
dram[1]:       4543      3598      4153      3373      4369      3290      3442      2207      2305      1520      2262      1429      2434      1580      2463      1532
dram[2]:       3547      7860      3344      7470      3245      6469      2303      5661      1517      4731      1422      4619      1467      4900      1517      5192
dram[3]:       3676      3928      3311      3784      3359      3701      2339      2855      1533      2158      1431      2315      1573      2343      1507      2216
dram[4]:       8787      3452      7347      3431      6588      3210      5450      2285      4550      1540      4476      1452      5043      1472      5558      1533
dram[5]:       4141      3490      3940      3336      3897      3323      3021      2245      2160      1500      2330      1419      2456      1587      2440      1564
maximum mf latency per bank:
dram[0]:        673       453      1046       509      1088       590      1145       611       890       650       636       621       670       409       727       451
dram[1]:        686       460       699       484       709       591       970       593      1053       696      1053       664       747       448       740       470
dram[2]:        446       738       470      1010       670       996       695      1115       641       970       637       648       508       612       427       587
dram[3]:        444       552       472       537       636       653       645       945       658      1013       591      1016       454       677       436       604
dram[4]:        822       423      1013       499      1044       677      1053       695       939       657       647       641       722       442       660       458
dram[5]:        670       493       743       486       709       628       747       647       808       705       806       661       798       472       658       456
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1675697 n_nop=1637535 n_act=1973 n_pre=1957 n_ref_event=94221443153488 n_req=29758 n_rd=24646 n_rd_L2_A=0 n_write=0 n_wr_bk=9604 bw_util=0.04088
n_activity=197128 dram_eff=0.3475
bk0: 1458a 1665586i bk1: 1640a 1664833i bk2: 1484a 1664547i bk3: 1624a 1664563i bk4: 1652a 1662022i bk5: 1832a 1661378i bk6: 1754a 1660582i bk7: 2008a 1660326i bk8: 1688a 1660948i bk9: 1920a 1660295i bk10: 1320a 1664051i bk11: 1480a 1664937i bk12: 1132a 1667440i bk13: 1280a 1667079i bk14: 1094a 1668718i bk15: 1280a 1667781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934068
Row_Buffer_Locality_read = 0.965390
Row_Buffer_Locality_write = 0.783059
Bank_Level_Parallism = 1.461767
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.057977
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.040879 
total_CMD = 1675697 
util_bw = 68500 
Wasted_Col = 66984 
Wasted_Row = 18809 
Idle = 1521404 

BW Util Bottlenecks: 
RCDc_limit = 9336 
RCDWRc_limit = 6563 
WTRc_limit = 8308 
RTWc_limit = 49650 
CCDLc_limit = 22671 
rwq = 0 
CCDLc_limit_alone = 10785 
WTRc_limit_alone = 6874 
RTWc_limit_alone = 39198 

Commands details: 
total_CMD = 1675697 
n_nop = 1637535 
Read = 24646 
Write = 0 
L2_Alloc = 0 
L2_WB = 9604 
n_act = 1973 
n_pre = 1957 
n_ref = 94221443153488 
n_req = 29758 
total_req = 34250 

Dual Bus Interface Util: 
issued_total_row = 3930 
issued_total_col = 34250 
Row_Bus_Util =  0.002345 
CoL_Bus_Util = 0.020439 
Either_Row_CoL_Bus_Util = 0.022774 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.000472 
queue_avg = 0.184120 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.18412
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 544159 -   mf: uid=2968999, sid4294967295:w4294967295, part=1, addr=0xc0097900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (544059), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1675697 n_nop=1635009 n_act=1616 n_pre=1600 n_ref_event=4560869750798743682 n_req=32050 n_rd=26488 n_rd_L2_A=0 n_write=0 n_wr_bk=11000 bw_util=0.04474
n_activity=202322 dram_eff=0.3706
bk0: 1626a 1663821i bk1: 1640a 1664013i bk2: 1644a 1663472i bk3: 1624a 1663610i bk4: 1860a 1660915i bk5: 1832a 1661474i bk6: 2046a 1660772i bk7: 2008a 1659864i bk8: 2030a 1658780i bk9: 1920a 1660239i bk10: 1596a 1662675i bk11: 1480a 1664148i bk12: 1296a 1665555i bk13: 1280a 1665443i bk14: 1326a 1666741i bk15: 1280a 1667492i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950016
Row_Buffer_Locality_read = 0.973422
Row_Buffer_Locality_write = 0.838547
Bank_Level_Parallism = 1.514404
Bank_Level_Parallism_Col = 1.521005
Bank_Level_Parallism_Ready = 1.074391
write_to_read_ratio_blp_rw_average = 0.646206
GrpLevelPara = 1.265481 

BW Util details:
bwutil = 0.044743 
total_CMD = 1675697 
util_bw = 74976 
Wasted_Col = 69704 
Wasted_Row = 17078 
Idle = 1513939 

BW Util Bottlenecks: 
RCDc_limit = 7826 
RCDWRc_limit = 5286 
WTRc_limit = 9231 
RTWc_limit = 54714 
CCDLc_limit = 24964 
rwq = 0 
CCDLc_limit_alone = 11594 
WTRc_limit_alone = 7491 
RTWc_limit_alone = 43084 

Commands details: 
total_CMD = 1675697 
n_nop = 1635009 
Read = 26488 
Write = 0 
L2_Alloc = 0 
L2_WB = 11000 
n_act = 1616 
n_pre = 1600 
n_ref = 4560869750798743682 
n_req = 32050 
total_req = 37488 

Dual Bus Interface Util: 
issued_total_row = 3216 
issued_total_col = 37488 
Row_Bus_Util =  0.001919 
CoL_Bus_Util = 0.022372 
Either_Row_CoL_Bus_Util = 0.024281 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000393 
queue_avg = 0.234153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.234153
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1675697 n_nop=1637496 n_act=1985 n_pre=1969 n_ref_event=0 n_req=29793 n_rd=24668 n_rd_L2_A=0 n_write=0 n_wr_bk=9613 bw_util=0.04092
n_activity=197300 dram_eff=0.3475
bk0: 1640a 1664485i bk1: 1458a 1665198i bk2: 1616a 1664210i bk3: 1492a 1664122i bk4: 1832a 1661209i bk5: 1654a 1662473i bk6: 2000a 1661479i bk7: 1772a 1660091i bk8: 1920a 1660106i bk9: 1694a 1660441i bk10: 1520a 1664506i bk11: 1282a 1664764i bk12: 1280a 1666524i bk13: 1138a 1667307i bk14: 1280a 1667687i bk15: 1090a 1668621i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933843
Row_Buffer_Locality_read = 0.965259
Row_Buffer_Locality_write = 0.782634
Bank_Level_Parallism = 1.475021
Bank_Level_Parallism_Col = 1.456332
Bank_Level_Parallism_Ready = 1.060067
write_to_read_ratio_blp_rw_average = 0.632596
GrpLevelPara = 1.225807 

BW Util details:
bwutil = 0.040916 
total_CMD = 1675697 
util_bw = 68562 
Wasted_Col = 67114 
Wasted_Row = 18659 
Idle = 1521362 

BW Util Bottlenecks: 
RCDc_limit = 9406 
RCDWRc_limit = 6530 
WTRc_limit = 8229 
RTWc_limit = 50637 
CCDLc_limit = 22557 
rwq = 0 
CCDLc_limit_alone = 10735 
WTRc_limit_alone = 6884 
RTWc_limit_alone = 40160 

Commands details: 
total_CMD = 1675697 
n_nop = 1637496 
Read = 24668 
Write = 0 
L2_Alloc = 0 
L2_WB = 9613 
n_act = 1985 
n_pre = 1969 
n_ref = 0 
n_req = 29793 
total_req = 34281 

Dual Bus Interface Util: 
issued_total_row = 3954 
issued_total_col = 34281 
Row_Bus_Util =  0.002360 
CoL_Bus_Util = 0.020458 
Either_Row_CoL_Bus_Util = 0.022797 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.000890 
queue_avg = 0.192439 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.192439
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 544139 -   mf: uid=2968998, sid4294967295:w4294967295, part=3, addr=0xc00cf900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (544039), 
Ready @ 544163 -   mf: uid=2969000, sid4294967295:w4294967295, part=3, addr=0xc0087900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (544063), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1675697 n_nop=1634961 n_act=1608 n_pre=1592 n_ref_event=13984 n_req=32110 n_rd=26536 n_rd_L2_A=0 n_write=0 n_wr_bk=11015 bw_util=0.04482
n_activity=202006 dram_eff=0.3718
bk0: 1640a 1664530i bk1: 1642a 1663901i bk2: 1616a 1663485i bk3: 1652a 1663489i bk4: 1832a 1660667i bk5: 1876a 1660177i bk6: 2000a 1660208i bk7: 2056a 1659787i bk8: 1920a 1659780i bk9: 2038a 1658793i bk10: 1520a 1663889i bk11: 1560a 1663021i bk12: 1280a 1666621i bk13: 1302a 1665660i bk14: 1280a 1667235i bk15: 1322a 1666776i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950389
Row_Buffer_Locality_read = 0.973771
Row_Buffer_Locality_write = 0.839074
Bank_Level_Parallism = 1.523265
Bank_Level_Parallism_Col = 1.529978
Bank_Level_Parallism_Ready = 1.079216
write_to_read_ratio_blp_rw_average = 0.647837
GrpLevelPara = 1.272821 

BW Util details:
bwutil = 0.044818 
total_CMD = 1675697 
util_bw = 75102 
Wasted_Col = 69581 
Wasted_Row = 16903 
Idle = 1514111 

BW Util Bottlenecks: 
RCDc_limit = 7693 
RCDWRc_limit = 5314 
WTRc_limit = 9200 
RTWc_limit = 55168 
CCDLc_limit = 24620 
rwq = 0 
CCDLc_limit_alone = 11341 
WTRc_limit_alone = 7546 
RTWc_limit_alone = 43543 

Commands details: 
total_CMD = 1675697 
n_nop = 1634961 
Read = 26536 
Write = 0 
L2_Alloc = 0 
L2_WB = 11015 
n_act = 1608 
n_pre = 1592 
n_ref = 13984 
n_req = 32110 
total_req = 37551 

Dual Bus Interface Util: 
issued_total_row = 3200 
issued_total_col = 37551 
Row_Bus_Util =  0.001910 
CoL_Bus_Util = 0.022409 
Either_Row_CoL_Bus_Util = 0.024310 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000368 
queue_avg = 0.235954 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.235954
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1675697 n_nop=1637702 n_act=1937 n_pre=1921 n_ref_event=0 n_req=29671 n_rd=24566 n_rd_L2_A=0 n_write=0 n_wr_bk=9596 bw_util=0.04077
n_activity=195932 dram_eff=0.3487
bk0: 1452a 1665632i bk1: 1620a 1664767i bk2: 1480a 1664241i bk3: 1624a 1664454i bk4: 1636a 1662460i bk5: 1840a 1662036i bk6: 1748a 1660944i bk7: 2008a 1661564i bk8: 1696a 1660733i bk9: 1920a 1659973i bk10: 1278a 1665387i bk11: 1480a 1664823i bk12: 1148a 1667504i bk13: 1280a 1666731i bk14: 1076a 1668495i bk15: 1280a 1667456i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935223
Row_Buffer_Locality_read = 0.966173
Row_Buffer_Locality_write = 0.786288
Bank_Level_Parallism = 1.462398
Bank_Level_Parallism_Col = 1.438836
Bank_Level_Parallism_Ready = 1.053891
write_to_read_ratio_blp_rw_average = 0.631168
GrpLevelPara = 1.218937 

BW Util details:
bwutil = 0.040773 
total_CMD = 1675697 
util_bw = 68324 
Wasted_Col = 66483 
Wasted_Row = 17960 
Idle = 1522930 

BW Util Bottlenecks: 
RCDc_limit = 9148 
RCDWRc_limit = 6396 
WTRc_limit = 8156 
RTWc_limit = 49327 
CCDLc_limit = 22155 
rwq = 0 
CCDLc_limit_alone = 10606 
WTRc_limit_alone = 6787 
RTWc_limit_alone = 39147 

Commands details: 
total_CMD = 1675697 
n_nop = 1637702 
Read = 24566 
Write = 0 
L2_Alloc = 0 
L2_WB = 9596 
n_act = 1937 
n_pre = 1921 
n_ref = 0 
n_req = 29671 
total_req = 34162 

Dual Bus Interface Util: 
issued_total_row = 3858 
issued_total_col = 34162 
Row_Bus_Util =  0.002302 
CoL_Bus_Util = 0.020387 
Either_Row_CoL_Bus_Util = 0.022674 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000658 
queue_avg = 0.179392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.179392
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1675697 n_nop=1635092 n_act=1600 n_pre=1584 n_ref_event=94221445744656 n_req=31999 n_rd=26436 n_rd_L2_A=0 n_write=0 n_wr_bk=10997 bw_util=0.04468
n_activity=201047 dram_eff=0.3724
bk0: 1638a 1663845i bk1: 1600a 1664382i bk2: 1648a 1663725i bk3: 1624a 1663286i bk4: 1866a 1660673i bk5: 1840a 1661379i bk6: 2054a 1660272i bk7: 2008a 1659312i bk8: 2028a 1658369i bk9: 1920a 1659803i bk10: 1552a 1663759i bk11: 1480a 1664103i bk12: 1302a 1665609i bk13: 1280a 1666377i bk14: 1316a 1667111i bk15: 1280a 1667659i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950467
Row_Buffer_Locality_read = 0.973786
Row_Buffer_Locality_write = 0.839655
Bank_Level_Parallism = 1.523286
Bank_Level_Parallism_Col = 1.527867
Bank_Level_Parallism_Ready = 1.076946
write_to_read_ratio_blp_rw_average = 0.647590
GrpLevelPara = 1.269432 

BW Util details:
bwutil = 0.044678 
total_CMD = 1675697 
util_bw = 74866 
Wasted_Col = 69050 
Wasted_Row = 16524 
Idle = 1515257 

BW Util Bottlenecks: 
RCDc_limit = 7730 
RCDWRc_limit = 5147 
WTRc_limit = 9044 
RTWc_limit = 54538 
CCDLc_limit = 24325 
rwq = 0 
CCDLc_limit_alone = 11186 
WTRc_limit_alone = 7358 
RTWc_limit_alone = 43085 

Commands details: 
total_CMD = 1675697 
n_nop = 1635092 
Read = 26436 
Write = 0 
L2_Alloc = 0 
L2_WB = 10997 
n_act = 1600 
n_pre = 1584 
n_ref = 94221445744656 
n_req = 31999 
total_req = 37433 

Dual Bus Interface Util: 
issued_total_row = 3184 
issued_total_col = 37433 
Row_Bus_Util =  0.001900 
CoL_Bus_Util = 0.022339 
Either_Row_CoL_Bus_Util = 0.024232 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000296 
queue_avg = 0.237262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.237262

========= L2 cache stats =========
L2_cache_bank[0]: Access = 85348, Miss = 12464, Miss_rate = 0.146, Pending_hits = 5111, Reservation_fails = 3221
L2_cache_bank[1]: Access = 61604, Miss = 13064, Miss_rate = 0.212, Pending_hits = 4816, Reservation_fails = 3097
L2_cache_bank[2]: Access = 69500, Miss = 13614, Miss_rate = 0.196, Pending_hits = 4429, Reservation_fails = 2961
L2_cache_bank[3]: Access = 61428, Miss = 13064, Miss_rate = 0.213, Pending_hits = 4611, Reservation_fails = 3735
L2_cache_bank[4]: Access = 61392, Miss = 13088, Miss_rate = 0.213, Pending_hits = 4672, Reservation_fails = 2727
L2_cache_bank[5]: Access = 85012, Miss = 12490, Miss_rate = 0.147, Pending_hits = 5201, Reservation_fails = 3817
L2_cache_bank[6]: Access = 61124, Miss = 13088, Miss_rate = 0.214, Pending_hits = 4366, Reservation_fails = 2760
L2_cache_bank[7]: Access = 69684, Miss = 13654, Miss_rate = 0.196, Pending_hits = 4563, Reservation_fails = 3373
L2_cache_bank[8]: Access = 84462, Miss = 12406, Miss_rate = 0.147, Pending_hits = 5098, Reservation_fails = 2943
L2_cache_bank[9]: Access = 61200, Miss = 13052, Miss_rate = 0.213, Pending_hits = 4807, Reservation_fails = 3213
L2_cache_bank[10]: Access = 69490, Miss = 13602, Miss_rate = 0.196, Pending_hits = 4448, Reservation_fails = 2894
L2_cache_bank[11]: Access = 60644, Miss = 13032, Miss_rate = 0.215, Pending_hits = 4496, Reservation_fails = 2744
L2_total_cache_accesses = 830888
L2_total_cache_misses = 156618
L2_total_cache_miss_rate = 0.1885
L2_total_cache_pending_hits = 56618
L2_total_cache_reservation_fails = 37485
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 452176
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51954
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 37357
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4456
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 113865
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 142384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1639
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1639
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 23064
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 4664
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 529
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33029
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1587
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 655352
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 145662
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 29844
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1664
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2792
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33029
L2_cache_data_port_util = 0.095
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=830888
icnt_total_pkts_simt_to_mem=316976
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.6191
	minimum = 5
	maximum = 59
Network latency average = 5.60038
	minimum = 5
	maximum = 58
Slowest packet = 1074392
Flit latency average = 5.96098
	minimum = 5
	maximum = 57
Slowest flit = 1147216
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0145884
	minimum = 0.0045105 (at node 4)
	maximum = 0.0518129 (at node 25)
Accepted packet rate average = 0.0145884
	minimum = 0.00375875 (at node 23)
	maximum = 0.0218586 (at node 0)
Injected flit rate average = 0.0154516
	minimum = 0.00540681 (at node 4)
	maximum = 0.0518129 (at node 25)
Accepted flit rate average= 0.0154516
	minimum = 0.00433701 (at node 23)
	maximum = 0.0218586 (at node 0)
Injected packet length average = 1.05916
Accepted packet length average = 1.05916
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.2354 (17 samples)
	minimum = 5 (17 samples)
	maximum = 256.412 (17 samples)
Network latency average = 18.2407 (17 samples)
	minimum = 5 (17 samples)
	maximum = 253.941 (17 samples)
Flit latency average = 17.5492 (17 samples)
	minimum = 5 (17 samples)
	maximum = 253.235 (17 samples)
Fragmentation average = 0.000266593 (17 samples)
	minimum = 0 (17 samples)
	maximum = 28.5882 (17 samples)
Injected packet rate average = 0.0718298 (17 samples)
	minimum = 0.0276641 (17 samples)
	maximum = 0.180511 (17 samples)
Accepted packet rate average = 0.0718298 (17 samples)
	minimum = 0.029449 (17 samples)
	maximum = 0.106729 (17 samples)
Injected flit rate average = 0.076693 (17 samples)
	minimum = 0.0360509 (17 samples)
	maximum = 0.180691 (17 samples)
Accepted flit rate average = 0.076693 (17 samples)
	minimum = 0.0399132 (17 samples)
	maximum = 0.106729 (17 samples)
Injected packet size average = 1.06771 (17 samples)
Accepted packet size average = 1.06771 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 27 sec (207 sec)
gpgpu_simulation_rate = 501619 (inst/sec)
gpgpu_simulation_rate = 2628 (cycle/sec)
gpgpu_silicon_slowdown = 114155x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (26,26,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z12lud_internalPfii'
Destroy streams for kernel 18: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 18 
gpu_sim_cycle = 28408
gpu_sim_insn = 16094208
gpu_ipc =     566.5379
gpu_tot_sim_cycle = 572480
gpu_tot_sim_insn = 119929488
gpu_tot_ipc =     209.4911
gpu_tot_issued_cta = 5068
gpu_occupancy = 78.5866% 
gpu_tot_occupancy = 38.5957% 
max_total_param_size = 0
gpu_stall_dramfull = 47460
gpu_stall_icnt2sh    = 158046
partiton_level_parallism =       1.2853
partiton_level_parallism_total  =       0.4902
partiton_level_parallism_util =       1.8932
partiton_level_parallism_util_total  =       1.8211
L2_BW  =      42.0443 GB/Sec
L2_BW_total  =      16.0196 GB/Sec
gpu_total_sim_rate=510338

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1953358
	L1I_total_cache_misses = 24262
	L1I_total_cache_miss_rate = 0.0124
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16963
L1D_cache:
	L1D_cache_core[0]: Access = 21971, Miss = 13012, Miss_rate = 0.592, Pending_hits = 1249, Reservation_fails = 5088
	L1D_cache_core[1]: Access = 21812, Miss = 13016, Miss_rate = 0.597, Pending_hits = 1452, Reservation_fails = 6737
	L1D_cache_core[2]: Access = 21669, Miss = 12728, Miss_rate = 0.587, Pending_hits = 1488, Reservation_fails = 6373
	L1D_cache_core[3]: Access = 21828, Miss = 12862, Miss_rate = 0.589, Pending_hits = 1470, Reservation_fails = 4584
	L1D_cache_core[4]: Access = 21764, Miss = 12873, Miss_rate = 0.591, Pending_hits = 1581, Reservation_fails = 7069
	L1D_cache_core[5]: Access = 21940, Miss = 12985, Miss_rate = 0.592, Pending_hits = 1427, Reservation_fails = 3940
	L1D_cache_core[6]: Access = 22004, Miss = 12957, Miss_rate = 0.589, Pending_hits = 1278, Reservation_fails = 4952
	L1D_cache_core[7]: Access = 21748, Miss = 12918, Miss_rate = 0.594, Pending_hits = 1461, Reservation_fails = 7516
	L1D_cache_core[8]: Access = 21748, Miss = 13481, Miss_rate = 0.620, Pending_hits = 1322, Reservation_fails = 6890
	L1D_cache_core[9]: Access = 21669, Miss = 13009, Miss_rate = 0.600, Pending_hits = 1457, Reservation_fails = 5852
	L1D_cache_core[10]: Access = 21429, Miss = 13036, Miss_rate = 0.608, Pending_hits = 1563, Reservation_fails = 8364
	L1D_cache_core[11]: Access = 22181, Miss = 13090, Miss_rate = 0.590, Pending_hits = 1381, Reservation_fails = 5634
	L1D_cache_core[12]: Access = 21764, Miss = 12908, Miss_rate = 0.593, Pending_hits = 1391, Reservation_fails = 5179
	L1D_cache_core[13]: Access = 21636, Miss = 12461, Miss_rate = 0.576, Pending_hits = 1600, Reservation_fails = 4400
	L1D_cache_core[14]: Access = 21556, Miss = 13193, Miss_rate = 0.612, Pending_hits = 1349, Reservation_fails = 8088
	L1D_total_cache_accesses = 326719
	L1D_total_cache_misses = 194529
	L1D_total_cache_miss_rate = 0.5954
	L1D_total_cache_pending_hits = 21469
	L1D_total_cache_reservation_fails = 90666
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 118959
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0008
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 32149
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21464
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 189459
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 90596
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 118869
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 78572
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5070
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 70
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1929096
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 24262
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16963
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 243072
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 118959
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 83647
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1953358

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 85357
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 65
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 5174
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 70
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 16963
ctas_completed 5068, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
16416, 13467, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6138, 6138, 6138, 6138, 6138, 6138, 6138, 6138, 5859, 5859, 5859, 5859, 5859, 5859, 5859, 5859, 6045, 6045, 6045, 6045, 6045, 6045, 6045, 6045, 
gpgpu_n_tot_thrd_icount = 123610368
gpgpu_n_tot_w_icount = 3862824
gpgpu_n_stall_shd_mem = 206662
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 189459
gpgpu_n_mem_write_global = 83647
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3889152
gpgpu_n_store_insn = 1338352
gpgpu_n_shmem_insn = 43688368
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3789696
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 41328
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 8822
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 156512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:771656	W0_Idle:3559647	W0_Scoreboard:3951819	W1:1896	W2:1776	W3:1656	W4:1536	W5:1416	W6:1296	W7:1176	W8:1056	W9:936	W10:816	W11:696	W12:576	W13:456	W14:336	W15:204	W16:203475	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3643521
single_issue_nums: WS0:1946892	WS1:1915932	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1515672 {8:189459,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6022584 {72:83647,}
traffic_breakdown_coretomem[INST_ACC_R] = 60288 {8:7536,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30313440 {40:757836,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1338352 {8:167294,}
traffic_breakdown_memtocore[INST_ACC_R] = 1205760 {40:30144,}
maxmflatency = 1145 
max_icnt2mem_latency = 958 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 257 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 65 
mrq_lat_table:153906 	5285 	22628 	15390 	11741 	2935 	1015 	226 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	547971 	338023 	38785 	381 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7028 	395 	114 	250204 	11090 	9466 	1964 	396 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	84722 	117780 	124118 	159606 	333496 	105399 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	531 	137 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     14491     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     13261     15150     20278     15611     17825     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     20010     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18456     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     20743     15617     17840     17850     18932     19196     21090     21289     21988     22360     24476     24577     25277     25438 
average row accesses per activate:
dram[0]: 12.583893 22.559999 12.354430 26.558140 10.083721 17.544828  9.271255 17.477707  8.816092 17.066668 12.107383 30.676056 20.671232 74.239998 24.932203 168.727280 
dram[1]: 23.446808 23.020409 22.717173 24.559139 15.762500 17.544828 15.457627 15.502825 11.814516 14.743456 19.296610 27.225000 36.156864 68.740738 80.478264 168.727280 
dram[2]: 22.316832 12.440789 25.010988 12.024540 16.834436 10.595122 17.882353  9.174603 15.558011  8.684211 30.216217 12.955556 68.740738 21.985508 168.727280 24.847458 
dram[3]: 25.613636 22.148516 24.212767 24.268818 18.554745 14.994118 14.789189 16.152941 14.899471 11.733068 25.409090 19.848215 80.695656 39.276596 168.727280 73.839996 
dram[4]: 12.403974 23.851065 12.394904 25.662922 10.441748 18.374102  9.136000 18.416107  8.794677 15.909604 13.880953 30.676056 19.367088 80.695656 26.309092 168.727280 
dram[5]: 22.059406 26.404762 23.642105 22.840000 15.691358 18.642336 15.188889 15.680000 12.271967 14.666667 20.072727 28.285715 36.294117 80.695656 87.333336 168.727280 
average row locality = 213126/11535 = 18.476463
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       520       720       599       808       670       912       711       960       735      1024       586       804       457       640       454       640 
dram[1]:       696       720       796       808       889       912       952       960      1027      1024       814       804       633       640       630       640 
dram[2]:       716       530       808       599       908       675       960       712      1024       737       824       567       640       459       640       454 
dram[3]:       716       711       808       796       908       901       960       952      1024      1028       824       793       640       632       640       630 
dram[4]:       523       724       596       808       668       916       711       960       739      1024       573       804       461       640       449       640 
dram[5]:       710       724       792       808       896       916       948       960      1027      1024       792       804       632       640       628       640 
total dram writes = 72578
bank skew: 1028/449 = 2.29
chip skew: 12963/11236 = 1.15
average mf latency per bank:
dram[0]:       7653      3113      6715      3115      6274      2898      5802      3103      4544      1557      4336      1566      4736      1475      4639      1597
dram[1]:       4650      3160      4203      3055      4286      2927      4397      3000      2700      1558      3064      1518      3178      1621      3150      1553
dram[2]:       3146      7043      3018      6792      2903      5851      3041      5773      1540      4282      1540      4212      1510      4545      1575      4712
dram[3]:       3220      4300      2995      4036      3003      3815      2928      4335      1563      2638      1514      3155      1602      3150      1516      3042
dram[4]:       7845      3074      6678      3092      5996      2875      5418      3179      4128      1549      4065      1563      4675      1514      5072      1564
dram[5]:       4417      3071      4059      3026      3923      2964      4189      2955      2603      1528      3138      1491      3212      1622      3203      1559
maximum mf latency per bank:
dram[0]:        673       453      1046       509      1088       590      1145       670       890       650       636       682       670       409       727       451
dram[1]:        760       460       763       484       709       591       970       727      1053       696      1053       675       814       448       763       470
dram[2]:        446       738       470      1010       670       996       695      1115       641       970       721       648       508       612       427       587
dram[3]:        444       850       472       848       636       658       645       945       705      1013       727      1016       454       849       436       850
dram[4]:        822       423      1013       499      1044       677      1053       695       939       657       647       730       722       442       660       458
dram[5]:        713       493       743       486       709       628       759       731       910       705      1038       684       798       472       759       456
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1763191 n_nop=1719848 n_act=2082 n_pre=2066 n_ref_event=94221443153488 n_req=33904 n_rd=27974 n_rd_L2_A=0 n_write=0 n_wr_bk=11240 bw_util=0.04448
n_activity=221766 dram_eff=0.3537
bk0: 1586a 1751709i bk1: 1896a 1749983i bk2: 1612a 1750981i bk3: 1880a 1750144i bk4: 1780a 1748445i bk5: 2088a 1746789i bk6: 1882a 1746925i bk7: 2264a 1745745i bk8: 1880a 1746509i bk9: 2304a 1744354i bk10: 1472a 1750036i bk11: 1776a 1749520i bk12: 1260a 1753737i bk13: 1536a 1752659i bk14: 1222a 1755259i bk15: 1536a 1753619i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938916
Row_Buffer_Locality_read = 0.968256
Row_Buffer_Locality_write = 0.800506
Bank_Level_Parallism = 1.483147
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.063349
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.044481 
total_CMD = 1763191 
util_bw = 78428 
Wasted_Col = 76954 
Wasted_Row = 19518 
Idle = 1588291 

BW Util Bottlenecks: 
RCDc_limit = 9689 
RCDWRc_limit = 6952 
WTRc_limit = 9699 
RTWc_limit = 59175 
CCDLc_limit = 26430 
rwq = 0 
CCDLc_limit_alone = 12237 
WTRc_limit_alone = 7995 
RTWc_limit_alone = 46686 

Commands details: 
total_CMD = 1763191 
n_nop = 1719848 
Read = 27974 
Write = 0 
L2_Alloc = 0 
L2_WB = 11240 
n_act = 2082 
n_pre = 2066 
n_ref = 94221443153488 
n_req = 33904 
total_req = 39214 

Dual Bus Interface Util: 
issued_total_row = 4148 
issued_total_col = 39214 
Row_Bus_Util =  0.002353 
CoL_Bus_Util = 0.022240 
Either_Row_CoL_Bus_Util = 0.024582 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.000438 
queue_avg = 0.198383 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.198383
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1763191 n_nop=1716069 n_act=1806 n_pre=1790 n_ref_event=4560869750798743682 n_req=37147 n_rd=30600 n_rd_L2_A=0 n_write=0 n_wr_bk=12945 bw_util=0.04939
n_activity=231998 dram_eff=0.3754
bk0: 1854a 1749389i bk1: 1896a 1748785i bk2: 1848a 1748610i bk3: 1880a 1748880i bk4: 2072a 1746451i bk5: 2088a 1746675i bk6: 2246a 1746402i bk7: 2264a 1745053i bk8: 2390a 1742225i bk9: 2304a 1743643i bk10: 1856a 1747183i bk11: 1776a 1748732i bk12: 1524a 1751108i bk13: 1536a 1751187i bk14: 1530a 1752697i bk15: 1536a 1753065i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951759
Row_Buffer_Locality_read = 0.974641
Row_Buffer_Locality_write = 0.844814
Bank_Level_Parallism = 1.551958
Bank_Level_Parallism_Col = 1.562004
Bank_Level_Parallism_Ready = 1.083926
write_to_read_ratio_blp_rw_average = 0.653508
GrpLevelPara = 1.277345 

BW Util details:
bwutil = 0.049393 
total_CMD = 1763191 
util_bw = 87090 
Wasted_Col = 80987 
Wasted_Row = 18924 
Idle = 1576190 

BW Util Bottlenecks: 
RCDc_limit = 8584 
RCDWRc_limit = 5953 
WTRc_limit = 10955 
RTWc_limit = 65681 
CCDLc_limit = 29610 
rwq = 0 
CCDLc_limit_alone = 13437 
WTRc_limit_alone = 8852 
RTWc_limit_alone = 51611 

Commands details: 
total_CMD = 1763191 
n_nop = 1716069 
Read = 30600 
Write = 0 
L2_Alloc = 0 
L2_WB = 12945 
n_act = 1806 
n_pre = 1790 
n_ref = 4560869750798743682 
n_req = 37147 
total_req = 43545 

Dual Bus Interface Util: 
issued_total_row = 3596 
issued_total_col = 43545 
Row_Bus_Util =  0.002039 
CoL_Bus_Util = 0.024697 
Either_Row_CoL_Bus_Util = 0.026725 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.000403 
queue_avg = 0.262833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.262833
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1763191 n_nop=1719777 n_act=2104 n_pre=2088 n_ref_event=0 n_req=33949 n_rd=28004 n_rd_L2_A=0 n_write=0 n_wr_bk=11253 bw_util=0.04453
n_activity=221998 dram_eff=0.3537
bk0: 1896a 1749658i bk1: 1594a 1751411i bk2: 1872a 1749623i bk3: 1620a 1750526i bk4: 2088a 1746457i bk5: 1782a 1748610i bk6: 2256a 1746898i bk7: 1900a 1746547i bk8: 2304a 1743958i bk9: 1886a 1745885i bk10: 1824a 1748935i bk11: 1426a 1750731i bk12: 1536a 1752270i bk13: 1266a 1753889i bk14: 1536a 1753755i bk15: 1218a 1755249i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938437
Row_Buffer_Locality_read = 0.968040
Row_Buffer_Locality_write = 0.798991
Bank_Level_Parallism = 1.492895
Bank_Level_Parallism_Col = 1.478395
Bank_Level_Parallism_Ready = 1.065587
write_to_read_ratio_blp_rw_average = 0.643409
GrpLevelPara = 1.231783 

BW Util details:
bwutil = 0.044529 
total_CMD = 1763191 
util_bw = 78514 
Wasted_Col = 76947 
Wasted_Row = 19729 
Idle = 1588001 

BW Util Bottlenecks: 
RCDc_limit = 9812 
RCDWRc_limit = 6990 
WTRc_limit = 9701 
RTWc_limit = 59673 
CCDLc_limit = 26430 
rwq = 0 
CCDLc_limit_alone = 12259 
WTRc_limit_alone = 8068 
RTWc_limit_alone = 47135 

Commands details: 
total_CMD = 1763191 
n_nop = 1719777 
Read = 28004 
Write = 0 
L2_Alloc = 0 
L2_WB = 11253 
n_act = 2104 
n_pre = 2088 
n_ref = 0 
n_req = 33949 
total_req = 39257 

Dual Bus Interface Util: 
issued_total_row = 4192 
issued_total_col = 39257 
Row_Bus_Util =  0.002378 
CoL_Bus_Util = 0.022265 
Either_Row_CoL_Bus_Util = 0.024622 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.000806 
queue_avg = 0.206988 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.206988
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1763191 n_nop=1716001 n_act=1799 n_pre=1783 n_ref_event=13984 n_req=37221 n_rd=30660 n_rd_L2_A=0 n_write=0 n_wr_bk=12963 bw_util=0.04948
n_activity=231978 dram_eff=0.3761
bk0: 1896a 1749226i bk1: 1878a 1749452i bk2: 1872a 1748890i bk3: 1856a 1748499i bk4: 2088a 1746035i bk5: 2092a 1745640i bk6: 2256a 1745386i bk7: 2256a 1745651i bk8: 2304a 1743347i bk9: 2402a 1742055i bk10: 1824a 1748493i bk11: 1812a 1747774i bk12: 1536a 1752113i bk13: 1526a 1751404i bk14: 1536a 1752973i bk15: 1526a 1752798i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952070
Row_Buffer_Locality_read = 0.975049
Row_Buffer_Locality_write = 0.844688
Bank_Level_Parallism = 1.554366
Bank_Level_Parallism_Col = 1.563363
Bank_Level_Parallism_Ready = 1.087284
write_to_read_ratio_blp_rw_average = 0.655246
GrpLevelPara = 1.280570 

BW Util details:
bwutil = 0.049482 
total_CMD = 1763191 
util_bw = 87246 
Wasted_Col = 81025 
Wasted_Row = 18765 
Idle = 1576155 

BW Util Bottlenecks: 
RCDc_limit = 8414 
RCDWRc_limit = 5998 
WTRc_limit = 10975 
RTWc_limit = 65906 
CCDLc_limit = 29401 
rwq = 0 
CCDLc_limit_alone = 13272 
WTRc_limit_alone = 8966 
RTWc_limit_alone = 51786 

Commands details: 
total_CMD = 1763191 
n_nop = 1716001 
Read = 30660 
Write = 0 
L2_Alloc = 0 
L2_WB = 12963 
n_act = 1799 
n_pre = 1783 
n_ref = 13984 
n_req = 37221 
total_req = 43623 

Dual Bus Interface Util: 
issued_total_row = 3582 
issued_total_col = 43623 
Row_Bus_Util =  0.002032 
CoL_Bus_Util = 0.024741 
Either_Row_CoL_Bus_Util = 0.026764 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000318 
queue_avg = 0.268124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.268124
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1763191 n_nop=1719991 n_act=2055 n_pre=2039 n_ref_event=0 n_req=33823 n_rd=27898 n_rd_L2_A=0 n_write=0 n_wr_bk=11236 bw_util=0.04439
n_activity=220727 dram_eff=0.3546
bk0: 1580a 1751714i bk1: 1880a 1750008i bk2: 1608a 1750618i bk3: 1880a 1749808i bk4: 1764a 1748724i bk5: 2096a 1747271i bk6: 1876a 1747517i bk7: 2264a 1747050i bk8: 1888a 1746245i bk9: 2304a 1743811i bk10: 1430a 1751335i bk11: 1776a 1749219i bk12: 1276a 1753940i bk13: 1536a 1752425i bk14: 1204a 1755110i bk15: 1536a 1753402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939686
Row_Buffer_Locality_read = 0.968779
Row_Buffer_Locality_write = 0.802700
Bank_Level_Parallism = 1.483778
Bank_Level_Parallism_Col = 1.463798
Bank_Level_Parallism_Ready = 1.060647
write_to_read_ratio_blp_rw_average = 0.640994
GrpLevelPara = 1.228089 

BW Util details:
bwutil = 0.044390 
total_CMD = 1763191 
util_bw = 78268 
Wasted_Col = 76459 
Wasted_Row = 18875 
Idle = 1589589 

BW Util Bottlenecks: 
RCDc_limit = 9556 
RCDWRc_limit = 6845 
WTRc_limit = 9866 
RTWc_limit = 58360 
CCDLc_limit = 25769 
rwq = 0 
CCDLc_limit_alone = 12008 
WTRc_limit_alone = 8201 
RTWc_limit_alone = 46264 

Commands details: 
total_CMD = 1763191 
n_nop = 1719991 
Read = 27898 
Write = 0 
L2_Alloc = 0 
L2_WB = 11236 
n_act = 2055 
n_pre = 2039 
n_ref = 0 
n_req = 33823 
total_req = 39134 

Dual Bus Interface Util: 
issued_total_row = 4094 
issued_total_col = 39134 
Row_Bus_Util =  0.002322 
CoL_Bus_Util = 0.022195 
Either_Row_CoL_Bus_Util = 0.024501 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.000648 
queue_avg = 0.195814 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.195814
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1763191 n_nop=1716200 n_act=1773 n_pre=1757 n_ref_event=94221445744656 n_req=37082 n_rd=30536 n_rd_L2_A=0 n_write=0 n_wr_bk=12941 bw_util=0.04932
n_activity=230641 dram_eff=0.377
bk0: 1870a 1748632i bk1: 1856a 1749083i bk2: 1848a 1748773i bk3: 1880a 1748384i bk4: 2086a 1745986i bk5: 2096a 1746577i bk6: 2246a 1745949i bk7: 2264a 1744453i bk8: 2392a 1742242i bk9: 2304a 1743570i bk10: 1800a 1748423i bk11: 1776a 1748684i bk12: 1530a 1751303i bk13: 1536a 1752162i bk14: 1516a 1753279i bk15: 1536a 1753173i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952592
Row_Buffer_Locality_read = 0.975210
Row_Buffer_Locality_write = 0.847082
Bank_Level_Parallism = 1.559872
Bank_Level_Parallism_Col = 1.569342
Bank_Level_Parallism_Ready = 1.087575
write_to_read_ratio_blp_rw_average = 0.655073
GrpLevelPara = 1.285413 

BW Util details:
bwutil = 0.049316 
total_CMD = 1763191 
util_bw = 86954 
Wasted_Col = 80477 
Wasted_Row = 18279 
Idle = 1577481 

BW Util Bottlenecks: 
RCDc_limit = 8455 
RCDWRc_limit = 5763 
WTRc_limit = 10762 
RTWc_limit = 65546 
CCDLc_limit = 28927 
rwq = 0 
CCDLc_limit_alone = 13045 
WTRc_limit_alone = 8743 
RTWc_limit_alone = 51683 

Commands details: 
total_CMD = 1763191 
n_nop = 1716200 
Read = 30536 
Write = 0 
L2_Alloc = 0 
L2_WB = 12941 
n_act = 1773 
n_pre = 1757 
n_ref = 94221445744656 
n_req = 37082 
total_req = 43477 

Dual Bus Interface Util: 
issued_total_row = 3530 
issued_total_col = 43477 
Row_Bus_Util =  0.002002 
CoL_Bus_Util = 0.024658 
Either_Row_CoL_Bus_Util = 0.026651 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000340 
queue_avg = 0.265612 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.265612

========= L2 cache stats =========
L2_cache_bank[0]: Access = 90512, Miss = 13576, Miss_rate = 0.150, Pending_hits = 5539, Reservation_fails = 3229
L2_cache_bank[1]: Access = 72092, Miss = 15280, Miss_rate = 0.212, Pending_hits = 5637, Reservation_fails = 3127
L2_cache_bank[2]: Access = 84736, Miss = 15510, Miss_rate = 0.183, Pending_hits = 5123, Reservation_fails = 3026
L2_cache_bank[3]: Access = 71884, Miss = 15280, Miss_rate = 0.213, Pending_hits = 5295, Reservation_fails = 3762
L2_cache_bank[4]: Access = 71572, Miss = 15312, Miss_rate = 0.214, Pending_hits = 5502, Reservation_fails = 2761
L2_cache_bank[5]: Access = 90652, Miss = 13602, Miss_rate = 0.150, Pending_hits = 5668, Reservation_fails = 3974
L2_cache_bank[6]: Access = 71240, Miss = 15312, Miss_rate = 0.215, Pending_hits = 5017, Reservation_fails = 2787
L2_cache_bank[7]: Access = 85324, Miss = 15554, Miss_rate = 0.182, Pending_hits = 5309, Reservation_fails = 3659
L2_cache_bank[8]: Access = 89626, Miss = 13518, Miss_rate = 0.151, Pending_hits = 5534, Reservation_fails = 2962
L2_cache_bank[9]: Access = 71788, Miss = 15272, Miss_rate = 0.213, Pending_hits = 5627, Reservation_fails = 3325
L2_cache_bank[10]: Access = 84774, Miss = 15486, Miss_rate = 0.183, Pending_hits = 5116, Reservation_fails = 2983
L2_cache_bank[11]: Access = 71104, Miss = 15248, Miss_rate = 0.214, Pending_hits = 5139, Reservation_fails = 2767
L2_total_cache_accesses = 955304
L2_total_cache_misses = 178950
L2_total_cache_miss_rate = 0.1873
L2_total_cache_pending_hits = 64506
L2_total_cache_reservation_fails = 38362
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 524520
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 59782
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42850
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4972
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 130684
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 164016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1639
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1639
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 23284
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 4724
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 534
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33390
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1602
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 757836
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 167294
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 30144
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2012
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2960
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33390
L2_cache_data_port_util = 0.104
L2_cache_fill_port_util = 0.026

icnt_total_pkts_mem_to_simt=955304
icnt_total_pkts_simt_to_mem=364304
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 57.0068
	minimum = 5
	maximum = 411
Network latency average = 53.0351
	minimum = 5
	maximum = 411
Slowest packet = 1117984
Flit latency average = 50.1178
	minimum = 5
	maximum = 411
Slowest flit = 1193271
Fragmentation average = 0.00800358
	minimum = 0
	maximum = 271
Injected packet rate average = 0.20981
	minimum = 0.0819135 (at node 3)
	maximum = 0.550549 (at node 22)
Accepted packet rate average = 0.20981
	minimum = 0.0552309 (at node 15)
	maximum = 0.302732 (at node 12)
Injected flit rate average = 0.223912
	minimum = 0.107259 (at node 3)
	maximum = 0.550549 (at node 22)
Accepted flit rate average= 0.223912
	minimum = 0.0748029 (at node 15)
	maximum = 0.302732 (at node 12)
Injected packet length average = 1.06721
Accepted packet length average = 1.06721
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.3338 (18 samples)
	minimum = 5 (18 samples)
	maximum = 265 (18 samples)
Network latency average = 20.1737 (18 samples)
	minimum = 5 (18 samples)
	maximum = 262.667 (18 samples)
Flit latency average = 19.3586 (18 samples)
	minimum = 5 (18 samples)
	maximum = 262 (18 samples)
Fragmentation average = 0.000696426 (18 samples)
	minimum = 0 (18 samples)
	maximum = 42.0556 (18 samples)
Injected packet rate average = 0.0794953 (18 samples)
	minimum = 0.030678 (18 samples)
	maximum = 0.201069 (18 samples)
Accepted packet rate average = 0.0794953 (18 samples)
	minimum = 0.0308813 (18 samples)
	maximum = 0.117618 (18 samples)
Injected flit rate average = 0.0848719 (18 samples)
	minimum = 0.0400069 (18 samples)
	maximum = 0.201239 (18 samples)
Accepted flit rate average = 0.0848719 (18 samples)
	minimum = 0.0418515 (18 samples)
	maximum = 0.117618 (18 samples)
Injected packet size average = 1.06763 (18 samples)
Accepted packet size average = 1.06763 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 55 sec (235 sec)
gpgpu_simulation_rate = 510338 (inst/sec)
gpgpu_simulation_rate = 2436 (cycle/sec)
gpgpu_silicon_slowdown = 123152x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a30717d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 19: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 19 
gpu_sim_cycle = 29190
gpu_sim_insn = 19880
gpu_ipc =       0.6811
gpu_tot_sim_cycle = 601670
gpu_tot_sim_insn = 119949368
gpu_tot_ipc =     199.3607
gpu_tot_issued_cta = 5069
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 38.4210% 
max_total_param_size = 0
gpu_stall_dramfull = 47460
gpu_stall_icnt2sh    = 158046
partiton_level_parallism =       0.0015
partiton_level_parallism_total  =       0.4665
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8208
L2_BW  =       0.0467 GB/Sec
L2_BW_total  =      15.2447 GB/Sec
gpu_total_sim_rate=506115

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1955030
	L1I_total_cache_misses = 24274
	L1I_total_cache_miss_rate = 0.0124
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16963
L1D_cache:
	L1D_cache_core[0]: Access = 21971, Miss = 13012, Miss_rate = 0.592, Pending_hits = 1249, Reservation_fails = 5088
	L1D_cache_core[1]: Access = 21812, Miss = 13016, Miss_rate = 0.597, Pending_hits = 1452, Reservation_fails = 6737
	L1D_cache_core[2]: Access = 21669, Miss = 12728, Miss_rate = 0.587, Pending_hits = 1488, Reservation_fails = 6373
	L1D_cache_core[3]: Access = 21828, Miss = 12862, Miss_rate = 0.589, Pending_hits = 1470, Reservation_fails = 4584
	L1D_cache_core[4]: Access = 21764, Miss = 12873, Miss_rate = 0.591, Pending_hits = 1581, Reservation_fails = 7069
	L1D_cache_core[5]: Access = 21940, Miss = 12985, Miss_rate = 0.592, Pending_hits = 1427, Reservation_fails = 3940
	L1D_cache_core[6]: Access = 22004, Miss = 12957, Miss_rate = 0.589, Pending_hits = 1278, Reservation_fails = 4952
	L1D_cache_core[7]: Access = 21748, Miss = 12918, Miss_rate = 0.594, Pending_hits = 1461, Reservation_fails = 7516
	L1D_cache_core[8]: Access = 21748, Miss = 13481, Miss_rate = 0.620, Pending_hits = 1322, Reservation_fails = 6890
	L1D_cache_core[9]: Access = 21669, Miss = 13009, Miss_rate = 0.600, Pending_hits = 1457, Reservation_fails = 5852
	L1D_cache_core[10]: Access = 21460, Miss = 13052, Miss_rate = 0.608, Pending_hits = 1563, Reservation_fails = 8364
	L1D_cache_core[11]: Access = 22181, Miss = 13090, Miss_rate = 0.590, Pending_hits = 1381, Reservation_fails = 5634
	L1D_cache_core[12]: Access = 21764, Miss = 12908, Miss_rate = 0.593, Pending_hits = 1391, Reservation_fails = 5179
	L1D_cache_core[13]: Access = 21636, Miss = 12461, Miss_rate = 0.576, Pending_hits = 1600, Reservation_fails = 4400
	L1D_cache_core[14]: Access = 21556, Miss = 13193, Miss_rate = 0.612, Pending_hits = 1349, Reservation_fails = 8088
	L1D_total_cache_accesses = 326750
	L1D_total_cache_misses = 194545
	L1D_total_cache_miss_rate = 0.5954
	L1D_total_cache_pending_hits = 21469
	L1D_total_cache_reservation_fails = 90666
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 118965
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0008
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 32149
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21464
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 189475
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 90596
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 118875
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 78587
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5070
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 70
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1930756
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 24274
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16963
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 243088
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 118965
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 83662
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1955030

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 85357
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 65
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 5174
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 70
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 16963
ctas_completed 5069, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
16416, 13467, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6138, 6138, 6138, 6138, 6138, 6138, 6138, 6138, 5859, 5859, 5859, 5859, 5859, 5859, 5859, 5859, 6045, 6045, 6045, 6045, 6045, 6045, 6045, 6045, 
gpgpu_n_tot_thrd_icount = 123704736
gpgpu_n_tot_w_icount = 3865773
gpgpu_n_stall_shd_mem = 207166
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 189475
gpgpu_n_mem_write_global = 83662
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3889408
gpgpu_n_store_insn = 1338592
gpgpu_n_shmem_insn = 43693064
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3789792
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 41832
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 8822
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 156512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:771656	W0_Idle:3593706	W0_Scoreboard:3973189	W1:2212	W2:2072	W3:1932	W4:1792	W5:1652	W6:1512	W7:1372	W8:1232	W9:1092	W10:952	W11:812	W12:672	W13:532	W14:392	W15:238	W16:203786	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3643521
single_issue_nums: WS0:1949841	WS1:1915932	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1515800 {8:189475,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6023664 {72:83662,}
traffic_breakdown_coretomem[INST_ACC_R] = 60384 {8:7548,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30316000 {40:757900,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1338592 {8:167324,}
traffic_breakdown_memtocore[INST_ACC_R] = 1207680 {40:30192,}
maxmflatency = 1145 
max_icnt2mem_latency = 958 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 257 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 65 
mrq_lat_table:154018 	5285 	22644 	15390 	11743 	2935 	1015 	226 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	548065 	338023 	38785 	381 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7040 	395 	114 	250235 	11090 	9466 	1964 	396 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	84816 	117780 	124118 	159606 	333496 	105399 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	546 	137 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     14491     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     13261     15150     20278     15611     17825     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     20010     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18456     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     20743     15617     17840     17850     18932     19196     21090     21289     21988     22360     24476     24577     25277     25438 
average row accesses per activate:
dram[0]: 12.583893 22.559999 12.354430 26.558140 10.083721 17.544828  9.271255 17.477707  8.816092 17.066668 12.107383 30.676056 20.671232 74.239998 24.932203 168.727280 
dram[1]: 22.814432 23.020409 22.717173 24.559139 15.762500 17.544828 15.457627 15.502825 11.911290 14.743456 19.296610 27.225000 35.596153 68.740738 80.478264 168.727280 
dram[2]: 22.176470 12.440789 25.010988 12.024540 16.834436 10.595122 17.882353  9.174603 15.558011  8.684211 30.216217 12.955556 66.357140 21.985508 168.727280 24.847458 
dram[3]: 25.415730 22.148516 24.212767 24.268818 18.554745 14.994118 14.789189 16.152941 14.899471 11.812749 25.409090 19.848215 77.416664 38.562500 168.727280 73.839996 
dram[4]: 12.375000 23.851065 12.394904 25.662922 10.441748 18.374102  9.136000 18.416107  8.794677 15.909604 13.880953 30.676056 19.150000 80.695656 26.309092 168.727280 
dram[5]: 21.921568 26.404762 23.642105 22.840000 15.691358 18.642336 15.188889 15.680000 12.355649 14.666667 20.072727 28.285715 35.730770 80.695656 87.333336 168.727280 
average row locality = 213256/11548 = 18.466921
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       520       720       599       808       670       912       711       960       735      1024       586       804       457       640       454       640 
dram[1]:       698       720       796       808       889       912       952       960      1027      1024       814       804       646       640       630       640 
dram[2]:       716       530       808       599       908       675       960       712      1024       737       824       567       644       459       640       454 
dram[3]:       716       711       808       796       908       901       960       952      1024      1028       824       793       644       642       640       630 
dram[4]:       523       724       596       808       668       916       711       960       739      1024       573       804       465       640       449       640 
dram[5]:       710       724       792       808       896       916       948       960      1027      1024       792       804       646       640       628       640 
total dram writes = 72629
bank skew: 1028/449 = 2.29
chip skew: 12977/11240 = 1.15
average mf latency per bank:
dram[0]:       7653      3113      6715      3115      6274      2898      5802      3103      4544      1557      4336      1566      4736      1475      4639      1597
dram[1]:       4637      3160      4203      3055      4286      2927      4397      3000      2707      1558      3064      1518      3114      1621      3150      1553
dram[2]:       3146      7043      3018      6792      2903      5851      3041      5773      1540      4282      1540      4212      1501      4545      1575      4712
dram[3]:       3220      4300      2995      4036      3003      3815      2928      4335      1563      2644      1514      3155      1592      3100      1516      3042
dram[4]:       7845      3074      6678      3092      5996      2875      5418      3179      4128      1549      4065      1563      4635      1514      5072      1564
dram[5]:       4417      3071      4059      3026      3923      2964      4189      2955      2609      1528      3138      1491      3143      1622      3203      1559
maximum mf latency per bank:
dram[0]:        673       453      1046       509      1088       590      1145       670       890       650       636       682       670       409       727       451
dram[1]:        760       460       763       484       709       591       970       727      1053       696      1053       675       814       448       763       470
dram[2]:        446       738       470      1010       670       996       695      1115       641       970       721       648       508       612       427       587
dram[3]:        444       850       472       848       636       658       645       945       705      1013       727      1016       454       849       436       850
dram[4]:        822       423      1013       499      1044       677      1053       695       939       657       647       730       722       442       660       458
dram[5]:        713       493       743       486       709       628       759       731       910       705      1038       684       798       472       759       456
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1853094 n_nop=1809751 n_act=2082 n_pre=2066 n_ref_event=94221443153488 n_req=33904 n_rd=27974 n_rd_L2_A=0 n_write=0 n_wr_bk=11240 bw_util=0.04232
n_activity=221766 dram_eff=0.3537
bk0: 1586a 1841612i bk1: 1896a 1839886i bk2: 1612a 1840884i bk3: 1880a 1840047i bk4: 1780a 1838348i bk5: 2088a 1836692i bk6: 1882a 1836828i bk7: 2264a 1835648i bk8: 1880a 1836412i bk9: 2304a 1834257i bk10: 1472a 1839939i bk11: 1776a 1839423i bk12: 1260a 1843640i bk13: 1536a 1842562i bk14: 1222a 1845162i bk15: 1536a 1843522i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938916
Row_Buffer_Locality_read = 0.968256
Row_Buffer_Locality_write = 0.800506
Bank_Level_Parallism = 1.483147
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.063349
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.042323 
total_CMD = 1853094 
util_bw = 78428 
Wasted_Col = 76954 
Wasted_Row = 19518 
Idle = 1678194 

BW Util Bottlenecks: 
RCDc_limit = 9689 
RCDWRc_limit = 6952 
WTRc_limit = 9699 
RTWc_limit = 59175 
CCDLc_limit = 26430 
rwq = 0 
CCDLc_limit_alone = 12237 
WTRc_limit_alone = 7995 
RTWc_limit_alone = 46686 

Commands details: 
total_CMD = 1853094 
n_nop = 1809751 
Read = 27974 
Write = 0 
L2_Alloc = 0 
L2_WB = 11240 
n_act = 2082 
n_pre = 2066 
n_ref = 94221443153488 
n_req = 33904 
total_req = 39214 

Dual Bus Interface Util: 
issued_total_row = 4148 
issued_total_col = 39214 
Row_Bus_Util =  0.002238 
CoL_Bus_Util = 0.021161 
Either_Row_CoL_Bus_Util = 0.023390 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000438 
queue_avg = 0.188759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.188759
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1853094 n_nop=1805917 n_act=1810 n_pre=1794 n_ref_event=4560869750798743682 n_req=37187 n_rd=30632 n_rd_L2_A=0 n_write=0 n_wr_bk=12960 bw_util=0.04705
n_activity=232393 dram_eff=0.3752
bk0: 1862a 1839195i bk1: 1896a 1838684i bk2: 1848a 1838511i bk3: 1880a 1838782i bk4: 2072a 1836353i bk5: 2088a 1836577i bk6: 2246a 1836304i bk7: 2264a 1834956i bk8: 2414a 1832128i bk9: 2304a 1833546i bk10: 1856a 1837087i bk11: 1776a 1838637i bk12: 1524a 1840865i bk13: 1536a 1841089i bk14: 1530a 1842600i bk15: 1536a 1842969i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951704
Row_Buffer_Locality_read = 0.974602
Row_Buffer_Locality_write = 0.844699
Bank_Level_Parallism = 1.551243
Bank_Level_Parallism_Col = 1.561381
Bank_Level_Parallism_Ready = 1.083835
write_to_read_ratio_blp_rw_average = 0.653590
GrpLevelPara = 1.276991 

BW Util details:
bwutil = 0.047048 
total_CMD = 1853094 
util_bw = 87184 
Wasted_Col = 81117 
Wasted_Row = 18980 
Idle = 1665813 

BW Util Bottlenecks: 
RCDc_limit = 8608 
RCDWRc_limit = 5967 
WTRc_limit = 10957 
RTWc_limit = 65768 
CCDLc_limit = 29638 
rwq = 0 
CCDLc_limit_alone = 13449 
WTRc_limit_alone = 8854 
RTWc_limit_alone = 51682 

Commands details: 
total_CMD = 1853094 
n_nop = 1805917 
Read = 30632 
Write = 0 
L2_Alloc = 0 
L2_WB = 12960 
n_act = 1810 
n_pre = 1794 
n_ref = 4560869750798743682 
n_req = 37187 
total_req = 43592 

Dual Bus Interface Util: 
issued_total_row = 3604 
issued_total_col = 43592 
Row_Bus_Util =  0.001945 
CoL_Bus_Util = 0.023524 
Either_Row_CoL_Bus_Util = 0.025459 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000403 
queue_avg = 0.250186 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.250186
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1853094 n_nop=1809664 n_act=2106 n_pre=2090 n_ref_event=0 n_req=33959 n_rd=28012 n_rd_L2_A=0 n_write=0 n_wr_bk=11257 bw_util=0.04238
n_activity=222095 dram_eff=0.3536
bk0: 1904a 1839531i bk1: 1594a 1841311i bk2: 1872a 1839524i bk3: 1620a 1840427i bk4: 2088a 1836358i bk5: 1782a 1838512i bk6: 2256a 1836801i bk7: 1900a 1836450i bk8: 2304a 1833862i bk9: 1886a 1835790i bk10: 1824a 1838840i bk11: 1426a 1840636i bk12: 1536a 1842105i bk13: 1266a 1843792i bk14: 1536a 1843658i bk15: 1218a 1845152i 

------------------------------------------------------------------------
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071962 (mode=performance simulation) on stream 0

Row_Buffer_Locality = 0.938396
Row_Buffer_Locality_read = 0.968014
Row_Buffer_Locality_write = 0.798890
Bank_Level_Parallism = 1.492877
Bank_Level_Parallism_Col = 1.478313
Bank_Level_Parallism_Ready = 1.065567
write_to_read_ratio_blp_rw_average = 0.643452
GrpLevelPara = 1.231683 

BW Util details:
bwutil = 0.042382 
total_CMD = 1853094 
util_bw = 78538 
Wasted_Col = 76989 
Wasted_Row = 19741 
Idle = 1677826 

BW Util Bottlenecks: 
RCDc_limit = 9824 
RCDWRc_limit = 6996 
WTRc_limit = 9701 
RTWc_limit = 59701 
CCDLc_limit = 26442 
rwq = 0 
CCDLc_limit_alone = 12264 
WTRc_limit_alone = 8068 
RTWc_limit_alone = 47156 

Commands details: 
total_CMD = 1853094 
n_nop = 1809664 
Read = 28012 
Write = 0 
L2_Alloc = 0 
L2_WB = 11257 
n_act = 2106 
n_pre = 2090 
n_ref = 0 
n_req = 33959 
total_req = 39269 

Dual Bus Interface Util: 
issued_total_row = 4196 
issued_total_col = 39269 
Row_Bus_Util =  0.002264 
CoL_Bus_Util = 0.021191 
Either_Row_CoL_Bus_Util = 0.023436 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.000806 
queue_avg = 0.196977 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.196977
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1853094 n_nop=1805856 n_act=1802 n_pre=1786 n_ref_event=13984 n_req=37256 n_rd=30688 n_rd_L2_A=0 n_write=0 n_wr_bk=12977 bw_util=0.04713
n_activity=232282 dram_eff=0.376
bk0: 1904a 1839098i bk1: 1878a 1839352i bk2: 1872a 1838791i bk3: 1856a 1838401i bk4: 2088a 1835937i bk5: 2092a 1835543i bk6: 2256a 1835289i bk7: 2256a 1835554i bk8: 2304a 1833251i bk9: 2422a 1831960i bk10: 1824a 1838398i bk11: 1812a 1837680i bk12: 1536a 1841949i bk13: 1526a 1841185i bk14: 1536a 1842873i bk15: 1526a 1842700i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952035
Row_Buffer_Locality_read = 0.975039
Row_Buffer_Locality_write = 0.844549
Bank_Level_Parallism = 1.553994
Bank_Level_Parallism_Col = 1.562896
Bank_Level_Parallism_Ready = 1.087200
write_to_read_ratio_blp_rw_average = 0.655457
GrpLevelPara = 1.280242 

BW Util details:
bwutil = 0.047127 
total_CMD = 1853094 
util_bw = 87330 
Wasted_Col = 81142 
Wasted_Row = 18783 
Idle = 1665839 

BW Util Bottlenecks: 
RCDc_limit = 8426 
RCDWRc_limit = 6011 
WTRc_limit = 10975 
RTWc_limit = 66004 
CCDLc_limit = 29431 
rwq = 0 
CCDLc_limit_alone = 13282 
WTRc_limit_alone = 8966 
RTWc_limit_alone = 51864 

Commands details: 
total_CMD = 1853094 
n_nop = 1805856 
Read = 30688 
Write = 0 
L2_Alloc = 0 
L2_WB = 12977 
n_act = 1802 
n_pre = 1786 
n_ref = 13984 
n_req = 37256 
total_req = 43665 

Dual Bus Interface Util: 
issued_total_row = 3588 
issued_total_col = 43665 
Row_Bus_Util =  0.001936 
CoL_Bus_Util = 0.023563 
Either_Row_CoL_Bus_Util = 0.025491 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000318 
queue_avg = 0.255145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.255145
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1853094 n_nop=1809878 n_act=2057 n_pre=2041 n_ref_event=0 n_req=33833 n_rd=27906 n_rd_L2_A=0 n_write=0 n_wr_bk=11240 bw_util=0.04225
n_activity=220825 dram_eff=0.3545
bk0: 1588a 1841587i bk1: 1880a 1839908i bk2: 1608a 1840520i bk3: 1880a 1839710i bk4: 1764a 1838626i bk5: 2096a 1837174i bk6: 1876a 1837420i bk7: 2264a 1836953i bk8: 1888a 1836149i bk9: 2304a 1833716i bk10: 1430a 1841240i bk11: 1776a 1839124i bk12: 1276a 1843773i bk13: 1536a 1842327i bk14: 1204a 1845012i bk15: 1536a 1843304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939645
Row_Buffer_Locality_read = 0.968752
Row_Buffer_Locality_write = 0.802598
Bank_Level_Parallism = 1.483761
Bank_Level_Parallism_Col = 1.463719
Bank_Level_Parallism_Ready = 1.060629
write_to_read_ratio_blp_rw_average = 0.641040
GrpLevelPara = 1.227989 

BW Util details:
bwutil = 0.042249 
total_CMD = 1853094 
util_bw = 78292 
Wasted_Col = 76502 
Wasted_Row = 18887 
Idle = 1679413 

BW Util Bottlenecks: 
RCDc_limit = 9568 
RCDWRc_limit = 6851 
WTRc_limit = 9866 
RTWc_limit = 58389 
CCDLc_limit = 25781 
rwq = 0 
CCDLc_limit_alone = 12013 
WTRc_limit_alone = 8201 
RTWc_limit_alone = 46286 

Commands details: 
total_CMD = 1853094 
n_nop = 1809878 
Read = 27906 
Write = 0 
L2_Alloc = 0 
L2_WB = 11240 
n_act = 2057 
n_pre = 2041 
n_ref = 0 
n_req = 33833 
total_req = 39146 

Dual Bus Interface Util: 
issued_total_row = 4098 
issued_total_col = 39146 
Row_Bus_Util =  0.002211 
CoL_Bus_Util = 0.021125 
Either_Row_CoL_Bus_Util = 0.023321 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000648 
queue_avg = 0.186343 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.186343
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1853094 n_nop=1806057 n_act=1775 n_pre=1759 n_ref_event=94221445744656 n_req=37117 n_rd=30564 n_rd_L2_A=0 n_write=0 n_wr_bk=12955 bw_util=0.04697
n_activity=230938 dram_eff=0.3769
bk0: 1878a 1838504i bk1: 1856a 1838984i bk2: 1848a 1838676i bk3: 1880a 1838287i bk4: 2086a 1835889i bk5: 2096a 1836480i bk6: 2246a 1835852i bk7: 2264a 1834356i bk8: 2412a 1832145i bk9: 2304a 1833474i bk10: 1800a 1838328i bk11: 1776a 1838589i bk12: 1530a 1841059i bk13: 1536a 1842063i bk14: 1516a 1843180i bk15: 1536a 1843074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952582
Row_Buffer_Locality_read = 0.975200
Row_Buffer_Locality_write = 0.847093
Bank_Level_Parallism = 1.559394
Bank_Level_Parallism_Col = 1.568814
Bank_Level_Parallism_Ready = 1.087490
write_to_read_ratio_blp_rw_average = 0.655210
GrpLevelPara = 1.285100 

BW Util details:
bwutil = 0.046969 
total_CMD = 1853094 
util_bw = 87038 
Wasted_Col = 80583 
Wasted_Row = 18292 
Idle = 1667181 

BW Util Bottlenecks: 
RCDc_limit = 8467 
RCDWRc_limit = 5770 
WTRc_limit = 10767 
RTWc_limit = 65630 
CCDLc_limit = 28952 
rwq = 0 
CCDLc_limit_alone = 13055 
WTRc_limit_alone = 8748 
RTWc_limit_alone = 51752 

Commands details: 
total_CMD = 1853094 
n_nop = 1806057 
Read = 30564 
Write = 0 
L2_Alloc = 0 
L2_WB = 12955 
n_act = 1775 
n_pre = 1759 
n_ref = 94221445744656 
n_req = 37117 
total_req = 43519 

Dual Bus Interface Util: 
issued_total_row = 3534 
issued_total_col = 43519 
Row_Bus_Util =  0.001907 
CoL_Bus_Util = 0.023485 
Either_Row_CoL_Bus_Util = 0.025383 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000340 
queue_avg = 0.252756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.252756
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 

========= L2 cache stats =========
L2_cache_bank[0]: Access = 90520, Miss = 13576, Miss_rate = 0.150, Pending_hits = 5539, Reservation_fails = 3229
L2_cache_bank[1]: Access = 72092, Miss = 15280, Miss_rate = 0.212, Pending_hits = 5637, Reservation_fails = 3127
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (25,1,1) blockDim = (32,1,1) 
L2_cache_bank[2]: Access = 84778, Miss = 15542, Miss_rate = 0.183, Pending_hits = 5123, Reservation_fails = 3026
L2_cache_bank[3]: Access = 71884, Miss = 15280, Miss_rate = 0.213, Pending_hits = 5295, Reservation_fails = 3762
L2_cache_bank[4]: Access = 71580, Miss = 15320, Miss_rate = 0.214, Pending_hits = 5502, Reservation_fails = 2761
L2_cache_bank[5]: Access = 90652, Miss = 13602, Miss_rate = 0.150, Pending_hits = 5668, Reservation_fails = 3974
L2_cache_bank[6]: Access = 71248, Miss = 15320, Miss_rate = 0.215, Pending_hits = 5017, Reservation_fails = 2787
L2_cache_bank[7]: Access = 85354, Miss = 15574, Miss_rate = 0.182, Pending_hits = 5309, Reservation_fails = 3659
L2_cache_bank[8]: Access = 89634, Miss = 13526, Miss_rate = 0.151, Pending_hits = 5534, Reservation_fails = 2962
L2_cache_bank[9]: Access = 71788, Miss = 15272, Miss_rate = 0.213, Pending_hits = 5627, Reservation_fails = 3325
L2_cache_bank[10]: Access = 84812, Miss = 15514, Miss_rate = 0.183, Pending_hits = 5116, Reservation_fails = 2983
L2_cache_bank[11]: Access = 71104, Miss = 15248, Miss_rate = 0.214, Pending_hits = 5139, Reservation_fails = 2767
L2_total_cache_accesses = 955446
L2_total_cache_misses = 179054
L2_total_cache_miss_rate = 0.1874
L2_total_cache_pending_hits = 64506
L2_total_cache_reservation_fails = 38362
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 524520
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 59782
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4972
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 130732
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 164046
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1639
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1639
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 23292
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 4724
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 544
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33390
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1632
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 757900
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 167324
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 30192
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2012
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2960
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33390
L2_cache_data_port_util = 0.099
L2_cache_fill_port_util = 0.024

icnt_total_pkts_mem_to_simt=955446
icnt_total_pkts_simt_to_mem=364362
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 1236097
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 1319608
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000234733
	minimum = 0 (at node 0)
	maximum = 0.00147311 (at node 10)
Accepted packet rate average = 0.000234733
	minimum = 0 (at node 0)
	maximum = 0.00486468 (at node 10)
Injected flit rate average = 0.000253765
	minimum = 0 (at node 0)
	maximum = 0.00198698 (at node 10)
Accepted flit rate average= 0.000253765
	minimum = 0 (at node 0)
	maximum = 0.00486468 (at node 10)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.4901 (19 samples)
	minimum = 5 (19 samples)
	maximum = 251.684 (19 samples)
Network latency average = 19.3793 (19 samples)
	minimum = 5 (19 samples)
	maximum = 249.158 (19 samples)
Flit latency average = 18.6029 (19 samples)
	minimum = 5 (19 samples)
	maximum = 248.474 (19 samples)
Fragmentation average = 0.000659772 (19 samples)
	minimum = 0 (19 samples)
	maximum = 39.8421 (19 samples)
Injected packet rate average = 0.0753237 (19 samples)
	minimum = 0.0290634 (19 samples)
	maximum = 0.190564 (19 samples)
Accepted packet rate average = 0.0753237 (19 samples)
	minimum = 0.029256 (19 samples)
	maximum = 0.111684 (19 samples)
Injected flit rate average = 0.0804183 (19 samples)
	minimum = 0.0379013 (19 samples)
	maximum = 0.190752 (19 samples)
Accepted flit rate average = 0.0804183 (19 samples)
	minimum = 0.0396488 (19 samples)
	maximum = 0.111684 (19 samples)
Injected packet size average = 1.06764 (19 samples)
Accepted packet size average = 1.06764 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 57 sec (237 sec)
gpgpu_simulation_rate = 506115 (inst/sec)
gpgpu_simulation_rate = 2538 (cycle/sec)
gpgpu_silicon_slowdown = 118203x
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z13lud_perimeterPfii'
Destroy streams for kernel 20: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 20 
gpu_sim_cycle = 32443
gpu_sim_insn = 492000
gpu_ipc =      15.1651
gpu_tot_sim_cycle = 634113
gpu_tot_sim_insn = 120441368
gpu_tot_ipc =     189.9368
gpu_tot_issued_cta = 5094
gpu_occupancy = 3.4722% 
gpu_tot_occupancy = 35.8419% 
max_total_param_size = 0
gpu_stall_dramfull = 47460
gpu_stall_icnt2sh    = 158046
partiton_level_parallism =       0.0915
partiton_level_parallism_total  =       0.4473
partiton_level_parallism_util =       1.1268
partiton_level_parallism_util_total  =       1.8092
L2_BW  =       3.0543 GB/Sec
L2_BW_total  =      14.6210 GB/Sec
gpu_total_sim_rate=497691

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1970280
	L1I_total_cache_misses = 26092
	L1I_total_cache_miss_rate = 0.0132
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16963
L1D_cache:
	L1D_cache_core[0]: Access = 22129, Miss = 13092, Miss_rate = 0.592, Pending_hits = 1265, Reservation_fails = 5088
	L1D_cache_core[1]: Access = 21970, Miss = 13096, Miss_rate = 0.596, Pending_hits = 1468, Reservation_fails = 6737
	L1D_cache_core[2]: Access = 21827, Miss = 12808, Miss_rate = 0.587, Pending_hits = 1504, Reservation_fails = 6373
	L1D_cache_core[3]: Access = 21986, Miss = 12942, Miss_rate = 0.589, Pending_hits = 1486, Reservation_fails = 4584
	L1D_cache_core[4]: Access = 21922, Miss = 12953, Miss_rate = 0.591, Pending_hits = 1597, Reservation_fails = 7069
	L1D_cache_core[5]: Access = 22098, Miss = 13065, Miss_rate = 0.591, Pending_hits = 1443, Reservation_fails = 3940
	L1D_cache_core[6]: Access = 22083, Miss = 13005, Miss_rate = 0.589, Pending_hits = 1278, Reservation_fails = 4952
	L1D_cache_core[7]: Access = 21827, Miss = 12966, Miss_rate = 0.594, Pending_hits = 1461, Reservation_fails = 7516
	L1D_cache_core[8]: Access = 21827, Miss = 13529, Miss_rate = 0.620, Pending_hits = 1322, Reservation_fails = 6890
	L1D_cache_core[9]: Access = 21748, Miss = 13057, Miss_rate = 0.600, Pending_hits = 1457, Reservation_fails = 5852
	L1D_cache_core[10]: Access = 21539, Miss = 13100, Miss_rate = 0.608, Pending_hits = 1563, Reservation_fails = 8364
	L1D_cache_core[11]: Access = 22339, Miss = 13154, Miss_rate = 0.589, Pending_hits = 1389, Reservation_fails = 5634
	L1D_cache_core[12]: Access = 21922, Miss = 12988, Miss_rate = 0.592, Pending_hits = 1407, Reservation_fails = 5179
	L1D_cache_core[13]: Access = 21794, Miss = 12541, Miss_rate = 0.575, Pending_hits = 1616, Reservation_fails = 4400
	L1D_cache_core[14]: Access = 21714, Miss = 13273, Miss_rate = 0.611, Pending_hits = 1365, Reservation_fails = 8088
	L1D_total_cache_accesses = 328725
	L1D_total_cache_misses = 195569
	L1D_total_cache_miss_rate = 0.5949
	L1D_total_cache_pending_hits = 21621
	L1D_total_cache_reservation_fails = 90666
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 119190
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0008
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 32173
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21616
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 190499
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 90596
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 119100
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 79362
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5070
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 70
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1944188
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 26092
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16963
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 244288
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 119190
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 84437
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1970280

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 85357
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 65
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 5174
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 70
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 16963
ctas_completed 5094, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
17622, 14673, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6138, 6138, 6138, 6138, 6138, 6138, 6138, 6138, 5859, 5859, 5859, 5859, 5859, 5859, 5859, 5859, 6045, 6045, 6045, 6045, 6045, 6045, 6045, 6045, 
gpgpu_n_tot_thrd_icount = 124669536
gpgpu_n_tot_w_icount = 3895923
gpgpu_n_stall_shd_mem = 212766
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 190499
gpgpu_n_mem_write_global = 84437
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3908608
gpgpu_n_store_insn = 1350992
gpgpu_n_shmem_insn = 43852264
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3794592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 47432
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 8822
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 156512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:777170	W0_Idle:4149703	W0_Scoreboard:4353952	W1:2212	W2:2072	W3:1932	W4:1792	W5:1652	W6:1512	W7:1372	W8:1232	W9:1092	W10:952	W11:812	W12:672	W13:532	W14:392	W15:238	W16:233261	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3644196
single_issue_nums: WS0:1967931	WS1:1927992	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1523992 {8:190499,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6079464 {72:84437,}
traffic_breakdown_coretomem[INST_ACC_R] = 69736 {8:8717,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30479840 {40:761996,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1350992 {8:168874,}
traffic_breakdown_memtocore[INST_ACC_R] = 1394720 {40:34868,}
maxmflatency = 1145 
max_icnt2mem_latency = 958 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 257 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 64 
mrq_lat_table:156130 	5295 	22947 	15452 	11784 	2935 	1015 	226 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	553665 	338069 	38785 	381 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8145 	448 	125 	251903 	11221 	9466 	1964 	396 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	90245 	117997 	124118 	159606 	333496 	105399 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	582 	137 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     14491     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     13261     15150     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18456     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 12.070064 20.140350 12.354430 26.558140 10.083721 17.544828  9.271255 17.477707  8.969349 17.600000 12.107383 30.676056 20.527027 72.230766 24.932203 168.727280 
dram[1]: 20.790909 20.500000 22.683168 24.559139 15.851851 17.544828 14.730159 15.502825 11.371747 15.204188 17.969465 27.225000 34.599998 67.071426 67.678574 168.727280 
dram[2]: 19.947826 12.185898 25.010988 12.024540 16.834436 10.595122 17.882353  9.174603 16.044199  8.834586 30.216217 12.955556 67.071426 21.814285 168.727280 24.847458 
dram[3]: 22.490196 20.451328 24.212767 24.200001 18.554745 15.098837 14.789189 15.346154 15.365079 11.152174 25.409090 18.246031 78.250000 37.372547 168.727280 65.137932 
dram[4]: 12.057324 21.433962 12.394904 25.662922 10.441748 18.374102  9.136000 18.416107  8.943182 16.361582 13.880953 30.676056 19.275000 78.166664 26.309092 168.727280 
dram[5]: 19.760683 23.416666 23.587629 22.840000 15.792683 18.642336 14.560209 15.680000 11.643939 15.005181 18.271999 28.285715 36.000000 78.166664 75.040001 168.727280 
average row locality = 215784/11871 = 18.177406
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       528       736       599       808       670       912       711       960       735      1024       586       804       477       684       454       640 
dram[1]:       734       736       816       808       917       912       984       960      1066      1024       838       804       677       684       653       640 
dram[2]:       732       534       808       599       908       675       960       712      1024       737       824       567       684       479       640       454 
dram[3]:       732       747       808       816       908       933       960       982      1024      1073       824       815       684       679       640       652 
dram[4]:       531       736       596       808       668       916       711       960       739      1024       573       804       485       680       449       640 
dram[5]:       750       736       812       808       928       916       978       960      1072      1024       814       804       681       680       648       640 
total dram writes = 73766
bank skew: 1073/449 = 2.39
chip skew: 13277/11320 = 1.17
average mf latency per bank:
dram[0]:       7537      3046      6715      3115      6274      2898      5802      3103      4577      1607      4336      1566      4538      1380      4639      1597
dram[1]:       4432      3091      4120      3055      4173      2927      4271      3000      2695      1609      3003      1518      2996      1517      3064      1553
dram[2]:       3077      6990      3018      6792      2903      5851      3041      5773      1589      4315      1540      4212      1413      4355      1575      4712
dram[3]:       3150      4115      2995      3957      3003      3703      2928      4219      1614      2613      1514      3098      1499      2956      1516      2964
dram[4]:       7727      3024      6678      3092      5996      2875      5418      3179      4166      1596      4065      1563      4444      1425      5072      1564
dram[5]:       4204      3021      3980      3026      3806      2964      4078      2955      2583      1575      3080      1491      3005      1526      3130      1559
maximum mf latency per bank:
dram[0]:        673       453      1046       509      1088       590      1145       670       890       650       636       682       670       409       727       451
dram[1]:        760       460       763       484       709       591       970       727      1053       696      1053       675       814       448       763       470
dram[2]:        446       738       470      1010       670       996       695      1115       641       970       721       648       508       612       427       587
dram[3]:        444       850       472       848       636       658       645       945       705      1013       727      1016       454       849       436       850
dram[4]:        822       423      1013       499      1044       677      1053       695       939       657       647       730       722       442       660       458
dram[5]:        713       493       743       486       709       628       759       731       910       705      1038       684       798       472       759       456
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1953016 n_nop=1909361 n_act=2106 n_pre=2090 n_ref_event=94221443153488 n_req=34124 n_rd=28150 n_rd_L2_A=0 n_write=0 n_wr_bk=11328 bw_util=0.04043
n_activity=223982 dram_eff=0.3525
bk0: 1602a 1941309i bk1: 1928a 1939374i bk2: 1612a 1940785i bk3: 1880a 1939955i bk4: 1780a 1938256i bk5: 2088a 1936606i bk6: 1882a 1936749i bk7: 2264a 1935569i bk8: 1920a 1936309i bk9: 2392a 1934157i bk10: 1472a 1939865i bk11: 1776a 1939349i bk12: 1260a 1943344i bk13: 1536a 1941960i bk14: 1222a 1945092i bk15: 1536a 1943456i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938606
Row_Buffer_Locality_read = 0.968064
Row_Buffer_Locality_write = 0.799799
Bank_Level_Parallism = 1.479545
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.062927
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.040428 
total_CMD = 1953016 
util_bw = 78956 
Wasted_Col = 77719 
Wasted_Row = 19832 
Idle = 1776509 

BW Util Bottlenecks: 
RCDc_limit = 9821 
RCDWRc_limit = 7042 
WTRc_limit = 9723 
RTWc_limit = 59636 
CCDLc_limit = 26615 
rwq = 0 
CCDLc_limit_alone = 12322 
WTRc_limit_alone = 8012 
RTWc_limit_alone = 47054 

Commands details: 
total_CMD = 1953016 
n_nop = 1909361 
Read = 28150 
Write = 0 
L2_Alloc = 0 
L2_WB = 11328 
n_act = 2106 
n_pre = 2090 
n_ref = 94221443153488 
n_req = 34124 
total_req = 39478 

Dual Bus Interface Util: 
issued_total_row = 4196 
issued_total_col = 39478 
Row_Bus_Util =  0.002148 
CoL_Bus_Util = 0.020214 
Either_Row_CoL_Bus_Util = 0.022353 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000435 
queue_avg = 0.179625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.179625
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 634167 -   mf: uid=3447822, sid4294967295:w4294967295, part=1, addr=0xc00df980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (634067), 
Ready @ 634197 -   mf: uid=3447826, sid4294967295:w4294967295, part=1, addr=0xc00f7980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (634097), 
Ready @ 634204 -   mf: uid=3447827, sid4294967295:w4294967295, part=1, addr=0xc0037980, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (634104), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1953016 n_nop=1904890 n_act=1896 n_pre=1880 n_ref_event=4560869750798743682 n_req=37825 n_rd=31116 n_rd_L2_A=0 n_write=0 n_wr_bk=13253 bw_util=0.04544
n_activity=239109 dram_eff=0.3711
bk0: 1918a 1938561i bk1: 1928a 1938164i bk2: 1880a 1938212i bk3: 1880a 1938692i bk4: 2104a 1936026i bk5: 2088a 1936514i bk6: 2278a 1935885i bk7: 2264a 1934866i bk8: 2494a 1931220i bk9: 2392a 1933442i bk10: 1920a 1936555i bk11: 1776a 1938528i bk12: 1560a 1940392i bk13: 1536a 1940450i bk14: 1562a 1942299i bk15: 1536a 1942899i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950245
Row_Buffer_Locality_read = 0.974161
Row_Buffer_Locality_write = 0.839320
Bank_Level_Parallism = 1.540784
Bank_Level_Parallism_Col = 1.552040
Bank_Level_Parallism_Ready = 1.082414
write_to_read_ratio_blp_rw_average = 0.655352
GrpLevelPara = 1.271573 

BW Util details:
bwutil = 0.045436 
total_CMD = 1953016 
util_bw = 88738 
Wasted_Col = 83154 
Wasted_Row = 20002 
Idle = 1761122 

BW Util Bottlenecks: 
RCDc_limit = 8915 
RCDWRc_limit = 6373 
WTRc_limit = 11024 
RTWc_limit = 67043 
CCDLc_limit = 30086 
rwq = 0 
CCDLc_limit_alone = 13667 
WTRc_limit_alone = 8917 
RTWc_limit_alone = 52731 

Commands details: 
total_CMD = 1953016 
n_nop = 1904890 
Read = 31116 
Write = 0 
L2_Alloc = 0 
L2_WB = 13253 
n_act = 1896 
n_pre = 1880 
n_ref = 4560869750798743682 
n_req = 37825 
total_req = 44369 

Dual Bus Interface Util: 
issued_total_row = 3776 
issued_total_col = 44369 
Row_Bus_Util =  0.001933 
CoL_Bus_Util = 0.022718 
Either_Row_CoL_Bus_Util = 0.024642 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000395 
queue_avg = 0.238668 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.238668
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1953016 n_nop=1909310 n_act=2124 n_pre=2108 n_ref_event=0 n_req=34159 n_rd=28172 n_rd_L2_A=0 n_write=0 n_wr_bk=11337 bw_util=0.04046
n_activity=224084 dram_eff=0.3526
bk0: 1928a 1939057i bk1: 1602a 1941102i bk2: 1872a 1939433i bk3: 1620a 1940338i bk4: 2088a 1936270i bk5: 1782a 1938430i bk6: 2256a 1936722i bk7: 1900a 1936372i bk8: 2392a 1933761i bk9: 1926a 1935712i bk10: 1824a 1938763i bk11: 1426a 1940561i bk12: 1536a 1941566i bk13: 1266a 1943478i bk14: 1536a 1943589i bk15: 1218a 1945084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938230
Row_Buffer_Locality_read = 0.967911
Row_Buffer_Locality_write = 0.798564
Bank_Level_Parallism = 1.489503
Bank_Level_Parallism_Col = 1.475411
Bank_Level_Parallism_Ready = 1.065169
write_to_read_ratio_blp_rw_average = 0.644202
GrpLevelPara = 1.229969 

BW Util details:
bwutil = 0.040459 
total_CMD = 1953016 
util_bw = 79018 
Wasted_Col = 77681 
Wasted_Row = 19985 
Idle = 1776332 

BW Util Bottlenecks: 
RCDc_limit = 9920 
RCDWRc_limit = 7066 
WTRc_limit = 9712 
RTWc_limit = 60164 
CCDLc_limit = 26599 
rwq = 0 
CCDLc_limit_alone = 12331 
WTRc_limit_alone = 8076 
RTWc_limit_alone = 47532 

Commands details: 
total_CMD = 1953016 
n_nop = 1909310 
Read = 28172 
Write = 0 
L2_Alloc = 0 
L2_WB = 11337 
n_act = 2124 
n_pre = 2108 
n_ref = 0 
n_req = 34159 
total_req = 39509 

Dual Bus Interface Util: 
issued_total_row = 4232 
issued_total_col = 39509 
Row_Bus_Util =  0.002167 
CoL_Bus_Util = 0.020230 
Either_Row_CoL_Bus_Util = 0.022379 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.000801 
queue_avg = 0.187272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.187272
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 634164 -   mf: uid=3447821, sid4294967295:w4294967295, part=3, addr=0xc00cf980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (634064), 
Ready @ 634177 -   mf: uid=3447823, sid4294967295:w4294967295, part=3, addr=0xc00e7980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (634077), 
Ready @ 634189 -   mf: uid=3447824, sid4294967295:w4294967295, part=3, addr=0xc00ff980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (634089), 
Ready @ 634196 -   mf: uid=3447825, sid4294967295:w4294967295, part=3, addr=0xc003f980, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (634096), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1953016 n_nop=1904824 n_act=1889 n_pre=1873 n_ref_event=13984 n_req=37894 n_rd=31168 n_rd_L2_A=0 n_write=0 n_wr_bk=13277 bw_util=0.04551
n_activity=239101 dram_eff=0.3718
bk0: 1928a 1938614i bk1: 1934a 1938756i bk2: 1872a 1938691i bk3: 1888a 1938116i bk4: 2088a 1935853i bk5: 2124a 1935241i bk6: 2256a 1935225i bk7: 2288a 1935053i bk8: 2392a 1933121i bk9: 2506a 1930969i bk10: 1824a 1938294i bk11: 1876a 1937119i bk12: 1536a 1941386i bk13: 1562a 1940685i bk14: 1536a 1942796i bk15: 1558a 1942399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950546
Row_Buffer_Locality_read = 0.974557
Row_Buffer_Locality_write = 0.839280
Bank_Level_Parallism = 1.543123
Bank_Level_Parallism_Col = 1.553376
Bank_Level_Parallism_Ready = 1.085760
write_to_read_ratio_blp_rw_average = 0.657039
GrpLevelPara = 1.274700 

BW Util details:
bwutil = 0.045514 
total_CMD = 1953016 
util_bw = 88890 
Wasted_Col = 83213 
Wasted_Row = 19838 
Idle = 1761075 

BW Util Bottlenecks: 
RCDc_limit = 8750 
RCDWRc_limit = 6422 
WTRc_limit = 11041 
RTWc_limit = 67271 
CCDLc_limit = 29886 
rwq = 0 
CCDLc_limit_alone = 13510 
WTRc_limit_alone = 9026 
RTWc_limit_alone = 52910 

Commands details: 
total_CMD = 1953016 
n_nop = 1904824 
Read = 31168 
Write = 0 
L2_Alloc = 0 
L2_WB = 13277 
n_act = 1889 
n_pre = 1873 
n_ref = 13984 
n_req = 37894 
total_req = 44445 

Dual Bus Interface Util: 
issued_total_row = 3762 
issued_total_col = 44445 
Row_Bus_Util =  0.001926 
CoL_Bus_Util = 0.022757 
Either_Row_CoL_Bus_Util = 0.024676 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000311 
queue_avg = 0.243373 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.243373
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1953016 n_nop=1909522 n_act=2076 n_pre=2060 n_ref_event=0 n_req=34033 n_rd=28066 n_rd_L2_A=0 n_write=0 n_wr_bk=11320 bw_util=0.04033
n_activity=222766 dram_eff=0.3536
bk0: 1596a 1941338i bk1: 1904a 1939477i bk2: 1608a 1940427i bk3: 1880a 1939620i bk4: 1764a 1938536i bk5: 2096a 1937087i bk6: 1876a 1937340i bk7: 2264a 1936874i bk8: 1936a 1936032i bk9: 2384a 1933633i bk10: 1430a 1941163i bk11: 1776a 1939049i bk12: 1276a 1943455i bk13: 1536a 1941771i bk14: 1204a 1944943i bk15: 1536a 1943237i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939441
Row_Buffer_Locality_read = 0.968610
Row_Buffer_Locality_write = 0.802246
Bank_Level_Parallism = 1.480605
Bank_Level_Parallism_Col = 1.461036
Bank_Level_Parallism_Ready = 1.060260
write_to_read_ratio_blp_rw_average = 0.641885
GrpLevelPara = 1.226277 

BW Util details:
bwutil = 0.040334 
total_CMD = 1953016 
util_bw = 78772 
Wasted_Col = 77198 
Wasted_Row = 19137 
Idle = 1777909 

BW Util Bottlenecks: 
RCDc_limit = 9676 
RCDWRc_limit = 6920 
WTRc_limit = 9869 
RTWc_limit = 58852 
CCDLc_limit = 25953 
rwq = 0 
CCDLc_limit_alone = 12086 
WTRc_limit_alone = 8204 
RTWc_limit_alone = 46650 

Commands details: 
total_CMD = 1953016 
n_nop = 1909522 
Read = 28066 
Write = 0 
L2_Alloc = 0 
L2_WB = 11320 
n_act = 2076 
n_pre = 2060 
n_ref = 0 
n_req = 34033 
total_req = 39386 

Dual Bus Interface Util: 
issued_total_row = 4136 
issued_total_col = 39386 
Row_Bus_Util =  0.002118 
CoL_Bus_Util = 0.020167 
Either_Row_CoL_Bus_Util = 0.022270 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.000644 
queue_avg = 0.177235 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.177235
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1953016 n_nop=1905029 n_act=1864 n_pre=1848 n_ref_event=94221445744656 n_req=37749 n_rd=31040 n_rd_L2_A=0 n_write=0 n_wr_bk=13251 bw_util=0.04536
n_activity=237568 dram_eff=0.3729
bk0: 1934a 1937809i bk1: 1880a 1938523i bk2: 1880a 1938375i bk3: 1880a 1938197i bk4: 2118a 1935558i bk5: 2096a 1936413i bk6: 2278a 1935422i bk7: 2264a 1934274i bk8: 2504a 1931114i bk9: 2384a 1933336i bk10: 1864a 1937729i bk11: 1776a 1938480i bk12: 1562a 1940636i bk13: 1536a 1941477i bk14: 1548a 1942921i bk15: 1536a 1943008i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951019
Row_Buffer_Locality_read = 0.974710
Row_Buffer_Locality_write = 0.841407
Bank_Level_Parallism = 1.549642
Bank_Level_Parallism_Col = 1.559879
Bank_Level_Parallism_Ready = 1.086191
write_to_read_ratio_blp_rw_average = 0.656770
GrpLevelPara = 1.280150 

BW Util details:
bwutil = 0.045357 
total_CMD = 1953016 
util_bw = 88582 
Wasted_Col = 82606 
Wasted_Row = 19254 
Idle = 1762574 

BW Util Bottlenecks: 
RCDc_limit = 8785 
RCDWRc_limit = 6177 
WTRc_limit = 10839 
RTWc_limit = 66936 
CCDLc_limit = 29397 
rwq = 0 
CCDLc_limit_alone = 13281 
WTRc_limit_alone = 8816 
RTWc_limit_alone = 52843 

Commands details: 
total_CMD = 1953016 
n_nop = 1905029 
Read = 31040 
Write = 0 
L2_Alloc = 0 
L2_WB = 13251 
n_act = 1864 
n_pre = 1848 
n_ref = 94221445744656 
n_req = 37749 
total_req = 44291 

Dual Bus Interface Util: 
issued_total_row = 3712 
issued_total_col = 44291 
Row_Bus_Util =  0.001901 
CoL_Bus_Util = 0.022678 
Either_Row_CoL_Bus_Util = 0.024571 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000333 
queue_avg = 0.241080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.24108

========= L2 cache stats =========
L2_cache_bank[0]: Access = 91060, Miss = 13632, Miss_rate = 0.150, Pending_hits = 5603, Reservation_fails = 3409
L2_cache_bank[1]: Access = 72828, Miss = 15400, Miss_rate = 0.211, Pending_hits = 5781, Reservation_fails = 3558
L2_cache_bank[2]: Access = 86426, Miss = 15994, Miss_rate = 0.185, Pending_hits = 5211, Reservation_fails = 3429
L2_cache_bank[3]: Access = 72620, Miss = 15400, Miss_rate = 0.212, Pending_hits = 5463, Reservation_fails = 4295
L2_cache_bank[4]: Access = 72196, Miss = 15432, Miss_rate = 0.214, Pending_hits = 5626, Reservation_fails = 3128
L2_cache_bank[5]: Access = 91132, Miss = 13650, Miss_rate = 0.150, Pending_hits = 5728, Reservation_fails = 3974
L2_cache_bank[6]: Access = 71864, Miss = 15432, Miss_rate = 0.215, Pending_hits = 5153, Reservation_fails = 3153
L2_cache_bank[7]: Access = 86948, Miss = 16044, Miss_rate = 0.185, Pending_hits = 5393, Reservation_fails = 4024
L2_cache_bank[8]: Access = 90130, Miss = 13582, Miss_rate = 0.151, Pending_hits = 5606, Reservation_fails = 3151
L2_cache_bank[9]: Access = 72388, Miss = 15376, Miss_rate = 0.212, Pending_hits = 5755, Reservation_fails = 3685
L2_cache_bank[10]: Access = 86472, Miss = 15980, Miss_rate = 0.185, Pending_hits = 5200, Reservation_fails = 3349
L2_cache_bank[11]: Access = 71704, Miss = 15352, Miss_rate = 0.214, Pending_hits = 5267, Reservation_fails = 3127
L2_total_cache_accesses = 965768
L2_total_cache_misses = 181274
L2_total_cache_miss_rate = 0.1877
L2_total_cache_pending_hits = 65786
L2_total_cache_reservation_fails = 42282
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 526208
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 60518
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 43284
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4972
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 131986
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 165312
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1781
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1781
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 27160
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5268
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 610
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 37310
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1830
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 761996
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 168874
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 34868
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2012
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2960
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 37310
L2_cache_data_port_util = 0.095
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=965768
icnt_total_pkts_simt_to_mem=368105
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.53055
	minimum = 5
	maximum = 49
Network latency average = 5.51302
	minimum = 5
	maximum = 48
Slowest packet = 1248848
Flit latency average = 5.79708
	minimum = 5
	maximum = 47
Slowest flit = 1333208
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0151719
	minimum = 0.00480843 (at node 10)
	maximum = 0.0511667 (at node 25)
Accepted packet rate average = 0.0151719
	minimum = 0.00400703 (at node 20)
	maximum = 0.0233024 (at node 0)
Injected flit rate average = 0.0160567
	minimum = 0.00576396 (at node 10)
	maximum = 0.0511667 (at node 25)
Accepted flit rate average= 0.0160567
	minimum = 0.00462349 (at node 20)
	maximum = 0.0233024 (at node 0)
Injected packet length average = 1.05831
Accepted packet length average = 1.05831
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.7421 (20 samples)
	minimum = 5 (20 samples)
	maximum = 241.55 (20 samples)
Network latency average = 18.686 (20 samples)
	minimum = 5 (20 samples)
	maximum = 239.1 (20 samples)
Flit latency average = 17.9626 (20 samples)
	minimum = 5 (20 samples)
	maximum = 238.4 (20 samples)
Fragmentation average = 0.000626783 (20 samples)
	minimum = 0 (20 samples)
	maximum = 37.85 (20 samples)
Injected packet rate average = 0.0723161 (20 samples)
	minimum = 0.0278506 (20 samples)
	maximum = 0.183594 (20 samples)
Accepted packet rate average = 0.0723161 (20 samples)
	minimum = 0.0279935 (20 samples)
	maximum = 0.107265 (20 samples)
Injected flit rate average = 0.0772002 (20 samples)
	minimum = 0.0362944 (20 samples)
	maximum = 0.183773 (20 samples)
Accepted flit rate average = 0.0772002 (20 samples)
	minimum = 0.0378975 (20 samples)
	maximum = 0.107265 (20 samples)
Injected packet size average = 1.06754 (20 samples)
Accepted packet size average = 1.06754 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 2 sec (242 sec)
gpgpu_simulation_rate = 497691 (inst/sec)
gpgpu_simulation_rate = 2620 (cycle/sec)
gpgpu_silicon_slowdown = 114503x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (25,25,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z12lud_internalPfii'
Destroy streams for kernel 21: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 21 
gpu_sim_cycle = 25321
gpu_sim_insn = 14880000
gpu_ipc =     587.6545
gpu_tot_sim_cycle = 659434
gpu_tot_sim_insn = 135321368
gpu_tot_ipc =     205.2084
gpu_tot_issued_cta = 5719
gpu_occupancy = 78.3903% 
gpu_tot_occupancy = 38.1357% 
max_total_param_size = 0
gpu_stall_dramfull = 55213
gpu_stall_icnt2sh    = 183324
partiton_level_parallism =       1.3366
partiton_level_parallism_total  =       0.4815
partiton_level_parallism_util =       1.9395
partiton_level_parallism_util_total  =       1.8222
L2_BW  =      43.7427 GB/Sec
L2_BW_total  =      15.7392 GB/Sec
gpu_total_sim_rate=506821

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2205280
	L1I_total_cache_misses = 28158
	L1I_total_cache_miss_rate = 0.0128
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 20082
L1D_cache:
	L1D_cache_core[0]: Access = 24817, Miss = 14823, Miss_rate = 0.597, Pending_hits = 1391, Reservation_fails = 5554
	L1D_cache_core[1]: Access = 24658, Miss = 14721, Miss_rate = 0.597, Pending_hits = 1631, Reservation_fails = 8080
	L1D_cache_core[2]: Access = 24579, Miss = 14527, Miss_rate = 0.591, Pending_hits = 1656, Reservation_fails = 7011
	L1D_cache_core[3]: Access = 24674, Miss = 14545, Miss_rate = 0.589, Pending_hits = 1683, Reservation_fails = 5051
	L1D_cache_core[4]: Access = 24610, Miss = 14632, Miss_rate = 0.595, Pending_hits = 1761, Reservation_fails = 7963
	L1D_cache_core[5]: Access = 24722, Miss = 14695, Miss_rate = 0.594, Pending_hits = 1567, Reservation_fails = 5025
	L1D_cache_core[6]: Access = 24707, Miss = 14561, Miss_rate = 0.589, Pending_hits = 1436, Reservation_fails = 5641
	L1D_cache_core[7]: Access = 24387, Miss = 14522, Miss_rate = 0.595, Pending_hits = 1709, Reservation_fails = 8907
	L1D_cache_core[8]: Access = 24579, Miss = 15025, Miss_rate = 0.611, Pending_hits = 1495, Reservation_fails = 7932
	L1D_cache_core[9]: Access = 24308, Miss = 14721, Miss_rate = 0.606, Pending_hits = 1610, Reservation_fails = 8025
	L1D_cache_core[10]: Access = 24099, Miss = 14558, Miss_rate = 0.604, Pending_hits = 1776, Reservation_fails = 9308
	L1D_cache_core[11]: Access = 25091, Miss = 14794, Miss_rate = 0.590, Pending_hits = 1530, Reservation_fails = 5932
	L1D_cache_core[12]: Access = 24674, Miss = 14764, Miss_rate = 0.598, Pending_hits = 1521, Reservation_fails = 5852
	L1D_cache_core[13]: Access = 24418, Miss = 14206, Miss_rate = 0.582, Pending_hits = 1770, Reservation_fails = 5238
	L1D_cache_core[14]: Access = 24402, Miss = 14902, Miss_rate = 0.611, Pending_hits = 1523, Reservation_fails = 9523
	L1D_total_cache_accesses = 368725
	L1D_total_cache_misses = 219996
	L1D_total_cache_miss_rate = 0.5966
	L1D_total_cache_pending_hits = 24059
	L1D_total_cache_reservation_fails = 105042
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 134190
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35966
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 24054
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 214268
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 104964
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 134100
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 88704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5728
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 78
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2177122
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 28158
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 20082
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 274288
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 134190
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 94437
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2205280

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 96924
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 78
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 7962
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 78
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20082
ctas_completed 5719, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
18459, 15510, 7068, 7068, 7068, 7068, 7068, 7068, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6603, 6603, 6603, 6603, 6603, 6603, 6603, 6603, 6789, 6789, 6789, 6789, 6789, 6789, 6789, 6789, 
gpgpu_n_tot_thrd_icount = 139549536
gpgpu_n_tot_w_icount = 4360923
gpgpu_n_stall_shd_mem = 234226
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 214268
gpgpu_n_mem_write_global = 94437
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4388608
gpgpu_n_store_insn = 1510992
gpgpu_n_shmem_insn = 49292264
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4274592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 47432
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 10282
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 176512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:870199	W0_Idle:4163218	W0_Scoreboard:4533278	W1:2212	W2:2072	W3:1932	W4:1792	W5:1652	W6:1512	W7:1372	W8:1232	W9:1092	W10:952	W11:812	W12:672	W13:532	W14:392	W15:238	W16:233261	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4109196
single_issue_nums: WS0:2200431	WS1:2160492	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1714144 {8:214268,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6799464 {72:94437,}
traffic_breakdown_coretomem[INST_ACC_R] = 70336 {8:8792,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 34282880 {40:857072,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1510992 {8:188874,}
traffic_breakdown_memtocore[INST_ACC_R] = 1406720 {40:35168,}
maxmflatency = 1145 
max_icnt2mem_latency = 958 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 259 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 65 
mrq_lat_table:175012 	5795 	24782 	17036 	12819 	3258 	1190 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	614514 	384279 	46609 	574 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8196 	467 	125 	282049 	13039 	10904 	2336 	396 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	95974 	130688 	137982 	179742 	378834 	122717 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	607 	159 	12 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     14491     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     13261     15150     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18456     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 12.981012 22.678261 13.200000 29.590910 10.728110 19.482994  9.586615 16.570652  9.305147 17.989012 12.477987 28.382023 22.092106 78.500000 26.737705 167.384613 
dram[1]: 22.169643 23.079645 23.941748 27.410526 16.896341 19.482994 14.574258 15.454082 11.585366 16.128078 17.616438 27.161291 36.310345 73.266670 71.758621 167.384613 
dram[2]: 22.465517 12.838510 27.913979 12.848485 18.705883 11.265700 17.112360  9.467181 16.789743  9.169675 27.617022 13.220690 73.266670 23.430555 167.384613 26.655737 
dram[3]: 25.300970 21.347458 27.041666 25.515465 20.589928 16.086206 14.833333 15.097436 16.370001 11.370749 25.450981 17.885714 84.538460 39.037037 167.384613 59.257141 
dram[4]: 12.968354 23.761467 13.245283 28.615385 11.110577 20.382978  9.488281 16.938889  9.307693 16.714285 14.080292 27.456522 20.756098 84.461540 28.192982 167.384613 
dram[5]: 21.075630 26.412371 24.828283 25.529411 16.831326 20.676258 14.297561 15.942105 11.931900 15.750000 18.338236 28.066668 36.465519 84.461540 76.148148 167.384613 
average row locality = 240165/12535 = 19.159554
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       584       848       663       936       734      1040       785      1114       811      1172       642       908       541       812       518       768 
dram[1]:       799       848       884       936       992      1040      1061      1106      1156      1172       903       908       765       812       721       768 
dram[2]:       844       594       936       663      1036       739      1116       784      1172       813       936       615       812       543       768       518 
dram[3]:       844       815       936       885      1036      1005      1108      1057      1172      1160       936       873       812       764       768       721 
dram[4]:       587       852       660       936       732      1044       785      1114       811      1176       629       908       549       808       513       768 
dram[5]:       814       852       878       936      1000      1044      1052      1106      1155      1176       876       908       767       808       716       768 
total dram writes = 83256
bank skew: 1176/513 = 2.29
chip skew: 14892/12872 = 1.16
average mf latency per bank:
dram[0]:       6941      2871      6178      2863      5830      2711      5347      2820      4642      2441      4130      1707      4158      1499      4198      1592
dram[1]:       4702      2904      4320      2819      4315      2755      4364      2752      3504      2388      3502      1645      3343      1589      3317      1510
dram[2]:       2898      6409      2788      6253      2706      5450      2780      5334      2439      4414      1669      4057      1528      3990      1583      4264
dram[3]:       2952      4437      2772      4196      2819      3837      2682      4276      2394      3425      1633      3712      1571      3417      1480      3314
dram[4]:       7121      2834      6149      2839      5582      2691      4997      2904      4387      2299      3874      1698      4082      1519      4572      1534
dram[5]:       4476      2815      4180      2792      3936      2790      4153      2714      3452      2200      3631      1626      3470      1570      3481      1515
maximum mf latency per bank:
dram[0]:        673       509      1046       526      1088       590      1145       670       890       709       636       715       670       736       727       474
dram[1]:        760       502       763       484       709       591       970       727      1053       783      1053       678       977       716       763       470
dram[2]:        464       738       518      1010       670       996       695      1115       725       970       721       648       726       612       525       587
dram[3]:        514       850       476       848       636       658       645       945       785      1013       727      1035       714      1065       436       850
dram[4]:        822       429      1013       499      1044       677      1053       695       939       657       647       730       722       747       660       458
dram[5]:        720       493       743       486       709       628       759       731       910       705      1060       684      1078       686       759       456
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2031002 n_nop=1982433 n_act=2214 n_pre=2198 n_ref_event=94221443153488 n_req=38050 n_rd=31302 n_rd_L2_A=0 n_write=0 n_wr_bk=12876 bw_util=0.0435
n_activity=247523 dram_eff=0.357
bk0: 1730a 2018060i bk1: 2184a 2015516i bk2: 1740a 2017757i bk3: 2136a 2016122i bk4: 1908a 2015164i bk5: 2344a 2012745i bk6: 1990a 2013860i bk7: 2492a 2011074i bk8: 2072a 2012726i bk9: 2688a 2009711i bk10: 1624a 2016646i bk11: 2072a 2014947i bk12: 1388a 2019478i bk13: 1792a 2017476i bk14: 1350a 2021910i bk15: 1792a 2019522i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942102
Row_Buffer_Locality_read = 0.970194
Row_Buffer_Locality_write = 0.811796
Bank_Level_Parallism = 1.495107
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.066225
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.043504 
total_CMD = 2031002 
util_bw = 88356 
Wasted_Col = 87115 
Wasted_Row = 20700 
Idle = 1834831 

BW Util Bottlenecks: 
RCDc_limit = 10183 
RCDWRc_limit = 7460 
WTRc_limit = 10869 
RTWc_limit = 68625 
CCDLc_limit = 30061 
rwq = 0 
CCDLc_limit_alone = 13601 
WTRc_limit_alone = 8926 
RTWc_limit_alone = 54108 

Commands details: 
total_CMD = 2031002 
n_nop = 1982433 
Read = 31302 
Write = 0 
L2_Alloc = 0 
L2_WB = 12876 
n_act = 2214 
n_pre = 2198 
n_ref = 94221443153488 
n_req = 38050 
total_req = 44178 

Dual Bus Interface Util: 
issued_total_row = 4412 
issued_total_col = 44178 
Row_Bus_Util =  0.002172 
CoL_Bus_Util = 0.021752 
Either_Row_CoL_Bus_Util = 0.023914 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000432 
queue_avg = 0.199092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.199092
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2031002 n_nop=1977668 n_act=2005 n_pre=1989 n_ref_event=4560869750798743682 n_req=42027 n_rd=34488 n_rd_L2_A=0 n_write=0 n_wr_bk=14871 bw_util=0.04861
n_activity=264830 dram_eff=0.3728
bk0: 2078a 2015191i bk1: 2184a 2014269i bk2: 2020a 2015380i bk3: 2136a 2014791i bk4: 2266a 2013004i bk5: 2344a 2012656i bk6: 2398a 2012442i bk7: 2476a 2010674i bk8: 2710a 2007132i bk9: 2688a 2008930i bk10: 2102a 2013115i bk11: 2072a 2014255i bk12: 1718a 2016977i bk13: 1792a 2016215i bk14: 1712a 2018884i bk15: 1792a 2018878i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952626
Row_Buffer_Locality_read = 0.975644
Row_Buffer_Locality_write = 0.847327
Bank_Level_Parallism = 1.540642
Bank_Level_Parallism_Col = 1.551059
Bank_Level_Parallism_Ready = 1.082585
write_to_read_ratio_blp_rw_average = 0.662760
GrpLevelPara = 1.271811 

BW Util details:
bwutil = 0.048606 
total_CMD = 2031002 
util_bw = 98718 
Wasted_Col = 93431 
Wasted_Row = 21137 
Idle = 1817716 

BW Util Bottlenecks: 
RCDc_limit = 9317 
RCDWRc_limit = 6809 
WTRc_limit = 12520 
RTWc_limit = 76510 
CCDLc_limit = 33766 
rwq = 0 
CCDLc_limit_alone = 15030 
WTRc_limit_alone = 10135 
RTWc_limit_alone = 60159 

Commands details: 
total_CMD = 2031002 
n_nop = 1977668 
Read = 34488 
Write = 0 
L2_Alloc = 0 
L2_WB = 14871 
n_act = 2005 
n_pre = 1989 
n_ref = 4560869750798743682 
n_req = 42027 
total_req = 49359 

Dual Bus Interface Util: 
issued_total_row = 3994 
issued_total_col = 49359 
Row_Bus_Util =  0.001967 
CoL_Bus_Util = 0.024303 
Either_Row_CoL_Bus_Util = 0.026260 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000356 
queue_avg = 0.245156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.245156
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2031002 n_nop=1982368 n_act=2233 n_pre=2217 n_ref_event=0 n_req=38095 n_rd=31332 n_rd_L2_A=0 n_write=0 n_wr_bk=12889 bw_util=0.04355
n_activity=247491 dram_eff=0.3574
bk0: 2184a 2015243i bk1: 1738a 2017645i bk2: 2128a 2015622i bk3: 1748a 2017432i bk4: 2344a 2012252i bk5: 1910a 2015070i bk6: 2488a 2012251i bk7: 2004a 2013225i bk8: 2688a 2008878i bk9: 2078a 2012310i bk10: 2128a 2014372i bk11: 1570a 2017082i bk12: 1792a 2017097i bk13: 1394a 2019852i bk14: 1792a 2019585i bk15: 1346a 2022098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941751
Row_Buffer_Locality_read = 0.970031
Row_Buffer_Locality_write = 0.810735
Bank_Level_Parallism = 1.507315
Bank_Level_Parallism_Col = 1.496207
Bank_Level_Parallism_Ready = 1.069771
write_to_read_ratio_blp_rw_average = 0.655232
GrpLevelPara = 1.242966 

BW Util details:
bwutil = 0.043546 
total_CMD = 2031002 
util_bw = 88442 
Wasted_Col = 87001 
Wasted_Row = 21013 
Idle = 1834546 

BW Util Bottlenecks: 
RCDc_limit = 10290 
RCDWRc_limit = 7479 
WTRc_limit = 10886 
RTWc_limit = 69157 
CCDLc_limit = 30021 
rwq = 0 
CCDLc_limit_alone = 13595 
WTRc_limit_alone = 9033 
RTWc_limit_alone = 54584 

Commands details: 
total_CMD = 2031002 
n_nop = 1982368 
Read = 31332 
Write = 0 
L2_Alloc = 0 
L2_WB = 12889 
n_act = 2233 
n_pre = 2217 
n_ref = 0 
n_req = 38095 
total_req = 44221 

Dual Bus Interface Util: 
issued_total_row = 4450 
issued_total_col = 44221 
Row_Bus_Util =  0.002191 
CoL_Bus_Util = 0.021773 
Either_Row_CoL_Bus_Util = 0.023946 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.000761 
queue_avg = 0.204442 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.204442
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2031002 n_nop=1977590 n_act=2005 n_pre=1989 n_ref_event=13984 n_req=42100 n_rd=34542 n_rd_L2_A=0 n_write=0 n_wr_bk=14892 bw_util=0.04868
n_activity=264715 dram_eff=0.3735
bk0: 2184a 2014611i bk1: 2104a 2015332i bk2: 2128a 2014756i bk3: 2028a 2015157i bk4: 2344a 2011942i bk5: 2286a 2012007i bk6: 2472a 2011089i bk7: 2400a 2011680i bk8: 2688a 2008597i bk9: 2722a 2007110i bk10: 2128a 2013973i bk11: 2048a 2013707i bk12: 1792a 2017037i bk13: 1720a 2016834i bk14: 1792a 2018609i bk15: 1706a 2019008i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952732
Row_Buffer_Locality_read = 0.975942
Row_Buffer_Locality_write = 0.846653
Bank_Level_Parallism = 1.547914
Bank_Level_Parallism_Col = 1.558134
Bank_Level_Parallism_Ready = 1.087133
write_to_read_ratio_blp_rw_average = 0.664672
GrpLevelPara = 1.279374 

BW Util details:
bwutil = 0.048679 
total_CMD = 2031002 
util_bw = 98868 
Wasted_Col = 93362 
Wasted_Row = 21052 
Idle = 1817720 

BW Util Bottlenecks: 
RCDc_limit = 9171 
RCDWRc_limit = 6882 
WTRc_limit = 12588 
RTWc_limit = 76993 
CCDLc_limit = 33458 
rwq = 0 
CCDLc_limit_alone = 14775 
WTRc_limit_alone = 10308 
RTWc_limit_alone = 60590 

Commands details: 
total_CMD = 2031002 
n_nop = 1977590 
Read = 34542 
Write = 0 
L2_Alloc = 0 
L2_WB = 14892 
n_act = 2005 
n_pre = 1989 
n_ref = 13984 
n_req = 42100 
total_req = 49434 

Dual Bus Interface Util: 
issued_total_row = 3994 
issued_total_col = 49434 
Row_Bus_Util =  0.001967 
CoL_Bus_Util = 0.024340 
Either_Row_CoL_Bus_Util = 0.026298 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000300 
queue_avg = 0.253597 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.253597
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2031002 n_nop=1982568 n_act=2193 n_pre=2177 n_ref_event=0 n_req=37965 n_rd=31222 n_rd_L2_A=0 n_write=0 n_wr_bk=12872 bw_util=0.04342
n_activity=245988 dram_eff=0.3585
bk0: 1724a 2017980i bk1: 2164a 2015688i bk2: 1736a 2017529i bk3: 2136a 2015935i bk4: 1892a 2015252i bk5: 2352a 2013249i bk6: 1984a 2014227i bk7: 2492a 2012276i bk8: 2080a 2012697i bk9: 2688a 2008639i bk10: 1582a 2017973i bk11: 2072a 2014725i bk12: 1404a 2019538i bk13: 1792a 2017461i bk14: 1332a 2021625i bk15: 1792a 2019066i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942631
Row_Buffer_Locality_read = 0.970566
Row_Buffer_Locality_write = 0.813288
Bank_Level_Parallism = 1.501071
Bank_Level_Parallism_Col = 1.484255
Bank_Level_Parallism_Ready = 1.064269
write_to_read_ratio_blp_rw_average = 0.653525
GrpLevelPara = 1.240426 

BW Util details:
bwutil = 0.043421 
total_CMD = 2031002 
util_bw = 88188 
Wasted_Col = 86352 
Wasted_Row = 20069 
Idle = 1836393 

BW Util Bottlenecks: 
RCDc_limit = 10077 
RCDWRc_limit = 7328 
WTRc_limit = 11027 
RTWc_limit = 67862 
CCDLc_limit = 29305 
rwq = 0 
CCDLc_limit_alone = 13314 
WTRc_limit_alone = 9147 
RTWc_limit_alone = 53751 

Commands details: 
total_CMD = 2031002 
n_nop = 1982568 
Read = 31222 
Write = 0 
L2_Alloc = 0 
L2_WB = 12872 
n_act = 2193 
n_pre = 2177 
n_ref = 0 
n_req = 37965 
total_req = 44094 

Dual Bus Interface Util: 
issued_total_row = 4370 
issued_total_col = 44094 
Row_Bus_Util =  0.002152 
CoL_Bus_Util = 0.021710 
Either_Row_CoL_Bus_Util = 0.023847 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000619 
queue_avg = 0.199094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.199094
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2031002 n_nop=1977847 n_act=1969 n_pre=1953 n_ref_event=94221445744656 n_req=41928 n_rd=34394 n_rd_L2_A=0 n_write=0 n_wr_bk=14856 bw_util=0.0485
n_activity=262675 dram_eff=0.375
bk0: 2094a 2014347i bk1: 2136a 2014462i bk2: 2016a 2015507i bk3: 2136a 2014414i bk4: 2282a 2012260i bk5: 2352a 2012224i bk6: 2390a 2012069i bk7: 2476a 2009951i bk8: 2712a 2007325i bk9: 2688a 2008871i bk10: 2040a 2014407i bk11: 2072a 2014628i bk12: 1724a 2016800i bk13: 1792a 2017372i bk14: 1692a 2019574i bk15: 1792a 2018752i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953396
Row_Buffer_Locality_read = 0.976217
Row_Buffer_Locality_write = 0.849217
Bank_Level_Parallism = 1.553157
Bank_Level_Parallism_Col = 1.562393
Bank_Level_Parallism_Ready = 1.086784
write_to_read_ratio_blp_rw_average = 0.665229
GrpLevelPara = 1.283930 

BW Util details:
bwutil = 0.048498 
total_CMD = 2031002 
util_bw = 98500 
Wasted_Col = 92714 
Wasted_Row = 20248 
Idle = 1819540 

BW Util Bottlenecks: 
RCDc_limit = 9142 
RCDWRc_limit = 6578 
WTRc_limit = 12324 
RTWc_limit = 76676 
CCDLc_limit = 33014 
rwq = 0 
CCDLc_limit_alone = 14593 
WTRc_limit_alone = 10002 
RTWc_limit_alone = 60577 

Commands details: 
total_CMD = 2031002 
n_nop = 1977847 
Read = 34394 
Write = 0 
L2_Alloc = 0 
L2_WB = 14856 
n_act = 1969 
n_pre = 1953 
n_ref = 94221445744656 
n_req = 41928 
total_req = 49250 

Dual Bus Interface Util: 
issued_total_row = 3922 
issued_total_col = 49250 
Row_Bus_Util =  0.001931 
CoL_Bus_Util = 0.024249 
Either_Row_CoL_Bus_Util = 0.026172 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000320 
queue_avg = 0.247867 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.247867

========= L2 cache stats =========
L2_cache_bank[0]: Access = 95908, Miss = 14684, Miss_rate = 0.153, Pending_hits = 5947, Reservation_fails = 3425
L2_cache_bank[1]: Access = 83032, Miss = 17500, Miss_rate = 0.211, Pending_hits = 6445, Reservation_fails = 3596
L2_cache_bank[2]: Access = 99672, Miss = 17282, Miss_rate = 0.173, Pending_hits = 5911, Reservation_fails = 3589
L2_cache_bank[3]: Access = 82720, Miss = 17484, Miss_rate = 0.211, Pending_hits = 6239, Reservation_fails = 4323
L2_cache_bank[4]: Access = 82412, Miss = 17544, Miss_rate = 0.213, Pending_hits = 6284, Reservation_fails = 3170
L2_cache_bank[5]: Access = 96080, Miss = 14698, Miss_rate = 0.153, Pending_hits = 6068, Reservation_fails = 4170
L2_cache_bank[6]: Access = 81972, Miss = 17528, Miss_rate = 0.214, Pending_hits = 5880, Reservation_fails = 3183
L2_cache_bank[7]: Access = 100284, Miss = 17322, Miss_rate = 0.173, Pending_hits = 6143, Reservation_fails = 4349
L2_cache_bank[8]: Access = 95286, Miss = 14626, Miss_rate = 0.153, Pending_hits = 5966, Reservation_fails = 3166
L2_cache_bank[9]: Access = 82324, Miss = 17488, Miss_rate = 0.212, Pending_hits = 6465, Reservation_fails = 3819
L2_cache_bank[10]: Access = 99966, Miss = 17242, Miss_rate = 0.172, Pending_hits = 5901, Reservation_fails = 3457
L2_cache_bank[11]: Access = 81488, Miss = 17444, Miss_rate = 0.214, Pending_hits = 6005, Reservation_fails = 3165
L2_total_cache_accesses = 1081144
L2_total_cache_misses = 200842
L2_total_cache_miss_rate = 0.1858
L2_total_cache_pending_hits = 73254
L2_total_cache_reservation_fails = 43412
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 594328
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 67926
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 48166
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5656
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 146652
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 185312
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1781
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1781
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 27380
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5328
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 615
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 37756
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1845
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 857072
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 188874
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 35168
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2342
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3314
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 37756
L2_cache_data_port_util = 0.102
L2_cache_fill_port_util = 0.025

icnt_total_pkts_mem_to_simt=1081144
icnt_total_pkts_simt_to_mem=411949
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 57.1568
	minimum = 5
	maximum = 248
Network latency average = 53.315
	minimum = 5
	maximum = 235
Slowest packet = 1251436
Flit latency average = 50.3963
	minimum = 5
	maximum = 234
Slowest flit = 1350228
Fragmentation average = 0.00410133
	minimum = 0
	maximum = 221
Injected packet rate average = 0.218264
	minimum = 0.0824217 (at node 10)
	maximum = 0.532917 (at node 25)
Accepted packet rate average = 0.218264
	minimum = 0.0584495 (at node 15)
	maximum = 0.324 (at node 12)
Injected flit rate average = 0.232891
	minimum = 0.107697 (at node 10)
	maximum = 0.532917 (at node 25)
Accepted flit rate average= 0.232891
	minimum = 0.0796177 (at node 15)
	maximum = 0.324 (at node 12)
Injected packet length average = 1.06702
Accepted packet length average = 1.06702
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.5238 (21 samples)
	minimum = 5 (21 samples)
	maximum = 241.857 (21 samples)
Network latency average = 20.335 (21 samples)
	minimum = 5 (21 samples)
	maximum = 238.905 (21 samples)
Flit latency average = 19.507 (21 samples)
	minimum = 5 (21 samples)
	maximum = 238.19 (21 samples)
Fragmentation average = 0.000792238 (21 samples)
	minimum = 0 (21 samples)
	maximum = 46.5714 (21 samples)
Injected packet rate average = 0.0792661 (21 samples)
	minimum = 0.0304492 (21 samples)
	maximum = 0.200228 (21 samples)
Accepted packet rate average = 0.0792661 (21 samples)
	minimum = 0.0294438 (21 samples)
	maximum = 0.117585 (21 samples)
Injected flit rate average = 0.0846141 (21 samples)
	minimum = 0.0396945 (21 samples)
	maximum = 0.200399 (21 samples)
Accepted flit rate average = 0.0846141 (21 samples)
	minimum = 0.0398842 (21 samples)
	maximum = 0.117585 (21 samples)
Injected packet size average = 1.06747 (21 samples)
Accepted packet size average = 1.06747 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 27 sec (267 sec)
gpgpu_simulation_rate = 506821 (inst/sec)
gpgpu_simulation_rate = 2469 (cycle/sec)
gpgpu_silicon_slowdown = 121506x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a30717d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 22: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 22 
gpu_sim_cycle = 29124
gpu_sim_insn = 19880
gpu_ipc =       0.6826
gpu_tot_sim_cycle = 688558
gpu_tot_sim_insn = 135341248
gpu_tot_ipc =     196.5575
gpu_tot_issued_cta = 5720
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 37.9856% 
max_total_param_size = 0
gpu_stall_dramfull = 55213
gpu_stall_icnt2sh    = 183324
partiton_level_parallism =       0.0015
partiton_level_parallism_total  =       0.4612
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8220
L2_BW  =       0.0468 GB/Sec
L2_BW_total  =      15.0755 GB/Sec
gpu_total_sim_rate=501263

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2206952
	L1I_total_cache_misses = 28170
	L1I_total_cache_miss_rate = 0.0128
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 20082
L1D_cache:
	L1D_cache_core[0]: Access = 24817, Miss = 14823, Miss_rate = 0.597, Pending_hits = 1391, Reservation_fails = 5554
	L1D_cache_core[1]: Access = 24658, Miss = 14721, Miss_rate = 0.597, Pending_hits = 1631, Reservation_fails = 8080
	L1D_cache_core[2]: Access = 24579, Miss = 14527, Miss_rate = 0.591, Pending_hits = 1656, Reservation_fails = 7011
	L1D_cache_core[3]: Access = 24674, Miss = 14545, Miss_rate = 0.589, Pending_hits = 1683, Reservation_fails = 5051
	L1D_cache_core[4]: Access = 24641, Miss = 14648, Miss_rate = 0.594, Pending_hits = 1761, Reservation_fails = 7963
	L1D_cache_core[5]: Access = 24722, Miss = 14695, Miss_rate = 0.594, Pending_hits = 1567, Reservation_fails = 5025
	L1D_cache_core[6]: Access = 24707, Miss = 14561, Miss_rate = 0.589, Pending_hits = 1436, Reservation_fails = 5641
	L1D_cache_core[7]: Access = 24387, Miss = 14522, Miss_rate = 0.595, Pending_hits = 1709, Reservation_fails = 8907
	L1D_cache_core[8]: Access = 24579, Miss = 15025, Miss_rate = 0.611, Pending_hits = 1495, Reservation_fails = 7932
	L1D_cache_core[9]: Access = 24308, Miss = 14721, Miss_rate = 0.606, Pending_hits = 1610, Reservation_fails = 8025
	L1D_cache_core[10]: Access = 24099, Miss = 14558, Miss_rate = 0.604, Pending_hits = 1776, Reservation_fails = 9308
	L1D_cache_core[11]: Access = 25091, Miss = 14794, Miss_rate = 0.590, Pending_hits = 1530, Reservation_fails = 5932
	L1D_cache_core[12]: Access = 24674, Miss = 14764, Miss_rate = 0.598, Pending_hits = 1521, Reservation_fails = 5852
	L1D_cache_core[13]: Access = 24418, Miss = 14206, Miss_rate = 0.582, Pending_hits = 1770, Reservation_fails = 5238
	L1D_cache_core[14]: Access = 24402, Miss = 14902, Miss_rate = 0.611, Pending_hits = 1523, Reservation_fails = 9523
	L1D_total_cache_accesses = 368756
	L1D_total_cache_misses = 220012
	L1D_total_cache_miss_rate = 0.5966
	L1D_total_cache_pending_hits = 24059
	L1D_total_cache_reservation_fails = 105042
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 134196
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35966
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 24054
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 214284
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 104964
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 134106
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 88719
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5728
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 78
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2178782
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 28170
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 20082
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 274304
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 134196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 94452
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2206952

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 96924
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 78
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 7962
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 78
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20082
ctas_completed 5720, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
18459, 15510, 7068, 7068, 7068, 7068, 7068, 7068, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6603, 6603, 6603, 6603, 6603, 6603, 6603, 6603, 6789, 6789, 6789, 6789, 6789, 6789, 6789, 6789, 
gpgpu_n_tot_thrd_icount = 139643904
gpgpu_n_tot_w_icount = 4363872
gpgpu_n_stall_shd_mem = 234730
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 214284
gpgpu_n_mem_write_global = 94452
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4388864
gpgpu_n_store_insn = 1511232
gpgpu_n_shmem_insn = 49296960
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4274688
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 47936
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 10282
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 176512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:870199	W0_Idle:4197111	W0_Scoreboard:4554682	W1:2528	W2:2368	W3:2208	W4:2048	W5:1888	W6:1728	W7:1568	W8:1408	W9:1248	W10:1088	W11:928	W12:768	W13:608	W14:448	W15:272	W16:233572	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4109196
single_issue_nums: WS0:2203380	WS1:2160492	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1714272 {8:214284,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6800544 {72:94452,}
traffic_breakdown_coretomem[INST_ACC_R] = 70432 {8:8804,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 34285440 {40:857136,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1511232 {8:188904,}
traffic_breakdown_memtocore[INST_ACC_R] = 1408640 {40:35216,}
maxmflatency = 1145 
max_icnt2mem_latency = 958 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 259 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 65 
mrq_lat_table:175092 	5795 	24818 	17045 	12819 	3258 	1190 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	614608 	384279 	46609 	574 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8208 	467 	125 	282080 	13039 	10904 	2336 	396 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	96068 	130688 	137982 	179742 	378834 	122717 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	621 	159 	12 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     14491     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     13261     15150     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18456     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 12.981012 22.678261 13.200000 29.590910 10.728110 19.482994  9.586615 16.570652  9.305147 17.989012 12.477987 28.382023 22.092106 78.500000 26.737705 167.384613 
dram[1]: 21.824562 23.079645 23.941748 27.410526 16.896341 19.482994 14.574258 15.454082 11.572917 16.128078 17.698629 27.161291 36.344826 73.266670 69.466667 167.384613 
dram[2]: 21.799999 12.838510 27.913979 12.848485 18.705883 11.265700 17.112360  9.467181 16.789743  9.169675 27.617022 13.220690 73.266670 23.430555 167.384613 26.655737 
dram[3]: 24.448599 21.347458 27.041666 25.515465 20.589928 16.086206 14.833333 15.097436 16.370001 11.372881 25.450981 17.843971 84.538460 39.092594 167.384613 57.694443 
dram[4]: 12.709877 23.761467 13.245283 28.615385 11.110577 20.382978  9.488281 16.938889  9.307693 16.714285 14.080292 27.456522 20.756098 84.461540 28.192982 167.384613 
dram[5]: 20.471544 26.412371 24.828283 25.529411 16.831326 20.676258 14.297561 15.942105 11.974911 15.750000 18.397058 28.066668 36.517242 84.461540 73.500000 167.384613 
average row locality = 240290/12559 = 19.132893
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       584       848       663       936       734      1040       785      1114       811      1172       642       908       541       812       518       768 
dram[1]:       801       848       884       936       992      1040      1061      1106      1156      1172       903       908       769       812       724       768 
dram[2]:       848       594       936       663      1036       739      1116       784      1172       813       936       615       812       543       768       518 
dram[3]:       848       815       936       885      1036      1005      1108      1057      1172      1160       936       873       812       770       768       725 
dram[4]:       591       852       660       936       732      1044       785      1114       811      1176       629       908       549       808       513       768 
dram[5]:       818       852       878       936      1000      1044      1052      1106      1155      1176       876       908       772       808       718       768 
total dram writes = 83298
bank skew: 1176/513 = 2.29
chip skew: 14906/12876 = 1.16
average mf latency per bank:
dram[0]:       6941      2871      6178      2863      5830      2711      5347      2820      4642      2441      4130      1707      4158      1499      4198      1592
dram[1]:       4690      2904      4320      2819      4315      2755      4364      2752      3506      2388      3506      1645      3325      1589      3303      1510
dram[2]:       2885      6409      2788      6253      2706      5450      2780      5334      2439      4414      1669      4057      1528      3990      1583      4264
dram[3]:       2938      4437      2772      4196      2819      3837      2682      4276      2394      3428      1633      3716      1571      3390      1480      3296
dram[4]:       7073      2834      6149      2839      5582      2691      4997      2904      4387      2299      3874      1698      4082      1519      4572      1534
dram[5]:       4454      2815      4180      2792      3936      2790      4153      2714      3455      2200      3634      1626      3448      1570      3471      1515
maximum mf latency per bank:
dram[0]:        673       509      1046       526      1088       590      1145       670       890       709       636       715       670       736       727       474
dram[1]:        760       502       763       484       709       591       970       727      1053       783      1053       678       977       716       763       470
dram[2]:        464       738       518      1010       670       996       695      1115       725       970       721       648       726       612       525       587
dram[3]:        514       850       476       848       636       658       645       945       785      1013       727      1035       714      1065       436       850
dram[4]:        822       429      1013       499      1044       677      1053       695       939       657       647       730       722       747       660       458
dram[5]:        720       493       743       486       709       628       759       731       910       705      1060       684      1078       686       759       456
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2120701 n_nop=2072132 n_act=2214 n_pre=2198 n_ref_event=94221443153488 n_req=38050 n_rd=31302 n_rd_L2_A=0 n_write=0 n_wr_bk=12876 bw_util=0.04166
n_activity=247523 dram_eff=0.357
bk0: 1730a 2107759i bk1: 2184a 2105215i bk2: 1740a 2107456i bk3: 2136a 2105821i bk4: 1908a 2104863i bk5: 2344a 2102444i bk6: 1990a 2103559i bk7: 2492a 2100773i bk8: 2072a 2102425i bk9: 2688a 2099410i bk10: 1624a 2106345i bk11: 2072a 2104646i bk12: 1388a 2109177i bk13: 1792a 2107175i bk14: 1350a 2111609i bk15: 1792a 2109221i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942102
Row_Buffer_Locality_read = 0.970194
Row_Buffer_Locality_write = 0.811796
Bank_Level_Parallism = 1.495107
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.066225
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.041664 
total_CMD = 2120701 
util_bw = 88356 
Wasted_Col = 87115 
Wasted_Row = 20700 
Idle = 1924530 

BW Util Bottlenecks: 
RCDc_limit = 10183 
RCDWRc_limit = 7460 
WTRc_limit = 10869 
RTWc_limit = 68625 
CCDLc_limit = 30061 
rwq = 0 
CCDLc_limit_alone = 13601 
WTRc_limit_alone = 8926 
RTWc_limit_alone = 54108 

Commands details: 
total_CMD = 2120701 
n_nop = 2072132 
Read = 31302 
Write = 0 
L2_Alloc = 0 
L2_WB = 12876 
n_act = 2214 
n_pre = 2198 
n_ref = 94221443153488 
n_req = 38050 
total_req = 44178 

Dual Bus Interface Util: 
issued_total_row = 4412 
issued_total_col = 44178 
Row_Bus_Util =  0.002080 
CoL_Bus_Util = 0.020832 
Either_Row_CoL_Bus_Util = 0.022902 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000432 
queue_avg = 0.190671 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.190671
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2120701 n_nop=2067326 n_act=2009 n_pre=1993 n_ref_event=4560869750798743682 n_req=42057 n_rd=34512 n_rd_L2_A=0 n_write=0 n_wr_bk=14880 bw_util=0.04658
n_activity=265139 dram_eff=0.3726
bk0: 2082a 2104830i bk1: 2184a 2103964i bk2: 2020a 2105077i bk3: 2136a 2104489i bk4: 2266a 2102702i bk5: 2344a 2102355i bk6: 2398a 2102142i bk7: 2476a 2100374i bk8: 2718a 2096801i bk9: 2688a 2098627i bk10: 2114a 2102813i bk11: 2072a 2103954i bk12: 1718a 2106651i bk13: 1792a 2105917i bk14: 1712a 2108520i bk15: 1792a 2108576i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952564
Row_Buffer_Locality_read = 0.975603
Row_Buffer_Locality_write = 0.847184
Bank_Level_Parallism = 1.540208
Bank_Level_Parallism_Col = 1.550673
Bank_Level_Parallism_Ready = 1.082530
write_to_read_ratio_blp_rw_average = 0.662729
GrpLevelPara = 1.271595 

BW Util details:
bwutil = 0.046581 
total_CMD = 2120701 
util_bw = 98784 
Wasted_Col = 93526 
Wasted_Row = 21179 
Idle = 1907212 

BW Util Bottlenecks: 
RCDc_limit = 9341 
RCDWRc_limit = 6823 
WTRc_limit = 12525 
RTWc_limit = 76565 
CCDLc_limit = 33784 
rwq = 0 
CCDLc_limit_alone = 15039 
WTRc_limit_alone = 10140 
RTWc_limit_alone = 60205 

Commands details: 
total_CMD = 2120701 
n_nop = 2067326 
Read = 34512 
Write = 0 
L2_Alloc = 0 
L2_WB = 14880 
n_act = 2009 
n_pre = 1993 
n_ref = 4560869750798743682 
n_req = 42057 
total_req = 49392 

Dual Bus Interface Util: 
issued_total_row = 4002 
issued_total_col = 49392 
Row_Bus_Util =  0.001887 
CoL_Bus_Util = 0.023290 
Either_Row_CoL_Bus_Util = 0.025169 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000356 
queue_avg = 0.234855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.234855
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2120701 n_nop=2072047 n_act=2237 n_pre=2221 n_ref_event=0 n_req=38105 n_rd=31340 n_rd_L2_A=0 n_write=0 n_wr_bk=12893 bw_util=0.04172
n_activity=247675 dram_eff=0.3572
bk0: 2192a 2104826i bk1: 1738a 2107340i bk2: 2128a 2105318i bk3: 1748a 2107129i bk4: 2344a 2101949i bk5: 1910a 2104769i bk6: 2488a 2101950i bk7: 2004a 2102924i bk8: 2688a 2098577i bk9: 2078a 2102009i bk10: 2128a 2104071i bk11: 1570a 2106781i bk12: 1792a 2106796i bk13: 1394a 2109553i bk14: 1792a 2109286i bk15: 1346a 2111800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941661
Row_Buffer_Locality_read = 0.969974
Row_Buffer_Locality_write = 0.810495
Bank_Level_Parallism = 1.506973
Bank_Level_Parallism_Col = 1.496018
Bank_Level_Parallism_Ready = 1.069752
write_to_read_ratio_blp_rw_average = 0.655105
GrpLevelPara = 1.242873 

BW Util details:
bwutil = 0.041715 
total_CMD = 2120701 
util_bw = 88466 
Wasted_Col = 87047 
Wasted_Row = 21071 
Idle = 1924117 

BW Util Bottlenecks: 
RCDc_limit = 10314 
RCDWRc_limit = 7493 
WTRc_limit = 10886 
RTWc_limit = 69157 
CCDLc_limit = 30029 
rwq = 0 
CCDLc_limit_alone = 13603 
WTRc_limit_alone = 9033 
RTWc_limit_alone = 54584 

Commands details: 
total_CMD = 2120701 
n_nop = 2072047 
Read = 31340 
Write = 0 
L2_Alloc = 0 
L2_WB = 12893 
n_act = 2237 
n_pre = 2221 
n_ref = 0 
n_req = 38105 
total_req = 44233 

Dual Bus Interface Util: 
issued_total_row = 4458 
issued_total_col = 44233 
Row_Bus_Util =  0.002102 
CoL_Bus_Util = 0.020858 
Either_Row_CoL_Bus_Util = 0.022942 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.000760 
queue_avg = 0.195878 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.195878
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2120701 n_nop=2067229 n_act=2012 n_pre=1996 n_ref_event=13984 n_req=42140 n_rd=34574 n_rd_L2_A=0 n_write=0 n_wr_bk=14906 bw_util=0.04666
n_activity=265158 dram_eff=0.3732
bk0: 2192a 2104191i bk1: 2104a 2105025i bk2: 2128a 2104450i bk3: 2028a 2104853i bk4: 2344a 2101640i bk5: 2286a 2101707i bk6: 2472a 2100789i bk7: 2400a 2101380i bk8: 2688a 2098299i bk9: 2734a 2096781i bk10: 2128a 2103672i bk11: 2060a 2103375i bk12: 1792a 2106734i bk13: 1720a 2106483i bk14: 1792a 2108310i bk15: 1706a 2108621i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952610
Row_Buffer_Locality_read = 0.975849
Row_Buffer_Locality_write = 0.846418
Bank_Level_Parallism = 1.547318
Bank_Level_Parallism_Col = 1.557596
Bank_Level_Parallism_Ready = 1.087052
write_to_read_ratio_blp_rw_average = 0.664602
GrpLevelPara = 1.279030 

BW Util details:
bwutil = 0.046664 
total_CMD = 2120701 
util_bw = 98960 
Wasted_Col = 93512 
Wasted_Row = 21129 
Idle = 1907100 

BW Util Bottlenecks: 
RCDc_limit = 9219 
RCDWRc_limit = 6902 
WTRc_limit = 12593 
RTWc_limit = 77066 
CCDLc_limit = 33492 
rwq = 0 
CCDLc_limit_alone = 14793 
WTRc_limit_alone = 10313 
RTWc_limit_alone = 60647 

Commands details: 
total_CMD = 2120701 
n_nop = 2067229 
Read = 34574 
Write = 0 
L2_Alloc = 0 
L2_WB = 14906 
n_act = 2012 
n_pre = 1996 
n_ref = 13984 
n_req = 42140 
total_req = 49480 

Dual Bus Interface Util: 
issued_total_row = 4008 
issued_total_col = 49480 
Row_Bus_Util =  0.001890 
CoL_Bus_Util = 0.023332 
Either_Row_CoL_Bus_Util = 0.025214 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000299 
queue_avg = 0.243006 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.243006
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2120701 n_nop=2072247 n_act=2197 n_pre=2181 n_ref_event=0 n_req=37975 n_rd=31230 n_rd_L2_A=0 n_write=0 n_wr_bk=12876 bw_util=0.0416
n_activity=246172 dram_eff=0.3583
bk0: 1732a 2107563i bk1: 2164a 2105383i bk2: 1736a 2107226i bk3: 2136a 2105632i bk4: 1892a 2104949i bk5: 2352a 2102948i bk6: 1984a 2103926i bk7: 2492a 2101975i bk8: 2080a 2102396i bk9: 2688a 2098338i bk10: 1582a 2107672i bk11: 2072a 2104424i bk12: 1404a 2109237i bk13: 1792a 2107162i bk14: 1332a 2111326i bk15: 1792a 2108767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942541
Row_Buffer_Locality_read = 0.970509
Row_Buffer_Locality_write = 0.813047
Bank_Level_Parallism = 1.500730
Bank_Level_Parallism_Col = 1.484069
Bank_Level_Parallism_Ready = 1.064252
write_to_read_ratio_blp_rw_average = 0.653398
GrpLevelPara = 1.240334 

BW Util details:
bwutil = 0.041596 
total_CMD = 2120701 
util_bw = 88212 
Wasted_Col = 86398 
Wasted_Row = 20127 
Idle = 1925964 

BW Util Bottlenecks: 
RCDc_limit = 10101 
RCDWRc_limit = 7342 
WTRc_limit = 11027 
RTWc_limit = 67862 
CCDLc_limit = 29313 
rwq = 0 
CCDLc_limit_alone = 13322 
WTRc_limit_alone = 9147 
RTWc_limit_alone = 53751 

Commands details: 
total_CMD = 2120701 
n_nop = 2072247 
Read = 31230 
Write = 0 
L2_Alloc = 0 
L2_WB = 12876 
n_act = 2197 
n_pre = 2181 
n_ref = 0 
n_req = 37975 
total_req = 44106 

Dual Bus Interface Util: 
issued_total_row = 4378 
issued_total_col = 44106 
Row_Bus_Util =  0.002064 
CoL_Bus_Util = 0.020798 
Either_Row_CoL_Bus_Util = 0.022848 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.000619 
queue_avg = 0.190756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.190756
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2120701 n_nop=2067497 n_act=1974 n_pre=1958 n_ref_event=94221445744656 n_req=41963 n_rd=34422 n_rd_L2_A=0 n_write=0 n_wr_bk=14867 bw_util=0.04648
n_activity=263060 dram_eff=0.3747
bk0: 2102a 2103928i bk1: 2136a 2104155i bk2: 2016a 2105203i bk3: 2136a 2104110i bk4: 2282a 2101956i bk5: 2352a 2101923i bk6: 2390a 2101768i bk7: 2476a 2099650i bk8: 2724a 2097024i bk9: 2688a 2098570i bk10: 2048a 2104106i bk11: 2072a 2104327i bk12: 1724a 2106432i bk13: 1792a 2107076i bk14: 1692a 2109233i bk15: 1792a 2108452i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953316
Row_Buffer_Locality_read = 0.976178
Row_Buffer_Locality_write = 0.848959
Bank_Level_Parallism = 1.552551
Bank_Level_Parallism_Col = 1.561912
Bank_Level_Parallism_Ready = 1.086715
write_to_read_ratio_blp_rw_average = 0.665242
GrpLevelPara = 1.283653 

BW Util details:
bwutil = 0.046484 
total_CMD = 2120701 
util_bw = 98578 
Wasted_Col = 92832 
Wasted_Row = 20312 
Idle = 1908979 

BW Util Bottlenecks: 
RCDc_limit = 9166 
RCDWRc_limit = 6599 
WTRc_limit = 12324 
RTWc_limit = 76746 
CCDLc_limit = 33037 
rwq = 0 
CCDLc_limit_alone = 14603 
WTRc_limit_alone = 10002 
RTWc_limit_alone = 60634 

Commands details: 
total_CMD = 2120701 
n_nop = 2067497 
Read = 34422 
Write = 0 
L2_Alloc = 0 
L2_WB = 14867 
n_act = 1974 
n_pre = 1958 
n_ref = 94221445744656 
n_req = 41963 
total_req = 49289 

Dual Bus Interface Util: 
issued_total_row = 3932 
issued_total_col = 49289 
Row_Bus_Util =  0.001854 
CoL_Bus_Util = 0.023242 
Either_Row_CoL_Bus_Util = 0.025088 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000320 
queue_avg = 0.237464 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.237464

========= L2 cache stats =========
L2_cache_bank[0]: Access = 95916, Miss = 14684, Miss_rate = 0.153, Pending_hits = 5947, Reservation_fails = 3425
L2_cache_bank[1]: Access = 83032, Miss = 17500, Miss_rate = 0.211, Pending_hits = 6445, Reservation_fails = 3596
L2_cache_bank[2]: Access = 99710, Miss = 17306, Miss_rate = 0.174, Pending_hits = 5911, Reservation_fails = 3589
L2_cache_bank[3]: Access = 82720, Miss = 17484, Miss_rate = 0.211, Pending_hits = 6239, Reservation_fails = 4323
L2_cache_bank[4]: Access = 82420, Miss = 17552, Miss_rate = 0.213, Pending_hits = 6284, Reservation_fails = 3170
L2_cache_bank[5]: Access = 96080, Miss = 14698, Miss_rate = 0.153, Pending_hits = 6068, Reservation_fails = 4170
L2_cache_bank[6]: Access = 81980, Miss = 17536, Miss_rate = 0.214, Pending_hits = 5880, Reservation_fails = 3183
L2_cache_bank[7]: Access = 100318, Miss = 17346, Miss_rate = 0.173, Pending_hits = 6143, Reservation_fails = 4349
L2_cache_bank[8]: Access = 95294, Miss = 14634, Miss_rate = 0.154, Pending_hits = 5966, Reservation_fails = 3166
L2_cache_bank[9]: Access = 82324, Miss = 17488, Miss_rate = 0.212, Pending_hits = 6465, Reservation_fails = 3819
L2_cache_bank[10]: Access = 100004, Miss = 17270, Miss_rate = 0.173, Pending_hits = 5901, Reservation_fails = 3457
L2_cache_bank[11]: Access = 81488, Miss = 17444, Miss_rate = 0.214, Pending_hits = 6005, Reservation_fails = 3165
L2_total_cache_accesses = 1081286
L2_total_cache_misses = 200942
L2_total_cache_miss_rate = 0.1858
L2_total_cache_pending_hits = 73254
L2_total_cache_reservation_fails = 43412
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 594328
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 67926
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 48182
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5656
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 146700
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 185342
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1781
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1781
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 27392
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 5328
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 624
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 37756
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1872
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 857136
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 188904
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 35216
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2342
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3314
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 37756
L2_cache_data_port_util = 0.098
L2_cache_fill_port_util = 0.024

icnt_total_pkts_mem_to_simt=1081286
icnt_total_pkts_simt_to_mem=412007
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 1398792
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 1493093
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000235265
	minimum = 0 (at node 0)
	maximum = 0.00147645 (at node 4)
Accepted packet rate average = 0.000235265
	minimum = 0 (at node 0)
	maximum = 0.0048757 (at node 4)
Injected flit rate average = 0.00025434
	minimum = 0 (at node 0)
	maximum = 0.00199148 (at node 4)
Accepted flit rate average= 0.00025434
	minimum = 0 (at node 0)
	maximum = 0.0048757 (at node 4)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.7864 (22 samples)
	minimum = 5 (22 samples)
	maximum = 231.409 (22 samples)
Network latency average = 19.6417 (22 samples)
	minimum = 5 (22 samples)
	maximum = 228.318 (22 samples)
Flit latency average = 18.8476 (22 samples)
	minimum = 5 (22 samples)
	maximum = 227.591 (22 samples)
Fragmentation average = 0.000756227 (22 samples)
	minimum = 0 (22 samples)
	maximum = 44.4545 (22 samples)
Injected packet rate average = 0.0756737 (22 samples)
	minimum = 0.0290652 (22 samples)
	maximum = 0.191194 (22 samples)
Accepted packet rate average = 0.0756737 (22 samples)
	minimum = 0.0281054 (22 samples)
	maximum = 0.112462 (22 samples)
Injected flit rate average = 0.0807795 (22 samples)
	minimum = 0.0378903 (22 samples)
	maximum = 0.19138 (22 samples)
Accepted flit rate average = 0.0807795 (22 samples)
	minimum = 0.0380713 (22 samples)
	maximum = 0.112462 (22 samples)
Injected packet size average = 1.06747 (22 samples)
Accepted packet size average = 1.06747 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 30 sec (270 sec)
gpgpu_simulation_rate = 501263 (inst/sec)
gpgpu_simulation_rate = 2550 (cycle/sec)
gpgpu_silicon_slowdown = 117647x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (24,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 6 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 23 '_Z13lud_perimeterPfii'
Destroy streams for kernel 23: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 23 
gpu_sim_cycle = 34327
gpu_sim_insn = 472320
gpu_ipc =      13.7594
gpu_tot_sim_cycle = 722885
gpu_tot_sim_insn = 135813568
gpu_tot_ipc =     187.8771
gpu_tot_issued_cta = 5744
gpu_occupancy = 3.3335% 
gpu_tot_occupancy = 35.6108% 
max_total_param_size = 0
gpu_stall_dramfull = 55213
gpu_stall_icnt2sh    = 183324
partiton_level_parallism =       0.0851
partiton_level_parallism_total  =       0.4433
partiton_level_parallism_util =       1.1056
partiton_level_parallism_util_total  =       1.8113
L2_BW  =       2.8514 GB/Sec
L2_BW_total  =      14.4950 GB/Sec
gpu_total_sim_rate=493867

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2221592
	L1I_total_cache_misses = 30019
	L1I_total_cache_miss_rate = 0.0135
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 20082
L1D_cache:
	L1D_cache_core[0]: Access = 24896, Miss = 14871, Miss_rate = 0.597, Pending_hits = 1391, Reservation_fails = 5554
	L1D_cache_core[1]: Access = 24737, Miss = 14769, Miss_rate = 0.597, Pending_hits = 1631, Reservation_fails = 8080
	L1D_cache_core[2]: Access = 24658, Miss = 14575, Miss_rate = 0.591, Pending_hits = 1656, Reservation_fails = 7011
	L1D_cache_core[3]: Access = 24753, Miss = 14593, Miss_rate = 0.590, Pending_hits = 1683, Reservation_fails = 5051
	L1D_cache_core[4]: Access = 24720, Miss = 14696, Miss_rate = 0.594, Pending_hits = 1761, Reservation_fails = 7963
	L1D_cache_core[5]: Access = 24880, Miss = 14775, Miss_rate = 0.594, Pending_hits = 1583, Reservation_fails = 5025
	L1D_cache_core[6]: Access = 24865, Miss = 14641, Miss_rate = 0.589, Pending_hits = 1452, Reservation_fails = 5641
	L1D_cache_core[7]: Access = 24545, Miss = 14602, Miss_rate = 0.595, Pending_hits = 1725, Reservation_fails = 8907
	L1D_cache_core[8]: Access = 24737, Miss = 15105, Miss_rate = 0.611, Pending_hits = 1511, Reservation_fails = 7932
	L1D_cache_core[9]: Access = 24466, Miss = 14801, Miss_rate = 0.605, Pending_hits = 1626, Reservation_fails = 8025
	L1D_cache_core[10]: Access = 24257, Miss = 14638, Miss_rate = 0.603, Pending_hits = 1792, Reservation_fails = 9308
	L1D_cache_core[11]: Access = 25249, Miss = 14874, Miss_rate = 0.589, Pending_hits = 1546, Reservation_fails = 5932
	L1D_cache_core[12]: Access = 24832, Miss = 14844, Miss_rate = 0.598, Pending_hits = 1537, Reservation_fails = 5852
	L1D_cache_core[13]: Access = 24576, Miss = 14286, Miss_rate = 0.581, Pending_hits = 1786, Reservation_fails = 5238
	L1D_cache_core[14]: Access = 24481, Miss = 14950, Miss_rate = 0.611, Pending_hits = 1523, Reservation_fails = 9523
	L1D_total_cache_accesses = 370652
	L1D_total_cache_misses = 221020
	L1D_total_cache_miss_rate = 0.5963
	L1D_total_cache_pending_hits = 24203
	L1D_total_cache_reservation_fails = 105042
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 134412
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35966
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 24198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 215292
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 104964
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 134322
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 89463
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5728
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 78
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2191573
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 30019
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 20082
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 275456
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 134412
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 95196
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2221592

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 96924
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 78
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 7962
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 78
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20082
ctas_completed 5744, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
19665, 15510, 7068, 7068, 7068, 7068, 7068, 7068, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6603, 6603, 6603, 6603, 6603, 6603, 6603, 6603, 6789, 6789, 6789, 6789, 6789, 6789, 6789, 6789, 
gpgpu_n_tot_thrd_icount = 140570112
gpgpu_n_tot_w_icount = 4392816
gpgpu_n_stall_shd_mem = 240106
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 215292
gpgpu_n_mem_write_global = 95196
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4407296
gpgpu_n_store_insn = 1523136
gpgpu_n_shmem_insn = 49449792
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4279296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 53312
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 10282
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 176512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:876081	W0_Idle:4835138	W0_Scoreboard:4910847	W1:2528	W2:2368	W3:2208	W4:2048	W5:1888	W6:1728	W7:1568	W8:1408	W9:1248	W10:1088	W11:928	W12:768	W13:608	W14:448	W15:272	W16:261868	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4109844
single_issue_nums: WS0:2221470	WS1:2171346	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1722336 {8:215292,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6854112 {72:95196,}
traffic_breakdown_coretomem[INST_ACC_R] = 79784 {8:9973,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 34446720 {40:861168,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1523136 {8:190392,}
traffic_breakdown_memtocore[INST_ACC_R] = 1595680 {40:39892,}
maxmflatency = 1145 
max_icnt2mem_latency = 958 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 259 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 65 
mrq_lat_table:176416 	5801 	25106 	17117 	12861 	3258 	1190 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	620077 	384330 	46609 	574 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9322 	511 	136 	283741 	13130 	10904 	2336 	396 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	101179 	131059 	138020 	179742 	378834 	122717 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	657 	160 	12 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     13261     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18456     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 12.475904 20.213741 13.200000 29.590910 10.728110 19.482994  9.586615 16.570652  9.393382 18.208792 12.550000 28.831461 22.171053 78.857140 26.403225 156.142853 
dram[1]: 20.500000 20.527132 23.941748 27.410526 16.902439 19.482994 14.574258 15.454082 11.564626 16.245098 17.163399 27.591398 31.536232 73.599998 70.066666 156.142853 
dram[2]: 20.045454 12.587879 27.913979 12.848485 18.705883 11.265700 17.112360  9.467181 16.908163  9.256318 27.831579 13.331035 73.599998 23.513889 156.285721 26.290323 
dram[3]: 22.235294 20.341270 27.041666 25.515465 20.589928 16.091953 14.833333 15.097436 16.570000 11.403334 25.669903 17.229731 84.923080 34.507938 156.285721 58.138889 
dram[4]: 12.463856 21.652893 13.245283 28.615385 11.110577 20.382978  9.488281 16.938889  9.366301 16.959183 14.255474 27.591398 20.804878 84.923080 27.810345 156.142853 
dram[5]: 19.564886 23.779816 24.828283 25.529411 16.843374 20.676258 14.297561 15.942105 11.850174 15.980769 18.000000 28.197802 32.522388 84.923080 74.000000 156.142853 
average row locality = 242022/12764 = 18.961298
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       592       864       663       936       734      1040       785      1114       811      1172       642       908       553       832       530       788 
dram[1]:       820       864       884       936       993      1040      1061      1106      1175      1172       910       908       788       832       736       788 
dram[2]:       860       598       936       663      1036       739      1116       784      1172       813       936       615       832       555       792       526 
dram[3]:       860       830       936       885      1036      1006      1108      1057      1172      1178       936       881       832       788       792       733 
dram[4]:       595       864       660       936       732      1044       785      1114       811      1176       629       908       557       832       525       788 
dram[5]:       834       864       878       936      1002      1044      1052      1106      1175      1176       880       908       786       832       730       788 
total dram writes = 83927
bank skew: 1178/525 = 2.24
chip skew: 15030/12956 = 1.16
average mf latency per bank:
dram[0]:       6847      2818      6178      2863      5830      2711      5347      2820      4659      2462      4153      1733      4067      1463      4103      1552
dram[1]:       4600      2850      4335      2819      4323      2755      4376      2752      3488      2409      3537      1672      3269      1551      3268      1471
dram[2]:       2845      6366      2788      6253      2706      5450      2780      5334      2459      4432      1700      4073      1491      3904      1535      4199
dram[3]:       2897      4375      2772      4210      2819      3846      2682      4288      2414      3422      1664      3736      1534      3336      1435      3279
dram[4]:       7025      2795      6149      2839      5582      2691      4997      2904      4399      2323      3897      1724      4024      1475      4467      1495
dram[5]:       4386      2776      4195      2792      3941      2790      4165      2714      3439      2224      3669      1653      3410      1525      3433      1477
maximum mf latency per bank:
dram[0]:        673       509      1046       526      1088       590      1145       670       890       709       636       715       670       736       727       474
dram[1]:        760       502       763       484       709       591       970       727      1053       783      1053       678       977       716       763       470
dram[2]:        464       738       518      1010       670       996       695      1115       725       970       721       648       726       612       525       587
dram[3]:        514       850       476       848       636       658       645       945       785      1013       727      1035       714      1065       436       850
dram[4]:        822       429      1013       499      1044       677      1053       695       939       657       647       730       722       747       660       458
dram[5]:        720       493       743       486       709       628       759       731       910       705      1060       684      1078       686       759       456
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2226426 n_nop=2177539 n_act=2241 n_pre=2225 n_ref_event=94221443153488 n_req=38270 n_rd=31478 n_rd_L2_A=0 n_write=0 n_wr_bk=12964 bw_util=0.03992
n_activity=249854 dram_eff=0.3557
bk0: 1746a 2213257i bk1: 2216a 2210464i bk2: 1740a 2213158i bk3: 2136a 2211531i bk4: 1908a 2210575i bk5: 2344a 2208160i bk6: 1990a 2209284i bk7: 2492a 2206500i bk8: 2096a 2208127i bk9: 2728a 2205137i bk10: 1648a 2212038i bk11: 2112a 2210370i bk12: 1388a 2214776i bk13: 1792a 2212659i bk14: 1350a 2217189i bk15: 1792a 2214714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941730
Row_Buffer_Locality_read = 0.969947
Row_Buffer_Locality_write = 0.810954
Bank_Level_Parallism = 1.491560
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.065855
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.039922 
total_CMD = 2226426 
util_bw = 88884 
Wasted_Col = 87908 
Wasted_Row = 21066 
Idle = 2028568 

BW Util Bottlenecks: 
RCDc_limit = 10339 
RCDWRc_limit = 7557 
WTRc_limit = 10881 
RTWc_limit = 69083 
CCDLc_limit = 30249 
rwq = 0 
CCDLc_limit_alone = 13691 
WTRc_limit_alone = 8934 
RTWc_limit_alone = 54472 

Commands details: 
total_CMD = 2226426 
n_nop = 2177539 
Read = 31478 
Write = 0 
L2_Alloc = 0 
L2_WB = 12964 
n_act = 2241 
n_pre = 2225 
n_ref = 94221443153488 
n_req = 38270 
total_req = 44442 

Dual Bus Interface Util: 
issued_total_row = 4466 
issued_total_col = 44442 
Row_Bus_Util =  0.002006 
CoL_Bus_Util = 0.019961 
Either_Row_CoL_Bus_Util = 0.021958 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000430 
queue_avg = 0.182154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.182154
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2226426 n_nop=2172499 n_act=2061 n_pre=2045 n_ref_event=4560869750798743682 n_req=42447 n_rd=34828 n_rd_L2_A=0 n_write=0 n_wr_bk=15013 bw_util=0.04477
n_activity=268981 dram_eff=0.3706
bk0: 2126a 2210158i bk1: 2216a 2209204i bk2: 2020a 2210773i bk3: 2136a 2210200i bk4: 2266a 2208418i bk5: 2344a 2208074i bk6: 2398a 2207872i bk7: 2476a 2206112i bk8: 2774a 2202191i bk9: 2728a 2204327i bk10: 2150a 2208277i bk11: 2112a 2209659i bk12: 1774a 2211885i bk13: 1792a 2211400i bk14: 1724a 2214096i bk15: 1792a 2214072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951775
Row_Buffer_Locality_read = 0.975135
Row_Buffer_Locality_write = 0.844993
Bank_Level_Parallism = 1.534803
Bank_Level_Parallism_Col = 1.545998
Bank_Level_Parallism_Ready = 1.081948
write_to_read_ratio_blp_rw_average = 0.662374
GrpLevelPara = 1.268737 

BW Util details:
bwutil = 0.044772 
total_CMD = 2226426 
util_bw = 99682 
Wasted_Col = 94769 
Wasted_Row = 21837 
Idle = 2010138 

BW Util Bottlenecks: 
RCDc_limit = 9621 
RCDWRc_limit = 7012 
WTRc_limit = 12595 
RTWc_limit = 77256 
CCDLc_limit = 34079 
rwq = 0 
CCDLc_limit_alone = 15196 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 60765 

Commands details: 
total_CMD = 2226426 
n_nop = 2172499 
Read = 34828 
Write = 0 
L2_Alloc = 0 
L2_WB = 15013 
n_act = 2061 
n_pre = 2045 
n_ref = 4560869750798743682 
n_req = 42447 
total_req = 49841 

Dual Bus Interface Util: 
issued_total_row = 4106 
issued_total_col = 49841 
Row_Bus_Util =  0.001844 
CoL_Bus_Util = 0.022386 
Either_Row_CoL_Bus_Util = 0.024221 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000371 
queue_avg = 0.224895 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.224895
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2226426 n_nop=2177492 n_act=2257 n_pre=2241 n_ref_event=0 n_req=38305 n_rd=31500 n_rd_L2_A=0 n_write=0 n_wr_bk=12973 bw_util=0.03995
n_activity=249629 dram_eff=0.3563
bk0: 2216a 2210201i bk1: 1746a 2212933i bk2: 2128a 2211030i bk3: 1748a 2212846i bk4: 2344a 2207666i bk5: 1910a 2210492i bk6: 2488a 2207675i bk7: 2004a 2208650i bk8: 2728a 2204273i bk9: 2102a 2207734i bk10: 2176a 2209766i bk11: 1586a 2212505i bk12: 1792a 2212301i bk13: 1394a 2215141i bk14: 1792a 2214713i bk15: 1346a 2217430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941444
Row_Buffer_Locality_read = 0.969810
Row_Buffer_Locality_write = 0.810140
Bank_Level_Parallism = 1.503957
Bank_Level_Parallism_Col = 1.493374
Bank_Level_Parallism_Ready = 1.069398
write_to_read_ratio_blp_rw_average = 0.655688
GrpLevelPara = 1.241265 

BW Util details:
bwutil = 0.039950 
total_CMD = 2226426 
util_bw = 88946 
Wasted_Col = 87746 
Wasted_Row = 21328 
Idle = 2028406 

BW Util Bottlenecks: 
RCDc_limit = 10434 
RCDWRc_limit = 7562 
WTRc_limit = 10892 
RTWc_limit = 69609 
CCDLc_limit = 30197 
rwq = 0 
CCDLc_limit_alone = 13676 
WTRc_limit_alone = 9039 
RTWc_limit_alone = 54941 

Commands details: 
total_CMD = 2226426 
n_nop = 2177492 
Read = 31500 
Write = 0 
L2_Alloc = 0 
L2_WB = 12973 
n_act = 2257 
n_pre = 2241 
n_ref = 0 
n_req = 38305 
total_req = 44473 

Dual Bus Interface Util: 
issued_total_row = 4498 
issued_total_col = 44473 
Row_Bus_Util =  0.002020 
CoL_Bus_Util = 0.019975 
Either_Row_CoL_Bus_Util = 0.021979 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.000756 
queue_avg = 0.186976 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.186976
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2226426 n_nop=2172448 n_act=2055 n_pre=2039 n_ref_event=13984 n_req=42504 n_rd=34870 n_rd_L2_A=0 n_write=0 n_wr_bk=15030 bw_util=0.04483
n_activity=268659 dram_eff=0.3715
bk0: 2216a 2209555i bk1: 2140a 2210414i bk2: 2128a 2210150i bk3: 2028a 2210561i bk4: 2344a 2207356i bk5: 2286a 2207432i bk6: 2472a 2206522i bk7: 2400a 2207116i bk8: 2728a 2204039i bk9: 2790a 2202205i bk10: 2176a 2209325i bk11: 2088a 2208851i bk12: 1792a 2212212i bk13: 1772a 2211796i bk14: 1792a 2213743i bk15: 1718a 2214243i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952004
Row_Buffer_Locality_read = 0.975509
Row_Buffer_Locality_write = 0.844642
Bank_Level_Parallism = 1.542337
Bank_Level_Parallism_Col = 1.553188
Bank_Level_Parallism_Ready = 1.086460
write_to_read_ratio_blp_rw_average = 0.664419
GrpLevelPara = 1.276337 

BW Util details:
bwutil = 0.044825 
total_CMD = 2226426 
util_bw = 99800 
Wasted_Col = 94668 
Wasted_Row = 21660 
Idle = 2010298 

BW Util Bottlenecks: 
RCDc_limit = 9443 
RCDWRc_limit = 7061 
WTRc_limit = 12667 
RTWc_limit = 77741 
CCDLc_limit = 33774 
rwq = 0 
CCDLc_limit_alone = 14935 
WTRc_limit_alone = 10378 
RTWc_limit_alone = 61191 

Commands details: 
total_CMD = 2226426 
n_nop = 2172448 
Read = 34870 
Write = 0 
L2_Alloc = 0 
L2_WB = 15030 
n_act = 2055 
n_pre = 2039 
n_ref = 13984 
n_req = 42504 
total_req = 49900 

Dual Bus Interface Util: 
issued_total_row = 4094 
issued_total_col = 49900 
Row_Bus_Util =  0.001839 
CoL_Bus_Util = 0.022413 
Either_Row_CoL_Bus_Util = 0.024244 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000296 
queue_avg = 0.232383 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.232383
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2226426 n_nop=2177694 n_act=2216 n_pre=2200 n_ref_event=0 n_req=38175 n_rd=31390 n_rd_L2_A=0 n_write=0 n_wr_bk=12956 bw_util=0.03984
n_activity=248109 dram_eff=0.3575
bk0: 1740a 2213175i bk1: 2188a 2210751i bk2: 1736a 2212933i bk3: 2136a 2211346i bk4: 1892a 2210664i bk5: 2352a 2208666i bk6: 1984a 2209650i bk7: 2492a 2207700i bk8: 2096a 2208122i bk9: 2736a 2204065i bk10: 1606a 2213399i bk11: 2112a 2210075i bk12: 1404a 2214866i bk13: 1792a 2212600i bk14: 1332a 2216909i bk15: 1792a 2214280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942344
Row_Buffer_Locality_read = 0.970373
Row_Buffer_Locality_write = 0.812675
Bank_Level_Parallism = 1.497738
Bank_Level_Parallism_Col = 1.481498
Bank_Level_Parallism_Ready = 1.063950
write_to_read_ratio_blp_rw_average = 0.653863
GrpLevelPara = 1.238719 

BW Util details:
bwutil = 0.039836 
total_CMD = 2226426 
util_bw = 88692 
Wasted_Col = 87103 
Wasted_Row = 20377 
Idle = 2030254 

BW Util Bottlenecks: 
RCDc_limit = 10209 
RCDWRc_limit = 7411 
WTRc_limit = 11051 
RTWc_limit = 68308 
CCDLc_limit = 29485 
rwq = 0 
CCDLc_limit_alone = 13398 
WTRc_limit_alone = 9166 
RTWc_limit_alone = 54106 

Commands details: 
total_CMD = 2226426 
n_nop = 2177694 
Read = 31390 
Write = 0 
L2_Alloc = 0 
L2_WB = 12956 
n_act = 2216 
n_pre = 2200 
n_ref = 0 
n_req = 38175 
total_req = 44346 

Dual Bus Interface Util: 
issued_total_row = 4416 
issued_total_col = 44346 
Row_Bus_Util =  0.001983 
CoL_Bus_Util = 0.019918 
Either_Row_CoL_Bus_Util = 0.021888 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.000616 
queue_avg = 0.182102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.182102
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2226426 n_nop=2172722 n_act=2018 n_pre=2002 n_ref_event=94221445744656 n_req=42321 n_rd=34710 n_rd_L2_A=0 n_write=0 n_wr_bk=14991 bw_util=0.04465
n_activity=266572 dram_eff=0.3729
bk0: 2138a 2209295i bk1: 2160a 2209516i bk2: 2016a 2210908i bk3: 2136a 2209823i bk4: 2282a 2207675i bk5: 2352a 2207646i bk6: 2390a 2207498i bk7: 2476a 2205387i bk8: 2772a 2202299i bk9: 2736a 2204294i bk10: 2080a 2209657i bk11: 2112a 2209975i bk12: 1776a 2211800i bk13: 1792a 2212488i bk14: 1700a 2214809i bk15: 1792a 2213964i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952671
Row_Buffer_Locality_read = 0.975800
Row_Buffer_Locality_write = 0.847195
Bank_Level_Parallism = 1.547564
Bank_Level_Parallism_Col = 1.557764
Bank_Level_Parallism_Ready = 1.086238
write_to_read_ratio_blp_rw_average = 0.665127
GrpLevelPara = 1.280880 

BW Util details:
bwutil = 0.044646 
total_CMD = 2226426 
util_bw = 99402 
Wasted_Col = 93973 
Wasted_Row = 20917 
Idle = 2012134 

BW Util Bottlenecks: 
RCDc_limit = 9398 
RCDWRc_limit = 6764 
WTRc_limit = 12396 
RTWc_limit = 77401 
CCDLc_limit = 33324 
rwq = 0 
CCDLc_limit_alone = 14744 
WTRc_limit_alone = 10065 
RTWc_limit_alone = 61152 

Commands details: 
total_CMD = 2226426 
n_nop = 2172722 
Read = 34710 
Write = 0 
L2_Alloc = 0 
L2_WB = 14991 
n_act = 2018 
n_pre = 2002 
n_ref = 94221445744656 
n_req = 42321 
total_req = 49701 

Dual Bus Interface Util: 
issued_total_row = 4020 
issued_total_col = 49701 
Row_Bus_Util =  0.001806 
CoL_Bus_Util = 0.022323 
Either_Row_CoL_Bus_Util = 0.024121 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000317 
queue_avg = 0.227198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.227198

========= L2 cache stats =========
L2_cache_bank[0]: Access = 96472, Miss = 14748, Miss_rate = 0.153, Pending_hits = 6043, Reservation_fails = 3783
L2_cache_bank[1]: Access = 83752, Miss = 17612, Miss_rate = 0.210, Pending_hits = 6609, Reservation_fails = 4214
L2_cache_bank[2]: Access = 101274, Miss = 17516, Miss_rate = 0.173, Pending_hits = 6019, Reservation_fails = 4064
L2_cache_bank[3]: Access = 83440, Miss = 17596, Miss_rate = 0.211, Pending_hits = 6415, Reservation_fails = 5042
L2_cache_bank[4]: Access = 83036, Miss = 17664, Miss_rate = 0.213, Pending_hits = 6444, Reservation_fails = 3688
L2_cache_bank[5]: Access = 96560, Miss = 14746, Miss_rate = 0.153, Pending_hits = 6132, Reservation_fails = 4350
L2_cache_bank[6]: Access = 82596, Miss = 17648, Miss_rate = 0.214, Pending_hits = 6040, Reservation_fails = 3717
L2_cache_bank[7]: Access = 101926, Miss = 17534, Miss_rate = 0.172, Pending_hits = 6231, Reservation_fails = 4716
L2_cache_bank[8]: Access = 95774, Miss = 14682, Miss_rate = 0.153, Pending_hits = 6030, Reservation_fails = 3340
L2_cache_bank[9]: Access = 82940, Miss = 17600, Miss_rate = 0.212, Pending_hits = 6625, Reservation_fails = 4369
L2_cache_bank[10]: Access = 101608, Miss = 17456, Miss_rate = 0.172, Pending_hits = 5989, Reservation_fails = 3825
L2_cache_bank[11]: Access = 82104, Miss = 17556, Miss_rate = 0.214, Pending_hits = 6165, Reservation_fails = 3702
L2_total_cache_accesses = 1091482
L2_total_cache_misses = 202358
L2_total_cache_miss_rate = 0.1854
L2_total_cache_pending_hits = 74742
L2_total_cache_reservation_fails = 48810
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 596440
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 68694
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 48470
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5657
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 147564
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 186810
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 31104
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6048
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 685
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 43153
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2055
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 861168
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 190392
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 39892
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2343
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3314
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 43153
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=1091482
icnt_total_pkts_simt_to_mem=415672
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.55783
	minimum = 5
	maximum = 46
Network latency average = 5.54052
	minimum = 5
	maximum = 45
Slowest packet = 1411379
Flit latency average = 5.78602
	minimum = 5
	maximum = 44
Slowest flit = 1506490
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0141526
	minimum = 0.00454453 (at node 4)
	maximum = 0.0468436 (at node 22)
Accepted packet rate average = 0.0141526
	minimum = 0.00378711 (at node 20)
	maximum = 0.0220235 (at node 5)
Injected flit rate average = 0.0149553
	minimum = 0.00544761 (at node 4)
	maximum = 0.0468436 (at node 22)
Accepted flit rate average= 0.0149553
	minimum = 0.00436974 (at node 20)
	maximum = 0.0220235 (at node 5)
Injected packet length average = 1.05672
Accepted packet length average = 1.05672
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.1243 (23 samples)
	minimum = 5 (23 samples)
	maximum = 223.348 (23 samples)
Network latency average = 19.0286 (23 samples)
	minimum = 5 (23 samples)
	maximum = 220.348 (23 samples)
Flit latency average = 18.2797 (23 samples)
	minimum = 5 (23 samples)
	maximum = 219.609 (23 samples)
Fragmentation average = 0.000723348 (23 samples)
	minimum = 0 (23 samples)
	maximum = 42.5217 (23 samples)
Injected packet rate average = 0.0729989 (23 samples)
	minimum = 0.0279991 (23 samples)
	maximum = 0.184918 (23 samples)
Accepted packet rate average = 0.0729989 (23 samples)
	minimum = 0.0270481 (23 samples)
	maximum = 0.10853 (23 samples)
Injected flit rate average = 0.0779176 (23 samples)
	minimum = 0.0364797 (23 samples)
	maximum = 0.185096 (23 samples)
Accepted flit rate average = 0.0779176 (23 samples)
	minimum = 0.036606 (23 samples)
	maximum = 0.10853 (23 samples)
Injected packet size average = 1.06738 (23 samples)
Accepted packet size average = 1.06738 (23 samples)
Hops average = 1 (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 35 sec (275 sec)
gpgpu_simulation_rate = 493867 (inst/sec)
gpgpu_simulation_rate = 2628 (cycle/sec)
gpgpu_silicon_slowdown = 114155x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (24,24,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z12lud_internalPfii'
Destroy streams for kernel 24: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 24 
gpu_sim_cycle = 23521
gpu_sim_insn = 13713408
gpu_ipc =     583.0283
gpu_tot_sim_cycle = 746406
gpu_tot_sim_insn = 149526976
gpu_tot_ipc =     200.3293
gpu_tot_issued_cta = 6320
gpu_occupancy = 77.9779% 
gpu_tot_occupancy = 37.4810% 
max_total_param_size = 0
gpu_stall_dramfull = 62221
gpu_stall_icnt2sh    = 207601
partiton_level_parallism =       1.3395
partiton_level_parallism_total  =       0.4716
partiton_level_parallism_util =       1.9334
partiton_level_parallism_util_total  =       1.8216
L2_BW  =      43.9149 GB/Sec
L2_BW_total  =      15.4221 GB/Sec
gpu_total_sim_rate=501768

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2438168
	L1I_total_cache_misses = 32091
	L1I_total_cache_miss_rate = 0.0132
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 22096
L1D_cache:
	L1D_cache_core[0]: Access = 27328, Miss = 16335, Miss_rate = 0.598, Pending_hits = 1592, Reservation_fails = 6237
	L1D_cache_core[1]: Access = 27233, Miss = 16289, Miss_rate = 0.598, Pending_hits = 1752, Reservation_fails = 9141
	L1D_cache_core[2]: Access = 27026, Miss = 16083, Miss_rate = 0.595, Pending_hits = 1799, Reservation_fails = 8403
	L1D_cache_core[3]: Access = 27185, Miss = 16165, Miss_rate = 0.595, Pending_hits = 1765, Reservation_fails = 6194
	L1D_cache_core[4]: Access = 27216, Miss = 16233, Miss_rate = 0.596, Pending_hits = 1838, Reservation_fails = 9149
	L1D_cache_core[5]: Access = 27248, Miss = 16317, Miss_rate = 0.599, Pending_hits = 1707, Reservation_fails = 6485
	L1D_cache_core[6]: Access = 27297, Miss = 16149, Miss_rate = 0.592, Pending_hits = 1605, Reservation_fails = 6290
	L1D_cache_core[7]: Access = 27041, Miss = 16089, Miss_rate = 0.595, Pending_hits = 1828, Reservation_fails = 9486
	L1D_cache_core[8]: Access = 27233, Miss = 16618, Miss_rate = 0.610, Pending_hits = 1640, Reservation_fails = 8735
	L1D_cache_core[9]: Access = 26962, Miss = 16384, Miss_rate = 0.608, Pending_hits = 1754, Reservation_fails = 8758
	L1D_cache_core[10]: Access = 26753, Miss = 16189, Miss_rate = 0.605, Pending_hits = 1944, Reservation_fails = 10662
	L1D_cache_core[11]: Access = 27745, Miss = 16422, Miss_rate = 0.592, Pending_hits = 1699, Reservation_fails = 6534
	L1D_cache_core[12]: Access = 27328, Miss = 16418, Miss_rate = 0.601, Pending_hits = 1630, Reservation_fails = 6618
	L1D_cache_core[13]: Access = 27008, Miss = 15801, Miss_rate = 0.585, Pending_hits = 1964, Reservation_fails = 5836
	L1D_cache_core[14]: Access = 26913, Miss = 16321, Miss_rate = 0.606, Pending_hits = 1782, Reservation_fails = 10759
	L1D_total_cache_accesses = 407516
	L1D_total_cache_misses = 243813
	L1D_total_cache_miss_rate = 0.5983
	L1D_total_cache_pending_hits = 26299
	L1D_total_cache_reservation_fails = 119287
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.030
L1C_cache:
	L1C_total_cache_accesses = 148236
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39302
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 237508
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 119195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 148146
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 98102
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6305
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 92
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2406077
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 32091
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 22096
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 303104
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 148236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 104412
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2438168

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 108639
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 91
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 10465
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 92
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 22096
ctas_completed 6320, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
20409, 16254, 7812, 7812, 7812, 7812, 7812, 7812, 7626, 7626, 7626, 7626, 7626, 7626, 7626, 7626, 7719, 7719, 7719, 7719, 7719, 7719, 7719, 7719, 7254, 7254, 7254, 7254, 7254, 7254, 7254, 7254, 7533, 7533, 7533, 7533, 7533, 7533, 7533, 7533, 
gpgpu_n_tot_thrd_icount = 154283520
gpgpu_n_tot_w_icount = 4821360
gpgpu_n_stall_shd_mem = 259654
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 237508
gpgpu_n_mem_write_global = 104412
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4849664
gpgpu_n_store_insn = 1670592
gpgpu_n_shmem_insn = 54463296
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4721664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 53312
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 11398
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 194944
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:962057	W0_Idle:4844723	W0_Scoreboard:5080170	W1:2528	W2:2368	W3:2208	W4:2048	W5:1888	W6:1728	W7:1568	W8:1408	W9:1248	W10:1088	W11:928	W12:768	W13:608	W14:448	W15:272	W16:261868	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4538388
single_issue_nums: WS0:2435742	WS1:2385618	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1900064 {8:237508,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7517664 {72:104412,}
traffic_breakdown_coretomem[INST_ACC_R] = 80384 {8:10048,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 38001280 {40:950032,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1670592 {8:208824,}
traffic_breakdown_memtocore[INST_ACC_R] = 1607680 {40:40192,}
maxmflatency = 1145 
max_icnt2mem_latency = 958 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 260 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 66 
mrq_lat_table:188841 	6031 	26141 	17900 	13074 	3300 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	681517 	422886 	53903 	580 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9372 	531 	136 	312116 	14826 	12041 	2565 	396 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	106034 	142597 	150591 	197667 	422545 	139413 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	684 	176 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     13261     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18456     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.335329 22.424242 13.407408 30.044445 11.360730 21.369127  9.746094 16.930107  9.659498 18.569948 12.765432 29.296703 23.525640 83.533333 26.515625 142.875000 
dram[1]: 21.444445 22.769230 24.057142 27.876289 17.686747 21.369127 14.725491 15.803030 11.696369 16.217196 17.441559 28.063158 32.305557 78.312500 67.562500 142.875000 
dram[2]: 22.240601 13.194118 28.589474 12.934132 20.529032 11.923445 17.588888  9.547893 17.148325  9.521127 28.494844 13.421769 78.312500 24.905405 144.250000 26.093750 
dram[3]: 24.650000 20.862595 27.714285 25.404041 22.567375 16.840910 15.271845 15.147208 16.217196 11.637255 26.323809 17.382551 89.500000 35.212120 144.250000 56.131580 
dram[4]: 13.323354 23.693548 13.453416 29.075270 11.766666 22.335665  9.647286 17.302198  9.665467 17.386473 14.482015 28.063158 22.071428 89.571426 27.883333 142.875000 
dram[5]: 20.503759 26.418182 24.930693 26.000000 17.642857 22.652483 14.449275 16.296875 12.023809 16.410959 18.295774 28.666666 33.242859 89.571426 71.066666 142.875000 
average row locality = 256751/13057 = 19.663858
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       648       976       687       976       798      1168       809      1154       883      1312       666       948       597       916       554       828 
dram[1]:       876       976       908       976      1057      1168      1085      1146      1247      1312       934       948       832       916       760       828 
dram[2]:       972       658       984       679      1164       803      1164       800      1312       885       984       631       916       599       840       542 
dram[3]:       972       890       984       901      1164      1070      1156      1073      1312      1250       984       897       916       832       840       749 
dram[4]:       651       980       684       976       796      1172       809      1154       879      1318       653       948       597       920       549       828 
dram[5]:       890       980       902       976      1066      1172      1076      1146      1243      1316       904       948       826       920       754       828 
total dram writes = 89673
bank skew: 1318/542 = 2.43
chip skew: 15990/13914 = 1.15
average mf latency per bank:
dram[0]:       6367      2648      6053      2887      5456      2565      5266      2861      4556      2633      4407      2341      3918      1624      4052      1742
dram[1]:       4814      2716      4745      2867      4496      2606      4675      2792      3819      2579      4168      2294      3819      1722      3901      1619
dram[2]:       2690      5896      2830      6195      2561      5110      2802      5304      2621      4341      2356      4276      1633      3763      1699      4193
dram[3]:       2764      4530      2825      4650      2666      4012      2743      4544      2615      3620      2401      4199      1712      3741      1602      3792
dram[4]:       6528      2638      6022      2899      5227      2552      4926      2953      4258      2601      4133      2373      3896      1622      4393      1676
dram[5]:       4597      2627      4547      2847      4075      2646      4398      2795      3626      2526      4274      2337      4008      1697      4024      1641
maximum mf latency per bank:
dram[0]:        673       509      1046       526      1088       590      1145       670       890       786       636       783       670       736       727       713
dram[1]:        760       502       763       484       709       591       970       727      1053       783      1053       695      1017       770      1028       757
dram[2]:        464       738       518      1010       670       996       695      1115       842       970       849       648       726       612       674       587
dram[3]:        514       850       476       848       636       658       645       945       785      1013       774      1035       786      1065       758       900
dram[4]:        822       429      1013       499      1044       677      1053       695       939       891       647       899       722       747       660       712
dram[5]:        720       493       743       486       709       628       759       731       910       762      1060       761      1078       775       987       764
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2298868 n_nop=2246969 n_act=2285 n_pre=2269 n_ref_event=94221443153488 n_req=40716 n_rd=33446 n_rd_L2_A=0 n_write=0 n_wr_bk=13920 bw_util=0.04121
n_activity=264914 dram_eff=0.3576
bk0: 1874a 2284756i bk1: 2472a 2281179i bk2: 1788a 2285154i bk3: 2216a 2283358i bk4: 2036a 2281886i bk5: 2600a 2278789i bk6: 2038a 2281321i bk7: 2572a 2278323i bk8: 2200a 2279527i bk9: 2928a 2275522i bk10: 1696a 2284116i bk11: 2192a 2282135i bk12: 1516a 2286499i bk13: 2048a 2283606i bk14: 1398a 2289154i bk15: 1872a 2286606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944150
Row_Buffer_Locality_read = 0.971716
Row_Buffer_Locality_write = 0.817331
Bank_Level_Parallism = 1.492614
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.066180
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.041208 
total_CMD = 2298868 
util_bw = 94732 
Wasted_Col = 93927 
Wasted_Row = 21297 
Idle = 2088912 

BW Util Bottlenecks: 
RCDc_limit = 10339 
RCDWRc_limit = 7831 
WTRc_limit = 11640 
RTWc_limit = 75362 
CCDLc_limit = 32386 
rwq = 0 
CCDLc_limit_alone = 14379 
WTRc_limit_alone = 9546 
RTWc_limit_alone = 59449 

Commands details: 
total_CMD = 2298868 
n_nop = 2246969 
Read = 33446 
Write = 0 
L2_Alloc = 0 
L2_WB = 13920 
n_act = 2285 
n_pre = 2269 
n_ref = 94221443153488 
n_req = 40716 
total_req = 47366 

Dual Bus Interface Util: 
issued_total_row = 4554 
issued_total_col = 47366 
Row_Bus_Util =  0.001981 
CoL_Bus_Util = 0.020604 
Either_Row_CoL_Bus_Util = 0.022576 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000405 
queue_avg = 0.179815 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.179815
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2298868 n_nop=2241899 n_act=2114 n_pre=2098 n_ref_event=4560869750798743682 n_req=44905 n_rd=36808 n_rd_L2_A=0 n_write=0 n_wr_bk=15969 bw_util=0.04592
n_activity=283606 dram_eff=0.3722
bk0: 2258a 2281694i bk1: 2472a 2279857i bk2: 2068a 2282826i bk3: 2216a 2281895i bk4: 2398a 2279630i bk5: 2600a 2278655i bk6: 2446a 2279887i bk7: 2556a 2277949i bk8: 2882a 2273544i bk9: 2928a 2274657i bk10: 2198a 2280332i bk11: 2192a 2281449i bk12: 1902a 2283324i bk13: 2048a 2282179i bk14: 1772a 2286152i bk15: 1872a 2285874i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953235
Row_Buffer_Locality_read = 0.976445
Row_Buffer_Locality_write = 0.847721
Bank_Level_Parallism = 1.537571
Bank_Level_Parallism_Col = 1.547664
Bank_Level_Parallism_Ready = 1.082031
write_to_read_ratio_blp_rw_average = 0.666657
GrpLevelPara = 1.268457 

BW Util details:
bwutil = 0.045916 
total_CMD = 2298868 
util_bw = 105554 
Wasted_Col = 100571 
Wasted_Row = 22141 
Idle = 2070602 

BW Util Bottlenecks: 
RCDc_limit = 9633 
RCDWRc_limit = 7305 
WTRc_limit = 13616 
RTWc_limit = 82978 
CCDLc_limit = 36231 
rwq = 0 
CCDLc_limit_alone = 15919 
WTRc_limit_alone = 11031 
RTWc_limit_alone = 65251 

Commands details: 
total_CMD = 2298868 
n_nop = 2241899 
Read = 36808 
Write = 0 
L2_Alloc = 0 
L2_WB = 15969 
n_act = 2114 
n_pre = 2098 
n_ref = 4560869750798743682 
n_req = 44905 
total_req = 52777 

Dual Bus Interface Util: 
issued_total_row = 4212 
issued_total_col = 52777 
Row_Bus_Util =  0.001832 
CoL_Bus_Util = 0.022958 
Either_Row_CoL_Bus_Util = 0.024781 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000351 
queue_avg = 0.223305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.223305
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2298868 n_nop=2246898 n_act=2307 n_pre=2291 n_ref_event=0 n_req=40761 n_rd=33476 n_rd_L2_A=0 n_write=0 n_wr_bk=13933 bw_util=0.04125
n_activity=264769 dram_eff=0.3581
bk0: 2472a 2280989i bk1: 1882a 2284310i bk2: 2224a 2282739i bk3: 1780a 2285027i bk4: 2600a 2278062i bk5: 2038a 2281860i bk6: 2584a 2279374i bk7: 2036a 2280772i bk8: 2928a 2274732i bk9: 2206a 2279057i bk10: 2272a 2281495i bk11: 1618a 2284630i bk12: 2048a 2283315i bk13: 1522a 2286795i bk14: 1888a 2286478i bk15: 1378a 2289578i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943745
Row_Buffer_Locality_read = 0.971532
Row_Buffer_Locality_write = 0.816060
Bank_Level_Parallism = 1.502968
Bank_Level_Parallism_Col = 1.492515
Bank_Level_Parallism_Ready = 1.069235
write_to_read_ratio_blp_rw_average = 0.663275
GrpLevelPara = 1.240364 

BW Util details:
bwutil = 0.041246 
total_CMD = 2298868 
util_bw = 94818 
Wasted_Col = 93879 
Wasted_Row = 21665 
Idle = 2088506 

BW Util Bottlenecks: 
RCDc_limit = 10458 
RCDWRc_limit = 7852 
WTRc_limit = 11648 
RTWc_limit = 75895 
CCDLc_limit = 32374 
rwq = 0 
CCDLc_limit_alone = 14396 
WTRc_limit_alone = 9647 
RTWc_limit_alone = 59918 

Commands details: 
total_CMD = 2298868 
n_nop = 2246898 
Read = 33476 
Write = 0 
L2_Alloc = 0 
L2_WB = 13933 
n_act = 2307 
n_pre = 2291 
n_ref = 0 
n_req = 40761 
total_req = 47409 

Dual Bus Interface Util: 
issued_total_row = 4598 
issued_total_col = 47409 
Row_Bus_Util =  0.002000 
CoL_Bus_Util = 0.020623 
Either_Row_CoL_Bus_Util = 0.022607 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.000712 
queue_avg = 0.184439 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.184439
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2298868 n_nop=2241832 n_act=2112 n_pre=2096 n_ref_event=13984 n_req=44968 n_rd=36854 n_rd_L2_A=0 n_write=0 n_wr_bk=15990 bw_util=0.04597
n_activity=283786 dram_eff=0.3724
bk0: 2472a 2280204i bk1: 2280a 2281808i bk2: 2224a 2281749i bk3: 2060a 2282724i bk4: 2600a 2277450i bk5: 2418a 2278703i bk6: 2568a 2278383i bk7: 2432a 2279400i bk8: 2928a 2274138i bk9: 2894a 2273513i bk10: 2272a 2280927i bk11: 2120a 2280932i bk12: 2048a 2283219i bk13: 1900a 2283173i bk14: 1888a 2285459i bk15: 1750a 2286244i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953367
Row_Buffer_Locality_read = 0.976746
Row_Buffer_Locality_write = 0.847178
Bank_Level_Parallism = 1.546552
Bank_Level_Parallism_Col = 1.556932
Bank_Level_Parallism_Ready = 1.087017
write_to_read_ratio_blp_rw_average = 0.670175
GrpLevelPara = 1.278313 

BW Util details:
bwutil = 0.045974 
total_CMD = 2298868 
util_bw = 105688 
Wasted_Col = 100584 
Wasted_Row = 22057 
Idle = 2070539 

BW Util Bottlenecks: 
RCDc_limit = 9479 
RCDWRc_limit = 7356 
WTRc_limit = 13554 
RTWc_limit = 84071 
CCDLc_limit = 35963 
rwq = 0 
CCDLc_limit_alone = 15643 
WTRc_limit_alone = 11085 
RTWc_limit_alone = 66220 

Commands details: 
total_CMD = 2298868 
n_nop = 2241832 
Read = 36854 
Write = 0 
L2_Alloc = 0 
L2_WB = 15990 
n_act = 2112 
n_pre = 2096 
n_ref = 13984 
n_req = 44968 
total_req = 52844 

Dual Bus Interface Util: 
issued_total_row = 4208 
issued_total_col = 52844 
Row_Bus_Util =  0.001830 
CoL_Bus_Util = 0.022987 
Either_Row_CoL_Bus_Util = 0.024810 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000281 
queue_avg = 0.230763 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.230763
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2298868 n_nop=2247122 n_act=2260 n_pre=2244 n_ref_event=0 n_req=40622 n_rd=33358 n_rd_L2_A=0 n_write=0 n_wr_bk=13914 bw_util=0.04113
n_activity=263446 dram_eff=0.3589
bk0: 1868a 2284818i bk1: 2448a 2281450i bk2: 1784a 2285054i bk3: 2216a 2283216i bk4: 2020a 2282095i bk5: 2608a 2279077i bk6: 2032a 2281698i bk7: 2572a 2279539i bk8: 2192a 2279583i bk9: 2940a 2274339i bk10: 1654a 2285432i bk11: 2192a 2281832i bk12: 1532a 2286620i bk13: 2048a 2283430i bk14: 1380a 2288926i bk15: 1872a 2286212i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944734
Row_Buffer_Locality_read = 0.972091
Row_Buffer_Locality_write = 0.819108
Bank_Level_Parallism = 1.496188
Bank_Level_Parallism_Col = 1.480314
Bank_Level_Parallism_Ready = 1.063313
write_to_read_ratio_blp_rw_average = 0.661703
GrpLevelPara = 1.236780 

BW Util details:
bwutil = 0.041126 
total_CMD = 2298868 
util_bw = 94544 
Wasted_Col = 93356 
Wasted_Row = 20602 
Idle = 2090366 

BW Util Bottlenecks: 
RCDc_limit = 10221 
RCDWRc_limit = 7679 
WTRc_limit = 11845 
RTWc_limit = 74660 
CCDLc_limit = 31627 
rwq = 0 
CCDLc_limit_alone = 14066 
WTRc_limit_alone = 9802 
RTWc_limit_alone = 59142 

Commands details: 
total_CMD = 2298868 
n_nop = 2247122 
Read = 33358 
Write = 0 
L2_Alloc = 0 
L2_WB = 13914 
n_act = 2260 
n_pre = 2244 
n_ref = 0 
n_req = 40622 
total_req = 47272 

Dual Bus Interface Util: 
issued_total_row = 4504 
issued_total_col = 47272 
Row_Bus_Util =  0.001959 
CoL_Bus_Util = 0.020563 
Either_Row_CoL_Bus_Util = 0.022509 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.000580 
queue_avg = 0.179839 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.179839
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2298868 n_nop=2242138 n_act=2063 n_pre=2047 n_ref_event=94221445744656 n_req=44779 n_rd=36690 n_rd_L2_A=0 n_write=0 n_wr_bk=15947 bw_util=0.04579
n_activity=281304 dram_eff=0.3742
bk0: 2274a 2280987i bk1: 2416a 2279932i bk2: 2064a 2282987i bk3: 2216a 2281542i bk4: 2418a 2279028i bk5: 2608a 2278188i bk6: 2438a 2279610i bk7: 2556a 2277249i bk8: 2872a 2273739i bk9: 2936a 2274570i bk10: 2128a 2281660i bk11: 2192a 2281791i bk12: 1904a 2283346i bk13: 2048a 2283338i bk14: 1748a 2286768i bk15: 1872a 2285680i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954264
Row_Buffer_Locality_read = 0.977078
Row_Buffer_Locality_write = 0.850785
Bank_Level_Parallism = 1.548446
Bank_Level_Parallism_Col = 1.557599
Bank_Level_Parallism_Ready = 1.086007
write_to_read_ratio_blp_rw_average = 0.670130
GrpLevelPara = 1.279657 

BW Util details:
bwutil = 0.045794 
total_CMD = 2298868 
util_bw = 105274 
Wasted_Col = 99909 
Wasted_Row = 21161 
Idle = 2072524 

BW Util Bottlenecks: 
RCDc_limit = 9410 
RCDWRc_limit = 7025 
WTRc_limit = 13284 
RTWc_limit = 83509 
CCDLc_limit = 35567 
rwq = 0 
CCDLc_limit_alone = 15516 
WTRc_limit_alone = 10784 
RTWc_limit_alone = 65958 

Commands details: 
total_CMD = 2298868 
n_nop = 2242138 
Read = 36690 
Write = 0 
L2_Alloc = 0 
L2_WB = 15947 
n_act = 2063 
n_pre = 2047 
n_ref = 94221445744656 
n_req = 44779 
total_req = 52637 

Dual Bus Interface Util: 
issued_total_row = 4110 
issued_total_col = 52637 
Row_Bus_Util =  0.001788 
CoL_Bus_Util = 0.022897 
Either_Row_CoL_Bus_Util = 0.024677 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000300 
queue_avg = 0.224838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.224838

========= L2 cache stats =========
L2_cache_bank[0]: Access = 101380, Miss = 15428, Miss_rate = 0.152, Pending_hits = 6350, Reservation_fails = 3791
L2_cache_bank[1]: Access = 93044, Miss = 18900, Miss_rate = 0.203, Pending_hits = 7021, Reservation_fails = 4224
L2_cache_bank[2]: Access = 113346, Miss = 18208, Miss_rate = 0.161, Pending_hits = 6251, Reservation_fails = 4106
L2_cache_bank[3]: Access = 92896, Miss = 18884, Miss_rate = 0.203, Pending_hits = 6859, Reservation_fails = 5055
L2_cache_bank[4]: Access = 92660, Miss = 19016, Miss_rate = 0.205, Pending_hits = 6898, Reservation_fails = 3693
L2_cache_bank[5]: Access = 101256, Miss = 15370, Miss_rate = 0.152, Pending_hits = 6424, Reservation_fails = 4545
L2_cache_bank[6]: Access = 92372, Miss = 19000, Miss_rate = 0.206, Pending_hits = 6524, Reservation_fails = 3734
L2_cache_bank[7]: Access = 113846, Miss = 18166, Miss_rate = 0.160, Pending_hits = 6475, Reservation_fails = 4814
L2_cache_bank[8]: Access = 100362, Miss = 15354, Miss_rate = 0.153, Pending_hits = 6313, Reservation_fails = 3344
L2_cache_bank[9]: Access = 92628, Miss = 18896, Miss_rate = 0.204, Pending_hits = 7088, Reservation_fails = 4462
L2_cache_bank[10]: Access = 113408, Miss = 18148, Miss_rate = 0.160, Pending_hits = 6245, Reservation_fails = 3886
L2_cache_bank[11]: Access = 91880, Miss = 18844, Miss_rate = 0.205, Pending_hits = 6631, Reservation_fails = 3718
L2_total_cache_accesses = 1199078
L2_total_cache_misses = 214214
L2_total_cache_miss_rate = 0.1786
L2_total_cache_pending_hits = 79079
L2_total_cache_reservation_fails = 49372
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 669191
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 72971
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 51419
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5849
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 156451
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 205242
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 31324
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6108
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 690
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 43523
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2070
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 950032
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 208824
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40192
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2443
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3406
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 43523
L2_cache_data_port_util = 0.101
L2_cache_fill_port_util = 0.024

icnt_total_pkts_mem_to_simt=1199078
icnt_total_pkts_simt_to_mem=456395
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 58.4253
	minimum = 5
	maximum = 236
Network latency average = 54.562
	minimum = 5
	maximum = 220
Slowest packet = 1413827
Flit latency average = 51.5555
	minimum = 5
	maximum = 219
Slowest flit = 1524537
Fragmentation average = 0.00510413
	minimum = 0
	maximum = 214
Injected packet rate average = 0.219037
	minimum = 0.0805663 (at node 14)
	maximum = 0.513243 (at node 17)
Accepted packet rate average = 0.219037
	minimum = 0.0596488 (at node 23)
	maximum = 0.320224 (at node 9)
Injected flit rate average = 0.233549
	minimum = 0.106416 (at node 14)
	maximum = 0.513243 (at node 17)
Accepted flit rate average= 0.233549
	minimum = 0.0814166 (at node 23)
	maximum = 0.320224 (at node 9)
Injected packet length average = 1.06625
Accepted packet length average = 1.06625
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.7202 (24 samples)
	minimum = 5 (24 samples)
	maximum = 223.875 (24 samples)
Network latency average = 20.5091 (24 samples)
	minimum = 5 (24 samples)
	maximum = 220.333 (24 samples)
Flit latency average = 19.6662 (24 samples)
	minimum = 5 (24 samples)
	maximum = 219.583 (24 samples)
Fragmentation average = 0.00090588 (24 samples)
	minimum = 0 (24 samples)
	maximum = 49.6667 (24 samples)
Injected packet rate average = 0.0790838 (24 samples)
	minimum = 0.0301894 (24 samples)
	maximum = 0.198598 (24 samples)
Accepted packet rate average = 0.0790838 (24 samples)
	minimum = 0.0284065 (24 samples)
	maximum = 0.117351 (24 samples)
Injected flit rate average = 0.0844022 (24 samples)
	minimum = 0.0393937 (24 samples)
	maximum = 0.198769 (24 samples)
Accepted flit rate average = 0.0844022 (24 samples)
	minimum = 0.0384731 (24 samples)
	maximum = 0.117351 (24 samples)
Injected packet size average = 1.06725 (24 samples)
Accepted packet size average = 1.06725 (24 samples)
Hops average = 1 (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 58 sec (298 sec)
gpgpu_simulation_rate = 501768 (inst/sec)
gpgpu_simulation_rate = 2504 (cycle/sec)
gpgpu_silicon_slowdown = 119808x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a30717d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 25 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 25: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 25 
gpu_sim_cycle = 27422
gpu_sim_insn = 19880
gpu_ipc =       0.7250
gpu_tot_sim_cycle = 773828
gpu_tot_sim_insn = 149546856
gpu_tot_ipc =     193.2559
gpu_tot_issued_cta = 6321
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 37.3579% 
max_total_param_size = 0
gpu_stall_dramfull = 62221
gpu_stall_icnt2sh    = 207601
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.4549
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8214
L2_BW  =       0.0497 GB/Sec
L2_BW_total  =      14.8774 GB/Sec
gpu_total_sim_rate=498489

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2439840
	L1I_total_cache_misses = 32103
	L1I_total_cache_miss_rate = 0.0132
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 22096
L1D_cache:
	L1D_cache_core[0]: Access = 27328, Miss = 16335, Miss_rate = 0.598, Pending_hits = 1592, Reservation_fails = 6237
	L1D_cache_core[1]: Access = 27233, Miss = 16289, Miss_rate = 0.598, Pending_hits = 1752, Reservation_fails = 9141
	L1D_cache_core[2]: Access = 27026, Miss = 16083, Miss_rate = 0.595, Pending_hits = 1799, Reservation_fails = 8403
	L1D_cache_core[3]: Access = 27185, Miss = 16165, Miss_rate = 0.595, Pending_hits = 1765, Reservation_fails = 6194
	L1D_cache_core[4]: Access = 27216, Miss = 16233, Miss_rate = 0.596, Pending_hits = 1838, Reservation_fails = 9149
	L1D_cache_core[5]: Access = 27248, Miss = 16317, Miss_rate = 0.599, Pending_hits = 1707, Reservation_fails = 6485
	L1D_cache_core[6]: Access = 27297, Miss = 16149, Miss_rate = 0.592, Pending_hits = 1605, Reservation_fails = 6290
	L1D_cache_core[7]: Access = 27072, Miss = 16105, Miss_rate = 0.595, Pending_hits = 1828, Reservation_fails = 9486
	L1D_cache_core[8]: Access = 27233, Miss = 16618, Miss_rate = 0.610, Pending_hits = 1640, Reservation_fails = 8735
	L1D_cache_core[9]: Access = 26962, Miss = 16384, Miss_rate = 0.608, Pending_hits = 1754, Reservation_fails = 8758
	L1D_cache_core[10]: Access = 26753, Miss = 16189, Miss_rate = 0.605, Pending_hits = 1944, Reservation_fails = 10662
	L1D_cache_core[11]: Access = 27745, Miss = 16422, Miss_rate = 0.592, Pending_hits = 1699, Reservation_fails = 6534
	L1D_cache_core[12]: Access = 27328, Miss = 16418, Miss_rate = 0.601, Pending_hits = 1630, Reservation_fails = 6618
	L1D_cache_core[13]: Access = 27008, Miss = 15801, Miss_rate = 0.585, Pending_hits = 1964, Reservation_fails = 5836
	L1D_cache_core[14]: Access = 26913, Miss = 16321, Miss_rate = 0.606, Pending_hits = 1782, Reservation_fails = 10759
	L1D_total_cache_accesses = 407547
	L1D_total_cache_misses = 243829
	L1D_total_cache_miss_rate = 0.5983
	L1D_total_cache_pending_hits = 26299
	L1D_total_cache_reservation_fails = 119287
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.030
L1C_cache:
	L1C_total_cache_accesses = 148242
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39302
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 237524
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 119195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 148152
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 98117
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6305
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 92
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2407737
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 32103
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 22096
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 303120
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 148242
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 104427
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2439840

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 108639
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 91
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 10465
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 92
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 22096
ctas_completed 6321, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
20409, 16254, 7812, 7812, 7812, 7812, 7812, 7812, 7626, 7626, 7626, 7626, 7626, 7626, 7626, 7626, 7719, 7719, 7719, 7719, 7719, 7719, 7719, 7719, 7254, 7254, 7254, 7254, 7254, 7254, 7254, 7254, 7533, 7533, 7533, 7533, 7533, 7533, 7533, 7533, 
gpgpu_n_tot_thrd_icount = 154377888
gpgpu_n_tot_w_icount = 4824309
gpgpu_n_stall_shd_mem = 260158
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 237524
gpgpu_n_mem_write_global = 104427
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4849920
gpgpu_n_store_insn = 1670832
gpgpu_n_shmem_insn = 54467992
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4721760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 53816
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 11398
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 194944
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:962057	W0_Idle:4876886	W0_Scoreboard:5099900	W1:2844	W2:2664	W3:2484	W4:2304	W5:2124	W6:1944	W7:1764	W8:1584	W9:1404	W10:1224	W11:1044	W12:864	W13:684	W14:504	W15:306	W16:262179	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4538388
single_issue_nums: WS0:2438691	WS1:2385618	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1900192 {8:237524,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7518744 {72:104427,}
traffic_breakdown_coretomem[INST_ACC_R] = 80480 {8:10060,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 38003840 {40:950096,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1670832 {8:208854,}
traffic_breakdown_memtocore[INST_ACC_R] = 1609600 {40:40240,}
maxmflatency = 1145 
max_icnt2mem_latency = 958 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 260 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 66 
mrq_lat_table:188871 	6031 	26156 	17900 	13074 	3300 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	681611 	422886 	53903 	580 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9384 	531 	136 	312147 	14826 	12041 	2565 	396 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	106128 	142597 	150591 	197667 	422545 	139413 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	694 	176 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     13261     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18456     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.335329 22.424242 13.407408 30.044445 11.360730 21.369127  9.746094 16.930107  9.659498 18.569948 12.765432 29.296703 23.525640 83.533333 26.515625 142.875000 
dram[1]: 21.307087 22.769230 24.057142 27.876289 17.686747 21.369127 14.725491 15.803030 11.696369 16.217196 17.441559 28.063158 32.319443 78.312500 67.562500 142.875000 
dram[2]: 22.134329 13.194118 28.589474 12.934132 20.529032 11.923445 17.588888  9.547893 17.148325  9.521127 28.494844 13.421769 78.375000 24.905405 144.250000 26.093750 
dram[3]: 24.512396 20.862595 27.714285 25.404041 22.567375 16.840910 15.271845 15.147208 16.217196 11.637255 26.323809 17.382551 89.571426 35.212120 144.250000 56.131580 
dram[4]: 13.291667 23.693548 13.453416 29.075270 11.766666 22.335665  9.647286 17.302198  9.665467 17.386473 14.482015 28.063158 22.095238 89.571426 27.883333 142.875000 
dram[5]: 20.410448 26.418182 24.930693 26.000000 17.642857 22.652483 14.449275 16.296875 12.023809 16.410959 18.295774 28.666666 33.271427 89.571426 71.066666 142.875000 
average row locality = 256796/13062 = 19.659777
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       648       976       687       976       798      1168       809      1154       883      1312       666       948       597       916       554       828 
dram[1]:       876       976       908       976      1057      1168      1085      1146      1247      1312       934       948       833       916       760       828 
dram[2]:       972       658       984       679      1164       803      1164       800      1312       885       984       631       920       599       840       542 
dram[3]:       972       890       984       901      1164      1070      1156      1073      1312      1250       984       897       920       832       840       749 
dram[4]:       651       980       684       976       796      1172       809      1154       879      1318       653       948       601       920       549       828 
dram[5]:       890       980       902       976      1066      1172      1076      1146      1243      1316       904       948       830       920       754       828 
total dram writes = 89690
bank skew: 1318/542 = 2.43
chip skew: 15994/13918 = 1.15
average mf latency per bank:
dram[0]:       6367      2648      6053      2887      5456      2565      5266      2861      4556      2633      4407      2346      3918      1624      4052      1742
dram[1]:       4814      2716      4745      2867      4496      2606      4675      2792      3819      2579      4168      2294      3814      1722      3901      1619
dram[2]:       2690      5896      2830      6195      2561      5110      2802      5304      2621      4341      2360      4276      1626      3763      1699      4193
dram[3]:       2764      4530      2825      4650      2666      4012      2743      4544      2615      3620      2401      4199      1705      3741      1602      3792
dram[4]:       6528      2638      6022      2899      5227      2552      4926      2953      4258      2601      4133      2377      3871      1622      4393      1676
dram[5]:       4597      2627      4547      2847      4075      2646      4398      2795      3626      2526      4274      2337      3989      1697      4024      1641
maximum mf latency per bank:
dram[0]:        673       509      1046       526      1088       590      1145       670       890       786       636       783       670       736       727       713
dram[1]:        760       502       763       484       709       591       970       727      1053       783      1053       695      1017       770      1028       757
dram[2]:        464       738       518      1010       670       996       695      1115       842       970       849       648       726       612       674       587
dram[3]:        514       850       476       848       636       658       645       945       785      1013       774      1035       786      1065       758       900
dram[4]:        822       429      1013       499      1044       677      1053       695       939       891       647       899       722       747       660       712
dram[5]:        720       493       743       486       709       628       759       731       910       762      1060       761      1078       775       987       764
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2383325 n_nop=2331426 n_act=2285 n_pre=2269 n_ref_event=94221443153488 n_req=40716 n_rd=33446 n_rd_L2_A=0 n_write=0 n_wr_bk=13920 bw_util=0.03975
n_activity=264914 dram_eff=0.3576
bk0: 1874a 2369213i bk1: 2472a 2365636i bk2: 1788a 2369611i bk3: 2216a 2367815i bk4: 2036a 2366343i bk5: 2600a 2363246i bk6: 2038a 2365778i bk7: 2572a 2362780i bk8: 2200a 2363984i bk9: 2928a 2359979i bk10: 1696a 2368573i bk11: 2192a 2366592i bk12: 1516a 2370956i bk13: 2048a 2368063i bk14: 1398a 2373611i bk15: 1872a 2371063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944150
Row_Buffer_Locality_read = 0.971716
Row_Buffer_Locality_write = 0.817331
Bank_Level_Parallism = 1.492614
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.066180
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.039748 
total_CMD = 2383325 
util_bw = 94732 
Wasted_Col = 93927 
Wasted_Row = 21297 
Idle = 2173369 

BW Util Bottlenecks: 
RCDc_limit = 10339 
RCDWRc_limit = 7831 
WTRc_limit = 11640 
RTWc_limit = 75362 
CCDLc_limit = 32386 
rwq = 0 
CCDLc_limit_alone = 14379 
WTRc_limit_alone = 9546 
RTWc_limit_alone = 59449 

Commands details: 
total_CMD = 2383325 
n_nop = 2331426 
Read = 33446 
Write = 0 
L2_Alloc = 0 
L2_WB = 13920 
n_act = 2285 
n_pre = 2269 
n_ref = 94221443153488 
n_req = 40716 
total_req = 47366 

Dual Bus Interface Util: 
issued_total_row = 4554 
issued_total_col = 47366 
Row_Bus_Util =  0.001911 
CoL_Bus_Util = 0.019874 
Either_Row_CoL_Bus_Util = 0.021776 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000405 
queue_avg = 0.173443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.173443
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2383325 n_nop=2326349 n_act=2115 n_pre=2099 n_ref_event=4560869750798743682 n_req=44910 n_rd=36812 n_rd_L2_A=0 n_write=0 n_wr_bk=15970 bw_util=0.04429
n_activity=283658 dram_eff=0.3722
bk0: 2262a 2366121i bk1: 2472a 2364312i bk2: 2068a 2367282i bk3: 2216a 2366351i bk4: 2398a 2364086i bk5: 2600a 2363111i bk6: 2446a 2364344i bk7: 2556a 2362406i bk8: 2882a 2358001i bk9: 2928a 2359114i bk10: 2198a 2364789i bk11: 2192a 2365906i bk12: 1902a 2367782i bk13: 2048a 2366637i bk14: 1772a 2370610i bk15: 1872a 2370332i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953218
Row_Buffer_Locality_read = 0.976421
Row_Buffer_Locality_write = 0.847740
Bank_Level_Parallism = 1.537492
Bank_Level_Parallism_Col = 1.547602
Bank_Level_Parallism_Ready = 1.082023
write_to_read_ratio_blp_rw_average = 0.666586
GrpLevelPara = 1.268426 

BW Util details:
bwutil = 0.044293 
total_CMD = 2383325 
util_bw = 105564 
Wasted_Col = 100586 
Wasted_Row = 22151 
Idle = 2155024 

BW Util Bottlenecks: 
RCDc_limit = 9645 
RCDWRc_limit = 7305 
WTRc_limit = 13618 
RTWc_limit = 82978 
CCDLc_limit = 36234 
rwq = 0 
CCDLc_limit_alone = 15922 
WTRc_limit_alone = 11033 
RTWc_limit_alone = 65251 

Commands details: 
total_CMD = 2383325 
n_nop = 2326349 
Read = 36812 
Write = 0 
L2_Alloc = 0 
L2_WB = 15970 
n_act = 2115 
n_pre = 2099 
n_ref = 4560869750798743682 
n_req = 44910 
total_req = 52782 

Dual Bus Interface Util: 
issued_total_row = 4214 
issued_total_col = 52782 
Row_Bus_Util =  0.001768 
CoL_Bus_Util = 0.022146 
Either_Row_CoL_Bus_Util = 0.023906 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000351 
queue_avg = 0.215416 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.215416
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2383325 n_nop=2331341 n_act=2308 n_pre=2292 n_ref_event=0 n_req=40771 n_rd=33484 n_rd_L2_A=0 n_write=0 n_wr_bk=13937 bw_util=0.03979
n_activity=264859 dram_eff=0.3581
bk0: 2480a 2365416i bk1: 1882a 2368766i bk2: 2224a 2367196i bk3: 1780a 2369484i bk4: 2600a 2362519i bk5: 2038a 2366317i bk6: 2584a 2363831i bk7: 2036a 2365229i bk8: 2928a 2359189i bk9: 2206a 2363514i bk10: 2272a 2365952i bk11: 1618a 2369087i bk12: 2048a 2367745i bk13: 1522a 2371252i bk14: 1888a 2370935i bk15: 1378a 2374035i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943735
Row_Buffer_Locality_read = 0.971509
Row_Buffer_Locality_write = 0.816111
Bank_Level_Parallism = 1.502852
Bank_Level_Parallism_Col = 1.492389
Bank_Level_Parallism_Ready = 1.069217
write_to_read_ratio_blp_rw_average = 0.663239
GrpLevelPara = 1.240294 

BW Util details:
bwutil = 0.039794 
total_CMD = 2383325 
util_bw = 94842 
Wasted_Col = 93911 
Wasted_Row = 21672 
Idle = 2172900 

BW Util Bottlenecks: 
RCDc_limit = 10470 
RCDWRc_limit = 7852 
WTRc_limit = 11654 
RTWc_limit = 75910 
CCDLc_limit = 32382 
rwq = 0 
CCDLc_limit_alone = 14401 
WTRc_limit_alone = 9653 
RTWc_limit_alone = 59930 

Commands details: 
total_CMD = 2383325 
n_nop = 2331341 
Read = 33484 
Write = 0 
L2_Alloc = 0 
L2_WB = 13937 
n_act = 2308 
n_pre = 2292 
n_ref = 0 
n_req = 40771 
total_req = 47421 

Dual Bus Interface Util: 
issued_total_row = 4600 
issued_total_col = 47421 
Row_Bus_Util =  0.001930 
CoL_Bus_Util = 0.019897 
Either_Row_CoL_Bus_Util = 0.021812 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.000712 
queue_avg = 0.177926 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.177926
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2383325 n_nop=2326275 n_act=2113 n_pre=2097 n_ref_event=13984 n_req=44978 n_rd=36862 n_rd_L2_A=0 n_write=0 n_wr_bk=15994 bw_util=0.04435
n_activity=283877 dram_eff=0.3724
bk0: 2480a 2364631i bk1: 2280a 2366263i bk2: 2224a 2366206i bk3: 2060a 2367181i bk4: 2600a 2361907i bk5: 2418a 2363160i bk6: 2568a 2362840i bk7: 2432a 2363857i bk8: 2928a 2358595i bk9: 2894a 2357970i bk10: 2272a 2365384i bk11: 2120a 2365389i bk12: 2048a 2367648i bk13: 1900a 2367630i bk14: 1888a 2369916i bk15: 1750a 2370701i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953355
Row_Buffer_Locality_read = 0.976724
Row_Buffer_Locality_write = 0.847215
Bank_Level_Parallism = 1.546431
Bank_Level_Parallism_Col = 1.556797
Bank_Level_Parallism_Ready = 1.086998
write_to_read_ratio_blp_rw_average = 0.670142
GrpLevelPara = 1.278237 

BW Util details:
bwutil = 0.044355 
total_CMD = 2383325 
util_bw = 105712 
Wasted_Col = 100617 
Wasted_Row = 22064 
Idle = 2154932 

BW Util Bottlenecks: 
RCDc_limit = 9491 
RCDWRc_limit = 7356 
WTRc_limit = 13559 
RTWc_limit = 84087 
CCDLc_limit = 35971 
rwq = 0 
CCDLc_limit_alone = 15648 
WTRc_limit_alone = 11090 
RTWc_limit_alone = 66233 

Commands details: 
total_CMD = 2383325 
n_nop = 2326275 
Read = 36862 
Write = 0 
L2_Alloc = 0 
L2_WB = 15994 
n_act = 2113 
n_pre = 2097 
n_ref = 13984 
n_req = 44978 
total_req = 52856 

Dual Bus Interface Util: 
issued_total_row = 4210 
issued_total_col = 52856 
Row_Bus_Util =  0.001766 
CoL_Bus_Util = 0.022177 
Either_Row_CoL_Bus_Util = 0.023937 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000280 
queue_avg = 0.222610 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.22261
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2383325 n_nop=2331565 n_act=2261 n_pre=2245 n_ref_event=0 n_req=40632 n_rd=33366 n_rd_L2_A=0 n_write=0 n_wr_bk=13918 bw_util=0.03968
n_activity=263536 dram_eff=0.3588
bk0: 1876a 2369245i bk1: 2448a 2365905i bk2: 1784a 2369511i bk3: 2216a 2367673i bk4: 2020a 2366552i bk5: 2608a 2363534i bk6: 2032a 2366155i bk7: 2572a 2363996i bk8: 2192a 2364040i bk9: 2940a 2358796i bk10: 1654a 2369889i bk11: 2192a 2366289i bk12: 1532a 2371050i bk13: 2048a 2367887i bk14: 1380a 2373383i bk15: 1872a 2370669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944723
Row_Buffer_Locality_read = 0.972067
Row_Buffer_Locality_write = 0.819158
Bank_Level_Parallism = 1.496073
Bank_Level_Parallism_Col = 1.480191
Bank_Level_Parallism_Ready = 1.063297
write_to_read_ratio_blp_rw_average = 0.661667
GrpLevelPara = 1.236710 

BW Util details:
bwutil = 0.039679 
total_CMD = 2383325 
util_bw = 94568 
Wasted_Col = 93388 
Wasted_Row = 20609 
Idle = 2174760 

BW Util Bottlenecks: 
RCDc_limit = 10233 
RCDWRc_limit = 7679 
WTRc_limit = 11850 
RTWc_limit = 74675 
CCDLc_limit = 31635 
rwq = 0 
CCDLc_limit_alone = 14071 
WTRc_limit_alone = 9807 
RTWc_limit_alone = 59154 

Commands details: 
total_CMD = 2383325 
n_nop = 2331565 
Read = 33366 
Write = 0 
L2_Alloc = 0 
L2_WB = 13918 
n_act = 2261 
n_pre = 2245 
n_ref = 0 
n_req = 40632 
total_req = 47284 

Dual Bus Interface Util: 
issued_total_row = 4506 
issued_total_col = 47284 
Row_Bus_Util =  0.001891 
CoL_Bus_Util = 0.019840 
Either_Row_CoL_Bus_Util = 0.021718 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.000580 
queue_avg = 0.173490 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.17349
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2383325 n_nop=2326581 n_act=2064 n_pre=2048 n_ref_event=94221445744656 n_req=44789 n_rd=36698 n_rd_L2_A=0 n_write=0 n_wr_bk=15951 bw_util=0.04418
n_activity=281394 dram_eff=0.3742
bk0: 2282a 2365414i bk1: 2416a 2364387i bk2: 2064a 2367443i bk3: 2216a 2365999i bk4: 2418a 2363485i bk5: 2608a 2362645i bk6: 2438a 2364067i bk7: 2556a 2361706i bk8: 2872a 2358196i bk9: 2936a 2359027i bk10: 2128a 2366117i bk11: 2192a 2366248i bk12: 1904a 2367776i bk13: 2048a 2367795i bk14: 1748a 2371225i bk15: 1872a 2370138i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954252
Row_Buffer_Locality_read = 0.977056
Row_Buffer_Locality_write = 0.850822
Bank_Level_Parallism = 1.548326
Bank_Level_Parallism_Col = 1.557466
Bank_Level_Parallism_Ready = 1.085987
write_to_read_ratio_blp_rw_average = 0.670096
GrpLevelPara = 1.279582 

BW Util details:
bwutil = 0.044181 
total_CMD = 2383325 
util_bw = 105298 
Wasted_Col = 99941 
Wasted_Row = 21168 
Idle = 2156918 

BW Util Bottlenecks: 
RCDc_limit = 9422 
RCDWRc_limit = 7025 
WTRc_limit = 13289 
RTWc_limit = 83524 
CCDLc_limit = 35575 
rwq = 0 
CCDLc_limit_alone = 15521 
WTRc_limit_alone = 10789 
RTWc_limit_alone = 65970 

Commands details: 
total_CMD = 2383325 
n_nop = 2326581 
Read = 36698 
Write = 0 
L2_Alloc = 0 
L2_WB = 15951 
n_act = 2064 
n_pre = 2048 
n_ref = 94221445744656 
n_req = 44789 
total_req = 52649 

Dual Bus Interface Util: 
issued_total_row = 4112 
issued_total_col = 52649 
Row_Bus_Util =  0.001725 
CoL_Bus_Util = 0.022091 
Either_Row_CoL_Bus_Util = 0.023809 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000300 
queue_avg = 0.216894 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.216894

========= L2 cache stats =========
L2_cache_bank[0]: Access = 101388, Miss = 15428, Miss_rate = 0.152, Pending_hits = 6350, Reservation_fails = 3791
L2_cache_bank[1]: Access = 93078, Miss = 18900, Miss_rate = 0.203, Pending_hits = 7021, Reservation_fails = 4224
L2_cache_bank[2]: Access = 113354, Miss = 18212, Miss_rate = 0.161, Pending_hits = 6251, Reservation_fails = 4106
L2_cache_bank[3]: Access = 92896, Miss = 18884, Miss_rate = 0.203, Pending_hits = 6859, Reservation_fails = 5055
L2_cache_bank[4]: Access = 92698, Miss = 19024, Miss_rate = 0.205, Pending_hits = 6898, Reservation_fails = 3693
L2_cache_bank[5]: Access = 101256, Miss = 15370, Miss_rate = 0.152, Pending_hits = 6424, Reservation_fails = 4545
L2_cache_bank[6]: Access = 92380, Miss = 19008, Miss_rate = 0.206, Pending_hits = 6524, Reservation_fails = 3734
L2_cache_bank[7]: Access = 113846, Miss = 18166, Miss_rate = 0.160, Pending_hits = 6475, Reservation_fails = 4814
L2_cache_bank[8]: Access = 100370, Miss = 15362, Miss_rate = 0.153, Pending_hits = 6313, Reservation_fails = 3344
L2_cache_bank[9]: Access = 92658, Miss = 18896, Miss_rate = 0.204, Pending_hits = 7088, Reservation_fails = 4462
L2_cache_bank[10]: Access = 113416, Miss = 18156, Miss_rate = 0.160, Pending_hits = 6245, Reservation_fails = 3886
L2_cache_bank[11]: Access = 91880, Miss = 18844, Miss_rate = 0.205, Pending_hits = 6631, Reservation_fails = 3718
L2_total_cache_accesses = 1199220
L2_total_cache_misses = 214250
L2_total_cache_miss_rate = 0.1787
L2_total_cache_pending_hits = 79079
L2_total_cache_reservation_fails = 49372
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 669255
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 72971
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 51419
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5849
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 156451
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 205272
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 31336
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6108
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 699
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 43523
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2097
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 950096
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 208854
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40240
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2443
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3406
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 43523
L2_cache_data_port_util = 0.098
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=1199220
icnt_total_pkts_simt_to_mem=456453
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 1551197
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 1655473
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000249867
	minimum = 0 (at node 0)
	maximum = 0.00156808 (at node 7)
Accepted packet rate average = 0.000249867
	minimum = 0 (at node 0)
	maximum = 0.00517832 (at node 7)
Injected flit rate average = 0.000270126
	minimum = 0 (at node 0)
	maximum = 0.00211509 (at node 7)
Accepted flit rate average= 0.000270126
	minimum = 0 (at node 0)
	maximum = 0.00517832 (at node 7)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.0635 (25 samples)
	minimum = 5 (25 samples)
	maximum = 215.4 (25 samples)
Network latency average = 19.892 (25 samples)
	minimum = 5 (25 samples)
	maximum = 211.76 (25 samples)
Flit latency average = 19.0796 (25 samples)
	minimum = 5 (25 samples)
	maximum = 211 (25 samples)
Fragmentation average = 0.000869645 (25 samples)
	minimum = 0 (25 samples)
	maximum = 47.68 (25 samples)
Injected packet rate average = 0.0759305 (25 samples)
	minimum = 0.0289818 (25 samples)
	maximum = 0.190717 (25 samples)
Accepted packet rate average = 0.0759305 (25 samples)
	minimum = 0.0272702 (25 samples)
	maximum = 0.112864 (25 samples)
Injected flit rate average = 0.0810369 (25 samples)
	minimum = 0.0378179 (25 samples)
	maximum = 0.190903 (25 samples)
Accepted flit rate average = 0.0810369 (25 samples)
	minimum = 0.0369342 (25 samples)
	maximum = 0.112864 (25 samples)
Injected packet size average = 1.06725 (25 samples)
Accepted packet size average = 1.06725 (25 samples)
Hops average = 1 (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 0 sec (300 sec)
gpgpu_simulation_rate = 498489 (inst/sec)
gpgpu_simulation_rate = 2579 (cycle/sec)
gpgpu_silicon_slowdown = 116324x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (23,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z13lud_perimeterPfii'
Destroy streams for kernel 26: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 26 
gpu_sim_cycle = 30231
gpu_sim_insn = 452640
gpu_ipc =      14.9727
gpu_tot_sim_cycle = 804059
gpu_tot_sim_insn = 149999496
gpu_tot_ipc =     186.5528
gpu_tot_issued_cta = 6344
gpu_occupancy = 3.1946% 
gpu_tot_occupancy = 35.5008% 
max_total_param_size = 0
gpu_stall_dramfull = 62221
gpu_stall_icnt2sh    = 207601
partiton_level_parallism =       0.0940
partiton_level_parallism_total  =       0.4413
partiton_level_parallism_util =       1.1185
partiton_level_parallism_util_total  =       1.8123
L2_BW  =       3.1571 GB/Sec
L2_BW_total  =      14.4367 GB/Sec
gpu_total_sim_rate=491801

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2453870
	L1I_total_cache_misses = 33862
	L1I_total_cache_miss_rate = 0.0138
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 22096
L1D_cache:
	L1D_cache_core[0]: Access = 27486, Miss = 16415, Miss_rate = 0.597, Pending_hits = 1608, Reservation_fails = 6237
	L1D_cache_core[1]: Access = 27312, Miss = 16337, Miss_rate = 0.598, Pending_hits = 1752, Reservation_fails = 9141
	L1D_cache_core[2]: Access = 27105, Miss = 16131, Miss_rate = 0.595, Pending_hits = 1799, Reservation_fails = 8403
	L1D_cache_core[3]: Access = 27264, Miss = 16213, Miss_rate = 0.595, Pending_hits = 1765, Reservation_fails = 6194
	L1D_cache_core[4]: Access = 27295, Miss = 16281, Miss_rate = 0.596, Pending_hits = 1838, Reservation_fails = 9149
	L1D_cache_core[5]: Access = 27327, Miss = 16365, Miss_rate = 0.599, Pending_hits = 1707, Reservation_fails = 6485
	L1D_cache_core[6]: Access = 27376, Miss = 16197, Miss_rate = 0.592, Pending_hits = 1605, Reservation_fails = 6290
	L1D_cache_core[7]: Access = 27151, Miss = 16153, Miss_rate = 0.595, Pending_hits = 1828, Reservation_fails = 9486
	L1D_cache_core[8]: Access = 27391, Miss = 16682, Miss_rate = 0.609, Pending_hits = 1648, Reservation_fails = 8735
	L1D_cache_core[9]: Access = 27120, Miss = 16472, Miss_rate = 0.607, Pending_hits = 1770, Reservation_fails = 8758
	L1D_cache_core[10]: Access = 26911, Miss = 16277, Miss_rate = 0.605, Pending_hits = 1960, Reservation_fails = 10662
	L1D_cache_core[11]: Access = 27903, Miss = 16502, Miss_rate = 0.591, Pending_hits = 1715, Reservation_fails = 6534
	L1D_cache_core[12]: Access = 27486, Miss = 16498, Miss_rate = 0.600, Pending_hits = 1646, Reservation_fails = 6618
	L1D_cache_core[13]: Access = 27166, Miss = 15881, Miss_rate = 0.585, Pending_hits = 1980, Reservation_fails = 5836
	L1D_cache_core[14]: Access = 27071, Miss = 16401, Miss_rate = 0.606, Pending_hits = 1798, Reservation_fails = 10759
	L1D_total_cache_accesses = 409364
	L1D_total_cache_misses = 244805
	L1D_total_cache_miss_rate = 0.5980
	L1D_total_cache_pending_hits = 26419
	L1D_total_cache_reservation_fails = 119287
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 148449
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39326
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26414
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 238484
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 119195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 148359
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 98814
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6321
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 92
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2420008
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 33862
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 22096
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 304224
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 148449
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 105140
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2453870

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 108639
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 91
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 10465
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 92
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 22096
ctas_completed 6344, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
21615, 17460, 7812, 7812, 7812, 7812, 7812, 7812, 7626, 7626, 7626, 7626, 7626, 7626, 7626, 7626, 7719, 7719, 7719, 7719, 7719, 7719, 7719, 7719, 7254, 7254, 7254, 7254, 7254, 7254, 7254, 7254, 7533, 7533, 7533, 7533, 7533, 7533, 7533, 7533, 
gpgpu_n_tot_thrd_icount = 155265504
gpgpu_n_tot_w_icount = 4852047
gpgpu_n_stall_shd_mem = 265310
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 238484
gpgpu_n_mem_write_global = 105140
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4867584
gpgpu_n_store_insn = 1682240
gpgpu_n_shmem_insn = 54614456
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4726176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 58968
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 11398
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 194944
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:967261	W0_Idle:5454431	W0_Scoreboard:5395541	W1:2844	W2:2664	W3:2484	W4:2304	W5:2124	W6:1944	W7:1764	W8:1584	W9:1404	W10:1224	W11:1044	W12:864	W13:684	W14:504	W15:306	W16:289296	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4539009
single_issue_nums: WS0:2456781	WS1:2395266	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1907872 {8:238484,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7570080 {72:105140,}
traffic_breakdown_coretomem[INST_ACC_R] = 89832 {8:11229,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 38157440 {40:953936,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1682240 {8:210280,}
traffic_breakdown_memtocore[INST_ACC_R] = 1796640 {40:44916,}
maxmflatency = 1145 
max_icnt2mem_latency = 958 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 260 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 66 
mrq_lat_table:189365 	6031 	26207 	17901 	13112 	3300 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	686832 	422931 	53903 	580 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	10510 	567 	143 	313765 	14881 	12041 	2565 	396 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	110255 	143719 	150608 	197667 	422545 	139413 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	726 	176 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     13261     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18456     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.351191 21.854015 13.407408 30.044445 11.360730 21.340000  9.746094 16.893047  9.659498 17.930347 12.765432 27.895834 23.576923 84.199997 26.515625 143.375000 
dram[1]: 21.464567 22.839695 24.057142 27.876289 17.686747 21.369127 14.725491 15.803030 11.696369 16.217196 17.441559 28.063158 32.388889 78.562500 67.562500 142.875000 
dram[2]: 21.710144 13.163743 28.589474 12.934132 20.467949 11.923445 17.574585  9.547893 16.753489  9.521127 26.750000 13.421769 78.937500 24.932432 145.000000 26.093750 
dram[3]: 24.710743 20.825758 27.714285 25.404041 22.567375 16.840910 15.271845 15.147208 16.217196 11.637255 26.323809 17.382551 89.785713 35.272728 144.250000 56.131580 
dram[4]: 13.339286 23.007751 13.453416 29.075270 11.766666 22.291666  9.647286 17.289618  9.665467 17.004694 14.482015 26.313726 22.119047 90.357140 27.883333 143.625000 
dram[5]: 20.529850 26.396397 24.930693 26.000000 17.642857 22.652483 14.449275 16.296875 12.023809 16.410959 18.295774 28.666666 33.328571 89.785713 71.066666 142.875000 
average row locality = 257380/13126 = 19.608410
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       648       980       687       976       798      1178       809      1158       883      1328       666       956       605       932       554       828 
dram[1]:       876       976       908       976      1057      1168      1085      1146      1247      1312       934       948       842       932       760       828 
dram[2]:       976       658       984       679      1170       803      1170       800      1324       885       996       631       932       603       840       542 
dram[3]:       972       890       984       901      1164      1070      1156      1073      1312      1250       984       897       932       838       840       749 
dram[4]:       651       984       684       976       796      1180       809      1160       879      1332       653       960       605       932       549       828 
dram[5]:       890       980       902       976      1066      1172      1076      1146      1243      1316       904       948       836       932       754       828 
total dram writes = 89933
bank skew: 1332/542 = 2.46
chip skew: 16012/13978 = 1.15
average mf latency per bank:
dram[0]:       6367      2650      6053      2900      5456      2555      5266      2863      4556      2612      4431      2413      3866      1611      4052      1758
dram[1]:       4814      2716      4745      2867      4496      2606      4675      2792      3819      2579      4185      2330      3774      1692      3901      1619
dram[2]:       2692      5896      2843      6195      2559      5110      2799      5304      2608      4341      2406      4305      1620      3738      1716      4193
dram[3]:       2764      4530      2825      4650      2666      4012      2743      4544      2615      3620      2433      4219      1683      3714      1602      3792
dram[4]:       6528      2640      6022      2912      5227      2547      4926      2950      4258      2585      4157      2427      3845      1616      4393      1693
dram[5]:       4597      2627      4547      2847      4075      2646      4398      2795      3626      2526      4291      2373      3960      1676      4024      1641
maximum mf latency per bank:
dram[0]:        673       509      1046       526      1088       590      1145       670       890       786       636       783       670       736       727       713
dram[1]:        760       502       763       484       709       591       970       727      1053       783      1053       695      1017       770      1028       757
dram[2]:        464       738       518      1010       670       996       695      1115       842       970       849       648       726       612       674       587
dram[3]:        514       850       476       848       636       658       645       945       785      1013       774      1035       786      1065       758       900
dram[4]:        822       429      1013       499      1044       677      1053       695       939       891       647       899       722       747       660       712
dram[5]:        720       493       743       486       709       628       759       731       910       762      1060       761      1078       775       987       764
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2476434 n_nop=2424319 n_act=2306 n_pre=2290 n_ref_event=94221443153488 n_req=40857 n_rd=33554 n_rd_L2_A=0 n_write=0 n_wr_bk=13986 bw_util=0.03839
n_activity=266491 dram_eff=0.3568
bk0: 1890a 2462272i bk1: 2504a 2458579i bk2: 1788a 2462714i bk3: 2216a 2460922i bk4: 2036a 2459451i bk5: 2612a 2456253i bk6: 2038a 2458886i bk7: 2580a 2455842i bk8: 2200a 2457098i bk9: 2940a 2452804i bk10: 1696a 2461674i bk11: 2200a 2459511i bk12: 1516a 2464001i bk13: 2060a 2461040i bk14: 1398a 2466721i bk15: 1880a 2464175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943828
Row_Buffer_Locality_read = 0.971538
Row_Buffer_Locality_write = 0.816514
Bank_Level_Parallism = 1.490448
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.065939
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.038394 
total_CMD = 2476434 
util_bw = 95080 
Wasted_Col = 94393 
Wasted_Row = 21605 
Idle = 2265356 

BW Util Bottlenecks: 
RCDc_limit = 10446 
RCDWRc_limit = 7915 
WTRc_limit = 11677 
RTWc_limit = 75581 
CCDLc_limit = 32486 
rwq = 0 
CCDLc_limit_alone = 14438 
WTRc_limit_alone = 9579 
RTWc_limit_alone = 59631 

Commands details: 
total_CMD = 2476434 
n_nop = 2424319 
Read = 33554 
Write = 0 
L2_Alloc = 0 
L2_WB = 13986 
n_act = 2306 
n_pre = 2290 
n_ref = 94221443153488 
n_req = 40857 
total_req = 47540 

Dual Bus Interface Util: 
issued_total_row = 4596 
issued_total_col = 47540 
Row_Bus_Util =  0.001856 
CoL_Bus_Util = 0.019197 
Either_Row_CoL_Bus_Util = 0.021044 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000403 
queue_avg = 0.167391 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.167391
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2476434 n_nop=2419379 n_act=2116 n_pre=2100 n_ref_event=4560869750798743682 n_req=44975 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=15995 bw_util=0.04269
n_activity=284167 dram_eff=0.372
bk0: 2282a 2459231i bk1: 2504a 2457391i bk2: 2068a 2460389i bk3: 2216a 2459459i bk4: 2398a 2457194i bk5: 2600a 2456220i bk6: 2446a 2457453i bk7: 2556a 2455515i bk8: 2882a 2451110i bk9: 2928a 2452223i bk10: 2198a 2457898i bk11: 2192a 2459015i bk12: 1902a 2460773i bk13: 2048a 2459574i bk14: 1772a 2463719i bk15: 1872a 2463442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953263
Row_Buffer_Locality_read = 0.976427
Row_Buffer_Locality_write = 0.847984
Bank_Level_Parallism = 1.536824
Bank_Level_Parallism_Col = 1.546833
Bank_Level_Parallism_Ready = 1.081904
write_to_read_ratio_blp_rw_average = 0.666903
GrpLevelPara = 1.267957 

BW Util details:
bwutil = 0.042690 
total_CMD = 2476434 
util_bw = 105718 
Wasted_Col = 100795 
Wasted_Row = 22158 
Idle = 2247763 

BW Util Bottlenecks: 
RCDc_limit = 9657 
RCDWRc_limit = 7305 
WTRc_limit = 13623 
RTWc_limit = 83160 
CCDLc_limit = 36285 
rwq = 0 
CCDLc_limit_alone = 15937 
WTRc_limit_alone = 11038 
RTWc_limit_alone = 65397 

Commands details: 
total_CMD = 2476434 
n_nop = 2419379 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 15995 
n_act = 2116 
n_pre = 2100 
n_ref = 4560869750798743682 
n_req = 44975 
total_req = 52859 

Dual Bus Interface Util: 
issued_total_row = 4216 
issued_total_col = 52859 
Row_Bus_Util =  0.001702 
CoL_Bus_Util = 0.021345 
Either_Row_CoL_Bus_Util = 0.023039 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000351 
queue_avg = 0.207340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.20734
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2476434 n_nop=2424250 n_act=2328 n_pre=2312 n_ref_event=0 n_req=40903 n_rd=33588 n_rd_L2_A=0 n_write=0 n_wr_bk=13993 bw_util=0.03843
n_activity=266355 dram_eff=0.3573
bk0: 2508a 2458406i bk1: 1890a 2461841i bk2: 2224a 2460302i bk3: 1780a 2462592i bk4: 2608a 2455576i bk5: 2038a 2459424i bk6: 2596a 2456869i bk7: 2036a 2458340i bk8: 2940a 2452069i bk9: 2206a 2456618i bk10: 2284a 2458781i bk11: 1618a 2462184i bk12: 2060a 2460746i bk13: 1522a 2464332i bk14: 1900a 2464047i bk15: 1378a 2467149i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943427
Row_Buffer_Locality_read = 0.971359
Row_Buffer_Locality_write = 0.815174
Bank_Level_Parallism = 1.500691
Bank_Level_Parallism_Col = 1.490795
Bank_Level_Parallism_Ready = 1.068985
write_to_read_ratio_blp_rw_average = 0.663274
GrpLevelPara = 1.239416 

BW Util details:
bwutil = 0.038427 
total_CMD = 2476434 
util_bw = 95162 
Wasted_Col = 94331 
Wasted_Row = 21968 
Idle = 2264973 

BW Util Bottlenecks: 
RCDc_limit = 10566 
RCDWRc_limit = 7936 
WTRc_limit = 11665 
RTWc_limit = 76139 
CCDLc_limit = 32465 
rwq = 0 
CCDLc_limit_alone = 14447 
WTRc_limit_alone = 9664 
RTWc_limit_alone = 60122 

Commands details: 
total_CMD = 2476434 
n_nop = 2424250 
Read = 33588 
Write = 0 
L2_Alloc = 0 
L2_WB = 13993 
n_act = 2328 
n_pre = 2312 
n_ref = 0 
n_req = 40903 
total_req = 47581 

Dual Bus Interface Util: 
issued_total_row = 4640 
issued_total_col = 47581 
Row_Bus_Util =  0.001874 
CoL_Bus_Util = 0.019214 
Either_Row_CoL_Bus_Util = 0.021072 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000709 
queue_avg = 0.171614 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.171614
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2476434 n_nop=2419324 n_act=2114 n_pre=2098 n_ref_event=13984 n_req=45028 n_rd=36902 n_rd_L2_A=0 n_write=0 n_wr_bk=16012 bw_util=0.04273
n_activity=284272 dram_eff=0.3723
bk0: 2504a 2457741i bk1: 2296a 2459342i bk2: 2224a 2459313i bk3: 2060a 2460289i bk4: 2600a 2455015i bk5: 2418a 2456268i bk6: 2568a 2455948i bk7: 2432a 2456965i bk8: 2928a 2451703i bk9: 2894a 2451078i bk10: 2272a 2458494i bk11: 2120a 2458499i bk12: 2048a 2460611i bk13: 1900a 2460671i bk14: 1888a 2463026i bk15: 1750a 2463811i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953385
Row_Buffer_Locality_read = 0.976722
Row_Buffer_Locality_write = 0.847403
Bank_Level_Parallism = 1.545887
Bank_Level_Parallism_Col = 1.556197
Bank_Level_Parallism_Ready = 1.086902
write_to_read_ratio_blp_rw_average = 0.670354
GrpLevelPara = 1.277868 

BW Util details:
bwutil = 0.042734 
total_CMD = 2476434 
util_bw = 105828 
Wasted_Col = 100778 
Wasted_Row = 22074 
Idle = 2247754 

BW Util Bottlenecks: 
RCDc_limit = 9503 
RCDWRc_limit = 7356 
WTRc_limit = 13561 
RTWc_limit = 84225 
CCDLc_limit = 36009 
rwq = 0 
CCDLc_limit_alone = 15659 
WTRc_limit_alone = 11092 
RTWc_limit_alone = 66344 

Commands details: 
total_CMD = 2476434 
n_nop = 2419324 
Read = 36902 
Write = 0 
L2_Alloc = 0 
L2_WB = 16012 
n_act = 2114 
n_pre = 2098 
n_ref = 13984 
n_req = 45028 
total_req = 52914 

Dual Bus Interface Util: 
issued_total_row = 4212 
issued_total_col = 52914 
Row_Bus_Util =  0.001701 
CoL_Bus_Util = 0.021367 
Either_Row_CoL_Bus_Util = 0.023061 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000280 
queue_avg = 0.214263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.214263
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2476434 n_nop=2424458 n_act=2281 n_pre=2265 n_ref_event=0 n_req=40778 n_rd=33482 n_rd_L2_A=0 n_write=0 n_wr_bk=13978 bw_util=0.03833
n_activity=265115 dram_eff=0.358
bk0: 1884a 2462358i bk1: 2476a 2458862i bk2: 1784a 2462613i bk3: 2216a 2460780i bk4: 2020a 2459660i bk5: 2620a 2456568i bk6: 2032a 2459263i bk7: 2584a 2457030i bk8: 2192a 2457150i bk9: 2956a 2451645i bk10: 1654a 2462995i bk11: 2204a 2459119i bk12: 1532a 2464101i bk13: 2064a 2460910i bk14: 1380a 2466493i bk15: 1884a 2463782i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944431
Row_Buffer_Locality_read = 0.971925
Row_Buffer_Locality_write = 0.818257
Bank_Level_Parallism = 1.493802
Bank_Level_Parallism_Col = 1.478499
Bank_Level_Parallism_Ready = 1.063063
write_to_read_ratio_blp_rw_average = 0.661754
GrpLevelPara = 1.235758 

BW Util details:
bwutil = 0.038329 
total_CMD = 2476434 
util_bw = 94920 
Wasted_Col = 93846 
Wasted_Row = 20905 
Idle = 2266763 

BW Util Bottlenecks: 
RCDc_limit = 10329 
RCDWRc_limit = 7763 
WTRc_limit = 11862 
RTWc_limit = 74936 
CCDLc_limit = 31730 
rwq = 0 
CCDLc_limit_alone = 14122 
WTRc_limit_alone = 9819 
RTWc_limit_alone = 59371 

Commands details: 
total_CMD = 2476434 
n_nop = 2424458 
Read = 33482 
Write = 0 
L2_Alloc = 0 
L2_WB = 13978 
n_act = 2281 
n_pre = 2265 
n_ref = 0 
n_req = 40778 
total_req = 47460 

Dual Bus Interface Util: 
issued_total_row = 4546 
issued_total_col = 47460 
Row_Bus_Util =  0.001836 
CoL_Bus_Util = 0.019165 
Either_Row_CoL_Bus_Util = 0.020988 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.000577 
queue_avg = 0.167345 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.167345
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2476434 n_nop=2419630 n_act=2065 n_pre=2049 n_ref_event=94221445744656 n_req=44839 n_rd=36738 n_rd_L2_A=0 n_write=0 n_wr_bk=15969 bw_util=0.04257
n_activity=281785 dram_eff=0.3741
bk0: 2298a 2458524i bk1: 2440a 2457466i bk2: 2064a 2460550i bk3: 2216a 2459107i bk4: 2418a 2456593i bk5: 2608a 2455753i bk6: 2438a 2457175i bk7: 2556a 2454814i bk8: 2872a 2451304i bk9: 2936a 2452135i bk10: 2128a 2459227i bk11: 2192a 2459358i bk12: 1904a 2460795i bk13: 2048a 2460781i bk14: 1748a 2464335i bk15: 1872a 2463248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954281
Row_Buffer_Locality_read = 0.977054
Row_Buffer_Locality_write = 0.851006
Bank_Level_Parallism = 1.547799
Bank_Level_Parallism_Col = 1.556865
Bank_Level_Parallism_Ready = 1.085893
write_to_read_ratio_blp_rw_average = 0.670308
GrpLevelPara = 1.279210 

BW Util details:
bwutil = 0.042567 
total_CMD = 2476434 
util_bw = 105414 
Wasted_Col = 100101 
Wasted_Row = 21175 
Idle = 2249744 

BW Util Bottlenecks: 
RCDc_limit = 9434 
RCDWRc_limit = 7025 
WTRc_limit = 13294 
RTWc_limit = 83661 
CCDLc_limit = 35613 
rwq = 0 
CCDLc_limit_alone = 15532 
WTRc_limit_alone = 10794 
RTWc_limit_alone = 66080 

Commands details: 
total_CMD = 2476434 
n_nop = 2419630 
Read = 36738 
Write = 0 
L2_Alloc = 0 
L2_WB = 15969 
n_act = 2065 
n_pre = 2049 
n_ref = 94221445744656 
n_req = 44839 
total_req = 52707 

Dual Bus Interface Util: 
issued_total_row = 4114 
issued_total_col = 52707 
Row_Bus_Util =  0.001661 
CoL_Bus_Util = 0.021283 
Either_Row_CoL_Bus_Util = 0.022938 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000299 
queue_avg = 0.208763 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.208763

========= L2 cache stats =========
L2_cache_bank[0]: Access = 101928, Miss = 15444, Miss_rate = 0.152, Pending_hits = 6374, Reservation_fails = 3957
L2_cache_bank[1]: Access = 94848, Miss = 19008, Miss_rate = 0.200, Pending_hits = 7081, Reservation_fails = 4646
L2_cache_bank[2]: Access = 113834, Miss = 18232, Miss_rate = 0.160, Pending_hits = 6287, Reservation_fails = 4355
L2_cache_bank[3]: Access = 93632, Miss = 18916, Miss_rate = 0.202, Pending_hits = 6931, Reservation_fails = 5561
L2_cache_bank[4]: Access = 94286, Miss = 19128, Miss_rate = 0.203, Pending_hits = 6946, Reservation_fails = 4043
L2_cache_bank[5]: Access = 101752, Miss = 15378, Miss_rate = 0.151, Pending_hits = 6448, Reservation_fails = 4634
L2_cache_bank[6]: Access = 92980, Miss = 19032, Miss_rate = 0.205, Pending_hits = 6572, Reservation_fails = 4068
L2_cache_bank[7]: Access = 114342, Miss = 18182, Miss_rate = 0.159, Pending_hits = 6511, Reservation_fails = 5062
L2_cache_bank[8]: Access = 100850, Miss = 15370, Miss_rate = 0.152, Pending_hits = 6337, Reservation_fails = 3508
L2_cache_bank[9]: Access = 94262, Miss = 19012, Miss_rate = 0.202, Pending_hits = 7136, Reservation_fails = 4826
L2_cache_bank[10]: Access = 113952, Miss = 18172, Miss_rate = 0.159, Pending_hits = 6281, Reservation_fails = 4132
L2_cache_bank[11]: Access = 92496, Miss = 18868, Miss_rate = 0.204, Pending_hits = 6679, Reservation_fails = 4050
L2_total_cache_accesses = 1209162
L2_total_cache_misses = 214742
L2_total_cache_miss_rate = 0.1776
L2_total_cache_pending_hits = 79583
L2_total_cache_reservation_fails = 52842
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 672879
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 72971
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 51473
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5849
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 156613
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 206666
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 35264
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6612
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 760
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 46993
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2280
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 953936
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 210280
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 44916
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2443
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3406
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 46993
L2_cache_data_port_util = 0.095
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=1209162
icnt_total_pkts_simt_to_mem=460008
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.59043
	minimum = 5
	maximum = 40
Network latency average = 5.57658
	minimum = 5
	maximum = 39
Slowest packet = 1563490
Flit latency average = 5.7535
	minimum = 5
	maximum = 38
Slowest flit = 1668564
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0156621
	minimum = 0.00516027 (at node 7)
	maximum = 0.0585492 (at node 16)
Accepted packet rate average = 0.0156621
	minimum = 0.00430022 (at node 17)
	maximum = 0.0250074 (at node 0)
Injected flit rate average = 0.0165356
	minimum = 0.0061857 (at node 7)
	maximum = 0.0585492 (at node 16)
Accepted flit rate average= 0.0165356
	minimum = 0.00496179 (at node 17)
	maximum = 0.0250074 (at node 0)
Injected packet length average = 1.05577
Accepted packet length average = 1.05577
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.4684 (26 samples)
	minimum = 5 (26 samples)
	maximum = 208.654 (26 samples)
Network latency average = 19.3414 (26 samples)
	minimum = 5 (26 samples)
	maximum = 205.115 (26 samples)
Flit latency average = 18.567 (26 samples)
	minimum = 5 (26 samples)
	maximum = 204.346 (26 samples)
Fragmentation average = 0.000836197 (26 samples)
	minimum = 0 (26 samples)
	maximum = 45.8462 (26 samples)
Injected packet rate average = 0.0736124 (26 samples)
	minimum = 0.0280656 (26 samples)
	maximum = 0.185634 (26 samples)
Accepted packet rate average = 0.0736124 (26 samples)
	minimum = 0.0263868 (26 samples)
	maximum = 0.109485 (26 samples)
Injected flit rate average = 0.0785561 (26 samples)
	minimum = 0.0366013 (26 samples)
	maximum = 0.185812 (26 samples)
Accepted flit rate average = 0.0785561 (26 samples)
	minimum = 0.0357045 (26 samples)
	maximum = 0.109485 (26 samples)
Injected packet size average = 1.06716 (26 samples)
Accepted packet size average = 1.06716 (26 samples)
Hops average = 1 (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 5 sec (305 sec)
gpgpu_simulation_rate = 491801 (inst/sec)
gpgpu_simulation_rate = 2636 (cycle/sec)
gpgpu_silicon_slowdown = 113808x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (23,23,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 2 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 27 '_Z12lud_internalPfii'
Destroy streams for kernel 27: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 27 
gpu_sim_cycle = 23876
gpu_sim_insn = 12594432
gpu_ipc =     527.4934
gpu_tot_sim_cycle = 827935
gpu_tot_sim_insn = 162593928
gpu_tot_ipc =     196.3849
gpu_tot_issued_cta = 6873
gpu_occupancy = 77.8964% 
gpu_tot_occupancy = 37.2070% 
max_total_param_size = 0
gpu_stall_dramfull = 84781
gpu_stall_icnt2sh    = 232068
partiton_level_parallism =       1.1863
partiton_level_parallism_total  =       0.4628
partiton_level_parallism_util =       1.8132
partiton_level_parallism_util_total  =       1.8124
L2_BW  =      38.7474 GB/Sec
L2_BW_total  =      15.1378 GB/Sec
gpu_total_sim_rate=497229

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2652774
	L1I_total_cache_misses = 35469
	L1I_total_cache_miss_rate = 0.0134
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 24175
L1D_cache:
	L1D_cache_core[0]: Access = 29662, Miss = 17755, Miss_rate = 0.599, Pending_hits = 1810, Reservation_fails = 6999
	L1D_cache_core[1]: Access = 29616, Miss = 17711, Miss_rate = 0.598, Pending_hits = 1928, Reservation_fails = 10690
	L1D_cache_core[2]: Access = 29281, Miss = 17462, Miss_rate = 0.596, Pending_hits = 1948, Reservation_fails = 9251
	L1D_cache_core[3]: Access = 29440, Miss = 17578, Miss_rate = 0.597, Pending_hits = 1934, Reservation_fails = 8073
	L1D_cache_core[4]: Access = 29599, Miss = 17585, Miss_rate = 0.594, Pending_hits = 2010, Reservation_fails = 9232
	L1D_cache_core[5]: Access = 29503, Miss = 17678, Miss_rate = 0.599, Pending_hits = 1894, Reservation_fails = 7658
	L1D_cache_core[6]: Access = 29616, Miss = 17456, Miss_rate = 0.589, Pending_hits = 1783, Reservation_fails = 8020
	L1D_cache_core[7]: Access = 29455, Miss = 17473, Miss_rate = 0.593, Pending_hits = 2058, Reservation_fails = 10427
	L1D_cache_core[8]: Access = 29631, Miss = 18052, Miss_rate = 0.609, Pending_hits = 1869, Reservation_fails = 9966
	L1D_cache_core[9]: Access = 29360, Miss = 17830, Miss_rate = 0.607, Pending_hits = 1927, Reservation_fails = 9470
	L1D_cache_core[10]: Access = 29279, Miss = 17738, Miss_rate = 0.606, Pending_hits = 2169, Reservation_fails = 11437
	L1D_cache_core[11]: Access = 30207, Miss = 17896, Miss_rate = 0.592, Pending_hits = 1867, Reservation_fails = 8220
	L1D_cache_core[12]: Access = 29790, Miss = 17972, Miss_rate = 0.603, Pending_hits = 1869, Reservation_fails = 7768
	L1D_cache_core[13]: Access = 29406, Miss = 17207, Miss_rate = 0.585, Pending_hits = 2164, Reservation_fails = 7025
	L1D_cache_core[14]: Access = 29375, Miss = 17849, Miss_rate = 0.608, Pending_hits = 1988, Reservation_fails = 11917
	L1D_total_cache_accesses = 443220
	L1D_total_cache_misses = 265242
	L1D_total_cache_miss_rate = 0.5984
	L1D_total_cache_pending_hits = 29218
	L1D_total_cache_reservation_fails = 136153
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.030
L1C_cache:
	L1C_total_cache_accesses = 161145
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 42134
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 29213
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 258269
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 136053
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 161055
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 106626
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6973
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2617305
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 35469
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 24175
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 329616
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 161145
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 113604
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2652774

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 124752
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 104
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 11197
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 100
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 24175
ctas_completed 6873, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
22266, 18111, 8463, 8463, 8463, 8463, 8463, 8463, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 7905, 7905, 7905, 7905, 7905, 7905, 7905, 7905, 8184, 8184, 8184, 8184, 8184, 8184, 8184, 8184, 
gpgpu_n_tot_thrd_icount = 167859936
gpgpu_n_tot_w_icount = 5245623
gpgpu_n_stall_shd_mem = 285197
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 258269
gpgpu_n_mem_write_global = 113604
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 5273856
gpgpu_n_store_insn = 1817664
gpgpu_n_shmem_insn = 59218872
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5132448
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 58968
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 14357
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 211872
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1052710	W0_Idle:5463869	W0_Scoreboard:5606056	W1:2844	W2:2664	W3:2484	W4:2304	W5:2124	W6:1944	W7:1764	W8:1584	W9:1404	W10:1224	W11:1044	W12:864	W13:684	W14:504	W15:306	W16:289296	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4932585
single_issue_nums: WS0:2653569	WS1:2592054	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2066152 {8:258269,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8179488 {72:113604,}
traffic_breakdown_coretomem[INST_ACC_R] = 90432 {8:11304,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41323040 {40:1033076,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1817664 {8:227208,}
traffic_breakdown_memtocore[INST_ACC_R] = 1808640 {40:45216,}
maxmflatency = 1181 
max_icnt2mem_latency = 958 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 265 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 66 
mrq_lat_table:196953 	6130 	26683 	18188 	13208 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	735017 	453022 	71174 	1101 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	10573 	579 	143 	335350 	16942 	15024 	4048 	533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	116284 	155362 	160446 	209459 	465101 	153623 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	736 	211 	16 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     13261     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18456     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.782353 22.503597 13.609756 30.260870 11.710407 22.052980  9.903101 17.228724  9.784452 17.836538 12.829268 28.103092 24.417721 85.387100 26.938461 139.176468 
dram[1]: 21.906977 23.849625 24.168224 28.323233 18.071428 22.211920 14.873786 16.070000 11.785016 16.477877 17.448717 28.103092 33.178082 81.090912 67.151512 139.764709 
dram[2]: 22.414286 13.635839 28.927835 13.017752 21.242039 12.284360 17.972527  9.627377 16.787331  9.652778 27.009523 13.402684 80.424240 25.826666 141.235291 26.246155 
dram[3]: 25.731707 21.320896 28.360001 25.297029 23.405594 17.213484 15.629807 15.195980 16.469027 11.732258 26.504673 17.311258 92.275864 36.119404 142.117645 55.615383 
dram[4]: 13.652941 23.770992 13.656442 29.200001 12.033019 23.082758  9.803846 17.576086  9.755320 16.940908 14.531915 26.466019 22.705883 91.689651 28.311476 138.882355 
dram[5]: 20.816177 27.477877 25.029127 26.452829 17.905882 23.489510 14.598086 16.592783 12.077181 16.625000 18.291666 28.694736 33.873238 92.275864 70.516129 139.764709 
average row locality = 265943/13320 = 19.965691
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       688      1032       711      1008       838      1228       833      1190       919      1380       690       988       625       958       566       844 
dram[1]:       916      1048       932      1016      1097      1236      1109      1180      1283      1384       958       988       862       968       772       848 
dram[2]:      1032       698      1020       695      1226       843      1206       816      1376       925      1032       647       960       627       858       550 
dram[3]:      1042       930      1032       917      1230      1110      1198      1089      1380      1290      1032       913       968       862       864       757 
dram[4]:       683      1040       708      1004       828      1234       833      1188       911      1386       677       988       621       962       561       842 
dram[5]:       922      1050       926      1016      1098      1238      1100      1182      1275      1384       928       988       852       968       766       848 
total dram writes = 93227
bank skew: 1386/550 = 2.52
chip skew: 16614/14466 = 1.15
average mf latency per bank:
dram[0]:       6088      3079      5930      3267      5273      2930      5194      3405      4439      3002      4698      3919      3859      2277      4086      2571
dram[1]:       4670      2699      4691      2929      4394      2591      4631      2832      3758      2545      4398      3265      3764      1842      3929      1833
dram[2]:       3283      5648      3355      6134      2961      4947      3289      5284      2966      4216      3944      4746      2355      3710      2701      4252
dram[3]:       2758      4400      2862      4639      2654      3929      2766      4535      2581      3555      3203      4557      1832      3690      1816      3836
dram[4]:       6312      3265      5900      3505      5105      2998      4859      3523      4174      2971      4440      4354      3860      2376      4425      2764
dram[5]:       4500      2627      4496      2903      4020      2639      4359      2840      3583      2506      4504      3325      3963      1837      4046      1870
maximum mf latency per bank:
dram[0]:        673      1166      1046       706      1088       882      1145       904       890       872       636       869       670      1128       727      1151
dram[1]:        760       653       763       594       709       591       970       727      1053       783      1053       728      1017       770      1028       757
dram[2]:       1125       738       714      1010       935       996       929      1115       989       970       943       648      1100       612      1112       587
dram[3]:        731       850       565       848       636       658       645       945       785      1013       774      1035       786      1065       758       900
dram[4]:        822      1181      1013       789      1044       938      1053       952       939       891       647       899       722      1164       660      1177
dram[5]:        720       787       743       578       709       628       759       731       910       762      1060       761      1078       775       987       764
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2549970 n_nop=2496192 n_act=2338 n_pre=2322 n_ref_event=94221443153488 n_req=42201 n_rd=34642 n_rd_L2_A=0 n_write=0 n_wr_bk=14498 bw_util=0.03854
n_activity=275246 dram_eff=0.3571
bk0: 1970a 2535233i bk1: 2612a 2531404i bk2: 1836a 2535813i bk3: 2280a 2533920i bk4: 2116a 2532460i bk5: 2716a 2529081i bk6: 2086a 2532106i bk7: 2644a 2528906i bk8: 2256a 2530111i bk9: 3020a 2525577i bk10: 1720a 2534879i bk11: 2232a 2532618i bk12: 1596a 2537207i bk13: 2168a 2534089i bk14: 1446a 2540030i bk15: 1944a 2537426i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944859
Row_Buffer_Locality_read = 0.972346
Row_Buffer_Locality_write = 0.818891
Bank_Level_Parallism = 1.487548
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.065055
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.038542 
total_CMD = 2549970 
util_bw = 98280 
Wasted_Col = 97795 
Wasted_Row = 21763 
Idle = 2332132 

BW Util Bottlenecks: 
RCDc_limit = 10482 
RCDWRc_limit = 8089 
WTRc_limit = 11953 
RTWc_limit = 78984 
CCDLc_limit = 33473 
rwq = 0 
CCDLc_limit_alone = 14742 
WTRc_limit_alone = 9815 
RTWc_limit_alone = 62391 

Commands details: 
total_CMD = 2549970 
n_nop = 2496192 
Read = 34642 
Write = 0 
L2_Alloc = 0 
L2_WB = 14498 
n_act = 2338 
n_pre = 2322 
n_ref = 94221443153488 
n_req = 42201 
total_req = 49140 

Dual Bus Interface Util: 
issued_total_row = 4660 
issued_total_col = 49140 
Row_Bus_Util =  0.001827 
CoL_Bus_Util = 0.019271 
Either_Row_CoL_Bus_Util = 0.021090 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000409 
queue_avg = 0.163863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.163863
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2549970 n_nop=2490987 n_act=2149 n_pre=2133 n_ref_event=4560869750798743682 n_req=46536 n_rd=38124 n_rd_L2_A=0 n_write=0 n_wr_bk=16597 bw_util=0.04292
n_activity=294289 dram_eff=0.3719
bk0: 2362a 2532115i bk1: 2648a 2529867i bk2: 2116a 2533517i bk3: 2296a 2532342i bk4: 2478a 2530186i bk5: 2736a 2528713i bk6: 2494a 2530655i bk7: 2624a 2528570i bk8: 2938a 2524064i bk9: 3032a 2524880i bk10: 2222a 2531091i bk11: 2232a 2531971i bk12: 1982a 2533962i bk13: 2192a 2532453i bk14: 1820a 2537060i bk15: 1952a 2536551i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954122
Row_Buffer_Locality_read = 0.977153
Row_Buffer_Locality_write = 0.849738
Bank_Level_Parallism = 1.533336
Bank_Level_Parallism_Col = 1.542209
Bank_Level_Parallism_Ready = 1.081292
write_to_read_ratio_blp_rw_average = 0.671129
GrpLevelPara = 1.267463 

BW Util details:
bwutil = 0.042919 
total_CMD = 2549970 
util_bw = 109442 
Wasted_Col = 104786 
Wasted_Row = 22313 
Idle = 2313429 

BW Util Bottlenecks: 
RCDc_limit = 9681 
RCDWRc_limit = 7478 
WTRc_limit = 14040 
RTWc_limit = 87201 
CCDLc_limit = 37453 
rwq = 0 
CCDLc_limit_alone = 16297 
WTRc_limit_alone = 11384 
RTWc_limit_alone = 68701 

Commands details: 
total_CMD = 2549970 
n_nop = 2490987 
Read = 38124 
Write = 0 
L2_Alloc = 0 
L2_WB = 16597 
n_act = 2149 
n_pre = 2133 
n_ref = 4560869750798743682 
n_req = 46536 
total_req = 54721 

Dual Bus Interface Util: 
issued_total_row = 4282 
issued_total_col = 54721 
Row_Bus_Util =  0.001679 
CoL_Bus_Util = 0.021459 
Either_Row_CoL_Bus_Util = 0.023131 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000339 
queue_avg = 0.202868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.202868
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2549970 n_nop=2496115 n_act=2359 n_pre=2343 n_ref_event=0 n_req=42254 n_rd=34680 n_rd_L2_A=0 n_write=0 n_wr_bk=14511 bw_util=0.03858
n_activity=275206 dram_eff=0.3575
bk0: 2622a 2531183i bk1: 1978a 2534814i bk2: 2296a 2533260i bk3: 1812a 2535921i bk4: 2722a 2528311i bk5: 2118a 2532337i bk6: 2668a 2529875i bk7: 2068a 2531628i bk8: 3022a 2524712i bk9: 2262a 2529554i bk10: 2320a 2531785i bk11: 1634a 2535533i bk12: 2174a 2533752i bk13: 1602a 2537525i bk14: 1972a 2537291i bk15: 1410a 2540527i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944502
Row_Buffer_Locality_read = 0.972174
Row_Buffer_Locality_write = 0.817798
Bank_Level_Parallism = 1.497502
Bank_Level_Parallism_Col = 1.486884
Bank_Level_Parallism_Ready = 1.068354
write_to_read_ratio_blp_rw_average = 0.668121
GrpLevelPara = 1.238960 

BW Util details:
bwutil = 0.038582 
total_CMD = 2549970 
util_bw = 98382 
Wasted_Col = 97863 
Wasted_Row = 22099 
Idle = 2331626 

BW Util Bottlenecks: 
RCDc_limit = 10598 
RCDWRc_limit = 8102 
WTRc_limit = 11984 
RTWc_limit = 79732 
CCDLc_limit = 33495 
rwq = 0 
CCDLc_limit_alone = 14743 
WTRc_limit_alone = 9934 
RTWc_limit_alone = 63030 

Commands details: 
total_CMD = 2549970 
n_nop = 2496115 
Read = 34680 
Write = 0 
L2_Alloc = 0 
L2_WB = 14511 
n_act = 2359 
n_pre = 2343 
n_ref = 0 
n_req = 42254 
total_req = 49191 

Dual Bus Interface Util: 
issued_total_row = 4702 
issued_total_col = 49191 
Row_Bus_Util =  0.001844 
CoL_Bus_Util = 0.019291 
Either_Row_CoL_Bus_Util = 0.021120 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000706 
queue_avg = 0.168237 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.168237
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2549970 n_nop=2490933 n_act=2147 n_pre=2131 n_ref_event=13984 n_req=46589 n_rd=38162 n_rd_L2_A=0 n_write=0 n_wr_bk=16614 bw_util=0.04296
n_activity=294321 dram_eff=0.3722
bk0: 2644a 2530250i bk1: 2384a 2532264i bk2: 2320a 2532170i bk3: 2092a 2533473i bk4: 2732a 2527642i bk5: 2498a 2529166i bk6: 2652a 2528887i bk7: 2464a 2530205i bk8: 3032a 2524243i bk9: 2950a 2523981i bk10: 2320a 2531400i bk11: 2136a 2531781i bk12: 2192a 2533514i bk13: 1980a 2533827i bk14: 1984a 2536006i bk15: 1782a 2537221i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954238
Row_Buffer_Locality_read = 0.977438
Row_Buffer_Locality_write = 0.849175
Bank_Level_Parallism = 1.542839
Bank_Level_Parallism_Col = 1.552049
Bank_Level_Parallism_Ready = 1.085903
write_to_read_ratio_blp_rw_average = 0.674663
GrpLevelPara = 1.277739 

BW Util details:
bwutil = 0.042962 
total_CMD = 2549970 
util_bw = 109552 
Wasted_Col = 104752 
Wasted_Row = 22224 
Idle = 2313442 

BW Util Bottlenecks: 
RCDc_limit = 9527 
RCDWRc_limit = 7543 
WTRc_limit = 13987 
RTWc_limit = 88308 
CCDLc_limit = 37184 
rwq = 0 
CCDLc_limit_alone = 16012 
WTRc_limit_alone = 11447 
RTWc_limit_alone = 69676 

Commands details: 
total_CMD = 2549970 
n_nop = 2490933 
Read = 38162 
Write = 0 
L2_Alloc = 0 
L2_WB = 16614 
n_act = 2147 
n_pre = 2131 
n_ref = 13984 
n_req = 46589 
total_req = 54776 

Dual Bus Interface Util: 
issued_total_row = 4278 
issued_total_col = 54776 
Row_Bus_Util =  0.001678 
CoL_Bus_Util = 0.021481 
Either_Row_CoL_Bus_Util = 0.023152 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000288 
queue_avg = 0.209853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.209853
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2549970 n_nop=2496418 n_act=2313 n_pre=2297 n_ref_event=0 n_req=42046 n_rd=34506 n_rd_L2_A=0 n_write=0 n_wr_bk=14466 bw_util=0.03841
n_activity=273449 dram_eff=0.3582
bk0: 1948a 2535232i bk1: 2594a 2531657i bk2: 1832a 2535779i bk3: 2272a 2533904i bk4: 2084a 2532725i bk5: 2730a 2529367i bk6: 2080a 2532536i bk7: 2640a 2530094i bk8: 2240a 2530299i bk9: 3034a 2524342i bk10: 1678a 2536141i bk11: 2232a 2532308i bk12: 1596a 2537415i bk13: 2178a 2533893i bk14: 1428a 2539821i bk15: 1940a 2537016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945346
Row_Buffer_Locality_read = 0.972671
Row_Buffer_Locality_write = 0.820292
Bank_Level_Parallism = 1.490483
Bank_Level_Parallism_Col = 1.474714
Bank_Level_Parallism_Ready = 1.062342
write_to_read_ratio_blp_rw_average = 0.665791
GrpLevelPara = 1.234691 

BW Util details:
bwutil = 0.038410 
total_CMD = 2549970 
util_bw = 97944 
Wasted_Col = 97204 
Wasted_Row = 21049 
Idle = 2333773 

BW Util Bottlenecks: 
RCDc_limit = 10365 
RCDWRc_limit = 7922 
WTRc_limit = 12200 
RTWc_limit = 78227 
CCDLc_limit = 32734 
rwq = 0 
CCDLc_limit_alone = 14442 
WTRc_limit_alone = 10105 
RTWc_limit_alone = 62030 

Commands details: 
total_CMD = 2549970 
n_nop = 2496418 
Read = 34506 
Write = 0 
L2_Alloc = 0 
L2_WB = 14466 
n_act = 2313 
n_pre = 2297 
n_ref = 0 
n_req = 42046 
total_req = 48972 

Dual Bus Interface Util: 
issued_total_row = 4610 
issued_total_col = 48972 
Row_Bus_Util =  0.001808 
CoL_Bus_Util = 0.019205 
Either_Row_CoL_Bus_Util = 0.021001 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.000560 
queue_avg = 0.164116 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.164116
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2549970 n_nop=2491336 n_act=2098 n_pre=2082 n_ref_event=94221445744656 n_req=46317 n_rd=37930 n_rd_L2_A=0 n_write=0 n_wr_bk=16541 bw_util=0.04272
n_activity=291365 dram_eff=0.3739
bk0: 2362a 2531577i bk1: 2580a 2530058i bk2: 2112a 2533679i bk3: 2296a 2531895i bk4: 2482a 2529726i bk5: 2740a 2528402i bk6: 2486a 2530363i bk7: 2628a 2527788i bk8: 2920a 2524316i bk9: 3032a 2524634i bk10: 2152a 2532437i bk11: 2232a 2532371i bk12: 1968a 2534020i bk13: 2192a 2533616i bk14: 1796a 2537667i bk15: 1952a 2536387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955027
Row_Buffer_Locality_read = 0.977722
Row_Buffer_Locality_write = 0.852391
Bank_Level_Parallism = 1.544164
Bank_Level_Parallism_Col = 1.552052
Bank_Level_Parallism_Ready = 1.085022
write_to_read_ratio_blp_rw_average = 0.673777
GrpLevelPara = 1.277699 

BW Util details:
bwutil = 0.042723 
total_CMD = 2549970 
util_bw = 108942 
Wasted_Col = 103937 
Wasted_Row = 21319 
Idle = 2315772 

BW Util Bottlenecks: 
RCDc_limit = 9458 
RCDWRc_limit = 7209 
WTRc_limit = 13757 
RTWc_limit = 87386 
CCDLc_limit = 36794 
rwq = 0 
CCDLc_limit_alone = 15925 
WTRc_limit_alone = 11174 
RTWc_limit_alone = 69100 

Commands details: 
total_CMD = 2549970 
n_nop = 2491336 
Read = 37930 
Write = 0 
L2_Alloc = 0 
L2_WB = 16541 
n_act = 2098 
n_pre = 2082 
n_ref = 94221445744656 
n_req = 46317 
total_req = 54471 

Dual Bus Interface Util: 
issued_total_row = 4180 
issued_total_col = 54471 
Row_Bus_Util =  0.001639 
CoL_Bus_Util = 0.021361 
Either_Row_CoL_Bus_Util = 0.022994 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000290 
queue_avg = 0.204726 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.204726

========= L2 cache stats =========
L2_cache_bank[0]: Access = 106324, Miss = 15908, Miss_rate = 0.150, Pending_hits = 6502, Reservation_fails = 3960
L2_cache_bank[1]: Access = 108880, Miss = 19632, Miss_rate = 0.180, Pending_hits = 7246, Reservation_fails = 4689
L2_cache_bank[2]: Access = 118222, Miss = 18696, Miss_rate = 0.158, Pending_hits = 6343, Reservation_fails = 4356
L2_cache_bank[3]: Access = 102800, Miss = 19712, Miss_rate = 0.192, Pending_hits = 7083, Reservation_fails = 5566
L2_cache_bank[4]: Access = 108112, Miss = 19804, Miss_rate = 0.183, Pending_hits = 7120, Reservation_fails = 4104
L2_cache_bank[5]: Access = 106524, Miss = 15794, Miss_rate = 0.148, Pending_hits = 6576, Reservation_fails = 4814
L2_cache_bank[6]: Access = 101868, Miss = 19876, Miss_rate = 0.195, Pending_hits = 6744, Reservation_fails = 4077
L2_cache_bank[7]: Access = 119118, Miss = 18598, Miss_rate = 0.156, Pending_hits = 6586, Reservation_fails = 5074
L2_cache_bank[8]: Access = 105238, Miss = 15778, Miss_rate = 0.150, Pending_hits = 6453, Reservation_fails = 3511
L2_cache_bank[9]: Access = 108448, Miss = 19628, Miss_rate = 0.181, Pending_hits = 7314, Reservation_fails = 4920
L2_cache_bank[10]: Access = 118332, Miss = 18580, Miss_rate = 0.157, Pending_hits = 6340, Reservation_fails = 4132
L2_cache_bank[11]: Access = 101664, Miss = 19652, Miss_rate = 0.193, Pending_hits = 6823, Reservation_fails = 4061
L2_total_cache_accesses = 1305530
L2_total_cache_misses = 221658
L2_total_cache_miss_rate = 0.1698
L2_total_cache_pending_hits = 81130
L2_total_cache_reservation_fails = 53264
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 743628
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 74466
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53189
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5997
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 161793
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 223594
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 35492
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6664
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 765
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 47267
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2295
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1033076
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 227208
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 45216
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2503
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 47267
L2_cache_data_port_util = 0.101
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=1305530
icnt_total_pkts_simt_to_mem=496796
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 61.8217
	minimum = 5
	maximum = 410
Network latency average = 57.1094
	minimum = 5
	maximum = 409
Slowest packet = 1616890
Flit latency average = 54.4448
	minimum = 5
	maximum = 409
Slowest flit = 1725200
Fragmentation average = 0.019488
	minimum = 0
	maximum = 339
Injected packet rate average = 0.193425
	minimum = 0.0748031 (at node 6)
	maximum = 0.594153 (at node 24)
Accepted packet rate average = 0.193425
	minimum = 0.0561652 (at node 25)
	maximum = 0.286648 (at node 10)
Injected flit rate average = 0.206555
	minimum = 0.0982577 (at node 6)
	maximum = 0.594153 (at node 24)
Accepted flit rate average= 0.206555
	minimum = 0.0767717 (at node 25)
	maximum = 0.286648 (at node 10)
Injected packet length average = 1.06788
Accepted packet length average = 1.06788
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22 (27 samples)
	minimum = 5 (27 samples)
	maximum = 216.111 (27 samples)
Network latency average = 20.7402 (27 samples)
	minimum = 5 (27 samples)
	maximum = 212.667 (27 samples)
Flit latency average = 19.8958 (27 samples)
	minimum = 5 (27 samples)
	maximum = 211.926 (27 samples)
Fragmentation average = 0.00152701 (27 samples)
	minimum = 0 (27 samples)
	maximum = 56.7037 (27 samples)
Injected packet rate average = 0.07805 (27 samples)
	minimum = 0.0297966 (27 samples)
	maximum = 0.200764 (27 samples)
Accepted packet rate average = 0.07805 (27 samples)
	minimum = 0.0274897 (27 samples)
	maximum = 0.116046 (27 samples)
Injected flit rate average = 0.0832968 (27 samples)
	minimum = 0.0388849 (27 samples)
	maximum = 0.200936 (27 samples)
Accepted flit rate average = 0.0832968 (27 samples)
	minimum = 0.0372255 (27 samples)
	maximum = 0.116046 (27 samples)
Injected packet size average = 1.06722 (27 samples)
Accepted packet size average = 1.06722 (27 samples)
Hops average = 1 (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 27 sec (327 sec)
gpgpu_simulation_rate = 497229 (inst/sec)
gpgpu_simulation_rate = 2531 (cycle/sec)
gpgpu_silicon_slowdown = 118530x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a30717d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 28: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 28 
gpu_sim_cycle = 27354
gpu_sim_insn = 19880
gpu_ipc =       0.7268
gpu_tot_sim_cycle = 855289
gpu_tot_sim_insn = 162613808
gpu_tot_ipc =     190.1273
gpu_tot_issued_cta = 6874
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 37.0967% 
max_total_param_size = 0
gpu_stall_dramfull = 84781
gpu_stall_icnt2sh    = 232068
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.4481
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8122
L2_BW  =       0.0498 GB/Sec
L2_BW_total  =      14.6552 GB/Sec
gpu_total_sim_rate=492769

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2654446
	L1I_total_cache_misses = 35481
	L1I_total_cache_miss_rate = 0.0134
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 24175
L1D_cache:
	L1D_cache_core[0]: Access = 29662, Miss = 17755, Miss_rate = 0.599, Pending_hits = 1810, Reservation_fails = 6999
	L1D_cache_core[1]: Access = 29647, Miss = 17727, Miss_rate = 0.598, Pending_hits = 1928, Reservation_fails = 10690
	L1D_cache_core[2]: Access = 29281, Miss = 17462, Miss_rate = 0.596, Pending_hits = 1948, Reservation_fails = 9251
	L1D_cache_core[3]: Access = 29440, Miss = 17578, Miss_rate = 0.597, Pending_hits = 1934, Reservation_fails = 8073
	L1D_cache_core[4]: Access = 29599, Miss = 17585, Miss_rate = 0.594, Pending_hits = 2010, Reservation_fails = 9232
	L1D_cache_core[5]: Access = 29503, Miss = 17678, Miss_rate = 0.599, Pending_hits = 1894, Reservation_fails = 7658
	L1D_cache_core[6]: Access = 29616, Miss = 17456, Miss_rate = 0.589, Pending_hits = 1783, Reservation_fails = 8020
	L1D_cache_core[7]: Access = 29455, Miss = 17473, Miss_rate = 0.593, Pending_hits = 2058, Reservation_fails = 10427
	L1D_cache_core[8]: Access = 29631, Miss = 18052, Miss_rate = 0.609, Pending_hits = 1869, Reservation_fails = 9966
	L1D_cache_core[9]: Access = 29360, Miss = 17830, Miss_rate = 0.607, Pending_hits = 1927, Reservation_fails = 9470
	L1D_cache_core[10]: Access = 29279, Miss = 17738, Miss_rate = 0.606, Pending_hits = 2169, Reservation_fails = 11437
	L1D_cache_core[11]: Access = 30207, Miss = 17896, Miss_rate = 0.592, Pending_hits = 1867, Reservation_fails = 8220
	L1D_cache_core[12]: Access = 29790, Miss = 17972, Miss_rate = 0.603, Pending_hits = 1869, Reservation_fails = 7768
	L1D_cache_core[13]: Access = 29406, Miss = 17207, Miss_rate = 0.585, Pending_hits = 2164, Reservation_fails = 7025
	L1D_cache_core[14]: Access = 29375, Miss = 17849, Miss_rate = 0.608, Pending_hits = 1988, Reservation_fails = 11917
	L1D_total_cache_accesses = 443251
	L1D_total_cache_misses = 265258
	L1D_total_cache_miss_rate = 0.5984
	L1D_total_cache_pending_hits = 29218
	L1D_total_cache_reservation_fails = 136153
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.030
L1C_cache:
	L1C_total_cache_accesses = 161151
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 42134
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 29213
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 258285
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 136053
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 161061
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 106641
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6973
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2618965
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 35481
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 24175
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 329632
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 161151
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 113619
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2654446

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 124752
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 104
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 11197
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 100
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 24175
ctas_completed 6874, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
22266, 18111, 8463, 8463, 8463, 8463, 8463, 8463, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 7905, 7905, 7905, 7905, 7905, 7905, 7905, 7905, 8184, 8184, 8184, 8184, 8184, 8184, 8184, 8184, 
gpgpu_n_tot_thrd_icount = 167954304
gpgpu_n_tot_w_icount = 5248572
gpgpu_n_stall_shd_mem = 285701
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 258285
gpgpu_n_mem_write_global = 113619
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 5274112
gpgpu_n_store_insn = 1817904
gpgpu_n_shmem_insn = 59223568
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5132544
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 59472
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 14357
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 211872
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1052710	W0_Idle:5495856	W0_Scoreboard:5625826	W1:3160	W2:2960	W3:2760	W4:2560	W5:2360	W6:2160	W7:1960	W8:1760	W9:1560	W10:1360	W11:1160	W12:960	W13:760	W14:560	W15:340	W16:289607	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4932585
single_issue_nums: WS0:2656518	WS1:2592054	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2066280 {8:258285,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8180568 {72:113619,}
traffic_breakdown_coretomem[INST_ACC_R] = 90528 {8:11316,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41325600 {40:1033140,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1817904 {8:227238,}
traffic_breakdown_memtocore[INST_ACC_R] = 1810560 {40:45264,}
maxmflatency = 1181 
max_icnt2mem_latency = 958 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 265 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 66 
mrq_lat_table:196977 	6130 	26698 	18189 	13208 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	735111 	453022 	71174 	1101 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	10585 	579 	143 	335381 	16942 	15024 	4048 	533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	116378 	155362 	160446 	209459 	465101 	153623 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	746 	211 	16 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     13261     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18456     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.782353 22.503597 13.609756 30.260870 11.710407 22.052980  9.903101 17.228724  9.784452 17.836538 12.829268 28.103092 24.417721 85.387100 26.938461 139.176468 
dram[1]: 21.906977 23.849625 24.168224 28.323233 18.071428 22.211920 14.873786 16.070000 11.785016 16.477877 17.448717 28.103092 33.178082 81.090912 67.151512 139.764709 
dram[2]: 22.006992 13.635839 28.927835 13.017752 21.242039 12.284360 17.972527  9.627377 16.787331  9.652778 27.009523 13.402684 78.088234 25.826666 141.235291 26.246155 
dram[3]: 25.588709 21.320896 28.360001 25.297029 23.405594 17.213484 15.629807 15.195980 16.469027 11.732258 26.504673 17.311258 89.266670 36.119404 142.117645 55.615383 
dram[4]: 13.619883 23.770992 13.656442 29.200001 12.033019 23.082758  9.803846 17.576086  9.755320 16.940908 14.531915 26.466019 22.465117 91.689651 28.311476 138.882355 
dram[5]: 20.722628 27.477877 25.029127 26.452829 17.905882 23.489510 14.598086 16.592783 12.077181 16.625000 18.291666 28.694736 33.430557 92.275864 70.516129 139.764709 
average row locality = 265983/13330 = 19.953714
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       688      1032       711      1008       838      1228       833      1190       919      1380       690       988       625       958       566       844 
dram[1]:       916      1048       932      1016      1097      1236      1109      1180      1283      1384       958       988       862       968       772       848 
dram[2]:      1034       698      1020       695      1226       843      1206       816      1376       925      1032       647       962       627       858       550 
dram[3]:      1042       930      1032       917      1230      1110      1198      1089      1380      1290      1032       913       972       862       864       757 
dram[4]:       683      1040       708      1004       828      1234       833      1188       911      1386       677       988       625       962       561       842 
dram[5]:       922      1050       926      1016      1098      1238      1100      1182      1275      1384       928       988       856       968       766       848 
total dram writes = 93243
bank skew: 1386/550 = 2.52
chip skew: 16618/14470 = 1.15
average mf latency per bank:
dram[0]:       6088      3079      5930      3267      5273      2930      5194      3405      4439      3002      4698      3919      3859      2281      4086      2571
dram[1]:       4670      2699      4691      2929      4394      2591      4631      2832      3758      2545      4398      3265      3764      1842      3929      1833
dram[2]:       3276      5648      3355      6134      2961      4947      3289      5284      2966      4216      3944      4746      2355      3710      2701      4252
dram[3]:       2758      4400      2862      4639      2654      3929      2766      4535      2581      3555      3203      4557      1825      3690      1816      3836
dram[4]:       6312      3265      5900      3505      5105      2998      4859      3523      4174      2971      4440      4354      3835      2380      4425      2764
dram[5]:       4500      2627      4496      2903      4020      2639      4359      2840      3583      2506      4504      3325      3944      1837      4046      1870
maximum mf latency per bank:
dram[0]:        673      1166      1046       706      1088       882      1145       904       890       872       636       869       670      1128       727      1151
dram[1]:        760       653       763       594       709       591       970       727      1053       783      1053       728      1017       770      1028       757
dram[2]:       1125       738       714      1010       935       996       929      1115       989       970       943       648      1100       612      1112       587
dram[3]:        731       850       565       848       636       658       645       945       785      1013       774      1035       786      1065       758       900
dram[4]:        822      1181      1013       789      1044       938      1053       952       939       891       647       899       722      1164       660      1177
dram[5]:        720       787       743       578       709       628       759       731       910       762      1060       761      1078       775       987       764
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2634218 n_nop=2580440 n_act=2338 n_pre=2322 n_ref_event=94221443153488 n_req=42201 n_rd=34642 n_rd_L2_A=0 n_write=0 n_wr_bk=14498 bw_util=0.03731
n_activity=275246 dram_eff=0.3571
bk0: 1970a 2619481i bk1: 2612a 2615652i bk2: 1836a 2620061i bk3: 2280a 2618168i bk4: 2116a 2616708i bk5: 2716a 2613329i bk6: 2086a 2616354i bk7: 2644a 2613154i bk8: 2256a 2614359i bk9: 3020a 2609825i bk10: 1720a 2619127i bk11: 2232a 2616866i bk12: 1596a 2621455i bk13: 2168a 2618337i bk14: 1446a 2624278i bk15: 1944a 2621674i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944859
Row_Buffer_Locality_read = 0.972346
Row_Buffer_Locality_write = 0.818891
Bank_Level_Parallism = 1.487548
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.065055
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.037309 
total_CMD = 2634218 
util_bw = 98280 
Wasted_Col = 97795 
Wasted_Row = 21763 
Idle = 2416380 

BW Util Bottlenecks: 
RCDc_limit = 10482 
RCDWRc_limit = 8089 
WTRc_limit = 11953 
RTWc_limit = 78984 
CCDLc_limit = 33473 
rwq = 0 
CCDLc_limit_alone = 14742 
WTRc_limit_alone = 9815 
RTWc_limit_alone = 62391 

Commands details: 
total_CMD = 2634218 
n_nop = 2580440 
Read = 34642 
Write = 0 
L2_Alloc = 0 
L2_WB = 14498 
n_act = 2338 
n_pre = 2322 
n_ref = 94221443153488 
n_req = 42201 
total_req = 49140 

Dual Bus Interface Util: 
issued_total_row = 4660 
issued_total_col = 49140 
Row_Bus_Util =  0.001769 
CoL_Bus_Util = 0.018654 
Either_Row_CoL_Bus_Util = 0.020415 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000409 
queue_avg = 0.158622 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.158622
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2634218 n_nop=2575235 n_act=2149 n_pre=2133 n_ref_event=4560869750798743682 n_req=46536 n_rd=38124 n_rd_L2_A=0 n_write=0 n_wr_bk=16597 bw_util=0.04155
n_activity=294289 dram_eff=0.3719
bk0: 2362a 2616363i bk1: 2648a 2614115i bk2: 2116a 2617765i bk3: 2296a 2616590i bk4: 2478a 2614434i bk5: 2736a 2612961i bk6: 2494a 2614903i bk7: 2624a 2612818i bk8: 2938a 2608312i bk9: 3032a 2609128i bk10: 2222a 2615339i bk11: 2232a 2616219i bk12: 1982a 2618210i bk13: 2192a 2616701i bk14: 1820a 2621308i bk15: 1952a 2620799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954122
Row_Buffer_Locality_read = 0.977153
Row_Buffer_Locality_write = 0.849738
Bank_Level_Parallism = 1.533336
Bank_Level_Parallism_Col = 1.542209
Bank_Level_Parallism_Ready = 1.081292
write_to_read_ratio_blp_rw_average = 0.671129
GrpLevelPara = 1.267463 

BW Util details:
bwutil = 0.041546 
total_CMD = 2634218 
util_bw = 109442 
Wasted_Col = 104786 
Wasted_Row = 22313 
Idle = 2397677 

BW Util Bottlenecks: 
RCDc_limit = 9681 
RCDWRc_limit = 7478 
WTRc_limit = 14040 
RTWc_limit = 87201 
CCDLc_limit = 37453 
rwq = 0 
CCDLc_limit_alone = 16297 
WTRc_limit_alone = 11384 
RTWc_limit_alone = 68701 

Commands details: 
total_CMD = 2634218 
n_nop = 2575235 
Read = 38124 
Write = 0 
L2_Alloc = 0 
L2_WB = 16597 
n_act = 2149 
n_pre = 2133 
n_ref = 4560869750798743682 
n_req = 46536 
total_req = 54721 

Dual Bus Interface Util: 
issued_total_row = 4282 
issued_total_col = 54721 
Row_Bus_Util =  0.001626 
CoL_Bus_Util = 0.020773 
Either_Row_CoL_Bus_Util = 0.022391 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000339 
queue_avg = 0.196380 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.19638
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2634218 n_nop=2580343 n_act=2363 n_pre=2347 n_ref_event=0 n_req=42264 n_rd=34688 n_rd_L2_A=0 n_write=0 n_wr_bk=14515 bw_util=0.03736
n_activity=275357 dram_eff=0.3574
bk0: 2630a 2615343i bk1: 1978a 2619057i bk2: 2296a 2617506i bk3: 1812a 2620167i bk4: 2722a 2612557i bk5: 2118a 2616585i bk6: 2668a 2614123i bk7: 2068a 2615876i bk8: 3022a 2608961i bk9: 2262a 2613804i bk10: 2320a 2616035i bk11: 1634a 2619783i bk12: 2174a 2617955i bk13: 1602a 2621773i bk14: 1972a 2621539i bk15: 1410a 2624775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944421
Row_Buffer_Locality_read = 0.972123
Row_Buffer_Locality_write = 0.817582
Bank_Level_Parallism = 1.497383
Bank_Level_Parallism_Col = 1.486788
Bank_Level_Parallism_Ready = 1.068338
write_to_read_ratio_blp_rw_average = 0.668053
GrpLevelPara = 1.238872 

BW Util details:
bwutil = 0.037357 
total_CMD = 2634218 
util_bw = 98406 
Wasted_Col = 97912 
Wasted_Row = 22140 
Idle = 2415760 

BW Util Bottlenecks: 
RCDc_limit = 10622 
RCDWRc_limit = 8115 
WTRc_limit = 11984 
RTWc_limit = 79745 
CCDLc_limit = 33507 
rwq = 0 
CCDLc_limit_alone = 14751 
WTRc_limit_alone = 9934 
RTWc_limit_alone = 63039 

Commands details: 
total_CMD = 2634218 
n_nop = 2580343 
Read = 34688 
Write = 0 
L2_Alloc = 0 
L2_WB = 14515 
n_act = 2363 
n_pre = 2347 
n_ref = 0 
n_req = 42264 
total_req = 49203 

Dual Bus Interface Util: 
issued_total_row = 4710 
issued_total_col = 49203 
Row_Bus_Util =  0.001788 
CoL_Bus_Util = 0.018678 
Either_Row_CoL_Bus_Util = 0.020452 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.000705 
queue_avg = 0.162910 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.16291
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2634218 n_nop=2575165 n_act=2149 n_pre=2133 n_ref_event=13984 n_req=46599 n_rd=38170 n_rd_L2_A=0 n_write=0 n_wr_bk=16618 bw_util=0.0416
n_activity=294418 dram_eff=0.3722
bk0: 2652a 2614468i bk1: 2384a 2616509i bk2: 2320a 2616417i bk3: 2092a 2617720i bk4: 2732a 2611889i bk5: 2498a 2613414i bk6: 2652a 2613135i bk7: 2464a 2614453i bk8: 3032a 2608492i bk9: 2950a 2608231i bk10: 2320a 2615650i bk11: 2136a 2616031i bk12: 2192a 2617693i bk13: 1980a 2618074i bk14: 1984a 2620253i bk15: 1782a 2621468i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954205
Row_Buffer_Locality_read = 0.977417
Row_Buffer_Locality_write = 0.849092
Bank_Level_Parallism = 1.542809
Bank_Level_Parallism_Col = 1.551968
Bank_Level_Parallism_Ready = 1.085884
write_to_read_ratio_blp_rw_average = 0.674684
GrpLevelPara = 1.277653 

BW Util details:
bwutil = 0.041597 
total_CMD = 2634218 
util_bw = 109576 
Wasted_Col = 104794 
Wasted_Row = 22236 
Idle = 2397612 

BW Util Bottlenecks: 
RCDc_limit = 9539 
RCDWRc_limit = 7549 
WTRc_limit = 13987 
RTWc_limit = 88336 
CCDLc_limit = 37196 
rwq = 0 
CCDLc_limit_alone = 16017 
WTRc_limit_alone = 11447 
RTWc_limit_alone = 69697 

Commands details: 
total_CMD = 2634218 
n_nop = 2575165 
Read = 38170 
Write = 0 
L2_Alloc = 0 
L2_WB = 16618 
n_act = 2149 
n_pre = 2133 
n_ref = 13984 
n_req = 46599 
total_req = 54788 

Dual Bus Interface Util: 
issued_total_row = 4282 
issued_total_col = 54788 
Row_Bus_Util =  0.001626 
CoL_Bus_Util = 0.020799 
Either_Row_CoL_Bus_Util = 0.022418 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000288 
queue_avg = 0.203164 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.203164
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2634218 n_nop=2580650 n_act=2315 n_pre=2299 n_ref_event=0 n_req=42056 n_rd=34514 n_rd_L2_A=0 n_write=0 n_wr_bk=14470 bw_util=0.03719
n_activity=273546 dram_eff=0.3581
bk0: 1956a 2619450i bk1: 2594a 2615902i bk2: 1832a 2620025i bk3: 2272a 2618150i bk4: 2084a 2616971i bk5: 2730a 2613615i bk6: 2080a 2616784i bk7: 2640a 2614342i bk8: 2240a 2614548i bk9: 3034a 2608592i bk10: 1678a 2620391i bk11: 2232a 2616558i bk12: 1596a 2621595i bk13: 2178a 2618141i bk14: 1428a 2624069i bk15: 1940a 2621264i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945311
Row_Buffer_Locality_read = 0.972649
Row_Buffer_Locality_write = 0.820207
Bank_Level_Parallism = 1.490465
Bank_Level_Parallism_Col = 1.474651
Bank_Level_Parallism_Ready = 1.062327
write_to_read_ratio_blp_rw_average = 0.665817
GrpLevelPara = 1.234610 

BW Util details:
bwutil = 0.037191 
total_CMD = 2634218 
util_bw = 97968 
Wasted_Col = 97246 
Wasted_Row = 21061 
Idle = 2417943 

BW Util Bottlenecks: 
RCDc_limit = 10377 
RCDWRc_limit = 7928 
WTRc_limit = 12200 
RTWc_limit = 78255 
CCDLc_limit = 32746 
rwq = 0 
CCDLc_limit_alone = 14447 
WTRc_limit_alone = 10105 
RTWc_limit_alone = 62051 

Commands details: 
total_CMD = 2634218 
n_nop = 2580650 
Read = 34514 
Write = 0 
L2_Alloc = 0 
L2_WB = 14470 
n_act = 2315 
n_pre = 2299 
n_ref = 0 
n_req = 42056 
total_req = 48984 

Dual Bus Interface Util: 
issued_total_row = 4614 
issued_total_col = 48984 
Row_Bus_Util =  0.001752 
CoL_Bus_Util = 0.018595 
Either_Row_CoL_Bus_Util = 0.020335 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.000560 
queue_avg = 0.158888 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.158888
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2634218 n_nop=2575568 n_act=2100 n_pre=2084 n_ref_event=94221445744656 n_req=46327 n_rd=37938 n_rd_L2_A=0 n_write=0 n_wr_bk=16545 bw_util=0.04137
n_activity=291463 dram_eff=0.3739
bk0: 2370a 2615795i bk1: 2580a 2614303i bk2: 2112a 2617925i bk3: 2296a 2616141i bk4: 2482a 2613972i bk5: 2740a 2612650i bk6: 2486a 2614611i bk7: 2628a 2612036i bk8: 2920a 2608565i bk9: 3032a 2608884i bk10: 2152a 2616687i bk11: 2232a 2616621i bk12: 1968a 2618198i bk13: 2192a 2617864i bk14: 1796a 2621915i bk15: 1952a 2620635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954994
Row_Buffer_Locality_read = 0.977700
Row_Buffer_Locality_write = 0.852307
Bank_Level_Parallism = 1.544131
Bank_Level_Parallism_Col = 1.551968
Bank_Level_Parallism_Ready = 1.085003
write_to_read_ratio_blp_rw_average = 0.673799
GrpLevelPara = 1.277610 

BW Util details:
bwutil = 0.041366 
total_CMD = 2634218 
util_bw = 108966 
Wasted_Col = 103980 
Wasted_Row = 21331 
Idle = 2399941 

BW Util Bottlenecks: 
RCDc_limit = 9470 
RCDWRc_limit = 7215 
WTRc_limit = 13757 
RTWc_limit = 87415 
CCDLc_limit = 36806 
rwq = 0 
CCDLc_limit_alone = 15930 
WTRc_limit_alone = 11174 
RTWc_limit_alone = 69122 

Commands details: 
total_CMD = 2634218 
n_nop = 2575568 
Read = 37938 
Write = 0 
L2_Alloc = 0 
L2_WB = 16545 
n_act = 2100 
n_pre = 2084 
n_ref = 94221445744656 
n_req = 46327 
total_req = 54483 

Dual Bus Interface Util: 
issued_total_row = 4184 
issued_total_col = 54483 
Row_Bus_Util =  0.001588 
CoL_Bus_Util = 0.020683 
Either_Row_CoL_Bus_Util = 0.022265 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000290 
queue_avg = 0.198199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.198199

========= L2 cache stats =========
L2_cache_bank[0]: Access = 106332, Miss = 15908, Miss_rate = 0.150, Pending_hits = 6502, Reservation_fails = 3960
L2_cache_bank[1]: Access = 108910, Miss = 19632, Miss_rate = 0.180, Pending_hits = 7246, Reservation_fails = 4689
L2_cache_bank[2]: Access = 118230, Miss = 18696, Miss_rate = 0.158, Pending_hits = 6343, Reservation_fails = 4356
L2_cache_bank[3]: Access = 102800, Miss = 19712, Miss_rate = 0.192, Pending_hits = 7083, Reservation_fails = 5566
L2_cache_bank[4]: Access = 108154, Miss = 19812, Miss_rate = 0.183, Pending_hits = 7120, Reservation_fails = 4104
L2_cache_bank[5]: Access = 106524, Miss = 15794, Miss_rate = 0.148, Pending_hits = 6576, Reservation_fails = 4814
L2_cache_bank[6]: Access = 101876, Miss = 19884, Miss_rate = 0.195, Pending_hits = 6744, Reservation_fails = 4077
L2_cache_bank[7]: Access = 119118, Miss = 18598, Miss_rate = 0.156, Pending_hits = 6586, Reservation_fails = 5074
L2_cache_bank[8]: Access = 105246, Miss = 15786, Miss_rate = 0.150, Pending_hits = 6453, Reservation_fails = 3511
L2_cache_bank[9]: Access = 108478, Miss = 19628, Miss_rate = 0.181, Pending_hits = 7314, Reservation_fails = 4920
L2_cache_bank[10]: Access = 118340, Miss = 18588, Miss_rate = 0.157, Pending_hits = 6340, Reservation_fails = 4132
L2_cache_bank[11]: Access = 101664, Miss = 19652, Miss_rate = 0.193, Pending_hits = 6823, Reservation_fails = 4061
L2_total_cache_accesses = 1305672
L2_total_cache_misses = 221690
L2_total_cache_miss_rate = 0.1698
L2_total_cache_pending_hits = 81130
L2_total_cache_reservation_fails = 53264
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 743692
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 74466
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53189
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5997
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 161793
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 223624
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 35508
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6664
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 773
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 47267
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2319
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1033140
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 227238
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 45264
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2503
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 47267
L2_cache_data_port_util = 0.098
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=1305672
icnt_total_pkts_simt_to_mem=496854
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 1688858
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 1802326
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000250488
	minimum = 0 (at node 0)
	maximum = 0.00157198 (at node 1)
Accepted packet rate average = 0.000250488
	minimum = 0 (at node 0)
	maximum = 0.0051912 (at node 1)
Injected flit rate average = 0.000270798
	minimum = 0 (at node 0)
	maximum = 0.00212035 (at node 1)
Accepted flit rate average= 0.000270798
	minimum = 0 (at node 0)
	maximum = 0.0051912 (at node 1)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.4037 (28 samples)
	minimum = 5 (28 samples)
	maximum = 208.821 (28 samples)
Network latency average = 20.181 (28 samples)
	minimum = 5 (28 samples)
	maximum = 205.286 (28 samples)
Flit latency average = 19.3638 (28 samples)
	minimum = 5 (28 samples)
	maximum = 204.536 (28 samples)
Fragmentation average = 0.00147247 (28 samples)
	minimum = 0 (28 samples)
	maximum = 54.6786 (28 samples)
Injected packet rate average = 0.0752714 (28 samples)
	minimum = 0.0287324 (28 samples)
	maximum = 0.19365 (28 samples)
Accepted packet rate average = 0.0752714 (28 samples)
	minimum = 0.0265079 (28 samples)
	maximum = 0.112087 (28 samples)
Injected flit rate average = 0.0803316 (28 samples)
	minimum = 0.0374961 (28 samples)
	maximum = 0.193835 (28 samples)
Accepted flit rate average = 0.0803316 (28 samples)
	minimum = 0.035896 (28 samples)
	maximum = 0.112087 (28 samples)
Injected packet size average = 1.06723 (28 samples)
Accepted packet size average = 1.06723 (28 samples)
Hops average = 1 (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 30 sec (330 sec)
gpgpu_simulation_rate = 492769 (inst/sec)
gpgpu_simulation_rate = 2591 (cycle/sec)
gpgpu_silicon_slowdown = 115785x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (22,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 3 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 29 '_Z13lud_perimeterPfii'
Destroy streams for kernel 29: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 29 
gpu_sim_cycle = 32119
gpu_sim_insn = 432960
gpu_ipc =      13.4799
gpu_tot_sim_cycle = 887408
gpu_tot_sim_insn = 163046768
gpu_tot_ipc =     183.7337
gpu_tot_issued_cta = 6896
gpu_occupancy = 3.0559% 
gpu_tot_occupancy = 35.3141% 
max_total_param_size = 0
gpu_stall_dramfull = 84781
gpu_stall_icnt2sh    = 232068
partiton_level_parallism =       0.0870
partiton_level_parallism_total  =       0.4350
partiton_level_parallism_util =       1.1008
partiton_level_parallism_util_total  =       1.8038
L2_BW  =       2.9339 GB/Sec
L2_BW_total  =      14.2310 GB/Sec
gpu_total_sim_rate=488163

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2667866
	L1I_total_cache_misses = 37196
	L1I_total_cache_miss_rate = 0.0139
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 24175
L1D_cache:
	L1D_cache_core[0]: Access = 29741, Miss = 17803, Miss_rate = 0.599, Pending_hits = 1810, Reservation_fails = 6999
	L1D_cache_core[1]: Access = 29726, Miss = 17775, Miss_rate = 0.598, Pending_hits = 1928, Reservation_fails = 10690
	L1D_cache_core[2]: Access = 29439, Miss = 17550, Miss_rate = 0.596, Pending_hits = 1964, Reservation_fails = 9251
	L1D_cache_core[3]: Access = 29598, Miss = 17666, Miss_rate = 0.597, Pending_hits = 1950, Reservation_fails = 8073
	L1D_cache_core[4]: Access = 29757, Miss = 17672, Miss_rate = 0.594, Pending_hits = 2026, Reservation_fails = 9232
	L1D_cache_core[5]: Access = 29661, Miss = 17758, Miss_rate = 0.599, Pending_hits = 1910, Reservation_fails = 7658
	L1D_cache_core[6]: Access = 29774, Miss = 17536, Miss_rate = 0.589, Pending_hits = 1799, Reservation_fails = 8020
	L1D_cache_core[7]: Access = 29613, Miss = 17553, Miss_rate = 0.593, Pending_hits = 2074, Reservation_fails = 10427
	L1D_cache_core[8]: Access = 29789, Miss = 18132, Miss_rate = 0.609, Pending_hits = 1885, Reservation_fails = 9966
	L1D_cache_core[9]: Access = 29439, Miss = 17878, Miss_rate = 0.607, Pending_hits = 1927, Reservation_fails = 9470
	L1D_cache_core[10]: Access = 29358, Miss = 17786, Miss_rate = 0.606, Pending_hits = 2169, Reservation_fails = 11437
	L1D_cache_core[11]: Access = 30286, Miss = 17944, Miss_rate = 0.592, Pending_hits = 1867, Reservation_fails = 8220
	L1D_cache_core[12]: Access = 29869, Miss = 18020, Miss_rate = 0.603, Pending_hits = 1869, Reservation_fails = 7768
	L1D_cache_core[13]: Access = 29485, Miss = 17255, Miss_rate = 0.585, Pending_hits = 2164, Reservation_fails = 7025
	L1D_cache_core[14]: Access = 29454, Miss = 17897, Miss_rate = 0.608, Pending_hits = 1988, Reservation_fails = 11917
	L1D_total_cache_accesses = 444989
	L1D_total_cache_misses = 266225
	L1D_total_cache_miss_rate = 0.5983
	L1D_total_cache_pending_hits = 29330
	L1D_total_cache_reservation_fails = 136153
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 161349
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 42134
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 29325
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 259229
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 136053
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 161259
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 107300
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6996
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2630670
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 37196
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 24175
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 330688
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 161349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 114301
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2667866

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 124752
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 104
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 11197
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 100
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 24175
ctas_completed 6896, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
23472, 18111, 8463, 8463, 8463, 8463, 8463, 8463, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 7905, 7905, 7905, 7905, 7905, 7905, 7905, 7905, 8184, 8184, 8184, 8184, 8184, 8184, 8184, 8184, 
gpgpu_n_tot_thrd_icount = 168803328
gpgpu_n_tot_w_icount = 5275104
gpgpu_n_stall_shd_mem = 290629
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 259229
gpgpu_n_mem_write_global = 114301
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 5291008
gpgpu_n_store_insn = 1828816
gpgpu_n_shmem_insn = 59363664
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5136768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 64400
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 14357
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 211872
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1057570	W0_Idle:6146460	W0_Scoreboard:5906596	W1:3160	W2:2960	W3:2760	W4:2560	W5:2360	W6:2160	W7:1960	W8:1760	W9:1560	W10:1360	W11:1160	W12:960	W13:760	W14:560	W15:340	W16:315545	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4933179
single_issue_nums: WS0:2674608	WS1:2600496	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2073832 {8:259229,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8229672 {72:114301,}
traffic_breakdown_coretomem[INST_ACC_R] = 99880 {8:12485,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41476640 {40:1036916,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1828816 {8:228602,}
traffic_breakdown_memtocore[INST_ACC_R] = 1997600 {40:49940,}
maxmflatency = 1181 
max_icnt2mem_latency = 958 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 264 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 66 
mrq_lat_table:197132 	6134 	26844 	18232 	13224 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	740251 	453022 	71174 	1101 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	11715 	613 	148 	336982 	16967 	15024 	4048 	533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	120751 	156128 	160447 	209459 	465101 	153623 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	777 	211 	16 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.275281 21.106667 13.609756 30.260870 11.710407 22.052980  9.903101 17.228724  9.784452 17.836538 12.829268 28.103092 24.417721 83.093750 26.938461 139.176468 
dram[1]: 20.773722 21.850340 24.168224 28.323233 18.071428 22.211920 14.873786 16.070000 11.785016 16.477877 17.448717 28.103092 33.178082 79.000000 67.151512 139.764709 
dram[2]: 20.423077 13.384181 28.927835 13.017752 21.242039 12.284360 17.972527  9.627377 16.787331  9.652778 27.009523 13.402684 74.027779 25.826666 141.235291 26.246155 
dram[3]: 23.394161 20.775362 28.360001 25.297029 23.405594 17.213484 15.629807 15.195980 16.469027 11.732258 26.504673 17.311258 89.533333 36.119404 142.117645 55.615383 
dram[4]: 13.301136 22.041958 13.656442 29.200001 12.033019 23.082758  9.803846 17.576086  9.755320 16.940908 14.531915 26.466019 22.558140 88.866669 28.311476 138.882355 
dram[5]: 20.077465 25.080000 25.029127 26.452829 17.905882 23.489510 14.598086 16.592783 12.077181 16.625000 18.291666 28.694736 33.541668 92.275864 70.516129 139.764709 
average row locality = 266347/13444 = 19.811588
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       696      1044       711      1008       838      1228       833      1190       919      1380       690       988       625       966       566       844 
dram[1]:       924      1064       932      1016      1097      1236      1109      1180      1283      1384       958       988       862       972       772       848 
dram[2]:      1048       702      1020       695      1226       843      1206       816      1376       925      1032       647       966       627       858       550 
dram[3]:      1058       934      1032       917      1230      1110      1198      1089      1380      1290      1032       913       972       862       864       757 
dram[4]:       691      1052       708      1004       828      1234       833      1188       911      1386       677       988       625       968       561       842 
dram[5]:       930      1062       926      1016      1098      1238      1100      1182      1275      1384       928       988       856       968       766       848 
total dram writes = 93387
bank skew: 1386/550 = 2.52
chip skew: 16638/14496 = 1.15
average mf latency per bank:
dram[0]:       6018      3056      5930      3280      5273      2940      5194      3416      4439      3011      4698      3927      3884      2340      4086      2586
dram[1]:       4629      2658      4691      2929      4394      2591      4631      2832      3758      2545      4398      3265      3783      1871      3929      1833
dram[2]:       3245      5616      3367      6134      2971      4947      3299      5284      2975      4216      3952      4746      2430      3735      2715      4252
dram[3]:       2716      4382      2862      4639      2654      3929      2766      4535      2581      3555      3203      4557      1861      3708      1816      3836
dram[4]:       6239      3240      5900      3517      5105      3008      4859      3534      4174      2980      4440      4363      3866      2440      4425      2779
dram[5]:       4461      2597      4496      2903      4020      2639      4359      2840      3583      2506      4504      3325      3967      1870      4046      1870
maximum mf latency per bank:
dram[0]:        673      1166      1046       706      1088       882      1145       904       890       872       636       869       670      1128       727      1151
dram[1]:        760       653       763       594       709       591       970       727      1053       783      1053       728      1017       770      1028       757
dram[2]:       1125       738       714      1010       935       996       929      1115       989       970       943       648      1100       612      1112       587
dram[3]:        731       850       565       848       636       658       645       945       785      1013       774      1035       786      1065       758       900
dram[4]:        822      1181      1013       789      1044       938      1053       952       939       891       647       899       722      1164       660      1177
dram[5]:        720       787       743       578       709       628       759       731       910       762      1060       761      1078       775       987       764
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2733142 n_nop=2679240 n_act=2358 n_pre=2342 n_ref_event=94221443153488 n_req=42271 n_rd=34698 n_rd_L2_A=0 n_write=0 n_wr_bk=14526 bw_util=0.03602
n_activity=276241 dram_eff=0.3564
bk0: 1986a 2718179i bk1: 2644a 2714195i bk2: 1836a 2718965i bk3: 2280a 2717078i bk4: 2116a 2715618i bk5: 2716a 2712245i bk6: 2086a 2715273i bk7: 2644a 2712074i bk8: 2256a 2713282i bk9: 3020a 2708750i bk10: 1720a 2718054i bk11: 2232a 2715794i bk12: 1596a 2720385i bk13: 2176a 2717175i bk14: 1446a 2723213i bk15: 1944a 2720610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944477
Row_Buffer_Locality_read = 0.972102
Row_Buffer_Locality_write = 0.817906
Bank_Level_Parallism = 1.486083
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064944
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.036020 
total_CMD = 2733142 
util_bw = 98448 
Wasted_Col = 98069 
Wasted_Row = 22064 
Idle = 2514561 

BW Util Bottlenecks: 
RCDc_limit = 10602 
RCDWRc_limit = 8156 
WTRc_limit = 11958 
RTWc_limit = 79044 
CCDLc_limit = 33529 
rwq = 0 
CCDLc_limit_alone = 14783 
WTRc_limit_alone = 9820 
RTWc_limit_alone = 62436 

Commands details: 
total_CMD = 2733142 
n_nop = 2679240 
Read = 34698 
Write = 0 
L2_Alloc = 0 
L2_WB = 14526 
n_act = 2358 
n_pre = 2342 
n_ref = 94221443153488 
n_req = 42271 
total_req = 49224 

Dual Bus Interface Util: 
issued_total_row = 4700 
issued_total_col = 49224 
Row_Bus_Util =  0.001720 
CoL_Bus_Util = 0.018010 
Either_Row_CoL_Bus_Util = 0.019722 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000408 
queue_avg = 0.153257 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.153257
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2733142 n_nop=2674029 n_act=2172 n_pre=2156 n_ref_event=4560869750798743682 n_req=46606 n_rd=38180 n_rd_L2_A=0 n_write=0 n_wr_bk=16625 bw_util=0.0401
n_activity=295376 dram_eff=0.3711
bk0: 2378a 2715063i bk1: 2680a 2712599i bk2: 2116a 2716668i bk3: 2296a 2715499i bk4: 2478a 2713343i bk5: 2736a 2711876i bk6: 2494a 2713825i bk7: 2624a 2711740i bk8: 2938a 2707236i bk9: 3032a 2708053i bk10: 2222a 2714266i bk11: 2232a 2715146i bk12: 1982a 2717138i bk13: 2200a 2715562i bk14: 1820a 2720243i bk15: 1952a 2719737i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953697
Row_Buffer_Locality_read = 0.976899
Row_Buffer_Locality_write = 0.848564
Bank_Level_Parallism = 1.531719
Bank_Level_Parallism_Col = 1.541183
Bank_Level_Parallism_Ready = 1.081186
write_to_read_ratio_blp_rw_average = 0.670658
GrpLevelPara = 1.266903 

BW Util details:
bwutil = 0.040104 
total_CMD = 2733142 
util_bw = 109610 
Wasted_Col = 105087 
Wasted_Row = 22621 
Idle = 2495824 

BW Util Bottlenecks: 
RCDc_limit = 9813 
RCDWRc_limit = 7561 
WTRc_limit = 14040 
RTWc_limit = 87255 
CCDLc_limit = 37512 
rwq = 0 
CCDLc_limit_alone = 16345 
WTRc_limit_alone = 11384 
RTWc_limit_alone = 68744 

Commands details: 
total_CMD = 2733142 
n_nop = 2674029 
Read = 38180 
Write = 0 
L2_Alloc = 0 
L2_WB = 16625 
n_act = 2172 
n_pre = 2156 
n_ref = 4560869750798743682 
n_req = 46606 
total_req = 54805 

Dual Bus Interface Util: 
issued_total_row = 4328 
issued_total_col = 54805 
Row_Bus_Util =  0.001584 
CoL_Bus_Util = 0.020052 
Either_Row_CoL_Bus_Util = 0.021628 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000338 
queue_avg = 0.189623 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.189623
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2733142 n_nop=2679160 n_act=2382 n_pre=2366 n_ref_event=0 n_req=42323 n_rd=34736 n_rd_L2_A=0 n_write=0 n_wr_bk=14537 bw_util=0.03606
n_activity=276219 dram_eff=0.3568
bk0: 2662a 2713846i bk1: 1986a 2717847i bk2: 2296a 2716416i bk3: 1812a 2719081i bk4: 2722a 2711473i bk5: 2118a 2715506i bk6: 2668a 2713046i bk7: 2068a 2714800i bk8: 3022a 2707887i bk9: 2262a 2712731i bk10: 2320a 2714964i bk11: 1634a 2718712i bk12: 2182a 2716795i bk13: 1602a 2720699i bk14: 1972a 2720469i bk15: 1410a 2723707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944049
Row_Buffer_Locality_read = 0.971931
Row_Buffer_Locality_write = 0.816396
Bank_Level_Parallism = 1.496171
Bank_Level_Parallism_Col = 1.486022
Bank_Level_Parallism_Ready = 1.068241
write_to_read_ratio_blp_rw_average = 0.667573
GrpLevelPara = 1.238434 

BW Util details:
bwutil = 0.036056 
total_CMD = 2733142 
util_bw = 98546 
Wasted_Col = 98151 
Wasted_Row = 22400 
Idle = 2514045 

BW Util Bottlenecks: 
RCDc_limit = 10718 
RCDWRc_limit = 8186 
WTRc_limit = 12002 
RTWc_limit = 79789 
CCDLc_limit = 33555 
rwq = 0 
CCDLc_limit_alone = 14789 
WTRc_limit_alone = 9950 
RTWc_limit_alone = 63075 

Commands details: 
total_CMD = 2733142 
n_nop = 2679160 
Read = 34736 
Write = 0 
L2_Alloc = 0 
L2_WB = 14537 
n_act = 2382 
n_pre = 2366 
n_ref = 0 
n_req = 42323 
total_req = 49273 

Dual Bus Interface Util: 
issued_total_row = 4748 
issued_total_col = 49273 
Row_Bus_Util =  0.001737 
CoL_Bus_Util = 0.018028 
Either_Row_CoL_Bus_Util = 0.019751 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.000722 
queue_avg = 0.157343 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.157343
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2733142 n_nop=2673995 n_act=2166 n_pre=2150 n_ref_event=13984 n_req=46649 n_rd=38210 n_rd_L2_A=0 n_write=0 n_wr_bk=16638 bw_util=0.04014
n_activity=295247 dram_eff=0.3715
bk0: 2676a 2712998i bk1: 2392a 2715303i bk2: 2320a 2715328i bk3: 2092a 2716633i bk4: 2732a 2710803i bk5: 2498a 2712334i bk6: 2652a 2712057i bk7: 2464a 2713377i bk8: 3032a 2707416i bk9: 2950a 2707155i bk10: 2320a 2714574i bk11: 2136a 2714957i bk12: 2200a 2716619i bk13: 1980a 2717006i bk14: 1984a 2719188i bk15: 1782a 2720404i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953890
Row_Buffer_Locality_read = 0.977231
Row_Buffer_Locality_write = 0.848205
Bank_Level_Parallism = 1.541499
Bank_Level_Parallism_Col = 1.551183
Bank_Level_Parallism_Ready = 1.085790
write_to_read_ratio_blp_rw_average = 0.674283
GrpLevelPara = 1.277251 

BW Util details:
bwutil = 0.040135 
total_CMD = 2733142 
util_bw = 109696 
Wasted_Col = 105004 
Wasted_Row = 22474 
Idle = 2495968 

BW Util Bottlenecks: 
RCDc_limit = 9635 
RCDWRc_limit = 7612 
WTRc_limit = 13987 
RTWc_limit = 88360 
CCDLc_limit = 37233 
rwq = 0 
CCDLc_limit_alone = 16051 
WTRc_limit_alone = 11447 
RTWc_limit_alone = 69718 

Commands details: 
total_CMD = 2733142 
n_nop = 2673995 
Read = 38210 
Write = 0 
L2_Alloc = 0 
L2_WB = 16638 
n_act = 2166 
n_pre = 2150 
n_ref = 13984 
n_req = 46649 
total_req = 54848 

Dual Bus Interface Util: 
issued_total_row = 4316 
issued_total_col = 54848 
Row_Bus_Util =  0.001579 
CoL_Bus_Util = 0.020068 
Either_Row_CoL_Bus_Util = 0.021641 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000287 
queue_avg = 0.196064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.196064
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2733142 n_nop=2679460 n_act=2333 n_pre=2317 n_ref_event=0 n_req=42121 n_rd=34566 n_rd_L2_A=0 n_write=0 n_wr_bk=14496 bw_util=0.0359
n_activity=274464 dram_eff=0.3575
bk0: 1964a 2718217i bk1: 2626a 2714459i bk2: 1832a 2718930i bk3: 2272a 2717060i bk4: 2084a 2715883i bk5: 2730a 2712531i bk6: 2080a 2715704i bk7: 2640a 2713265i bk8: 2240a 2713472i bk9: 3034a 2707517i bk10: 1678a 2719316i bk11: 2232a 2715486i bk12: 1604a 2720523i bk13: 2182a 2717018i bk14: 1428a 2723002i bk15: 1940a 2720200i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944968
Row_Buffer_Locality_read = 0.972458
Row_Buffer_Locality_write = 0.819193
Bank_Level_Parallism = 1.489108
Bank_Level_Parallism_Col = 1.473768
Bank_Level_Parallism_Ready = 1.062228
write_to_read_ratio_blp_rw_average = 0.665404
GrpLevelPara = 1.234158 

BW Util details:
bwutil = 0.035902 
total_CMD = 2733142 
util_bw = 98124 
Wasted_Col = 97494 
Wasted_Row = 21294 
Idle = 2516230 

BW Util Bottlenecks: 
RCDc_limit = 10473 
RCDWRc_limit = 7998 
WTRc_limit = 12211 
RTWc_limit = 78313 
CCDLc_limit = 32792 
rwq = 0 
CCDLc_limit_alone = 14486 
WTRc_limit_alone = 10116 
RTWc_limit_alone = 62102 

Commands details: 
total_CMD = 2733142 
n_nop = 2679460 
Read = 34566 
Write = 0 
L2_Alloc = 0 
L2_WB = 14496 
n_act = 2333 
n_pre = 2317 
n_ref = 0 
n_req = 42121 
total_req = 49062 

Dual Bus Interface Util: 
issued_total_row = 4650 
issued_total_col = 49062 
Row_Bus_Util =  0.001701 
CoL_Bus_Util = 0.017951 
Either_Row_CoL_Bus_Util = 0.019641 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.000559 
queue_avg = 0.153400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.1534
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2733142 n_nop=2674398 n_act=2117 n_pre=2101 n_ref_event=94221445744656 n_req=46377 n_rd=37978 n_rd_L2_A=0 n_write=0 n_wr_bk=16565 bw_util=0.03991
n_activity=292268 dram_eff=0.3732
bk0: 2378a 2714556i bk1: 2604a 2712873i bk2: 2112a 2716833i bk3: 2296a 2715054i bk4: 2482a 2712886i bk5: 2740a 2711566i bk6: 2486a 2713533i bk7: 2628a 2710960i bk8: 2920a 2707489i bk9: 3032a 2707808i bk10: 2152a 2715611i bk11: 2232a 2715546i bk12: 1976a 2717123i bk13: 2192a 2716792i bk14: 1796a 2720850i bk15: 1952a 2719571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954676
Row_Buffer_Locality_read = 0.977513
Row_Buffer_Locality_write = 0.851411
Bank_Level_Parallism = 1.542797
Bank_Level_Parallism_Col = 1.551169
Bank_Level_Parallism_Ready = 1.084928
write_to_read_ratio_blp_rw_average = 0.673408
GrpLevelPara = 1.277199 

BW Util details:
bwutil = 0.039912 
total_CMD = 2733142 
util_bw = 109086 
Wasted_Col = 104193 
Wasted_Row = 21569 
Idle = 2498294 

BW Util Bottlenecks: 
RCDc_limit = 9566 
RCDWRc_limit = 7278 
WTRc_limit = 13757 
RTWc_limit = 87441 
CCDLc_limit = 36845 
rwq = 0 
CCDLc_limit_alone = 15965 
WTRc_limit_alone = 11174 
RTWc_limit_alone = 69144 

Commands details: 
total_CMD = 2733142 
n_nop = 2674398 
Read = 37978 
Write = 0 
L2_Alloc = 0 
L2_WB = 16565 
n_act = 2117 
n_pre = 2101 
n_ref = 94221445744656 
n_req = 46377 
total_req = 54543 

Dual Bus Interface Util: 
issued_total_row = 4218 
issued_total_col = 54543 
Row_Bus_Util =  0.001543 
CoL_Bus_Util = 0.019956 
Either_Row_CoL_Bus_Util = 0.021493 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000289 
queue_avg = 0.191290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.19129

========= L2 cache stats =========
L2_cache_bank[0]: Access = 106872, Miss = 15924, Miss_rate = 0.149, Pending_hits = 6550, Reservation_fails = 4320
L2_cache_bank[1]: Access = 110588, Miss = 19672, Miss_rate = 0.178, Pending_hits = 7338, Reservation_fails = 5344
L2_cache_bank[2]: Access = 118710, Miss = 18712, Miss_rate = 0.158, Pending_hits = 6391, Reservation_fails = 4711
L2_cache_bank[3]: Access = 103536, Miss = 19752, Miss_rate = 0.191, Pending_hits = 7187, Reservation_fails = 6288
L2_cache_bank[4]: Access = 109764, Miss = 19852, Miss_rate = 0.181, Pending_hits = 7196, Reservation_fails = 4680
L2_cache_bank[5]: Access = 107004, Miss = 15802, Miss_rate = 0.148, Pending_hits = 6600, Reservation_fails = 4994
L2_cache_bank[6]: Access = 102492, Miss = 19916, Miss_rate = 0.194, Pending_hits = 6824, Reservation_fails = 4627
L2_cache_bank[7]: Access = 119598, Miss = 18606, Miss_rate = 0.156, Pending_hits = 6610, Reservation_fails = 5254
L2_cache_bank[8]: Access = 105742, Miss = 15802, Miss_rate = 0.149, Pending_hits = 6485, Reservation_fails = 3691
L2_cache_bank[9]: Access = 110026, Miss = 19664, Miss_rate = 0.179, Pending_hits = 7386, Reservation_fails = 5479
L2_cache_bank[10]: Access = 118892, Miss = 18604, Miss_rate = 0.156, Pending_hits = 6372, Reservation_fails = 4312
L2_cache_bank[11]: Access = 102264, Miss = 19676, Miss_rate = 0.192, Pending_hits = 6895, Reservation_fails = 4604
L2_total_cache_accesses = 1315488
L2_total_cache_misses = 221982
L2_total_cache_miss_rate = 0.1687
L2_total_cache_pending_hits = 81834
L2_total_cache_reservation_fails = 58304
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 747356
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 74510
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53206
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5997
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 161844
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 224988
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 39300
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7324
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 829
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 52307
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2487
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1036916
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 228602
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 49940
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2503
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 52307
L2_cache_data_port_util = 0.095
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=1315488
icnt_total_pkts_simt_to_mem=500331
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.46816
	minimum = 5
	maximum = 32
Network latency average = 5.45603
	minimum = 5
	maximum = 31
Slowest packet = 1700980
Flit latency average = 5.60024
	minimum = 5
	maximum = 30
Slowest flit = 1815201
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.014542
	minimum = 0.00485694 (at node 1)
	maximum = 0.0522432 (at node 16)
Accepted packet rate average = 0.014542
	minimum = 0.00404745 (at node 17)
	maximum = 0.0235375 (at node 2)
Injected flit rate average = 0.0153284
	minimum = 0.0058221 (at node 1)
	maximum = 0.0522432 (at node 16)
Accepted flit rate average= 0.0153284
	minimum = 0.00467013 (at node 17)
	maximum = 0.0235375 (at node 2)
Injected packet length average = 1.05408
Accepted packet length average = 1.05408
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.8542 (29 samples)
	minimum = 5 (29 samples)
	maximum = 202.724 (29 samples)
Network latency average = 19.6732 (29 samples)
	minimum = 5 (29 samples)
	maximum = 199.276 (29 samples)
Flit latency average = 18.8892 (29 samples)
	minimum = 5 (29 samples)
	maximum = 198.517 (29 samples)
Fragmentation average = 0.00142169 (29 samples)
	minimum = 0 (29 samples)
	maximum = 52.7931 (29 samples)
Injected packet rate average = 0.0731773 (29 samples)
	minimum = 0.0279091 (29 samples)
	maximum = 0.188774 (29 samples)
Accepted packet rate average = 0.0731773 (29 samples)
	minimum = 0.0257334 (29 samples)
	maximum = 0.109034 (29 samples)
Injected flit rate average = 0.0780901 (29 samples)
	minimum = 0.0364039 (29 samples)
	maximum = 0.188953 (29 samples)
Accepted flit rate average = 0.0780901 (29 samples)
	minimum = 0.0348193 (29 samples)
	maximum = 0.109034 (29 samples)
Injected packet size average = 1.06714 (29 samples)
Accepted packet size average = 1.06714 (29 samples)
Hops average = 1 (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 34 sec (334 sec)
gpgpu_simulation_rate = 488163 (inst/sec)
gpgpu_simulation_rate = 2656 (cycle/sec)
gpgpu_silicon_slowdown = 112951x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (22,22,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z12lud_internalPfii'
Destroy streams for kernel 30: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 30 
gpu_sim_cycle = 21240
gpu_sim_insn = 11523072
gpu_ipc =     542.5175
gpu_tot_sim_cycle = 908648
gpu_tot_sim_insn = 174569840
gpu_tot_ipc =     192.1204
gpu_tot_issued_cta = 7380
gpu_occupancy = 77.6468% 
gpu_tot_occupancy = 36.6996% 
max_total_param_size = 0
gpu_stall_dramfull = 97727
gpu_stall_icnt2sh    = 251075
partiton_level_parallism =       1.2331
partiton_level_parallism_total  =       0.4537
partiton_level_parallism_util =       1.8480
partiton_level_parallism_util_total  =       1.8065
L2_BW  =      40.3507 GB/Sec
L2_BW_total  =      14.8415 GB/Sec
gpu_total_sim_rate=491746

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2849850
	L1I_total_cache_misses = 38860
	L1I_total_cache_miss_rate = 0.0136
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 26334
L1D_cache:
	L1D_cache_core[0]: Access = 31725, Miss = 19016, Miss_rate = 0.599, Pending_hits = 1963, Reservation_fails = 8035
	L1D_cache_core[1]: Access = 31774, Miss = 18999, Miss_rate = 0.598, Pending_hits = 2076, Reservation_fails = 11247
	L1D_cache_core[2]: Access = 31487, Miss = 18804, Miss_rate = 0.597, Pending_hits = 2130, Reservation_fails = 9805
	L1D_cache_core[3]: Access = 31710, Miss = 18985, Miss_rate = 0.599, Pending_hits = 2128, Reservation_fails = 8819
	L1D_cache_core[4]: Access = 31741, Miss = 18861, Miss_rate = 0.594, Pending_hits = 2167, Reservation_fails = 9705
	L1D_cache_core[5]: Access = 31709, Miss = 19092, Miss_rate = 0.602, Pending_hits = 2034, Reservation_fails = 9983
	L1D_cache_core[6]: Access = 31758, Miss = 18789, Miss_rate = 0.592, Pending_hits = 1957, Reservation_fails = 9382
	L1D_cache_core[7]: Access = 31725, Miss = 18801, Miss_rate = 0.593, Pending_hits = 2280, Reservation_fails = 10748
	L1D_cache_core[8]: Access = 31901, Miss = 19483, Miss_rate = 0.611, Pending_hits = 1976, Reservation_fails = 10546
	L1D_cache_core[9]: Access = 31615, Miss = 19191, Miss_rate = 0.607, Pending_hits = 2091, Reservation_fails = 10270
	L1D_cache_core[10]: Access = 31598, Miss = 19030, Miss_rate = 0.602, Pending_hits = 2311, Reservation_fails = 11693
	L1D_cache_core[11]: Access = 32334, Miss = 19201, Miss_rate = 0.594, Pending_hits = 2073, Reservation_fails = 9027
	L1D_cache_core[12]: Access = 31917, Miss = 19264, Miss_rate = 0.604, Pending_hits = 2045, Reservation_fails = 8966
	L1D_cache_core[13]: Access = 31533, Miss = 18513, Miss_rate = 0.587, Pending_hits = 2353, Reservation_fails = 7526
	L1D_cache_core[14]: Access = 31438, Miss = 19103, Miss_rate = 0.608, Pending_hits = 2228, Reservation_fails = 12579
	L1D_total_cache_accesses = 475965
	L1D_total_cache_misses = 285132
	L1D_total_cache_miss_rate = 0.5991
	L1D_total_cache_pending_hits = 31812
	L1D_total_cache_reservation_fails = 148331
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 172965
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 44517
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31802
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 277601
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 148222
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 172875
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 114504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 109
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2810990
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 38860
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 26334
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 353920
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 172965
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 122045
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2849850

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 136921
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 104
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 11197
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 109
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 26334
ctas_completed 7380, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
24123, 18762, 9114, 9114, 9114, 9114, 9114, 9114, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 8463, 8463, 8463, 8463, 8463, 8463, 8463, 8463, 8742, 8742, 8742, 8742, 8742, 8742, 8742, 8742, 
gpgpu_n_tot_thrd_icount = 180326400
gpgpu_n_tot_w_icount = 5635200
gpgpu_n_stall_shd_mem = 308121
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 277601
gpgpu_n_mem_write_global = 122045
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 5662720
gpgpu_n_store_insn = 1952720
gpgpu_n_shmem_insn = 63576400
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5508480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 64400
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 16361
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 227360
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1136039	W0_Idle:6155686	W0_Scoreboard:6080923	W1:3160	W2:2960	W3:2760	W4:2560	W5:2360	W6:2160	W7:1960	W8:1760	W9:1560	W10:1360	W11:1160	W12:960	W13:760	W14:560	W15:340	W16:315545	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5293275
single_issue_nums: WS0:2854656	WS1:2780544	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2220808 {8:277601,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8787240 {72:122045,}
traffic_breakdown_coretomem[INST_ACC_R] = 100480 {8:12560,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 44416160 {40:1110404,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1952720 {8:244090,}
traffic_breakdown_memtocore[INST_ACC_R] = 2009600 {40:50240,}
maxmflatency = 1190 
max_icnt2mem_latency = 958 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 266 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 66 
mrq_lat_table:199186 	6138 	26905 	18277 	13227 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	791698 	480606 	80675 	1545 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	11776 	627 	148 	358426 	18446 	17237 	4972 	589 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	125996 	167015 	170905 	222648 	503562 	164359 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	790 	238 	17 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.402235 21.184210 13.609756 30.260870 11.784754 22.156862  9.903101 17.228724  9.856140 17.952381 12.829268 28.103092 24.670887 81.484848 26.938461 139.176468 
dram[1]: 20.884058 22.189190 24.168224 28.323233 18.094118 22.444445 14.873786 16.070000 11.838188 16.684210 17.448717 28.103092 33.452053 77.885712 67.151512 139.764709 
dram[2]: 20.506329 13.269231 28.927835 13.017752 21.352201 12.356808 17.972527  9.627377 16.905830  9.724138 27.009523 13.402684 72.837837 26.093334 141.235291 26.246155 
dram[3]: 23.746376 20.370630 28.360001 25.297029 23.634483 17.244444 15.629807 15.195980 16.675438 11.785256 26.504673 17.311258 87.935486 36.417912 142.117645 55.615383 
dram[4]: 13.429379 21.782312 13.656442 29.200001 12.107476 23.108843  9.803846 17.576086  9.827465 17.013514 14.531915 26.466019 22.528736 86.806450 28.311476 138.882355 
dram[5]: 20.188810 25.309525 25.029127 26.452829 17.930233 23.579309 14.598086 16.592783 12.130000 16.743362 18.291666 28.694736 33.356163 93.310349 70.516129 139.764709 
average row locality = 268514/13524 = 19.854630
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       704      1056       711      1008       854      1252       833      1190       935      1404       690       988       633       978       566       844 
dram[1]:       932      1080       932      1016      1113      1268      1109      1180      1299      1416       958       988       870       988       772       848 
dram[2]:      1060       714      1020       695      1250       859      1206       816      1400       941      1032       647       978       635       858       550 
dram[3]:      1074       946      1032       917      1262      1126      1198      1089      1412      1306      1032       913       988       870       864       757 
dram[4]:       699      1064       708      1004       844      1254       833      1188       927      1406       677       988       633       978       561       842 
dram[5]:       938      1074       926      1016      1114      1262      1100      1182      1291      1408       928       988       864       980       766       848 
total dram writes = 94153
bank skew: 1416/550 = 2.57
chip skew: 16786/14606 = 1.15
average mf latency per bank:
dram[0]:       6057      3753      6020      3963      5246      3390      5258      3890      4424      3370      4756      4367      4331      3746      4189      3357
dram[1]:       4655      2825      4751      3079      4385      2649      4685      2940      3757      2579      4434      3365      4096      2703      4009      2084
dram[2]:       3969      5624      4076      6227      3438      4924      3800      5347      3377      4205      4422      4803      3844      4181      3481      4353
dram[3]:       2870      4389      3014      4699      2713      3927      2878      4590      2615      3554      3295      4589      2678      4018      2047      3914
dram[4]:       6266      3753      5990      4003      5082      3301      4922      3855      4163      3195      4499      4596      4415      3261      4527      3359
dram[5]:       4495      2769      4556      3057      4019      2710      4413      2946      3583      2548      4540      3408      4370      2620      4123      2106
maximum mf latency per bank:
dram[0]:        673      1166      1046      1170      1088       882      1145       904       890       872       636       869       670      1128       727      1151
dram[1]:        760       653       763       594       709       591       970       727      1053       783      1053       728      1017       770      1028       757
dram[2]:       1162       738      1185      1010       935       996       929      1115       989       970       943       648      1100       612      1112       587
dram[3]:        731       850       565       848       636       658       645       945       785      1013       774      1035       786      1065       758       900
dram[4]:        822      1181      1013      1190      1044       938      1053       952       939       891       647       899       722      1164       660      1177
dram[5]:        720       787       743       578       709       628       759       731       910       762      1060       761      1078       775       987       764
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2798559 n_nop=2744233 n_act=2370 n_pre=2354 n_ref_event=94221443153488 n_req=42611 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14646 bw_util=0.03546
n_activity=278724 dram_eff=0.3561
bk0: 2018a 2783502i bk1: 2692a 2779433i bk2: 1836a 2784381i bk3: 2280a 2782497i bk4: 2148a 2780835i bk5: 2764a 2777311i bk6: 2086a 2780684i bk7: 2644a 2777488i bk8: 2288a 2778510i bk9: 3068a 2773869i bk10: 1720a 2783463i bk11: 2232a 2781208i bk12: 1612a 2785706i bk13: 2200a 2782447i bk14: 1446a 2788632i bk15: 1944a 2786032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944639
Row_Buffer_Locality_read = 0.972297
Row_Buffer_Locality_write = 0.817896
Bank_Level_Parallism = 1.483632
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064502
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.035464 
total_CMD = 2798559 
util_bw = 99248 
Wasted_Col = 98955 
Wasted_Row = 22130 
Idle = 2578226 

BW Util Bottlenecks: 
RCDc_limit = 10614 
RCDWRc_limit = 8226 
WTRc_limit = 11959 
RTWc_limit = 79876 
CCDLc_limit = 33757 
rwq = 0 
CCDLc_limit_alone = 14850 
WTRc_limit_alone = 9821 
RTWc_limit_alone = 63107 

Commands details: 
total_CMD = 2798559 
n_nop = 2744233 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14646 
n_act = 2370 
n_pre = 2354 
n_ref = 94221443153488 
n_req = 42611 
total_req = 49624 

Dual Bus Interface Util: 
issued_total_row = 4724 
issued_total_col = 49624 
Row_Bus_Util =  0.001688 
CoL_Bus_Util = 0.017732 
Either_Row_CoL_Bus_Util = 0.019412 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000405 
queue_avg = 0.149775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.149775
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2798559 n_nop=2738944 n_act=2183 n_pre=2167 n_ref_event=4560869750798743682 n_req=47014 n_rd=38516 n_rd_L2_A=0 n_write=0 n_wr_bk=16769 bw_util=0.03951
n_activity=298254 dram_eff=0.3707
bk0: 2410a 2780372i bk1: 2744a 2777778i bk2: 2116a 2782085i bk3: 2296a 2780919i bk4: 2510a 2778544i bk5: 2800a 2776907i bk6: 2494a 2779239i bk7: 2624a 2777159i bk8: 2970a 2772456i bk9: 3096a 2773044i bk10: 2222a 2779675i bk11: 2232a 2780556i bk12: 1998a 2782458i bk13: 2232a 2780783i bk14: 1820a 2785659i bk15: 1952a 2785155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953865
Row_Buffer_Locality_read = 0.977100
Row_Buffer_Locality_write = 0.848553
Bank_Level_Parallism = 1.529149
Bank_Level_Parallism_Col = 1.538268
Bank_Level_Parallism_Ready = 1.080608
write_to_read_ratio_blp_rw_average = 0.672084
GrpLevelPara = 1.265324 

BW Util details:
bwutil = 0.039510 
total_CMD = 2798559 
util_bw = 110570 
Wasted_Col = 106087 
Wasted_Row = 22684 
Idle = 2559218 

BW Util Bottlenecks: 
RCDc_limit = 9813 
RCDWRc_limit = 7631 
WTRc_limit = 14069 
RTWc_limit = 88220 
CCDLc_limit = 37771 
rwq = 0 
CCDLc_limit_alone = 16423 
WTRc_limit_alone = 11409 
RTWc_limit_alone = 69532 

Commands details: 
total_CMD = 2798559 
n_nop = 2738944 
Read = 38516 
Write = 0 
L2_Alloc = 0 
L2_WB = 16769 
n_act = 2183 
n_pre = 2167 
n_ref = 4560869750798743682 
n_req = 47014 
total_req = 55285 

Dual Bus Interface Util: 
issued_total_row = 4350 
issued_total_col = 55285 
Row_Bus_Util =  0.001554 
CoL_Bus_Util = 0.019755 
Either_Row_CoL_Bus_Util = 0.021302 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000335 
queue_avg = 0.185288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.185288
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2798559 n_nop=2744133 n_act=2398 n_pre=2382 n_ref_event=0 n_req=42673 n_rd=35024 n_rd_L2_A=0 n_write=0 n_wr_bk=14661 bw_util=0.03551
n_activity=278926 dram_eff=0.3563
bk0: 2710a 2779075i bk1: 2026a 2783048i bk2: 2296a 2781828i bk3: 1812a 2784497i bk4: 2770a 2776579i bk5: 2150a 2780679i bk6: 2668a 2778456i bk7: 2068a 2780214i bk8: 3070a 2772985i bk9: 2294a 2777972i bk10: 2320a 2780374i bk11: 1634a 2784126i bk12: 2206a 2782051i bk13: 1618a 2786025i bk14: 1972a 2785892i bk15: 1410a 2789133i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944133
Row_Buffer_Locality_read = 0.972076
Row_Buffer_Locality_write = 0.816185
Bank_Level_Parallism = 1.493403
Bank_Level_Parallism_Col = 1.483097
Bank_Level_Parallism_Ready = 1.067714
write_to_read_ratio_blp_rw_average = 0.668740
GrpLevelPara = 1.236661 

BW Util details:
bwutil = 0.035508 
total_CMD = 2798559 
util_bw = 99370 
Wasted_Col = 99102 
Wasted_Row = 22524 
Idle = 2577563 

BW Util Bottlenecks: 
RCDc_limit = 10754 
RCDWRc_limit = 8273 
WTRc_limit = 12040 
RTWc_limit = 80602 
CCDLc_limit = 33797 
rwq = 0 
CCDLc_limit_alone = 14871 
WTRc_limit_alone = 9984 
RTWc_limit_alone = 63732 

Commands details: 
total_CMD = 2798559 
n_nop = 2744133 
Read = 35024 
Write = 0 
L2_Alloc = 0 
L2_WB = 14661 
n_act = 2398 
n_pre = 2382 
n_ref = 0 
n_req = 42673 
total_req = 49685 

Dual Bus Interface Util: 
issued_total_row = 4780 
issued_total_col = 49685 
Row_Bus_Util =  0.001708 
CoL_Bus_Util = 0.017754 
Either_Row_CoL_Bus_Util = 0.019448 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.000717 
queue_avg = 0.153834 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.153834
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2798559 n_nop=2738890 n_act=2181 n_pre=2165 n_ref_event=13984 n_req=47067 n_rd=38554 n_rd_L2_A=0 n_write=0 n_wr_bk=16786 bw_util=0.03955
n_activity=298350 dram_eff=0.371
bk0: 2740a 2778164i bk1: 2432a 2780500i bk2: 2320a 2780741i bk3: 2092a 2782049i bk4: 2796a 2775847i bk5: 2530a 2777510i bk6: 2652a 2777472i bk7: 2464a 2778795i bk8: 3096a 2772446i bk9: 2982a 2772359i bk10: 2320a 2779984i bk11: 2136a 2780368i bk12: 2232a 2781842i bk13: 1996a 2782343i bk14: 1984a 2784607i bk15: 1782a 2785824i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953981
Row_Buffer_Locality_read = 0.977382
Row_Buffer_Locality_write = 0.847997
Bank_Level_Parallism = 1.538273
Bank_Level_Parallism_Col = 1.547682
Bank_Level_Parallism_Ready = 1.085101
write_to_read_ratio_blp_rw_average = 0.675519
GrpLevelPara = 1.275151 

BW Util details:
bwutil = 0.039549 
total_CMD = 2798559 
util_bw = 110680 
Wasted_Col = 106084 
Wasted_Row = 22592 
Idle = 2559203 

BW Util Bottlenecks: 
RCDc_limit = 9659 
RCDWRc_limit = 7700 
WTRc_limit = 14025 
RTWc_limit = 89317 
CCDLc_limit = 37513 
rwq = 0 
CCDLc_limit_alone = 16146 
WTRc_limit_alone = 11475 
RTWc_limit_alone = 70500 

Commands details: 
total_CMD = 2798559 
n_nop = 2738890 
Read = 38554 
Write = 0 
L2_Alloc = 0 
L2_WB = 16786 
n_act = 2181 
n_pre = 2165 
n_ref = 13984 
n_req = 47067 
total_req = 55340 

Dual Bus Interface Util: 
issued_total_row = 4346 
issued_total_col = 55340 
Row_Bus_Util =  0.001553 
CoL_Bus_Util = 0.019774 
Either_Row_CoL_Bus_Util = 0.021321 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000285 
queue_avg = 0.191641 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.191641
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2798559 n_nop=2744481 n_act=2348 n_pre=2332 n_ref_event=0 n_req=42432 n_rd=34822 n_rd_L2_A=0 n_write=0 n_wr_bk=14606 bw_util=0.03532
n_activity=276694 dram_eff=0.3573
bk0: 1996a 2783534i bk1: 2670a 2779658i bk2: 1832a 2784345i bk3: 2272a 2782478i bk4: 2116a 2781078i bk5: 2770a 2777628i bk6: 2080a 2781117i bk7: 2640a 2778679i bk8: 2272a 2778715i bk9: 3074a 2772712i bk10: 1678a 2784727i bk11: 2232a 2780901i bk12: 1620a 2785846i bk13: 2202a 2782284i bk14: 1428a 2788421i bk15: 1940a 2785622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945018
Row_Buffer_Locality_read = 0.972603
Row_Buffer_Locality_write = 0.818791
Bank_Level_Parallism = 1.486859
Bank_Level_Parallism_Col = 1.471481
Bank_Level_Parallism_Ready = 1.061848
write_to_read_ratio_blp_rw_average = 0.666324
GrpLevelPara = 1.232725 

BW Util details:
bwutil = 0.035324 
total_CMD = 2798559 
util_bw = 98856 
Wasted_Col = 98277 
Wasted_Row = 21412 
Idle = 2580014 

BW Util Bottlenecks: 
RCDc_limit = 10497 
RCDWRc_limit = 8076 
WTRc_limit = 12249 
RTWc_limit = 78991 
CCDLc_limit = 33021 
rwq = 0 
CCDLc_limit_alone = 14568 
WTRc_limit_alone = 10147 
RTWc_limit_alone = 62640 

Commands details: 
total_CMD = 2798559 
n_nop = 2744481 
Read = 34822 
Write = 0 
L2_Alloc = 0 
L2_WB = 14606 
n_act = 2348 
n_pre = 2332 
n_ref = 0 
n_req = 42432 
total_req = 49428 

Dual Bus Interface Util: 
issued_total_row = 4680 
issued_total_col = 49428 
Row_Bus_Util =  0.001672 
CoL_Bus_Util = 0.017662 
Either_Row_CoL_Bus_Util = 0.019324 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.000555 
queue_avg = 0.150014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.150014
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2798559 n_nop=2739393 n_act=2128 n_pre=2112 n_ref_event=94221445744656 n_req=46717 n_rd=38258 n_rd_L2_A=0 n_write=0 n_wr_bk=16685 bw_util=0.03927
n_activity=294802 dram_eff=0.3727
bk0: 2410a 2779877i bk1: 2652a 2778167i bk2: 2112a 2782252i bk3: 2296a 2780476i bk4: 2514a 2778117i bk5: 2788a 2776691i bk6: 2486a 2778947i bk7: 2628a 2776378i bk8: 2952a 2772695i bk9: 3080a 2772930i bk10: 2152a 2781019i bk11: 2232a 2780956i bk12: 1992a 2782439i bk13: 2216a 2781999i bk14: 1796a 2786266i bk15: 1952a 2784988i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954770
Row_Buffer_Locality_read = 0.977678
Row_Buffer_Locality_write = 0.851164
Bank_Level_Parallism = 1.540140
Bank_Level_Parallism_Col = 1.548254
Bank_Level_Parallism_Ready = 1.084365
write_to_read_ratio_blp_rw_average = 0.674579
GrpLevelPara = 1.275520 

BW Util details:
bwutil = 0.039265 
total_CMD = 2798559 
util_bw = 109886 
Wasted_Col = 105054 
Wasted_Row = 21635 
Idle = 2561984 

BW Util Bottlenecks: 
RCDc_limit = 9566 
RCDWRc_limit = 7355 
WTRc_limit = 13783 
RTWc_limit = 88248 
CCDLc_limit = 37066 
rwq = 0 
CCDLc_limit_alone = 16031 
WTRc_limit_alone = 11196 
RTWc_limit_alone = 69800 

Commands details: 
total_CMD = 2798559 
n_nop = 2739393 
Read = 38258 
Write = 0 
L2_Alloc = 0 
L2_WB = 16685 
n_act = 2128 
n_pre = 2112 
n_ref = 94221445744656 
n_req = 46717 
total_req = 54943 

Dual Bus Interface Util: 
issued_total_row = 4240 
issued_total_col = 54943 
Row_Bus_Util =  0.001515 
CoL_Bus_Util = 0.019633 
Either_Row_CoL_Bus_Util = 0.021142 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000287 
queue_avg = 0.186916 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.186916

========= L2 cache stats =========
L2_cache_bank[0]: Access = 111144, Miss = 16036, Miss_rate = 0.144, Pending_hits = 6558, Reservation_fails = 4320
L2_cache_bank[1]: Access = 123184, Miss = 19840, Miss_rate = 0.161, Pending_hits = 7358, Reservation_fails = 5344
L2_cache_bank[2]: Access = 123002, Miss = 18824, Miss_rate = 0.153, Pending_hits = 6419, Reservation_fails = 4711
L2_cache_bank[3]: Access = 112052, Miss = 19976, Miss_rate = 0.178, Pending_hits = 7227, Reservation_fails = 6288
L2_cache_bank[4]: Access = 122244, Miss = 20020, Miss_rate = 0.164, Pending_hits = 7224, Reservation_fails = 4680
L2_cache_bank[5]: Access = 111344, Miss = 15922, Miss_rate = 0.143, Pending_hits = 6632, Reservation_fails = 5170
L2_cache_bank[6]: Access = 111008, Miss = 20140, Miss_rate = 0.181, Pending_hits = 6860, Reservation_fails = 4627
L2_cache_bank[7]: Access = 123978, Miss = 18726, Miss_rate = 0.151, Pending_hits = 6650, Reservation_fails = 5254
L2_cache_bank[8]: Access = 110254, Miss = 15914, Miss_rate = 0.144, Pending_hits = 6493, Reservation_fails = 3691
L2_cache_bank[9]: Access = 122574, Miss = 19808, Miss_rate = 0.162, Pending_hits = 7422, Reservation_fails = 5479
L2_cache_bank[10]: Access = 123452, Miss = 18716, Miss_rate = 0.152, Pending_hits = 6400, Reservation_fails = 4313
L2_cache_bank[11]: Access = 110528, Miss = 19844, Miss_rate = 0.180, Pending_hits = 6926, Reservation_fails = 4604
L2_total_cache_accesses = 1404764
L2_total_cache_misses = 223766
L2_total_cache_miss_rate = 0.1593
L2_total_cache_pending_hits = 82169
L2_total_cache_reservation_fails = 58481
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 818789
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 74801
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53647
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5998
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163167
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 240476
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 39536
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7368
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 834
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 52483
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2502
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1110404
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 244090
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 50240
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2504
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 52483
L2_cache_data_port_util = 0.101
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=1404764
icnt_total_pkts_simt_to_mem=534266
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 57.2801
	minimum = 5
	maximum = 370
Network latency average = 53.1472
	minimum = 5
	maximum = 370
Slowest packet = 1750287
Flit latency average = 50.4287
	minimum = 5
	maximum = 370
Slowest flit = 1867416
Fragmentation average = 0.00626153
	minimum = 0
	maximum = 164
Injected packet rate average = 0.201344
	minimum = 0.0778719 (at node 14)
	maximum = 0.593032 (at node 16)
Accepted packet rate average = 0.201344
	minimum = 0.0613936 (at node 15)
	maximum = 0.300565 (at node 8)
Injected flit rate average = 0.214848
	minimum = 0.101224 (at node 14)
	maximum = 0.593032 (at node 16)
Accepted flit rate average= 0.214848
	minimum = 0.0836158 (at node 15)
	maximum = 0.300565 (at node 8)
Injected packet length average = 1.06707
Accepted packet length average = 1.06707
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.0684 (30 samples)
	minimum = 5 (30 samples)
	maximum = 208.3 (30 samples)
Network latency average = 20.789 (30 samples)
	minimum = 5 (30 samples)
	maximum = 204.967 (30 samples)
Flit latency average = 19.9406 (30 samples)
	minimum = 5 (30 samples)
	maximum = 204.233 (30 samples)
Fragmentation average = 0.00158302 (30 samples)
	minimum = 0 (30 samples)
	maximum = 56.5 (30 samples)
Injected packet rate average = 0.0774495 (30 samples)
	minimum = 0.0295746 (30 samples)
	maximum = 0.202249 (30 samples)
Accepted packet rate average = 0.0774495 (30 samples)
	minimum = 0.0269221 (30 samples)
	maximum = 0.115418 (30 samples)
Injected flit rate average = 0.0826487 (30 samples)
	minimum = 0.0385646 (30 samples)
	maximum = 0.202422 (30 samples)
Accepted flit rate average = 0.0826487 (30 samples)
	minimum = 0.0364458 (30 samples)
	maximum = 0.115418 (30 samples)
Injected packet size average = 1.06713 (30 samples)
Accepted packet size average = 1.06713 (30 samples)
Hops average = 1 (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 55 sec (355 sec)
gpgpu_simulation_rate = 491746 (inst/sec)
gpgpu_simulation_rate = 2559 (cycle/sec)
gpgpu_silicon_slowdown = 117233x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a30717d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 31 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 31: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 31 
gpu_sim_cycle = 27388
gpu_sim_insn = 19880
gpu_ipc =       0.7259
gpu_tot_sim_cycle = 936036
gpu_tot_sim_insn = 174589720
gpu_tot_ipc =     186.5203
gpu_tot_issued_cta = 7381
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 36.6002% 
max_total_param_size = 0
gpu_stall_dramfull = 97727
gpu_stall_icnt2sh    = 251075
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.4404
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8064
L2_BW  =       0.0498 GB/Sec
L2_BW_total  =      14.4087 GB/Sec
gpu_total_sim_rate=489046

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2851522
	L1I_total_cache_misses = 38872
	L1I_total_cache_miss_rate = 0.0136
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 26334
L1D_cache:
	L1D_cache_core[0]: Access = 31725, Miss = 19016, Miss_rate = 0.599, Pending_hits = 1963, Reservation_fails = 8035
	L1D_cache_core[1]: Access = 31774, Miss = 18999, Miss_rate = 0.598, Pending_hits = 2076, Reservation_fails = 11247
	L1D_cache_core[2]: Access = 31487, Miss = 18804, Miss_rate = 0.597, Pending_hits = 2130, Reservation_fails = 9805
	L1D_cache_core[3]: Access = 31710, Miss = 18985, Miss_rate = 0.599, Pending_hits = 2128, Reservation_fails = 8819
	L1D_cache_core[4]: Access = 31741, Miss = 18861, Miss_rate = 0.594, Pending_hits = 2167, Reservation_fails = 9705
	L1D_cache_core[5]: Access = 31709, Miss = 19092, Miss_rate = 0.602, Pending_hits = 2034, Reservation_fails = 9983
	L1D_cache_core[6]: Access = 31758, Miss = 18789, Miss_rate = 0.592, Pending_hits = 1957, Reservation_fails = 9382
	L1D_cache_core[7]: Access = 31725, Miss = 18801, Miss_rate = 0.593, Pending_hits = 2280, Reservation_fails = 10748
	L1D_cache_core[8]: Access = 31901, Miss = 19483, Miss_rate = 0.611, Pending_hits = 1976, Reservation_fails = 10546
	L1D_cache_core[9]: Access = 31615, Miss = 19191, Miss_rate = 0.607, Pending_hits = 2091, Reservation_fails = 10270
	L1D_cache_core[10]: Access = 31598, Miss = 19030, Miss_rate = 0.602, Pending_hits = 2311, Reservation_fails = 11693
	L1D_cache_core[11]: Access = 32365, Miss = 19217, Miss_rate = 0.594, Pending_hits = 2073, Reservation_fails = 9027
	L1D_cache_core[12]: Access = 31917, Miss = 19264, Miss_rate = 0.604, Pending_hits = 2045, Reservation_fails = 8966
	L1D_cache_core[13]: Access = 31533, Miss = 18513, Miss_rate = 0.587, Pending_hits = 2353, Reservation_fails = 7526
	L1D_cache_core[14]: Access = 31438, Miss = 19103, Miss_rate = 0.608, Pending_hits = 2228, Reservation_fails = 12579
	L1D_total_cache_accesses = 475996
	L1D_total_cache_misses = 285148
	L1D_total_cache_miss_rate = 0.5991
	L1D_total_cache_pending_hits = 31812
	L1D_total_cache_reservation_fails = 148331
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 172971
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 44517
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31802
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 277617
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 148222
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 172881
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 114519
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 109
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2812650
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 38872
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 26334
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 353936
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 172971
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 122060
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2851522

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 136921
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 104
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 11197
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 109
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 26334
ctas_completed 7381, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
24123, 18762, 9114, 9114, 9114, 9114, 9114, 9114, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 8463, 8463, 8463, 8463, 8463, 8463, 8463, 8463, 8742, 8742, 8742, 8742, 8742, 8742, 8742, 8742, 
gpgpu_n_tot_thrd_icount = 180420768
gpgpu_n_tot_w_icount = 5638149
gpgpu_n_stall_shd_mem = 308625
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 277617
gpgpu_n_mem_write_global = 122060
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 5662976
gpgpu_n_store_insn = 1952960
gpgpu_n_shmem_insn = 63581096
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5508576
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 64904
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 16361
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 227360
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1136039	W0_Idle:6187741	W0_Scoreboard:6100693	W1:3476	W2:3256	W3:3036	W4:2816	W5:2596	W6:2376	W7:2156	W8:1936	W9:1716	W10:1496	W11:1276	W12:1056	W13:836	W14:616	W15:374	W16:315856	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5293275
single_issue_nums: WS0:2857605	WS1:2780544	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2220936 {8:277617,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8788320 {72:122060,}
traffic_breakdown_coretomem[INST_ACC_R] = 100576 {8:12572,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 44418720 {40:1110468,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1952960 {8:244120,}
traffic_breakdown_memtocore[INST_ACC_R] = 2011520 {40:50288,}
maxmflatency = 1190 
max_icnt2mem_latency = 958 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 266 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 66 
mrq_lat_table:199196 	6138 	26927 	18283 	13229 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	791792 	480606 	80675 	1545 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	11788 	627 	148 	358457 	18446 	17237 	4972 	589 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	126090 	167015 	170905 	222648 	503562 	164359 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	800 	238 	17 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.402235 21.184210 13.609756 30.260870 11.784754 22.156862  9.903101 17.228724  9.856140 17.952381 12.829268 28.103092 24.670887 81.484848 26.938461 139.176468 
dram[1]: 20.884058 22.189190 24.168224 28.323233 18.094118 22.444445 14.873786 16.070000 11.838188 16.684210 17.448717 28.103092 33.452053 77.885712 67.151512 139.764709 
dram[2]: 20.180124 13.269231 28.927835 13.017752 21.352201 12.356808 17.972527  9.627377 16.905830  9.724138 27.009523 13.402684 70.947365 26.093334 141.235291 26.246155 
dram[3]: 23.147888 20.370630 28.360001 25.297029 23.634483 17.244444 15.629807 15.195980 16.675438 11.785256 26.504673 17.311258 87.935486 36.417912 142.117645 55.615383 
dram[4]: 13.187845 21.782312 13.656442 29.200001 12.107476 23.108843  9.803846 17.576086  9.827465 17.013514 14.531915 26.466019 22.528736 86.806450 28.311476 138.882355 
dram[5]: 19.707483 25.309525 25.029127 26.452829 17.930233 23.579309 14.598086 16.592783 12.130000 16.743362 18.291666 28.694736 33.356163 93.310349 70.516129 139.764709 
average row locality = 268554/13540 = 19.834122
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       704      1056       711      1008       854      1252       833      1190       935      1404       690       988       633       978       566       844 
dram[1]:       932      1080       932      1016      1113      1268      1109      1180      1299      1416       958       988       870       988       772       848 
dram[2]:      1062       714      1020       695      1250       859      1206       816      1400       941      1032       647       980       635       858       550 
dram[3]:      1078       946      1032       917      1262      1126      1198      1089      1412      1306      1032       913       988       870       864       757 
dram[4]:       703      1064       708      1004       844      1254       833      1188       927      1406       677       988       633       978       561       842 
dram[5]:       942      1074       926      1016      1114      1262      1100      1182      1291      1408       928       988       864       980       766       848 
total dram writes = 94169
bank skew: 1416/550 = 2.57
chip skew: 16790/14610 = 1.15
average mf latency per bank:
dram[0]:       6057      3753      6020      3963      5246      3390      5258      3890      4424      3370      4756      4367      4331      3748      4189      3359
dram[1]:       4655      2825      4751      3079      4385      2649      4685      2940      3757      2579      4434      3365      4096      2703      4009      2084
dram[2]:       3962      5624      4076      6227      3438      4924      3800      5347      3377      4205      4422      4803      3838      4181      3483      4353
dram[3]:       2859      4389      3014      4699      2713      3927      2878      4590      2615      3554      3295      4589      2678      4018      2047      3914
dram[4]:       6230      3753      5990      4003      5082      3301      4922      3855      4163      3195      4499      4596      4415      3263      4527      3362
dram[5]:       4476      2769      4556      3057      4019      2710      4413      2946      3583      2548      4540      3408      4370      2620      4123      2106
maximum mf latency per bank:
dram[0]:        673      1166      1046      1170      1088       882      1145       904       890       872       636       869       670      1128       727      1151
dram[1]:        760       653       763       594       709       591       970       727      1053       783      1053       728      1017       770      1028       757
dram[2]:       1162       738      1185      1010       935       996       929      1115       989       970       943       648      1100       612      1112       587
dram[3]:        731       850       565       848       636       658       645       945       785      1013       774      1035       786      1065       758       900
dram[4]:        822      1181      1013      1190      1044       938      1053       952       939       891       647       899       722      1164       660      1177
dram[5]:        720       787       743       578       709       628       759       731       910       762      1060       761      1078       775       987       764
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2882911 n_nop=2828585 n_act=2370 n_pre=2354 n_ref_event=94221443153488 n_req=42611 n_rd=34978 n_rd_L2_A=0 n_write=0 n_wr_bk=14646 bw_util=0.03443
n_activity=278724 dram_eff=0.3561
bk0: 2018a 2867854i bk1: 2692a 2863785i bk2: 1836a 2868733i bk3: 2280a 2866849i bk4: 2148a 2865187i bk5: 2764a 2861663i bk6: 2086a 2865036i bk7: 2644a 2861840i bk8: 2288a 2862862i bk9: 3068a 2858221i bk10: 1720a 2867815i bk11: 2232a 2865560i bk12: 1612a 2870058i bk13: 2200a 2866799i bk14: 1446a 2872984i bk15: 1944a 2870384i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944639
Row_Buffer_Locality_read = 0.972297
Row_Buffer_Locality_write = 0.817896
Bank_Level_Parallism = 1.483632
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064502
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.034426 
total_CMD = 2882911 
util_bw = 99248 
Wasted_Col = 98955 
Wasted_Row = 22130 
Idle = 2662578 

BW Util Bottlenecks: 
RCDc_limit = 10614 
RCDWRc_limit = 8226 
WTRc_limit = 11959 
RTWc_limit = 79876 
CCDLc_limit = 33757 
rwq = 0 
CCDLc_limit_alone = 14850 
WTRc_limit_alone = 9821 
RTWc_limit_alone = 63107 

Commands details: 
total_CMD = 2882911 
n_nop = 2828585 
Read = 34978 
Write = 0 
L2_Alloc = 0 
L2_WB = 14646 
n_act = 2370 
n_pre = 2354 
n_ref = 94221443153488 
n_req = 42611 
total_req = 49624 

Dual Bus Interface Util: 
issued_total_row = 4724 
issued_total_col = 49624 
Row_Bus_Util =  0.001639 
CoL_Bus_Util = 0.017213 
Either_Row_CoL_Bus_Util = 0.018844 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000405 
queue_avg = 0.145392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.145392
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2882911 n_nop=2823296 n_act=2183 n_pre=2167 n_ref_event=4560869750798743682 n_req=47014 n_rd=38516 n_rd_L2_A=0 n_write=0 n_wr_bk=16769 bw_util=0.03835
n_activity=298254 dram_eff=0.3707
bk0: 2410a 2864724i bk1: 2744a 2862130i bk2: 2116a 2866437i bk3: 2296a 2865271i bk4: 2510a 2862896i bk5: 2800a 2861259i bk6: 2494a 2863591i bk7: 2624a 2861511i bk8: 2970a 2856808i bk9: 3096a 2857396i bk10: 2222a 2864027i bk11: 2232a 2864908i bk12: 1998a 2866810i bk13: 2232a 2865135i bk14: 1820a 2870011i bk15: 1952a 2869507i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953865
Row_Buffer_Locality_read = 0.977100
Row_Buffer_Locality_write = 0.848553
Bank_Level_Parallism = 1.529149
Bank_Level_Parallism_Col = 1.538268
Bank_Level_Parallism_Ready = 1.080608
write_to_read_ratio_blp_rw_average = 0.672084
GrpLevelPara = 1.265324 

BW Util details:
bwutil = 0.038354 
total_CMD = 2882911 
util_bw = 110570 
Wasted_Col = 106087 
Wasted_Row = 22684 
Idle = 2643570 

BW Util Bottlenecks: 
RCDc_limit = 9813 
RCDWRc_limit = 7631 
WTRc_limit = 14069 
RTWc_limit = 88220 
CCDLc_limit = 37771 
rwq = 0 
CCDLc_limit_alone = 16423 
WTRc_limit_alone = 11409 
RTWc_limit_alone = 69532 

Commands details: 
total_CMD = 2882911 
n_nop = 2823296 
Read = 38516 
Write = 0 
L2_Alloc = 0 
L2_WB = 16769 
n_act = 2183 
n_pre = 2167 
n_ref = 4560869750798743682 
n_req = 47014 
total_req = 55285 

Dual Bus Interface Util: 
issued_total_row = 4350 
issued_total_col = 55285 
Row_Bus_Util =  0.001509 
CoL_Bus_Util = 0.019177 
Either_Row_CoL_Bus_Util = 0.020679 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000335 
queue_avg = 0.179867 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.179867
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2882911 n_nop=2828465 n_act=2402 n_pre=2386 n_ref_event=0 n_req=42683 n_rd=35032 n_rd_L2_A=0 n_write=0 n_wr_bk=14665 bw_util=0.03448
n_activity=279080 dram_eff=0.3561
bk0: 2718a 2863330i bk1: 2026a 2867395i bk2: 2296a 2866178i bk3: 1812a 2868847i bk4: 2770a 2860929i bk5: 2150a 2865030i bk6: 2668a 2862807i bk7: 2068a 2864566i bk8: 3070a 2857338i bk9: 2294a 2862326i bk10: 2320a 2864728i bk11: 1634a 2868481i bk12: 2206a 2866360i bk13: 1618a 2870377i bk14: 1972a 2870244i bk15: 1410a 2873485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944053
Row_Buffer_Locality_read = 0.972026
Row_Buffer_Locality_write = 0.815972
Bank_Level_Parallism = 1.493262
Bank_Level_Parallism_Col = 1.483008
Bank_Level_Parallism_Ready = 1.067698
write_to_read_ratio_blp_rw_average = 0.668680
GrpLevelPara = 1.236577 

BW Util details:
bwutil = 0.034477 
total_CMD = 2882911 
util_bw = 99394 
Wasted_Col = 99150 
Wasted_Row = 22576 
Idle = 2661791 

BW Util Bottlenecks: 
RCDc_limit = 10778 
RCDWRc_limit = 8286 
WTRc_limit = 12040 
RTWc_limit = 80615 
CCDLc_limit = 33808 
rwq = 0 
CCDLc_limit_alone = 14878 
WTRc_limit_alone = 9984 
RTWc_limit_alone = 63741 

Commands details: 
total_CMD = 2882911 
n_nop = 2828465 
Read = 35032 
Write = 0 
L2_Alloc = 0 
L2_WB = 14665 
n_act = 2402 
n_pre = 2386 
n_ref = 0 
n_req = 42683 
total_req = 49697 

Dual Bus Interface Util: 
issued_total_row = 4788 
issued_total_col = 49697 
Row_Bus_Util =  0.001661 
CoL_Bus_Util = 0.017238 
Either_Row_CoL_Bus_Util = 0.018886 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.000716 
queue_avg = 0.149399 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.149399
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2882911 n_nop=2823222 n_act=2185 n_pre=2169 n_ref_event=13984 n_req=47077 n_rd=38562 n_rd_L2_A=0 n_write=0 n_wr_bk=16790 bw_util=0.0384
n_activity=298534 dram_eff=0.3708
bk0: 2748a 2862400i bk1: 2432a 2864848i bk2: 2320a 2865090i bk3: 2092a 2866398i bk4: 2796a 2860196i bk5: 2530a 2861861i bk6: 2652a 2861823i bk7: 2464a 2863146i bk8: 3096a 2856798i bk9: 2982a 2856711i bk10: 2320a 2864337i bk11: 2136a 2864721i bk12: 2232a 2866195i bk13: 1996a 2866698i bk14: 1984a 2868962i bk15: 1782a 2870179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953905
Row_Buffer_Locality_read = 0.977335
Row_Buffer_Locality_write = 0.847798
Bank_Level_Parallism = 1.537976
Bank_Level_Parallism_Col = 1.547513
Bank_Level_Parallism_Ready = 1.085082
write_to_read_ratio_blp_rw_average = 0.675410
GrpLevelPara = 1.275066 

BW Util details:
bwutil = 0.038400 
total_CMD = 2882911 
util_bw = 110704 
Wasted_Col = 106130 
Wasted_Row = 22650 
Idle = 2643427 

BW Util Bottlenecks: 
RCDc_limit = 9683 
RCDWRc_limit = 7714 
WTRc_limit = 14025 
RTWc_limit = 89317 
CCDLc_limit = 37521 
rwq = 0 
CCDLc_limit_alone = 16154 
WTRc_limit_alone = 11475 
RTWc_limit_alone = 70500 

Commands details: 
total_CMD = 2882911 
n_nop = 2823222 
Read = 38562 
Write = 0 
L2_Alloc = 0 
L2_WB = 16790 
n_act = 2185 
n_pre = 2169 
n_ref = 13984 
n_req = 47077 
total_req = 55352 

Dual Bus Interface Util: 
issued_total_row = 4354 
issued_total_col = 55352 
Row_Bus_Util =  0.001510 
CoL_Bus_Util = 0.019200 
Either_Row_CoL_Bus_Util = 0.020704 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000285 
queue_avg = 0.186095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.186095
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2882911 n_nop=2828813 n_act=2352 n_pre=2336 n_ref_event=0 n_req=42442 n_rd=34830 n_rd_L2_A=0 n_write=0 n_wr_bk=14610 bw_util=0.0343
n_activity=276878 dram_eff=0.3571
bk0: 2004a 2867770i bk1: 2670a 2864006i bk2: 1832a 2868694i bk3: 2272a 2866828i bk4: 2116a 2865428i bk5: 2770a 2861980i bk6: 2080a 2865469i bk7: 2640a 2863031i bk8: 2272a 2863067i bk9: 3074a 2857064i bk10: 1678a 2869079i bk11: 2232a 2865253i bk12: 1620a 2870198i bk13: 2202a 2866638i bk14: 1428a 2872775i bk15: 1940a 2869977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944937
Row_Buffer_Locality_read = 0.972552
Row_Buffer_Locality_write = 0.818576
Bank_Level_Parallism = 1.486564
Bank_Level_Parallism_Col = 1.471321
Bank_Level_Parallism_Ready = 1.061833
write_to_read_ratio_blp_rw_average = 0.666207
GrpLevelPara = 1.232646 

BW Util details:
bwutil = 0.034299 
total_CMD = 2882911 
util_bw = 98880 
Wasted_Col = 98323 
Wasted_Row = 21470 
Idle = 2664238 

BW Util Bottlenecks: 
RCDc_limit = 10521 
RCDWRc_limit = 8090 
WTRc_limit = 12249 
RTWc_limit = 78991 
CCDLc_limit = 33029 
rwq = 0 
CCDLc_limit_alone = 14576 
WTRc_limit_alone = 10147 
RTWc_limit_alone = 62640 

Commands details: 
total_CMD = 2882911 
n_nop = 2828813 
Read = 34830 
Write = 0 
L2_Alloc = 0 
L2_WB = 14610 
n_act = 2352 
n_pre = 2336 
n_ref = 0 
n_req = 42442 
total_req = 49440 

Dual Bus Interface Util: 
issued_total_row = 4688 
issued_total_col = 49440 
Row_Bus_Util =  0.001626 
CoL_Bus_Util = 0.017149 
Either_Row_CoL_Bus_Util = 0.018765 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000555 
queue_avg = 0.145686 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.145686
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2882911 n_nop=2823725 n_act=2132 n_pre=2116 n_ref_event=94221445744656 n_req=46727 n_rd=38266 n_rd_L2_A=0 n_write=0 n_wr_bk=16689 bw_util=0.03812
n_activity=294986 dram_eff=0.3726
bk0: 2418a 2864113i bk1: 2652a 2862515i bk2: 2112a 2866601i bk3: 2296a 2864825i bk4: 2514a 2862466i bk5: 2788a 2861043i bk6: 2486a 2863299i bk7: 2628a 2860730i bk8: 2952a 2857047i bk9: 3080a 2857282i bk10: 2152a 2865371i bk11: 2232a 2865308i bk12: 1992a 2866791i bk13: 2216a 2866354i bk14: 1796a 2870621i bk15: 1952a 2869343i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954694
Row_Buffer_Locality_read = 0.977630
Row_Buffer_Locality_write = 0.850963
Bank_Level_Parallism = 1.539838
Bank_Level_Parallism_Col = 1.548085
Bank_Level_Parallism_Ready = 1.084347
write_to_read_ratio_blp_rw_average = 0.674470
GrpLevelPara = 1.275435 

BW Util details:
bwutil = 0.038125 
total_CMD = 2882911 
util_bw = 109910 
Wasted_Col = 105100 
Wasted_Row = 21693 
Idle = 2646208 

BW Util Bottlenecks: 
RCDc_limit = 9590 
RCDWRc_limit = 7369 
WTRc_limit = 13783 
RTWc_limit = 88248 
CCDLc_limit = 37074 
rwq = 0 
CCDLc_limit_alone = 16039 
WTRc_limit_alone = 11196 
RTWc_limit_alone = 69800 

Commands details: 
total_CMD = 2882911 
n_nop = 2823725 
Read = 38266 
Write = 0 
L2_Alloc = 0 
L2_WB = 16689 
n_act = 2132 
n_pre = 2116 
n_ref = 94221445744656 
n_req = 46727 
total_req = 54955 

Dual Bus Interface Util: 
issued_total_row = 4248 
issued_total_col = 54955 
Row_Bus_Util =  0.001474 
CoL_Bus_Util = 0.019062 
Either_Row_CoL_Bus_Util = 0.020530 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000287 
queue_avg = 0.181505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.181505

========= L2 cache stats =========
L2_cache_bank[0]: Access = 111152, Miss = 16036, Miss_rate = 0.144, Pending_hits = 6558, Reservation_fails = 4320
L2_cache_bank[1]: Access = 123214, Miss = 19840, Miss_rate = 0.161, Pending_hits = 7358, Reservation_fails = 5344
L2_cache_bank[2]: Access = 123010, Miss = 18824, Miss_rate = 0.153, Pending_hits = 6419, Reservation_fails = 4711
L2_cache_bank[3]: Access = 112052, Miss = 19976, Miss_rate = 0.178, Pending_hits = 7227, Reservation_fails = 6288
L2_cache_bank[4]: Access = 122282, Miss = 20028, Miss_rate = 0.164, Pending_hits = 7224, Reservation_fails = 4680
L2_cache_bank[5]: Access = 111344, Miss = 15922, Miss_rate = 0.143, Pending_hits = 6632, Reservation_fails = 5170
L2_cache_bank[6]: Access = 111016, Miss = 20148, Miss_rate = 0.181, Pending_hits = 6860, Reservation_fails = 4627
L2_cache_bank[7]: Access = 123978, Miss = 18726, Miss_rate = 0.151, Pending_hits = 6650, Reservation_fails = 5254
L2_cache_bank[8]: Access = 110262, Miss = 15922, Miss_rate = 0.144, Pending_hits = 6493, Reservation_fails = 3691
L2_cache_bank[9]: Access = 122608, Miss = 19808, Miss_rate = 0.162, Pending_hits = 7422, Reservation_fails = 5479
L2_cache_bank[10]: Access = 123460, Miss = 18724, Miss_rate = 0.152, Pending_hits = 6400, Reservation_fails = 4313
L2_cache_bank[11]: Access = 110528, Miss = 19844, Miss_rate = 0.180, Pending_hits = 6926, Reservation_fails = 4604
L2_total_cache_accesses = 1404906
L2_total_cache_misses = 223798
L2_total_cache_miss_rate = 0.1593
L2_total_cache_pending_hits = 82169
L2_total_cache_reservation_fails = 58481
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 818853
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 74801
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53647
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5998
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163167
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 240506
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 39552
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7368
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 842
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 52483
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2526
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1110468
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 244120
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 50288
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2504
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 52483
L2_cache_data_port_util = 0.098
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=1404906
icnt_total_pkts_simt_to_mem=534324
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 1817121
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 1939030
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000250177
	minimum = 0 (at node 0)
	maximum = 0.00157003 (at node 11)
Accepted packet rate average = 0.000250177
	minimum = 0 (at node 0)
	maximum = 0.00518475 (at node 11)
Injected flit rate average = 0.000270462
	minimum = 0 (at node 0)
	maximum = 0.00211772 (at node 11)
Accepted flit rate average= 0.000270462
	minimum = 0 (at node 0)
	maximum = 0.00518475 (at node 11)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.5275 (31 samples)
	minimum = 5 (31 samples)
	maximum = 201.968 (31 samples)
Network latency average = 20.2823 (31 samples)
	minimum = 5 (31 samples)
	maximum = 198.548 (31 samples)
Flit latency average = 19.4586 (31 samples)
	minimum = 5 (31 samples)
	maximum = 197.806 (31 samples)
Fragmentation average = 0.00153196 (31 samples)
	minimum = 0 (31 samples)
	maximum = 54.6774 (31 samples)
Injected packet rate average = 0.0749592 (31 samples)
	minimum = 0.0286205 (31 samples)
	maximum = 0.195776 (31 samples)
Accepted packet rate average = 0.0749592 (31 samples)
	minimum = 0.0260536 (31 samples)
	maximum = 0.111862 (31 samples)
Injected flit rate average = 0.0799913 (31 samples)
	minimum = 0.0373206 (31 samples)
	maximum = 0.195961 (31 samples)
Accepted flit rate average = 0.0799913 (31 samples)
	minimum = 0.0352701 (31 samples)
	maximum = 0.111862 (31 samples)
Injected packet size average = 1.06713 (31 samples)
Accepted packet size average = 1.06713 (31 samples)
Hops average = 1 (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 57 sec (357 sec)
gpgpu_simulation_rate = 489046 (inst/sec)
gpgpu_simulation_rate = 2621 (cycle/sec)
gpgpu_silicon_slowdown = 114460x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (21,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 13 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 32 '_Z13lud_perimeterPfii'
Destroy streams for kernel 32: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 32 
gpu_sim_cycle = 29387
gpu_sim_insn = 413280
gpu_ipc =      14.0634
gpu_tot_sim_cycle = 965423
gpu_tot_sim_insn = 175003000
gpu_tot_ipc =     181.2708
gpu_tot_issued_cta = 7402
gpu_occupancy = 2.9170% 
gpu_tot_occupancy = 35.1126% 
max_total_param_size = 0
gpu_stall_dramfull = 97727
gpu_stall_icnt2sh    = 251075
partiton_level_parallism =       0.0924
partiton_level_parallism_total  =       0.4298
partiton_level_parallism_util =       1.0974
partiton_level_parallism_util_total  =       1.7988
L2_BW  =       3.1237 GB/Sec
L2_BW_total  =      14.0652 GB/Sec
gpu_total_sim_rate=484772

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2864332
	L1I_total_cache_misses = 40500
	L1I_total_cache_miss_rate = 0.0141
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 26334
L1D_cache:
	L1D_cache_core[0]: Access = 31883, Miss = 19096, Miss_rate = 0.599, Pending_hits = 1979, Reservation_fails = 8035
	L1D_cache_core[1]: Access = 31932, Miss = 19079, Miss_rate = 0.597, Pending_hits = 2092, Reservation_fails = 11247
	L1D_cache_core[2]: Access = 31645, Miss = 18884, Miss_rate = 0.597, Pending_hits = 2146, Reservation_fails = 9805
	L1D_cache_core[3]: Access = 31789, Miss = 19033, Miss_rate = 0.599, Pending_hits = 2128, Reservation_fails = 8819
	L1D_cache_core[4]: Access = 31820, Miss = 18909, Miss_rate = 0.594, Pending_hits = 2167, Reservation_fails = 9705
	L1D_cache_core[5]: Access = 31788, Miss = 19140, Miss_rate = 0.602, Pending_hits = 2034, Reservation_fails = 9983
	L1D_cache_core[6]: Access = 31837, Miss = 18837, Miss_rate = 0.592, Pending_hits = 1957, Reservation_fails = 9382
	L1D_cache_core[7]: Access = 31804, Miss = 18849, Miss_rate = 0.593, Pending_hits = 2280, Reservation_fails = 10748
	L1D_cache_core[8]: Access = 31980, Miss = 19531, Miss_rate = 0.611, Pending_hits = 1976, Reservation_fails = 10546
	L1D_cache_core[9]: Access = 31694, Miss = 19239, Miss_rate = 0.607, Pending_hits = 2091, Reservation_fails = 10270
	L1D_cache_core[10]: Access = 31677, Miss = 19078, Miss_rate = 0.602, Pending_hits = 2311, Reservation_fails = 11693
	L1D_cache_core[11]: Access = 32444, Miss = 19265, Miss_rate = 0.594, Pending_hits = 2073, Reservation_fails = 9027
	L1D_cache_core[12]: Access = 32075, Miss = 19328, Miss_rate = 0.603, Pending_hits = 2053, Reservation_fails = 8966
	L1D_cache_core[13]: Access = 31691, Miss = 18593, Miss_rate = 0.587, Pending_hits = 2369, Reservation_fails = 7526
	L1D_cache_core[14]: Access = 31596, Miss = 19183, Miss_rate = 0.607, Pending_hits = 2244, Reservation_fails = 12579
	L1D_total_cache_accesses = 477655
	L1D_total_cache_misses = 286044
	L1D_total_cache_miss_rate = 0.5989
	L1D_total_cache_pending_hits = 31900
	L1D_total_cache_reservation_fails = 148331
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 173160
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 44541
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31890
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 278513
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 148222
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 173070
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 115170
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 109
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2823832
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 40500
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 26334
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 354944
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 173160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 122711
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2864332

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 136921
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 104
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 11197
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 109
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 26334
ctas_completed 7402, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
25329, 19968, 9114, 9114, 9114, 9114, 9114, 9114, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 8463, 8463, 8463, 8463, 8463, 8463, 8463, 8463, 8742, 8742, 8742, 8742, 8742, 8742, 8742, 8742, 
gpgpu_n_tot_thrd_icount = 181231200
gpgpu_n_tot_w_icount = 5663475
gpgpu_n_stall_shd_mem = 313329
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 278513
gpgpu_n_mem_write_global = 122711
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 5679104
gpgpu_n_store_insn = 1963376
gpgpu_n_shmem_insn = 63714824
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5512608
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 69608
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 16361
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 227360
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1140337	W0_Idle:6775154	W0_Scoreboard:6364458	W1:3476	W2:3256	W3:3036	W4:2816	W5:2596	W6:2376	W7:2156	W8:1936	W9:1716	W10:1496	W11:1276	W12:1056	W13:836	W14:616	W15:374	W16:340615	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5293842
single_issue_nums: WS0:2875695	WS1:2787780	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2228104 {8:278513,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8835192 {72:122711,}
traffic_breakdown_coretomem[INST_ACC_R] = 109928 {8:13741,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 44562080 {40:1114052,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1963376 {8:245422,}
traffic_breakdown_memtocore[INST_ACC_R] = 2198560 {40:54964,}
maxmflatency = 1190 
max_icnt2mem_latency = 958 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 265 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 66 
mrq_lat_table:199262 	6138 	27077 	18328 	13242 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	796672 	480612 	80675 	1545 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	12921 	657 	154 	359990 	18460 	17237 	4972 	589 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	130132 	167850 	170914 	222648 	503562 	164359 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	829 	238 	17 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 12.935829 20.173914 13.609756 30.260870 11.784754 22.156862  9.903101 17.228724  9.856140 17.952381 12.829268 28.103092 24.670887 79.147057 26.938461 139.176468 
dram[1]: 19.876713 20.268293 24.168224 28.323233 18.094118 22.444445 14.873786 16.070000 11.838188 16.684210 17.448717 28.103092 33.452053 77.885712 67.151512 139.764709 
dram[2]: 19.081396 13.037635 28.927835 13.017752 21.352201 12.356808 17.972527  9.627377 16.905830  9.724138 27.009523 13.402684 70.973686 26.093334 141.235291 26.246155 
dram[3]: 21.538961 19.884354 28.360001 25.297029 23.634483 17.244444 15.629807 15.195980 16.675438 11.785256 26.504673 17.311258 87.935486 36.417912 142.117645 55.615383 
dram[4]: 12.956757 20.573248 13.656442 29.200001 12.107476 23.108843  9.803846 17.576086  9.827465 17.013514 14.531915 26.466019 22.528736 84.156250 28.311476 138.882355 
dram[5]: 19.251656 23.326086 25.029127 26.452829 17.930233 23.579309 14.598086 16.592783 12.130000 16.743362 18.291666 28.694736 33.356163 93.310349 70.516129 139.764709 
average row locality = 268828/13644 = 19.703020
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       712      1064       711      1008       854      1252       833      1190       935      1404       690       988       633       982       566       844 
dram[1]:       940      1096       932      1016      1113      1268      1109      1180      1299      1416       958       988       870       988       772       848 
dram[2]:      1072       718      1020       695      1250       859      1206       816      1400       941      1032       647       982       635       858       550 
dram[3]:      1090       950      1032       917      1262      1126      1198      1089      1412      1306      1032       913       988       870       864       757 
dram[4]:       707      1072       708      1004       844      1254       833      1188       927      1406       677       988       633       982       561       842 
dram[5]:       946      1086       926      1016      1114      1262      1100      1182      1291      1408       928       988       864       980       766       848 
total dram writes = 94277
bank skew: 1416/550 = 2.57
chip skew: 16806/14626 = 1.15
average mf latency per bank:
dram[0]:       5989      3737      6020      3975      5246      3400      5258      3901      4424      3379      4756      4375      4344      3771      4206      3402
dram[1]:       4615      2783      4751      3079      4385      2649      4685      2940      3757      2579      4434      3365      4106      2719      4021      2102
dram[2]:       3937      5592      4088      6227      3449      4924      3811      5347      3386      4205      4430      4803      3861      4196      3535      4365
dram[3]:       2828      4371      3014      4699      2713      3927      2878      4590      2615      3554      3295      4589      2693      4029      2069      3922
dram[4]:       6195      3737      5990      4015      5082      3311      4922      3866      4163      3204      4499      4605      4425      3291      4544      3411
dram[5]:       4457      2739      4556      3057      4019      2710      4413      2946      3583      2548      4540      3408      4377      2638      4136      2124
maximum mf latency per bank:
dram[0]:        673      1166      1046      1170      1088       882      1145       904       890       872       636       869       670      1128       727      1151
dram[1]:        760       653       763       594       709       591       970       727      1053       783      1053       728      1017       770      1028       757
dram[2]:       1162       738      1185      1010       935       996       929      1115       989       970       943       648      1100       612      1112       587
dram[3]:        731       850       565       848       636       658       645       945       785      1013       774      1035       786      1065       758       900
dram[4]:        822      1181      1013      1190      1044       938      1053       952       939       891       647       899       722      1164       660      1177
dram[5]:        720       787       743       578       709       628       759       731       910       762      1060       761      1078       775       987       764
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2973420 n_nop=2918998 n_act=2388 n_pre=2372 n_ref_event=94221443153488 n_req=42661 n_rd=35018 n_rd_L2_A=0 n_write=0 n_wr_bk=14666 bw_util=0.03342
n_activity=279564 dram_eff=0.3554
bk0: 2034a 2958134i bk1: 2716a 2954006i bk2: 1836a 2959226i bk3: 2280a 2957348i bk4: 2148a 2955686i bk5: 2764a 2952167i bk6: 2086a 2955544i bk7: 2644a 2952348i bk8: 2288a 2953371i bk9: 3068a 2948731i bk10: 1720a 2958326i bk11: 2232a 2956071i bk12: 1612a 2960570i bk13: 2200a 2957245i bk14: 1446a 2963501i bk15: 1944a 2960902i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944282
Row_Buffer_Locality_read = 0.972072
Row_Buffer_Locality_write = 0.816957
Bank_Level_Parallism = 1.482419
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064424
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.033419 
total_CMD = 2973420 
util_bw = 99368 
Wasted_Col = 99179 
Wasted_Row = 22396 
Idle = 2752477 

BW Util Bottlenecks: 
RCDc_limit = 10722 
RCDWRc_limit = 8288 
WTRc_limit = 11959 
RTWc_limit = 79904 
CCDLc_limit = 33799 
rwq = 0 
CCDLc_limit_alone = 14885 
WTRc_limit_alone = 9821 
RTWc_limit_alone = 63128 

Commands details: 
total_CMD = 2973420 
n_nop = 2918998 
Read = 35018 
Write = 0 
L2_Alloc = 0 
L2_WB = 14666 
n_act = 2388 
n_pre = 2372 
n_ref = 94221443153488 
n_req = 42661 
total_req = 49684 

Dual Bus Interface Util: 
issued_total_row = 4760 
issued_total_col = 49684 
Row_Bus_Util =  0.001601 
CoL_Bus_Util = 0.016709 
Either_Row_CoL_Bus_Util = 0.018303 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000404 
queue_avg = 0.141255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.141255
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2973420 n_nop=2913685 n_act=2207 n_pre=2191 n_ref_event=4560869750798743682 n_req=47074 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=16793 bw_util=0.03723
n_activity=299358 dram_eff=0.3698
bk0: 2426a 2955010i bk1: 2776a 2952167i bk2: 2116a 2956926i bk3: 2296a 2955767i bk4: 2510a 2953392i bk5: 2800a 2951759i bk6: 2494a 2954099i bk7: 2624a 2952020i bk8: 2970a 2947317i bk9: 3096a 2947905i bk10: 2222a 2954536i bk11: 2232a 2955417i bk12: 1998a 2957319i bk13: 2232a 2955649i bk14: 1820a 2960533i bk15: 1952a 2960031i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953414
Row_Buffer_Locality_read = 0.976818
Row_Buffer_Locality_write = 0.847356
Bank_Level_Parallism = 1.527399
Bank_Level_Parallism_Col = 1.537278
Bank_Level_Parallism_Ready = 1.080504
write_to_read_ratio_blp_rw_average = 0.671441
GrpLevelPara = 1.264835 

BW Util details:
bwutil = 0.037235 
total_CMD = 2973420 
util_bw = 110714 
Wasted_Col = 106363 
Wasted_Row = 23032 
Idle = 2733311 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7715 
WTRc_limit = 14069 
RTWc_limit = 88220 
CCDLc_limit = 37819 
rwq = 0 
CCDLc_limit_alone = 16471 
WTRc_limit_alone = 11409 
RTWc_limit_alone = 69532 

Commands details: 
total_CMD = 2973420 
n_nop = 2913685 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 16793 
n_act = 2207 
n_pre = 2191 
n_ref = 4560869750798743682 
n_req = 47074 
total_req = 55357 

Dual Bus Interface Util: 
issued_total_row = 4398 
issued_total_col = 55357 
Row_Bus_Util =  0.001479 
CoL_Bus_Util = 0.018617 
Either_Row_CoL_Bus_Util = 0.020090 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000335 
queue_avg = 0.174740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.17474
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2973420 n_nop=2918892 n_act=2417 n_pre=2401 n_ref_event=0 n_req=42727 n_rd=35068 n_rd_L2_A=0 n_write=0 n_wr_bk=14681 bw_util=0.03346
n_activity=279784 dram_eff=0.3556
bk0: 2746a 2953487i bk1: 2034a 2957776i bk2: 2296a 2956676i bk3: 1812a 2959347i bk4: 2770a 2951430i bk5: 2150a 2955535i bk6: 2668a 2953316i bk7: 2068a 2955075i bk8: 3070a 2947847i bk9: 2294a 2952835i bk10: 2320a 2955237i bk11: 1634a 2958990i bk12: 2206a 2956868i bk13: 1618a 2960892i bk14: 1972a 2960762i bk15: 1410a 2964004i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943759
Row_Buffer_Locality_read = 0.971826
Row_Buffer_Locality_write = 0.815250
Bank_Level_Parallism = 1.492080
Bank_Level_Parallism_Col = 1.482332
Bank_Level_Parallism_Ready = 1.067628
write_to_read_ratio_blp_rw_average = 0.668146
GrpLevelPara = 1.236246 

BW Util details:
bwutil = 0.033462 
total_CMD = 2973420 
util_bw = 99498 
Wasted_Col = 99337 
Wasted_Row = 22808 
Idle = 2751777 

BW Util Bottlenecks: 
RCDc_limit = 10874 
RCDWRc_limit = 8335 
WTRc_limit = 12054 
RTWc_limit = 80615 
CCDLc_limit = 33842 
rwq = 0 
CCDLc_limit_alone = 14911 
WTRc_limit_alone = 9997 
RTWc_limit_alone = 63741 

Commands details: 
total_CMD = 2973420 
n_nop = 2918892 
Read = 35068 
Write = 0 
L2_Alloc = 0 
L2_WB = 14681 
n_act = 2417 
n_pre = 2401 
n_ref = 0 
n_req = 42727 
total_req = 49749 

Dual Bus Interface Util: 
issued_total_row = 4818 
issued_total_col = 49749 
Row_Bus_Util =  0.001620 
CoL_Bus_Util = 0.016731 
Either_Row_CoL_Bus_Util = 0.018338 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.000715 
queue_avg = 0.145133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.145133
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2973420 n_nop=2913651 n_act=2201 n_pre=2185 n_ref_event=13984 n_req=47117 n_rd=38594 n_rd_L2_A=0 n_write=0 n_wr_bk=16806 bw_util=0.03726
n_activity=299270 dram_eff=0.3702
bk0: 2772a 2952563i bk1: 2440a 2955229i bk2: 2320a 2955589i bk3: 2092a 2956899i bk4: 2796a 2950697i bk5: 2530a 2952368i bk6: 2652a 2952332i bk7: 2464a 2953655i bk8: 3096a 2947307i bk9: 2982a 2947220i bk10: 2320a 2954846i bk11: 2136a 2955230i bk12: 2232a 2956704i bk13: 1996a 2957213i bk14: 1984a 2959479i bk15: 1782a 2960697i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953605
Row_Buffer_Locality_read = 0.977147
Row_Buffer_Locality_write = 0.847002
Bank_Level_Parallism = 1.536789
Bank_Level_Parallism_Col = 1.546842
Bank_Level_Parallism_Ready = 1.085009
write_to_read_ratio_blp_rw_average = 0.674978
GrpLevelPara = 1.274729 

BW Util details:
bwutil = 0.037263 
total_CMD = 2973420 
util_bw = 110800 
Wasted_Col = 106314 
Wasted_Row = 22882 
Idle = 2733424 

BW Util Bottlenecks: 
RCDc_limit = 9779 
RCDWRc_limit = 7770 
WTRc_limit = 14025 
RTWc_limit = 89317 
CCDLc_limit = 37553 
rwq = 0 
CCDLc_limit_alone = 16186 
WTRc_limit_alone = 11475 
RTWc_limit_alone = 70500 

Commands details: 
total_CMD = 2973420 
n_nop = 2913651 
Read = 38594 
Write = 0 
L2_Alloc = 0 
L2_WB = 16806 
n_act = 2201 
n_pre = 2185 
n_ref = 13984 
n_req = 47117 
total_req = 55400 

Dual Bus Interface Util: 
issued_total_row = 4386 
issued_total_col = 55400 
Row_Bus_Util =  0.001475 
CoL_Bus_Util = 0.018632 
Either_Row_CoL_Bus_Util = 0.020101 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000284 
queue_avg = 0.180667 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.180667
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2973420 n_nop=2919244 n_act=2367 n_pre=2351 n_ref_event=0 n_req=42482 n_rd=34862 n_rd_L2_A=0 n_write=0 n_wr_bk=14626 bw_util=0.03329
n_activity=277525 dram_eff=0.3566
bk0: 2012a 2958167i bk1: 2694a 2954201i bk2: 1832a 2959189i bk3: 2272a 2957329i bk4: 2116a 2955930i bk5: 2770a 2952484i bk6: 2080a 2955978i bk7: 2640a 2953540i bk8: 2272a 2953576i bk9: 3074a 2947574i bk10: 1678a 2959590i bk11: 2232a 2955764i bk12: 1620a 2960709i bk13: 2202a 2957110i bk14: 1428a 2963289i bk15: 1940a 2960492i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944635
Row_Buffer_Locality_read = 0.972348
Row_Buffer_Locality_write = 0.817848
Bank_Level_Parallism = 1.485676
Bank_Level_Parallism_Col = 1.470739
Bank_Level_Parallism_Ready = 1.061774
write_to_read_ratio_blp_rw_average = 0.665772
GrpLevelPara = 1.232335 

BW Util details:
bwutil = 0.033287 
total_CMD = 2973420 
util_bw = 98976 
Wasted_Col = 98502 
Wasted_Row = 21667 
Idle = 2754275 

BW Util Bottlenecks: 
RCDc_limit = 10617 
RCDWRc_limit = 8136 
WTRc_limit = 12258 
RTWc_limit = 79003 
CCDLc_limit = 33063 
rwq = 0 
CCDLc_limit_alone = 14607 
WTRc_limit_alone = 10156 
RTWc_limit_alone = 62649 

Commands details: 
total_CMD = 2973420 
n_nop = 2919244 
Read = 34862 
Write = 0 
L2_Alloc = 0 
L2_WB = 14626 
n_act = 2367 
n_pre = 2351 
n_ref = 0 
n_req = 42482 
total_req = 49488 

Dual Bus Interface Util: 
issued_total_row = 4718 
issued_total_col = 49488 
Row_Bus_Util =  0.001587 
CoL_Bus_Util = 0.016643 
Either_Row_CoL_Bus_Util = 0.018220 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000554 
queue_avg = 0.141524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.141524
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2973420 n_nop=2914154 n_act=2148 n_pre=2132 n_ref_event=94221445744656 n_req=46767 n_rd=38298 n_rd_L2_A=0 n_write=0 n_wr_bk=16705 bw_util=0.037
n_activity=295722 dram_eff=0.372
bk0: 2426a 2954512i bk1: 2676a 2952672i bk2: 2112a 2957097i bk3: 2296a 2955326i bk4: 2514a 2952967i bk5: 2788a 2951546i bk6: 2486a 2953808i bk7: 2628a 2951239i bk8: 2952a 2947556i bk9: 3080a 2947791i bk10: 2152a 2955880i bk11: 2232a 2955817i bk12: 1992a 2957300i bk13: 2216a 2956865i bk14: 1796a 2961138i bk15: 1952a 2959861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954391
Row_Buffer_Locality_read = 0.977440
Row_Buffer_Locality_write = 0.850159
Bank_Level_Parallism = 1.538633
Bank_Level_Parallism_Col = 1.547407
Bank_Level_Parallism_Ready = 1.084273
write_to_read_ratio_blp_rw_average = 0.674035
GrpLevelPara = 1.275094 

BW Util details:
bwutil = 0.036996 
total_CMD = 2973420 
util_bw = 110006 
Wasted_Col = 105284 
Wasted_Row = 21925 
Idle = 2736205 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7425 
WTRc_limit = 13783 
RTWc_limit = 88248 
CCDLc_limit = 37106 
rwq = 0 
CCDLc_limit_alone = 16071 
WTRc_limit_alone = 11196 
RTWc_limit_alone = 69800 

Commands details: 
total_CMD = 2973420 
n_nop = 2914154 
Read = 38298 
Write = 0 
L2_Alloc = 0 
L2_WB = 16705 
n_act = 2148 
n_pre = 2132 
n_ref = 94221445744656 
n_req = 46767 
total_req = 55003 

Dual Bus Interface Util: 
issued_total_row = 4280 
issued_total_col = 55003 
Row_Bus_Util =  0.001439 
CoL_Bus_Util = 0.018498 
Either_Row_CoL_Bus_Util = 0.019932 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000287 
queue_avg = 0.176214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.176214

========= L2 cache stats =========
L2_cache_bank[0]: Access = 111708, Miss = 16052, Miss_rate = 0.144, Pending_hits = 6582, Reservation_fails = 4500
L2_cache_bank[1]: Access = 124796, Miss = 19864, Miss_rate = 0.159, Pending_hits = 7406, Reservation_fails = 5707
L2_cache_bank[2]: Access = 123506, Miss = 18840, Miss_rate = 0.153, Pending_hits = 6443, Reservation_fails = 4891
L2_cache_bank[3]: Access = 112772, Miss = 20008, Miss_rate = 0.177, Pending_hits = 7299, Reservation_fails = 6831
L2_cache_bank[4]: Access = 123760, Miss = 20056, Miss_rate = 0.162, Pending_hits = 7260, Reservation_fails = 4975
L2_cache_bank[5]: Access = 111824, Miss = 15930, Miss_rate = 0.142, Pending_hits = 6632, Reservation_fails = 5170
L2_cache_bank[6]: Access = 111632, Miss = 20172, Miss_rate = 0.181, Pending_hits = 6908, Reservation_fails = 4990
L2_cache_bank[7]: Access = 124458, Miss = 18734, Miss_rate = 0.151, Pending_hits = 6654, Reservation_fails = 5254
L2_cache_bank[8]: Access = 110742, Miss = 15930, Miss_rate = 0.144, Pending_hits = 6517, Reservation_fails = 3871
L2_cache_bank[9]: Access = 124130, Miss = 19832, Miss_rate = 0.160, Pending_hits = 7458, Reservation_fails = 5757
L2_cache_bank[10]: Access = 123996, Miss = 18732, Miss_rate = 0.151, Pending_hits = 6424, Reservation_fails = 4493
L2_cache_bank[11]: Access = 111144, Miss = 19868, Miss_rate = 0.179, Pending_hits = 6974, Reservation_fails = 4964
L2_total_cache_accesses = 1414468
L2_total_cache_misses = 224018
L2_total_cache_miss_rate = 0.1584
L2_total_cache_pending_hits = 82557
L2_total_cache_reservation_fails = 61403
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 822421
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 74801
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53651
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5998
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 163179
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 241808
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 43636
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7756
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 893
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55405
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2679
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1114052
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 245422
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 54964
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2504
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55405
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=1414468
icnt_total_pkts_simt_to_mem=537691
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.46897
	minimum = 5
	maximum = 32
Network latency average = 5.45838
	minimum = 5
	maximum = 31
Slowest packet = 1828938
Flit latency average = 5.56919
	minimum = 5
	maximum = 30
Slowest flit = 1951578
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0154742
	minimum = 0.00530847 (at node 11)
	maximum = 0.0538333 (at node 16)
Accepted packet rate average = 0.0154742
	minimum = 0.00442372 (at node 20)
	maximum = 0.0257257 (at node 0)
Injected flit rate average = 0.0162947
	minimum = 0.00636336 (at node 11)
	maximum = 0.0538333 (at node 16)
Accepted flit rate average= 0.0162947
	minimum = 0.0051043 (at node 20)
	maximum = 0.0257257 (at node 0)
Injected packet length average = 1.05302
Accepted packet length average = 1.05302
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.0257 (32 samples)
	minimum = 5 (32 samples)
	maximum = 196.656 (32 samples)
Network latency average = 19.8191 (32 samples)
	minimum = 5 (32 samples)
	maximum = 193.312 (32 samples)
Flit latency average = 19.0246 (32 samples)
	minimum = 5 (32 samples)
	maximum = 192.562 (32 samples)
Fragmentation average = 0.00148408 (32 samples)
	minimum = 0 (32 samples)
	maximum = 52.9688 (32 samples)
Injected packet rate average = 0.0731003 (32 samples)
	minimum = 0.027892 (32 samples)
	maximum = 0.19134 (32 samples)
Accepted packet rate average = 0.0731003 (32 samples)
	minimum = 0.0253777 (32 samples)
	maximum = 0.109171 (32 samples)
Injected flit rate average = 0.0780008 (32 samples)
	minimum = 0.0363532 (32 samples)
	maximum = 0.191519 (32 samples)
Accepted flit rate average = 0.0780008 (32 samples)
	minimum = 0.0343275 (32 samples)
	maximum = 0.109171 (32 samples)
Injected packet size average = 1.06704 (32 samples)
Accepted packet size average = 1.06704 (32 samples)
Hops average = 1 (32 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 1 sec (361 sec)
gpgpu_simulation_rate = 484772 (inst/sec)
gpgpu_simulation_rate = 2674 (cycle/sec)
gpgpu_silicon_slowdown = 112191x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (21,21,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 4 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 33 '_Z12lud_internalPfii'
Destroy streams for kernel 33: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 33 
gpu_sim_cycle = 18895
gpu_sim_insn = 10499328
gpu_ipc =     555.6670
gpu_tot_sim_cycle = 984318
gpu_tot_sim_insn = 185502328
gpu_tot_ipc =     188.4577
gpu_tot_issued_cta = 7843
gpu_occupancy = 77.2559% 
gpu_tot_occupancy = 36.2583% 
max_total_param_size = 0
gpu_stall_dramfull = 108499
gpu_stall_icnt2sh    = 271801
partiton_level_parallism =       1.2825
partiton_level_parallism_total  =       0.4462
partiton_level_parallism_util =       1.8813
partiton_level_parallism_util_total  =       1.8031
L2_BW  =      42.0784 GB/Sec
L2_BW_total  =      14.6030 GB/Sec
gpu_total_sim_rate=488164

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3030148
	L1I_total_cache_misses = 42172
	L1I_total_cache_miss_rate = 0.0139
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28219
L1D_cache:
	L1D_cache_core[0]: Access = 33867, Miss = 20401, Miss_rate = 0.602, Pending_hits = 2060, Reservation_fails = 8747
	L1D_cache_core[1]: Access = 33916, Miss = 20274, Miss_rate = 0.598, Pending_hits = 2249, Reservation_fails = 12041
	L1D_cache_core[2]: Access = 33501, Miss = 20028, Miss_rate = 0.598, Pending_hits = 2292, Reservation_fails = 10090
	L1D_cache_core[3]: Access = 33709, Miss = 20184, Miss_rate = 0.599, Pending_hits = 2242, Reservation_fails = 9257
	L1D_cache_core[4]: Access = 33676, Miss = 20038, Miss_rate = 0.595, Pending_hits = 2284, Reservation_fails = 10428
	L1D_cache_core[5]: Access = 33644, Miss = 20267, Miss_rate = 0.602, Pending_hits = 2214, Reservation_fails = 10518
	L1D_cache_core[6]: Access = 33757, Miss = 20082, Miss_rate = 0.595, Pending_hits = 2037, Reservation_fails = 10494
	L1D_cache_core[7]: Access = 33724, Miss = 20060, Miss_rate = 0.595, Pending_hits = 2423, Reservation_fails = 11982
	L1D_cache_core[8]: Access = 33836, Miss = 20725, Miss_rate = 0.613, Pending_hits = 2065, Reservation_fails = 12543
	L1D_cache_core[9]: Access = 33486, Miss = 20358, Miss_rate = 0.608, Pending_hits = 2163, Reservation_fails = 11136
	L1D_cache_core[10]: Access = 33405, Miss = 20133, Miss_rate = 0.603, Pending_hits = 2392, Reservation_fails = 12645
	L1D_cache_core[11]: Access = 34300, Miss = 20406, Miss_rate = 0.595, Pending_hits = 2161, Reservation_fails = 9842
	L1D_cache_core[12]: Access = 34059, Miss = 20560, Miss_rate = 0.604, Pending_hits = 2151, Reservation_fails = 9221
	L1D_cache_core[13]: Access = 33547, Miss = 19733, Miss_rate = 0.588, Pending_hits = 2476, Reservation_fails = 8217
	L1D_cache_core[14]: Access = 33452, Miss = 20323, Miss_rate = 0.608, Pending_hits = 2402, Reservation_fails = 13323
	L1D_total_cache_accesses = 505879
	L1D_total_cache_misses = 303572
	L1D_total_cache_miss_rate = 0.6001
	L1D_total_cache_pending_hits = 33611
	L1D_total_cache_reservation_fails = 160484
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 183744
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46896
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33601
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 295615
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 160375
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 183654
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 121800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7957
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 109
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2987976
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 42172
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28219
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 376112
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 183744
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 129767
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3030148

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 147331
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 105
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 12939
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 109
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 28219
ctas_completed 7843, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
25980, 20619, 9765, 9765, 9765, 9765, 9765, 9765, 9393, 9393, 9393, 9393, 9393, 9393, 9393, 9393, 9486, 9486, 9486, 9486, 9486, 9486, 9486, 9486, 9021, 9021, 9021, 9021, 9021, 9021, 9021, 9021, 9207, 9207, 9207, 9207, 9207, 9207, 9207, 9207, 
gpgpu_n_tot_thrd_icount = 191730528
gpgpu_n_tot_w_icount = 5991579
gpgpu_n_stall_shd_mem = 329538
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 295615
gpgpu_n_mem_write_global = 129767
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6017792
gpgpu_n_store_insn = 2076272
gpgpu_n_shmem_insn = 67553288
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5851296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 69608
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 18458
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 241472
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1211313	W0_Idle:6784876	W0_Scoreboard:6513018	W1:3476	W2:3256	W3:3036	W4:2816	W5:2596	W6:2376	W7:2156	W8:1936	W9:1716	W10:1496	W11:1276	W12:1056	W13:836	W14:616	W15:374	W16:340615	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5621946
single_issue_nums: WS0:3039747	WS1:2951832	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2364920 {8:295615,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9343224 {72:129767,}
traffic_breakdown_coretomem[INST_ACC_R] = 110528 {8:13816,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47298400 {40:1182460,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2076272 {8:259534,}
traffic_breakdown_memtocore[INST_ACC_R] = 2210560 {40:55264,}
maxmflatency = 1323 
max_icnt2mem_latency = 958 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 267 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 67 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	841953 	510179 	87239 	2653 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	12971 	674 	154 	380766 	20089 	18571 	5357 	631 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	134212 	175960 	179793 	235352 	541502 	175166 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	844 	258 	18 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       6030      4293      6122      4654      5226      3617      5328      4217      4448      3651      4813      4717      4553      4297      4641      4446
dram[1]:       4648      2958      4817      3307      4379      2704      4740      3079      3777      2657      4474      3460      4267      3099      4348      2806
dram[2]:       4546      5604      4824      6327      3712      4909      4158      5416      3683      4230      4793      4859      4513      4389      4669      4685
dram[3]:       2994      4388      3194      4765      2775      3927      3031      4646      2700      3577      3393      4626      3094      4177      2859      4160
dram[4]:       6223      4246      6082      4721      5065      3582      4992      4195      4189      3445      4556      4897      4549      3814      4933      4217
dram[5]:       4490      2933      4622      3274      4017      2784      4467      3095      3605      2636      4579      3506      4477      3149      4437      2866
maximum mf latency per bank:
dram[0]:        673      1299      1046      1323      1088       882      1145       904       890       872       636       869       670      1128       727      1247
dram[1]:        760       717       763       726       709       591       970       727      1053       783      1053       728      1017       770      1028       757
dram[2]:       1288       738      1312      1010       935       996       929      1115       989       970       943       648      1100       612      1227       587
dram[3]:        731       850       565       848       636       658       645       945       785      1013       774      1035       806      1065       809       900
dram[4]:        822      1214      1013      1213      1044       938      1053       952       939       891       647       899       722      1164       660      1177
dram[5]:        720       787       743       723       709       628       759       731       910       762      1060       761      1078       791       987       788
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3031614 n_nop=2976884 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.03296
n_activity=281418 dram_eff=0.3551
bk0: 2066a 3016230i bk1: 2748a 3012063i bk2: 1836a 3017419i bk3: 2280a 3015545i bk4: 2180a 3013660i bk5: 2796a 3010115i bk6: 2086a 3013732i bk7: 2644a 3010538i bk8: 2304a 3011467i bk9: 3084a 3006820i bk10: 1720a 3016519i bk11: 2232a 3014268i bk12: 1628a 3018592i bk13: 2216a 3015293i bk14: 1446a 3021692i bk15: 1944a 3019096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.032965 
total_CMD = 3031614 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 2809352 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 3031614 
n_nop = 2976884 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.001578 
CoL_Bus_Util = 0.016482 
Either_Row_CoL_Bus_Util = 0.018053 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000402 
queue_avg = 0.138666 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.138666
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3031614 n_nop=2971431 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.0368
n_activity=301921 dram_eff=0.3695
bk0: 2458a 3013079i bk1: 2840a 3010115i bk2: 2116a 3015118i bk3: 2296a 3013962i bk4: 2542a 3011405i bk5: 2864a 3009567i bk6: 2494a 3012288i bk7: 2624a 3010213i bk8: 2986a 3005408i bk9: 3128a 3005877i bk10: 2222a 3012731i bk11: 2232a 3013614i bk12: 2014a 3015309i bk13: 2264a 3013533i bk14: 1820a 3018726i bk15: 1952a 3018224i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.036802 
total_CMD = 3031614 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 2789583 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 3031614 
n_nop = 2971431 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.001457 
CoL_Bus_Util = 0.018401 
Either_Row_CoL_Bus_Util = 0.019852 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000332 
queue_avg = 0.171577 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.171577
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3031614 n_nop=2976754 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.03302
n_activity=281796 dram_eff=0.3552
bk0: 2778a 3011499i bk1: 2074a 3015722i bk2: 2296a 3014863i bk3: 1812a 3017539i bk4: 2802a 3009459i bk5: 2182a 3013506i bk6: 2668a 3011505i bk7: 2068a 3013266i bk8: 3086a 3005924i bk9: 2310a 3010929i bk10: 2320a 3013432i bk11: 1634a 3017187i bk12: 2222a 3014889i bk13: 1634a 3018928i bk14: 1972a 3018955i bk15: 1410a 3022199i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.033018 
total_CMD = 3031614 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 2808513 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 3031614 
n_nop = 2976754 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.001600 
CoL_Bus_Util = 0.016509 
Either_Row_CoL_Bus_Util = 0.018096 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.000711 
queue_avg = 0.142584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.142584
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3031614 n_nop=2971377 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.03684
n_activity=302088 dram_eff=0.3697
bk0: 2836a 3010525i bk1: 2480a 3013179i bk2: 2320a 3013779i bk3: 2092a 3015094i bk4: 2860a 3008497i bk5: 2562a 3010378i bk6: 2652a 3010521i bk7: 2464a 3011847i bk8: 3128a 3005331i bk9: 2998a 3005283i bk10: 2320a 3013038i bk11: 2136a 3013425i bk12: 2264a 3014534i bk13: 2012a 3015191i bk14: 1984a 3017673i bk15: 1782a 3018893i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.036838 
total_CMD = 3031614 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 2789565 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 3031614 
n_nop = 2971377 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.001456 
CoL_Bus_Util = 0.018419 
Either_Row_CoL_Bus_Util = 0.019870 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000282 
queue_avg = 0.177388 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.177388
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3031614 n_nop=2977156 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.03282
n_activity=279186 dram_eff=0.3563
bk0: 2044a 3016240i bk1: 2722a 3012214i bk2: 1832a 3017377i bk3: 2272a 3015522i bk4: 2148a 3013915i bk5: 2794a 3010489i bk6: 2080a 3014167i bk7: 2640a 3011731i bk8: 2288a 3011643i bk9: 3086a 3005677i bk10: 1678a 3017784i bk11: 2232a 3013961i bk12: 1636a 3018797i bk13: 2214a 3015171i bk14: 1428a 3021482i bk15: 1940a 3018687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.032816 
total_CMD = 3031614 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 2811277 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 3031614 
n_nop = 2977156 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.001566 
CoL_Bus_Util = 0.016408 
Either_Row_CoL_Bus_Util = 0.017963 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000551 
queue_avg = 0.138984 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.138984
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3031614 n_nop=2971972 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.03652
n_activity=297925 dram_eff=0.3716
bk0: 2458a 3012552i bk1: 2724a 3010687i bk2: 2112a 3015291i bk3: 2296a 3013524i bk4: 2546a 3010970i bk5: 2836a 3009491i bk6: 2486a 3011997i bk7: 2628a 3009431i bk8: 2968a 3005650i bk9: 3104a 3005835i bk10: 2152a 3014072i bk11: 2232a 3014011i bk12: 2008a 3015308i bk13: 2240a 3014702i bk14: 1796a 3019328i bk15: 1952a 3018054i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.036521 
total_CMD = 3031614 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 2792797 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 3031614 
n_nop = 2971972 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.001418 
CoL_Bus_Util = 0.018261 
Either_Row_CoL_Bus_Util = 0.019673 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000285 
queue_avg = 0.172936 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.172936

========= L2 cache stats =========
L2_cache_bank[0]: Access = 116040, Miss = 16148, Miss_rate = 0.139, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 135552, Miss = 19960, Miss_rate = 0.147, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 127958, Miss = 18936, Miss_rate = 0.148, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 120844, Miss = 20200, Miss_rate = 0.167, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 134712, Miss = 20152, Miss_rate = 0.150, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 116012, Miss = 16034, Miss_rate = 0.138, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 119988, Miss = 20364, Miss_rate = 0.170, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 128730, Miss = 18838, Miss_rate = 0.146, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 114822, Miss = 16026, Miss_rate = 0.140, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 134994, Miss = 19908, Miss_rate = 0.147, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 128148, Miss = 18828, Miss_rate = 0.147, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 119488, Miss = 20012, Miss_rate = 0.167, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 1497288
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1505
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 888987
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 255920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 43868
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1182460
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 259534
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 55264
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.101
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=1497288
icnt_total_pkts_simt_to_mem=568980
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 59.4949
	minimum = 5
	maximum = 243
Network latency average = 54.9195
	minimum = 5
	maximum = 243
Slowest packet = 1908514
Flit latency average = 51.8959
	minimum = 5
	maximum = 243
Slowest flit = 2036069
Fragmentation average = 0.00328809
	minimum = 0
	maximum = 137
Injected packet rate average = 0.20984
	minimum = 0.0780101 (at node 10)
	maximum = 0.579624 (at node 19)
Accepted packet rate average = 0.20984
	minimum = 0.0658375 (at node 23)
	maximum = 0.320085 (at node 0)
Injected flit rate average = 0.223671
	minimum = 0.100873 (at node 10)
	maximum = 0.579624 (at node 19)
Accepted flit rate average= 0.223671
	minimum = 0.0895475 (at node 23)
	maximum = 0.320085 (at node 0)
Injected packet length average = 1.06591
Accepted packet length average = 1.06591
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.1914 (33 samples)
	minimum = 5 (33 samples)
	maximum = 198.061 (33 samples)
Network latency average = 20.8827 (33 samples)
	minimum = 5 (33 samples)
	maximum = 194.818 (33 samples)
Flit latency average = 20.0207 (33 samples)
	minimum = 5 (33 samples)
	maximum = 194.091 (33 samples)
Fragmentation average = 0.00153875 (33 samples)
	minimum = 0 (33 samples)
	maximum = 55.5152 (33 samples)
Injected packet rate average = 0.0772439 (33 samples)
	minimum = 0.0294108 (33 samples)
	maximum = 0.203106 (33 samples)
Accepted packet rate average = 0.0772439 (33 samples)
	minimum = 0.0266037 (33 samples)
	maximum = 0.115562 (33 samples)
Injected flit rate average = 0.0824151 (33 samples)
	minimum = 0.0383083 (33 samples)
	maximum = 0.20328 (33 samples)
Accepted flit rate average = 0.0824151 (33 samples)
	minimum = 0.0360008 (33 samples)
	maximum = 0.115562 (33 samples)
Injected packet size average = 1.06695 (33 samples)
Accepted packet size average = 1.06695 (33 samples)
Hops average = 1 (33 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 20 sec (380 sec)
gpgpu_simulation_rate = 488164 (inst/sec)
gpgpu_simulation_rate = 2590 (cycle/sec)
gpgpu_silicon_slowdown = 115830x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a30717d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 34 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 34: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 34 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 1010773
gpu_tot_sim_insn = 185522208
gpu_tot_ipc =     183.5449
gpu_tot_issued_cta = 7844
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 36.1703% 
max_total_param_size = 0
gpu_stall_dramfull = 108499
gpu_stall_icnt2sh    = 271801
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.4346
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8030
L2_BW  =       0.0515 GB/Sec
L2_BW_total  =      14.2221 GB/Sec
gpu_total_sim_rate=485660

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3031820
	L1I_total_cache_misses = 42184
	L1I_total_cache_miss_rate = 0.0139
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28219
L1D_cache:
	L1D_cache_core[0]: Access = 33867, Miss = 20401, Miss_rate = 0.602, Pending_hits = 2060, Reservation_fails = 8747
	L1D_cache_core[1]: Access = 33947, Miss = 20290, Miss_rate = 0.598, Pending_hits = 2249, Reservation_fails = 12041
	L1D_cache_core[2]: Access = 33501, Miss = 20028, Miss_rate = 0.598, Pending_hits = 2292, Reservation_fails = 10090
	L1D_cache_core[3]: Access = 33709, Miss = 20184, Miss_rate = 0.599, Pending_hits = 2242, Reservation_fails = 9257
	L1D_cache_core[4]: Access = 33676, Miss = 20038, Miss_rate = 0.595, Pending_hits = 2284, Reservation_fails = 10428
	L1D_cache_core[5]: Access = 33644, Miss = 20267, Miss_rate = 0.602, Pending_hits = 2214, Reservation_fails = 10518
	L1D_cache_core[6]: Access = 33757, Miss = 20082, Miss_rate = 0.595, Pending_hits = 2037, Reservation_fails = 10494
	L1D_cache_core[7]: Access = 33724, Miss = 20060, Miss_rate = 0.595, Pending_hits = 2423, Reservation_fails = 11982
	L1D_cache_core[8]: Access = 33836, Miss = 20725, Miss_rate = 0.613, Pending_hits = 2065, Reservation_fails = 12543
	L1D_cache_core[9]: Access = 33486, Miss = 20358, Miss_rate = 0.608, Pending_hits = 2163, Reservation_fails = 11136
	L1D_cache_core[10]: Access = 33405, Miss = 20133, Miss_rate = 0.603, Pending_hits = 2392, Reservation_fails = 12645
	L1D_cache_core[11]: Access = 34300, Miss = 20406, Miss_rate = 0.595, Pending_hits = 2161, Reservation_fails = 9842
	L1D_cache_core[12]: Access = 34059, Miss = 20560, Miss_rate = 0.604, Pending_hits = 2151, Reservation_fails = 9221
	L1D_cache_core[13]: Access = 33547, Miss = 19733, Miss_rate = 0.588, Pending_hits = 2476, Reservation_fails = 8217
	L1D_cache_core[14]: Access = 33452, Miss = 20323, Miss_rate = 0.608, Pending_hits = 2402, Reservation_fails = 13323
	L1D_total_cache_accesses = 505910
	L1D_total_cache_misses = 303588
	L1D_total_cache_miss_rate = 0.6001
	L1D_total_cache_pending_hits = 33611
	L1D_total_cache_reservation_fails = 160484
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 183750
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46896
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33601
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 295631
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 160375
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 183660
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 121815
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7957
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 109
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2989636
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 42184
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28219
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 376128
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 183750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 129782
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3031820

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 147331
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 105
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 12939
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 109
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 28219
ctas_completed 7844, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
25980, 20619, 9765, 9765, 9765, 9765, 9765, 9765, 9393, 9393, 9393, 9393, 9393, 9393, 9393, 9393, 9486, 9486, 9486, 9486, 9486, 9486, 9486, 9486, 9021, 9021, 9021, 9021, 9021, 9021, 9021, 9021, 9207, 9207, 9207, 9207, 9207, 9207, 9207, 9207, 
gpgpu_n_tot_thrd_icount = 191824896
gpgpu_n_tot_w_icount = 5994528
gpgpu_n_stall_shd_mem = 330042
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 295631
gpgpu_n_mem_write_global = 129782
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6018048
gpgpu_n_store_insn = 2076512
gpgpu_n_shmem_insn = 67557984
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5851392
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 70112
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 18458
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 241472
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1211313	W0_Idle:6815065	W0_Scoreboard:6532788	W1:3792	W2:3552	W3:3312	W4:3072	W5:2832	W6:2592	W7:2352	W8:2112	W9:1872	W10:1632	W11:1392	W12:1152	W13:912	W14:672	W15:408	W16:340926	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5621946
single_issue_nums: WS0:3042696	WS1:2951832	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2365048 {8:295631,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9344304 {72:129782,}
traffic_breakdown_coretomem[INST_ACC_R] = 110624 {8:13828,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47300960 {40:1182524,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2076512 {8:259564,}
traffic_breakdown_memtocore[INST_ACC_R] = 2212480 {40:55312,}
maxmflatency = 1323 
max_icnt2mem_latency = 958 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 266 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 67 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	842047 	510179 	87239 	2653 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	12983 	674 	154 	380797 	20089 	18571 	5357 	631 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	134306 	175960 	179793 	235352 	541502 	175166 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	854 	258 	18 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       6030      4293      6122      4654      5226      3617      5328      4217      4448      3651      4813      4717      4553      4297      4641      4451
dram[1]:       4648      2958      4817      3307      4379      2704      4740      3079      3777      2657      4474      3460      4267      3099      4348      2806
dram[2]:       4546      5604      4824      6327      3712      4909      4158      5416      3683      4230      4793      4859      4513      4389      4674      4685
dram[3]:       2994      4388      3194      4765      2775      3927      3031      4646      2700      3577      3393      4626      3094      4177      2859      4160
dram[4]:       6223      4246      6082      4721      5065      3582      4992      4195      4189      3445      4556      4897      4549      3814      4933      4221
dram[5]:       4490      2933      4622      3274      4017      2784      4467      3095      3605      2636      4579      3506      4477      3149      4437      2866
maximum mf latency per bank:
dram[0]:        673      1299      1046      1323      1088       882      1145       904       890       872       636       869       670      1128       727      1247
dram[1]:        760       717       763       726       709       591       970       727      1053       783      1053       728      1017       770      1028       757
dram[2]:       1288       738      1312      1010       935       996       929      1115       989       970       943       648      1100       612      1227       587
dram[3]:        731       850       565       848       636       658       645       945       785      1013       774      1035       806      1065       809       900
dram[4]:        822      1214      1013      1213      1044       938      1053       952       939       891       647       899       722      1164       660      1177
dram[5]:        720       787       743       723       709       628       759       731       910       762      1060       761      1078       791       987       788
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3113093 n_nop=3058363 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.0321
n_activity=281418 dram_eff=0.3551
bk0: 2066a 3097709i bk1: 2748a 3093542i bk2: 1836a 3098898i bk3: 2280a 3097024i bk4: 2180a 3095139i bk5: 2796a 3091594i bk6: 2086a 3095211i bk7: 2644a 3092017i bk8: 2304a 3092946i bk9: 3084a 3088299i bk10: 1720a 3097998i bk11: 2232a 3095747i bk12: 1628a 3100071i bk13: 2216a 3096772i bk14: 1446a 3103171i bk15: 1944a 3100575i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.032102 
total_CMD = 3113093 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 2890831 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 3113093 
n_nop = 3058363 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.001537 
CoL_Bus_Util = 0.016051 
Either_Row_CoL_Bus_Util = 0.017581 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000402 
queue_avg = 0.135037 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.135037
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3113093 n_nop=3052910 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.03584
n_activity=301921 dram_eff=0.3695
bk0: 2458a 3094558i bk1: 2840a 3091594i bk2: 2116a 3096597i bk3: 2296a 3095441i bk4: 2542a 3092884i bk5: 2864a 3091046i bk6: 2494a 3093767i bk7: 2624a 3091692i bk8: 2986a 3086887i bk9: 3128a 3087356i bk10: 2222a 3094210i bk11: 2232a 3095093i bk12: 2014a 3096788i bk13: 2264a 3095012i bk14: 1820a 3100205i bk15: 1952a 3099703i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.035839 
total_CMD = 3113093 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 2871062 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 3113093 
n_nop = 3052910 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.001419 
CoL_Bus_Util = 0.017919 
Either_Row_CoL_Bus_Util = 0.019332 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000332 
queue_avg = 0.167086 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.167086
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3113093 n_nop=3058233 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.03215
n_activity=281796 dram_eff=0.3552
bk0: 2778a 3092978i bk1: 2074a 3097201i bk2: 2296a 3096342i bk3: 1812a 3099018i bk4: 2802a 3090938i bk5: 2182a 3094985i bk6: 2668a 3092984i bk7: 2068a 3094745i bk8: 3086a 3087403i bk9: 2310a 3092408i bk10: 2320a 3094911i bk11: 1634a 3098666i bk12: 2222a 3096368i bk13: 1634a 3100407i bk14: 1972a 3100434i bk15: 1410a 3103678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.032154 
total_CMD = 3113093 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 2889992 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 3113093 
n_nop = 3058233 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.001558 
CoL_Bus_Util = 0.016077 
Either_Row_CoL_Bus_Util = 0.017622 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.000711 
queue_avg = 0.138852 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.138852
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3113093 n_nop=3052856 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.03587
n_activity=302088 dram_eff=0.3697
bk0: 2836a 3092004i bk1: 2480a 3094658i bk2: 2320a 3095258i bk3: 2092a 3096573i bk4: 2860a 3089976i bk5: 2562a 3091857i bk6: 2652a 3092000i bk7: 2464a 3093326i bk8: 3128a 3086810i bk9: 2998a 3086762i bk10: 2320a 3094517i bk11: 2136a 3094904i bk12: 2264a 3096013i bk13: 2012a 3096670i bk14: 1984a 3099152i bk15: 1782a 3100372i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.035874 
total_CMD = 3113093 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 2871044 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 3113093 
n_nop = 3052856 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.001418 
CoL_Bus_Util = 0.017937 
Either_Row_CoL_Bus_Util = 0.019350 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000282 
queue_avg = 0.172745 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.172745
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3113093 n_nop=3058635 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.03196
n_activity=279186 dram_eff=0.3563
bk0: 2044a 3097719i bk1: 2722a 3093693i bk2: 1832a 3098856i bk3: 2272a 3097001i bk4: 2148a 3095394i bk5: 2794a 3091968i bk6: 2080a 3095646i bk7: 2640a 3093210i bk8: 2288a 3093122i bk9: 3086a 3087156i bk10: 1678a 3099263i bk11: 2232a 3095440i bk12: 1636a 3100276i bk13: 2214a 3096650i bk14: 1428a 3102961i bk15: 1940a 3100166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.031957 
total_CMD = 3113093 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 2892756 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 3113093 
n_nop = 3058635 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.001525 
CoL_Bus_Util = 0.015978 
Either_Row_CoL_Bus_Util = 0.017493 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000551 
queue_avg = 0.135346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.135346
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3113093 n_nop=3053451 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.03557
n_activity=297925 dram_eff=0.3716
bk0: 2458a 3094031i bk1: 2724a 3092166i bk2: 2112a 3096770i bk3: 2296a 3095003i bk4: 2546a 3092449i bk5: 2836a 3090970i bk6: 2486a 3093476i bk7: 2628a 3090910i bk8: 2968a 3087129i bk9: 3104a 3087314i bk10: 2152a 3095551i bk11: 2232a 3095490i bk12: 2008a 3096787i bk13: 2240a 3096181i bk14: 1796a 3100807i bk15: 1952a 3099533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.035565 
total_CMD = 3113093 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 2874276 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 3113093 
n_nop = 3053451 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.001381 
CoL_Bus_Util = 0.017783 
Either_Row_CoL_Bus_Util = 0.019158 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000285 
queue_avg = 0.168409 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.168409

========= L2 cache stats =========
L2_cache_bank[0]: Access = 116048, Miss = 16148, Miss_rate = 0.139, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 135586, Miss = 19960, Miss_rate = 0.147, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 127966, Miss = 18936, Miss_rate = 0.148, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 120844, Miss = 20200, Miss_rate = 0.167, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 134750, Miss = 20152, Miss_rate = 0.150, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 116012, Miss = 16034, Miss_rate = 0.138, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 119996, Miss = 20364, Miss_rate = 0.170, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 128730, Miss = 18838, Miss_rate = 0.146, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 114830, Miss = 16026, Miss_rate = 0.140, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 135024, Miss = 19908, Miss_rate = 0.147, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 128156, Miss = 18828, Miss_rate = 0.147, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 119488, Miss = 20012, Miss_rate = 0.167, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 1497430
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1505
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 889051
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 255950
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 43916
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1182524
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 259564
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 55312
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.098
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=1497430
icnt_total_pkts_simt_to_mem=569038
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 1936637
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2066268
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 1)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 1)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 1)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 1)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.6947 (34 samples)
	minimum = 5 (34 samples)
	maximum = 192.588 (34 samples)
Network latency average = 20.418 (34 samples)
	minimum = 5 (34 samples)
	maximum = 189.265 (34 samples)
Flit latency average = 19.5789 (34 samples)
	minimum = 5 (34 samples)
	maximum = 188.529 (34 samples)
Fragmentation average = 0.00149349 (34 samples)
	minimum = 0 (34 samples)
	maximum = 53.8824 (34 samples)
Injected packet rate average = 0.0749797 (34 samples)
	minimum = 0.0285458 (34 samples)
	maximum = 0.19718 (34 samples)
Accepted packet rate average = 0.0749797 (34 samples)
	minimum = 0.0258213 (34 samples)
	maximum = 0.112321 (34 samples)
Injected flit rate average = 0.0799993 (34 samples)
	minimum = 0.0371816 (34 samples)
	maximum = 0.197366 (34 samples)
Accepted flit rate average = 0.0799993 (34 samples)
	minimum = 0.0349419 (34 samples)
	maximum = 0.112321 (34 samples)
Injected packet size average = 1.06695 (34 samples)
Accepted packet size average = 1.06695 (34 samples)
Hops average = 1 (34 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 22 sec (382 sec)
gpgpu_simulation_rate = 485660 (inst/sec)
gpgpu_simulation_rate = 2646 (cycle/sec)
gpgpu_silicon_slowdown = 113378x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (20,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 3 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 35 '_Z13lud_perimeterPfii'
Destroy streams for kernel 35: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 35 
gpu_sim_cycle = 25879
gpu_sim_insn = 393600
gpu_ipc =      15.2092
gpu_tot_sim_cycle = 1036652
gpu_tot_sim_insn = 185915808
gpu_tot_ipc =     179.3425
gpu_tot_issued_cta = 7864
gpu_occupancy = 2.7827% 
gpu_tot_occupancy = 34.9643% 
max_total_param_size = 0
gpu_stall_dramfull = 108499
gpu_stall_icnt2sh    = 271801
partiton_level_parallism =       0.1031
partiton_level_parallism_total  =       0.4263
partiton_level_parallism_util =       1.0801
partiton_level_parallism_util_total  =       1.7957
L2_BW  =       3.5004 GB/Sec
L2_BW_total  =      13.9545 GB/Sec
gpu_total_sim_rate=481647

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3044020
	L1I_total_cache_misses = 43743
	L1I_total_cache_miss_rate = 0.0144
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28219
L1D_cache:
	L1D_cache_core[0]: Access = 33946, Miss = 20449, Miss_rate = 0.602, Pending_hits = 2060, Reservation_fails = 8747
	L1D_cache_core[1]: Access = 34026, Miss = 20338, Miss_rate = 0.598, Pending_hits = 2249, Reservation_fails = 12041
	L1D_cache_core[2]: Access = 33659, Miss = 20115, Miss_rate = 0.598, Pending_hits = 2308, Reservation_fails = 10090
	L1D_cache_core[3]: Access = 33867, Miss = 20264, Miss_rate = 0.598, Pending_hits = 2258, Reservation_fails = 9257
	L1D_cache_core[4]: Access = 33834, Miss = 20118, Miss_rate = 0.595, Pending_hits = 2300, Reservation_fails = 10428
	L1D_cache_core[5]: Access = 33802, Miss = 20347, Miss_rate = 0.602, Pending_hits = 2230, Reservation_fails = 10518
	L1D_cache_core[6]: Access = 33915, Miss = 20162, Miss_rate = 0.594, Pending_hits = 2053, Reservation_fails = 10494
	L1D_cache_core[7]: Access = 33803, Miss = 20108, Miss_rate = 0.595, Pending_hits = 2423, Reservation_fails = 11982
	L1D_cache_core[8]: Access = 33915, Miss = 20773, Miss_rate = 0.613, Pending_hits = 2065, Reservation_fails = 12543
	L1D_cache_core[9]: Access = 33565, Miss = 20406, Miss_rate = 0.608, Pending_hits = 2163, Reservation_fails = 11136
	L1D_cache_core[10]: Access = 33484, Miss = 20181, Miss_rate = 0.603, Pending_hits = 2392, Reservation_fails = 12645
	L1D_cache_core[11]: Access = 34379, Miss = 20454, Miss_rate = 0.595, Pending_hits = 2161, Reservation_fails = 9842
	L1D_cache_core[12]: Access = 34138, Miss = 20608, Miss_rate = 0.604, Pending_hits = 2151, Reservation_fails = 9221
	L1D_cache_core[13]: Access = 33626, Miss = 19781, Miss_rate = 0.588, Pending_hits = 2476, Reservation_fails = 8217
	L1D_cache_core[14]: Access = 33531, Miss = 20371, Miss_rate = 0.608, Pending_hits = 2402, Reservation_fails = 13323
	L1D_total_cache_accesses = 507490
	L1D_total_cache_misses = 304475
	L1D_total_cache_miss_rate = 0.6000
	L1D_total_cache_pending_hits = 33691
	L1D_total_cache_reservation_fails = 160484
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 183930
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46896
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33681
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 296511
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 160375
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 183840
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 122428
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7964
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 109
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3000277
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 43743
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28219
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 377088
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 183930
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 130402
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3044020

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 147331
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 105
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 12939
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 109
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 28219
ctas_completed 7864, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
27186, 20619, 9765, 9765, 9765, 9765, 9765, 9765, 9393, 9393, 9393, 9393, 9393, 9393, 9393, 9393, 9486, 9486, 9486, 9486, 9486, 9486, 9486, 9486, 9021, 9021, 9021, 9021, 9021, 9021, 9021, 9021, 9207, 9207, 9207, 9207, 9207, 9207, 9207, 9207, 
gpgpu_n_tot_thrd_icount = 192596736
gpgpu_n_tot_w_icount = 6018648
gpgpu_n_stall_shd_mem = 334522
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 296511
gpgpu_n_mem_write_global = 130402
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6033408
gpgpu_n_store_insn = 2086432
gpgpu_n_shmem_insn = 67685344
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5855232
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 74592
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 18458
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 241472
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1215016	W0_Idle:7304491	W0_Scoreboard:6785775	W1:3792	W2:3552	W3:3312	W4:3072	W5:2832	W6:2592	W7:2352	W8:2112	W9:1872	W10:1632	W11:1392	W12:1152	W13:912	W14:672	W15:408	W16:364506	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5622486
single_issue_nums: WS0:3060786	WS1:2957862	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2372088 {8:296511,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9388944 {72:130402,}
traffic_breakdown_coretomem[INST_ACC_R] = 119976 {8:14997,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47441760 {40:1186044,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2086432 {8:260804,}
traffic_breakdown_memtocore[INST_ACC_R] = 2399520 {40:59988,}
maxmflatency = 1323 
max_icnt2mem_latency = 958 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 266 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 67 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	846807 	510179 	87239 	2653 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	14109 	712 	159 	382297 	20089 	18571 	5357 	631 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	138317 	176707 	179795 	235352 	541502 	175166 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	881 	258 	18 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       6030      4304      6122      4666      5226      3627      5328      4227      4448      3660      4813      4724      4553      4304      4669      4532
dram[1]:       4648      2958      4817      3307      4379      2704      4740      3079      3777      2657      4474      3460      4267      3099      4368      2845
dram[2]:       4558      5604      4836      6327      3722      4909      4168      5416      3691      4230      4802      4859      4520      4389      4745      4717
dram[3]:       2994      4388      3194      4765      2775      3927      3031      4646      2700      3577      3393      4626      3094      4177      2895      4184
dram[4]:       6223      4258      6082      4734      5065      3591      4992      4206      4189      3454      4556      4905      4549      3820      4961      4296
dram[5]:       4490      2933      4622      3274      4017      2784      4467      3095      3605      2636      4579      3506      4477      3149      4457      2905
maximum mf latency per bank:
dram[0]:        673      1299      1046      1323      1088       882      1145       904       890       872       636       869       670      1128       727      1247
dram[1]:        760       717       763       726       709       591       970       727      1053       783      1053       728      1017       770      1028       757
dram[2]:       1288       738      1312      1010       935       996       929      1115       989       970       943       648      1100       612      1227       587
dram[3]:        731       850       565       848       636       658       645       945       785      1013       774      1035       806      1065       809       900
dram[4]:        822      1214      1013      1213      1044       938      1053       952       939       891       647       899       722      1164       660      1177
dram[5]:        720       787       743       723       709       628       759       731       910       762      1060       761      1078       791       987       788
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3192798 n_nop=3138068 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.0313
n_activity=281418 dram_eff=0.3551
bk0: 2066a 3177414i bk1: 2748a 3173247i bk2: 1836a 3178603i bk3: 2280a 3176729i bk4: 2180a 3174844i bk5: 2796a 3171299i bk6: 2086a 3174916i bk7: 2644a 3171722i bk8: 2304a 3172651i bk9: 3084a 3168004i bk10: 1720a 3177703i bk11: 2232a 3175452i bk12: 1628a 3179776i bk13: 2216a 3176477i bk14: 1446a 3182876i bk15: 1944a 3180280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.031300 
total_CMD = 3192798 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 2970536 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 3192798 
n_nop = 3138068 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.001498 
CoL_Bus_Util = 0.015650 
Either_Row_CoL_Bus_Util = 0.017142 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000402 
queue_avg = 0.131666 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.131666
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3192798 n_nop=3132615 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.03494
n_activity=301921 dram_eff=0.3695
bk0: 2458a 3174263i bk1: 2840a 3171299i bk2: 2116a 3176302i bk3: 2296a 3175146i bk4: 2542a 3172589i bk5: 2864a 3170751i bk6: 2494a 3173472i bk7: 2624a 3171397i bk8: 2986a 3166592i bk9: 3128a 3167061i bk10: 2222a 3173915i bk11: 2232a 3174798i bk12: 2014a 3176493i bk13: 2264a 3174717i bk14: 1820a 3179910i bk15: 1952a 3179408i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.034944 
total_CMD = 3192798 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 2950767 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 3192798 
n_nop = 3132615 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.001384 
CoL_Bus_Util = 0.017472 
Either_Row_CoL_Bus_Util = 0.018850 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000332 
queue_avg = 0.162915 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.162915
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3192798 n_nop=3137938 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.03135
n_activity=281796 dram_eff=0.3552
bk0: 2778a 3172683i bk1: 2074a 3176906i bk2: 2296a 3176047i bk3: 1812a 3178723i bk4: 2802a 3170643i bk5: 2182a 3174690i bk6: 2668a 3172689i bk7: 2068a 3174450i bk8: 3086a 3167108i bk9: 2310a 3172113i bk10: 2320a 3174616i bk11: 1634a 3178371i bk12: 2222a 3176073i bk13: 1634a 3180112i bk14: 1972a 3180139i bk15: 1410a 3183383i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.031351 
total_CMD = 3192798 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 2969697 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 3192798 
n_nop = 3137938 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.001519 
CoL_Bus_Util = 0.015676 
Either_Row_CoL_Bus_Util = 0.017182 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.000711 
queue_avg = 0.135386 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.135386
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3192798 n_nop=3132561 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.03498
n_activity=302088 dram_eff=0.3697
bk0: 2836a 3171709i bk1: 2480a 3174363i bk2: 2320a 3174963i bk3: 2092a 3176278i bk4: 2860a 3169681i bk5: 2562a 3171562i bk6: 2652a 3171705i bk7: 2464a 3173031i bk8: 3128a 3166515i bk9: 2998a 3166467i bk10: 2320a 3174222i bk11: 2136a 3174609i bk12: 2264a 3175718i bk13: 2012a 3176375i bk14: 1984a 3178857i bk15: 1782a 3180077i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.034979 
total_CMD = 3192798 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 2950749 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 3192798 
n_nop = 3132561 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.001382 
CoL_Bus_Util = 0.017489 
Either_Row_CoL_Bus_Util = 0.018867 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000282 
queue_avg = 0.168433 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.168433
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3192798 n_nop=3138340 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.03116
n_activity=279186 dram_eff=0.3563
bk0: 2044a 3177424i bk1: 2722a 3173398i bk2: 1832a 3178561i bk3: 2272a 3176706i bk4: 2148a 3175099i bk5: 2794a 3171673i bk6: 2080a 3175351i bk7: 2640a 3172915i bk8: 2288a 3172827i bk9: 3086a 3166861i bk10: 1678a 3178968i bk11: 2232a 3175145i bk12: 1636a 3179981i bk13: 2214a 3176355i bk14: 1428a 3182666i bk15: 1940a 3179871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.031159 
total_CMD = 3192798 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 2972461 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 3192798 
n_nop = 3138340 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.001486 
CoL_Bus_Util = 0.015579 
Either_Row_CoL_Bus_Util = 0.017057 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000551 
queue_avg = 0.131968 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.131968
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3192798 n_nop=3133156 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.03468
n_activity=297925 dram_eff=0.3716
bk0: 2458a 3173736i bk1: 2724a 3171871i bk2: 2112a 3176475i bk3: 2296a 3174708i bk4: 2546a 3172154i bk5: 2836a 3170675i bk6: 2486a 3173181i bk7: 2628a 3170615i bk8: 2968a 3166834i bk9: 3104a 3167019i bk10: 2152a 3175256i bk11: 2232a 3175195i bk12: 2008a 3176492i bk13: 2240a 3175886i bk14: 1796a 3180512i bk15: 1952a 3179238i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.034677 
total_CMD = 3192798 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 2953981 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 3192798 
n_nop = 3133156 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.001347 
CoL_Bus_Util = 0.017339 
Either_Row_CoL_Bus_Util = 0.018680 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000285 
queue_avg = 0.164205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.164205

========= L2 cache stats =========
L2_cache_bank[0]: Access = 116588, Miss = 16148, Miss_rate = 0.139, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 137182, Miss = 19960, Miss_rate = 0.146, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 128446, Miss = 18936, Miss_rate = 0.147, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 121580, Miss = 20200, Miss_rate = 0.166, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 136172, Miss = 20152, Miss_rate = 0.148, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 116508, Miss = 16034, Miss_rate = 0.138, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 120596, Miss = 20364, Miss_rate = 0.169, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 129226, Miss = 18838, Miss_rate = 0.146, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 115310, Miss = 16026, Miss_rate = 0.139, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 136462, Miss = 19908, Miss_rate = 0.146, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 128692, Miss = 18828, Miss_rate = 0.146, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 120104, Miss = 20012, Miss_rate = 0.167, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 1506866
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1496
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 892571
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 257190
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 48592
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1186044
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 260804
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 59988
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.097
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=1506866
icnt_total_pkts_simt_to_mem=572327
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.29475
	minimum = 5
	maximum = 19
Network latency average = 5.28625
	minimum = 5
	maximum = 19
Slowest packet = 1948066
Flit latency average = 5.27984
	minimum = 5
	maximum = 18
Slowest flit = 2066468
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0173242
	minimum = 0.00602805 (at node 1)
	maximum = 0.0616716 (at node 16)
Accepted packet rate average = 0.0173242
	minimum = 0.00502338 (at node 17)
	maximum = 0.0292129 (at node 2)
Injected flit rate average = 0.0182115
	minimum = 0.00722594 (at node 1)
	maximum = 0.0616716 (at node 16)
Accepted flit rate average= 0.0182115
	minimum = 0.00579621 (at node 17)
	maximum = 0.0292129 (at node 2)
Injected packet length average = 1.05122
Accepted packet length average = 1.05122
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.2261 (35 samples)
	minimum = 5 (35 samples)
	maximum = 187.629 (35 samples)
Network latency average = 19.9856 (35 samples)
	minimum = 5 (35 samples)
	maximum = 184.4 (35 samples)
Flit latency average = 19.1703 (35 samples)
	minimum = 5 (35 samples)
	maximum = 183.657 (35 samples)
Fragmentation average = 0.00145082 (35 samples)
	minimum = 0 (35 samples)
	maximum = 52.3429 (35 samples)
Injected packet rate average = 0.0733324 (35 samples)
	minimum = 0.0279024 (35 samples)
	maximum = 0.193309 (35 samples)
Accepted packet rate average = 0.0733324 (35 samples)
	minimum = 0.025227 (35 samples)
	maximum = 0.109946 (35 samples)
Injected flit rate average = 0.078234 (35 samples)
	minimum = 0.0363257 (35 samples)
	maximum = 0.193489 (35 samples)
Accepted flit rate average = 0.078234 (35 samples)
	minimum = 0.0341092 (35 samples)
	maximum = 0.109946 (35 samples)
Injected packet size average = 1.06684 (35 samples)
Accepted packet size average = 1.06684 (35 samples)
Hops average = 1 (35 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 26 sec (386 sec)
gpgpu_simulation_rate = 481647 (inst/sec)
gpgpu_simulation_rate = 2685 (cycle/sec)
gpgpu_silicon_slowdown = 111731x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (20,20,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 8 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 36 '_Z12lud_internalPfii'
Destroy streams for kernel 36: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 36 
gpu_sim_cycle = 17161
gpu_sim_insn = 9523200
gpu_ipc =     554.9327
gpu_tot_sim_cycle = 1053813
gpu_tot_sim_insn = 195439008
gpu_tot_ipc =     185.4589
gpu_tot_issued_cta = 8264
gpu_occupancy = 76.8654% 
gpu_tot_occupancy = 35.9322% 
max_total_param_size = 0
gpu_stall_dramfull = 115570
gpu_stall_icnt2sh    = 288883
partiton_level_parallism =       1.2798
partiton_level_parallism_total  =       0.4402
partiton_level_parallism_util =       1.8956
partiton_level_parallism_util_total  =       1.8002
L2_BW  =      41.9824 GB/Sec
L2_BW_total  =      14.4109 GB/Sec
gpu_total_sim_rate=484960

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3194420
	L1I_total_cache_misses = 45296
	L1I_total_cache_miss_rate = 0.0142
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28874
L1D_cache:
	L1D_cache_core[0]: Access = 35674, Miss = 21474, Miss_rate = 0.602, Pending_hits = 2201, Reservation_fails = 9557
	L1D_cache_core[1]: Access = 35690, Miss = 21394, Miss_rate = 0.599, Pending_hits = 2358, Reservation_fails = 12701
	L1D_cache_core[2]: Access = 35323, Miss = 21215, Miss_rate = 0.601, Pending_hits = 2391, Reservation_fails = 11727
	L1D_cache_core[3]: Access = 35531, Miss = 21335, Miss_rate = 0.600, Pending_hits = 2338, Reservation_fails = 10456
	L1D_cache_core[4]: Access = 35434, Miss = 21154, Miss_rate = 0.597, Pending_hits = 2410, Reservation_fails = 11070
	L1D_cache_core[5]: Access = 35466, Miss = 21454, Miss_rate = 0.605, Pending_hits = 2313, Reservation_fails = 11449
	L1D_cache_core[6]: Access = 35643, Miss = 21227, Miss_rate = 0.596, Pending_hits = 2160, Reservation_fails = 11386
	L1D_cache_core[7]: Access = 35595, Miss = 21153, Miss_rate = 0.594, Pending_hits = 2486, Reservation_fails = 12010
	L1D_cache_core[8]: Access = 35643, Miss = 21765, Miss_rate = 0.611, Pending_hits = 2158, Reservation_fails = 13082
	L1D_cache_core[9]: Access = 35293, Miss = 21539, Miss_rate = 0.610, Pending_hits = 2293, Reservation_fails = 12103
	L1D_cache_core[10]: Access = 35212, Miss = 21236, Miss_rate = 0.603, Pending_hits = 2496, Reservation_fails = 13558
	L1D_cache_core[11]: Access = 36171, Miss = 21556, Miss_rate = 0.596, Pending_hits = 2282, Reservation_fails = 10209
	L1D_cache_core[12]: Access = 35930, Miss = 21707, Miss_rate = 0.604, Pending_hits = 2248, Reservation_fails = 9560
	L1D_cache_core[13]: Access = 35290, Miss = 20797, Miss_rate = 0.589, Pending_hits = 2572, Reservation_fails = 8503
	L1D_cache_core[14]: Access = 35195, Miss = 21446, Miss_rate = 0.609, Pending_hits = 2475, Reservation_fails = 14107
	L1D_total_cache_accesses = 533090
	L1D_total_cache_misses = 320452
	L1D_total_cache_miss_rate = 0.6011
	L1D_total_cache_pending_hits = 35181
	L1D_total_cache_reservation_fails = 171478
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 193530
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49119
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 35171
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 311998
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 171369
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 193440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 128338
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8454
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 109
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3149124
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 45296
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28874
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 396288
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 193530
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 136802
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3194420

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 158319
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 111
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 12939
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 109
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 28874
ctas_completed 8264, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
27744, 21177, 10323, 10323, 10323, 10323, 10323, 10323, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9951, 9951, 9951, 9951, 9951, 9951, 9951, 9951, 9486, 9486, 9486, 9486, 9486, 9486, 9486, 9486, 9765, 9765, 9765, 9765, 9765, 9765, 9765, 9765, 
gpgpu_n_tot_thrd_icount = 202119936
gpgpu_n_tot_w_icount = 6316248
gpgpu_n_stall_shd_mem = 348777
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 311998
gpgpu_n_mem_write_global = 136802
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6340608
gpgpu_n_store_insn = 2188832
gpgpu_n_shmem_insn = 71166944
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6162432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 74592
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 19913
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 254272
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1278003	W0_Idle:7310710	W0_Scoreboard:6923197	W1:3792	W2:3552	W3:3312	W4:3072	W5:2832	W6:2592	W7:2352	W8:2112	W9:1872	W10:1632	W11:1392	W12:1152	W13:912	W14:672	W15:408	W16:364506	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5920086
single_issue_nums: WS0:3209586	WS1:3106662	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2495984 {8:311998,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9849744 {72:136802,}
traffic_breakdown_coretomem[INST_ACC_R] = 120576 {8:15072,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 49919680 {40:1247992,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2188832 {8:273604,}
traffic_breakdown_memtocore[INST_ACC_R] = 2411520 {40:60288,}
maxmflatency = 1382 
max_icnt2mem_latency = 958 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 267 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 67 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	891919 	534020 	92091 	3596 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	14171 	725 	159 	400719 	21635 	20108 	5739 	631 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	142019 	184932 	188750 	246584 	574208 	185094 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	900 	270 	20 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       6116      4756      6204      5367      5292      4142      5397      4580      4505      3900      4870      4961      4599      4542      5151      5401
dram[1]:       4712      3135      4877      3541      4428      2848      4794      3212      3816      2778      4514      3569      4295      3175      4709      3935
dram[2]:       4930      5692      5446      6413      4187      4975      4418      5491      3863      4285      4964      4921      4659      4439      5252      5332
dram[3]:       3161      4451      3425      4830      2925      3978      3182      4701      2836      3616      3527      4665      3165      4207      3856      4618
dram[4]:       6317      4713      6170      5450      5130      4105      5063      4581      4247      3730      4616      5195      4600      4076      5440      5359
dram[5]:       4558      3110      4685      3509      4068      2938      4520      3233      3644      2769      4620      3640      4505      3230      4803      4054
maximum mf latency per bank:
dram[0]:        673      1299      1046      1323      1088      1307      1145       904       890       872       636       869       670      1128       727      1247
dram[1]:        760       717       763       726       709       655       970       727      1053       783      1053       728      1017       770      1028       813
dram[2]:       1288       738      1377      1010      1382       996       929      1115       989       970       943       648      1100       612      1227       587
dram[3]:        731       850       663       848       661       658       645       945       785      1013       774      1035       806      1065       809       900
dram[4]:        822      1214      1013      1263      1044      1271      1053       952       939       891       647       899       722      1164       660      1177
dram[5]:        720       787       743       723       709       633       759       731       910       762      1060       761      1078       791       987       788
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3245651 n_nop=3190921 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.03079
n_activity=281418 dram_eff=0.3551
bk0: 2066a 3230267i bk1: 2748a 3226100i bk2: 1836a 3231456i bk3: 2280a 3229582i bk4: 2180a 3227697i bk5: 2796a 3224152i bk6: 2086a 3227769i bk7: 2644a 3224575i bk8: 2304a 3225504i bk9: 3084a 3220857i bk10: 1720a 3230556i bk11: 2232a 3228305i bk12: 1628a 3232629i bk13: 2216a 3229330i bk14: 1446a 3235729i bk15: 1944a 3233133i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.030791 
total_CMD = 3245651 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 3023389 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 3245651 
n_nop = 3190921 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.001474 
CoL_Bus_Util = 0.015395 
Either_Row_CoL_Bus_Util = 0.016863 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000402 
queue_avg = 0.129522 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.129522
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3245651 n_nop=3185468 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.03438
n_activity=301921 dram_eff=0.3695
bk0: 2458a 3227116i bk1: 2840a 3224152i bk2: 2116a 3229155i bk3: 2296a 3227999i bk4: 2542a 3225442i bk5: 2864a 3223604i bk6: 2494a 3226325i bk7: 2624a 3224250i bk8: 2986a 3219445i bk9: 3128a 3219914i bk10: 2222a 3226768i bk11: 2232a 3227651i bk12: 2014a 3229346i bk13: 2264a 3227570i bk14: 1820a 3232763i bk15: 1952a 3232261i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.034375 
total_CMD = 3245651 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 3003620 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 3245651 
n_nop = 3185468 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.001361 
CoL_Bus_Util = 0.017188 
Either_Row_CoL_Bus_Util = 0.018543 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000332 
queue_avg = 0.160262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.160262
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3245651 n_nop=3190791 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.03084
n_activity=281796 dram_eff=0.3552
bk0: 2778a 3225536i bk1: 2074a 3229759i bk2: 2296a 3228900i bk3: 1812a 3231576i bk4: 2802a 3223496i bk5: 2182a 3227543i bk6: 2668a 3225542i bk7: 2068a 3227303i bk8: 3086a 3219961i bk9: 2310a 3224966i bk10: 2320a 3227469i bk11: 1634a 3231224i bk12: 2222a 3228926i bk13: 1634a 3232965i bk14: 1972a 3232992i bk15: 1410a 3236236i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.030841 
total_CMD = 3245651 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 3022550 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 3245651 
n_nop = 3190791 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.001494 
CoL_Bus_Util = 0.015420 
Either_Row_CoL_Bus_Util = 0.016903 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.000711 
queue_avg = 0.133181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.133181
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3245651 n_nop=3185414 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.03441
n_activity=302088 dram_eff=0.3697
bk0: 2836a 3224562i bk1: 2480a 3227216i bk2: 2320a 3227816i bk3: 2092a 3229131i bk4: 2860a 3222534i bk5: 2562a 3224415i bk6: 2652a 3224558i bk7: 2464a 3225884i bk8: 3128a 3219368i bk9: 2998a 3219320i bk10: 2320a 3227075i bk11: 2136a 3227462i bk12: 2264a 3228571i bk13: 2012a 3229228i bk14: 1984a 3231710i bk15: 1782a 3232930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.034409 
total_CMD = 3245651 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 3003602 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 3245651 
n_nop = 3185414 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.001360 
CoL_Bus_Util = 0.017205 
Either_Row_CoL_Bus_Util = 0.018559 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000282 
queue_avg = 0.165690 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.16569
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3245651 n_nop=3191193 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.03065
n_activity=279186 dram_eff=0.3563
bk0: 2044a 3230277i bk1: 2722a 3226251i bk2: 1832a 3231414i bk3: 2272a 3229559i bk4: 2148a 3227952i bk5: 2794a 3224526i bk6: 2080a 3228204i bk7: 2640a 3225768i bk8: 2288a 3225680i bk9: 3086a 3219714i bk10: 1678a 3231821i bk11: 2232a 3227998i bk12: 1636a 3232834i bk13: 2214a 3229208i bk14: 1428a 3235519i bk15: 1940a 3232724i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.030651 
total_CMD = 3245651 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 3025314 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 3245651 
n_nop = 3191193 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.001462 
CoL_Bus_Util = 0.015326 
Either_Row_CoL_Bus_Util = 0.016779 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000551 
queue_avg = 0.129819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.129819
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3245651 n_nop=3186009 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.03411
n_activity=297925 dram_eff=0.3716
bk0: 2458a 3226589i bk1: 2724a 3224724i bk2: 2112a 3229328i bk3: 2296a 3227561i bk4: 2546a 3225007i bk5: 2836a 3223528i bk6: 2486a 3226034i bk7: 2628a 3223468i bk8: 2968a 3219687i bk9: 3104a 3219872i bk10: 2152a 3228109i bk11: 2232a 3228048i bk12: 2008a 3229345i bk13: 2240a 3228739i bk14: 1796a 3233365i bk15: 1952a 3232091i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.034113 
total_CMD = 3245651 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 3006834 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 3245651 
n_nop = 3186009 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.001325 
CoL_Bus_Util = 0.017056 
Either_Row_CoL_Bus_Util = 0.018376 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000285 
queue_avg = 0.161531 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.161531

========= L2 cache stats =========
L2_cache_bank[0]: Access = 120436, Miss = 16148, Miss_rate = 0.134, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 146506, Miss = 19960, Miss_rate = 0.136, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 132214, Miss = 18936, Miss_rate = 0.143, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 129340, Miss = 20200, Miss_rate = 0.156, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 145572, Miss = 20152, Miss_rate = 0.138, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 120708, Miss = 16034, Miss_rate = 0.133, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 128156, Miss = 20364, Miss_rate = 0.159, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 133354, Miss = 18838, Miss_rate = 0.141, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 119154, Miss = 16026, Miss_rate = 0.134, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 146098, Miss = 19908, Miss_rate = 0.136, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 132460, Miss = 18828, Miss_rate = 0.142, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 127916, Miss = 20012, Miss_rate = 0.156, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 1581914
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1425
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 954519
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 269990
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 48892
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1247992
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 273604
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60288
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.101
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=1581914
icnt_total_pkts_simt_to_mem=600689
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 58.2011
	minimum = 5
	maximum = 239
Network latency average = 54.0396
	minimum = 5
	maximum = 222
Slowest packet = 1954266
Flit latency average = 51.0771
	minimum = 5
	maximum = 222
Slowest flit = 2111051
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.209368
	minimum = 0.081289 (at node 4)
	maximum = 0.561506 (at node 24)
Accepted packet rate average = 0.209368
	minimum = 0.067362 (at node 17)
	maximum = 0.306975 (at node 12)
Injected flit rate average = 0.22318
	minimum = 0.104598 (at node 4)
	maximum = 0.561506 (at node 24)
Accepted flit rate average= 0.22318
	minimum = 0.0923023 (at node 17)
	maximum = 0.306975 (at node 12)
Injected packet length average = 1.06597
Accepted packet length average = 1.06597
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.2532 (36 samples)
	minimum = 5 (36 samples)
	maximum = 189.056 (36 samples)
Network latency average = 20.9316 (36 samples)
	minimum = 5 (36 samples)
	maximum = 185.444 (36 samples)
Flit latency average = 20.0566 (36 samples)
	minimum = 5 (36 samples)
	maximum = 184.722 (36 samples)
Fragmentation average = 0.00141052 (36 samples)
	minimum = 0 (36 samples)
	maximum = 50.8889 (36 samples)
Injected packet rate average = 0.0771111 (36 samples)
	minimum = 0.0293853 (36 samples)
	maximum = 0.203536 (36 samples)
Accepted packet rate average = 0.0771111 (36 samples)
	minimum = 0.0263975 (36 samples)
	maximum = 0.115419 (36 samples)
Injected flit rate average = 0.0822603 (36 samples)
	minimum = 0.0382222 (36 samples)
	maximum = 0.203711 (36 samples)
Accepted flit rate average = 0.0822603 (36 samples)
	minimum = 0.0357257 (36 samples)
	maximum = 0.115419 (36 samples)
Injected packet size average = 1.06678 (36 samples)
Accepted packet size average = 1.06678 (36 samples)
Hops average = 1 (36 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 43 sec (403 sec)
gpgpu_simulation_rate = 484960 (inst/sec)
gpgpu_simulation_rate = 2614 (cycle/sec)
gpgpu_silicon_slowdown = 114766x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a30717d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 37 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 37: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 37 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 1080268
gpu_tot_sim_insn = 195458888
gpu_tot_ipc =     180.9355
gpu_tot_issued_cta = 8265
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 35.8504% 
max_total_param_size = 0
gpu_stall_dramfull = 115570
gpu_stall_icnt2sh    = 288883
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.4295
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8001
L2_BW  =       0.0515 GB/Sec
L2_BW_total  =      14.0592 GB/Sec
gpu_total_sim_rate=482614

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3196092
	L1I_total_cache_misses = 45308
	L1I_total_cache_miss_rate = 0.0142
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28874
L1D_cache:
	L1D_cache_core[0]: Access = 35674, Miss = 21474, Miss_rate = 0.602, Pending_hits = 2201, Reservation_fails = 9557
	L1D_cache_core[1]: Access = 35690, Miss = 21394, Miss_rate = 0.599, Pending_hits = 2358, Reservation_fails = 12701
	L1D_cache_core[2]: Access = 35323, Miss = 21215, Miss_rate = 0.601, Pending_hits = 2391, Reservation_fails = 11727
	L1D_cache_core[3]: Access = 35531, Miss = 21335, Miss_rate = 0.600, Pending_hits = 2338, Reservation_fails = 10456
	L1D_cache_core[4]: Access = 35434, Miss = 21154, Miss_rate = 0.597, Pending_hits = 2410, Reservation_fails = 11070
	L1D_cache_core[5]: Access = 35466, Miss = 21454, Miss_rate = 0.605, Pending_hits = 2313, Reservation_fails = 11449
	L1D_cache_core[6]: Access = 35643, Miss = 21227, Miss_rate = 0.596, Pending_hits = 2160, Reservation_fails = 11386
	L1D_cache_core[7]: Access = 35595, Miss = 21153, Miss_rate = 0.594, Pending_hits = 2486, Reservation_fails = 12010
	L1D_cache_core[8]: Access = 35643, Miss = 21765, Miss_rate = 0.611, Pending_hits = 2158, Reservation_fails = 13082
	L1D_cache_core[9]: Access = 35293, Miss = 21539, Miss_rate = 0.610, Pending_hits = 2293, Reservation_fails = 12103
	L1D_cache_core[10]: Access = 35243, Miss = 21252, Miss_rate = 0.603, Pending_hits = 2496, Reservation_fails = 13558
	L1D_cache_core[11]: Access = 36171, Miss = 21556, Miss_rate = 0.596, Pending_hits = 2282, Reservation_fails = 10209
	L1D_cache_core[12]: Access = 35930, Miss = 21707, Miss_rate = 0.604, Pending_hits = 2248, Reservation_fails = 9560
	L1D_cache_core[13]: Access = 35290, Miss = 20797, Miss_rate = 0.589, Pending_hits = 2572, Reservation_fails = 8503
	L1D_cache_core[14]: Access = 35195, Miss = 21446, Miss_rate = 0.609, Pending_hits = 2475, Reservation_fails = 14107
	L1D_total_cache_accesses = 533121
	L1D_total_cache_misses = 320468
	L1D_total_cache_miss_rate = 0.6011
	L1D_total_cache_pending_hits = 35181
	L1D_total_cache_reservation_fails = 171478
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 193536
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49119
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 35171
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 312014
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 171369
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 193446
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 128353
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8454
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 109
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3150784
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 45308
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28874
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 396304
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 193536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 136817
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3196092

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 158319
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 111
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 12939
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 109
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 28874
ctas_completed 8265, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
27744, 21177, 10323, 10323, 10323, 10323, 10323, 10323, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9951, 9951, 9951, 9951, 9951, 9951, 9951, 9951, 9486, 9486, 9486, 9486, 9486, 9486, 9486, 9486, 9765, 9765, 9765, 9765, 9765, 9765, 9765, 9765, 
gpgpu_n_tot_thrd_icount = 202214304
gpgpu_n_tot_w_icount = 6319197
gpgpu_n_stall_shd_mem = 349281
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 312014
gpgpu_n_mem_write_global = 136817
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6340864
gpgpu_n_store_insn = 2189072
gpgpu_n_shmem_insn = 71171640
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6162528
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 75096
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 19913
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 254272
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1278003	W0_Idle:7340899	W0_Scoreboard:6942967	W1:4108	W2:3848	W3:3588	W4:3328	W5:3068	W6:2808	W7:2548	W8:2288	W9:2028	W10:1768	W11:1508	W12:1248	W13:988	W14:728	W15:442	W16:364817	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5920086
single_issue_nums: WS0:3212535	WS1:3106662	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2496112 {8:312014,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9850824 {72:136817,}
traffic_breakdown_coretomem[INST_ACC_R] = 120672 {8:15084,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 49922240 {40:1248056,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2189072 {8:273634,}
traffic_breakdown_memtocore[INST_ACC_R] = 2413440 {40:60336,}
maxmflatency = 1382 
max_icnt2mem_latency = 958 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 267 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 67 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	892013 	534020 	92091 	3596 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	14183 	725 	159 	400750 	21635 	20108 	5739 	631 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	142113 	184932 	188750 	246584 	574208 	185094 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	910 	270 	20 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       6116      4756      6204      5367      5292      4142      5397      4580      4505      3900      4870      4961      4599      4542      5151      5401
dram[1]:       4712      3138      4877      3541      4428      2848      4794      3212      3816      2778      4514      3569      4295      3175      4709      3935
dram[2]:       4930      5692      5446      6413      4187      4975      4418      5491      3863      4285      4964      4921      4659      4439      5252      5332
dram[3]:       3165      4451      3425      4830      2925      3978      3182      4701      2836      3616      3527      4665      3165      4207      3856      4618
dram[4]:       6317      4713      6170      5450      5130      4105      5063      4581      4247      3730      4616      5195      4600      4076      5440      5359
dram[5]:       4558      3113      4685      3509      4068      2938      4520      3233      3644      2769      4620      3640      4505      3230      4803      4054
maximum mf latency per bank:
dram[0]:        673      1299      1046      1323      1088      1307      1145       904       890       872       636       869       670      1128       727      1247
dram[1]:        760       717       763       726       709       655       970       727      1053       783      1053       728      1017       770      1028       813
dram[2]:       1288       738      1377      1010      1382       996       929      1115       989       970       943       648      1100       612      1227       587
dram[3]:        731       850       663       848       661       658       645       945       785      1013       774      1035       806      1065       809       900
dram[4]:        822      1214      1013      1263      1044      1271      1053       952       939       891       647       899       722      1164       660      1177
dram[5]:        720       787       743       723       709       633       759       731       910       762      1060       761      1078       791       987       788
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3327130 n_nop=3272400 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.03004
n_activity=281418 dram_eff=0.3551
bk0: 2066a 3311746i bk1: 2748a 3307579i bk2: 1836a 3312935i bk3: 2280a 3311061i bk4: 2180a 3309176i bk5: 2796a 3305631i bk6: 2086a 3309248i bk7: 2644a 3306054i bk8: 2304a 3306983i bk9: 3084a 3302336i bk10: 1720a 3312035i bk11: 2232a 3309784i bk12: 1628a 3314108i bk13: 2216a 3310809i bk14: 1446a 3317208i bk15: 1944a 3314612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.030037 
total_CMD = 3327130 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 3104868 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 3327130 
n_nop = 3272400 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.001438 
CoL_Bus_Util = 0.015018 
Either_Row_CoL_Bus_Util = 0.016450 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000402 
queue_avg = 0.126350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.12635
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3327130 n_nop=3266947 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.03353
n_activity=301921 dram_eff=0.3695
bk0: 2458a 3308595i bk1: 2840a 3305631i bk2: 2116a 3310634i bk3: 2296a 3309478i bk4: 2542a 3306921i bk5: 2864a 3305083i bk6: 2494a 3307804i bk7: 2624a 3305729i bk8: 2986a 3300924i bk9: 3128a 3301393i bk10: 2222a 3308247i bk11: 2232a 3309130i bk12: 2014a 3310825i bk13: 2264a 3309049i bk14: 1820a 3314242i bk15: 1952a 3313740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.033533 
total_CMD = 3327130 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 3085099 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 3327130 
n_nop = 3266947 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.001328 
CoL_Bus_Util = 0.016767 
Either_Row_CoL_Bus_Util = 0.018089 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000332 
queue_avg = 0.156337 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.156337
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3327130 n_nop=3272270 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.03009
n_activity=281796 dram_eff=0.3552
bk0: 2778a 3307015i bk1: 2074a 3311238i bk2: 2296a 3310379i bk3: 1812a 3313055i bk4: 2802a 3304975i bk5: 2182a 3309022i bk6: 2668a 3307021i bk7: 2068a 3308782i bk8: 3086a 3301440i bk9: 2310a 3306445i bk10: 2320a 3308948i bk11: 1634a 3312703i bk12: 2222a 3310405i bk13: 1634a 3314444i bk14: 1972a 3314471i bk15: 1410a 3317715i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.030085 
total_CMD = 3327130 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 3104029 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 3327130 
n_nop = 3272270 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.001458 
CoL_Bus_Util = 0.015043 
Either_Row_CoL_Bus_Util = 0.016489 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.000711 
queue_avg = 0.129919 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.129919
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3327130 n_nop=3266893 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.03357
n_activity=302088 dram_eff=0.3697
bk0: 2836a 3306041i bk1: 2480a 3308695i bk2: 2320a 3309295i bk3: 2092a 3310610i bk4: 2860a 3304013i bk5: 2562a 3305894i bk6: 2652a 3306037i bk7: 2464a 3307363i bk8: 3128a 3300847i bk9: 2998a 3300799i bk10: 2320a 3308554i bk11: 2136a 3308941i bk12: 2264a 3310050i bk13: 2012a 3310707i bk14: 1984a 3313189i bk15: 1782a 3314409i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.033566 
total_CMD = 3327130 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 3085081 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 3327130 
n_nop = 3266893 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.001327 
CoL_Bus_Util = 0.016783 
Either_Row_CoL_Bus_Util = 0.018105 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000282 
queue_avg = 0.161632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.161632
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3327130 n_nop=3272672 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.0299
n_activity=279186 dram_eff=0.3563
bk0: 2044a 3311756i bk1: 2722a 3307730i bk2: 1832a 3312893i bk3: 2272a 3311038i bk4: 2148a 3309431i bk5: 2794a 3306005i bk6: 2080a 3309683i bk7: 2640a 3307247i bk8: 2288a 3307159i bk9: 3086a 3301193i bk10: 1678a 3313300i bk11: 2232a 3309477i bk12: 1636a 3314313i bk13: 2214a 3310687i bk14: 1428a 3316998i bk15: 1940a 3314203i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.029901 
total_CMD = 3327130 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 3106793 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 3327130 
n_nop = 3272672 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.001426 
CoL_Bus_Util = 0.014950 
Either_Row_CoL_Bus_Util = 0.016368 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000551 
queue_avg = 0.126639 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.126639
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3327130 n_nop=3267488 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.03328
n_activity=297925 dram_eff=0.3716
bk0: 2458a 3308068i bk1: 2724a 3306203i bk2: 2112a 3310807i bk3: 2296a 3309040i bk4: 2546a 3306486i bk5: 2836a 3305007i bk6: 2486a 3307513i bk7: 2628a 3304947i bk8: 2968a 3301166i bk9: 3104a 3301351i bk10: 2152a 3309588i bk11: 2232a 3309527i bk12: 2008a 3310824i bk13: 2240a 3310218i bk14: 1796a 3314844i bk15: 1952a 3313570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.033277 
total_CMD = 3327130 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 3088313 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 3327130 
n_nop = 3267488 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.001292 
CoL_Bus_Util = 0.016639 
Either_Row_CoL_Bus_Util = 0.017926 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000285 
queue_avg = 0.157575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.157575

========= L2 cache stats =========
L2_cache_bank[0]: Access = 120444, Miss = 16148, Miss_rate = 0.134, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 146506, Miss = 19960, Miss_rate = 0.136, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 132222, Miss = 18936, Miss_rate = 0.143, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 129370, Miss = 20200, Miss_rate = 0.156, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 145580, Miss = 20152, Miss_rate = 0.138, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 120708, Miss = 16034, Miss_rate = 0.133, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 128198, Miss = 20364, Miss_rate = 0.159, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 133354, Miss = 18838, Miss_rate = 0.141, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 119162, Miss = 16026, Miss_rate = 0.134, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 146098, Miss = 19908, Miss_rate = 0.136, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 132468, Miss = 18828, Miss_rate = 0.142, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 127946, Miss = 20012, Miss_rate = 0.156, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 1582056
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1425
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 954583
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 270020
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 48940
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1248056
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 273634
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60336
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.098
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=1582056
icnt_total_pkts_simt_to_mem=600747
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2045937
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2182603
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 10)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 10)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 10)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 10)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.7951 (37 samples)
	minimum = 5 (37 samples)
	maximum = 184.27 (37 samples)
Network latency average = 20.5032 (37 samples)
	minimum = 5 (37 samples)
	maximum = 180.595 (37 samples)
Flit latency average = 19.6497 (37 samples)
	minimum = 5 (37 samples)
	maximum = 179.865 (37 samples)
Fragmentation average = 0.0013724 (37 samples)
	minimum = 0 (37 samples)
	maximum = 49.5135 (37 samples)
Injected packet rate average = 0.0750341 (37 samples)
	minimum = 0.0285912 (37 samples)
	maximum = 0.198079 (37 samples)
Accepted packet rate average = 0.0750341 (37 samples)
	minimum = 0.025684 (37 samples)
	maximum = 0.112445 (37 samples)
Injected flit rate average = 0.0800446 (37 samples)
	minimum = 0.0371891 (37 samples)
	maximum = 0.198265 (37 samples)
Accepted flit rate average = 0.0800446 (37 samples)
	minimum = 0.0347601 (37 samples)
	maximum = 0.112445 (37 samples)
Injected packet size average = 1.06678 (37 samples)
Accepted packet size average = 1.06678 (37 samples)
Hops average = 1 (37 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 45 sec (405 sec)
gpgpu_simulation_rate = 482614 (inst/sec)
gpgpu_simulation_rate = 2667 (cycle/sec)
gpgpu_silicon_slowdown = 112485x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (19,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 12 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 38 '_Z13lud_perimeterPfii'
Destroy streams for kernel 38: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 38 
gpu_sim_cycle = 25891
gpu_sim_insn = 373920
gpu_ipc =      14.4421
gpu_tot_sim_cycle = 1106159
gpu_tot_sim_insn = 195832808
gpu_tot_ipc =     177.0386
gpu_tot_issued_cta = 8284
gpu_occupancy = 2.6343% 
gpu_tot_occupancy = 34.7268% 
max_total_param_size = 0
gpu_stall_dramfull = 115570
gpu_stall_icnt2sh    = 288883
partiton_level_parallism =       0.1000
partiton_level_parallism_total  =       0.4217
partiton_level_parallism_util =       1.0716
partiton_level_parallism_util_total  =       1.7933
L2_BW  =       3.4045 GB/Sec
L2_BW_total  =      13.8098 GB/Sec
gpu_total_sim_rate=478808

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3207682
	L1I_total_cache_misses = 46780
	L1I_total_cache_miss_rate = 0.0146
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28874
L1D_cache:
	L1D_cache_core[0]: Access = 35753, Miss = 21522, Miss_rate = 0.602, Pending_hits = 2201, Reservation_fails = 9557
	L1D_cache_core[1]: Access = 35769, Miss = 21442, Miss_rate = 0.599, Pending_hits = 2358, Reservation_fails = 12701
	L1D_cache_core[2]: Access = 35402, Miss = 21263, Miss_rate = 0.601, Pending_hits = 2391, Reservation_fails = 11727
	L1D_cache_core[3]: Access = 35610, Miss = 21383, Miss_rate = 0.600, Pending_hits = 2338, Reservation_fails = 10456
	L1D_cache_core[4]: Access = 35513, Miss = 21202, Miss_rate = 0.597, Pending_hits = 2410, Reservation_fails = 11070
	L1D_cache_core[5]: Access = 35545, Miss = 21502, Miss_rate = 0.605, Pending_hits = 2313, Reservation_fails = 11449
	L1D_cache_core[6]: Access = 35722, Miss = 21275, Miss_rate = 0.596, Pending_hits = 2160, Reservation_fails = 11386
	L1D_cache_core[7]: Access = 35674, Miss = 21201, Miss_rate = 0.594, Pending_hits = 2486, Reservation_fails = 12010
	L1D_cache_core[8]: Access = 35722, Miss = 21813, Miss_rate = 0.611, Pending_hits = 2158, Reservation_fails = 13082
	L1D_cache_core[9]: Access = 35372, Miss = 21587, Miss_rate = 0.610, Pending_hits = 2293, Reservation_fails = 12103
	L1D_cache_core[10]: Access = 35322, Miss = 21300, Miss_rate = 0.603, Pending_hits = 2496, Reservation_fails = 13558
	L1D_cache_core[11]: Access = 36329, Miss = 21620, Miss_rate = 0.595, Pending_hits = 2290, Reservation_fails = 10209
	L1D_cache_core[12]: Access = 36088, Miss = 21795, Miss_rate = 0.604, Pending_hits = 2264, Reservation_fails = 9560
	L1D_cache_core[13]: Access = 35448, Miss = 20885, Miss_rate = 0.589, Pending_hits = 2588, Reservation_fails = 8503
	L1D_cache_core[14]: Access = 35353, Miss = 21526, Miss_rate = 0.609, Pending_hits = 2491, Reservation_fails = 14107
	L1D_total_cache_accesses = 534622
	L1D_total_cache_misses = 321316
	L1D_total_cache_miss_rate = 0.6010
	L1D_total_cache_pending_hits = 35237
	L1D_total_cache_reservation_fails = 171478
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 193707
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49143
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 35227
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 312846
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 171369
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 193617
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 128926
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8470
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 109
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3160902
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 46780
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28874
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 397216
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 193707
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 137406
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3207682

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 158319
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 111
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 12939
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 109
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 28874
ctas_completed 8284, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
28950, 21177, 10323, 10323, 10323, 10323, 10323, 10323, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9858, 9951, 9951, 9951, 9951, 9951, 9951, 9951, 9951, 9486, 9486, 9486, 9486, 9486, 9486, 9486, 9486, 9765, 9765, 9765, 9765, 9765, 9765, 9765, 9765, 
gpgpu_n_tot_thrd_icount = 202947552
gpgpu_n_tot_w_icount = 6342111
gpgpu_n_stall_shd_mem = 353537
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 312846
gpgpu_n_mem_write_global = 137406
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6355456
gpgpu_n_store_insn = 2198496
gpgpu_n_shmem_insn = 71292632
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6166176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 79352
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 19913
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 254272
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1281132	W0_Idle:7843454	W0_Scoreboard:7180419	W1:4108	W2:3848	W3:3588	W4:3328	W5:3068	W6:2808	W7:2548	W8:2288	W9:2028	W10:1768	W11:1508	W12:1248	W13:988	W14:728	W15:442	W16:387218	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5920599
single_issue_nums: WS0:3230625	WS1:3111486	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2502768 {8:312846,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9893232 {72:137406,}
traffic_breakdown_coretomem[INST_ACC_R] = 130024 {8:16253,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 50055360 {40:1251384,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2198496 {8:274812,}
traffic_breakdown_memtocore[INST_ACC_R] = 2600480 {40:65012,}
maxmflatency = 1382 
max_icnt2mem_latency = 958 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 266 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 67 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	896519 	534020 	92091 	3596 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	15305 	767 	164 	402171 	21635 	20108 	5739 	631 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	146177 	185374 	188750 	246584 	574208 	185094 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	942 	270 	20 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       6138      4772      6204      5367      5292      4142      5397      4580      4505      3900      4870      4961      4599      4542      5151      5401
dram[1]:       4728      3206      4877      3553      4428      2858      4794      3223      3816      2787      4514      3577      4295      3181      4709      3943
dram[2]:       4945      5714      5446      6413      4187      4975      4418      5491      3863      4285      4964      4921      4659      4439      5252      5332
dram[3]:       3238      4468      3437      4830      2935      3978      3193      4701      2845      3616      3535      4665      3171      4207      3863      4618
dram[4]:       6342      4727      6170      5450      5130      4105      5063      4581      4247      3730      4616      5195      4600      4076      5440      5359
dram[5]:       4577      3179      4685      3522      4068      2948      4520      3244      3644      2778      4620      3649      4505      3237      4803      4061
maximum mf latency per bank:
dram[0]:        673      1299      1046      1323      1088      1307      1145       904       890       872       636       869       670      1128       727      1247
dram[1]:        760       717       763       726       709       655       970       727      1053       783      1053       728      1017       770      1028       813
dram[2]:       1288       738      1377      1010      1382       996       929      1115       989       970       943       648      1100       612      1227       587
dram[3]:        731       850       663       848       661       658       645       945       785      1013       774      1035       806      1065       809       900
dram[4]:        822      1214      1013      1263      1044      1271      1053       952       939       891       647       899       722      1164       660      1177
dram[5]:        720       787       743       723       709       633       759       731       910       762      1060       761      1078       791       987       788
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3406872 n_nop=3352142 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.02933
n_activity=281418 dram_eff=0.3551
bk0: 2066a 3391488i bk1: 2748a 3387321i bk2: 1836a 3392677i bk3: 2280a 3390803i bk4: 2180a 3388918i bk5: 2796a 3385373i bk6: 2086a 3388990i bk7: 2644a 3385796i bk8: 2304a 3386725i bk9: 3084a 3382078i bk10: 1720a 3391777i bk11: 2232a 3389526i bk12: 1628a 3393850i bk13: 2216a 3390551i bk14: 1446a 3396950i bk15: 1944a 3394354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.029334 
total_CMD = 3406872 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 3184610 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 3406872 
n_nop = 3352142 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.001404 
CoL_Bus_Util = 0.014667 
Either_Row_CoL_Bus_Util = 0.016065 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000402 
queue_avg = 0.123392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.123392
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3406872 n_nop=3346689 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.03275
n_activity=301921 dram_eff=0.3695
bk0: 2458a 3388337i bk1: 2840a 3385373i bk2: 2116a 3390376i bk3: 2296a 3389220i bk4: 2542a 3386663i bk5: 2864a 3384825i bk6: 2494a 3387546i bk7: 2624a 3385471i bk8: 2986a 3380666i bk9: 3128a 3381135i bk10: 2222a 3387989i bk11: 2232a 3388872i bk12: 2014a 3390567i bk13: 2264a 3388791i bk14: 1820a 3393984i bk15: 1952a 3393482i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.032749 
total_CMD = 3406872 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 3164841 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 3406872 
n_nop = 3346689 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.001297 
CoL_Bus_Util = 0.016374 
Either_Row_CoL_Bus_Util = 0.017665 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000332 
queue_avg = 0.152678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.152678
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3406872 n_nop=3352012 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.02938
n_activity=281796 dram_eff=0.3552
bk0: 2778a 3386757i bk1: 2074a 3390980i bk2: 2296a 3390121i bk3: 1812a 3392797i bk4: 2802a 3384717i bk5: 2182a 3388764i bk6: 2668a 3386763i bk7: 2068a 3388524i bk8: 3086a 3381182i bk9: 2310a 3386187i bk10: 2320a 3388690i bk11: 1634a 3392445i bk12: 2222a 3390147i bk13: 1634a 3394186i bk14: 1972a 3394213i bk15: 1410a 3397457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.029381 
total_CMD = 3406872 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 3183771 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 3406872 
n_nop = 3352012 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.001424 
CoL_Bus_Util = 0.014691 
Either_Row_CoL_Bus_Util = 0.016103 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.000711 
queue_avg = 0.126879 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.126879
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3406872 n_nop=3346635 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.03278
n_activity=302088 dram_eff=0.3697
bk0: 2836a 3385783i bk1: 2480a 3388437i bk2: 2320a 3389037i bk3: 2092a 3390352i bk4: 2860a 3383755i bk5: 2562a 3385636i bk6: 2652a 3385779i bk7: 2464a 3387105i bk8: 3128a 3380589i bk9: 2998a 3380541i bk10: 2320a 3388296i bk11: 2136a 3388683i bk12: 2264a 3389792i bk13: 2012a 3390449i bk14: 1984a 3392931i bk15: 1782a 3394151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.032781 
total_CMD = 3406872 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 3164823 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 3406872 
n_nop = 3346635 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.001296 
CoL_Bus_Util = 0.016390 
Either_Row_CoL_Bus_Util = 0.017681 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000282 
queue_avg = 0.157849 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.157849
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3406872 n_nop=3352414 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.0292
n_activity=279186 dram_eff=0.3563
bk0: 2044a 3391498i bk1: 2722a 3387472i bk2: 1832a 3392635i bk3: 2272a 3390780i bk4: 2148a 3389173i bk5: 2794a 3385747i bk6: 2080a 3389425i bk7: 2640a 3386989i bk8: 2288a 3386901i bk9: 3086a 3380935i bk10: 1678a 3393042i bk11: 2232a 3389219i bk12: 1636a 3394055i bk13: 2214a 3390429i bk14: 1428a 3396740i bk15: 1940a 3393945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.029201 
total_CMD = 3406872 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 3186535 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 3406872 
n_nop = 3352414 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.001393 
CoL_Bus_Util = 0.014600 
Either_Row_CoL_Bus_Util = 0.015985 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000551 
queue_avg = 0.123675 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.123675
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3406872 n_nop=3347230 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.0325
n_activity=297925 dram_eff=0.3716
bk0: 2458a 3387810i bk1: 2724a 3385945i bk2: 2112a 3390549i bk3: 2296a 3388782i bk4: 2546a 3386228i bk5: 2836a 3384749i bk6: 2486a 3387255i bk7: 2628a 3384689i bk8: 2968a 3380908i bk9: 3104a 3381093i bk10: 2152a 3389330i bk11: 2232a 3389269i bk12: 2008a 3390566i bk13: 2240a 3389960i bk14: 1796a 3394586i bk15: 1952a 3393312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.032498 
total_CMD = 3406872 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 3168055 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 3406872 
n_nop = 3347230 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.001262 
CoL_Bus_Util = 0.016249 
Either_Row_CoL_Bus_Util = 0.017506 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000285 
queue_avg = 0.153887 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.153887

========= L2 cache stats =========
L2_cache_bank[0]: Access = 120984, Miss = 16148, Miss_rate = 0.133, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 147122, Miss = 19960, Miss_rate = 0.136, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 132702, Miss = 18936, Miss_rate = 0.143, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 130962, Miss = 20200, Miss_rate = 0.154, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 146060, Miss = 20152, Miss_rate = 0.138, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 121188, Miss = 16034, Miss_rate = 0.132, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 129722, Miss = 20364, Miss_rate = 0.157, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 133834, Miss = 18838, Miss_rate = 0.141, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 119658, Miss = 16026, Miss_rate = 0.134, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 146578, Miss = 19908, Miss_rate = 0.136, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 133020, Miss = 18828, Miss_rate = 0.142, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 129408, Miss = 20012, Miss_rate = 0.155, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 1591238
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1417
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 957911
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 271198
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 53616
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1251384
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 274812
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 65012
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.097
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=1591238
icnt_total_pkts_simt_to_mem=603926
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.20608
	minimum = 5
	maximum = 18
Network latency average = 5.19963
	minimum = 5
	maximum = 18
Slowest packet = 2045995
Flit latency average = 5.16042
	minimum = 5
	maximum = 18
Slowest flit = 2182812
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0168398
	minimum = 0.00602526 (at node 10)
	maximum = 0.0614885 (at node 18)
Accepted packet rate average = 0.0168398
	minimum = 0.00502105 (at node 17)
	maximum = 0.0291993 (at node 12)
Injected flit rate average = 0.0176824
	minimum = 0.00722259 (at node 10)
	maximum = 0.0614885 (at node 18)
Accepted flit rate average= 0.0176824
	minimum = 0.00579352 (at node 17)
	maximum = 0.0291993 (at node 12)
Injected packet length average = 1.05003
Accepted packet length average = 1.05003
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.3585 (38 samples)
	minimum = 5 (38 samples)
	maximum = 179.895 (38 samples)
Network latency average = 20.1005 (38 samples)
	minimum = 5 (38 samples)
	maximum = 176.316 (38 samples)
Flit latency average = 19.2684 (38 samples)
	minimum = 5 (38 samples)
	maximum = 175.605 (38 samples)
Fragmentation average = 0.00133628 (38 samples)
	minimum = 0 (38 samples)
	maximum = 48.2105 (38 samples)
Injected packet rate average = 0.0735026 (38 samples)
	minimum = 0.0279973 (38 samples)
	maximum = 0.194485 (38 samples)
Accepted packet rate average = 0.0735026 (38 samples)
	minimum = 0.0251403 (38 samples)
	maximum = 0.110254 (38 samples)
Injected flit rate average = 0.0784035 (38 samples)
	minimum = 0.0364006 (38 samples)
	maximum = 0.194666 (38 samples)
Accepted flit rate average = 0.0784035 (38 samples)
	minimum = 0.0339978 (38 samples)
	maximum = 0.110254 (38 samples)
Injected packet size average = 1.06668 (38 samples)
Accepted packet size average = 1.06668 (38 samples)
Hops average = 1 (38 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 49 sec (409 sec)
gpgpu_simulation_rate = 478808 (inst/sec)
gpgpu_simulation_rate = 2704 (cycle/sec)
gpgpu_silicon_slowdown = 110946x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (19,19,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 1 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 39 '_Z12lud_internalPfii'
Destroy streams for kernel 39: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 39 
gpu_sim_cycle = 17377
gpu_sim_insn = 8594688
gpu_ipc =     494.6014
gpu_tot_sim_cycle = 1123536
gpu_tot_sim_insn = 204427496
gpu_tot_ipc =     181.9501
gpu_tot_issued_cta = 8645
gpu_occupancy = 77.1359% 
gpu_tot_occupancy = 35.6535% 
max_total_param_size = 0
gpu_stall_dramfull = 131849
gpu_stall_icnt2sh    = 302031
partiton_level_parallism =       1.1349
partiton_level_parallism_total  =       0.4328
partiton_level_parallism_util =       1.8435
partiton_level_parallism_util_total  =       1.7953
L2_BW  =      37.2001 GB/Sec
L2_BW_total  =      14.1716 GB/Sec
gpu_total_sim_rate=482140

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3343418
	L1I_total_cache_misses = 48257
	L1I_total_cache_miss_rate = 0.0144
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29056
L1D_cache:
	L1D_cache_core[0]: Access = 37353, Miss = 22524, Miss_rate = 0.603, Pending_hits = 2297, Reservation_fails = 10083
	L1D_cache_core[1]: Access = 37241, Miss = 22368, Miss_rate = 0.601, Pending_hits = 2459, Reservation_fails = 13454
	L1D_cache_core[2]: Access = 37066, Miss = 22231, Miss_rate = 0.600, Pending_hits = 2543, Reservation_fails = 11876
	L1D_cache_core[3]: Access = 37146, Miss = 22371, Miss_rate = 0.602, Pending_hits = 2420, Reservation_fails = 11220
	L1D_cache_core[4]: Access = 36985, Miss = 22125, Miss_rate = 0.598, Pending_hits = 2539, Reservation_fails = 12393
	L1D_cache_core[5]: Access = 37209, Miss = 22504, Miss_rate = 0.605, Pending_hits = 2428, Reservation_fails = 12121
	L1D_cache_core[6]: Access = 37258, Miss = 22205, Miss_rate = 0.596, Pending_hits = 2345, Reservation_fails = 11784
	L1D_cache_core[7]: Access = 37146, Miss = 22159, Miss_rate = 0.597, Pending_hits = 2576, Reservation_fails = 13523
	L1D_cache_core[8]: Access = 37258, Miss = 22755, Miss_rate = 0.611, Pending_hits = 2246, Reservation_fails = 14043
	L1D_cache_core[9]: Access = 36972, Miss = 22505, Miss_rate = 0.609, Pending_hits = 2402, Reservation_fails = 12951
	L1D_cache_core[10]: Access = 36794, Miss = 22225, Miss_rate = 0.604, Pending_hits = 2584, Reservation_fails = 14853
	L1D_cache_core[11]: Access = 37929, Miss = 22586, Miss_rate = 0.595, Pending_hits = 2418, Reservation_fails = 10537
	L1D_cache_core[12]: Access = 37560, Miss = 22709, Miss_rate = 0.605, Pending_hits = 2389, Reservation_fails = 10055
	L1D_cache_core[13]: Access = 36984, Miss = 21771, Miss_rate = 0.589, Pending_hits = 2726, Reservation_fails = 9394
	L1D_cache_core[14]: Access = 36825, Miss = 22486, Miss_rate = 0.611, Pending_hits = 2563, Reservation_fails = 14805
	L1D_total_cache_accesses = 557726
	L1D_total_cache_misses = 335524
	L1D_total_cache_miss_rate = 0.6016
	L1D_total_cache_pending_hits = 36935
	L1D_total_cache_reservation_fails = 183092
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 202371
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50902
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 36925
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 326717
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 182980
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 202281
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 134365
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8807
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3295161
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 48257
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29056
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 414544
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 202371
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 143182
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3343418

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 166497
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 16364
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 29056
ctas_completed 8645, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
29415, 21642, 10788, 10788, 10788, 10788, 10788, 10788, 10323, 10323, 10323, 10323, 10323, 10323, 10323, 10323, 10416, 10416, 10416, 10416, 10416, 10416, 10416, 10416, 9951, 9951, 9951, 9951, 9951, 9951, 9951, 9951, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 
gpgpu_n_tot_thrd_icount = 211542240
gpgpu_n_tot_w_icount = 6610695
gpgpu_n_stall_shd_mem = 366416
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 326717
gpgpu_n_mem_write_global = 143182
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6632704
gpgpu_n_store_insn = 2290912
gpgpu_n_shmem_insn = 74434776
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6443424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 79352
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 21240
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 265824
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1339251	W0_Idle:7849683	W0_Scoreboard:7353377	W1:4108	W2:3848	W3:3588	W4:3328	W5:3068	W6:2808	W7:2548	W8:2288	W9:2028	W10:1768	W11:1508	W12:1248	W13:988	W14:728	W15:442	W16:387218	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6189183
single_issue_nums: WS0:3364917	WS1:3245778	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2613736 {8:326717,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10309104 {72:143182,}
traffic_breakdown_coretomem[INST_ACC_R] = 130624 {8:16328,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52274720 {40:1306868,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2290912 {8:286364,}
traffic_breakdown_memtocore[INST_ACC_R] = 2612480 {40:65312,}
maxmflatency = 1431 
max_icnt2mem_latency = 958 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 269 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 67 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	931420 	551440 	105504 	4898 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	15365 	782 	164 	415686 	23086 	22377 	7995 	787 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	150753 	195025 	196790 	254940 	606124 	189591 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	952 	291 	22 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       6527      5103      6287      5428      5354      4189      5458      4627      4564      3938      4925      5001      4640      4571      5198      5438
dram[1]:       5039      4580      4948      4267      4485      3568      4845      3706      3857      3102      4554      3889      4327      3446      4746      4301
dram[2]:       5211      6087      5504      6497      4233      5039      4464      5551      3902      4342      5002      4976      4688      4479      5286      5381
dram[3]:       4760      4753      4232      4904      3731      4033      3824      4752      3238      3657      3921      4702      3492      4238      4316      4654
dram[4]:       6809      5004      6252      5512      5195      4152      5124      4631      4305      3767      4672      5230      4643      4104      5485      5394
dram[5]:       4953      4683      4756      4344      4126      3736      4570      3894      3686      3177      4662      4053      4542      3574      4842      4554
maximum mf latency per bank:
dram[0]:        673      1299      1046      1323      1088      1307      1145       904       890       872       636       869       670      1128       727      1247
dram[1]:        760       872       763      1338       709      1389       970      1392      1053       811      1053       818      1017       770      1028       813
dram[2]:       1288       738      1377      1010      1382       996       929      1115       989       970       943       648      1100       612      1227       587
dram[3]:        859       850      1364       848      1431       658      1428       945       931      1013       891      1035       806      1065       824       900
dram[4]:        822      1214      1013      1263      1044      1271      1053       952       939       891       647       899       722      1164       660      1177
dram[5]:        720       882       743      1208       709      1321       759      1342       910       861      1060       883      1078       892       987       893
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3460391 n_nop=3405661 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.02888
n_activity=281418 dram_eff=0.3551
bk0: 2066a 3445007i bk1: 2748a 3440840i bk2: 1836a 3446196i bk3: 2280a 3444322i bk4: 2180a 3442437i bk5: 2796a 3438892i bk6: 2086a 3442509i bk7: 2644a 3439315i bk8: 2304a 3440244i bk9: 3084a 3435597i bk10: 1720a 3445296i bk11: 2232a 3443045i bk12: 1628a 3447369i bk13: 2216a 3444070i bk14: 1446a 3450469i bk15: 1944a 3447873i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.028880 
total_CMD = 3460391 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 3238129 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 3460391 
n_nop = 3405661 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.001383 
CoL_Bus_Util = 0.014440 
Either_Row_CoL_Bus_Util = 0.015816 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000402 
queue_avg = 0.121484 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.121484
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3460391 n_nop=3400208 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.03224
n_activity=301921 dram_eff=0.3695
bk0: 2458a 3441856i bk1: 2840a 3438892i bk2: 2116a 3443895i bk3: 2296a 3442739i bk4: 2542a 3440182i bk5: 2864a 3438344i bk6: 2494a 3441065i bk7: 2624a 3438990i bk8: 2986a 3434185i bk9: 3128a 3434654i bk10: 2222a 3441508i bk11: 2232a 3442391i bk12: 2014a 3444086i bk13: 2264a 3442310i bk14: 1820a 3447503i bk15: 1952a 3447001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.032242 
total_CMD = 3460391 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 3218360 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 3460391 
n_nop = 3400208 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.001277 
CoL_Bus_Util = 0.016121 
Either_Row_CoL_Bus_Util = 0.017392 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000332 
queue_avg = 0.150317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.150317
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3460391 n_nop=3405531 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.02893
n_activity=281796 dram_eff=0.3552
bk0: 2778a 3440276i bk1: 2074a 3444499i bk2: 2296a 3443640i bk3: 1812a 3446316i bk4: 2802a 3438236i bk5: 2182a 3442283i bk6: 2668a 3440282i bk7: 2068a 3442043i bk8: 3086a 3434701i bk9: 2310a 3439706i bk10: 2320a 3442209i bk11: 1634a 3445964i bk12: 2222a 3443666i bk13: 1634a 3447705i bk14: 1972a 3447732i bk15: 1410a 3450976i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.028927 
total_CMD = 3460391 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 3237290 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 3460391 
n_nop = 3405531 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.001402 
CoL_Bus_Util = 0.014463 
Either_Row_CoL_Bus_Util = 0.015854 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.000711 
queue_avg = 0.124916 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.124916
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3460391 n_nop=3400154 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.03227
n_activity=302088 dram_eff=0.3697
bk0: 2836a 3439302i bk1: 2480a 3441956i bk2: 2320a 3442556i bk3: 2092a 3443871i bk4: 2860a 3437274i bk5: 2562a 3439155i bk6: 2652a 3439298i bk7: 2464a 3440624i bk8: 3128a 3434108i bk9: 2998a 3434060i bk10: 2320a 3441815i bk11: 2136a 3442202i bk12: 2264a 3443311i bk13: 2012a 3443968i bk14: 1984a 3446450i bk15: 1782a 3447670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.032274 
total_CMD = 3460391 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 3218342 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 3460391 
n_nop = 3400154 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.001276 
CoL_Bus_Util = 0.016137 
Either_Row_CoL_Bus_Util = 0.017408 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000282 
queue_avg = 0.155408 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.155408
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3460391 n_nop=3405933 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.02875
n_activity=279186 dram_eff=0.3563
bk0: 2044a 3445017i bk1: 2722a 3440991i bk2: 1832a 3446154i bk3: 2272a 3444299i bk4: 2148a 3442692i bk5: 2794a 3439266i bk6: 2080a 3442944i bk7: 2640a 3440508i bk8: 2288a 3440420i bk9: 3086a 3434454i bk10: 1678a 3446561i bk11: 2232a 3442738i bk12: 1636a 3447574i bk13: 2214a 3443948i bk14: 1428a 3450259i bk15: 1940a 3447464i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.028749 
total_CMD = 3460391 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 3240054 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 3460391 
n_nop = 3405933 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.001372 
CoL_Bus_Util = 0.014375 
Either_Row_CoL_Bus_Util = 0.015738 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000551 
queue_avg = 0.121763 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.121763
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3460391 n_nop=3400749 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.032
n_activity=297925 dram_eff=0.3716
bk0: 2458a 3441329i bk1: 2724a 3439464i bk2: 2112a 3444068i bk3: 2296a 3442301i bk4: 2546a 3439747i bk5: 2836a 3438268i bk6: 2486a 3440774i bk7: 2628a 3438208i bk8: 2968a 3434427i bk9: 3104a 3434612i bk10: 2152a 3442849i bk11: 2232a 3442788i bk12: 2008a 3444085i bk13: 2240a 3443479i bk14: 1796a 3448105i bk15: 1952a 3446831i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.031996 
total_CMD = 3460391 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 3221574 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 3460391 
n_nop = 3400749 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.001243 
CoL_Bus_Util = 0.015998 
Either_Row_CoL_Bus_Util = 0.017236 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000285 
queue_avg = 0.151507 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.151507

========= L2 cache stats =========
L2_cache_bank[0]: Access = 124540, Miss = 16148, Miss_rate = 0.130, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 150970, Miss = 19960, Miss_rate = 0.132, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 136422, Miss = 18936, Miss_rate = 0.139, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 142292, Miss = 20200, Miss_rate = 0.142, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 149700, Miss = 20152, Miss_rate = 0.135, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 124844, Miss = 16034, Miss_rate = 0.128, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 140968, Miss = 20364, Miss_rate = 0.144, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 137642, Miss = 18838, Miss_rate = 0.137, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 123434, Miss = 16026, Miss_rate = 0.130, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 150246, Miss = 19908, Miss_rate = 0.133, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 136964, Miss = 18828, Miss_rate = 0.137, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 140552, Miss = 20012, Miss_rate = 0.142, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 1658574
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1359
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1013395
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 282750
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 53916
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1306868
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 286364
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 65312
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.100
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=1658574
icnt_total_pkts_simt_to_mem=629424
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 60.2875
	minimum = 5
	maximum = 649
Network latency average = 55.9115
	minimum = 5
	maximum = 645
Slowest packet = 2101293
Flit latency average = 54.2035
	minimum = 5
	maximum = 645
Slowest flit = 2241201
Fragmentation average = 0.0387328
	minimum = 0
	maximum = 466
Injected packet rate average = 0.185554
	minimum = 0.0713587 (at node 13)
	maximum = 0.652011 (at node 18)
Accepted packet rate average = 0.185554
	minimum = 0.0628992 (at node 15)
	maximum = 0.277839 (at node 0)
Injected flit rate average = 0.197865
	minimum = 0.0932267 (at node 10)
	maximum = 0.652011 (at node 18)
Accepted flit rate average= 0.197865
	minimum = 0.0863785 (at node 15)
	maximum = 0.277839 (at node 0)
Injected packet length average = 1.06635
Accepted packet length average = 1.06635
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.3567 (39 samples)
	minimum = 5 (39 samples)
	maximum = 191.923 (39 samples)
Network latency average = 21.0187 (39 samples)
	minimum = 5 (39 samples)
	maximum = 188.333 (39 samples)
Flit latency average = 20.1642 (39 samples)
	minimum = 5 (39 samples)
	maximum = 187.641 (39 samples)
Fragmentation average = 0.00229517 (39 samples)
	minimum = 0 (39 samples)
	maximum = 58.9231 (39 samples)
Injected packet rate average = 0.0763757 (39 samples)
	minimum = 0.0291091 (39 samples)
	maximum = 0.206216 (39 samples)
Accepted packet rate average = 0.0763757 (39 samples)
	minimum = 0.0261084 (39 samples)
	maximum = 0.114551 (39 samples)
Injected flit rate average = 0.0814666 (39 samples)
	minimum = 0.0378576 (39 samples)
	maximum = 0.206392 (39 samples)
Accepted flit rate average = 0.0814666 (39 samples)
	minimum = 0.0353409 (39 samples)
	maximum = 0.114551 (39 samples)
Injected packet size average = 1.06666 (39 samples)
Accepted packet size average = 1.06666 (39 samples)
Hops average = 1 (39 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 4 sec (424 sec)
gpgpu_simulation_rate = 482140 (inst/sec)
gpgpu_simulation_rate = 2649 (cycle/sec)
gpgpu_silicon_slowdown = 113250x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a30717d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 40 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 40: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 40 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 1149991
gpu_tot_sim_insn = 204447376
gpu_tot_ipc =     177.7817
gpu_tot_issued_cta = 8646
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 35.5769% 
max_total_param_size = 0
gpu_stall_dramfull = 131849
gpu_stall_icnt2sh    = 302031
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.4229
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7952
L2_BW  =       0.0515 GB/Sec
L2_BW_total  =      13.8468 GB/Sec
gpu_total_sim_rate=478799

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3345090
	L1I_total_cache_misses = 48269
	L1I_total_cache_miss_rate = 0.0144
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29056
L1D_cache:
	L1D_cache_core[0]: Access = 37353, Miss = 22524, Miss_rate = 0.603, Pending_hits = 2297, Reservation_fails = 10083
	L1D_cache_core[1]: Access = 37241, Miss = 22368, Miss_rate = 0.601, Pending_hits = 2459, Reservation_fails = 13454
	L1D_cache_core[2]: Access = 37066, Miss = 22231, Miss_rate = 0.600, Pending_hits = 2543, Reservation_fails = 11876
	L1D_cache_core[3]: Access = 37146, Miss = 22371, Miss_rate = 0.602, Pending_hits = 2420, Reservation_fails = 11220
	L1D_cache_core[4]: Access = 36985, Miss = 22125, Miss_rate = 0.598, Pending_hits = 2539, Reservation_fails = 12393
	L1D_cache_core[5]: Access = 37209, Miss = 22504, Miss_rate = 0.605, Pending_hits = 2428, Reservation_fails = 12121
	L1D_cache_core[6]: Access = 37258, Miss = 22205, Miss_rate = 0.596, Pending_hits = 2345, Reservation_fails = 11784
	L1D_cache_core[7]: Access = 37146, Miss = 22159, Miss_rate = 0.597, Pending_hits = 2576, Reservation_fails = 13523
	L1D_cache_core[8]: Access = 37258, Miss = 22755, Miss_rate = 0.611, Pending_hits = 2246, Reservation_fails = 14043
	L1D_cache_core[9]: Access = 36972, Miss = 22505, Miss_rate = 0.609, Pending_hits = 2402, Reservation_fails = 12951
	L1D_cache_core[10]: Access = 36794, Miss = 22225, Miss_rate = 0.604, Pending_hits = 2584, Reservation_fails = 14853
	L1D_cache_core[11]: Access = 37929, Miss = 22586, Miss_rate = 0.595, Pending_hits = 2418, Reservation_fails = 10537
	L1D_cache_core[12]: Access = 37560, Miss = 22709, Miss_rate = 0.605, Pending_hits = 2389, Reservation_fails = 10055
	L1D_cache_core[13]: Access = 36984, Miss = 21771, Miss_rate = 0.589, Pending_hits = 2726, Reservation_fails = 9394
	L1D_cache_core[14]: Access = 36856, Miss = 22502, Miss_rate = 0.611, Pending_hits = 2563, Reservation_fails = 14805
	L1D_total_cache_accesses = 557757
	L1D_total_cache_misses = 335540
	L1D_total_cache_miss_rate = 0.6016
	L1D_total_cache_pending_hits = 36935
	L1D_total_cache_reservation_fails = 183092
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 202377
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50902
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 36925
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 326733
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 182980
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 202287
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 134380
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8807
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3296821
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 48269
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29056
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 414560
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 202377
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 143197
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3345090

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 166497
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 16364
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 29056
ctas_completed 8646, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
29415, 21642, 10788, 10788, 10788, 10788, 10788, 10788, 10323, 10323, 10323, 10323, 10323, 10323, 10323, 10323, 10416, 10416, 10416, 10416, 10416, 10416, 10416, 10416, 9951, 9951, 9951, 9951, 9951, 9951, 9951, 9951, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 
gpgpu_n_tot_thrd_icount = 211636608
gpgpu_n_tot_w_icount = 6613644
gpgpu_n_stall_shd_mem = 366920
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 326733
gpgpu_n_mem_write_global = 143197
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6632960
gpgpu_n_store_insn = 2291152
gpgpu_n_shmem_insn = 74439472
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6443520
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 79856
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 21240
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 265824
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1339251	W0_Idle:7879872	W0_Scoreboard:7373147	W1:4424	W2:4144	W3:3864	W4:3584	W5:3304	W6:3024	W7:2744	W8:2464	W9:2184	W10:1904	W11:1624	W12:1344	W13:1064	W14:784	W15:476	W16:387529	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6189183
single_issue_nums: WS0:3367866	WS1:3245778	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2613864 {8:326733,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10310184 {72:143197,}
traffic_breakdown_coretomem[INST_ACC_R] = 130720 {8:16340,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52277280 {40:1306932,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2291152 {8:286394,}
traffic_breakdown_memtocore[INST_ACC_R] = 2614400 {40:65360,}
maxmflatency = 1431 
max_icnt2mem_latency = 958 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 269 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 67 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	931514 	551440 	105504 	4898 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	15377 	782 	164 	415717 	23086 	22377 	7995 	787 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	150847 	195025 	196790 	254940 	606124 	189591 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	962 	291 	22 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       6527      5103      6287      5428      5354      4189      5458      4627      4564      3938      4925      5001      4640      4571      5198      5438
dram[1]:       5039      4582      4948      4268      4485      3568      4845      3706      3857      3102      4554      3889      4327      3446      4746      4301
dram[2]:       5211      6087      5504      6497      4233      5039      4464      5551      3902      4342      5002      4976      4688      4479      5286      5381
dram[3]:       4761      4753      4235      4904      3731      4033      3824      4752      3238      3657      3921      4702      3492      4238      4316      4654
dram[4]:       6809      5004      6252      5512      5195      4152      5124      4631      4305      3767      4672      5230      4643      4104      5485      5394
dram[5]:       4953      4685      4756      4346      4126      3736      4570      3894      3686      3177      4662      4053      4542      3574      4842      4554
maximum mf latency per bank:
dram[0]:        673      1299      1046      1323      1088      1307      1145       904       890       872       636       869       670      1128       727      1247
dram[1]:        760       872       763      1338       709      1389       970      1392      1053       811      1053       818      1017       770      1028       813
dram[2]:       1288       738      1377      1010      1382       996       929      1115       989       970       943       648      1100       612      1227       587
dram[3]:        859       850      1364       848      1431       658      1428       945       931      1013       891      1035       806      1065       824       900
dram[4]:        822      1214      1013      1263      1044      1271      1053       952       939       891       647       899       722      1164       660      1177
dram[5]:        720       882       743      1208       709      1321       759      1342       910       861      1060       883      1078       892       987       893
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3541870 n_nop=3487140 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.02822
n_activity=281418 dram_eff=0.3551
bk0: 2066a 3526486i bk1: 2748a 3522319i bk2: 1836a 3527675i bk3: 2280a 3525801i bk4: 2180a 3523916i bk5: 2796a 3520371i bk6: 2086a 3523988i bk7: 2644a 3520794i bk8: 2304a 3521723i bk9: 3084a 3517076i bk10: 1720a 3526775i bk11: 2232a 3524524i bk12: 1628a 3528848i bk13: 2216a 3525549i bk14: 1446a 3531948i bk15: 1944a 3529352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.028216 
total_CMD = 3541870 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 3319608 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 3541870 
n_nop = 3487140 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.001351 
CoL_Bus_Util = 0.014108 
Either_Row_CoL_Bus_Util = 0.015452 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000402 
queue_avg = 0.118689 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.118689
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3541870 n_nop=3481687 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.0315
n_activity=301921 dram_eff=0.3695
bk0: 2458a 3523335i bk1: 2840a 3520371i bk2: 2116a 3525374i bk3: 2296a 3524218i bk4: 2542a 3521661i bk5: 2864a 3519823i bk6: 2494a 3522544i bk7: 2624a 3520469i bk8: 2986a 3515664i bk9: 3128a 3516133i bk10: 2222a 3522987i bk11: 2232a 3523870i bk12: 2014a 3525565i bk13: 2264a 3523789i bk14: 1820a 3528982i bk15: 1952a 3528480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.031500 
total_CMD = 3541870 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 3299839 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 3541870 
n_nop = 3481687 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.001247 
CoL_Bus_Util = 0.015750 
Either_Row_CoL_Bus_Util = 0.016992 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000332 
queue_avg = 0.146859 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.146859
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3541870 n_nop=3487010 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.02826
n_activity=281796 dram_eff=0.3552
bk0: 2778a 3521755i bk1: 2074a 3525978i bk2: 2296a 3525119i bk3: 1812a 3527795i bk4: 2802a 3519715i bk5: 2182a 3523762i bk6: 2668a 3521761i bk7: 2068a 3523522i bk8: 3086a 3516180i bk9: 2310a 3521185i bk10: 2320a 3523688i bk11: 1634a 3527443i bk12: 2222a 3525145i bk13: 1634a 3529184i bk14: 1972a 3529211i bk15: 1410a 3532455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.028261 
total_CMD = 3541870 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 3318769 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 3541870 
n_nop = 3487010 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.001369 
CoL_Bus_Util = 0.014131 
Either_Row_CoL_Bus_Util = 0.015489 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.000711 
queue_avg = 0.122043 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.122043
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3541870 n_nop=3481633 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.03153
n_activity=302088 dram_eff=0.3697
bk0: 2836a 3520781i bk1: 2480a 3523435i bk2: 2320a 3524035i bk3: 2092a 3525350i bk4: 2860a 3518753i bk5: 2562a 3520634i bk6: 2652a 3520777i bk7: 2464a 3522103i bk8: 3128a 3515587i bk9: 2998a 3515539i bk10: 2320a 3523294i bk11: 2136a 3523681i bk12: 2264a 3524790i bk13: 2012a 3525447i bk14: 1984a 3527929i bk15: 1782a 3529149i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.031531 
total_CMD = 3541870 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 3299821 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 3541870 
n_nop = 3481633 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.001246 
CoL_Bus_Util = 0.015766 
Either_Row_CoL_Bus_Util = 0.017007 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000282 
queue_avg = 0.151833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.151833
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3541870 n_nop=3487412 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.02809
n_activity=279186 dram_eff=0.3563
bk0: 2044a 3526496i bk1: 2722a 3522470i bk2: 1832a 3527633i bk3: 2272a 3525778i bk4: 2148a 3524171i bk5: 2794a 3520745i bk6: 2080a 3524423i bk7: 2640a 3521987i bk8: 2288a 3521899i bk9: 3086a 3515933i bk10: 1678a 3528040i bk11: 2232a 3524217i bk12: 1636a 3529053i bk13: 2214a 3525427i bk14: 1428a 3531738i bk15: 1940a 3528943i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.028088 
total_CMD = 3541870 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 3321533 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 3541870 
n_nop = 3487412 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.001340 
CoL_Bus_Util = 0.014044 
Either_Row_CoL_Bus_Util = 0.015375 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000551 
queue_avg = 0.118961 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.118961
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3541870 n_nop=3482228 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.03126
n_activity=297925 dram_eff=0.3716
bk0: 2458a 3522808i bk1: 2724a 3520943i bk2: 2112a 3525547i bk3: 2296a 3523780i bk4: 2546a 3521226i bk5: 2836a 3519747i bk6: 2486a 3522253i bk7: 2628a 3519687i bk8: 2968a 3515906i bk9: 3104a 3516091i bk10: 2152a 3524328i bk11: 2232a 3524267i bk12: 2008a 3525564i bk13: 2240a 3524958i bk14: 1796a 3529584i bk15: 1952a 3528310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.031260 
total_CMD = 3541870 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 3303053 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 3541870 
n_nop = 3482228 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.001214 
CoL_Bus_Util = 0.015630 
Either_Row_CoL_Bus_Util = 0.016839 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000285 
queue_avg = 0.148022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.148022

========= L2 cache stats =========
L2_cache_bank[0]: Access = 124548, Miss = 16148, Miss_rate = 0.130, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 150970, Miss = 19960, Miss_rate = 0.132, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 136430, Miss = 18936, Miss_rate = 0.139, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 142322, Miss = 20200, Miss_rate = 0.142, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 149708, Miss = 20152, Miss_rate = 0.135, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 124844, Miss = 16034, Miss_rate = 0.128, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 141006, Miss = 20364, Miss_rate = 0.144, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 137642, Miss = 18838, Miss_rate = 0.137, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 123442, Miss = 16026, Miss_rate = 0.130, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 150246, Miss = 19908, Miss_rate = 0.133, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 136972, Miss = 18828, Miss_rate = 0.137, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 140586, Miss = 20012, Miss_rate = 0.142, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 1658716
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1359
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1013459
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 282780
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 53964
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1306932
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 286394
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 65360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.098
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=1658716
icnt_total_pkts_simt_to_mem=629482
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2144952
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2287998
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 14)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 14)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 14)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 14)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.9304 (40 samples)
	minimum = 5 (40 samples)
	maximum = 187.425 (40 samples)
Network latency average = 20.6202 (40 samples)
	minimum = 5 (40 samples)
	maximum = 183.775 (40 samples)
Flit latency average = 19.7851 (40 samples)
	minimum = 5 (40 samples)
	maximum = 183.075 (40 samples)
Fragmentation average = 0.00223779 (40 samples)
	minimum = 0 (40 samples)
	maximum = 57.45 (40 samples)
Injected packet rate average = 0.0744728 (40 samples)
	minimum = 0.0283814 (40 samples)
	maximum = 0.201101 (40 samples)
Accepted packet rate average = 0.0744728 (40 samples)
	minimum = 0.0254557 (40 samples)
	maximum = 0.111822 (40 samples)
Injected flit rate average = 0.0794369 (40 samples)
	minimum = 0.0369112 (40 samples)
	maximum = 0.201287 (40 samples)
Accepted flit rate average = 0.0794369 (40 samples)
	minimum = 0.0344574 (40 samples)
	maximum = 0.111822 (40 samples)
Injected packet size average = 1.06666 (40 samples)
Accepted packet size average = 1.06666 (40 samples)
Hops average = 1 (40 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 7 sec (427 sec)
gpgpu_simulation_rate = 478799 (inst/sec)
gpgpu_simulation_rate = 2693 (cycle/sec)
gpgpu_silicon_slowdown = 111399x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (18,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 1 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 41 '_Z13lud_perimeterPfii'
Destroy streams for kernel 41: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 41 
gpu_sim_cycle = 25919
gpu_sim_insn = 354240
gpu_ipc =      13.6672
gpu_tot_sim_cycle = 1175910
gpu_tot_sim_insn = 204801616
gpu_tot_ipc =     174.1644
gpu_tot_issued_cta = 8664
gpu_occupancy = 2.5038% 
gpu_tot_occupancy = 34.5153% 
max_total_param_size = 0
gpu_stall_dramfull = 131849
gpu_stall_icnt2sh    = 302031
partiton_level_parallism =       0.0981
partiton_level_parallism_total  =       0.4157
partiton_level_parallism_util =       1.0685
partiton_level_parallism_util_total  =       1.7888
L2_BW  =       3.3542 GB/Sec
L2_BW_total  =      13.6155 GB/Sec
gpu_total_sim_rate=475177

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3356070
	L1I_total_cache_misses = 49672
	L1I_total_cache_miss_rate = 0.0148
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29056
L1D_cache:
	L1D_cache_core[0]: Access = 37511, Miss = 22612, Miss_rate = 0.603, Pending_hits = 2313, Reservation_fails = 10083
	L1D_cache_core[1]: Access = 37399, Miss = 22456, Miss_rate = 0.600, Pending_hits = 2475, Reservation_fails = 13454
	L1D_cache_core[2]: Access = 37224, Miss = 22311, Miss_rate = 0.599, Pending_hits = 2559, Reservation_fails = 11876
	L1D_cache_core[3]: Access = 37225, Miss = 22419, Miss_rate = 0.602, Pending_hits = 2420, Reservation_fails = 11220
	L1D_cache_core[4]: Access = 37064, Miss = 22173, Miss_rate = 0.598, Pending_hits = 2539, Reservation_fails = 12393
	L1D_cache_core[5]: Access = 37288, Miss = 22552, Miss_rate = 0.605, Pending_hits = 2428, Reservation_fails = 12121
	L1D_cache_core[6]: Access = 37337, Miss = 22253, Miss_rate = 0.596, Pending_hits = 2345, Reservation_fails = 11784
	L1D_cache_core[7]: Access = 37225, Miss = 22207, Miss_rate = 0.597, Pending_hits = 2576, Reservation_fails = 13523
	L1D_cache_core[8]: Access = 37337, Miss = 22803, Miss_rate = 0.611, Pending_hits = 2246, Reservation_fails = 14043
	L1D_cache_core[9]: Access = 37051, Miss = 22553, Miss_rate = 0.609, Pending_hits = 2402, Reservation_fails = 12951
	L1D_cache_core[10]: Access = 36873, Miss = 22273, Miss_rate = 0.604, Pending_hits = 2584, Reservation_fails = 14853
	L1D_cache_core[11]: Access = 38008, Miss = 22634, Miss_rate = 0.596, Pending_hits = 2418, Reservation_fails = 10537
	L1D_cache_core[12]: Access = 37639, Miss = 22757, Miss_rate = 0.605, Pending_hits = 2389, Reservation_fails = 10055
	L1D_cache_core[13]: Access = 37063, Miss = 21819, Miss_rate = 0.589, Pending_hits = 2726, Reservation_fails = 9394
	L1D_cache_core[14]: Access = 36935, Miss = 22550, Miss_rate = 0.611, Pending_hits = 2563, Reservation_fails = 14805
	L1D_total_cache_accesses = 559179
	L1D_total_cache_misses = 336372
	L1D_total_cache_miss_rate = 0.6015
	L1D_total_cache_pending_hits = 36983
	L1D_total_cache_reservation_fails = 183092
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 202539
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50902
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 36973
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 327549
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 182980
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 202449
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 134922
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8823
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3306398
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 49672
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29056
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 415424
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 202539
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 143755
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3356070

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 166497
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 16364
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 29056
ctas_completed 8664, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
30621, 22848, 10788, 10788, 10788, 10788, 10788, 10788, 10323, 10323, 10323, 10323, 10323, 10323, 10323, 10323, 10416, 10416, 10416, 10416, 10416, 10416, 10416, 10416, 9951, 9951, 9951, 9951, 9951, 9951, 9951, 9951, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 10230, 
gpgpu_n_tot_thrd_icount = 212331264
gpgpu_n_tot_w_icount = 6635352
gpgpu_n_stall_shd_mem = 370952
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 327549
gpgpu_n_mem_write_global = 143755
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6646784
gpgpu_n_store_insn = 2300080
gpgpu_n_shmem_insn = 74554096
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6446976
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 83888
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 21240
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 265824
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1341792	W0_Idle:8397548	W0_Scoreboard:7600796	W1:4424	W2:4144	W3:3864	W4:3584	W5:3304	W6:3024	W7:2744	W8:2464	W9:2184	W10:1904	W11:1624	W12:1344	W13:1064	W14:784	W15:476	W16:408751	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6189669
single_issue_nums: WS0:3385956	WS1:3249396	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2620392 {8:327549,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10350360 {72:143755,}
traffic_breakdown_coretomem[INST_ACC_R] = 140072 {8:17509,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52407840 {40:1310196,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2300080 {8:287510,}
traffic_breakdown_memtocore[INST_ACC_R] = 2801440 {40:70036,}
maxmflatency = 1431 
max_icnt2mem_latency = 958 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 269 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 67 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	935894 	551440 	105504 	4898 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	16507 	816 	169 	417091 	23086 	22377 	7995 	787 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	154717 	195511 	196814 	254940 	606124 	189591 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	990 	291 	22 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       6538      5109      6300      5437      5354      4189      5458      4627      4564      3938      4925      5001      4640      4571      5198      5438
dram[1]:       5048      4619      4958      4307      4485      3578      4845      3717      3857      3110      4554      3897      4327      3452      4746      4308
dram[2]:       5218      6099      5513      6506      4233      5039      4464      5551      3902      4342      5002      4976      4688      4479      5286      5381
dram[3]:       4791      4763      4281      4911      3741      4033      3834      4752      3246      3657      3929      4702      3499      4238      4323      4654
dram[4]:       6818      5013      6265      5519      5195      4152      5124      4631      4305      3767      4672      5230      4643      4104      5485      5394
dram[5]:       4959      4724      4766      4391      4126      3746      4570      3904      3686      3185      4662      4061      4542      3581      4842      4562
maximum mf latency per bank:
dram[0]:        673      1299      1046      1323      1088      1307      1145       904       890       872       636       869       670      1128       727      1247
dram[1]:        760       872       763      1338       709      1389       970      1392      1053       811      1053       818      1017       770      1028       813
dram[2]:       1288       738      1377      1010      1382       996       929      1115       989       970       943       648      1100       612      1227       587
dram[3]:        859       850      1364       848      1431       658      1428       945       931      1013       891      1035       806      1065       824       900
dram[4]:        822      1214      1013      1263      1044      1271      1053       952       939       891       647       899       722      1164       660      1177
dram[5]:        720       882       743      1208       709      1321       759      1342       910       861      1060       883      1078       892       987       893
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3621698 n_nop=3566968 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.02759
n_activity=281418 dram_eff=0.3551
bk0: 2066a 3606314i bk1: 2748a 3602147i bk2: 1836a 3607503i bk3: 2280a 3605629i bk4: 2180a 3603744i bk5: 2796a 3600199i bk6: 2086a 3603816i bk7: 2644a 3600622i bk8: 2304a 3601551i bk9: 3084a 3596904i bk10: 1720a 3606603i bk11: 2232a 3604352i bk12: 1628a 3608676i bk13: 2216a 3605377i bk14: 1446a 3611776i bk15: 1944a 3609180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027594 
total_CMD = 3621698 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 3399436 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 3621698 
n_nop = 3566968 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.001321 
CoL_Bus_Util = 0.013797 
Either_Row_CoL_Bus_Util = 0.015112 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000402 
queue_avg = 0.116073 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.116073
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3621698 n_nop=3561515 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.03081
n_activity=301921 dram_eff=0.3695
bk0: 2458a 3603163i bk1: 2840a 3600199i bk2: 2116a 3605202i bk3: 2296a 3604046i bk4: 2542a 3601489i bk5: 2864a 3599651i bk6: 2494a 3602372i bk7: 2624a 3600297i bk8: 2986a 3595492i bk9: 3128a 3595961i bk10: 2222a 3602815i bk11: 2232a 3603698i bk12: 2014a 3605393i bk13: 2264a 3603617i bk14: 1820a 3608810i bk15: 1952a 3608308i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.030806 
total_CMD = 3621698 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 3379667 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 3621698 
n_nop = 3561515 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.001220 
CoL_Bus_Util = 0.015403 
Either_Row_CoL_Bus_Util = 0.016617 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000332 
queue_avg = 0.143622 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.143622
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3621698 n_nop=3566838 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.02764
n_activity=281796 dram_eff=0.3552
bk0: 2778a 3601583i bk1: 2074a 3605806i bk2: 2296a 3604947i bk3: 1812a 3607623i bk4: 2802a 3599543i bk5: 2182a 3603590i bk6: 2668a 3601589i bk7: 2068a 3603350i bk8: 3086a 3596008i bk9: 2310a 3601013i bk10: 2320a 3603516i bk11: 1634a 3607271i bk12: 2222a 3604973i bk13: 1634a 3609012i bk14: 1972a 3609039i bk15: 1410a 3612283i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.027638 
total_CMD = 3621698 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 3398597 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 3621698 
n_nop = 3566838 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.001339 
CoL_Bus_Util = 0.013819 
Either_Row_CoL_Bus_Util = 0.015148 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.000711 
queue_avg = 0.119353 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.119353
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3621698 n_nop=3561461 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.03084
n_activity=302088 dram_eff=0.3697
bk0: 2836a 3600609i bk1: 2480a 3603263i bk2: 2320a 3603863i bk3: 2092a 3605178i bk4: 2860a 3598581i bk5: 2562a 3600462i bk6: 2652a 3600605i bk7: 2464a 3601931i bk8: 3128a 3595415i bk9: 2998a 3595367i bk10: 2320a 3603122i bk11: 2136a 3603509i bk12: 2264a 3604618i bk13: 2012a 3605275i bk14: 1984a 3607757i bk15: 1782a 3608977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.030836 
total_CMD = 3621698 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 3379649 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 3621698 
n_nop = 3561461 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.001219 
CoL_Bus_Util = 0.015418 
Either_Row_CoL_Bus_Util = 0.016632 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000282 
queue_avg = 0.148486 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.148486
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3621698 n_nop=3567240 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.02747
n_activity=279186 dram_eff=0.3563
bk0: 2044a 3606324i bk1: 2722a 3602298i bk2: 1832a 3607461i bk3: 2272a 3605606i bk4: 2148a 3603999i bk5: 2794a 3600573i bk6: 2080a 3604251i bk7: 2640a 3601815i bk8: 2288a 3601727i bk9: 3086a 3595761i bk10: 1678a 3607868i bk11: 2232a 3604045i bk12: 1636a 3608881i bk13: 2214a 3605255i bk14: 1428a 3611566i bk15: 1940a 3608771i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.027469 
total_CMD = 3621698 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 3401361 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 3621698 
n_nop = 3567240 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.001310 
CoL_Bus_Util = 0.013734 
Either_Row_CoL_Bus_Util = 0.015037 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000551 
queue_avg = 0.116339 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.116339
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3621698 n_nop=3562056 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.03057
n_activity=297925 dram_eff=0.3716
bk0: 2458a 3602636i bk1: 2724a 3600771i bk2: 2112a 3605375i bk3: 2296a 3603608i bk4: 2546a 3601054i bk5: 2836a 3599575i bk6: 2486a 3602081i bk7: 2628a 3599515i bk8: 2968a 3595734i bk9: 3104a 3595919i bk10: 2152a 3604156i bk11: 2232a 3604095i bk12: 2008a 3605392i bk13: 2240a 3604786i bk14: 1796a 3609412i bk15: 1952a 3608138i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.030571 
total_CMD = 3621698 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 3382881 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 3621698 
n_nop = 3562056 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.001187 
CoL_Bus_Util = 0.015285 
Either_Row_CoL_Bus_Util = 0.016468 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000285 
queue_avg = 0.144759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.144759

========= L2 cache stats =========
L2_cache_bank[0]: Access = 125104, Miss = 16148, Miss_rate = 0.129, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 151570, Miss = 19960, Miss_rate = 0.132, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 136926, Miss = 18936, Miss_rate = 0.138, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 143858, Miss = 20200, Miss_rate = 0.140, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 150204, Miss = 20152, Miss_rate = 0.134, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 125324, Miss = 16034, Miss_rate = 0.128, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 142438, Miss = 20364, Miss_rate = 0.143, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 138122, Miss = 18838, Miss_rate = 0.136, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 123922, Miss = 16026, Miss_rate = 0.129, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 150726, Miss = 19908, Miss_rate = 0.132, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 137508, Miss = 18828, Miss_rate = 0.137, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 142070, Miss = 20012, Miss_rate = 0.141, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 1667772
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1352
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1016723
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 283896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 58640
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1310196
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 287510
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 70036
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.097
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=1667772
icnt_total_pkts_simt_to_mem=632583
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.24174
	minimum = 5
	maximum = 18
Network latency average = 5.23683
	minimum = 5
	maximum = 18
Slowest packet = 2145014
Flit latency average = 5.20943
	minimum = 5
	maximum = 18
Slowest flit = 2288211
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0165744
	minimum = 0.00601875 (at node 14)
	maximum = 0.0592615 (at node 18)
Accepted packet rate average = 0.0165744
	minimum = 0.00501563 (at node 20)
	maximum = 0.0291678 (at node 0)
Injected flit rate average = 0.0173718
	minimum = 0.00721478 (at node 14)
	maximum = 0.0592615 (at node 18)
Accepted flit rate average= 0.0173718
	minimum = 0.00578726 (at node 20)
	maximum = 0.0291678 (at node 0)
Injected packet length average = 1.04811
Accepted packet length average = 1.04811
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.5233 (41 samples)
	minimum = 5 (41 samples)
	maximum = 183.293 (41 samples)
Network latency average = 20.245 (41 samples)
	minimum = 5 (41 samples)
	maximum = 179.732 (41 samples)
Flit latency average = 19.4296 (41 samples)
	minimum = 5 (41 samples)
	maximum = 179.049 (41 samples)
Fragmentation average = 0.00218321 (41 samples)
	minimum = 0 (41 samples)
	maximum = 56.0488 (41 samples)
Injected packet rate average = 0.0730607 (41 samples)
	minimum = 0.027836 (41 samples)
	maximum = 0.197642 (41 samples)
Accepted packet rate average = 0.0730607 (41 samples)
	minimum = 0.0249572 (41 samples)
	maximum = 0.109806 (41 samples)
Injected flit rate average = 0.0779231 (41 samples)
	minimum = 0.0361869 (41 samples)
	maximum = 0.197823 (41 samples)
Accepted flit rate average = 0.0779231 (41 samples)
	minimum = 0.0337581 (41 samples)
	maximum = 0.109806 (41 samples)
Injected packet size average = 1.06655 (41 samples)
Accepted packet size average = 1.06655 (41 samples)
Hops average = 1 (41 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 11 sec (431 sec)
gpgpu_simulation_rate = 475177 (inst/sec)
gpgpu_simulation_rate = 2728 (cycle/sec)
gpgpu_silicon_slowdown = 109970x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (18,18,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 4 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 42 '_Z12lud_internalPfii'
Destroy streams for kernel 42: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 42 
gpu_sim_cycle = 16648
gpu_sim_insn = 7713792
gpu_ipc =     463.3465
gpu_tot_sim_cycle = 1192558
gpu_tot_sim_insn = 212515408
gpu_tot_ipc =     178.2013
gpu_tot_issued_cta = 8988
gpu_occupancy = 76.9476% 
gpu_tot_occupancy = 35.3443% 
max_total_param_size = 0
gpu_stall_dramfull = 149673
gpu_stall_icnt2sh    = 316748
partiton_level_parallism =       1.1074
partiton_level_parallism_total  =       0.4254
partiton_level_parallism_util =       1.8244
partiton_level_parallism_util_total  =       1.7901
L2_BW  =      36.5455 GB/Sec
L2_BW_total  =      13.9356 GB/Sec
gpu_total_sim_rate=477562

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3477894
	L1I_total_cache_misses = 51171
	L1I_total_cache_miss_rate = 0.0147
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29254
L1D_cache:
	L1D_cache_core[0]: Access = 38855, Miss = 23517, Miss_rate = 0.605, Pending_hits = 2361, Reservation_fails = 11666
	L1D_cache_core[1]: Access = 38871, Miss = 23416, Miss_rate = 0.602, Pending_hits = 2558, Reservation_fails = 14289
	L1D_cache_core[2]: Access = 38632, Miss = 23185, Miss_rate = 0.600, Pending_hits = 2660, Reservation_fails = 12922
	L1D_cache_core[3]: Access = 38633, Miss = 23297, Miss_rate = 0.603, Pending_hits = 2521, Reservation_fails = 11711
	L1D_cache_core[4]: Access = 38600, Miss = 23103, Miss_rate = 0.599, Pending_hits = 2665, Reservation_fails = 12700
	L1D_cache_core[5]: Access = 38760, Miss = 23513, Miss_rate = 0.607, Pending_hits = 2492, Reservation_fails = 13014
	L1D_cache_core[6]: Access = 38809, Miss = 23200, Miss_rate = 0.598, Pending_hits = 2393, Reservation_fails = 12561
	L1D_cache_core[7]: Access = 38697, Miss = 23139, Miss_rate = 0.598, Pending_hits = 2656, Reservation_fails = 14548
	L1D_cache_core[8]: Access = 38873, Miss = 23821, Miss_rate = 0.613, Pending_hits = 2385, Reservation_fails = 14675
	L1D_cache_core[9]: Access = 38331, Miss = 23424, Miss_rate = 0.611, Pending_hits = 2463, Reservation_fails = 14269
	L1D_cache_core[10]: Access = 38153, Miss = 23089, Miss_rate = 0.605, Pending_hits = 2685, Reservation_fails = 15196
	L1D_cache_core[11]: Access = 39224, Miss = 23414, Miss_rate = 0.597, Pending_hits = 2506, Reservation_fails = 11432
	L1D_cache_core[12]: Access = 38983, Miss = 23649, Miss_rate = 0.607, Pending_hits = 2472, Reservation_fails = 11057
	L1D_cache_core[13]: Access = 38343, Miss = 22683, Miss_rate = 0.592, Pending_hits = 2812, Reservation_fails = 10150
	L1D_cache_core[14]: Access = 38151, Miss = 23356, Miss_rate = 0.612, Pending_hits = 2670, Reservation_fails = 15594
	L1D_total_cache_accesses = 579915
	L1D_total_cache_misses = 349806
	L1D_total_cache_miss_rate = 0.6032
	L1D_total_cache_pending_hits = 38299
	L1D_total_cache_reservation_fails = 195784
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 210315
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 51961
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 38289
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 340726
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 195672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 210225
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 139849
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9080
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3426723
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 51171
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29254
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 430976
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 210315
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 148939
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3477894

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 176138
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 19415
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 29254
ctas_completed 8988, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
31086, 23313, 11253, 11253, 11253, 11253, 11253, 11253, 10788, 10788, 10788, 10788, 10788, 10788, 10788, 10788, 10788, 10788, 10788, 10788, 10788, 10788, 10788, 10788, 10323, 10323, 10323, 10323, 10323, 10323, 10323, 10323, 10509, 10509, 10509, 10509, 10509, 10509, 10509, 10509, 
gpgpu_n_tot_thrd_icount = 220045056
gpgpu_n_tot_w_icount = 6876408
gpgpu_n_stall_shd_mem = 382853
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 340726
gpgpu_n_mem_write_global = 148939
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6895616
gpgpu_n_store_insn = 2383024
gpgpu_n_shmem_insn = 77374192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6695808
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 83888
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 22773
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 276192
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1395579	W0_Idle:8404086	W0_Scoreboard:7777143	W1:4424	W2:4144	W3:3864	W4:3584	W5:3304	W6:3024	W7:2744	W8:2464	W9:2184	W10:1904	W11:1624	W12:1344	W13:1064	W14:784	W15:476	W16:408751	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6430725
single_issue_nums: WS0:3506484	WS1:3369924	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2725808 {8:340726,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10723608 {72:148939,}
traffic_breakdown_coretomem[INST_ACC_R] = 140672 {8:17584,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 54516160 {40:1362904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2383024 {8:297878,}
traffic_breakdown_memtocore[INST_ACC_R] = 2813440 {40:70336,}
maxmflatency = 1431 
max_icnt2mem_latency = 1479 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 272 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 67 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	968461 	567224 	119585 	5542 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	16558 	834 	169 	429809 	24374 	24137 	9906 	1247 	230 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	158885 	203515 	203797 	262689 	635275 	196612 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	997 	314 	25 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       6791      5214      6599      5625      5442      4242      5545      4677      4624      3976      4990      5039      4689      4601      5251      5472
dram[1]:       5260      5316      5217      5437      4539      4162      4899      4424      3900      3537      4595      4407      4364      3905      4785      4760
dram[2]:       5373      6343      5710      6732      4282      5116      4513      5628      3940      4400      5039      5043      4718      4531      5323      5436
dram[3]:       5401      4970      5244      5114      4285      4090      4439      4815      3580      3700      4360      4740      3895      4271      4717      4692
dram[4]:       6993      5163      6542      5675      5272      4206      5199      4683      4363      3805      4740      5265      4697      4134      5539      5431
dram[5]:       5108      5533      5025      5402      4182      4301      4630      4602      3729      3613      4704      4589      4581      4059      4879      5054
maximum mf latency per bank:
dram[0]:        673      1299      1046      1323      1088      1307      1145       904       890       872       636       869       670      1128       727      1247
dram[1]:        760       881       763      1338       709      1389       970      1392      1053       891      1053       889      1017       897      1028       895
dram[2]:       1288       738      1377      1010      1382       996       929      1115       989       970       943       648      1100       612      1227       587
dram[3]:        859       850      1364       848      1431       658      1428       945       931      1013       891      1035       834      1065       824       900
dram[4]:        822      1214      1013      1263      1044      1271      1053       952       939       891       647       899       722      1164       660      1177
dram[5]:        720       938       743      1208       709      1321       759      1342       910       913      1060       961      1078       957       987       963
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3672971 n_nop=3618241 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.02721
n_activity=281418 dram_eff=0.3551
bk0: 2066a 3657587i bk1: 2748a 3653420i bk2: 1836a 3658776i bk3: 2280a 3656902i bk4: 2180a 3655017i bk5: 2796a 3651472i bk6: 2086a 3655089i bk7: 2644a 3651895i bk8: 2304a 3652824i bk9: 3084a 3648177i bk10: 1720a 3657876i bk11: 2232a 3655625i bk12: 1628a 3659949i bk13: 2216a 3656650i bk14: 1446a 3663049i bk15: 1944a 3660453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027208 
total_CMD = 3672971 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 3450709 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 3672971 
n_nop = 3618241 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.001302 
CoL_Bus_Util = 0.013604 
Either_Row_CoL_Bus_Util = 0.014901 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000402 
queue_avg = 0.114453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.114453
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3672971 n_nop=3612788 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.03038
n_activity=301921 dram_eff=0.3695
bk0: 2458a 3654436i bk1: 2840a 3651472i bk2: 2116a 3656475i bk3: 2296a 3655319i bk4: 2542a 3652762i bk5: 2864a 3650924i bk6: 2494a 3653645i bk7: 2624a 3651570i bk8: 2986a 3646765i bk9: 3128a 3647234i bk10: 2222a 3654088i bk11: 2232a 3654971i bk12: 2014a 3656666i bk13: 2264a 3654890i bk14: 1820a 3660083i bk15: 1952a 3659581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.030376 
total_CMD = 3672971 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 3430940 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 3672971 
n_nop = 3612788 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.001203 
CoL_Bus_Util = 0.015188 
Either_Row_CoL_Bus_Util = 0.016385 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000332 
queue_avg = 0.141617 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.141617
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3672971 n_nop=3618111 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.02725
n_activity=281796 dram_eff=0.3552
bk0: 2778a 3652856i bk1: 2074a 3657079i bk2: 2296a 3656220i bk3: 1812a 3658896i bk4: 2802a 3650816i bk5: 2182a 3654863i bk6: 2668a 3652862i bk7: 2068a 3654623i bk8: 3086a 3647281i bk9: 2310a 3652286i bk10: 2320a 3654789i bk11: 1634a 3658544i bk12: 2222a 3656246i bk13: 1634a 3660285i bk14: 1972a 3660312i bk15: 1410a 3663556i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.027253 
total_CMD = 3672971 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 3449870 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 3672971 
n_nop = 3618111 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.001320 
CoL_Bus_Util = 0.013626 
Either_Row_CoL_Bus_Util = 0.014936 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.000711 
queue_avg = 0.117686 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.117686
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3672971 n_nop=3612734 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.03041
n_activity=302088 dram_eff=0.3697
bk0: 2836a 3651882i bk1: 2480a 3654536i bk2: 2320a 3655136i bk3: 2092a 3656451i bk4: 2860a 3649854i bk5: 2562a 3651735i bk6: 2652a 3651878i bk7: 2464a 3653204i bk8: 3128a 3646688i bk9: 2998a 3646640i bk10: 2320a 3654395i bk11: 2136a 3654782i bk12: 2264a 3655891i bk13: 2012a 3656548i bk14: 1984a 3659030i bk15: 1782a 3660250i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.030406 
total_CMD = 3672971 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 3430922 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 3672971 
n_nop = 3612734 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.001202 
CoL_Bus_Util = 0.015203 
Either_Row_CoL_Bus_Util = 0.016400 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000282 
queue_avg = 0.146413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.146413
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3672971 n_nop=3618513 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.02709
n_activity=279186 dram_eff=0.3563
bk0: 2044a 3657597i bk1: 2722a 3653571i bk2: 1832a 3658734i bk3: 2272a 3656879i bk4: 2148a 3655272i bk5: 2794a 3651846i bk6: 2080a 3655524i bk7: 2640a 3653088i bk8: 2288a 3653000i bk9: 3086a 3647034i bk10: 1678a 3659141i bk11: 2232a 3655318i bk12: 1636a 3660154i bk13: 2214a 3656528i bk14: 1428a 3662839i bk15: 1940a 3660044i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.027085 
total_CMD = 3672971 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 3452634 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 3672971 
n_nop = 3618513 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.001292 
CoL_Bus_Util = 0.013543 
Either_Row_CoL_Bus_Util = 0.014827 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000551 
queue_avg = 0.114715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.114715
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3672971 n_nop=3613329 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.03014
n_activity=297925 dram_eff=0.3716
bk0: 2458a 3653909i bk1: 2724a 3652044i bk2: 2112a 3656648i bk3: 2296a 3654881i bk4: 2546a 3652327i bk5: 2836a 3650848i bk6: 2486a 3653354i bk7: 2628a 3650788i bk8: 2968a 3647007i bk9: 3104a 3647192i bk10: 2152a 3655429i bk11: 2232a 3655368i bk12: 2008a 3656665i bk13: 2240a 3656059i bk14: 1796a 3660685i bk15: 1952a 3659411i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.030144 
total_CMD = 3672971 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 3434154 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 3672971 
n_nop = 3613329 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.001171 
CoL_Bus_Util = 0.015072 
Either_Row_CoL_Bus_Util = 0.016238 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000285 
queue_avg = 0.142738 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.142738

========= L2 cache stats =========
L2_cache_bank[0]: Access = 128852, Miss = 16148, Miss_rate = 0.125, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 155086, Miss = 19960, Miss_rate = 0.129, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 140834, Miss = 18936, Miss_rate = 0.134, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 153858, Miss = 20200, Miss_rate = 0.131, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 153960, Miss = 20152, Miss_rate = 0.131, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 128948, Miss = 16034, Miss_rate = 0.124, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 152702, Miss = 20364, Miss_rate = 0.133, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 141886, Miss = 18838, Miss_rate = 0.133, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 127434, Miss = 16026, Miss_rate = 0.126, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 154298, Miss = 19908, Miss_rate = 0.129, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 141148, Miss = 18828, Miss_rate = 0.133, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 152142, Miss = 20012, Miss_rate = 0.132, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 1731148
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1302
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1069431
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 294264
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 58940
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1362904
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 297878
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 70336
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.100
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=1731148
icnt_total_pkts_simt_to_mem=656203
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 68.4277
	minimum = 5
	maximum = 1426
Network latency average = 63.7814
	minimum = 5
	maximum = 1426
Slowest packet = 2162964
Flit latency average = 61.9228
	minimum = 5
	maximum = 1426
Slowest flit = 2306719
Fragmentation average = 0.0123454
	minimum = 0
	maximum = 449
Injected packet rate average = 0.182008
	minimum = 0.0650529 (at node 11)
	maximum = 0.616531 (at node 21)
Accepted packet rate average = 0.182008
	minimum = 0.064272 (at node 23)
	maximum = 0.289524 (at node 8)
Injected flit rate average = 0.193541
	minimum = 0.0833133 (at node 11)
	maximum = 0.616531 (at node 21)
Accepted flit rate average= 0.193541
	minimum = 0.0873378 (at node 23)
	maximum = 0.289524 (at node 8)
Injected packet length average = 1.06336
Accepted packet length average = 1.06336
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.6401 (42 samples)
	minimum = 5 (42 samples)
	maximum = 212.881 (42 samples)
Network latency average = 21.2816 (42 samples)
	minimum = 5 (42 samples)
	maximum = 209.405 (42 samples)
Flit latency average = 20.4413 (42 samples)
	minimum = 5 (42 samples)
	maximum = 208.738 (42 samples)
Fragmentation average = 0.00242517 (42 samples)
	minimum = 0 (42 samples)
	maximum = 65.4048 (42 samples)
Injected packet rate average = 0.0756547 (42 samples)
	minimum = 0.0287221 (42 samples)
	maximum = 0.207616 (42 samples)
Accepted packet rate average = 0.0756547 (42 samples)
	minimum = 0.0258933 (42 samples)
	maximum = 0.114085 (42 samples)
Injected flit rate average = 0.0806759 (42 samples)
	minimum = 0.0373089 (42 samples)
	maximum = 0.207793 (42 samples)
Accepted flit rate average = 0.0806759 (42 samples)
	minimum = 0.0350339 (42 samples)
	maximum = 0.114085 (42 samples)
Injected packet size average = 1.06637 (42 samples)
Accepted packet size average = 1.06637 (42 samples)
Hops average = 1 (42 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 25 sec (445 sec)
gpgpu_simulation_rate = 477562 (inst/sec)
gpgpu_simulation_rate = 2679 (cycle/sec)
gpgpu_silicon_slowdown = 111982x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a30717d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 43 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 43: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 43 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 1219013
gpu_tot_sim_insn = 212535288
gpu_tot_ipc =     174.3503
gpu_tot_issued_cta = 8989
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 35.2725% 
max_total_param_size = 0
gpu_stall_dramfull = 149673
gpu_stall_icnt2sh    = 316748
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.4162
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7900
L2_BW  =       0.0515 GB/Sec
L2_BW_total  =      13.6343 GB/Sec
gpu_total_sim_rate=475470

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3479566
	L1I_total_cache_misses = 51183
	L1I_total_cache_miss_rate = 0.0147
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29254
L1D_cache:
	L1D_cache_core[0]: Access = 38855, Miss = 23517, Miss_rate = 0.605, Pending_hits = 2361, Reservation_fails = 11666
	L1D_cache_core[1]: Access = 38871, Miss = 23416, Miss_rate = 0.602, Pending_hits = 2558, Reservation_fails = 14289
	L1D_cache_core[2]: Access = 38632, Miss = 23185, Miss_rate = 0.600, Pending_hits = 2660, Reservation_fails = 12922
	L1D_cache_core[3]: Access = 38633, Miss = 23297, Miss_rate = 0.603, Pending_hits = 2521, Reservation_fails = 11711
	L1D_cache_core[4]: Access = 38600, Miss = 23103, Miss_rate = 0.599, Pending_hits = 2665, Reservation_fails = 12700
	L1D_cache_core[5]: Access = 38760, Miss = 23513, Miss_rate = 0.607, Pending_hits = 2492, Reservation_fails = 13014
	L1D_cache_core[6]: Access = 38809, Miss = 23200, Miss_rate = 0.598, Pending_hits = 2393, Reservation_fails = 12561
	L1D_cache_core[7]: Access = 38697, Miss = 23139, Miss_rate = 0.598, Pending_hits = 2656, Reservation_fails = 14548
	L1D_cache_core[8]: Access = 38873, Miss = 23821, Miss_rate = 0.613, Pending_hits = 2385, Reservation_fails = 14675
	L1D_cache_core[9]: Access = 38331, Miss = 23424, Miss_rate = 0.611, Pending_hits = 2463, Reservation_fails = 14269
	L1D_cache_core[10]: Access = 38153, Miss = 23089, Miss_rate = 0.605, Pending_hits = 2685, Reservation_fails = 15196
	L1D_cache_core[11]: Access = 39224, Miss = 23414, Miss_rate = 0.597, Pending_hits = 2506, Reservation_fails = 11432
	L1D_cache_core[12]: Access = 38983, Miss = 23649, Miss_rate = 0.607, Pending_hits = 2472, Reservation_fails = 11057
	L1D_cache_core[13]: Access = 38374, Miss = 22699, Miss_rate = 0.592, Pending_hits = 2812, Reservation_fails = 10150
	L1D_cache_core[14]: Access = 38151, Miss = 23356, Miss_rate = 0.612, Pending_hits = 2670, Reservation_fails = 15594
	L1D_total_cache_accesses = 579946
	L1D_total_cache_misses = 349822
	L1D_total_cache_miss_rate = 0.6032
	L1D_total_cache_pending_hits = 38299
	L1D_total_cache_reservation_fails = 195784
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 210321
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 51961
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 38289
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 340742
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 195672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 210231
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 139864
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9080
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3428383
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 51183
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29254
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 430992
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 210321
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 148954
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3479566

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 176138
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 19415
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 29254
ctas_completed 8989, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
31086, 23313, 11253, 11253, 11253, 11253, 11253, 11253, 10788, 10788, 10788, 10788, 10788, 10788, 10788, 10788, 10788, 10788, 10788, 10788, 10788, 10788, 10788, 10788, 10323, 10323, 10323, 10323, 10323, 10323, 10323, 10323, 10509, 10509, 10509, 10509, 10509, 10509, 10509, 10509, 
gpgpu_n_tot_thrd_icount = 220139424
gpgpu_n_tot_w_icount = 6879357
gpgpu_n_stall_shd_mem = 383357
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 340742
gpgpu_n_mem_write_global = 148954
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6895872
gpgpu_n_store_insn = 2383264
gpgpu_n_shmem_insn = 77378888
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6695904
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 84392
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 22773
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 276192
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1395579	W0_Idle:8434275	W0_Scoreboard:7796913	W1:4740	W2:4440	W3:4140	W4:3840	W5:3540	W6:3240	W7:2940	W8:2640	W9:2340	W10:2040	W11:1740	W12:1440	W13:1140	W14:840	W15:510	W16:409062	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6430725
single_issue_nums: WS0:3509433	WS1:3369924	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2725936 {8:340742,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10724688 {72:148954,}
traffic_breakdown_coretomem[INST_ACC_R] = 140768 {8:17596,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 54518720 {40:1362968,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2383264 {8:297908,}
traffic_breakdown_memtocore[INST_ACC_R] = 2815360 {40:70384,}
maxmflatency = 1431 
max_icnt2mem_latency = 1479 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 272 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 67 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	968555 	567224 	119585 	5542 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	16570 	834 	169 	429840 	24374 	24137 	9906 	1247 	230 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	158979 	203515 	203797 	262689 	635275 	196612 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1007 	314 	25 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       6791      5214      6599      5625      5442      4242      5545      4677      4624      3976      4990      5039      4689      4601      5251      5472
dram[1]:       5260      5316      5217      5441      4539      4162      4899      4424      3900      3537      4595      4407      4364      3905      4785      4760
dram[2]:       5373      6343      5710      6732      4282      5116      4513      5628      3940      4400      5039      5043      4718      4531      5323      5436
dram[3]:       5401      4970      5248      5114      4285      4090      4439      4815      3580      3700      4360      4740      3895      4271      4717      4692
dram[4]:       6993      5163      6542      5675      5272      4206      5199      4683      4363      3805      4740      5265      4697      4134      5539      5431
dram[5]:       5108      5533      5025      5406      4182      4301      4630      4602      3729      3613      4704      4589      4581      4059      4879      5054
maximum mf latency per bank:
dram[0]:        673      1299      1046      1323      1088      1307      1145       904       890       872       636       869       670      1128       727      1247
dram[1]:        760       881       763      1338       709      1389       970      1392      1053       891      1053       889      1017       897      1028       895
dram[2]:       1288       738      1377      1010      1382       996       929      1115       989       970       943       648      1100       612      1227       587
dram[3]:        859       850      1364       848      1431       658      1428       945       931      1013       891      1035       834      1065       824       900
dram[4]:        822      1214      1013      1263      1044      1271      1053       952       939       891       647       899       722      1164       660      1177
dram[5]:        720       938       743      1208       709      1321       759      1342       910       913      1060       961      1078       957       987       963
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3754450 n_nop=3699720 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.02662
n_activity=281418 dram_eff=0.3551
bk0: 2066a 3739066i bk1: 2748a 3734899i bk2: 1836a 3740255i bk3: 2280a 3738381i bk4: 2180a 3736496i bk5: 2796a 3732951i bk6: 2086a 3736568i bk7: 2644a 3733374i bk8: 2304a 3734303i bk9: 3084a 3729656i bk10: 1720a 3739355i bk11: 2232a 3737104i bk12: 1628a 3741428i bk13: 2216a 3738129i bk14: 1446a 3744528i bk15: 1944a 3741932i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026618 
total_CMD = 3754450 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 3532188 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 3754450 
n_nop = 3699720 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.001274 
CoL_Bus_Util = 0.013309 
Either_Row_CoL_Bus_Util = 0.014577 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000402 
queue_avg = 0.111969 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.111969
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3754450 n_nop=3694267 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.02972
n_activity=301921 dram_eff=0.3695
bk0: 2458a 3735915i bk1: 2840a 3732951i bk2: 2116a 3737954i bk3: 2296a 3736798i bk4: 2542a 3734241i bk5: 2864a 3732403i bk6: 2494a 3735124i bk7: 2624a 3733049i bk8: 2986a 3728244i bk9: 3128a 3728713i bk10: 2222a 3735567i bk11: 2232a 3736450i bk12: 2014a 3738145i bk13: 2264a 3736369i bk14: 1820a 3741562i bk15: 1952a 3741060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.029717 
total_CMD = 3754450 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 3512419 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 3754450 
n_nop = 3694267 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.001177 
CoL_Bus_Util = 0.014858 
Either_Row_CoL_Bus_Util = 0.016030 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000332 
queue_avg = 0.138544 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.138544
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3754450 n_nop=3699590 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.02666
n_activity=281796 dram_eff=0.3552
bk0: 2778a 3734335i bk1: 2074a 3738558i bk2: 2296a 3737699i bk3: 1812a 3740375i bk4: 2802a 3732295i bk5: 2182a 3736342i bk6: 2668a 3734341i bk7: 2068a 3736102i bk8: 3086a 3728760i bk9: 2310a 3733765i bk10: 2320a 3736268i bk11: 1634a 3740023i bk12: 2222a 3737725i bk13: 1634a 3741764i bk14: 1972a 3741791i bk15: 1410a 3745035i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.026661 
total_CMD = 3754450 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 3531349 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 3754450 
n_nop = 3699590 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.001292 
CoL_Bus_Util = 0.013331 
Either_Row_CoL_Bus_Util = 0.014612 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000711 
queue_avg = 0.115132 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.115132
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3754450 n_nop=3694213 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.02975
n_activity=302088 dram_eff=0.3697
bk0: 2836a 3733361i bk1: 2480a 3736015i bk2: 2320a 3736615i bk3: 2092a 3737930i bk4: 2860a 3731333i bk5: 2562a 3733214i bk6: 2652a 3733357i bk7: 2464a 3734683i bk8: 3128a 3728167i bk9: 2998a 3728119i bk10: 2320a 3735874i bk11: 2136a 3736261i bk12: 2264a 3737370i bk13: 2012a 3738027i bk14: 1984a 3740509i bk15: 1782a 3741729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.029746 
total_CMD = 3754450 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 3512401 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 3754450 
n_nop = 3694213 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.001176 
CoL_Bus_Util = 0.014873 
Either_Row_CoL_Bus_Util = 0.016044 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000282 
queue_avg = 0.143236 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.143236
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3754450 n_nop=3699992 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.0265
n_activity=279186 dram_eff=0.3563
bk0: 2044a 3739076i bk1: 2722a 3735050i bk2: 1832a 3740213i bk3: 2272a 3738358i bk4: 2148a 3736751i bk5: 2794a 3733325i bk6: 2080a 3737003i bk7: 2640a 3734567i bk8: 2288a 3734479i bk9: 3086a 3728513i bk10: 1678a 3740620i bk11: 2232a 3736797i bk12: 1636a 3741633i bk13: 2214a 3738007i bk14: 1428a 3744318i bk15: 1940a 3741523i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.026498 
total_CMD = 3754450 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 3534113 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 3754450 
n_nop = 3699992 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.001264 
CoL_Bus_Util = 0.013249 
Either_Row_CoL_Bus_Util = 0.014505 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000551 
queue_avg = 0.112226 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.112226
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3754450 n_nop=3694808 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.02949
n_activity=297925 dram_eff=0.3716
bk0: 2458a 3735388i bk1: 2724a 3733523i bk2: 2112a 3738127i bk3: 2296a 3736360i bk4: 2546a 3733806i bk5: 2836a 3732327i bk6: 2486a 3734833i bk7: 2628a 3732267i bk8: 2968a 3728486i bk9: 3104a 3728671i bk10: 2152a 3736908i bk11: 2232a 3736847i bk12: 2008a 3738144i bk13: 2240a 3737538i bk14: 1796a 3742164i bk15: 1952a 3740890i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.029490 
total_CMD = 3754450 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 3515633 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 3754450 
n_nop = 3694808 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.001145 
CoL_Bus_Util = 0.014745 
Either_Row_CoL_Bus_Util = 0.015886 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000285 
queue_avg = 0.139641 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.139641

========= L2 cache stats =========
L2_cache_bank[0]: Access = 128860, Miss = 16148, Miss_rate = 0.125, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 155086, Miss = 19960, Miss_rate = 0.129, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 140842, Miss = 18936, Miss_rate = 0.134, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 153892, Miss = 20200, Miss_rate = 0.131, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 153968, Miss = 20152, Miss_rate = 0.131, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 128948, Miss = 16034, Miss_rate = 0.124, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 152740, Miss = 20364, Miss_rate = 0.133, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 141886, Miss = 18838, Miss_rate = 0.133, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 127442, Miss = 16026, Miss_rate = 0.126, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 154298, Miss = 19908, Miss_rate = 0.129, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 141156, Miss = 18828, Miss_rate = 0.133, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 152172, Miss = 20012, Miss_rate = 0.132, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 1731290
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1302
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1069495
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 294294
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 58988
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1362968
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 297908
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 70384
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.097
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=1731290
icnt_total_pkts_simt_to_mem=656261
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2238548
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2387351
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 13)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 13)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 13)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 13)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.2369 (43 samples)
	minimum = 5 (43 samples)
	maximum = 208.209 (43 samples)
Network latency average = 20.9049 (43 samples)
	minimum = 5 (43 samples)
	maximum = 204.674 (43 samples)
Flit latency average = 20.0822 (43 samples)
	minimum = 5 (43 samples)
	maximum = 204 (43 samples)
Fragmentation average = 0.00236877 (43 samples)
	minimum = 0 (43 samples)
	maximum = 63.8837 (43 samples)
Injected packet rate average = 0.0739013 (43 samples)
	minimum = 0.0280541 (43 samples)
	maximum = 0.202825 (43 samples)
Accepted packet rate average = 0.0739013 (43 samples)
	minimum = 0.0252911 (43 samples)
	maximum = 0.111557 (43 samples)
Injected flit rate average = 0.0788063 (43 samples)
	minimum = 0.0364413 (43 samples)
	maximum = 0.203011 (43 samples)
Accepted flit rate average = 0.0788063 (43 samples)
	minimum = 0.0342191 (43 samples)
	maximum = 0.111557 (43 samples)
Injected packet size average = 1.06637 (43 samples)
Accepted packet size average = 1.06637 (43 samples)
Hops average = 1 (43 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 27 sec (447 sec)
gpgpu_simulation_rate = 475470 (inst/sec)
gpgpu_simulation_rate = 2727 (cycle/sec)
gpgpu_silicon_slowdown = 110011x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (17,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 0 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 44 '_Z13lud_perimeterPfii'
Destroy streams for kernel 44: size 0
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 44 
gpu_sim_cycle = 25853
gpu_sim_insn = 334560
gpu_ipc =      12.9409
gpu_tot_sim_cycle = 1244866
gpu_tot_sim_insn = 212869848
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (17,17,1) blockDim = (16,16,1) 
gpu_tot_ipc =     170.9982
gpu_tot_issued_cta = 9006
gpu_occupancy = 2.3535% 
gpu_tot_occupancy = 34.2771% 
max_total_param_size = 0
gpu_stall_dramfull = 149673
gpu_stall_icnt2sh    = 316748
partiton_level_parallism =       0.0953
partiton_level_parallism_total  =       0.4095
partiton_level_parallism_util =       1.0512
partiton_level_parallism_util_total  =       1.7839
L2_BW  =       3.2684 GB/Sec
L2_BW_total  =      13.4190 GB/Sec
gpu_total_sim_rate=471995

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3489936
	L1I_total_cache_misses = 52499
	L1I_total_cache_miss_rate = 0.0150
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29254
L1D_cache:
	L1D_cache_core[0]: Access = 39013, Miss = 23597, Miss_rate = 0.605, Pending_hits = 2377, Reservation_fails = 11666
	L1D_cache_core[1]: Access = 38950, Miss = 23464, Miss_rate = 0.602, Pending_hits = 2558, Reservation_fails = 14289
	L1D_cache_core[2]: Access = 38711, Miss = 23233, Miss_rate = 0.600, Pending_hits = 2660, Reservation_fails = 12922
	L1D_cache_core[3]: Access = 38712, Miss = 23345, Miss_rate = 0.603, Pending_hits = 2521, Reservation_fails = 11711
	L1D_cache_core[4]: Access = 38679, Miss = 23151, Miss_rate = 0.599, Pending_hits = 2665, Reservation_fails = 12700
	L1D_cache_core[5]: Access = 38839, Miss = 23561, Miss_rate = 0.607, Pending_hits = 2492, Reservation_fails = 13014
	L1D_cache_core[6]: Access = 38888, Miss = 23248, Miss_rate = 0.598, Pending_hits = 2393, Reservation_fails = 12561
	L1D_cache_core[7]: Access = 38776, Miss = 23187, Miss_rate = 0.598, Pending_hits = 2656, Reservation_fails = 14548
	L1D_cache_core[8]: Access = 38952, Miss = 23869, Miss_rate = 0.613, Pending_hits = 2385, Reservation_fails = 14675
	L1D_cache_core[9]: Access = 38410, Miss = 23472, Miss_rate = 0.611, Pending_hits = 2463, Reservation_fails = 14269
	L1D_cache_core[10]: Access = 38232, Miss = 23137, Miss_rate = 0.605, Pending_hits = 2685, Reservation_fails = 15196
	L1D_cache_core[11]: Access = 39303, Miss = 23462, Miss_rate = 0.597, Pending_hits = 2506, Reservation_fails = 11432
	L1D_cache_core[12]: Access = 39062, Miss = 23697, Miss_rate = 0.607, Pending_hits = 2472, Reservation_fails = 11057
	L1D_cache_core[13]: Access = 38453, Miss = 22747, Miss_rate = 0.592, Pending_hits = 2812, Reservation_fails = 10150
	L1D_cache_core[14]: Access = 38309, Miss = 23420, Miss_rate = 0.611, Pending_hits = 2678, Reservation_fails = 15594
	L1D_total_cache_accesses = 581289
	L1D_total_cache_misses = 350590
	L1D_total_cache_miss_rate = 0.6031
	L1D_total_cache_pending_hits = 38323
	L1D_total_cache_reservation_fails = 195784
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 210474
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 51985
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 38313
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 341510
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 195672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 210384
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 140391
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9080
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3437437
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 52499
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29254
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 431808
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 210474
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 149481
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3489936

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 176138
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 19415
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 29254
ctas_completed 9006, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
32292, 24519, 11253, 11253, 11253, 11253, 11253, 11253, 10788, 10788, 10788, 10788, 10788, 10788, 10788, 10788, 10788, 10788, 10788, 10788, 10788, 10788, 10788, 10788, 10323, 10323, 10323, 10323, 10323, 10323, 10323, 10323, 10509, 10509, 10509, 10509, 10509, 10509, 10509, 10509, 
gpgpu_n_tot_thrd_icount = 220795488
gpgpu_n_tot_w_icount = 6899859
gpgpu_n_stall_shd_mem = 387165
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 341510
gpgpu_n_mem_write_global = 149481
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6908928
gpgpu_n_store_insn = 2391696
gpgpu_n_shmem_insn = 77487144
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6699168
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 88200
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 22773
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 276192
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1397526	W0_Idle:8964071	W0_Scoreboard:8008780	W1:4740	W2:4440	W3:4140	W4:3840	W5:3540	W6:3240	W7:2940	W8:2640	W9:2340	W10:2040	W11:1740	W12:1440	W13:1140	W14:840	W15:510	W16:429105	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6431184
single_issue_nums: WS0:3527523	WS1:3372336	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2732080 {8:341510,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10762632 {72:149481,}
traffic_breakdown_coretomem[INST_ACC_R] = 150120 {8:18765,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 54641600 {40:1366040,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2391696 {8:298962,}
traffic_breakdown_memtocore[INST_ACC_R] = 3002400 {40:75060,}
maxmflatency = 1431 
max_icnt2mem_latency = 1479 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 271 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 67 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	972681 	567224 	119585 	5542 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	17705 	862 	175 	431135 	24374 	24137 	9906 	1247 	230 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	162765 	203855 	203797 	262689 	635275 	196612 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1038 	314 	25 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       6791      5214      6621      5641      5442      4242      5545      4677      4624      3976      4990      5039      4689      4601      5251      5472
dram[1]:       5260      5322      5234      5511      4539      4171      4899      4435      3900      3545      4595      4415      4364      3911      4785      4767
dram[2]:       5373      6343      5725      6758      4282      5116      4513      5628      3940      4400      5039      5043      4718      4531      5323      5436
dram[3]:       5407      4970      5309      5133      4295      4090      4450      4815      3589      3700      4368      4740      3902      4271      4724      4692
dram[4]:       6993      5163      6564      5692      5272      4206      5199      4683      4363      3805      4740      5265      4697      4134      5539      5431
dram[5]:       5108      5539      5042      5469      4182      4311      4630      4612      3729      3622      4704      4597      4581      4065      4879      5061
maximum mf latency per bank:
dram[0]:        673      1299      1046      1323      1088      1307      1145       904       890       872       636       869       670      1128       727      1247
dram[1]:        760       881       763      1338       709      1389       970      1392      1053       891      1053       889      1017       897      1028       895
dram[2]:       1288       738      1377      1010      1382       996       929      1115       989       970       943       648      1100       612      1227       587
dram[3]:        859       850      1364       848      1431       658      1428       945       931      1013       891      1035       834      1065       824       900
dram[4]:        822      1214      1013      1263      1044      1271      1053       952       939       891       647       899       722      1164       660      1177
dram[5]:        720       938       743      1208       709      1321       759      1342       910       913      1060       961      1078       957       987       963
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3834075 n_nop=3779345 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.02607
n_activity=281418 dram_eff=0.3551
bk0: 2066a 3818691i bk1: 2748a 3814524i bk2: 1836a 3819880i bk3: 2280a 3818006i bk4: 2180a 3816121i bk5: 2796a 3812576i bk6: 2086a 3816193i bk7: 2644a 3812999i bk8: 2304a 3813928i bk9: 3084a 3809281i bk10: 1720a 3818980i bk11: 2232a 3816729i bk12: 1628a 3821053i bk13: 2216a 3817754i bk14: 1446a 3824153i bk15: 1944a 3821557i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026065 
total_CMD = 3834075 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 3611813 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 3834075 
n_nop = 3779345 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.001248 
CoL_Bus_Util = 0.013033 
Either_Row_CoL_Bus_Util = 0.014275 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000402 
queue_avg = 0.109644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.109644
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3834075 n_nop=3773892 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.0291
n_activity=301921 dram_eff=0.3695
bk0: 2458a 3815540i bk1: 2840a 3812576i bk2: 2116a 3817579i bk3: 2296a 3816423i bk4: 2542a 3813866i bk5: 2864a 3812028i bk6: 2494a 3814749i bk7: 2624a 3812674i bk8: 2986a 3807869i bk9: 3128a 3808338i bk10: 2222a 3815192i bk11: 2232a 3816075i bk12: 2014a 3817770i bk13: 2264a 3815994i bk14: 1820a 3821187i bk15: 1952a 3820685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.029100 
total_CMD = 3834075 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 3592044 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 3834075 
n_nop = 3773892 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.001152 
CoL_Bus_Util = 0.014550 
Either_Row_CoL_Bus_Util = 0.015697 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000332 
queue_avg = 0.135666 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.135666
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3834075 n_nop=3779215 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.02611
n_activity=281796 dram_eff=0.3552
bk0: 2778a 3813960i bk1: 2074a 3818183i bk2: 2296a 3817324i bk3: 1812a 3820000i bk4: 2802a 3811920i bk5: 2182a 3815967i bk6: 2668a 3813966i bk7: 2068a 3815727i bk8: 3086a 3808385i bk9: 2310a 3813390i bk10: 2320a 3815893i bk11: 1634a 3819648i bk12: 2222a 3817350i bk13: 1634a 3821389i bk14: 1972a 3821416i bk15: 1410a 3824660i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.026107 
total_CMD = 3834075 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 3610974 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 3834075 
n_nop = 3779215 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.001265 
CoL_Bus_Util = 0.013054 
Either_Row_CoL_Bus_Util = 0.014309 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000711 
queue_avg = 0.112741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.112741
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3834075 n_nop=3773838 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.02913
n_activity=302088 dram_eff=0.3697
bk0: 2836a 3812986i bk1: 2480a 3815640i bk2: 2320a 3816240i bk3: 2092a 3817555i bk4: 2860a 3810958i bk5: 2562a 3812839i bk6: 2652a 3812982i bk7: 2464a 3814308i bk8: 3128a 3807792i bk9: 2998a 3807744i bk10: 2320a 3815499i bk11: 2136a 3815886i bk12: 2264a 3816995i bk13: 2012a 3817652i bk14: 1984a 3820134i bk15: 1782a 3821354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.029128 
total_CMD = 3834075 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 3592026 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 3834075 
n_nop = 3773838 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.001151 
CoL_Bus_Util = 0.014564 
Either_Row_CoL_Bus_Util = 0.015711 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000282 
queue_avg = 0.140261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.140261
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3834075 n_nop=3779617 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.02595
n_activity=279186 dram_eff=0.3563
bk0: 2044a 3818701i bk1: 2722a 3814675i bk2: 1832a 3819838i bk3: 2272a 3817983i bk4: 2148a 3816376i bk5: 2794a 3812950i bk6: 2080a 3816628i bk7: 2640a 3814192i bk8: 2288a 3814104i bk9: 3086a 3808138i bk10: 1678a 3820245i bk11: 2232a 3816422i bk12: 1636a 3821258i bk13: 2214a 3817632i bk14: 1428a 3823943i bk15: 1940a 3821148i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.025947 
total_CMD = 3834075 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 3613738 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 3834075 
n_nop = 3779617 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.001238 
CoL_Bus_Util = 0.012974 
Either_Row_CoL_Bus_Util = 0.014204 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000551 
queue_avg = 0.109895 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.109895
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3834075 n_nop=3774433 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.02888
n_activity=297925 dram_eff=0.3716
bk0: 2458a 3815013i bk1: 2724a 3813148i bk2: 2112a 3817752i bk3: 2296a 3815985i bk4: 2546a 3813431i bk5: 2836a 3811952i bk6: 2486a 3814458i bk7: 2628a 3811892i bk8: 2968a 3808111i bk9: 3104a 3808296i bk10: 2152a 3816533i bk11: 2232a 3816472i bk12: 2008a 3817769i bk13: 2240a 3817163i bk14: 1796a 3821789i bk15: 1952a 3820515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.028877 
total_CMD = 3834075 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 3595258 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 3834075 
n_nop = 3774433 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.001122 
CoL_Bus_Util = 0.014439 
Either_Row_CoL_Bus_Util = 0.015556 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000285 
queue_avg = 0.136741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.136741

========= L2 cache stats =========
L2_cache_bank[0]: Access = 129400, Miss = 16148, Miss_rate = 0.125, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 155686, Miss = 19960, Miss_rate = 0.128, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 141322, Miss = 18936, Miss_rate = 0.134, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 155402, Miss = 20200, Miss_rate = 0.130, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 154448, Miss = 20152, Miss_rate = 0.130, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 129444, Miss = 16034, Miss_rate = 0.124, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 154076, Miss = 20364, Miss_rate = 0.132, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 142382, Miss = 18838, Miss_rate = 0.132, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 127922, Miss = 16026, Miss_rate = 0.125, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 154794, Miss = 19908, Miss_rate = 0.129, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 141692, Miss = 18828, Miss_rate = 0.133, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 153524, Miss = 20012, Miss_rate = 0.130, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 1740092
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1295
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1072567
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 295348
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 63664
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1366040
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 298962
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 75060
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=1740092
icnt_total_pkts_simt_to_mem=659252
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.16519
	minimum = 5
	maximum = 18
Network latency average = 5.16181
	minimum = 5
	maximum = 18
Slowest packet = 2238609
Flit latency average = 5.12702
	minimum = 5
	maximum = 18
Slowest flit = 2387563
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0161397
	minimum = 0.00603412 (at node 13)
	maximum = 0.0584071 (at node 18)
Accepted packet rate average = 0.0161397
	minimum = 0.00502843 (at node 17)
	maximum = 0.0292423 (at node 0)
Injected flit rate average = 0.0168947
	minimum = 0.0072332 (at node 13)
	maximum = 0.0584071 (at node 18)
Accepted flit rate average= 0.0168947
	minimum = 0.00580203 (at node 17)
	maximum = 0.0292423 (at node 0)
Injected packet length average = 1.04678
Accepted packet length average = 1.04678
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.8489 (44 samples)
	minimum = 5 (44 samples)
	maximum = 203.886 (44 samples)
Network latency average = 20.5471 (44 samples)
	minimum = 5 (44 samples)
	maximum = 200.432 (44 samples)
Flit latency average = 19.7423 (44 samples)
	minimum = 5 (44 samples)
	maximum = 199.773 (44 samples)
Fragmentation average = 0.00231493 (44 samples)
	minimum = 0 (44 samples)
	maximum = 62.4318 (44 samples)
Injected packet rate average = 0.0725885 (44 samples)
	minimum = 0.0275537 (44 samples)
	maximum = 0.199543 (44 samples)
Accepted packet rate average = 0.0725885 (44 samples)
	minimum = 0.0248306 (44 samples)
	maximum = 0.109686 (44 samples)
Injected flit rate average = 0.0773992 (44 samples)
	minimum = 0.0357775 (44 samples)
	maximum = 0.199725 (44 samples)
Accepted flit rate average = 0.0773992 (44 samples)
	minimum = 0.0335733 (44 samples)
	maximum = 0.109686 (44 samples)
Injected packet size average = 1.06627 (44 samples)
Accepted packet size average = 1.06627 (44 samples)
Hops average = 1 (44 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 31 sec (451 sec)
gpgpu_simulation_rate = 471995 (inst/sec)
gpgpu_simulation_rate = 2760 (cycle/sec)
gpgpu_silicon_slowdown = 108695x
GPGPU-Sim uArch: Shader 1 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 2 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 45 '_Z12lud_internalPfii'
Destroy streams for kernel 45: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 45 
gpu_sim_cycle = 13705
gpu_sim_insn = 6880512
gpu_ipc =     502.0439
gpu_tot_sim_cycle = 1258571
gpu_tot_sim_insn = 219750360
gpu_tot_ipc =     174.6031
gpu_tot_issued_cta = 9295
gpu_occupancy = 75.4969% 
gpu_tot_occupancy = 34.9178% 
max_total_param_size = 0
gpu_stall_dramfull = 160290
gpu_stall_icnt2sh    = 327640
partiton_level_parallism =       1.1897
partiton_level_parallism_total  =       0.4180
partiton_level_parallism_util =       1.8281
partiton_level_parallism_util_total  =       1.7853
L2_BW  =      39.2069 GB/Sec
L2_BW_total  =      13.6998 GB/Sec
gpu_total_sim_rate=473599

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3598600
	L1I_total_cache_misses = 53873
	L1I_total_cache_miss_rate = 0.0150
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29432
L1D_cache:
	L1D_cache_core[0]: Access = 40357, Miss = 24484, Miss_rate = 0.607, Pending_hits = 2454, Reservation_fails = 12437
	L1D_cache_core[1]: Access = 40294, Miss = 24285, Miss_rate = 0.603, Pending_hits = 2679, Reservation_fails = 14754
	L1D_cache_core[2]: Access = 39991, Miss = 24061, Miss_rate = 0.602, Pending_hits = 2704, Reservation_fails = 13519
	L1D_cache_core[3]: Access = 39992, Miss = 24103, Miss_rate = 0.603, Pending_hits = 2593, Reservation_fails = 12192
	L1D_cache_core[4]: Access = 39895, Miss = 23934, Miss_rate = 0.600, Pending_hits = 2740, Reservation_fails = 13677
	L1D_cache_core[5]: Access = 40183, Miss = 24399, Miss_rate = 0.607, Pending_hits = 2566, Reservation_fails = 13408
	L1D_cache_core[6]: Access = 39976, Miss = 23956, Miss_rate = 0.599, Pending_hits = 2494, Reservation_fails = 14024
	L1D_cache_core[7]: Access = 39992, Miss = 23966, Miss_rate = 0.599, Pending_hits = 2735, Reservation_fails = 15097
	L1D_cache_core[8]: Access = 40168, Miss = 24654, Miss_rate = 0.614, Pending_hits = 2437, Reservation_fails = 15185
	L1D_cache_core[9]: Access = 39626, Miss = 24220, Miss_rate = 0.611, Pending_hits = 2530, Reservation_fails = 15853
	L1D_cache_core[10]: Access = 39320, Miss = 23887, Miss_rate = 0.608, Pending_hits = 2729, Reservation_fails = 16745
	L1D_cache_core[11]: Access = 40519, Miss = 24247, Miss_rate = 0.598, Pending_hits = 2562, Reservation_fails = 12634
	L1D_cache_core[12]: Access = 40278, Miss = 24524, Miss_rate = 0.609, Pending_hits = 2512, Reservation_fails = 12744
	L1D_cache_core[13]: Access = 39669, Miss = 23529, Miss_rate = 0.593, Pending_hits = 2916, Reservation_fails = 11523
	L1D_cache_core[14]: Access = 39525, Miss = 24200, Miss_rate = 0.612, Pending_hits = 2726, Reservation_fails = 16652
	L1D_total_cache_accesses = 599785
	L1D_total_cache_misses = 362449
	L1D_total_cache_miss_rate = 0.6043
	L1D_total_cache_pending_hits = 39377
	L1D_total_cache_reservation_fails = 210444
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 217410
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 53197
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 39367
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 353116
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 210332
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 217320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 144762
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9333
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3544727
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 53873
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29432
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 445680
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 217410
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 154105
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3598600

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 186643
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 23570
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 29432
ctas_completed 9295, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
32664, 24891, 11625, 11625, 11625, 11625, 11625, 11625, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11160, 11160, 11160, 11160, 11160, 11160, 11160, 11160, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10881, 10881, 10881, 10881, 10881, 10881, 10881, 10881, 
gpgpu_n_tot_thrd_icount = 227676000
gpgpu_n_tot_w_icount = 7114875
gpgpu_n_stall_shd_mem = 398027
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 353116
gpgpu_n_mem_write_global = 154105
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7130880
gpgpu_n_store_insn = 2465680
gpgpu_n_shmem_insn = 80002600
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6921120
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 88200
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 24387
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 285440
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1445734	W0_Idle:8970196	W0_Scoreboard:8138437	W1:4740	W2:4440	W3:4140	W4:3840	W5:3540	W6:3240	W7:2940	W8:2640	W9:2340	W10:2040	W11:1740	W12:1440	W13:1140	W14:840	W15:510	W16:429105	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6646200
single_issue_nums: WS0:3635031	WS1:3479844	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2824928 {8:353116,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11095560 {72:154105,}
traffic_breakdown_coretomem[INST_ACC_R] = 150720 {8:18840,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 56498560 {40:1412464,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2465680 {8:308210,}
traffic_breakdown_memtocore[INST_ACC_R] = 3014400 {40:75360,}
maxmflatency = 1588 
max_icnt2mem_latency = 1507 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 273 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 67 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1005119 	581965 	126660 	6960 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	17762 	878 	175 	444008 	25573 	25303 	10619 	1366 	392 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	166690 	211267 	210600 	270785 	660092 	201231 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1049 	327 	27 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       6830      5240      6947      5870      5512      4294      5613      4732      4688      4021      5049      5078      4731      4629      5300      5507
dram[1]:       5291      5523      5558      6319      4588      4656      4951      5057      3946      4031      4636      4794      4395      4211      4823      5132
dram[2]:       5400      6382      5949      7201      4330      5188      4564      5700      3980      4465      5075      5100      4748      4573      5359      5488
dram[3]:       5530      5002      5885      5559      4687      4143      4974      4876      4086      3755      4662      4781      4132      4304      5004      4733
dram[4]:       7033      5190      6898      5987      5342      4259      5267      4741      4429      3849      4800      5304      4741      4163      5588      5470
dram[5]:       5139      5802      5375      6556      4235      4872      4691      5237      3785      4053      4748      5016      4613      4393      4916      5472
maximum mf latency per bank:
dram[0]:        673      1299      1046      1323      1088      1307      1145       904       890       872       636       869       670      1128       727      1247
dram[1]:        760       881       763      1338       709      1389       970      1459      1053      1480      1053      1463      1017       931      1028       927
dram[2]:       1288       738      1377      1010      1382       996       929      1115       989       970       943       648      1100       612      1227       587
dram[3]:        859       850      1364       848      1431       658      1584       945      1588      1013      1585      1035       834      1065       824       900
dram[4]:        822      1214      1013      1263      1044      1271      1053       952       939       891       647       899       722      1164       660      1177
dram[5]:        720       938       743      1208       709      1321       759      1342       910      1285      1060       971      1078       961       987       963
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3876284 n_nop=3821554 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.02578
n_activity=281418 dram_eff=0.3551
bk0: 2066a 3860900i bk1: 2748a 3856733i bk2: 1836a 3862089i bk3: 2280a 3860215i bk4: 2180a 3858330i bk5: 2796a 3854785i bk6: 2086a 3858402i bk7: 2644a 3855208i bk8: 2304a 3856137i bk9: 3084a 3851490i bk10: 1720a 3861189i bk11: 2232a 3858938i bk12: 1628a 3863262i bk13: 2216a 3859963i bk14: 1446a 3866362i bk15: 1944a 3863766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025781 
total_CMD = 3876284 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 3654022 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 3876284 
n_nop = 3821554 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.001234 
CoL_Bus_Util = 0.012891 
Either_Row_CoL_Bus_Util = 0.014119 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000402 
queue_avg = 0.108450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.10845
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3876284 n_nop=3816101 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.02878
n_activity=301921 dram_eff=0.3695
bk0: 2458a 3857749i bk1: 2840a 3854785i bk2: 2116a 3859788i bk3: 2296a 3858632i bk4: 2542a 3856075i bk5: 2864a 3854237i bk6: 2494a 3856958i bk7: 2624a 3854883i bk8: 2986a 3850078i bk9: 3128a 3850547i bk10: 2222a 3857401i bk11: 2232a 3858284i bk12: 2014a 3859979i bk13: 2264a 3858203i bk14: 1820a 3863396i bk15: 1952a 3862894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.028783 
total_CMD = 3876284 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 3634253 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 3876284 
n_nop = 3816101 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.001140 
CoL_Bus_Util = 0.014391 
Either_Row_CoL_Bus_Util = 0.015526 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000332 
queue_avg = 0.134189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.134189
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3876284 n_nop=3821424 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.02582
n_activity=281796 dram_eff=0.3552
bk0: 2778a 3856169i bk1: 2074a 3860392i bk2: 2296a 3859533i bk3: 1812a 3862209i bk4: 2802a 3854129i bk5: 2182a 3858176i bk6: 2668a 3856175i bk7: 2068a 3857936i bk8: 3086a 3850594i bk9: 2310a 3855599i bk10: 2320a 3858102i bk11: 1634a 3861857i bk12: 2222a 3859559i bk13: 1634a 3863598i bk14: 1972a 3863625i bk15: 1410a 3866869i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.025823 
total_CMD = 3876284 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 3653183 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 3876284 
n_nop = 3821424 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.001251 
CoL_Bus_Util = 0.012912 
Either_Row_CoL_Bus_Util = 0.014153 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000711 
queue_avg = 0.111514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.111514
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3876284 n_nop=3816047 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.02881
n_activity=302088 dram_eff=0.3697
bk0: 2836a 3855195i bk1: 2480a 3857849i bk2: 2320a 3858449i bk3: 2092a 3859764i bk4: 2860a 3853167i bk5: 2562a 3855048i bk6: 2652a 3855191i bk7: 2464a 3856517i bk8: 3128a 3850001i bk9: 2998a 3849953i bk10: 2320a 3857708i bk11: 2136a 3858095i bk12: 2264a 3859204i bk13: 2012a 3859861i bk14: 1984a 3862343i bk15: 1782a 3863563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.028811 
total_CMD = 3876284 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 3634235 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 3876284 
n_nop = 3816047 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.001139 
CoL_Bus_Util = 0.014406 
Either_Row_CoL_Bus_Util = 0.015540 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000282 
queue_avg = 0.138734 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.138734
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3876284 n_nop=3821826 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.02566
n_activity=279186 dram_eff=0.3563
bk0: 2044a 3860910i bk1: 2722a 3856884i bk2: 1832a 3862047i bk3: 2272a 3860192i bk4: 2148a 3858585i bk5: 2794a 3855159i bk6: 2080a 3858837i bk7: 2640a 3856401i bk8: 2288a 3856313i bk9: 3086a 3850347i bk10: 1678a 3862454i bk11: 2232a 3858631i bk12: 1636a 3863467i bk13: 2214a 3859841i bk14: 1428a 3866152i bk15: 1940a 3863357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.025665 
total_CMD = 3876284 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 3655947 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 3876284 
n_nop = 3821826 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.001224 
CoL_Bus_Util = 0.012832 
Either_Row_CoL_Bus_Util = 0.014049 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000551 
queue_avg = 0.108698 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.108698
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3876284 n_nop=3816642 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.02856
n_activity=297925 dram_eff=0.3716
bk0: 2458a 3857222i bk1: 2724a 3855357i bk2: 2112a 3859961i bk3: 2296a 3858194i bk4: 2546a 3855640i bk5: 2836a 3854161i bk6: 2486a 3856667i bk7: 2628a 3854101i bk8: 2968a 3850320i bk9: 3104a 3850505i bk10: 2152a 3858742i bk11: 2232a 3858681i bk12: 2008a 3859978i bk13: 2240a 3859372i bk14: 1796a 3863998i bk15: 1952a 3862724i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.028563 
total_CMD = 3876284 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 3637467 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 3876284 
n_nop = 3816642 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.001109 
CoL_Bus_Util = 0.014281 
Either_Row_CoL_Bus_Util = 0.015386 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000285 
queue_avg = 0.135252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.135252

========= L2 cache stats =========
L2_cache_bank[0]: Access = 132740, Miss = 16148, Miss_rate = 0.122, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 158966, Miss = 19960, Miss_rate = 0.126, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 144686, Miss = 18936, Miss_rate = 0.131, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 163702, Miss = 20200, Miss_rate = 0.123, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 157736, Miss = 20152, Miss_rate = 0.128, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 133116, Miss = 16034, Miss_rate = 0.120, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 162402, Miss = 20364, Miss_rate = 0.125, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 146078, Miss = 18838, Miss_rate = 0.129, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 131266, Miss = 16026, Miss_rate = 0.122, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 158346, Miss = 19908, Miss_rate = 0.126, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 145052, Miss = 18828, Miss_rate = 0.130, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 161974, Miss = 20012, Miss_rate = 0.124, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 1796064
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1255
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1118991
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 304596
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 63964
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1412464
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 308210
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 75360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.099
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=1796064
icnt_total_pkts_simt_to_mem=680181
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 55.439
	minimum = 5
	maximum = 1141
Network latency average = 51.3743
	minimum = 5
	maximum = 1141
Slowest packet = 2256806
Flit latency average = 48.9104
	minimum = 5
	maximum = 1141
Slowest flit = 2406287
Fragmentation average = 0.0100309
	minimum = 0
	maximum = 265
Injected packet rate average = 0.195325
	minimum = 0.0682962 (at node 6)
	maximum = 0.616563 (at node 26)
Accepted packet rate average = 0.195325
	minimum = 0.073112 (at node 16)
	maximum = 0.307333 (at node 0)
Injected flit rate average = 0.207821
	minimum = 0.088143 (at node 6)
	maximum = 0.616563 (at node 26)
Accepted flit rate average= 0.207821
	minimum = 0.0996717 (at node 16)
	maximum = 0.307333 (at node 0)
Injected packet length average = 1.06398
Accepted packet length average = 1.06398
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.5954 (45 samples)
	minimum = 5 (45 samples)
	maximum = 224.711 (45 samples)
Network latency average = 21.2321 (45 samples)
	minimum = 5 (45 samples)
	maximum = 221.333 (45 samples)
Flit latency average = 20.3905 (45 samples)
	minimum = 5 (45 samples)
	maximum = 220.689 (45 samples)
Fragmentation average = 0.0024864 (45 samples)
	minimum = 0 (45 samples)
	maximum = 66.9333 (45 samples)
Injected packet rate average = 0.075316 (45 samples)
	minimum = 0.0284591 (45 samples)
	maximum = 0.20881 (45 samples)
Accepted packet rate average = 0.075316 (45 samples)
	minimum = 0.0259035 (45 samples)
	maximum = 0.114078 (45 samples)
Injected flit rate average = 0.0802974 (45 samples)
	minimum = 0.0369412 (45 samples)
	maximum = 0.208988 (45 samples)
Accepted flit rate average = 0.0802974 (45 samples)
	minimum = 0.0350421 (45 samples)
	maximum = 0.114078 (45 samples)
Injected packet size average = 1.06614 (45 samples)
Accepted packet size average = 1.06614 (45 samples)
Hops average = 1 (45 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 44 sec (464 sec)
gpgpu_simulation_rate = 473599 (inst/sec)
gpgpu_simulation_rate = 2712 (cycle/sec)
gpgpu_silicon_slowdown = 110619x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a30717d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 46 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 46: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 46 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 1285026
gpu_tot_sim_insn = 219770240
gpu_tot_ipc =     171.0240
gpu_tot_issued_cta = 9296
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 34.8502% 
max_total_param_size = 0
gpu_stall_dramfull = 160290
gpu_stall_icnt2sh    = 327640
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.4094
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7851
L2_BW  =       0.0515 GB/Sec
L2_BW_total  =      13.4189 GB/Sec
gpu_total_sim_rate=471609

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3600272
	L1I_total_cache_misses = 53885
	L1I_total_cache_miss_rate = 0.0150
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29432
L1D_cache:
	L1D_cache_core[0]: Access = 40357, Miss = 24484, Miss_rate = 0.607, Pending_hits = 2454, Reservation_fails = 12437
	L1D_cache_core[1]: Access = 40294, Miss = 24285, Miss_rate = 0.603, Pending_hits = 2679, Reservation_fails = 14754
	L1D_cache_core[2]: Access = 40022, Miss = 24077, Miss_rate = 0.602, Pending_hits = 2704, Reservation_fails = 13519
	L1D_cache_core[3]: Access = 39992, Miss = 24103, Miss_rate = 0.603, Pending_hits = 2593, Reservation_fails = 12192
	L1D_cache_core[4]: Access = 39895, Miss = 23934, Miss_rate = 0.600, Pending_hits = 2740, Reservation_fails = 13677
	L1D_cache_core[5]: Access = 40183, Miss = 24399, Miss_rate = 0.607, Pending_hits = 2566, Reservation_fails = 13408
	L1D_cache_core[6]: Access = 39976, Miss = 23956, Miss_rate = 0.599, Pending_hits = 2494, Reservation_fails = 14024
	L1D_cache_core[7]: Access = 39992, Miss = 23966, Miss_rate = 0.599, Pending_hits = 2735, Reservation_fails = 15097
	L1D_cache_core[8]: Access = 40168, Miss = 24654, Miss_rate = 0.614, Pending_hits = 2437, Reservation_fails = 15185
	L1D_cache_core[9]: Access = 39626, Miss = 24220, Miss_rate = 0.611, Pending_hits = 2530, Reservation_fails = 15853
	L1D_cache_core[10]: Access = 39320, Miss = 23887, Miss_rate = 0.608, Pending_hits = 2729, Reservation_fails = 16745
	L1D_cache_core[11]: Access = 40519, Miss = 24247, Miss_rate = 0.598, Pending_hits = 2562, Reservation_fails = 12634
	L1D_cache_core[12]: Access = 40278, Miss = 24524, Miss_rate = 0.609, Pending_hits = 2512, Reservation_fails = 12744
	L1D_cache_core[13]: Access = 39669, Miss = 23529, Miss_rate = 0.593, Pending_hits = 2916, Reservation_fails = 11523
	L1D_cache_core[14]: Access = 39525, Miss = 24200, Miss_rate = 0.612, Pending_hits = 2726, Reservation_fails = 16652
	L1D_total_cache_accesses = 599816
	L1D_total_cache_misses = 362465
	L1D_total_cache_miss_rate = 0.6043
	L1D_total_cache_pending_hits = 39377
	L1D_total_cache_reservation_fails = 210444
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 217416
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 53197
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 39367
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 353132
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 210332
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 217326
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 144777
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9333
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3546387
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 53885
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29432
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 445696
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 217416
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 154120
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3600272

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 186643
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 23570
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 29432
ctas_completed 9296, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
32664, 24891, 11625, 11625, 11625, 11625, 11625, 11625, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11160, 11160, 11160, 11160, 11160, 11160, 11160, 11160, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10881, 10881, 10881, 10881, 10881, 10881, 10881, 10881, 
gpgpu_n_tot_thrd_icount = 227770368
gpgpu_n_tot_w_icount = 7117824
gpgpu_n_stall_shd_mem = 398531
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 353132
gpgpu_n_mem_write_global = 154120
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7131136
gpgpu_n_store_insn = 2465920
gpgpu_n_shmem_insn = 80007296
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6921216
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 88704
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 24387
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 285440
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1445734	W0_Idle:9000385	W0_Scoreboard:8158207	W1:5056	W2:4736	W3:4416	W4:4096	W5:3776	W6:3456	W7:3136	W8:2816	W9:2496	W10:2176	W11:1856	W12:1536	W13:1216	W14:896	W15:544	W16:429416	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6646200
single_issue_nums: WS0:3637980	WS1:3479844	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2825056 {8:353132,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11096640 {72:154120,}
traffic_breakdown_coretomem[INST_ACC_R] = 150816 {8:18852,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 56501120 {40:1412528,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2465920 {8:308240,}
traffic_breakdown_memtocore[INST_ACC_R] = 3016320 {40:75408,}
maxmflatency = 1588 
max_icnt2mem_latency = 1507 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 273 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 67 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1005213 	581965 	126660 	6960 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	17774 	878 	175 	444039 	25573 	25303 	10619 	1366 	392 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	166784 	211267 	210600 	270785 	660092 	201231 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1059 	327 	27 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       6830      5240      6947      5870      5512      4294      5613      4732      4688      4021      5049      5078      4731      4629      5300      5507
dram[1]:       5291      5523      5558      6319      4588      4659      4951      5057      3946      4031      4636      4794      4395      4211      4823      5132
dram[2]:       5400      6382      5949      7201      4330      5188      4564      5700      3980      4465      5075      5100      4748      4573      5359      5488
dram[3]:       5530      5002      5885      5559      4691      4143      4974      4876      4086      3755      4662      4781      4132      4304      5004      4733
dram[4]:       7033      5190      6898      5987      5342      4259      5267      4741      4429      3849      4800      5304      4741      4163      5588      5470
dram[5]:       5139      5802      5375      6556      4235      4875      4691      5237      3785      4053      4748      5016      4613      4393      4916      5472
maximum mf latency per bank:
dram[0]:        673      1299      1046      1323      1088      1307      1145       904       890       872       636       869       670      1128       727      1247
dram[1]:        760       881       763      1338       709      1389       970      1459      1053      1480      1053      1463      1017       931      1028       927
dram[2]:       1288       738      1377      1010      1382       996       929      1115       989       970       943       648      1100       612      1227       587
dram[3]:        859       850      1364       848      1431       658      1584       945      1588      1013      1585      1035       834      1065       824       900
dram[4]:        822      1214      1013      1263      1044      1271      1053       952       939       891       647       899       722      1164       660      1177
dram[5]:        720       938       743      1208       709      1321       759      1342       910      1285      1060       971      1078       961       987       963
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3957763 n_nop=3903033 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.02525
n_activity=281418 dram_eff=0.3551
bk0: 2066a 3942379i bk1: 2748a 3938212i bk2: 1836a 3943568i bk3: 2280a 3941694i bk4: 2180a 3939809i bk5: 2796a 3936264i bk6: 2086a 3939881i bk7: 2644a 3936687i bk8: 2304a 3937616i bk9: 3084a 3932969i bk10: 1720a 3942668i bk11: 2232a 3940417i bk12: 1628a 3944741i bk13: 2216a 3941442i bk14: 1446a 3947841i bk15: 1944a 3945245i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025251 
total_CMD = 3957763 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 3735501 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 3957763 
n_nop = 3903033 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.001209 
CoL_Bus_Util = 0.012625 
Either_Row_CoL_Bus_Util = 0.013829 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000402 
queue_avg = 0.106217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.106217
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3957763 n_nop=3897580 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.02819
n_activity=301921 dram_eff=0.3695
bk0: 2458a 3939228i bk1: 2840a 3936264i bk2: 2116a 3941267i bk3: 2296a 3940111i bk4: 2542a 3937554i bk5: 2864a 3935716i bk6: 2494a 3938437i bk7: 2624a 3936362i bk8: 2986a 3931557i bk9: 3128a 3932026i bk10: 2222a 3938880i bk11: 2232a 3939763i bk12: 2014a 3941458i bk13: 2264a 3939682i bk14: 1820a 3944875i bk15: 1952a 3944373i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.028190 
total_CMD = 3957763 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 3715732 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 3957763 
n_nop = 3897580 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.001116 
CoL_Bus_Util = 0.014095 
Either_Row_CoL_Bus_Util = 0.015206 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000332 
queue_avg = 0.131427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.131427
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3957763 n_nop=3902903 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.02529
n_activity=281796 dram_eff=0.3552
bk0: 2778a 3937648i bk1: 2074a 3941871i bk2: 2296a 3941012i bk3: 1812a 3943688i bk4: 2802a 3935608i bk5: 2182a 3939655i bk6: 2668a 3937654i bk7: 2068a 3939415i bk8: 3086a 3932073i bk9: 2310a 3937078i bk10: 2320a 3939581i bk11: 1634a 3943336i bk12: 2222a 3941038i bk13: 1634a 3945077i bk14: 1972a 3945104i bk15: 1410a 3948348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.025292 
total_CMD = 3957763 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 3734662 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 3957763 
n_nop = 3902903 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.001225 
CoL_Bus_Util = 0.012646 
Either_Row_CoL_Bus_Util = 0.013861 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000711 
queue_avg = 0.109218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.109218
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3957763 n_nop=3897526 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.02822
n_activity=302088 dram_eff=0.3697
bk0: 2836a 3936674i bk1: 2480a 3939328i bk2: 2320a 3939928i bk3: 2092a 3941243i bk4: 2860a 3934646i bk5: 2562a 3936527i bk6: 2652a 3936670i bk7: 2464a 3937996i bk8: 3128a 3931480i bk9: 2998a 3931432i bk10: 2320a 3939187i bk11: 2136a 3939574i bk12: 2264a 3940683i bk13: 2012a 3941340i bk14: 1984a 3943822i bk15: 1782a 3945042i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.028218 
total_CMD = 3957763 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 3715714 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 3957763 
n_nop = 3897526 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.001115 
CoL_Bus_Util = 0.014109 
Either_Row_CoL_Bus_Util = 0.015220 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000282 
queue_avg = 0.135878 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.135878
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3957763 n_nop=3903305 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.02514
n_activity=279186 dram_eff=0.3563
bk0: 2044a 3942389i bk1: 2722a 3938363i bk2: 1832a 3943526i bk3: 2272a 3941671i bk4: 2148a 3940064i bk5: 2794a 3936638i bk6: 2080a 3940316i bk7: 2640a 3937880i bk8: 2288a 3937792i bk9: 3086a 3931826i bk10: 1678a 3943933i bk11: 2232a 3940110i bk12: 1636a 3944946i bk13: 2214a 3941320i bk14: 1428a 3947631i bk15: 1940a 3944836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.025136 
total_CMD = 3957763 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 3737426 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 3957763 
n_nop = 3903305 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.001199 
CoL_Bus_Util = 0.012568 
Either_Row_CoL_Bus_Util = 0.013760 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000551 
queue_avg = 0.106461 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.106461
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3957763 n_nop=3898121 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.02797
n_activity=297925 dram_eff=0.3716
bk0: 2458a 3938701i bk1: 2724a 3936836i bk2: 2112a 3941440i bk3: 2296a 3939673i bk4: 2546a 3937119i bk5: 2836a 3935640i bk6: 2486a 3938146i bk7: 2628a 3935580i bk8: 2968a 3931799i bk9: 3104a 3931984i bk10: 2152a 3940221i bk11: 2232a 3940160i bk12: 2008a 3941457i bk13: 2240a 3940851i bk14: 1796a 3945477i bk15: 1952a 3944203i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.027975 
total_CMD = 3957763 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 3718946 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 3957763 
n_nop = 3898121 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.001086 
CoL_Bus_Util = 0.013987 
Either_Row_CoL_Bus_Util = 0.015070 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000285 
queue_avg = 0.132467 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.132467

========= L2 cache stats =========
L2_cache_bank[0]: Access = 132748, Miss = 16148, Miss_rate = 0.122, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 158966, Miss = 19960, Miss_rate = 0.126, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 144694, Miss = 18936, Miss_rate = 0.131, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 163732, Miss = 20200, Miss_rate = 0.123, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 157744, Miss = 20152, Miss_rate = 0.128, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 133116, Miss = 16034, Miss_rate = 0.120, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 162444, Miss = 20364, Miss_rate = 0.125, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 146078, Miss = 18838, Miss_rate = 0.129, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 131274, Miss = 16026, Miss_rate = 0.122, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 158346, Miss = 19908, Miss_rate = 0.126, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 145060, Miss = 18828, Miss_rate = 0.130, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 162004, Miss = 20012, Miss_rate = 0.124, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 1796206
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1255
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1119055
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 304626
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 64012
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1412528
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 308240
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 75408
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.097
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=1796206
icnt_total_pkts_simt_to_mem=680239
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2322276
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2476245
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 2)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 2)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 2)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 2)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.2194 (46 samples)
	minimum = 5 (46 samples)
	maximum = 220.087 (46 samples)
Network latency average = 20.881 (46 samples)
	minimum = 5 (46 samples)
	maximum = 216.652 (46 samples)
Flit latency average = 20.0559 (46 samples)
	minimum = 5 (46 samples)
	maximum = 216 (46 samples)
Fragmentation average = 0.00243234 (46 samples)
	minimum = 0 (46 samples)
	maximum = 65.4783 (46 samples)
Injected packet rate average = 0.0736843 (46 samples)
	minimum = 0.0278404 (46 samples)
	maximum = 0.204306 (46 samples)
Accepted packet rate average = 0.0736843 (46 samples)
	minimum = 0.0253404 (46 samples)
	maximum = 0.111715 (46 samples)
Injected flit rate average = 0.0785579 (46 samples)
	minimum = 0.0361381 (46 samples)
	maximum = 0.204492 (46 samples)
Accepted flit rate average = 0.0785579 (46 samples)
	minimum = 0.0342803 (46 samples)
	maximum = 0.111715 (46 samples)
Injected packet size average = 1.06614 (46 samples)
Accepted packet size average = 1.06614 (46 samples)
Hops average = 1 (46 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 46 sec (466 sec)
gpgpu_simulation_rate = 471609 (inst/sec)
gpgpu_simulation_rate = 2757 (cycle/sec)
gpgpu_silicon_slowdown = 108813x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (16,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 4 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 47 '_Z13lud_perimeterPfii'
Destroy streams for kernel 47: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 47 
gpu_sim_cycle = 25860
gpu_sim_insn = 314880
gpu_ipc =      12.1763
gpu_tot_sim_cycle = 1310886
gpu_tot_sim_insn = 220085120
gpu_tot_ipc =     167.8904
gpu_tot_issued_cta = 9312
gpu_occupancy = 2.2236% 
gpu_tot_occupancy = 33.9042% 
max_total_param_size = 0
gpu_stall_dramfull = 160290
gpu_stall_icnt2sh    = 327640
partiton_level_parallism =       0.0935
partiton_level_parallism_total  =       0.4032
partiton_level_parallism_util =       1.0500
partiton_level_parallism_util_total  =       1.7795
L2_BW  =       3.2208 GB/Sec
L2_BW_total  =      13.2177 GB/Sec
gpu_total_sim_rate=468266

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3610032
	L1I_total_cache_misses = 55132
	L1I_total_cache_miss_rate = 0.0153
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29432
L1D_cache:
	L1D_cache_core[0]: Access = 40436, Miss = 24532, Miss_rate = 0.607, Pending_hits = 2454, Reservation_fails = 12437
	L1D_cache_core[1]: Access = 40373, Miss = 24333, Miss_rate = 0.603, Pending_hits = 2679, Reservation_fails = 14754
	L1D_cache_core[2]: Access = 40101, Miss = 24125, Miss_rate = 0.602, Pending_hits = 2704, Reservation_fails = 13519
	L1D_cache_core[3]: Access = 40150, Miss = 24183, Miss_rate = 0.602, Pending_hits = 2609, Reservation_fails = 12192
	L1D_cache_core[4]: Access = 39974, Miss = 23982, Miss_rate = 0.600, Pending_hits = 2740, Reservation_fails = 13677
	L1D_cache_core[5]: Access = 40262, Miss = 24447, Miss_rate = 0.607, Pending_hits = 2566, Reservation_fails = 13408
	L1D_cache_core[6]: Access = 40055, Miss = 24004, Miss_rate = 0.599, Pending_hits = 2494, Reservation_fails = 14024
	L1D_cache_core[7]: Access = 40071, Miss = 24014, Miss_rate = 0.599, Pending_hits = 2735, Reservation_fails = 15097
	L1D_cache_core[8]: Access = 40247, Miss = 24702, Miss_rate = 0.614, Pending_hits = 2437, Reservation_fails = 15185
	L1D_cache_core[9]: Access = 39705, Miss = 24268, Miss_rate = 0.611, Pending_hits = 2530, Reservation_fails = 15853
	L1D_cache_core[10]: Access = 39399, Miss = 23935, Miss_rate = 0.608, Pending_hits = 2729, Reservation_fails = 16745
	L1D_cache_core[11]: Access = 40598, Miss = 24295, Miss_rate = 0.598, Pending_hits = 2562, Reservation_fails = 12634
	L1D_cache_core[12]: Access = 40357, Miss = 24572, Miss_rate = 0.609, Pending_hits = 2512, Reservation_fails = 12744
	L1D_cache_core[13]: Access = 39748, Miss = 23577, Miss_rate = 0.593, Pending_hits = 2916, Reservation_fails = 11523
	L1D_cache_core[14]: Access = 39604, Miss = 24248, Miss_rate = 0.612, Pending_hits = 2726, Reservation_fails = 16652
	L1D_total_cache_accesses = 601080
	L1D_total_cache_misses = 363217
	L1D_total_cache_miss_rate = 0.6043
	L1D_total_cache_pending_hits = 39393
	L1D_total_cache_reservation_fails = 210444
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 217560
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 53197
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 39383
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 353884
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 210332
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 217470
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 145273
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9333
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3554900
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 55132
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29432
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 446464
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 217560
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 154616
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3610032

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 186643
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 23570
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 112
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 29432
ctas_completed 9312, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
33870, 24891, 11625, 11625, 11625, 11625, 11625, 11625, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11160, 11160, 11160, 11160, 11160, 11160, 11160, 11160, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10695, 10881, 10881, 10881, 10881, 10881, 10881, 10881, 10881, 
gpgpu_n_tot_thrd_icount = 228387840
gpgpu_n_tot_w_icount = 7137120
gpgpu_n_stall_shd_mem = 402115
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 353884
gpgpu_n_mem_write_global = 154616
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7143424
gpgpu_n_store_insn = 2473856
gpgpu_n_shmem_insn = 80109184
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6924288
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 92288
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 24387
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 285440
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1447092	W0_Idle:9545868	W0_Scoreboard:8360164	W1:5056	W2:4736	W3:4416	W4:4096	W5:3776	W6:3456	W7:3136	W8:2816	W9:2496	W10:2176	W11:1856	W12:1536	W13:1216	W14:896	W15:544	W16:448280	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6646632
single_issue_nums: WS0:3656070	WS1:3481050	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2831072 {8:353884,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11132352 {72:154616,}
traffic_breakdown_coretomem[INST_ACC_R] = 160168 {8:20021,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 56621440 {40:1415536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2473856 {8:309232,}
traffic_breakdown_memtocore[INST_ACC_R] = 3203360 {40:80084,}
maxmflatency = 1588 
max_icnt2mem_latency = 1507 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 272 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 66 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1009213 	581965 	126660 	6960 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	18908 	908 	180 	445287 	25573 	25303 	10619 	1366 	392 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	170460 	211532 	210659 	270785 	660092 	201231 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1086 	327 	27 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       6830      5240      6947      5870      5530      4308      5613      4732      4688      4021      5049      5078      4731      4629      5300      5507
dram[1]:       5291      5529      5558      6326      4602      4710      4951      5068      3946      4040      4636      4802      4395      4217      4823      5140
dram[2]:       5400      6382      5949      7201      4342      5206      4564      5700      3980      4465      5075      5100      4748      4573      5359      5488
dram[3]:       5536      5002      5891      5559      4745      4156      4985      4876      4094      3755      4670      4781      4138      4304      5011      4733
dram[4]:       7033      5190      6898      5987      5363      4271      5267      4741      4429      3849      4800      5304      4741      4163      5588      5470
dram[5]:       5139      5807      5375      6562      4251      4924      4691      5248      3785      4062      4748      5024      4613      4399      4916      5479
maximum mf latency per bank:
dram[0]:        673      1299      1046      1323      1088      1307      1145       904       890       872       636       869       670      1128       727      1247
dram[1]:        760       881       763      1338       709      1389       970      1459      1053      1480      1053      1463      1017       931      1028       927
dram[2]:       1288       738      1377      1010      1382       996       929      1115       989       970       943       648      1100       612      1227       587
dram[3]:        859       850      1364       848      1431       658      1584       945      1588      1013      1585      1035       834      1065       824       900
dram[4]:        822      1214      1013      1263      1044      1271      1053       952       939       891       647       899       722      1164       660      1177
dram[5]:        720       938       743      1208       709      1321       759      1342       910      1285      1060       971      1078       961       987       963
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4037409 n_nop=3982679 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.02475
n_activity=281418 dram_eff=0.3551
bk0: 2066a 4022025i bk1: 2748a 4017858i bk2: 1836a 4023214i bk3: 2280a 4021340i bk4: 2180a 4019455i bk5: 2796a 4015910i bk6: 2086a 4019527i bk7: 2644a 4016333i bk8: 2304a 4017262i bk9: 3084a 4012615i bk10: 1720a 4022314i bk11: 2232a 4020063i bk12: 1628a 4024387i bk13: 2216a 4021088i bk14: 1446a 4027487i bk15: 1944a 4024891i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024753 
total_CMD = 4037409 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 3815147 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 4037409 
n_nop = 3982679 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.001185 
CoL_Bus_Util = 0.012376 
Either_Row_CoL_Bus_Util = 0.013556 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000402 
queue_avg = 0.104122 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.104122
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4037409 n_nop=3977226 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.02763
n_activity=301921 dram_eff=0.3695
bk0: 2458a 4018874i bk1: 2840a 4015910i bk2: 2116a 4020913i bk3: 2296a 4019757i bk4: 2542a 4017200i bk5: 2864a 4015362i bk6: 2494a 4018083i bk7: 2624a 4016008i bk8: 2986a 4011203i bk9: 3128a 4011672i bk10: 2222a 4018526i bk11: 2232a 4019409i bk12: 2014a 4021104i bk13: 2264a 4019328i bk14: 1820a 4024521i bk15: 1952a 4024019i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.027634 
total_CMD = 4037409 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 3795378 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 4037409 
n_nop = 3977226 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.001094 
CoL_Bus_Util = 0.013817 
Either_Row_CoL_Bus_Util = 0.014906 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000332 
queue_avg = 0.128834 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.128834
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4037409 n_nop=3982549 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.02479
n_activity=281796 dram_eff=0.3552
bk0: 2778a 4017294i bk1: 2074a 4021517i bk2: 2296a 4020658i bk3: 1812a 4023334i bk4: 2802a 4015254i bk5: 2182a 4019301i bk6: 2668a 4017300i bk7: 2068a 4019061i bk8: 3086a 4011719i bk9: 2310a 4016724i bk10: 2320a 4019227i bk11: 1634a 4022982i bk12: 2222a 4020684i bk13: 1634a 4024723i bk14: 1972a 4024750i bk15: 1410a 4027994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.024793 
total_CMD = 4037409 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 3814308 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 4037409 
n_nop = 3982549 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.001201 
CoL_Bus_Util = 0.012396 
Either_Row_CoL_Bus_Util = 0.013588 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000711 
queue_avg = 0.107063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.107063
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4037409 n_nop=3977172 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.02766
n_activity=302088 dram_eff=0.3697
bk0: 2836a 4016320i bk1: 2480a 4018974i bk2: 2320a 4019574i bk3: 2092a 4020889i bk4: 2860a 4014292i bk5: 2562a 4016173i bk6: 2652a 4016316i bk7: 2464a 4017642i bk8: 3128a 4011126i bk9: 2998a 4011078i bk10: 2320a 4018833i bk11: 2136a 4019220i bk12: 2264a 4020329i bk13: 2012a 4020986i bk14: 1984a 4023468i bk15: 1782a 4024688i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.027661 
total_CMD = 4037409 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 3795360 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 4037409 
n_nop = 3977172 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.001093 
CoL_Bus_Util = 0.013831 
Either_Row_CoL_Bus_Util = 0.014920 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000282 
queue_avg = 0.133197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.133197
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4037409 n_nop=3982951 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.02464
n_activity=279186 dram_eff=0.3563
bk0: 2044a 4022035i bk1: 2722a 4018009i bk2: 1832a 4023172i bk3: 2272a 4021317i bk4: 2148a 4019710i bk5: 2794a 4016284i bk6: 2080a 4019962i bk7: 2640a 4017526i bk8: 2288a 4017438i bk9: 3086a 4011472i bk10: 1678a 4023579i bk11: 2232a 4019756i bk12: 1636a 4024592i bk13: 2214a 4020966i bk14: 1428a 4027277i bk15: 1940a 4024482i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.024641 
total_CMD = 4037409 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 3817072 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 4037409 
n_nop = 3982951 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.001176 
CoL_Bus_Util = 0.012320 
Either_Row_CoL_Bus_Util = 0.013488 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000551 
queue_avg = 0.104360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.10436
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4037409 n_nop=3977767 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.02742
n_activity=297925 dram_eff=0.3716
bk0: 2458a 4018347i bk1: 2724a 4016482i bk2: 2112a 4021086i bk3: 2296a 4019319i bk4: 2546a 4016765i bk5: 2836a 4015286i bk6: 2486a 4017792i bk7: 2628a 4015226i bk8: 2968a 4011445i bk9: 3104a 4011630i bk10: 2152a 4019867i bk11: 2232a 4019806i bk12: 2008a 4021103i bk13: 2240a 4020497i bk14: 1796a 4025123i bk15: 1952a 4023849i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.027423 
total_CMD = 4037409 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 3798592 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 4037409 
n_nop = 3977767 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.001065 
CoL_Bus_Util = 0.013712 
Either_Row_CoL_Bus_Util = 0.014772 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000285 
queue_avg = 0.129854 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.129854

========= L2 cache stats =========
L2_cache_bank[0]: Access = 133288, Miss = 16148, Miss_rate = 0.121, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 159582, Miss = 19960, Miss_rate = 0.125, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 145174, Miss = 18936, Miss_rate = 0.130, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 165158, Miss = 20200, Miss_rate = 0.122, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 158224, Miss = 20152, Miss_rate = 0.127, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 133596, Miss = 16034, Miss_rate = 0.120, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 163794, Miss = 20364, Miss_rate = 0.124, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 146558, Miss = 18838, Miss_rate = 0.129, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 131770, Miss = 16026, Miss_rate = 0.122, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 158826, Miss = 19908, Miss_rate = 0.125, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 145612, Miss = 18828, Miss_rate = 0.129, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 163300, Miss = 20012, Miss_rate = 0.123, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 1804882
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1249
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1122063
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 305618
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 68688
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1415536
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 309232
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 80084
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.095
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=1804882
icnt_total_pkts_simt_to_mem=683152
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.26963
	minimum = 5
	maximum = 19
Network latency average = 5.26792
	minimum = 5
	maximum = 19
Slowest packet = 2332892
Flit latency average = 5.24308
	minimum = 5
	maximum = 19
Slowest flit = 2487381
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0158875
	minimum = 0.00603248 (at node 2)
	maximum = 0.0551431 (at node 18)
Accepted packet rate average = 0.0158875
	minimum = 0.00502707 (at node 17)
	maximum = 0.0292343 (at node 3)
Injected flit rate average = 0.0165979
	minimum = 0.00723125 (at node 2)
	maximum = 0.0551431 (at node 18)
Accepted flit rate average= 0.0165979
	minimum = 0.00580046 (at node 17)
	maximum = 0.0292343 (at node 3)
Injected packet length average = 1.04471
Accepted packet length average = 1.04471
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.8588 (47 samples)
	minimum = 5 (47 samples)
	maximum = 215.809 (47 samples)
Network latency average = 20.5488 (47 samples)
	minimum = 5 (47 samples)
	maximum = 212.447 (47 samples)
Flit latency average = 19.7408 (47 samples)
	minimum = 5 (47 samples)
	maximum = 211.809 (47 samples)
Fragmentation average = 0.00238059 (47 samples)
	minimum = 0 (47 samples)
	maximum = 64.0851 (47 samples)
Injected packet rate average = 0.0724546 (47 samples)
	minimum = 0.0273764 (47 samples)
	maximum = 0.201132 (47 samples)
Accepted packet rate average = 0.0724546 (47 samples)
	minimum = 0.0249082 (47 samples)
	maximum = 0.10996 (47 samples)
Injected flit rate average = 0.0772396 (47 samples)
	minimum = 0.035523 (47 samples)
	maximum = 0.201315 (47 samples)
Accepted flit rate average = 0.0772396 (47 samples)
	minimum = 0.0336744 (47 samples)
	maximum = 0.10996 (47 samples)
Injected packet size average = 1.06604 (47 samples)
Accepted packet size average = 1.06604 (47 samples)
Hops average = 1 (47 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 50 sec (470 sec)
gpgpu_simulation_rate = 468266 (inst/sec)
gpgpu_simulation_rate = 2789 (cycle/sec)
gpgpu_silicon_slowdown = 107565x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (16,16,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 5 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 48 '_Z12lud_internalPfii'
Destroy streams for kernel 48: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 48 
gpu_sim_cycle = 12173
gpu_sim_insn = 6094848
gpu_ipc =     500.6858
gpu_tot_sim_cycle = 1323059
gpu_tot_sim_insn = 226179968
gpu_tot_ipc =     170.9523
gpu_tot_issued_cta = 9568
gpu_occupancy = 75.9597% 
gpu_tot_occupancy = 34.4581% 
max_total_param_size = 0
gpu_stall_dramfull = 170504
gpu_stall_icnt2sh    = 338211
partiton_level_parallism =       1.1847
partiton_level_parallism_total  =       0.4104
partiton_level_parallism_util =       1.8287
partiton_level_parallism_util_total  =       1.7807
L2_BW  =      39.0309 GB/Sec
L2_BW_total  =      13.4552 GB/Sec
gpu_total_sim_rate=470228

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3706288
	L1I_total_cache_misses = 56745
	L1I_total_cache_miss_rate = 0.0153
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29648
L1D_cache:
	L1D_cache_core[0]: Access = 41588, Miss = 25345, Miss_rate = 0.609, Pending_hits = 2517, Reservation_fails = 14323
	L1D_cache_core[1]: Access = 41397, Miss = 24988, Miss_rate = 0.604, Pending_hits = 2756, Reservation_fails = 16118
	L1D_cache_core[2]: Access = 41061, Miss = 24717, Miss_rate = 0.602, Pending_hits = 2816, Reservation_fails = 15023
	L1D_cache_core[3]: Access = 41238, Miss = 24871, Miss_rate = 0.603, Pending_hits = 2715, Reservation_fails = 13029
	L1D_cache_core[4]: Access = 41126, Miss = 24713, Miss_rate = 0.601, Pending_hits = 2825, Reservation_fails = 14167
	L1D_cache_core[5]: Access = 41286, Miss = 25110, Miss_rate = 0.608, Pending_hits = 2636, Reservation_fails = 13707
	L1D_cache_core[6]: Access = 41207, Miss = 24754, Miss_rate = 0.601, Pending_hits = 2578, Reservation_fails = 15024
	L1D_cache_core[7]: Access = 41159, Miss = 24739, Miss_rate = 0.601, Pending_hits = 2816, Reservation_fails = 16003
	L1D_cache_core[8]: Access = 41335, Miss = 25390, Miss_rate = 0.614, Pending_hits = 2527, Reservation_fails = 16682
	L1D_cache_core[9]: Access = 40921, Miss = 24983, Miss_rate = 0.611, Pending_hits = 2637, Reservation_fails = 16368
	L1D_cache_core[10]: Access = 40487, Miss = 24625, Miss_rate = 0.608, Pending_hits = 2796, Reservation_fails = 17570
	L1D_cache_core[11]: Access = 41622, Miss = 24953, Miss_rate = 0.600, Pending_hits = 2657, Reservation_fails = 13941
	L1D_cache_core[12]: Access = 41381, Miss = 25285, Miss_rate = 0.611, Pending_hits = 2559, Reservation_fails = 13863
	L1D_cache_core[13]: Access = 40836, Miss = 24251, Miss_rate = 0.594, Pending_hits = 3003, Reservation_fails = 12866
	L1D_cache_core[14]: Access = 40820, Miss = 24988, Miss_rate = 0.612, Pending_hits = 2801, Reservation_fails = 17226
	L1D_total_cache_accesses = 617464
	L1D_total_cache_misses = 373712
	L1D_total_cache_miss_rate = 0.6052
	L1D_total_cache_pending_hits = 40639
	L1D_total_cache_reservation_fails = 225910
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 223704
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 53989
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 40629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 364134
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 225790
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 223614
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 149124
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9578
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3649543
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 56745
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29648
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 458752
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 223704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 158712
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3706288

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 194780
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 126
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 30884
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 120
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 29648
ctas_completed 9568, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
34242, 25263, 11997, 11997, 11997, 11997, 11997, 11997, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11067, 11067, 11067, 11067, 11067, 11067, 11067, 11067, 11160, 11160, 11160, 11160, 11160, 11160, 11160, 11160, 
gpgpu_n_tot_thrd_icount = 234482688
gpgpu_n_tot_w_icount = 7327584
gpgpu_n_stall_shd_mem = 411276
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 364134
gpgpu_n_mem_write_global = 158712
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7340032
gpgpu_n_store_insn = 2539392
gpgpu_n_shmem_insn = 82337408
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7120896
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 92288
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 25356
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 293632
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1490218	W0_Idle:9552220	W0_Scoreboard:8473770	W1:5056	W2:4736	W3:4416	W4:4096	W5:3776	W6:3456	W7:3136	W8:2816	W9:2496	W10:2176	W11:1856	W12:1536	W13:1216	W14:896	W15:544	W16:448280	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6837096
single_issue_nums: WS0:3751302	WS1:3576282	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2913072 {8:364134,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11427264 {72:158712,}
traffic_breakdown_coretomem[INST_ACC_R] = 160768 {8:20096,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 58261440 {40:1456536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2539392 {8:317424,}
traffic_breakdown_memtocore[INST_ACC_R] = 3215360 {40:80384,}
maxmflatency = 1588 
max_icnt2mem_latency = 1547 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 274 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 66 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1038163 	593772 	133452 	8603 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	18969 	922 	180 	456529 	26607 	26651 	11181 	1430 	488 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	173666 	217756 	216230 	278316 	681114 	206840 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1093 	341 	29 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       6872      5268      6988      5899      5770      4534      5687      4791      4752      4066      5106      5127      4774      4657      5354      5544
dram[1]:       5322      5796      5592      6604      4827      5424      5011      5642      4003      4582      4700      5360      4431      4447      4870      5504
dram[2]:       5429      6424      5978      7243      4531      5451      4622      5774      4025      4530      5121      5159      4775      4616      5394      5546
dram[3]:       5695      5031      6026      5593      5168      4379      5450      4936      4560      3808      5188      4835      4313      4336      5257      4771
dram[4]:       7079      5217      6941      6016      5662      4458      5341      4798      4494      3894      4861      5348      4786      4190      5642      5505
dram[5]:       5171      6059      5411      6803      4534      5508      4752      5784      3844      4584      4818      5611      4647      4612      4958      5799
maximum mf latency per bank:
dram[0]:        673      1299      1046      1323      1088      1307      1145       904       890       872       636       869       670      1128       727      1247
dram[1]:        760       881       763      1338       709      1389       970      1459      1053      1480      1053      1488      1017       931      1028       927
dram[2]:       1288       738      1377      1010      1382       996       929      1115       989       970       943       648      1100       612      1227       587
dram[3]:        859       850      1364       848      1431       658      1584       945      1588      1013      1585      1035       834      1065       824       900
dram[4]:        822      1214      1013      1263      1044      1271      1053       952       939       891       647       899       722      1164       660      1177
dram[5]:        720       938       743      1208       709      1321       759      1346       910      1509      1060      1555      1078       961       987       963
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4074899 n_nop=4020169 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.02452
n_activity=281418 dram_eff=0.3551
bk0: 2066a 4059515i bk1: 2748a 4055348i bk2: 1836a 4060704i bk3: 2280a 4058830i bk4: 2180a 4056945i bk5: 2796a 4053400i bk6: 2086a 4057017i bk7: 2644a 4053823i bk8: 2304a 4054752i bk9: 3084a 4050105i bk10: 1720a 4059804i bk11: 2232a 4057553i bk12: 1628a 4061877i bk13: 2216a 4058578i bk14: 1446a 4064977i bk15: 1944a 4062381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024525 
total_CMD = 4074899 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 3852637 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 4074899 
n_nop = 4020169 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.001174 
CoL_Bus_Util = 0.012262 
Either_Row_CoL_Bus_Util = 0.013431 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000402 
queue_avg = 0.103164 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.103164
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4074899 n_nop=4014716 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.02738
n_activity=301921 dram_eff=0.3695
bk0: 2458a 4056364i bk1: 2840a 4053400i bk2: 2116a 4058403i bk3: 2296a 4057247i bk4: 2542a 4054690i bk5: 2864a 4052852i bk6: 2494a 4055573i bk7: 2624a 4053498i bk8: 2986a 4048693i bk9: 3128a 4049162i bk10: 2222a 4056016i bk11: 2232a 4056899i bk12: 2014a 4058594i bk13: 2264a 4056818i bk14: 1820a 4062011i bk15: 1952a 4061509i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.027380 
total_CMD = 4074899 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 3832868 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 4074899 
n_nop = 4014716 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.001084 
CoL_Bus_Util = 0.013690 
Either_Row_CoL_Bus_Util = 0.014769 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000332 
queue_avg = 0.127649 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.127649
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4074899 n_nop=4020039 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.02456
n_activity=281796 dram_eff=0.3552
bk0: 2778a 4054784i bk1: 2074a 4059007i bk2: 2296a 4058148i bk3: 1812a 4060824i bk4: 2802a 4052744i bk5: 2182a 4056791i bk6: 2668a 4054790i bk7: 2068a 4056551i bk8: 3086a 4049209i bk9: 2310a 4054214i bk10: 2320a 4056717i bk11: 1634a 4060472i bk12: 2222a 4058174i bk13: 1634a 4062213i bk14: 1972a 4062240i bk15: 1410a 4065484i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.024565 
total_CMD = 4074899 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 3851798 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 4074899 
n_nop = 4020039 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.001190 
CoL_Bus_Util = 0.012282 
Either_Row_CoL_Bus_Util = 0.013463 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000711 
queue_avg = 0.106078 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.106078
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4074899 n_nop=4014662 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.02741
n_activity=302088 dram_eff=0.3697
bk0: 2836a 4053810i bk1: 2480a 4056464i bk2: 2320a 4057064i bk3: 2092a 4058379i bk4: 2860a 4051782i bk5: 2562a 4053663i bk6: 2652a 4053806i bk7: 2464a 4055132i bk8: 3128a 4048616i bk9: 2998a 4048568i bk10: 2320a 4056323i bk11: 2136a 4056710i bk12: 2264a 4057819i bk13: 2012a 4058476i bk14: 1984a 4060958i bk15: 1782a 4062178i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.027407 
total_CMD = 4074899 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 3832850 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 4074899 
n_nop = 4014662 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.001083 
CoL_Bus_Util = 0.013703 
Either_Row_CoL_Bus_Util = 0.014782 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000282 
queue_avg = 0.131972 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.131972
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4074899 n_nop=4020441 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.02441
n_activity=279186 dram_eff=0.3563
bk0: 2044a 4059525i bk1: 2722a 4055499i bk2: 1832a 4060662i bk3: 2272a 4058807i bk4: 2148a 4057200i bk5: 2794a 4053774i bk6: 2080a 4057452i bk7: 2640a 4055016i bk8: 2288a 4054928i bk9: 3086a 4048962i bk10: 1678a 4061069i bk11: 2232a 4057246i bk12: 1636a 4062082i bk13: 2214a 4058456i bk14: 1428a 4064767i bk15: 1940a 4061972i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.024414 
total_CMD = 4074899 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 3854562 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 4074899 
n_nop = 4020441 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.001165 
CoL_Bus_Util = 0.012207 
Either_Row_CoL_Bus_Util = 0.013364 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000551 
queue_avg = 0.103400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.1034
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4074899 n_nop=4015257 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.02717
n_activity=297925 dram_eff=0.3716
bk0: 2458a 4055837i bk1: 2724a 4053972i bk2: 2112a 4058576i bk3: 2296a 4056809i bk4: 2546a 4054255i bk5: 2836a 4052776i bk6: 2486a 4055282i bk7: 2628a 4052716i bk8: 2968a 4048935i bk9: 3104a 4049120i bk10: 2152a 4057357i bk11: 2232a 4057296i bk12: 2008a 4058593i bk13: 2240a 4057987i bk14: 1796a 4062613i bk15: 1952a 4061339i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.027171 
total_CMD = 4074899 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 3836082 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 4074899 
n_nop = 4015257 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.001055 
CoL_Bus_Util = 0.013585 
Either_Row_CoL_Bus_Util = 0.014636 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000285 
queue_avg = 0.128659 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.128659

========= L2 cache stats =========
L2_cache_bank[0]: Access = 136332, Miss = 16148, Miss_rate = 0.118, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 162806, Miss = 19960, Miss_rate = 0.123, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 148254, Miss = 18936, Miss_rate = 0.128, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 172334, Miss = 20200, Miss_rate = 0.117, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 161276, Miss = 20152, Miss_rate = 0.125, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 136740, Miss = 16034, Miss_rate = 0.117, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 170778, Miss = 20364, Miss_rate = 0.119, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 149742, Miss = 18838, Miss_rate = 0.126, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 134990, Miss = 16026, Miss_rate = 0.119, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 161914, Miss = 19908, Miss_rate = 0.123, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 148876, Miss = 18828, Miss_rate = 0.126, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 170332, Miss = 20012, Miss_rate = 0.117, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 1854374
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1216
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1163063
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 313810
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 68988
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1456536
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 317424
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 80384
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.098
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=1854374
icnt_total_pkts_simt_to_mem=701669
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 57.6431
	minimum = 5
	maximum = 685
Network latency average = 53.5727
	minimum = 5
	maximum = 685
Slowest packet = 2340481
Flit latency average = 50.8537
	minimum = 5
	maximum = 685
Slowest flit = 2495097
Fragmentation average = 0.00521021
	minimum = 0
	maximum = 208
Injected packet rate average = 0.194459
	minimum = 0.0687587 (at node 2)
	maximum = 0.589501 (at node 18)
Accepted packet rate average = 0.194459
	minimum = 0.076645 (at node 15)
	maximum = 0.305923 (at node 0)
Injected flit rate average = 0.206921
	minimum = 0.0884745 (at node 2)
	maximum = 0.589501 (at node 18)
Accepted flit rate average= 0.206921
	minimum = 0.104904 (at node 15)
	maximum = 0.305923 (at node 0)
Injected packet length average = 1.06409
Accepted packet length average = 1.06409
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.6043 (48 samples)
	minimum = 5 (48 samples)
	maximum = 225.583 (48 samples)
Network latency average = 21.2368 (48 samples)
	minimum = 5 (48 samples)
	maximum = 222.292 (48 samples)
Flit latency average = 20.3889 (48 samples)
	minimum = 5 (48 samples)
	maximum = 221.667 (48 samples)
Fragmentation average = 0.00243954 (48 samples)
	minimum = 0 (48 samples)
	maximum = 67.0833 (48 samples)
Injected packet rate average = 0.0749963 (48 samples)
	minimum = 0.0282385 (48 samples)
	maximum = 0.209223 (48 samples)
Accepted packet rate average = 0.0749963 (48 samples)
	minimum = 0.025986 (48 samples)
	maximum = 0.114042 (48 samples)
Injected flit rate average = 0.0799413 (48 samples)
	minimum = 0.0366262 (48 samples)
	maximum = 0.209402 (48 samples)
Accepted flit rate average = 0.0799413 (48 samples)
	minimum = 0.0351583 (48 samples)
	maximum = 0.114042 (48 samples)
Injected packet size average = 1.06594 (48 samples)
Accepted packet size average = 1.06594 (48 samples)
Hops average = 1 (48 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 1 sec (481 sec)
gpgpu_simulation_rate = 470228 (inst/sec)
gpgpu_simulation_rate = 2750 (cycle/sec)
gpgpu_silicon_slowdown = 109090x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a30717d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 49 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 49: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 49 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 1349514
gpu_tot_sim_insn = 226199848
gpu_tot_ipc =     167.6158
gpu_tot_issued_cta = 9569
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 34.3944% 
max_total_param_size = 0
gpu_stall_dramfull = 170504
gpu_stall_icnt2sh    = 338211
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.4024
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7806
L2_BW  =       0.0515 GB/Sec
L2_BW_total  =      13.1924 GB/Sec
gpu_total_sim_rate=468322

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3707960
	L1I_total_cache_misses = 56757
	L1I_total_cache_miss_rate = 0.0153
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29648
L1D_cache:
	L1D_cache_core[0]: Access = 41588, Miss = 25345, Miss_rate = 0.609, Pending_hits = 2517, Reservation_fails = 14323
	L1D_cache_core[1]: Access = 41397, Miss = 24988, Miss_rate = 0.604, Pending_hits = 2756, Reservation_fails = 16118
	L1D_cache_core[2]: Access = 41061, Miss = 24717, Miss_rate = 0.602, Pending_hits = 2816, Reservation_fails = 15023
	L1D_cache_core[3]: Access = 41238, Miss = 24871, Miss_rate = 0.603, Pending_hits = 2715, Reservation_fails = 13029
	L1D_cache_core[4]: Access = 41126, Miss = 24713, Miss_rate = 0.601, Pending_hits = 2825, Reservation_fails = 14167
	L1D_cache_core[5]: Access = 41286, Miss = 25110, Miss_rate = 0.608, Pending_hits = 2636, Reservation_fails = 13707
	L1D_cache_core[6]: Access = 41238, Miss = 24770, Miss_rate = 0.601, Pending_hits = 2578, Reservation_fails = 15024
	L1D_cache_core[7]: Access = 41159, Miss = 24739, Miss_rate = 0.601, Pending_hits = 2816, Reservation_fails = 16003
	L1D_cache_core[8]: Access = 41335, Miss = 25390, Miss_rate = 0.614, Pending_hits = 2527, Reservation_fails = 16682
	L1D_cache_core[9]: Access = 40921, Miss = 24983, Miss_rate = 0.611, Pending_hits = 2637, Reservation_fails = 16368
	L1D_cache_core[10]: Access = 40487, Miss = 24625, Miss_rate = 0.608, Pending_hits = 2796, Reservation_fails = 17570
	L1D_cache_core[11]: Access = 41622, Miss = 24953, Miss_rate = 0.600, Pending_hits = 2657, Reservation_fails = 13941
	L1D_cache_core[12]: Access = 41381, Miss = 25285, Miss_rate = 0.611, Pending_hits = 2559, Reservation_fails = 13863
	L1D_cache_core[13]: Access = 40836, Miss = 24251, Miss_rate = 0.594, Pending_hits = 3003, Reservation_fails = 12866
	L1D_cache_core[14]: Access = 40820, Miss = 24988, Miss_rate = 0.612, Pending_hits = 2801, Reservation_fails = 17226
	L1D_total_cache_accesses = 617495
	L1D_total_cache_misses = 373728
	L1D_total_cache_miss_rate = 0.6052
	L1D_total_cache_pending_hits = 40639
	L1D_total_cache_reservation_fails = 225910
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 223710
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 53989
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 40629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 364150
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 225790
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 223620
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 149139
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9578
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3651203
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 56757
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29648
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 458768
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 223710
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 158727
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3707960

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 194780
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 126
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 30884
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 120
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 29648
ctas_completed 9569, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
34242, 25263, 11997, 11997, 11997, 11997, 11997, 11997, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11067, 11067, 11067, 11067, 11067, 11067, 11067, 11067, 11160, 11160, 11160, 11160, 11160, 11160, 11160, 11160, 
gpgpu_n_tot_thrd_icount = 234577056
gpgpu_n_tot_w_icount = 7330533
gpgpu_n_stall_shd_mem = 411780
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 364150
gpgpu_n_mem_write_global = 158727
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7340288
gpgpu_n_store_insn = 2539632
gpgpu_n_shmem_insn = 82342104
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7120992
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 92792
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 25356
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 293632
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1490218	W0_Idle:9582409	W0_Scoreboard:8493540	W1:5372	W2:5032	W3:4692	W4:4352	W5:4012	W6:3672	W7:3332	W8:2992	W9:2652	W10:2312	W11:1972	W12:1632	W13:1292	W14:952	W15:578	W16:448591	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6837096
single_issue_nums: WS0:3754251	WS1:3576282	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2913200 {8:364150,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11428344 {72:158727,}
traffic_breakdown_coretomem[INST_ACC_R] = 160864 {8:20108,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 58264000 {40:1456600,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2539632 {8:317454,}
traffic_breakdown_memtocore[INST_ACC_R] = 3217280 {40:80432,}
maxmflatency = 1588 
max_icnt2mem_latency = 1547 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 274 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 66 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1038257 	593772 	133452 	8603 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	18981 	922 	180 	456560 	26607 	26651 	11181 	1430 	488 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	173760 	217756 	216230 	278316 	681114 	206840 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1103 	341 	29 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       6872      5268      6988      5899      5773      4534      5690      4791      4752      4066      5106      5127      4774      4657      5354      5544
dram[1]:       5322      5796      5592      6604      4827      5424      5011      5642      4003      4582      4700      5360      4431      4447      4870      5504
dram[2]:       5429      6424      5978      7243      4531      5453      4622      5776      4025      4530      5121      5159      4775      4616      5394      5546
dram[3]:       5695      5031      6026      5593      5168      4379      5450      4936      4560      3808      5188      4835      4313      4336      5257      4771
dram[4]:       7079      5217      6941      6016      5664      4458      5344      4798      4494      3894      4861      5348      4786      4190      5642      5505
dram[5]:       5171      6059      5411      6803      4534      5508      4752      5784      3844      4584      4818      5611      4647      4612      4958      5799
maximum mf latency per bank:
dram[0]:        673      1299      1046      1323      1088      1307      1145       904       890       872       636       869       670      1128       727      1247
dram[1]:        760       881       763      1338       709      1389       970      1459      1053      1480      1053      1488      1017       931      1028       927
dram[2]:       1288       738      1377      1010      1382       996       929      1115       989       970       943       648      1100       612      1227       587
dram[3]:        859       850      1364       848      1431       658      1584       945      1588      1013      1585      1035       834      1065       824       900
dram[4]:        822      1214      1013      1263      1044      1271      1053       952       939       891       647       899       722      1164       660      1177
dram[5]:        720       938       743      1208       709      1321       759      1346       910      1509      1060      1555      1078       961       987       963
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4156378 n_nop=4101648 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.02404
n_activity=281418 dram_eff=0.3551
bk0: 2066a 4140994i bk1: 2748a 4136827i bk2: 1836a 4142183i bk3: 2280a 4140309i bk4: 2180a 4138424i bk5: 2796a 4134879i bk6: 2086a 4138496i bk7: 2644a 4135302i bk8: 2304a 4136231i bk9: 3084a 4131584i bk10: 1720a 4141283i bk11: 2232a 4139032i bk12: 1628a 4143356i bk13: 2216a 4140057i bk14: 1446a 4146456i bk15: 1944a 4143860i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024044 
total_CMD = 4156378 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 3934116 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 4156378 
n_nop = 4101648 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.001151 
CoL_Bus_Util = 0.012022 
Either_Row_CoL_Bus_Util = 0.013168 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000402 
queue_avg = 0.101141 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.101141
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4156378 n_nop=4096195 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.02684
n_activity=301921 dram_eff=0.3695
bk0: 2458a 4137843i bk1: 2840a 4134879i bk2: 2116a 4139882i bk3: 2296a 4138726i bk4: 2542a 4136169i bk5: 2864a 4134331i bk6: 2494a 4137052i bk7: 2624a 4134977i bk8: 2986a 4130172i bk9: 3128a 4130641i bk10: 2222a 4137495i bk11: 2232a 4138378i bk12: 2014a 4140073i bk13: 2264a 4138297i bk14: 1820a 4143490i bk15: 1952a 4142988i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.026843 
total_CMD = 4156378 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 3914347 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 4156378 
n_nop = 4096195 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.001063 
CoL_Bus_Util = 0.013422 
Either_Row_CoL_Bus_Util = 0.014480 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000332 
queue_avg = 0.125146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.125146
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4156378 n_nop=4101518 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.02408
n_activity=281796 dram_eff=0.3552
bk0: 2778a 4136263i bk1: 2074a 4140486i bk2: 2296a 4139627i bk3: 1812a 4142303i bk4: 2802a 4134223i bk5: 2182a 4138270i bk6: 2668a 4136269i bk7: 2068a 4138030i bk8: 3086a 4130688i bk9: 2310a 4135693i bk10: 2320a 4138196i bk11: 1634a 4141951i bk12: 2222a 4139653i bk13: 1634a 4143692i bk14: 1972a 4143719i bk15: 1410a 4146963i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.024083 
total_CMD = 4156378 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 3933277 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 4156378 
n_nop = 4101518 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.001167 
CoL_Bus_Util = 0.012041 
Either_Row_CoL_Bus_Util = 0.013199 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000711 
queue_avg = 0.103999 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.103999
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4156378 n_nop=4096141 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.02687
n_activity=302088 dram_eff=0.3697
bk0: 2836a 4135289i bk1: 2480a 4137943i bk2: 2320a 4138543i bk3: 2092a 4139858i bk4: 2860a 4133261i bk5: 2562a 4135142i bk6: 2652a 4135285i bk7: 2464a 4136611i bk8: 3128a 4130095i bk9: 2998a 4130047i bk10: 2320a 4137802i bk11: 2136a 4138189i bk12: 2264a 4139298i bk13: 2012a 4139955i bk14: 1984a 4142437i bk15: 1782a 4143657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.026870 
total_CMD = 4156378 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 3914329 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 4156378 
n_nop = 4096141 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.001062 
CoL_Bus_Util = 0.013435 
Either_Row_CoL_Bus_Util = 0.014493 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000282 
queue_avg = 0.129385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.129385
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4156378 n_nop=4101920 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.02394
n_activity=279186 dram_eff=0.3563
bk0: 2044a 4141004i bk1: 2722a 4136978i bk2: 1832a 4142141i bk3: 2272a 4140286i bk4: 2148a 4138679i bk5: 2794a 4135253i bk6: 2080a 4138931i bk7: 2640a 4136495i bk8: 2288a 4136407i bk9: 3086a 4130441i bk10: 1678a 4142548i bk11: 2232a 4138725i bk12: 1636a 4143561i bk13: 2214a 4139935i bk14: 1428a 4146246i bk15: 1940a 4143451i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.023935 
total_CMD = 4156378 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 3936041 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 4156378 
n_nop = 4101920 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.001142 
CoL_Bus_Util = 0.011968 
Either_Row_CoL_Bus_Util = 0.013102 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000551 
queue_avg = 0.101373 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.101373
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4156378 n_nop=4096736 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.02664
n_activity=297925 dram_eff=0.3716
bk0: 2458a 4137316i bk1: 2724a 4135451i bk2: 2112a 4140055i bk3: 2296a 4138288i bk4: 2546a 4135734i bk5: 2836a 4134255i bk6: 2486a 4136761i bk7: 2628a 4134195i bk8: 2968a 4130414i bk9: 3104a 4130599i bk10: 2152a 4138836i bk11: 2232a 4138775i bk12: 2008a 4140072i bk13: 2240a 4139466i bk14: 1796a 4144092i bk15: 1952a 4142818i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.026638 
total_CMD = 4156378 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 3917561 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 4156378 
n_nop = 4096736 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.001035 
CoL_Bus_Util = 0.013319 
Either_Row_CoL_Bus_Util = 0.014350 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000285 
queue_avg = 0.126137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.126137

========= L2 cache stats =========
L2_cache_bank[0]: Access = 136374, Miss = 16148, Miss_rate = 0.118, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 162806, Miss = 19960, Miss_rate = 0.123, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 148262, Miss = 18936, Miss_rate = 0.128, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 172334, Miss = 20200, Miss_rate = 0.117, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 161284, Miss = 20152, Miss_rate = 0.125, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 136770, Miss = 16034, Miss_rate = 0.117, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 170786, Miss = 20364, Miss_rate = 0.119, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 149742, Miss = 18838, Miss_rate = 0.126, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 135028, Miss = 16026, Miss_rate = 0.119, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 161914, Miss = 19908, Miss_rate = 0.123, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 148884, Miss = 18828, Miss_rate = 0.126, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 170332, Miss = 20012, Miss_rate = 0.117, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 1854516
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1215
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1163127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 313840
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 69036
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1456600
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 317454
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 80432
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=1854516
icnt_total_pkts_simt_to_mem=701727
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2397467
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2556043
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 6)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 6)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 6)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 6)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.2512 (49 samples)
	minimum = 5 (49 samples)
	maximum = 221.224 (49 samples)
Network latency average = 20.9071 (49 samples)
	minimum = 5 (49 samples)
	maximum = 217.878 (49 samples)
Flit latency average = 20.0749 (49 samples)
	minimum = 5 (49 samples)
	maximum = 217.245 (49 samples)
Fragmentation average = 0.00238976 (49 samples)
	minimum = 0 (49 samples)
	maximum = 65.7143 (49 samples)
Injected packet rate average = 0.0734711 (49 samples)
	minimum = 0.0276622 (49 samples)
	maximum = 0.204987 (49 samples)
Accepted packet rate average = 0.0734711 (49 samples)
	minimum = 0.0254557 (49 samples)
	maximum = 0.111824 (49 samples)
Injected flit rate average = 0.0783156 (49 samples)
	minimum = 0.0358787 (49 samples)
	maximum = 0.205173 (49 samples)
Accepted flit rate average = 0.0783156 (49 samples)
	minimum = 0.0344408 (49 samples)
	maximum = 0.111824 (49 samples)
Injected packet size average = 1.06594 (49 samples)
Accepted packet size average = 1.06594 (49 samples)
Hops average = 1 (49 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 3 sec (483 sec)
gpgpu_simulation_rate = 468322 (inst/sec)
gpgpu_simulation_rate = 2794 (cycle/sec)
gpgpu_silicon_slowdown = 107372x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (15,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 8 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 50 '_Z13lud_perimeterPfii'
Destroy streams for kernel 50: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 50 
gpu_sim_cycle = 25579
gpu_sim_insn = 295200
gpu_ipc =      11.5407
gpu_tot_sim_cycle = 1375093
gpu_tot_sim_insn = 226495048
gpu_tot_ipc =     164.7125
gpu_tot_issued_cta = 9584
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 33.5046% 
max_total_param_size = 0
gpu_stall_dramfull = 170504
gpu_stall_icnt2sh    = 338211
partiton_level_parallism =       0.0914
partiton_level_parallism_total  =       0.3966
partiton_level_parallism_util =       1.0508
partiton_level_parallism_util_total  =       1.7753
L2_BW  =       3.1608 GB/Sec
L2_BW_total  =      13.0058 GB/Sec
gpu_total_sim_rate=465082

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3717110
	L1I_total_cache_misses = 57926
	L1I_total_cache_miss_rate = 0.0156
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29648
L1D_cache:
	L1D_cache_core[0]: Access = 41667, Miss = 25393, Miss_rate = 0.609, Pending_hits = 2517, Reservation_fails = 14323
	L1D_cache_core[1]: Access = 41476, Miss = 25036, Miss_rate = 0.604, Pending_hits = 2756, Reservation_fails = 16118
	L1D_cache_core[2]: Access = 41140, Miss = 24765, Miss_rate = 0.602, Pending_hits = 2816, Reservation_fails = 15023
	L1D_cache_core[3]: Access = 41317, Miss = 24919, Miss_rate = 0.603, Pending_hits = 2715, Reservation_fails = 13029
	L1D_cache_core[4]: Access = 41205, Miss = 24761, Miss_rate = 0.601, Pending_hits = 2825, Reservation_fails = 14167
	L1D_cache_core[5]: Access = 41365, Miss = 25158, Miss_rate = 0.608, Pending_hits = 2636, Reservation_fails = 13707
	L1D_cache_core[6]: Access = 41317, Miss = 24818, Miss_rate = 0.601, Pending_hits = 2578, Reservation_fails = 15024
	L1D_cache_core[7]: Access = 41238, Miss = 24771, Miss_rate = 0.601, Pending_hits = 2816, Reservation_fails = 16003
	L1D_cache_core[8]: Access = 41414, Miss = 25446, Miss_rate = 0.614, Pending_hits = 2527, Reservation_fails = 16682
	L1D_cache_core[9]: Access = 41000, Miss = 25031, Miss_rate = 0.611, Pending_hits = 2637, Reservation_fails = 16368
	L1D_cache_core[10]: Access = 40566, Miss = 24673, Miss_rate = 0.608, Pending_hits = 2796, Reservation_fails = 17570
	L1D_cache_core[11]: Access = 41701, Miss = 25001, Miss_rate = 0.600, Pending_hits = 2657, Reservation_fails = 13941
	L1D_cache_core[12]: Access = 41460, Miss = 25333, Miss_rate = 0.611, Pending_hits = 2559, Reservation_fails = 13863
	L1D_cache_core[13]: Access = 40915, Miss = 24299, Miss_rate = 0.594, Pending_hits = 3003, Reservation_fails = 12866
	L1D_cache_core[14]: Access = 40899, Miss = 25036, Miss_rate = 0.612, Pending_hits = 2801, Reservation_fails = 17226
	L1D_total_cache_accesses = 618680
	L1D_total_cache_misses = 374440
	L1D_total_cache_miss_rate = 0.6052
	L1D_total_cache_pending_hits = 40639
	L1D_total_cache_reservation_fails = 225910
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 223845
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54005
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 40629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 364854
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 225790
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 223755
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 149596
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9586
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3659184
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 57926
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29648
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 459488
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 223845
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 159192
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3717110

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 194780
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 126
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 30884
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 120
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 29648
ctas_completed 9584, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
35448, 25263, 11997, 11997, 11997, 11997, 11997, 11997, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11067, 11067, 11067, 11067, 11067, 11067, 11067, 11067, 11160, 11160, 11160, 11160, 11160, 11160, 11160, 11160, 
gpgpu_n_tot_thrd_icount = 235155936
gpgpu_n_tot_w_icount = 7348623
gpgpu_n_stall_shd_mem = 415140
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 364854
gpgpu_n_mem_write_global = 159192
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7351808
gpgpu_n_store_insn = 2547072
gpgpu_n_shmem_insn = 82437624
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7123872
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 96152
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 25356
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 293632
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1490983	W0_Idle:10138237	W0_Scoreboard:8680579	W1:5372	W2:5032	W3:4692	W4:4352	W5:4012	W6:3672	W7:3332	W8:2992	W9:2652	W10:2312	W11:1972	W12:1632	W13:1292	W14:952	W15:578	W16:466276	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6837501
single_issue_nums: WS0:3772341	WS1:3576282	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2918832 {8:364854,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11461824 {72:159192,}
traffic_breakdown_coretomem[INST_ACC_R] = 170216 {8:21277,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 58376640 {40:1459416,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2547072 {8:318384,}
traffic_breakdown_memtocore[INST_ACC_R] = 3404320 {40:85108,}
maxmflatency = 1588 
max_icnt2mem_latency = 1547 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 273 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 66 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1042003 	593772 	133452 	8603 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	20132 	935 	185 	457729 	26607 	26651 	11181 	1430 	488 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	177497 	217765 	216230 	278316 	681114 	206840 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1134 	341 	29 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       6881      5268      6997      5899      5812      4539      5736      4798      4765      4066      5119      5127      4784      4657      5365      5544
dram[1]:       5322      5796      5592      6604      4835      5429      5019      5650      4003      4582      4700      5360      4431      4447      4870      5504
dram[2]:       5429      6433      5978      7252      4537      5494      4630      5813      4025      4543      5121      5171      4775      4626      5394      5557
dram[3]:       5695      5031      6026      5593      5175      4387      5457      4942      4560      3808      5188      4835      4313      4336      5257      4771
dram[4]:       7088      5217      6950      6016      5694      4465      5391      4804      4508      3894      4874      5348      4796      4190      5653      5505
dram[5]:       5171      6059      5411      6803      4540      5515      4760      5789      3844      4584      4818      5611      4647      4612      4958      5799
maximum mf latency per bank:
dram[0]:        673      1299      1046      1323      1088      1307      1145       904       890       872       636       869       670      1128       727      1247
dram[1]:        760       881       763      1338       709      1389       970      1459      1053      1480      1053      1488      1017       931      1028       927
dram[2]:       1288       738      1377      1010      1382       996       929      1115       989       970       943       648      1100       612      1227       587
dram[3]:        859       850      1364       848      1431       658      1584       945      1588      1013      1585      1035       834      1065       824       900
dram[4]:        822      1214      1013      1263      1044      1271      1053       952       939       891       647       899       722      1164       660      1177
dram[5]:        720       938       743      1208       709      1321       759      1346       910      1509      1060      1555      1078       961       987       963
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4235159 n_nop=4180429 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.0236
n_activity=281418 dram_eff=0.3551
bk0: 2066a 4219775i bk1: 2748a 4215608i bk2: 1836a 4220964i bk3: 2280a 4219090i bk4: 2180a 4217205i bk5: 2796a 4213660i bk6: 2086a 4217277i bk7: 2644a 4214083i bk8: 2304a 4215012i bk9: 3084a 4210365i bk10: 1720a 4220064i bk11: 2232a 4217813i bk12: 1628a 4222137i bk13: 2216a 4218838i bk14: 1446a 4225237i bk15: 1944a 4222641i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023597 
total_CMD = 4235159 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 4012897 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 4235159 
n_nop = 4180429 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.001130 
CoL_Bus_Util = 0.011798 
Either_Row_CoL_Bus_Util = 0.012923 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000402 
queue_avg = 0.099260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.09926
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4235159 n_nop=4174976 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.02634
n_activity=301921 dram_eff=0.3695
bk0: 2458a 4216624i bk1: 2840a 4213660i bk2: 2116a 4218663i bk3: 2296a 4217507i bk4: 2542a 4214950i bk5: 2864a 4213112i bk6: 2494a 4215833i bk7: 2624a 4213758i bk8: 2986a 4208953i bk9: 3128a 4209422i bk10: 2222a 4216276i bk11: 2232a 4217159i bk12: 2014a 4218854i bk13: 2264a 4217078i bk14: 1820a 4222271i bk15: 1952a 4221769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.026344 
total_CMD = 4235159 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 3993128 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 4235159 
n_nop = 4174976 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.001043 
CoL_Bus_Util = 0.013172 
Either_Row_CoL_Bus_Util = 0.014210 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000332 
queue_avg = 0.122818 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.122818
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4235159 n_nop=4180299 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.02364
n_activity=281796 dram_eff=0.3552
bk0: 2778a 4215044i bk1: 2074a 4219267i bk2: 2296a 4218408i bk3: 1812a 4221084i bk4: 2802a 4213004i bk5: 2182a 4217051i bk6: 2668a 4215050i bk7: 2068a 4216811i bk8: 3086a 4209469i bk9: 2310a 4214474i bk10: 2320a 4216977i bk11: 1634a 4220732i bk12: 2222a 4218434i bk13: 1634a 4222473i bk14: 1972a 4222500i bk15: 1410a 4225744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.023635 
total_CMD = 4235159 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 4012058 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 4235159 
n_nop = 4180299 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.001145 
CoL_Bus_Util = 0.011818 
Either_Row_CoL_Bus_Util = 0.012953 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000711 
queue_avg = 0.102064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.102064
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4235159 n_nop=4174922 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.02637
n_activity=302088 dram_eff=0.3697
bk0: 2836a 4214070i bk1: 2480a 4216724i bk2: 2320a 4217324i bk3: 2092a 4218639i bk4: 2860a 4212042i bk5: 2562a 4213923i bk6: 2652a 4214066i bk7: 2464a 4215392i bk8: 3128a 4208876i bk9: 2998a 4208828i bk10: 2320a 4216583i bk11: 2136a 4216970i bk12: 2264a 4218079i bk13: 2012a 4218736i bk14: 1984a 4221218i bk15: 1782a 4222438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.026370 
total_CMD = 4235159 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 3993110 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 4235159 
n_nop = 4174922 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.001042 
CoL_Bus_Util = 0.013185 
Either_Row_CoL_Bus_Util = 0.014223 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000282 
queue_avg = 0.126978 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.126978
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4235159 n_nop=4180701 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.02349
n_activity=279186 dram_eff=0.3563
bk0: 2044a 4219785i bk1: 2722a 4215759i bk2: 1832a 4220922i bk3: 2272a 4219067i bk4: 2148a 4217460i bk5: 2794a 4214034i bk6: 2080a 4217712i bk7: 2640a 4215276i bk8: 2288a 4215188i bk9: 3086a 4209222i bk10: 1678a 4221329i bk11: 2232a 4217506i bk12: 1636a 4222342i bk13: 2214a 4218716i bk14: 1428a 4225027i bk15: 1940a 4222232i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.023490 
total_CMD = 4235159 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 4014822 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 4235159 
n_nop = 4180701 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.001121 
CoL_Bus_Util = 0.011745 
Either_Row_CoL_Bus_Util = 0.012859 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000551 
queue_avg = 0.099488 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0994876
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4235159 n_nop=4175517 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.02614
n_activity=297925 dram_eff=0.3716
bk0: 2458a 4216097i bk1: 2724a 4214232i bk2: 2112a 4218836i bk3: 2296a 4217069i bk4: 2546a 4214515i bk5: 2836a 4213036i bk6: 2486a 4215542i bk7: 2628a 4212976i bk8: 2968a 4209195i bk9: 3104a 4209380i bk10: 2152a 4217617i bk11: 2232a 4217556i bk12: 2008a 4218853i bk13: 2240a 4218247i bk14: 1796a 4222873i bk15: 1952a 4221599i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.026143 
total_CMD = 4235159 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 3996342 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 4235159 
n_nop = 4175517 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.001015 
CoL_Bus_Util = 0.013071 
Either_Row_CoL_Bus_Util = 0.014083 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000285 
queue_avg = 0.123791 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.123791

========= L2 cache stats =========
L2_cache_bank[0]: Access = 137712, Miss = 16148, Miss_rate = 0.117, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 163406, Miss = 19960, Miss_rate = 0.122, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 148758, Miss = 18936, Miss_rate = 0.127, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 172934, Miss = 20200, Miss_rate = 0.117, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 161780, Miss = 20152, Miss_rate = 0.125, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 137980, Miss = 16034, Miss_rate = 0.116, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 171282, Miss = 20364, Miss_rate = 0.119, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 150222, Miss = 18838, Miss_rate = 0.125, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 136238, Miss = 16026, Miss_rate = 0.118, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 162394, Miss = 19908, Miss_rate = 0.123, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 149420, Miss = 18828, Miss_rate = 0.126, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 170812, Miss = 20012, Miss_rate = 0.117, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 1862938
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1210
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1165943
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 314770
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 73712
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1459416
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 318384
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85108
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=1862938
icnt_total_pkts_simt_to_mem=704530
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.07416
	minimum = 5
	maximum = 18
Network latency average = 5.07416
	minimum = 5
	maximum = 18
Slowest packet = 2397521
Flit latency average = 5.03492
	minimum = 5
	maximum = 18
Slowest flit = 2556248
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0155799
	minimum = 0.00551233 (at node 7)
	maximum = 0.0523085 (at node 15)
Accepted packet rate average = 0.0155799
	minimum = 0.00508229 (at node 22)
	maximum = 0.0221275 (at node 0)
Injected flit rate average = 0.0162532
	minimum = 0.00672427 (at node 7)
	maximum = 0.0523085 (at node 15)
Accepted flit rate average= 0.0162532
	minimum = 0.00586419 (at node 22)
	maximum = 0.0221275 (at node 0)
Injected packet length average = 1.04322
Accepted packet length average = 1.04322
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.9077 (50 samples)
	minimum = 5 (50 samples)
	maximum = 217.16 (50 samples)
Network latency average = 20.5904 (50 samples)
	minimum = 5 (50 samples)
	maximum = 213.88 (50 samples)
Flit latency average = 19.7741 (50 samples)
	minimum = 5 (50 samples)
	maximum = 213.26 (50 samples)
Fragmentation average = 0.00234196 (50 samples)
	minimum = 0 (50 samples)
	maximum = 64.4 (50 samples)
Injected packet rate average = 0.0723133 (50 samples)
	minimum = 0.0272192 (50 samples)
	maximum = 0.201933 (50 samples)
Accepted packet rate average = 0.0723133 (50 samples)
	minimum = 0.0250482 (50 samples)
	maximum = 0.11003 (50 samples)
Injected flit rate average = 0.0770743 (50 samples)
	minimum = 0.0352956 (50 samples)
	maximum = 0.202116 (50 samples)
Accepted flit rate average = 0.0770743 (50 samples)
	minimum = 0.0338693 (50 samples)
	maximum = 0.11003 (50 samples)
Injected packet size average = 1.06584 (50 samples)
Accepted packet size average = 1.06584 (50 samples)
Hops average = 1 (50 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 7 sec (487 sec)
gpgpu_simulation_rate = 465082 (inst/sec)
gpgpu_simulation_rate = 2823 (cycle/sec)
gpgpu_silicon_slowdown = 106269x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (15,15,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 8 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 51 '_Z12lud_internalPfii'
Destroy streams for kernel 51: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 51 
gpu_sim_cycle = 10616
gpu_sim_insn = 5356800
gpu_ipc =     504.5968
gpu_tot_sim_cycle = 1385709
gpu_tot_sim_insn = 231851848
gpu_tot_ipc =     167.3164
gpu_tot_issued_cta = 9809
gpu_occupancy = 74.4343% 
gpu_tot_occupancy = 33.9512% 
max_total_param_size = 0
gpu_stall_dramfull = 176929
gpu_stall_icnt2sh    = 345949
partiton_level_parallism =       1.1425
partiton_level_parallism_total  =       0.4023
partiton_level_parallism_util =       1.8444
partiton_level_parallism_util_total  =       1.7768
L2_BW  =      37.3619 GB/Sec
L2_BW_total  =      13.1924 GB/Sec
gpu_total_sim_rate=467443

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3801710
	L1I_total_cache_misses = 59498
	L1I_total_cache_miss_rate = 0.0157
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 30315
L1D_cache:
	L1D_cache_core[0]: Access = 42627, Miss = 25991, Miss_rate = 0.610, Pending_hits = 2642, Reservation_fails = 14923
	L1D_cache_core[1]: Access = 42372, Miss = 25572, Miss_rate = 0.604, Pending_hits = 2871, Reservation_fails = 17201
	L1D_cache_core[2]: Access = 42100, Miss = 25357, Miss_rate = 0.602, Pending_hits = 2926, Reservation_fails = 15901
	L1D_cache_core[3]: Access = 42277, Miss = 25495, Miss_rate = 0.603, Pending_hits = 2843, Reservation_fails = 13821
	L1D_cache_core[4]: Access = 42101, Miss = 25323, Miss_rate = 0.601, Pending_hits = 2937, Reservation_fails = 15266
	L1D_cache_core[5]: Access = 42453, Miss = 25792, Miss_rate = 0.608, Pending_hits = 2732, Reservation_fails = 13850
	L1D_cache_core[6]: Access = 42405, Miss = 25462, Miss_rate = 0.600, Pending_hits = 2710, Reservation_fails = 15297
	L1D_cache_core[7]: Access = 42262, Miss = 25283, Miss_rate = 0.598, Pending_hits = 2944, Reservation_fails = 16176
	L1D_cache_core[8]: Access = 42438, Miss = 26035, Miss_rate = 0.613, Pending_hits = 2643, Reservation_fails = 17009
	L1D_cache_core[9]: Access = 41896, Miss = 25590, Miss_rate = 0.611, Pending_hits = 2747, Reservation_fails = 17684
	L1D_cache_core[10]: Access = 41526, Miss = 25208, Miss_rate = 0.607, Pending_hits = 2887, Reservation_fails = 18178
	L1D_cache_core[11]: Access = 42597, Miss = 25541, Miss_rate = 0.600, Pending_hits = 2737, Reservation_fails = 14310
	L1D_cache_core[12]: Access = 42356, Miss = 25855, Miss_rate = 0.610, Pending_hits = 2700, Reservation_fails = 14690
	L1D_cache_core[13]: Access = 41811, Miss = 24835, Miss_rate = 0.594, Pending_hits = 3074, Reservation_fails = 13348
	L1D_cache_core[14]: Access = 41859, Miss = 25691, Miss_rate = 0.614, Pending_hits = 2877, Reservation_fails = 18074
	L1D_total_cache_accesses = 633080
	L1D_total_cache_misses = 383030
	L1D_total_cache_miss_rate = 0.6050
	L1D_total_cache_pending_hits = 42270
	L1D_total_cache_reservation_fails = 235728
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 229245
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54720
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 42260
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 373308
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 235608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 229155
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 153060
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9722
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3742212
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 59498
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 30315
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 470288
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 229245
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 162792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3801710

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 197459
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 126
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 38023
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 120
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 30315
ctas_completed 9809, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
35727, 25542, 12276, 12276, 12276, 12276, 12276, 12276, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 
gpgpu_n_tot_thrd_icount = 240512736
gpgpu_n_tot_w_icount = 7516023
gpgpu_n_stall_shd_mem = 422445
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 373308
gpgpu_n_mem_write_global = 162792
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7524608
gpgpu_n_store_insn = 2604672
gpgpu_n_shmem_insn = 84396024
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7296672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 96152
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 25461
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 300832
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1528323	W0_Idle:10144616	W0_Scoreboard:8774632	W1:5372	W2:5032	W3:4692	W4:4352	W5:4012	W6:3672	W7:3332	W8:2992	W9:2652	W10:2312	W11:1972	W12:1632	W13:1292	W14:952	W15:578	W16:466276	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7004901
single_issue_nums: WS0:3856041	WS1:3659982	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2986464 {8:373308,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11721024 {72:162792,}
traffic_breakdown_coretomem[INST_ACC_R] = 170816 {8:21352,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 59729280 {40:1493232,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2604672 {8:325584,}
traffic_breakdown_memtocore[INST_ACC_R] = 3416320 {40:85408,}
maxmflatency = 1588 
max_icnt2mem_latency = 1696 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 274 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 66 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1067340 	603117 	137757 	10632 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	20191 	950 	186 	467631 	27248 	27703 	11554 	1515 	489 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	180046 	222518 	221405 	284408 	698570 	211831 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1144 	349 	31 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       7193      5295      7331      5940      6204      4602      6395      4909      5346      4112      5986      5170      5429      4684      5604      5572
dram[1]:       5353      5833      5629      6644      4935      5499      5144      5771      4053      4627      4754      5405      4476      4479      4908      5547
dram[2]:       5458      6712      6024      7579      4635      5840      4758      6489      4076      5126      5183      6060      4817      5271      5423      5786
dram[3]:       5731      5062      6067      5629      5267      4481      5579      5044      4605      3857      5229      4885      4344      4377      5300      4808
dram[4]:       7337      5245      7258      6058      5984      4553      6013      4900      5095      3943      5723      5396      5541      4224      5852      5534
dram[5]:       5201      6099      5444      6842      4608      5603      4874      5885      3890      4628      4867      5648      4687      4643      4994      5846
maximum mf latency per bank:
dram[0]:        673      1299      1046      1323      1088      1307      1216       904      1392       872      1482       869      1483      1128       727      1247
dram[1]:        760       881       763      1338       709      1389       970      1459      1053      1480      1053      1488      1017       931      1028       927
dram[2]:       1288       738      1377      1010      1382       996       929      1176       989      1332       943      1451      1100      1458      1227       587
dram[3]:        859       850      1364       848      1431       658      1584       945      1588      1013      1585      1035       834      1065       824       900
dram[4]:        822      1214      1013      1263      1044      1271      1169       952      1314       891      1447       899      1457      1164       660      1177
dram[5]:        720       938       743      1208       709      1321       759      1346       910      1509      1060      1555      1078       961       987       963
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4267854 n_nop=4213124 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.02342
n_activity=281418 dram_eff=0.3551
bk0: 2066a 4252470i bk1: 2748a 4248303i bk2: 1836a 4253659i bk3: 2280a 4251785i bk4: 2180a 4249900i bk5: 2796a 4246355i bk6: 2086a 4249972i bk7: 2644a 4246778i bk8: 2304a 4247707i bk9: 3084a 4243060i bk10: 1720a 4252759i bk11: 2232a 4250508i bk12: 1628a 4254832i bk13: 2216a 4251533i bk14: 1446a 4257932i bk15: 1944a 4255336i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023416 
total_CMD = 4267854 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 4045592 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 4267854 
n_nop = 4213124 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.001121 
CoL_Bus_Util = 0.011708 
Either_Row_CoL_Bus_Util = 0.012824 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000402 
queue_avg = 0.098500 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0984996
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4267854 n_nop=4207671 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.02614
n_activity=301921 dram_eff=0.3695
bk0: 2458a 4249319i bk1: 2840a 4246355i bk2: 2116a 4251358i bk3: 2296a 4250202i bk4: 2542a 4247645i bk5: 2864a 4245807i bk6: 2494a 4248528i bk7: 2624a 4246453i bk8: 2986a 4241648i bk9: 3128a 4242117i bk10: 2222a 4248971i bk11: 2232a 4249854i bk12: 2014a 4251549i bk13: 2264a 4249773i bk14: 1820a 4254966i bk15: 1952a 4254464i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.026142 
total_CMD = 4267854 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 4025823 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 4267854 
n_nop = 4207671 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.001035 
CoL_Bus_Util = 0.013071 
Either_Row_CoL_Bus_Util = 0.014101 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000332 
queue_avg = 0.121877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.121877
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4267854 n_nop=4212994 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.02345
n_activity=281796 dram_eff=0.3552
bk0: 2778a 4247739i bk1: 2074a 4251962i bk2: 2296a 4251103i bk3: 1812a 4253779i bk4: 2802a 4245699i bk5: 2182a 4249746i bk6: 2668a 4247745i bk7: 2068a 4249506i bk8: 3086a 4242164i bk9: 2310a 4247169i bk10: 2320a 4249672i bk11: 1634a 4253427i bk12: 2222a 4251129i bk13: 1634a 4255168i bk14: 1972a 4255195i bk15: 1410a 4258439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.023454 
total_CMD = 4267854 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 4044753 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 4267854 
n_nop = 4212994 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.001136 
CoL_Bus_Util = 0.011727 
Either_Row_CoL_Bus_Util = 0.012854 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000711 
queue_avg = 0.101283 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.101283
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4267854 n_nop=4207617 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.02617
n_activity=302088 dram_eff=0.3697
bk0: 2836a 4246765i bk1: 2480a 4249419i bk2: 2320a 4250019i bk3: 2092a 4251334i bk4: 2860a 4244737i bk5: 2562a 4246618i bk6: 2652a 4246761i bk7: 2464a 4248087i bk8: 3128a 4241571i bk9: 2998a 4241523i bk10: 2320a 4249278i bk11: 2136a 4249665i bk12: 2264a 4250774i bk13: 2012a 4251431i bk14: 1984a 4253913i bk15: 1782a 4255133i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.026168 
total_CMD = 4267854 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 4025805 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 4267854 
n_nop = 4207617 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.001034 
CoL_Bus_Util = 0.013084 
Either_Row_CoL_Bus_Util = 0.014114 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000282 
queue_avg = 0.126005 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.126005
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4267854 n_nop=4213396 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.02331
n_activity=279186 dram_eff=0.3563
bk0: 2044a 4252480i bk1: 2722a 4248454i bk2: 1832a 4253617i bk3: 2272a 4251762i bk4: 2148a 4250155i bk5: 2794a 4246729i bk6: 2080a 4250407i bk7: 2640a 4247971i bk8: 2288a 4247883i bk9: 3086a 4241917i bk10: 1678a 4254024i bk11: 2232a 4250201i bk12: 1636a 4255037i bk13: 2214a 4251411i bk14: 1428a 4257722i bk15: 1940a 4254927i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.023310 
total_CMD = 4267854 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 4047517 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 4267854 
n_nop = 4213396 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.001112 
CoL_Bus_Util = 0.011655 
Either_Row_CoL_Bus_Util = 0.012760 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000551 
queue_avg = 0.098725 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0987255
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4267854 n_nop=4208212 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.02594
n_activity=297925 dram_eff=0.3716
bk0: 2458a 4248792i bk1: 2724a 4246927i bk2: 2112a 4251531i bk3: 2296a 4249764i bk4: 2546a 4247210i bk5: 2836a 4245731i bk6: 2486a 4248237i bk7: 2628a 4245671i bk8: 2968a 4241890i bk9: 3104a 4242075i bk10: 2152a 4250312i bk11: 2232a 4250251i bk12: 2008a 4251548i bk13: 2240a 4250942i bk14: 1796a 4255568i bk15: 1952a 4254294i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.025942 
total_CMD = 4267854 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 4029037 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 4267854 
n_nop = 4208212 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.001008 
CoL_Bus_Util = 0.012971 
Either_Row_CoL_Bus_Util = 0.013975 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000285 
queue_avg = 0.122843 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.122843

========= L2 cache stats =========
L2_cache_bank[0]: Access = 143376, Miss = 16148, Miss_rate = 0.113, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 166022, Miss = 19960, Miss_rate = 0.120, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 151522, Miss = 18936, Miss_rate = 0.125, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 175626, Miss = 20200, Miss_rate = 0.115, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 164548, Miss = 20152, Miss_rate = 0.122, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 143672, Miss = 16034, Miss_rate = 0.112, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 174122, Miss = 20364, Miss_rate = 0.117, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 152954, Miss = 18838, Miss_rate = 0.123, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 141798, Miss = 16026, Miss_rate = 0.113, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 165074, Miss = 19908, Miss_rate = 0.121, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 152044, Miss = 18828, Miss_rate = 0.124, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 173496, Miss = 20012, Miss_rate = 0.115, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 1904254
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1184
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1199759
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 321970
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 74012
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1493232
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 325584
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85408
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=1904254
icnt_total_pkts_simt_to_mem=720259
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 57.6346
	minimum = 5
	maximum = 523
Network latency average = 53.891
	minimum = 5
	maximum = 516
Slowest packet = 2451564
Flit latency average = 50.9924
	minimum = 5
	maximum = 515
Slowest flit = 2613360
Fragmentation average = 0.0143886
	minimum = 0
	maximum = 261
Injected packet rate average = 0.186459
	minimum = 0.0682931 (at node 12)
	maximum = 0.536172 (at node 20)
Accepted packet rate average = 0.186459
	minimum = 0.0766767 (at node 16)
	maximum = 0.290505 (at node 5)
Injected flit rate average = 0.199018
	minimum = 0.0893934 (at node 12)
	maximum = 0.536172 (at node 20)
Accepted flit rate average= 0.199018
	minimum = 0.10682 (at node 16)
	maximum = 0.290505 (at node 5)
Injected packet length average = 1.06736
Accepted packet length average = 1.06736
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.6082 (51 samples)
	minimum = 5 (51 samples)
	maximum = 223.157 (51 samples)
Network latency average = 21.2434 (51 samples)
	minimum = 5 (51 samples)
	maximum = 219.804 (51 samples)
Flit latency average = 20.3862 (51 samples)
	minimum = 5 (51 samples)
	maximum = 219.176 (51 samples)
Fragmentation average = 0.00257817 (51 samples)
	minimum = 0 (51 samples)
	maximum = 68.2549 (51 samples)
Injected packet rate average = 0.0745514 (51 samples)
	minimum = 0.0280246 (51 samples)
	maximum = 0.208487 (51 samples)
Accepted packet rate average = 0.0745514 (51 samples)
	minimum = 0.0260606 (51 samples)
	maximum = 0.113569 (51 samples)
Injected flit rate average = 0.0794654 (51 samples)
	minimum = 0.0363564 (51 samples)
	maximum = 0.208666 (51 samples)
Accepted flit rate average = 0.0794654 (51 samples)
	minimum = 0.0352997 (51 samples)
	maximum = 0.113569 (51 samples)
Injected packet size average = 1.06591 (51 samples)
Accepted packet size average = 1.06591 (51 samples)
Hops average = 1 (51 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 16 sec (496 sec)
gpgpu_simulation_rate = 467443 (inst/sec)
gpgpu_simulation_rate = 2793 (cycle/sec)
gpgpu_silicon_slowdown = 107411x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a30717d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 52 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 52: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 52 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 1412164
gpu_tot_sim_insn = 231871728
gpu_tot_ipc =     164.1960
gpu_tot_issued_cta = 9810
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 33.8910% 
max_total_param_size = 0
gpu_stall_dramfull = 176929
gpu_stall_icnt2sh    = 345949
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3948
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7767
L2_BW  =       0.0515 GB/Sec
L2_BW_total  =      12.9462 GB/Sec
gpu_total_sim_rate=464672

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3803382
	L1I_total_cache_misses = 59510
	L1I_total_cache_miss_rate = 0.0156
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 30315
L1D_cache:
	L1D_cache_core[0]: Access = 42627, Miss = 25991, Miss_rate = 0.610, Pending_hits = 2642, Reservation_fails = 14923
	L1D_cache_core[1]: Access = 42372, Miss = 25572, Miss_rate = 0.604, Pending_hits = 2871, Reservation_fails = 17201
	L1D_cache_core[2]: Access = 42100, Miss = 25357, Miss_rate = 0.602, Pending_hits = 2926, Reservation_fails = 15901
	L1D_cache_core[3]: Access = 42277, Miss = 25495, Miss_rate = 0.603, Pending_hits = 2843, Reservation_fails = 13821
	L1D_cache_core[4]: Access = 42101, Miss = 25323, Miss_rate = 0.601, Pending_hits = 2937, Reservation_fails = 15266
	L1D_cache_core[5]: Access = 42453, Miss = 25792, Miss_rate = 0.608, Pending_hits = 2732, Reservation_fails = 13850
	L1D_cache_core[6]: Access = 42405, Miss = 25462, Miss_rate = 0.600, Pending_hits = 2710, Reservation_fails = 15297
	L1D_cache_core[7]: Access = 42262, Miss = 25283, Miss_rate = 0.598, Pending_hits = 2944, Reservation_fails = 16176
	L1D_cache_core[8]: Access = 42438, Miss = 26035, Miss_rate = 0.613, Pending_hits = 2643, Reservation_fails = 17009
	L1D_cache_core[9]: Access = 41927, Miss = 25606, Miss_rate = 0.611, Pending_hits = 2747, Reservation_fails = 17684
	L1D_cache_core[10]: Access = 41526, Miss = 25208, Miss_rate = 0.607, Pending_hits = 2887, Reservation_fails = 18178
	L1D_cache_core[11]: Access = 42597, Miss = 25541, Miss_rate = 0.600, Pending_hits = 2737, Reservation_fails = 14310
	L1D_cache_core[12]: Access = 42356, Miss = 25855, Miss_rate = 0.610, Pending_hits = 2700, Reservation_fails = 14690
	L1D_cache_core[13]: Access = 41811, Miss = 24835, Miss_rate = 0.594, Pending_hits = 3074, Reservation_fails = 13348
	L1D_cache_core[14]: Access = 41859, Miss = 25691, Miss_rate = 0.614, Pending_hits = 2877, Reservation_fails = 18074
	L1D_total_cache_accesses = 633111
	L1D_total_cache_misses = 383046
	L1D_total_cache_miss_rate = 0.6050
	L1D_total_cache_pending_hits = 42270
	L1D_total_cache_reservation_fails = 235728
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 229251
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54720
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 42260
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 373324
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 235608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 229161
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 153075
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9722
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3743872
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 59510
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 30315
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 470304
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 229251
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 162807
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3803382

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 197459
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 126
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 38023
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 120
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 30315
ctas_completed 9810, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
35727, 25542, 12276, 12276, 12276, 12276, 12276, 12276, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 
gpgpu_n_tot_thrd_icount = 240607104
gpgpu_n_tot_w_icount = 7518972
gpgpu_n_stall_shd_mem = 422949
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 373324
gpgpu_n_mem_write_global = 162807
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7524864
gpgpu_n_store_insn = 2604912
gpgpu_n_shmem_insn = 84400720
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7296768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 96656
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 25461
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 300832
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1528323	W0_Idle:10174805	W0_Scoreboard:8794402	W1:5688	W2:5328	W3:4968	W4:4608	W5:4248	W6:3888	W7:3528	W8:3168	W9:2808	W10:2448	W11:2088	W12:1728	W13:1368	W14:1008	W15:612	W16:466587	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7004901
single_issue_nums: WS0:3858990	WS1:3659982	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2986592 {8:373324,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11722104 {72:162807,}
traffic_breakdown_coretomem[INST_ACC_R] = 170912 {8:21364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 59731840 {40:1493296,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2604912 {8:325614,}
traffic_breakdown_memtocore[INST_ACC_R] = 3418240 {40:85456,}
maxmflatency = 1588 
max_icnt2mem_latency = 1696 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 274 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 66 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1067434 	603117 	137757 	10632 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	20203 	950 	186 	467662 	27248 	27703 	11554 	1515 	489 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	180140 	222518 	221405 	284408 	698570 	211831 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1154 	349 	31 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       7193      5295      7331      5940      6204      4602      6400      4909      5346      4112      5986      5170      5429      4684      5604      5572
dram[1]:       5353      5833      5629      6644      4935      5499      5144      5771      4053      4627      4754      5405      4476      4479      4908      5547
dram[2]:       5458      6712      6024      7579      4635      5840      4758      6495      4076      5126      5183      6060      4817      5271      5423      5786
dram[3]:       5731      5062      6067      5629      5267      4481      5579      5044      4605      3857      5229      4885      4344      4377      5300      4808
dram[4]:       7337      5245      7258      6058      5984      4553      6018      4900      5095      3943      5723      5396      5541      4224      5852      5534
dram[5]:       5201      6099      5444      6842      4608      5603      4874      5885      3890      4628      4867      5648      4687      4643      4994      5846
maximum mf latency per bank:
dram[0]:        673      1299      1046      1323      1088      1307      1216       904      1392       872      1482       869      1483      1128       727      1247
dram[1]:        760       881       763      1338       709      1389       970      1459      1053      1480      1053      1488      1017       931      1028       927
dram[2]:       1288       738      1377      1010      1382       996       929      1176       989      1332       943      1451      1100      1458      1227       587
dram[3]:        859       850      1364       848      1431       658      1584       945      1588      1013      1585      1035       834      1065       824       900
dram[4]:        822      1214      1013      1263      1044      1271      1169       952      1314       891      1447       899      1457      1164       660      1177
dram[5]:        720       938       743      1208       709      1321       759      1346       910      1509      1060      1555      1078       961       987       963
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4349333 n_nop=4294603 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.02298
n_activity=281418 dram_eff=0.3551
bk0: 2066a 4333949i bk1: 2748a 4329782i bk2: 1836a 4335138i bk3: 2280a 4333264i bk4: 2180a 4331379i bk5: 2796a 4327834i bk6: 2086a 4331451i bk7: 2644a 4328257i bk8: 2304a 4329186i bk9: 3084a 4324539i bk10: 1720a 4334238i bk11: 2232a 4331987i bk12: 1628a 4336311i bk13: 2216a 4333012i bk14: 1446a 4339411i bk15: 1944a 4336815i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.022977 
total_CMD = 4349333 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 4127071 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 4349333 
n_nop = 4294603 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.001100 
CoL_Bus_Util = 0.011489 
Either_Row_CoL_Bus_Util = 0.012584 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000402 
queue_avg = 0.096654 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0966544
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4349333 n_nop=4289150 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.02565
n_activity=301921 dram_eff=0.3695
bk0: 2458a 4330798i bk1: 2840a 4327834i bk2: 2116a 4332837i bk3: 2296a 4331681i bk4: 2542a 4329124i bk5: 2864a 4327286i bk6: 2494a 4330007i bk7: 2624a 4327932i bk8: 2986a 4323127i bk9: 3128a 4323596i bk10: 2222a 4330450i bk11: 2232a 4331333i bk12: 2014a 4333028i bk13: 2264a 4331252i bk14: 1820a 4336445i bk15: 1952a 4335943i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.025652 
total_CMD = 4349333 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 4107302 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 4349333 
n_nop = 4289150 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.001016 
CoL_Bus_Util = 0.012826 
Either_Row_CoL_Bus_Util = 0.013837 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000332 
queue_avg = 0.119594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.119594
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4349333 n_nop=4294473 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.02301
n_activity=281796 dram_eff=0.3552
bk0: 2778a 4329218i bk1: 2074a 4333441i bk2: 2296a 4332582i bk3: 1812a 4335258i bk4: 2802a 4327178i bk5: 2182a 4331225i bk6: 2668a 4329224i bk7: 2068a 4330985i bk8: 3086a 4323643i bk9: 2310a 4328648i bk10: 2320a 4331151i bk11: 1634a 4334906i bk12: 2222a 4332608i bk13: 1634a 4336647i bk14: 1972a 4336674i bk15: 1410a 4339918i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.023015 
total_CMD = 4349333 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 4126232 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 4349333 
n_nop = 4294473 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.001115 
CoL_Bus_Util = 0.011507 
Either_Row_CoL_Bus_Util = 0.012613 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000711 
queue_avg = 0.099385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0993851
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4349333 n_nop=4289096 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.02568
n_activity=302088 dram_eff=0.3697
bk0: 2836a 4328244i bk1: 2480a 4330898i bk2: 2320a 4331498i bk3: 2092a 4332813i bk4: 2860a 4326216i bk5: 2562a 4328097i bk6: 2652a 4328240i bk7: 2464a 4329566i bk8: 3128a 4323050i bk9: 2998a 4323002i bk10: 2320a 4330757i bk11: 2136a 4331144i bk12: 2264a 4332253i bk13: 2012a 4332910i bk14: 1984a 4335392i bk15: 1782a 4336612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.025678 
total_CMD = 4349333 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 4107284 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 4349333 
n_nop = 4289096 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.001015 
CoL_Bus_Util = 0.012839 
Either_Row_CoL_Bus_Util = 0.013850 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000282 
queue_avg = 0.123644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.123644
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4349333 n_nop=4294875 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.02287
n_activity=279186 dram_eff=0.3563
bk0: 2044a 4333959i bk1: 2722a 4329933i bk2: 1832a 4335096i bk3: 2272a 4333241i bk4: 2148a 4331634i bk5: 2794a 4328208i bk6: 2080a 4331886i bk7: 2640a 4329450i bk8: 2288a 4329362i bk9: 3086a 4323396i bk10: 1678a 4335503i bk11: 2232a 4331680i bk12: 1636a 4336516i bk13: 2214a 4332890i bk14: 1428a 4339201i bk15: 1940a 4336406i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.022873 
total_CMD = 4349333 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 4128996 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 4349333 
n_nop = 4294875 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.001091 
CoL_Bus_Util = 0.011437 
Either_Row_CoL_Bus_Util = 0.012521 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000551 
queue_avg = 0.096876 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.096876
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4349333 n_nop=4289691 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.02546
n_activity=297925 dram_eff=0.3716
bk0: 2458a 4330271i bk1: 2724a 4328406i bk2: 2112a 4333010i bk3: 2296a 4331243i bk4: 2546a 4328689i bk5: 2836a 4327210i bk6: 2486a 4329716i bk7: 2628a 4327150i bk8: 2968a 4323369i bk9: 3104a 4323554i bk10: 2152a 4331791i bk11: 2232a 4331730i bk12: 2008a 4333027i bk13: 2240a 4332421i bk14: 1796a 4337047i bk15: 1952a 4335773i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.025456 
total_CMD = 4349333 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 4110516 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 4349333 
n_nop = 4289691 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.000989 
CoL_Bus_Util = 0.012728 
Either_Row_CoL_Bus_Util = 0.013713 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000285 
queue_avg = 0.120541 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.120541

========= L2 cache stats =========
L2_cache_bank[0]: Access = 143414, Miss = 16148, Miss_rate = 0.113, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 166022, Miss = 19960, Miss_rate = 0.120, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 151530, Miss = 18936, Miss_rate = 0.125, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 175626, Miss = 20200, Miss_rate = 0.115, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 164556, Miss = 20152, Miss_rate = 0.122, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 143706, Miss = 16034, Miss_rate = 0.112, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 174130, Miss = 20364, Miss_rate = 0.117, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 152954, Miss = 18838, Miss_rate = 0.123, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 141836, Miss = 16026, Miss_rate = 0.113, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 165074, Miss = 19908, Miss_rate = 0.121, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 152052, Miss = 18828, Miss_rate = 0.124, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 173496, Miss = 20012, Miss_rate = 0.115, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 1904396
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1184
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1199823
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 322000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 74060
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1493296
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 325614
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85456
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=1904396
icnt_total_pkts_simt_to_mem=720317
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2461857
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2624513
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 9)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 9)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 9)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 9)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.2754 (52 samples)
	minimum = 5 (52 samples)
	maximum = 219.096 (52 samples)
Network latency average = 20.9326 (52 samples)
	minimum = 5 (52 samples)
	maximum = 215.692 (52 samples)
Flit latency average = 20.0903 (52 samples)
	minimum = 5 (52 samples)
	maximum = 215.058 (52 samples)
Fragmentation average = 0.00252859 (52 samples)
	minimum = 0 (52 samples)
	maximum = 66.9423 (52 samples)
Injected packet rate average = 0.0731227 (52 samples)
	minimum = 0.0274857 (52 samples)
	maximum = 0.204509 (52 samples)
Accepted packet rate average = 0.0731227 (52 samples)
	minimum = 0.0255594 (52 samples)
	maximum = 0.111488 (52 samples)
Injected flit rate average = 0.0779426 (52 samples)
	minimum = 0.0356572 (52 samples)
	maximum = 0.204695 (52 samples)
Accepted flit rate average = 0.0779426 (52 samples)
	minimum = 0.0346209 (52 samples)
	maximum = 0.111488 (52 samples)
Injected packet size average = 1.06592 (52 samples)
Accepted packet size average = 1.06592 (52 samples)
Hops average = 1 (52 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 19 sec (499 sec)
gpgpu_simulation_rate = 464672 (inst/sec)
gpgpu_simulation_rate = 2829 (cycle/sec)
gpgpu_silicon_slowdown = 106044x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (14,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 11 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 53 '_Z13lud_perimeterPfii'
Destroy streams for kernel 53: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 53 
gpu_sim_cycle = 25571
gpu_sim_insn = 275520
gpu_ipc =      10.7747
gpu_tot_sim_cycle = 1437735
gpu_tot_sim_insn = 232147248
gpu_tot_ipc =     161.4673
gpu_tot_issued_cta = 9824
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 33.0994% 
max_total_param_size = 0
gpu_stall_dramfull = 176929
gpu_stall_icnt2sh    = 345949
partiton_level_parallism =       0.0860
partiton_level_parallism_total  =       0.3893
partiton_level_parallism_util =       1.0492
partiton_level_parallism_util_total  =       1.7718
L2_BW  =       2.9749 GB/Sec
L2_BW_total  =      12.7689 GB/Sec
gpu_total_sim_rate=462444

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3811922
	L1I_total_cache_misses = 60602
	L1I_total_cache_miss_rate = 0.0159
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 30315
L1D_cache:
	L1D_cache_core[0]: Access = 42706, Miss = 26039, Miss_rate = 0.610, Pending_hits = 2642, Reservation_fails = 14923
	L1D_cache_core[1]: Access = 42451, Miss = 25620, Miss_rate = 0.604, Pending_hits = 2871, Reservation_fails = 17201
	L1D_cache_core[2]: Access = 42179, Miss = 25405, Miss_rate = 0.602, Pending_hits = 2926, Reservation_fails = 15901
	L1D_cache_core[3]: Access = 42356, Miss = 25543, Miss_rate = 0.603, Pending_hits = 2843, Reservation_fails = 13821
	L1D_cache_core[4]: Access = 42180, Miss = 25371, Miss_rate = 0.601, Pending_hits = 2937, Reservation_fails = 15266
	L1D_cache_core[5]: Access = 42532, Miss = 25840, Miss_rate = 0.608, Pending_hits = 2732, Reservation_fails = 13850
	L1D_cache_core[6]: Access = 42484, Miss = 25510, Miss_rate = 0.600, Pending_hits = 2710, Reservation_fails = 15297
	L1D_cache_core[7]: Access = 42341, Miss = 25331, Miss_rate = 0.598, Pending_hits = 2944, Reservation_fails = 16176
	L1D_cache_core[8]: Access = 42517, Miss = 26083, Miss_rate = 0.613, Pending_hits = 2643, Reservation_fails = 17009
	L1D_cache_core[9]: Access = 41927, Miss = 25606, Miss_rate = 0.611, Pending_hits = 2747, Reservation_fails = 17684
	L1D_cache_core[10]: Access = 41605, Miss = 25256, Miss_rate = 0.607, Pending_hits = 2887, Reservation_fails = 18178
	L1D_cache_core[11]: Access = 42676, Miss = 25597, Miss_rate = 0.600, Pending_hits = 2737, Reservation_fails = 14310
	L1D_cache_core[12]: Access = 42435, Miss = 25903, Miss_rate = 0.610, Pending_hits = 2700, Reservation_fails = 14690
	L1D_cache_core[13]: Access = 41890, Miss = 24883, Miss_rate = 0.594, Pending_hits = 3074, Reservation_fails = 13348
	L1D_cache_core[14]: Access = 41938, Miss = 25739, Miss_rate = 0.614, Pending_hits = 2877, Reservation_fails = 18074
	L1D_total_cache_accesses = 634217
	L1D_total_cache_misses = 383726
	L1D_total_cache_miss_rate = 0.6050
	L1D_total_cache_pending_hits = 42270
	L1D_total_cache_reservation_fails = 235728
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 229377
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54720
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 42260
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 373996
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 235608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 229287
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 153501
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9730
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3751320
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 60602
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 30315
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 470976
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 229377
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 163241
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3811922

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 197459
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 126
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 38023
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 120
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 30315
ctas_completed 9824, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
36933, 25542, 12276, 12276, 12276, 12276, 12276, 12276, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 11439, 
gpgpu_n_tot_thrd_icount = 241147392
gpgpu_n_tot_w_icount = 7535856
gpgpu_n_stall_shd_mem = 426085
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 373996
gpgpu_n_mem_write_global = 163241
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7535616
gpgpu_n_store_insn = 2611856
gpgpu_n_shmem_insn = 84489872
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7299456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 99792
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 25461
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 300832
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1529037	W0_Idle:10695739	W0_Scoreboard:8970900	W1:5688	W2:5328	W3:4968	W4:4608	W5:4248	W6:3888	W7:3528	W8:3168	W9:2808	W10:2448	W11:2088	W12:1728	W13:1368	W14:1008	W15:612	W16:483093	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7005279
single_issue_nums: WS0:3875874	WS1:3659982	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2991968 {8:373996,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11753352 {72:163241,}
traffic_breakdown_coretomem[INST_ACC_R] = 179648 {8:22456,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 59839360 {40:1495984,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2611856 {8:326482,}
traffic_breakdown_memtocore[INST_ACC_R] = 3592960 {40:89824,}
maxmflatency = 1588 
max_icnt2mem_latency = 1696 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 274 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 66 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1070990 	603117 	137757 	10632 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	21278 	962 	191 	468768 	27248 	27703 	11554 	1515 	489 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	183692 	222522 	221405 	284408 	698570 	211831 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1181 	349 	31 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       7202      5295      7340      5940      6211      4602      6461      4922      5360      4112      5999      5170      5439      4684      5615      5572
dram[1]:       5353      5833      5629      6644      4935      5499      5159      5785      4053      4627      4754      5405      4476      4479      4908      5547
dram[2]:       5458      6721      6024      7588      4635      5847      4771      6567      4076      5139      5183      6072      4817      5281      5423      5797
dram[3]:       5731      5062      6067      5629      5267      4481      5592      5060      4605      3857      5229      4885      4344      4377      5300      4808
dram[4]:       7346      5245      7267      6058      5991      4553      6079      4915      5109      3943      5735      5396      5551      4224      5863      5534
dram[5]:       5201      6099      5444      6842      4608      5603      4888      5900      3890      4628      4867      5648      4687      4643      4994      5846
maximum mf latency per bank:
dram[0]:        673      1299      1046      1323      1088      1307      1216       904      1392       872      1482       869      1483      1128       727      1247
dram[1]:        760       881       763      1338       709      1389       970      1459      1053      1480      1053      1488      1017       931      1028       927
dram[2]:       1288       738      1377      1010      1382       996       929      1176       989      1332       943      1451      1100      1458      1227       587
dram[3]:        859       850      1364       848      1431       658      1584       945      1588      1013      1585      1035       834      1065       824       900
dram[4]:        822      1214      1013      1263      1044      1271      1169       952      1314       891      1447       899      1457      1164       660      1177
dram[5]:        720       938       743      1208       709      1321       759      1346       910      1509      1060      1555      1078       961       987       963
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4428089 n_nop=4373359 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.02257
n_activity=281418 dram_eff=0.3551
bk0: 2066a 4412705i bk1: 2748a 4408538i bk2: 1836a 4413894i bk3: 2280a 4412020i bk4: 2180a 4410135i bk5: 2796a 4406590i bk6: 2086a 4410207i bk7: 2644a 4407013i bk8: 2304a 4407942i bk9: 3084a 4403295i bk10: 1720a 4412994i bk11: 2232a 4410743i bk12: 1628a 4415067i bk13: 2216a 4411768i bk14: 1446a 4418167i bk15: 1944a 4415571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.022569 
total_CMD = 4428089 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 4205827 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 4428089 
n_nop = 4373359 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.001080 
CoL_Bus_Util = 0.011284 
Either_Row_CoL_Bus_Util = 0.012360 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000402 
queue_avg = 0.094935 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0949353
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4428089 n_nop=4367906 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.0252
n_activity=301921 dram_eff=0.3695
bk0: 2458a 4409554i bk1: 2840a 4406590i bk2: 2116a 4411593i bk3: 2296a 4410437i bk4: 2542a 4407880i bk5: 2864a 4406042i bk6: 2494a 4408763i bk7: 2624a 4406688i bk8: 2986a 4401883i bk9: 3128a 4402352i bk10: 2222a 4409206i bk11: 2232a 4410089i bk12: 2014a 4411784i bk13: 2264a 4410008i bk14: 1820a 4415201i bk15: 1952a 4414699i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.025196 
total_CMD = 4428089 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 4186058 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 4428089 
n_nop = 4367906 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.000998 
CoL_Bus_Util = 0.012598 
Either_Row_CoL_Bus_Util = 0.013591 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000332 
queue_avg = 0.117467 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.117467
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4428089 n_nop=4373229 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.02261
n_activity=281796 dram_eff=0.3552
bk0: 2778a 4407974i bk1: 2074a 4412197i bk2: 2296a 4411338i bk3: 1812a 4414014i bk4: 2802a 4405934i bk5: 2182a 4409981i bk6: 2668a 4407980i bk7: 2068a 4409741i bk8: 3086a 4402399i bk9: 2310a 4407404i bk10: 2320a 4409907i bk11: 1634a 4413662i bk12: 2222a 4411364i bk13: 1634a 4415403i bk14: 1972a 4415430i bk15: 1410a 4418674i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.022605 
total_CMD = 4428089 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 4204988 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 4428089 
n_nop = 4373229 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.001095 
CoL_Bus_Util = 0.011303 
Either_Row_CoL_Bus_Util = 0.012389 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000711 
queue_avg = 0.097618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0976175
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4428089 n_nop=4367852 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.02522
n_activity=302088 dram_eff=0.3697
bk0: 2836a 4407000i bk1: 2480a 4409654i bk2: 2320a 4410254i bk3: 2092a 4411569i bk4: 2860a 4404972i bk5: 2562a 4406853i bk6: 2652a 4406996i bk7: 2464a 4408322i bk8: 3128a 4401806i bk9: 2998a 4401758i bk10: 2320a 4409513i bk11: 2136a 4409900i bk12: 2264a 4411009i bk13: 2012a 4411666i bk14: 1984a 4414148i bk15: 1782a 4415368i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.025221 
total_CMD = 4428089 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 4186040 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 4428089 
n_nop = 4367852 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.000997 
CoL_Bus_Util = 0.012610 
Either_Row_CoL_Bus_Util = 0.013603 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000282 
queue_avg = 0.121445 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.121445
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4428089 n_nop=4373631 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.02247
n_activity=279186 dram_eff=0.3563
bk0: 2044a 4412715i bk1: 2722a 4408689i bk2: 1832a 4413852i bk3: 2272a 4411997i bk4: 2148a 4410390i bk5: 2794a 4406964i bk6: 2080a 4410642i bk7: 2640a 4408206i bk8: 2288a 4408118i bk9: 3086a 4402152i bk10: 1678a 4414259i bk11: 2232a 4410436i bk12: 1636a 4415272i bk13: 2214a 4411646i bk14: 1428a 4417957i bk15: 1940a 4415162i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.022467 
total_CMD = 4428089 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 4207752 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 4428089 
n_nop = 4373631 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.001072 
CoL_Bus_Util = 0.011233 
Either_Row_CoL_Bus_Util = 0.012298 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000551 
queue_avg = 0.095153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.095153
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4428089 n_nop=4368447 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.025
n_activity=297925 dram_eff=0.3716
bk0: 2458a 4409027i bk1: 2724a 4407162i bk2: 2112a 4411766i bk3: 2296a 4409999i bk4: 2546a 4407445i bk5: 2836a 4405966i bk6: 2486a 4408472i bk7: 2628a 4405906i bk8: 2968a 4402125i bk9: 3104a 4402310i bk10: 2152a 4410547i bk11: 2232a 4410486i bk12: 2008a 4411783i bk13: 2240a 4411177i bk14: 1796a 4415803i bk15: 1952a 4414529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.025004 
total_CMD = 4428089 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 4189272 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 4428089 
n_nop = 4368447 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.000971 
CoL_Bus_Util = 0.012502 
Either_Row_CoL_Bus_Util = 0.013469 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000285 
queue_avg = 0.118397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.118397

========= L2 cache stats =========
L2_cache_bank[0]: Access = 144596, Miss = 16148, Miss_rate = 0.112, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 166590, Miss = 19960, Miss_rate = 0.120, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 151986, Miss = 18936, Miss_rate = 0.125, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 176194, Miss = 20200, Miss_rate = 0.115, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 165012, Miss = 20152, Miss_rate = 0.122, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 144890, Miss = 16034, Miss_rate = 0.111, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 174586, Miss = 20364, Miss_rate = 0.117, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 153426, Miss = 18838, Miss_rate = 0.123, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 142962, Miss = 16026, Miss_rate = 0.112, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 165546, Miss = 19908, Miss_rate = 0.120, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 152564, Miss = 18828, Miss_rate = 0.123, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 173968, Miss = 20012, Miss_rate = 0.115, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 1912320
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1179
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1202511
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 322868
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 78428
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1495984
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 326482
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 89824
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.093
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=1912320
icnt_total_pkts_simt_to_mem=722949
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.07676
	minimum = 5
	maximum = 18
Network latency average = 5.07676
	minimum = 5
	maximum = 18
Slowest packet = 2461914
Flit latency average = 5.04481
	minimum = 5
	maximum = 18
Slowest flit = 2624721
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0146607
	minimum = 0 (at node 9)
	maximum = 0.0463025 (at node 20)
Accepted packet rate average = 0.0146607
	minimum = 0 (at node 9)
	maximum = 0.0221344 (at node 0)
Injected flit rate average = 0.0152893
	minimum = 0 (at node 9)
	maximum = 0.0463025 (at node 20)
Accepted flit rate average= 0.0152893
	minimum = 0 (at node 9)
	maximum = 0.0221344 (at node 0)
Injected packet length average = 1.04288
Accepted packet length average = 1.04288
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.9509 (53 samples)
	minimum = 5 (53 samples)
	maximum = 215.302 (53 samples)
Network latency average = 20.6334 (53 samples)
	minimum = 5 (53 samples)
	maximum = 211.962 (53 samples)
Flit latency average = 19.8064 (53 samples)
	minimum = 5 (53 samples)
	maximum = 211.34 (53 samples)
Fragmentation average = 0.00248088 (53 samples)
	minimum = 0 (53 samples)
	maximum = 65.6792 (53 samples)
Injected packet rate average = 0.0720197 (53 samples)
	minimum = 0.0269671 (53 samples)
	maximum = 0.201524 (53 samples)
Accepted packet rate average = 0.0720197 (53 samples)
	minimum = 0.0250771 (53 samples)
	maximum = 0.109802 (53 samples)
Injected flit rate average = 0.0767605 (53 samples)
	minimum = 0.0349844 (53 samples)
	maximum = 0.201707 (53 samples)
Accepted flit rate average = 0.0767605 (53 samples)
	minimum = 0.0339676 (53 samples)
	maximum = 0.109802 (53 samples)
Injected packet size average = 1.06583 (53 samples)
Accepted packet size average = 1.06583 (53 samples)
Hops average = 1 (53 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 22 sec (502 sec)
gpgpu_simulation_rate = 462444 (inst/sec)
gpgpu_simulation_rate = 2864 (cycle/sec)
gpgpu_silicon_slowdown = 104748x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (14,14,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 10 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 54 '_Z12lud_internalPfii'
Destroy streams for kernel 54: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 54 
gpu_sim_cycle = 9441
gpu_sim_insn = 4666368
gpu_ipc =     494.2663
gpu_tot_sim_cycle = 1447176
gpu_tot_sim_insn = 236813616
gpu_tot_ipc =     163.6384
gpu_tot_issued_cta = 10020
gpu_occupancy = 73.7736% 
gpu_tot_occupancy = 33.4763% 
max_total_param_size = 0
gpu_stall_dramfull = 179787
gpu_stall_icnt2sh    = 354740
partiton_level_parallism =       1.1742
partiton_level_parallism_total  =       0.3944
partiton_level_parallism_util =       1.8825
partiton_level_parallism_util_total  =       1.7739
L2_BW  =      38.7132 GB/Sec
L2_BW_total  =      12.9381 GB/Sec
gpu_total_sim_rate=463431

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3885618
	L1I_total_cache_misses = 62147
	L1I_total_cache_miss_rate = 0.0160
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 30724
L1D_cache:
	L1D_cache_core[0]: Access = 43602, Miss = 26631, Miss_rate = 0.611, Pending_hits = 2706, Reservation_fails = 15154
	L1D_cache_core[1]: Access = 43283, Miss = 26165, Miss_rate = 0.605, Pending_hits = 2917, Reservation_fails = 18115
	L1D_cache_core[2]: Access = 42947, Miss = 25885, Miss_rate = 0.603, Pending_hits = 2975, Reservation_fails = 17014
	L1D_cache_core[3]: Access = 43188, Miss = 26073, Miss_rate = 0.604, Pending_hits = 2899, Reservation_fails = 14716
	L1D_cache_core[4]: Access = 42948, Miss = 25845, Miss_rate = 0.602, Pending_hits = 3010, Reservation_fails = 16182
	L1D_cache_core[5]: Access = 43364, Miss = 26352, Miss_rate = 0.608, Pending_hits = 2770, Reservation_fails = 14154
	L1D_cache_core[6]: Access = 43316, Miss = 26038, Miss_rate = 0.601, Pending_hits = 2797, Reservation_fails = 15975
	L1D_cache_core[7]: Access = 43173, Miss = 25851, Miss_rate = 0.599, Pending_hits = 3004, Reservation_fails = 16900
	L1D_cache_core[8]: Access = 43477, Miss = 26668, Miss_rate = 0.613, Pending_hits = 2748, Reservation_fails = 17352
	L1D_cache_core[9]: Access = 42695, Miss = 26080, Miss_rate = 0.611, Pending_hits = 2856, Reservation_fails = 18732
	L1D_cache_core[10]: Access = 42437, Miss = 25784, Miss_rate = 0.608, Pending_hits = 2962, Reservation_fails = 18501
	L1D_cache_core[11]: Access = 43444, Miss = 26071, Miss_rate = 0.600, Pending_hits = 2791, Reservation_fails = 15406
	L1D_cache_core[12]: Access = 43203, Miss = 26383, Miss_rate = 0.611, Pending_hits = 2786, Reservation_fails = 15737
	L1D_cache_core[13]: Access = 42850, Miss = 25495, Miss_rate = 0.595, Pending_hits = 3140, Reservation_fails = 13653
	L1D_cache_core[14]: Access = 42834, Miss = 26347, Miss_rate = 0.615, Pending_hits = 2927, Reservation_fails = 18350
	L1D_total_cache_accesses = 646761
	L1D_total_cache_misses = 391668
	L1D_total_cache_miss_rate = 0.6056
	L1D_total_cache_pending_hits = 43288
	L1D_total_cache_reservation_fails = 245941
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 234081
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 43278
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 381872
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 245821
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 233991
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 156571
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9796
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3823471
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 62147
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 30724
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 480384
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 234081
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 166377
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3885618

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 199893
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 126
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 45802
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 120
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 30724
ctas_completed 10020, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
37212, 25821, 12555, 12555, 12555, 12555, 12555, 12555, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 
gpgpu_n_tot_thrd_icount = 245813760
gpgpu_n_tot_w_icount = 7681680
gpgpu_n_stall_shd_mem = 432426
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 381872
gpgpu_n_mem_write_global = 166377
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7686144
gpgpu_n_store_insn = 2662032
gpgpu_n_shmem_insn = 86195856
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7449984
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 99792
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 25530
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 307104
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1559968	W0_Idle:10702258	W0_Scoreboard:9056362	W1:5688	W2:5328	W3:4968	W4:4608	W5:4248	W6:3888	W7:3528	W8:3168	W9:2808	W10:2448	W11:2088	W12:1728	W13:1368	W14:1008	W15:612	W16:483093	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7151103
single_issue_nums: WS0:3948786	WS1:3732894	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3054976 {8:381872,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11979144 {72:166377,}
traffic_breakdown_coretomem[INST_ACC_R] = 180240 {8:22530,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 61099520 {40:1527488,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2662032 {8:332754,}
traffic_breakdown_memtocore[INST_ACC_R] = 3604800 {40:90120,}
maxmflatency = 1588 
max_icnt2mem_latency = 1696 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 275 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 67 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1093317 	614804 	139710 	12441 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	21338 	976 	191 	478384 	27775 	28384 	11638 	1567 	541 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	185680 	226078 	225352 	290692 	714174 	218228 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1190 	355 	33 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       7336      5322      7496      5974      6372      4623      6746      5087      5818      4155      6655      5214      6179      4720      6133      5622
dram[1]:       5382      5863      5662      6680      4963      5531      5360      5960      4102      4669      4814      5453      4529      4523      4969      5589
dram[2]:       5485      6879      6064      7771      4657      6009      4937      6880      4121      5564      5227      6724      4850      6045      5462      6292
dram[3]:       5762      5093      6104      5664      5299      4508      5787      5329      4650      3905      5280      4949      4403      4440      5349      4886
dram[4]:       7495      5274      7441      6098      6172      4576      6377      5140      5544      3988      6356      5440      6306      4266      6466      5588
dram[5]:       5233      6129      5474      6879      4632      5636      5091      6129      3938      4673      4930      5695      4746      4693      5064      5890
maximum mf latency per bank:
dram[0]:        673      1299      1046      1323      1088      1307      1216       904      1392       872      1482       869      1495      1128      1499      1247
dram[1]:        760       881       763      1338       709      1389       970      1459      1053      1480      1053      1488      1017       931      1028       927
dram[2]:       1288       738      1377      1010      1382       996       929      1176       989      1332       943      1493      1100      1490      1227      1499
dram[3]:        859       850      1364       848      1431       658      1584       945      1588      1013      1585      1035       834      1065       824       900
dram[4]:        822      1214      1013      1263      1044      1271      1169       952      1314       891      1447       899      1457      1164      1441      1177
dram[5]:        720       938       743      1208       709      1321       759      1346       910      1509      1060      1555      1078       961       987       963
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4457165 n_nop=4402435 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.02242
n_activity=281418 dram_eff=0.3551
bk0: 2066a 4441781i bk1: 2748a 4437614i bk2: 1836a 4442970i bk3: 2280a 4441096i bk4: 2180a 4439211i bk5: 2796a 4435666i bk6: 2086a 4439283i bk7: 2644a 4436089i bk8: 2304a 4437018i bk9: 3084a 4432371i bk10: 1720a 4442070i bk11: 2232a 4439819i bk12: 1628a 4444143i bk13: 2216a 4440844i bk14: 1446a 4447243i bk15: 1944a 4444647i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.022421 
total_CMD = 4457165 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 4234903 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 4457165 
n_nop = 4402435 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.001073 
CoL_Bus_Util = 0.011211 
Either_Row_CoL_Bus_Util = 0.012279 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000402 
queue_avg = 0.094316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.094316
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4457165 n_nop=4396982 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.02503
n_activity=301921 dram_eff=0.3695
bk0: 2458a 4438630i bk1: 2840a 4435666i bk2: 2116a 4440669i bk3: 2296a 4439513i bk4: 2542a 4436956i bk5: 2864a 4435118i bk6: 2494a 4437839i bk7: 2624a 4435764i bk8: 2986a 4430959i bk9: 3128a 4431428i bk10: 2222a 4438282i bk11: 2232a 4439165i bk12: 2014a 4440860i bk13: 2264a 4439084i bk14: 1820a 4444277i bk15: 1952a 4443775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.025032 
total_CMD = 4457165 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 4215134 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 4457165 
n_nop = 4396982 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.000991 
CoL_Bus_Util = 0.012516 
Either_Row_CoL_Bus_Util = 0.013503 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000332 
queue_avg = 0.116701 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.116701
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4457165 n_nop=4402305 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.02246
n_activity=281796 dram_eff=0.3552
bk0: 2778a 4437050i bk1: 2074a 4441273i bk2: 2296a 4440414i bk3: 1812a 4443090i bk4: 2802a 4435010i bk5: 2182a 4439057i bk6: 2668a 4437056i bk7: 2068a 4438817i bk8: 3086a 4431475i bk9: 2310a 4436480i bk10: 2320a 4438983i bk11: 1634a 4442738i bk12: 2222a 4440440i bk13: 1634a 4444479i bk14: 1972a 4444506i bk15: 1410a 4447750i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.022458 
total_CMD = 4457165 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 4234064 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 4457165 
n_nop = 4402305 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.001088 
CoL_Bus_Util = 0.011229 
Either_Row_CoL_Bus_Util = 0.012308 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000711 
queue_avg = 0.096981 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0969807
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4457165 n_nop=4396928 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.02506
n_activity=302088 dram_eff=0.3697
bk0: 2836a 4436076i bk1: 2480a 4438730i bk2: 2320a 4439330i bk3: 2092a 4440645i bk4: 2860a 4434048i bk5: 2562a 4435929i bk6: 2652a 4436072i bk7: 2464a 4437398i bk8: 3128a 4430882i bk9: 2998a 4430834i bk10: 2320a 4438589i bk11: 2136a 4438976i bk12: 2264a 4440085i bk13: 2012a 4440742i bk14: 1984a 4443224i bk15: 1782a 4444444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.025056 
total_CMD = 4457165 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 4215116 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 4457165 
n_nop = 4396928 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.000990 
CoL_Bus_Util = 0.012528 
Either_Row_CoL_Bus_Util = 0.013515 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000282 
queue_avg = 0.120653 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.120653
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4457165 n_nop=4402707 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.02232
n_activity=279186 dram_eff=0.3563
bk0: 2044a 4441791i bk1: 2722a 4437765i bk2: 1832a 4442928i bk3: 2272a 4441073i bk4: 2148a 4439466i bk5: 2794a 4436040i bk6: 2080a 4439718i bk7: 2640a 4437282i bk8: 2288a 4437194i bk9: 3086a 4431228i bk10: 1678a 4443335i bk11: 2232a 4439512i bk12: 1636a 4444348i bk13: 2214a 4440722i bk14: 1428a 4447033i bk15: 1940a 4444238i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.022320 
total_CMD = 4457165 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 4236828 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 4457165 
n_nop = 4402707 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.001065 
CoL_Bus_Util = 0.011160 
Either_Row_CoL_Bus_Util = 0.012218 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000551 
queue_avg = 0.094532 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0945323
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4457165 n_nop=4397523 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.02484
n_activity=297925 dram_eff=0.3716
bk0: 2458a 4438103i bk1: 2724a 4436238i bk2: 2112a 4440842i bk3: 2296a 4439075i bk4: 2546a 4436521i bk5: 2836a 4435042i bk6: 2486a 4437548i bk7: 2628a 4434982i bk8: 2968a 4431201i bk9: 3104a 4431386i bk10: 2152a 4439623i bk11: 2232a 4439562i bk12: 2008a 4440859i bk13: 2240a 4440253i bk14: 1796a 4444879i bk15: 1952a 4443605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.024840 
total_CMD = 4457165 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 4218348 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 4457165 
n_nop = 4397523 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.000965 
CoL_Bus_Util = 0.012420 
Either_Row_CoL_Bus_Util = 0.013381 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000285 
queue_avg = 0.117625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.117625

========= L2 cache stats =========
L2_cache_bank[0]: Access = 149180, Miss = 16148, Miss_rate = 0.108, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 169262, Miss = 19960, Miss_rate = 0.118, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 154546, Miss = 18936, Miss_rate = 0.123, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 178838, Miss = 20200, Miss_rate = 0.113, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 167688, Miss = 20152, Miss_rate = 0.120, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 149566, Miss = 16034, Miss_rate = 0.107, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 177226, Miss = 20364, Miss_rate = 0.115, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 156234, Miss = 18838, Miss_rate = 0.121, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 147546, Miss = 16026, Miss_rate = 0.109, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 168434, Miss = 19908, Miss_rate = 0.118, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 155120, Miss = 18828, Miss_rate = 0.121, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 176752, Miss = 20012, Miss_rate = 0.113, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 1950392
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1156
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1234015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 329140
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 78724
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1527488
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 332754
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 90120
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.095
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=1950392
icnt_total_pkts_simt_to_mem=737171
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 61.4504
	minimum = 5
	maximum = 843
Network latency average = 57.3615
	minimum = 5
	maximum = 843
Slowest packet = 2479016
Flit latency average = 54.1891
	minimum = 5
	maximum = 843
Slowest flit = 2642257
Fragmentation average = 0.00339721
	minimum = 0
	maximum = 167
Injected packet rate average = 0.192847
	minimum = 0.0692723 (at node 9)
	maximum = 0.495287 (at node 20)
Accepted packet rate average = 0.192847
	minimum = 0.0835717 (at node 25)
	maximum = 0.31056 (at node 13)
Injected flit rate average = 0.205149
	minimum = 0.0896092 (at node 9)
	maximum = 0.495287 (at node 20)
Accepted flit rate average= 0.205149
	minimum = 0.115348 (at node 25)
	maximum = 0.31056 (at node 13)
Injected packet length average = 1.06379
Accepted packet length average = 1.06379
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.6824 (54 samples)
	minimum = 5 (54 samples)
	maximum = 226.926 (54 samples)
Network latency average = 21.3136 (54 samples)
	minimum = 5 (54 samples)
	maximum = 223.648 (54 samples)
Flit latency average = 20.4432 (54 samples)
	minimum = 5 (54 samples)
	maximum = 223.037 (54 samples)
Fragmentation average = 0.00249785 (54 samples)
	minimum = 0 (54 samples)
	maximum = 67.5556 (54 samples)
Injected packet rate average = 0.0742572 (54 samples)
	minimum = 0.0277505 (54 samples)
	maximum = 0.206964 (54 samples)
Accepted packet rate average = 0.0742572 (54 samples)
	minimum = 0.0261604 (54 samples)
	maximum = 0.11352 (54 samples)
Injected flit rate average = 0.079138 (54 samples)
	minimum = 0.035996 (54 samples)
	maximum = 0.207143 (54 samples)
Accepted flit rate average = 0.079138 (54 samples)
	minimum = 0.0354747 (54 samples)
	maximum = 0.11352 (54 samples)
Injected packet size average = 1.06573 (54 samples)
Accepted packet size average = 1.06573 (54 samples)
Hops average = 1 (54 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 31 sec (511 sec)
gpgpu_simulation_rate = 463431 (inst/sec)
gpgpu_simulation_rate = 2832 (cycle/sec)
gpgpu_silicon_slowdown = 105932x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a30717d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 55 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 55: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 55 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 1473631
gpu_tot_sim_insn = 236833496
gpu_tot_ipc =     160.7142
gpu_tot_issued_cta = 10021
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 33.4192% 
max_total_param_size = 0
gpu_stall_dramfull = 179787
gpu_stall_icnt2sh    = 354740
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3874
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7738
L2_BW  =       0.0515 GB/Sec
L2_BW_total  =      12.7068 GB/Sec
gpu_total_sim_rate=461663

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3887290
	L1I_total_cache_misses = 62159
	L1I_total_cache_miss_rate = 0.0160
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 30724
L1D_cache:
	L1D_cache_core[0]: Access = 43602, Miss = 26631, Miss_rate = 0.611, Pending_hits = 2706, Reservation_fails = 15154
	L1D_cache_core[1]: Access = 43283, Miss = 26165, Miss_rate = 0.605, Pending_hits = 2917, Reservation_fails = 18115
	L1D_cache_core[2]: Access = 42947, Miss = 25885, Miss_rate = 0.603, Pending_hits = 2975, Reservation_fails = 17014
	L1D_cache_core[3]: Access = 43219, Miss = 26089, Miss_rate = 0.604, Pending_hits = 2899, Reservation_fails = 14716
	L1D_cache_core[4]: Access = 42948, Miss = 25845, Miss_rate = 0.602, Pending_hits = 3010, Reservation_fails = 16182
	L1D_cache_core[5]: Access = 43364, Miss = 26352, Miss_rate = 0.608, Pending_hits = 2770, Reservation_fails = 14154
	L1D_cache_core[6]: Access = 43316, Miss = 26038, Miss_rate = 0.601, Pending_hits = 2797, Reservation_fails = 15975
	L1D_cache_core[7]: Access = 43173, Miss = 25851, Miss_rate = 0.599, Pending_hits = 3004, Reservation_fails = 16900
	L1D_cache_core[8]: Access = 43477, Miss = 26668, Miss_rate = 0.613, Pending_hits = 2748, Reservation_fails = 17352
	L1D_cache_core[9]: Access = 42695, Miss = 26080, Miss_rate = 0.611, Pending_hits = 2856, Reservation_fails = 18732
	L1D_cache_core[10]: Access = 42437, Miss = 25784, Miss_rate = 0.608, Pending_hits = 2962, Reservation_fails = 18501
	L1D_cache_core[11]: Access = 43444, Miss = 26071, Miss_rate = 0.600, Pending_hits = 2791, Reservation_fails = 15406
	L1D_cache_core[12]: Access = 43203, Miss = 26383, Miss_rate = 0.611, Pending_hits = 2786, Reservation_fails = 15737
	L1D_cache_core[13]: Access = 42850, Miss = 25495, Miss_rate = 0.595, Pending_hits = 3140, Reservation_fails = 13653
	L1D_cache_core[14]: Access = 42834, Miss = 26347, Miss_rate = 0.615, Pending_hits = 2927, Reservation_fails = 18350
	L1D_total_cache_accesses = 646792
	L1D_total_cache_misses = 391684
	L1D_total_cache_miss_rate = 0.6056
	L1D_total_cache_pending_hits = 43288
	L1D_total_cache_reservation_fails = 245941
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 234087
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 43278
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 381888
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 245821
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 233997
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 156586
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9796
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3825131
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 62159
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 30724
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 480400
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 234087
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 166392
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3887290

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 199893
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 126
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 45802
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 120
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 30724
ctas_completed 10021, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
37212, 25821, 12555, 12555, 12555, 12555, 12555, 12555, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 
gpgpu_n_tot_thrd_icount = 245908128
gpgpu_n_tot_w_icount = 7684629
gpgpu_n_stall_shd_mem = 432930
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 381888
gpgpu_n_mem_write_global = 166392
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7686400
gpgpu_n_store_insn = 2662272
gpgpu_n_shmem_insn = 86200552
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7450080
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 100296
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 25530
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 307104
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1559968	W0_Idle:10732447	W0_Scoreboard:9076132	W1:6004	W2:5624	W3:5244	W4:4864	W5:4484	W6:4104	W7:3724	W8:3344	W9:2964	W10:2584	W11:2204	W12:1824	W13:1444	W14:1064	W15:646	W16:483404	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7151103
single_issue_nums: WS0:3951735	WS1:3732894	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3055104 {8:381888,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11980224 {72:166392,}
traffic_breakdown_coretomem[INST_ACC_R] = 180336 {8:22542,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 61102080 {40:1527552,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2662272 {8:332784,}
traffic_breakdown_memtocore[INST_ACC_R] = 3606720 {40:90168,}
maxmflatency = 1588 
max_icnt2mem_latency = 1696 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 275 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 67 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1093411 	614804 	139710 	12441 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	21350 	976 	191 	478415 	27775 	28384 	11638 	1567 	541 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	185774 	226078 	225352 	290692 	714174 	218228 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1200 	355 	33 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       7336      5322      7496      5974      6372      4623      6746      5087      5823      4155      6655      5214      6179      4720      6133      5622
dram[1]:       5382      5863      5662      6680      4963      5531      5360      5960      4102      4669      4814      5453      4529      4523      4969      5589
dram[2]:       5485      6879      6064      7771      4657      6009      4937      6880      4121      5568      5227      6724      4850      6045      5462      6292
dram[3]:       5762      5093      6104      5664      5299      4508      5787      5329      4650      3905      5280      4949      4403      4440      5349      4886
dram[4]:       7495      5274      7441      6098      6172      4576      6377      5140      5549      3988      6356      5440      6306      4266      6466      5588
dram[5]:       5233      6129      5474      6879      4632      5636      5091      6129      3938      4673      4930      5695      4746      4693      5064      5890
maximum mf latency per bank:
dram[0]:        673      1299      1046      1323      1088      1307      1216       904      1392       872      1482       869      1495      1128      1499      1247
dram[1]:        760       881       763      1338       709      1389       970      1459      1053      1480      1053      1488      1017       931      1028       927
dram[2]:       1288       738      1377      1010      1382       996       929      1176       989      1332       943      1493      1100      1490      1227      1499
dram[3]:        859       850      1364       848      1431       658      1584       945      1588      1013      1585      1035       834      1065       824       900
dram[4]:        822      1214      1013      1263      1044      1271      1169       952      1314       891      1447       899      1457      1164      1441      1177
dram[5]:        720       938       743      1208       709      1321       759      1346       910      1509      1060      1555      1078       961       987       963
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4538644 n_nop=4483914 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.02202
n_activity=281418 dram_eff=0.3551
bk0: 2066a 4523260i bk1: 2748a 4519093i bk2: 1836a 4524449i bk3: 2280a 4522575i bk4: 2180a 4520690i bk5: 2796a 4517145i bk6: 2086a 4520762i bk7: 2644a 4517568i bk8: 2304a 4518497i bk9: 3084a 4513850i bk10: 1720a 4523549i bk11: 2232a 4521298i bk12: 1628a 4525622i bk13: 2216a 4522323i bk14: 1446a 4528722i bk15: 1944a 4526126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.022019 
total_CMD = 4538644 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 4316382 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 4538644 
n_nop = 4483914 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.001054 
CoL_Bus_Util = 0.011009 
Either_Row_CoL_Bus_Util = 0.012059 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000402 
queue_avg = 0.092623 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0926228
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4538644 n_nop=4478461 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.02458
n_activity=301921 dram_eff=0.3695
bk0: 2458a 4520109i bk1: 2840a 4517145i bk2: 2116a 4522148i bk3: 2296a 4520992i bk4: 2542a 4518435i bk5: 2864a 4516597i bk6: 2494a 4519318i bk7: 2624a 4517243i bk8: 2986a 4512438i bk9: 3128a 4512907i bk10: 2222a 4519761i bk11: 2232a 4520644i bk12: 2014a 4522339i bk13: 2264a 4520563i bk14: 1820a 4525756i bk15: 1952a 4525254i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.024582 
total_CMD = 4538644 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 4296613 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 4538644 
n_nop = 4478461 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.000973 
CoL_Bus_Util = 0.012291 
Either_Row_CoL_Bus_Util = 0.013260 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000332 
queue_avg = 0.114606 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.114606
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4538644 n_nop=4483784 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.02205
n_activity=281796 dram_eff=0.3552
bk0: 2778a 4518529i bk1: 2074a 4522752i bk2: 2296a 4521893i bk3: 1812a 4524569i bk4: 2802a 4516489i bk5: 2182a 4520536i bk6: 2668a 4518535i bk7: 2068a 4520296i bk8: 3086a 4512954i bk9: 2310a 4517959i bk10: 2320a 4520462i bk11: 1634a 4524217i bk12: 2222a 4521919i bk13: 1634a 4525958i bk14: 1972a 4525985i bk15: 1410a 4529229i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.022055 
total_CMD = 4538644 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 4315543 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 4538644 
n_nop = 4483784 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.001069 
CoL_Bus_Util = 0.011027 
Either_Row_CoL_Bus_Util = 0.012087 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000711 
queue_avg = 0.095240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0952397
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4538644 n_nop=4478407 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.02461
n_activity=302088 dram_eff=0.3697
bk0: 2836a 4517555i bk1: 2480a 4520209i bk2: 2320a 4520809i bk3: 2092a 4522124i bk4: 2860a 4515527i bk5: 2562a 4517408i bk6: 2652a 4517551i bk7: 2464a 4518877i bk8: 3128a 4512361i bk9: 2998a 4512313i bk10: 2320a 4520068i bk11: 2136a 4520455i bk12: 2264a 4521564i bk13: 2012a 4522221i bk14: 1984a 4524703i bk15: 1782a 4525923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.024606 
total_CMD = 4538644 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 4296595 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 4538644 
n_nop = 4478407 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.000973 
CoL_Bus_Util = 0.012303 
Either_Row_CoL_Bus_Util = 0.013272 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000282 
queue_avg = 0.118487 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.118487
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4538644 n_nop=4484186 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.02192
n_activity=279186 dram_eff=0.3563
bk0: 2044a 4523270i bk1: 2722a 4519244i bk2: 1832a 4524407i bk3: 2272a 4522552i bk4: 2148a 4520945i bk5: 2794a 4517519i bk6: 2080a 4521197i bk7: 2640a 4518761i bk8: 2288a 4518673i bk9: 3086a 4512707i bk10: 1678a 4524814i bk11: 2232a 4520991i bk12: 1636a 4525827i bk13: 2214a 4522201i bk14: 1428a 4528512i bk15: 1940a 4525717i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.021919 
total_CMD = 4538644 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 4318307 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 4538644 
n_nop = 4484186 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.001046 
CoL_Bus_Util = 0.010960 
Either_Row_CoL_Bus_Util = 0.011999 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000551 
queue_avg = 0.092835 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0928352
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4538644 n_nop=4479002 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.02439
n_activity=297925 dram_eff=0.3716
bk0: 2458a 4519582i bk1: 2724a 4517717i bk2: 2112a 4522321i bk3: 2296a 4520554i bk4: 2546a 4518000i bk5: 2836a 4516521i bk6: 2486a 4519027i bk7: 2628a 4516461i bk8: 2968a 4512680i bk9: 3104a 4512865i bk10: 2152a 4521102i bk11: 2232a 4521041i bk12: 2008a 4522338i bk13: 2240a 4521732i bk14: 1796a 4526358i bk15: 1952a 4525084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.024395 
total_CMD = 4538644 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 4299827 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 4538644 
n_nop = 4479002 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.000947 
CoL_Bus_Util = 0.012197 
Either_Row_CoL_Bus_Util = 0.013141 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000285 
queue_avg = 0.115513 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.115513

========= L2 cache stats =========
L2_cache_bank[0]: Access = 149218, Miss = 16148, Miss_rate = 0.108, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 169262, Miss = 19960, Miss_rate = 0.118, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 154554, Miss = 18936, Miss_rate = 0.123, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 178838, Miss = 20200, Miss_rate = 0.113, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 167696, Miss = 20152, Miss_rate = 0.120, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 149596, Miss = 16034, Miss_rate = 0.107, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 177234, Miss = 20364, Miss_rate = 0.115, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 156234, Miss = 18838, Miss_rate = 0.121, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 147588, Miss = 16026, Miss_rate = 0.109, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 168434, Miss = 19908, Miss_rate = 0.118, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 155128, Miss = 18828, Miss_rate = 0.121, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 176752, Miss = 20012, Miss_rate = 0.113, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 1950534
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1156
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1234079
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 329170
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 78772
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1527552
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 332784
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 90168
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.093
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=1950534
icnt_total_pkts_simt_to_mem=737229
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2521322
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2687563
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 3)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 3)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 3)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 3)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.3664 (55 samples)
	minimum = 5 (55 samples)
	maximum = 223.018 (55 samples)
Network latency average = 21.0184 (55 samples)
	minimum = 5 (55 samples)
	maximum = 219.691 (55 samples)
Flit latency average = 20.1624 (55 samples)
	minimum = 5 (55 samples)
	maximum = 219.073 (55 samples)
Fragmentation average = 0.00245243 (55 samples)
	minimum = 0 (55 samples)
	maximum = 66.3273 (55 samples)
Injected packet rate average = 0.0729118 (55 samples)
	minimum = 0.027246 (55 samples)
	maximum = 0.20323 (55 samples)
Accepted packet rate average = 0.0729118 (55 samples)
	minimum = 0.0256847 (55 samples)
	maximum = 0.111554 (55 samples)
Injected flit rate average = 0.0777043 (55 samples)
	minimum = 0.0353415 (55 samples)
	maximum = 0.203417 (55 samples)
Accepted flit rate average = 0.0777043 (55 samples)
	minimum = 0.0348297 (55 samples)
	maximum = 0.111554 (55 samples)
Injected packet size average = 1.06573 (55 samples)
Accepted packet size average = 1.06573 (55 samples)
Hops average = 1 (55 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 33 sec (513 sec)
gpgpu_simulation_rate = 461663 (inst/sec)
gpgpu_simulation_rate = 2872 (cycle/sec)
gpgpu_silicon_slowdown = 104456x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (13,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 5 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 56 '_Z13lud_perimeterPfii'
Destroy streams for kernel 56: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 56 
gpu_sim_cycle = 25570
gpu_sim_insn = 255840
gpu_ipc =      10.0055
gpu_tot_sim_cycle = 1499201
gpu_tot_sim_insn = 237089336
gpu_tot_ipc =     158.1438
gpu_tot_issued_cta = 10034
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 32.7237% 
max_total_param_size = 0
gpu_stall_dramfull = 179787
gpu_stall_icnt2sh    = 354740
partiton_level_parallism =       0.0792
partiton_level_parallism_total  =       0.3821
partiton_level_parallism_util =       1.0433
partiton_level_parallism_util_total  =       1.7694
L2_BW  =       2.7370 GB/Sec
L2_BW_total  =      12.5368 GB/Sec
gpu_total_sim_rate=458586

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3895220
	L1I_total_cache_misses = 63172
	L1I_total_cache_miss_rate = 0.0162
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 30724
L1D_cache:
	L1D_cache_core[0]: Access = 43681, Miss = 26679, Miss_rate = 0.611, Pending_hits = 2706, Reservation_fails = 15154
	L1D_cache_core[1]: Access = 43362, Miss = 26213, Miss_rate = 0.605, Pending_hits = 2917, Reservation_fails = 18115
	L1D_cache_core[2]: Access = 42947, Miss = 25885, Miss_rate = 0.603, Pending_hits = 2975, Reservation_fails = 17014
	L1D_cache_core[3]: Access = 43219, Miss = 26089, Miss_rate = 0.604, Pending_hits = 2899, Reservation_fails = 14716
	L1D_cache_core[4]: Access = 43027, Miss = 25877, Miss_rate = 0.601, Pending_hits = 3010, Reservation_fails = 16182
	L1D_cache_core[5]: Access = 43443, Miss = 26400, Miss_rate = 0.608, Pending_hits = 2770, Reservation_fails = 14154
	L1D_cache_core[6]: Access = 43395, Miss = 26086, Miss_rate = 0.601, Pending_hits = 2797, Reservation_fails = 15975
	L1D_cache_core[7]: Access = 43252, Miss = 25899, Miss_rate = 0.599, Pending_hits = 3004, Reservation_fails = 16900
	L1D_cache_core[8]: Access = 43556, Miss = 26716, Miss_rate = 0.613, Pending_hits = 2748, Reservation_fails = 17352
	L1D_cache_core[9]: Access = 42774, Miss = 26128, Miss_rate = 0.611, Pending_hits = 2856, Reservation_fails = 18732
	L1D_cache_core[10]: Access = 42516, Miss = 25832, Miss_rate = 0.608, Pending_hits = 2962, Reservation_fails = 18501
	L1D_cache_core[11]: Access = 43523, Miss = 26119, Miss_rate = 0.600, Pending_hits = 2791, Reservation_fails = 15406
	L1D_cache_core[12]: Access = 43282, Miss = 26431, Miss_rate = 0.611, Pending_hits = 2786, Reservation_fails = 15737
	L1D_cache_core[13]: Access = 42929, Miss = 25543, Miss_rate = 0.595, Pending_hits = 3140, Reservation_fails = 13653
	L1D_cache_core[14]: Access = 42913, Miss = 26395, Miss_rate = 0.615, Pending_hits = 2927, Reservation_fails = 18350
	L1D_total_cache_accesses = 647819
	L1D_total_cache_misses = 392292
	L1D_total_cache_miss_rate = 0.6056
	L1D_total_cache_pending_hits = 43288
	L1D_total_cache_reservation_fails = 245941
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 234204
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55250
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 43278
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 382496
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 245821
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 234114
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 156989
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9796
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3832048
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 63172
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 30724
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 481024
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 234204
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 166795
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3895220

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 199893
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 126
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 45802
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 120
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 30724
ctas_completed 10034, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
38418, 25821, 12555, 12555, 12555, 12555, 12555, 12555, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 
gpgpu_n_tot_thrd_icount = 246409824
gpgpu_n_tot_w_icount = 7700307
gpgpu_n_stall_shd_mem = 435842
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 382496
gpgpu_n_mem_write_global = 166795
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7696384
gpgpu_n_store_insn = 2668720
gpgpu_n_shmem_insn = 86283336
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7452576
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 103208
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 25530
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 307104
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1560631	W0_Idle:11213732	W0_Scoreboard:9237970	W1:6004	W2:5624	W3:5244	W4:4864	W5:4484	W6:4104	W7:3724	W8:3344	W9:2964	W10:2584	W11:2204	W12:1824	W13:1444	W14:1064	W15:646	W16:498731	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7151454
single_issue_nums: WS0:3967413	WS1:3732894	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3059968 {8:382496,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12009240 {72:166795,}
traffic_breakdown_coretomem[INST_ACC_R] = 188440 {8:23555,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 61199360 {40:1529984,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2668720 {8:333590,}
traffic_breakdown_memtocore[INST_ACC_R] = 3768800 {40:94220,}
maxmflatency = 1588 
max_icnt2mem_latency = 1696 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 274 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 66 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1096649 	614804 	139710 	12441 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	22350 	986 	194 	479426 	27775 	28384 	11638 	1567 	541 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	189010 	226080 	225352 	290692 	714174 	218228 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1231 	355 	33 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       7345      5322      7505      5974      6379      4623      6754      5087      5869      4167      6668      5214      6189      4720      6144      5622
dram[1]:       5382      5863      5662      6680      4963      5531      5360      5960      4114      4682      4814      5453      4529      4523      4969      5589
dram[2]:       5485      6887      6064      7780      4657      6016      4937      6887      4132      5614      5227      6736      4850      6055      5462      6304
dram[3]:       5762      5093      6104      5664      5299      4508      5787      5329      4661      3917      5280      4949      4403      4440      5349      4886
dram[4]:       7504      5274      7450      6098      6179      4576      6384      5140      5602      3999      6369      5440      6316      4266      6477      5588
dram[5]:       5233      6129      5474      6879      4632      5636      5091      6129      3952      4684      4930      5695      4746      4693      5064      5890
maximum mf latency per bank:
dram[0]:        673      1299      1046      1323      1088      1307      1216       904      1392       872      1482       869      1495      1128      1499      1247
dram[1]:        760       881       763      1338       709      1389       970      1459      1053      1480      1053      1488      1017       931      1028       927
dram[2]:       1288       738      1377      1010      1382       996       929      1176       989      1332       943      1493      1100      1490      1227      1499
dram[3]:        859       850      1364       848      1431       658      1584       945      1588      1013      1585      1035       834      1065       824       900
dram[4]:        822      1214      1013      1263      1044      1271      1169       952      1314       891      1447       899      1457      1164      1441      1177
dram[5]:        720       938       743      1208       709      1321       759      1346       910      1509      1060      1555      1078       961       987       963
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4617397 n_nop=4562667 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.02164
n_activity=281418 dram_eff=0.3551
bk0: 2066a 4602013i bk1: 2748a 4597846i bk2: 1836a 4603202i bk3: 2280a 4601328i bk4: 2180a 4599443i bk5: 2796a 4595898i bk6: 2086a 4599515i bk7: 2644a 4596321i bk8: 2304a 4597250i bk9: 3084a 4592603i bk10: 1720a 4602302i bk11: 2232a 4600051i bk12: 1628a 4604375i bk13: 2216a 4601076i bk14: 1446a 4607475i bk15: 1944a 4604879i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.021643 
total_CMD = 4617397 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 4395135 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 4617397 
n_nop = 4562667 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.001036 
CoL_Bus_Util = 0.010822 
Either_Row_CoL_Bus_Util = 0.011853 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000402 
queue_avg = 0.091043 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0910431
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4617397 n_nop=4557214 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.02416
n_activity=301921 dram_eff=0.3695
bk0: 2458a 4598862i bk1: 2840a 4595898i bk2: 2116a 4600901i bk3: 2296a 4599745i bk4: 2542a 4597188i bk5: 2864a 4595350i bk6: 2494a 4598071i bk7: 2624a 4595996i bk8: 2986a 4591191i bk9: 3128a 4591660i bk10: 2222a 4598514i bk11: 2232a 4599397i bk12: 2014a 4601092i bk13: 2264a 4599316i bk14: 1820a 4604509i bk15: 1952a 4604007i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.024163 
total_CMD = 4617397 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 4375366 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 4617397 
n_nop = 4557214 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.000957 
CoL_Bus_Util = 0.012081 
Either_Row_CoL_Bus_Util = 0.013034 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000332 
queue_avg = 0.112651 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.112651
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4617397 n_nop=4562537 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.02168
n_activity=281796 dram_eff=0.3552
bk0: 2778a 4597282i bk1: 2074a 4601505i bk2: 2296a 4600646i bk3: 1812a 4603322i bk4: 2802a 4595242i bk5: 2182a 4599289i bk6: 2668a 4597288i bk7: 2068a 4599049i bk8: 3086a 4591707i bk9: 2310a 4596712i bk10: 2320a 4599215i bk11: 1634a 4602970i bk12: 2222a 4600672i bk13: 1634a 4604711i bk14: 1972a 4604738i bk15: 1410a 4607982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.021678 
total_CMD = 4617397 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 4394296 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 4617397 
n_nop = 4562537 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.001050 
CoL_Bus_Util = 0.010839 
Either_Row_CoL_Bus_Util = 0.011881 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000711 
queue_avg = 0.093615 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0936153
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4617397 n_nop=4557160 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.02419
n_activity=302088 dram_eff=0.3697
bk0: 2836a 4596308i bk1: 2480a 4598962i bk2: 2320a 4599562i bk3: 2092a 4600877i bk4: 2860a 4594280i bk5: 2562a 4596161i bk6: 2652a 4596304i bk7: 2464a 4597630i bk8: 3128a 4591114i bk9: 2998a 4591066i bk10: 2320a 4598821i bk11: 2136a 4599208i bk12: 2264a 4600317i bk13: 2012a 4600974i bk14: 1984a 4603456i bk15: 1782a 4604676i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.024187 
total_CMD = 4617397 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 4375348 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 4617397 
n_nop = 4557160 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.000956 
CoL_Bus_Util = 0.012093 
Either_Row_CoL_Bus_Util = 0.013046 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000282 
queue_avg = 0.116466 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.116466
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4617397 n_nop=4562939 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.02155
n_activity=279186 dram_eff=0.3563
bk0: 2044a 4602023i bk1: 2722a 4597997i bk2: 1832a 4603160i bk3: 2272a 4601305i bk4: 2148a 4599698i bk5: 2794a 4596272i bk6: 2080a 4599950i bk7: 2640a 4597514i bk8: 2288a 4597426i bk9: 3086a 4591460i bk10: 1678a 4603567i bk11: 2232a 4599744i bk12: 1636a 4604580i bk13: 2214a 4600954i bk14: 1428a 4607265i bk15: 1940a 4604470i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.021545 
total_CMD = 4617397 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 4397060 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 4617397 
n_nop = 4562939 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.001028 
CoL_Bus_Util = 0.010773 
Either_Row_CoL_Bus_Util = 0.011794 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000551 
queue_avg = 0.091252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0912518
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4617397 n_nop=4557755 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.02398
n_activity=297925 dram_eff=0.3716
bk0: 2458a 4598335i bk1: 2724a 4596470i bk2: 2112a 4601074i bk3: 2296a 4599307i bk4: 2546a 4596753i bk5: 2836a 4595274i bk6: 2486a 4597780i bk7: 2628a 4595214i bk8: 2968a 4591433i bk9: 3104a 4591618i bk10: 2152a 4599855i bk11: 2232a 4599794i bk12: 2008a 4601091i bk13: 2240a 4600485i bk14: 1796a 4605111i bk15: 1952a 4603837i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.023978 
total_CMD = 4617397 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 4378580 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 4617397 
n_nop = 4557755 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.000931 
CoL_Bus_Util = 0.011989 
Either_Row_CoL_Bus_Util = 0.012917 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000285 
queue_avg = 0.113543 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.113543

========= L2 cache stats =========
L2_cache_bank[0]: Access = 150272, Miss = 16148, Miss_rate = 0.107, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 169814, Miss = 19960, Miss_rate = 0.118, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 154986, Miss = 18936, Miss_rate = 0.122, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 179390, Miss = 20200, Miss_rate = 0.113, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 168128, Miss = 20152, Miss_rate = 0.120, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 150592, Miss = 16034, Miss_rate = 0.106, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 177666, Miss = 20364, Miss_rate = 0.115, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 156666, Miss = 18838, Miss_rate = 0.120, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 148636, Miss = 16026, Miss_rate = 0.108, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 168866, Miss = 19908, Miss_rate = 0.118, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 155624, Miss = 18828, Miss_rate = 0.121, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 177184, Miss = 20012, Miss_rate = 0.113, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 1957824
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1151
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1236511
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 329976
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 82824
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1529984
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 333590
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 94220
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.092
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=1957824
icnt_total_pkts_simt_to_mem=739656
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.05733
	minimum = 5
	maximum = 16
Network latency average = 5.05733
	minimum = 5
	maximum = 16
Slowest packet = 2521372
Flit latency average = 5.01935
	minimum = 5
	maximum = 16
Slowest flit = 2687764
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0134909
	minimum = 0 (at node 2)
	maximum = 0.0412202 (at node 15)
Accepted packet rate average = 0.0134909
	minimum = 0 (at node 2)
	maximum = 0.0221353 (at node 0)
Injected flit rate average = 0.0140747
	minimum = 0 (at node 2)
	maximum = 0.0412202 (at node 15)
Accepted flit rate average= 0.0140747
	minimum = 0 (at node 2)
	maximum = 0.0221353 (at node 0)
Injected packet length average = 1.04327
Accepted packet length average = 1.04327
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.0573 (56 samples)
	minimum = 5 (56 samples)
	maximum = 219.321 (56 samples)
Network latency average = 20.7334 (56 samples)
	minimum = 5 (56 samples)
	maximum = 216.054 (56 samples)
Flit latency average = 19.892 (56 samples)
	minimum = 5 (56 samples)
	maximum = 215.446 (56 samples)
Fragmentation average = 0.00240864 (56 samples)
	minimum = 0 (56 samples)
	maximum = 65.1429 (56 samples)
Injected packet rate average = 0.0718507 (56 samples)
	minimum = 0.0267594 (56 samples)
	maximum = 0.200337 (56 samples)
Accepted packet rate average = 0.0718507 (56 samples)
	minimum = 0.0252261 (56 samples)
	maximum = 0.109957 (56 samples)
Injected flit rate average = 0.076568 (56 samples)
	minimum = 0.0347104 (56 samples)
	maximum = 0.200521 (56 samples)
Accepted flit rate average = 0.076568 (56 samples)
	minimum = 0.0342077 (56 samples)
	maximum = 0.109957 (56 samples)
Injected packet size average = 1.06565 (56 samples)
Accepted packet size average = 1.06565 (56 samples)
Hops average = 1 (56 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 37 sec (517 sec)
gpgpu_simulation_rate = 458586 (inst/sec)
gpgpu_simulation_rate = 2899 (cycle/sec)
gpgpu_silicon_slowdown = 103483x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (13,13,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 3 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 57 '_Z12lud_internalPfii'
Destroy streams for kernel 57: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 57 
gpu_sim_cycle = 8931
gpu_sim_insn = 4023552
gpu_ipc =     450.5153
gpu_tot_sim_cycle = 1508132
gpu_tot_sim_insn = 241112888
gpu_tot_ipc =     159.8752
gpu_tot_issued_cta = 10203
gpu_occupancy = 74.1276% 
gpu_tot_occupancy = 33.0721% 
max_total_param_size = 0
gpu_stall_dramfull = 184971
gpu_stall_icnt2sh    = 365952
partiton_level_parallism =       1.1195
partiton_level_parallism_total  =       0.3865
partiton_level_parallism_util =       1.8653
partiton_level_parallism_util_total  =       1.7710
L2_BW  =      37.1746 GB/Sec
L2_BW_total  =      12.6827 GB/Sec
gpu_total_sim_rate=460139

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3958764
	L1I_total_cache_misses = 64483
	L1I_total_cache_miss_rate = 0.0163
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 31049
L1D_cache:
	L1D_cache_core[0]: Access = 44449, Miss = 27207, Miss_rate = 0.612, Pending_hits = 2715, Reservation_fails = 15610
	L1D_cache_core[1]: Access = 44194, Miss = 26747, Miss_rate = 0.605, Pending_hits = 2917, Reservation_fails = 18970
	L1D_cache_core[2]: Access = 43779, Miss = 26423, Miss_rate = 0.604, Pending_hits = 3050, Reservation_fails = 17493
	L1D_cache_core[3]: Access = 43859, Miss = 26489, Miss_rate = 0.604, Pending_hits = 2911, Reservation_fails = 16471
	L1D_cache_core[4]: Access = 43731, Miss = 26357, Miss_rate = 0.603, Pending_hits = 3036, Reservation_fails = 17595
	L1D_cache_core[5]: Access = 44147, Miss = 26890, Miss_rate = 0.609, Pending_hits = 2778, Reservation_fails = 15590
	L1D_cache_core[6]: Access = 44035, Miss = 26540, Miss_rate = 0.603, Pending_hits = 2829, Reservation_fails = 17571
	L1D_cache_core[7]: Access = 43892, Miss = 26347, Miss_rate = 0.600, Pending_hits = 3020, Reservation_fails = 18683
	L1D_cache_core[8]: Access = 44260, Miss = 27229, Miss_rate = 0.615, Pending_hits = 2769, Reservation_fails = 18542
	L1D_cache_core[9]: Access = 43414, Miss = 26545, Miss_rate = 0.611, Pending_hits = 2898, Reservation_fails = 19750
	L1D_cache_core[10]: Access = 43284, Miss = 26364, Miss_rate = 0.609, Pending_hits = 2993, Reservation_fails = 19303
	L1D_cache_core[11]: Access = 44355, Miss = 26645, Miss_rate = 0.601, Pending_hits = 2829, Reservation_fails = 16133
	L1D_cache_core[12]: Access = 43922, Miss = 26895, Miss_rate = 0.612, Pending_hits = 2800, Reservation_fails = 16561
	L1D_cache_core[13]: Access = 43761, Miss = 26118, Miss_rate = 0.597, Pending_hits = 3171, Reservation_fails = 14584
	L1D_cache_core[14]: Access = 43553, Miss = 26827, Miss_rate = 0.616, Pending_hits = 2927, Reservation_fails = 19433
	L1D_total_cache_accesses = 658635
	L1D_total_cache_misses = 399623
	L1D_total_cache_miss_rate = 0.6067
	L1D_total_cache_pending_hits = 43643
	L1D_total_cache_reservation_fails = 262289
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 238260
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55782
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 43633
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 389721
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 262169
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 238170
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 159587
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9902
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3894281
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 64483
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 31049
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 489136
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 238260
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 169499
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3958764

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 208181
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 126
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 53862
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 120
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 31049
ctas_completed 10203, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
38697, 26100, 12834, 12834, 12834, 12834, 12834, 12834, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 
gpgpu_n_tot_thrd_icount = 250433376
gpgpu_n_tot_w_icount = 7826043
gpgpu_n_stall_shd_mem = 443257
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 389721
gpgpu_n_mem_write_global = 169499
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7826176
gpgpu_n_store_insn = 2711984
gpgpu_n_shmem_insn = 87754312
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7582368
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 103208
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 27537
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 312512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1590652	W0_Idle:11220254	W0_Scoreboard:9327867	W1:6004	W2:5624	W3:5244	W4:4864	W5:4484	W6:4104	W7:3724	W8:3344	W9:2964	W10:2584	W11:2204	W12:1824	W13:1444	W14:1064	W15:646	W16:498731	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7277190
single_issue_nums: WS0:4030281	WS1:3795762	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3117768 {8:389721,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12203928 {72:169499,}
traffic_breakdown_coretomem[INST_ACC_R] = 188992 {8:23624,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 62355360 {40:1558884,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2711984 {8:338998,}
traffic_breakdown_memtocore[INST_ACC_R] = 3779840 {40:94496,}
maxmflatency = 1588 
max_icnt2mem_latency = 1696 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 275 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 67 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1113994 	626982 	143508 	13428 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	22395 	1000 	194 	487540 	28212 	29055 	11902 	1838 	723 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	191129 	229245 	228235 	294978 	728550 	225687 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1238 	363 	35 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       7555      5379      7592      6008      6475      4656      6882      5115      6107      4485      7103      5271      6744      4777      6747      5685
dram[1]:       5442      5902      5702      6710      4992      5557      5386      5983      4374      4914      4877      5498      4579      4564      5060      5662
dram[2]:       5533      7090      6097      7913      4689      6161      4962      7084      4372      5926      5283      7193      4906      6607      5524      6890
dram[3]:       5794      5154      6133      5707      5326      4537      5809      5355      4826      4207      5325      5013      4442      4492      5408      4986
dram[4]:       7725      5326      7568      6135      6323      4607      6582      5166      5931      4252      6802      5500      6832      4328      7020      5660
dram[5]:       5300      6165      5519      6910      4664      5660      5118      6152      4306      4870      4995      5737      4795      4734      5155      5959
maximum mf latency per bank:
dram[0]:       1306      1299      1046      1323      1088      1307      1216       904      1392       872      1482       869      1495      1128      1499      1247
dram[1]:        760       881       763      1338       709      1389       970      1459      1053      1480      1053      1488      1017       931      1028       927
dram[2]:       1288      1294      1377      1010      1382       996       929      1176       989      1332       943      1493      1100      1490      1227      1499
dram[3]:        859       850      1364       848      1431       658      1584       945      1588      1013      1585      1035       834      1065       824       900
dram[4]:       1209      1214      1013      1263      1044      1271      1169       952      1314       891      1447       899      1457      1164      1441      1177
dram[5]:        720       938       743      1208       709      1321       759      1346       910      1509      1060      1555      1078       961       987       963
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4644902 n_nop=4590172 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.02152
n_activity=281418 dram_eff=0.3551
bk0: 2066a 4629518i bk1: 2748a 4625351i bk2: 1836a 4630707i bk3: 2280a 4628833i bk4: 2180a 4626948i bk5: 2796a 4623403i bk6: 2086a 4627020i bk7: 2644a 4623826i bk8: 2304a 4624755i bk9: 3084a 4620108i bk10: 1720a 4629807i bk11: 2232a 4627556i bk12: 1628a 4631880i bk13: 2216a 4628581i bk14: 1446a 4634980i bk15: 1944a 4632384i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.021515 
total_CMD = 4644902 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 4422640 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 4644902 
n_nop = 4590172 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.001030 
CoL_Bus_Util = 0.010758 
Either_Row_CoL_Bus_Util = 0.011783 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000402 
queue_avg = 0.090504 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.090504
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4644902 n_nop=4584719 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.02402
n_activity=301921 dram_eff=0.3695
bk0: 2458a 4626367i bk1: 2840a 4623403i bk2: 2116a 4628406i bk3: 2296a 4627250i bk4: 2542a 4624693i bk5: 2864a 4622855i bk6: 2494a 4625576i bk7: 2624a 4623501i bk8: 2986a 4618696i bk9: 3128a 4619165i bk10: 2222a 4626019i bk11: 2232a 4626902i bk12: 2014a 4628597i bk13: 2264a 4626821i bk14: 1820a 4632014i bk15: 1952a 4631512i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.024020 
total_CMD = 4644902 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 4402871 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 4644902 
n_nop = 4584719 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.000951 
CoL_Bus_Util = 0.012010 
Either_Row_CoL_Bus_Util = 0.012957 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000332 
queue_avg = 0.111984 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.111984
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4644902 n_nop=4590042 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.02155
n_activity=281796 dram_eff=0.3552
bk0: 2778a 4624787i bk1: 2074a 4629010i bk2: 2296a 4628151i bk3: 1812a 4630827i bk4: 2802a 4622747i bk5: 2182a 4626794i bk6: 2668a 4624793i bk7: 2068a 4626554i bk8: 3086a 4619212i bk9: 2310a 4624217i bk10: 2320a 4626720i bk11: 1634a 4630475i bk12: 2222a 4628177i bk13: 1634a 4632216i bk14: 1972a 4632243i bk15: 1410a 4635487i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.021550 
total_CMD = 4644902 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 4421801 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 4644902 
n_nop = 4590042 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.001044 
CoL_Bus_Util = 0.010775 
Either_Row_CoL_Bus_Util = 0.011811 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000711 
queue_avg = 0.093061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0930609
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4644902 n_nop=4584665 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.02404
n_activity=302088 dram_eff=0.3697
bk0: 2836a 4623813i bk1: 2480a 4626467i bk2: 2320a 4627067i bk3: 2092a 4628382i bk4: 2860a 4621785i bk5: 2562a 4623666i bk6: 2652a 4623809i bk7: 2464a 4625135i bk8: 3128a 4618619i bk9: 2998a 4618571i bk10: 2320a 4626326i bk11: 2136a 4626713i bk12: 2264a 4627822i bk13: 2012a 4628479i bk14: 1984a 4630961i bk15: 1782a 4632181i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.024044 
total_CMD = 4644902 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 4402853 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 4644902 
n_nop = 4584665 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.000950 
CoL_Bus_Util = 0.012022 
Either_Row_CoL_Bus_Util = 0.012968 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000282 
queue_avg = 0.115777 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.115777
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4644902 n_nop=4590444 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.02142
n_activity=279186 dram_eff=0.3563
bk0: 2044a 4629528i bk1: 2722a 4625502i bk2: 1832a 4630665i bk3: 2272a 4628810i bk4: 2148a 4627203i bk5: 2794a 4623777i bk6: 2080a 4627455i bk7: 2640a 4625019i bk8: 2288a 4624931i bk9: 3086a 4618965i bk10: 1678a 4631072i bk11: 2232a 4627249i bk12: 1636a 4632085i bk13: 2214a 4628459i bk14: 1428a 4634770i bk15: 1940a 4631975i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.021418 
total_CMD = 4644902 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 4424565 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 4644902 
n_nop = 4590444 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.001022 
CoL_Bus_Util = 0.010709 
Either_Row_CoL_Bus_Util = 0.011724 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000551 
queue_avg = 0.090711 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0907115
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4644902 n_nop=4585260 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.02384
n_activity=297925 dram_eff=0.3716
bk0: 2458a 4625840i bk1: 2724a 4623975i bk2: 2112a 4628579i bk3: 2296a 4626812i bk4: 2546a 4624258i bk5: 2836a 4622779i bk6: 2486a 4625285i bk7: 2628a 4622719i bk8: 2968a 4618938i bk9: 3104a 4619123i bk10: 2152a 4627360i bk11: 2232a 4627299i bk12: 2008a 4628596i bk13: 2240a 4627990i bk14: 1796a 4632616i bk15: 1952a 4631342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.023836 
total_CMD = 4644902 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 4406085 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 4644902 
n_nop = 4585260 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.000926 
CoL_Bus_Util = 0.011918 
Either_Row_CoL_Bus_Util = 0.012840 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000285 
queue_avg = 0.112871 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.112871

========= L2 cache stats =========
L2_cache_bank[0]: Access = 153848, Miss = 16148, Miss_rate = 0.105, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 172558, Miss = 19960, Miss_rate = 0.116, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 157522, Miss = 18936, Miss_rate = 0.120, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 182174, Miss = 20200, Miss_rate = 0.111, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 170704, Miss = 20152, Miss_rate = 0.118, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 154258, Miss = 16034, Miss_rate = 0.104, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 180278, Miss = 20364, Miss_rate = 0.113, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 159294, Miss = 18838, Miss_rate = 0.118, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 152218, Miss = 16026, Miss_rate = 0.105, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 171474, Miss = 19908, Miss_rate = 0.116, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 158304, Miss = 18828, Miss_rate = 0.119, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 179776, Miss = 20012, Miss_rate = 0.111, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 1992408
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1131
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1265411
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 335384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 83100
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1558884
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 338998
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 94496
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.093
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=1992408
icnt_total_pkts_simt_to_mem=752358
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 71.7652
	minimum = 5
	maximum = 993
Network latency average = 66.4485
	minimum = 5
	maximum = 993
Slowest packet = 2538280
Flit latency average = 62.894
	minimum = 5
	maximum = 993
Slowest flit = 2705075
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.184882
	minimum = 0.0631508 (at node 3)
	maximum = 0.41048 (at node 20)
Accepted packet rate average = 0.184882
	minimum = 0.0866644 (at node 17)
	maximum = 0.299631 (at node 13)
Injected flit rate average = 0.196096
	minimum = 0.081066 (at node 3)
	maximum = 0.41048 (at node 20)
Accepted flit rate average= 0.196096
	minimum = 0.111858 (at node 15)
	maximum = 0.299631 (at node 13)
Injected packet length average = 1.06065
Accepted packet length average = 1.06065
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.9294 (57 samples)
	minimum = 5 (57 samples)
	maximum = 232.895 (57 samples)
Network latency average = 21.5354 (57 samples)
	minimum = 5 (57 samples)
	maximum = 229.684 (57 samples)
Flit latency average = 20.6464 (57 samples)
	minimum = 5 (57 samples)
	maximum = 229.088 (57 samples)
Fragmentation average = 0.00236638 (57 samples)
	minimum = 0 (57 samples)
	maximum = 64 (57 samples)
Injected packet rate average = 0.0738337 (57 samples)
	minimum = 0.0273979 (57 samples)
	maximum = 0.204024 (57 samples)
Accepted packet rate average = 0.0738337 (57 samples)
	minimum = 0.0263039 (57 samples)
	maximum = 0.113285 (57 samples)
Injected flit rate average = 0.078665 (57 samples)
	minimum = 0.0355237 (57 samples)
	maximum = 0.204204 (57 samples)
Accepted flit rate average = 0.078665 (57 samples)
	minimum = 0.03557 (57 samples)
	maximum = 0.113285 (57 samples)
Injected packet size average = 1.06543 (57 samples)
Accepted packet size average = 1.06543 (57 samples)
Hops average = 1 (57 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 44 sec (524 sec)
gpgpu_simulation_rate = 460139 (inst/sec)
gpgpu_simulation_rate = 2878 (cycle/sec)
gpgpu_silicon_slowdown = 104239x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a30717d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 58 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 58: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 58 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 1534587
gpu_tot_sim_insn = 241132768
gpu_tot_ipc =     157.1320
gpu_tot_issued_cta = 10204
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 33.0175% 
max_total_param_size = 0
gpu_stall_dramfull = 184971
gpu_stall_icnt2sh    = 365952
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3798
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7709
L2_BW  =       0.0515 GB/Sec
L2_BW_total  =      12.4649 GB/Sec
gpu_total_sim_rate=458427

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3960436
	L1I_total_cache_misses = 64495
	L1I_total_cache_miss_rate = 0.0163
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 31049
L1D_cache:
	L1D_cache_core[0]: Access = 44449, Miss = 27207, Miss_rate = 0.612, Pending_hits = 2715, Reservation_fails = 15610
	L1D_cache_core[1]: Access = 44194, Miss = 26747, Miss_rate = 0.605, Pending_hits = 2917, Reservation_fails = 18970
	L1D_cache_core[2]: Access = 43779, Miss = 26423, Miss_rate = 0.604, Pending_hits = 3050, Reservation_fails = 17493
	L1D_cache_core[3]: Access = 43859, Miss = 26489, Miss_rate = 0.604, Pending_hits = 2911, Reservation_fails = 16471
	L1D_cache_core[4]: Access = 43731, Miss = 26357, Miss_rate = 0.603, Pending_hits = 3036, Reservation_fails = 17595
	L1D_cache_core[5]: Access = 44147, Miss = 26890, Miss_rate = 0.609, Pending_hits = 2778, Reservation_fails = 15590
	L1D_cache_core[6]: Access = 44035, Miss = 26540, Miss_rate = 0.603, Pending_hits = 2829, Reservation_fails = 17571
	L1D_cache_core[7]: Access = 43892, Miss = 26347, Miss_rate = 0.600, Pending_hits = 3020, Reservation_fails = 18683
	L1D_cache_core[8]: Access = 44260, Miss = 27229, Miss_rate = 0.615, Pending_hits = 2769, Reservation_fails = 18542
	L1D_cache_core[9]: Access = 43445, Miss = 26561, Miss_rate = 0.611, Pending_hits = 2898, Reservation_fails = 19750
	L1D_cache_core[10]: Access = 43284, Miss = 26364, Miss_rate = 0.609, Pending_hits = 2993, Reservation_fails = 19303
	L1D_cache_core[11]: Access = 44355, Miss = 26645, Miss_rate = 0.601, Pending_hits = 2829, Reservation_fails = 16133
	L1D_cache_core[12]: Access = 43922, Miss = 26895, Miss_rate = 0.612, Pending_hits = 2800, Reservation_fails = 16561
	L1D_cache_core[13]: Access = 43761, Miss = 26118, Miss_rate = 0.597, Pending_hits = 3171, Reservation_fails = 14584
	L1D_cache_core[14]: Access = 43553, Miss = 26827, Miss_rate = 0.616, Pending_hits = 2927, Reservation_fails = 19433
	L1D_total_cache_accesses = 658666
	L1D_total_cache_misses = 399639
	L1D_total_cache_miss_rate = 0.6067
	L1D_total_cache_pending_hits = 43643
	L1D_total_cache_reservation_fails = 262289
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 238266
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55782
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 43633
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 389737
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 262169
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 238176
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 159602
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9902
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3895941
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 64495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 31049
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 489152
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 238266
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 169514
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3960436

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 208181
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 126
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 53862
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 120
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 31049
ctas_completed 10204, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
38697, 26100, 12834, 12834, 12834, 12834, 12834, 12834, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 
gpgpu_n_tot_thrd_icount = 250527744
gpgpu_n_tot_w_icount = 7828992
gpgpu_n_stall_shd_mem = 443761
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 389737
gpgpu_n_mem_write_global = 169514
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7826432
gpgpu_n_store_insn = 2712224
gpgpu_n_shmem_insn = 87759008
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7582464
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 103712
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 27537
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 312512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1590652	W0_Idle:11250443	W0_Scoreboard:9347637	W1:6320	W2:5920	W3:5520	W4:5120	W5:4720	W6:4320	W7:3920	W8:3520	W9:3120	W10:2720	W11:2320	W12:1920	W13:1520	W14:1120	W15:680	W16:499042	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7277190
single_issue_nums: WS0:4033230	WS1:3795762	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3117896 {8:389737,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12205008 {72:169514,}
traffic_breakdown_coretomem[INST_ACC_R] = 189088 {8:23636,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 62357920 {40:1558948,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2712224 {8:339028,}
traffic_breakdown_memtocore[INST_ACC_R] = 3781760 {40:94544,}
maxmflatency = 1588 
max_icnt2mem_latency = 1696 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 275 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 67 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1114088 	626982 	143508 	13428 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	22407 	1000 	194 	487571 	28212 	29055 	11902 	1838 	723 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	191223 	229245 	228235 	294978 	728550 	225687 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1248 	363 	35 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       7555      5379      7592      6008      6475      4656      6882      5115      6109      4485      7107      5271      6744      4777      6747      5685
dram[1]:       5442      5902      5702      6710      4992      5557      5386      5983      4374      4914      4877      5498      4579      4564      5060      5662
dram[2]:       5533      7090      6097      7913      4689      6161      4962      7084      4372      5928      5283      7196      4906      6607      5524      6890
dram[3]:       5794      5154      6133      5707      5326      4537      5809      5355      4826      4207      5325      5013      4442      4492      5408      4986
dram[4]:       7725      5326      7568      6135      6323      4607      6582      5166      5932      4252      6805      5500      6832      4328      7020      5660
dram[5]:       5300      6165      5519      6910      4664      5660      5118      6152      4306      4870      4995      5737      4795      4734      5155      5959
maximum mf latency per bank:
dram[0]:       1306      1299      1046      1323      1088      1307      1216       904      1392       872      1482       869      1495      1128      1499      1247
dram[1]:        760       881       763      1338       709      1389       970      1459      1053      1480      1053      1488      1017       931      1028       927
dram[2]:       1288      1294      1377      1010      1382       996       929      1176       989      1332       943      1493      1100      1490      1227      1499
dram[3]:        859       850      1364       848      1431       658      1584       945      1588      1013      1585      1035       834      1065       824       900
dram[4]:       1209      1214      1013      1263      1044      1271      1169       952      1314       891      1447       899      1457      1164      1441      1177
dram[5]:        720       938       743      1208       709      1321       759      1346       910      1509      1060      1555      1078       961       987       963
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4726381 n_nop=4671651 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.02114
n_activity=281418 dram_eff=0.3551
bk0: 2066a 4710997i bk1: 2748a 4706830i bk2: 1836a 4712186i bk3: 2280a 4710312i bk4: 2180a 4708427i bk5: 2796a 4704882i bk6: 2086a 4708499i bk7: 2644a 4705305i bk8: 2304a 4706234i bk9: 3084a 4701587i bk10: 1720a 4711286i bk11: 2232a 4709035i bk12: 1628a 4713359i bk13: 2216a 4710060i bk14: 1446a 4716459i bk15: 1944a 4713863i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.021144 
total_CMD = 4726381 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 4504119 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 4726381 
n_nop = 4671651 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.001012 
CoL_Bus_Util = 0.010572 
Either_Row_CoL_Bus_Util = 0.011580 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000402 
queue_avg = 0.088944 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0889437
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4726381 n_nop=4666198 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.02361
n_activity=301921 dram_eff=0.3695
bk0: 2458a 4707846i bk1: 2840a 4704882i bk2: 2116a 4709885i bk3: 2296a 4708729i bk4: 2542a 4706172i bk5: 2864a 4704334i bk6: 2494a 4707055i bk7: 2624a 4704980i bk8: 2986a 4700175i bk9: 3128a 4700644i bk10: 2222a 4707498i bk11: 2232a 4708381i bk12: 2014a 4710076i bk13: 2264a 4708300i bk14: 1820a 4713493i bk15: 1952a 4712991i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.023606 
total_CMD = 4726381 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 4484350 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 4726381 
n_nop = 4666198 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.000935 
CoL_Bus_Util = 0.011803 
Either_Row_CoL_Bus_Util = 0.012733 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000332 
queue_avg = 0.110054 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.110054
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4726381 n_nop=4671521 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.02118
n_activity=281796 dram_eff=0.3552
bk0: 2778a 4706266i bk1: 2074a 4710489i bk2: 2296a 4709630i bk3: 1812a 4712306i bk4: 2802a 4704226i bk5: 2182a 4708273i bk6: 2668a 4706272i bk7: 2068a 4708033i bk8: 3086a 4700691i bk9: 2310a 4705696i bk10: 2320a 4708199i bk11: 1634a 4711954i bk12: 2222a 4709656i bk13: 1634a 4713695i bk14: 1972a 4713722i bk15: 1410a 4716966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.021179 
total_CMD = 4726381 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 4503280 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 4726381 
n_nop = 4671521 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.001026 
CoL_Bus_Util = 0.010589 
Either_Row_CoL_Bus_Util = 0.011607 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000711 
queue_avg = 0.091457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0914567
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4726381 n_nop=4666144 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.02363
n_activity=302088 dram_eff=0.3697
bk0: 2836a 4705292i bk1: 2480a 4707946i bk2: 2320a 4708546i bk3: 2092a 4709861i bk4: 2860a 4703264i bk5: 2562a 4705145i bk6: 2652a 4705288i bk7: 2464a 4706614i bk8: 3128a 4700098i bk9: 2998a 4700050i bk10: 2320a 4707805i bk11: 2136a 4708192i bk12: 2264a 4709301i bk13: 2012a 4709958i bk14: 1984a 4712440i bk15: 1782a 4713660i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.023629 
total_CMD = 4726381 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 4484332 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 4726381 
n_nop = 4666144 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.000934 
CoL_Bus_Util = 0.011815 
Either_Row_CoL_Bus_Util = 0.012745 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000282 
queue_avg = 0.113781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.113781
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4726381 n_nop=4671923 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.02105
n_activity=279186 dram_eff=0.3563
bk0: 2044a 4711007i bk1: 2722a 4706981i bk2: 1832a 4712144i bk3: 2272a 4710289i bk4: 2148a 4708682i bk5: 2794a 4705256i bk6: 2080a 4708934i bk7: 2640a 4706498i bk8: 2288a 4706410i bk9: 3086a 4700444i bk10: 1678a 4712551i bk11: 2232a 4708728i bk12: 1636a 4713564i bk13: 2214a 4709938i bk14: 1428a 4716249i bk15: 1940a 4713454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.021049 
total_CMD = 4726381 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 4506044 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 4726381 
n_nop = 4671923 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.001004 
CoL_Bus_Util = 0.010524 
Either_Row_CoL_Bus_Util = 0.011522 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000551 
queue_avg = 0.089148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0891477
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4726381 n_nop=4666739 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.02343
n_activity=297925 dram_eff=0.3716
bk0: 2458a 4707319i bk1: 2724a 4705454i bk2: 2112a 4710058i bk3: 2296a 4708291i bk4: 2546a 4705737i bk5: 2836a 4704258i bk6: 2486a 4706764i bk7: 2628a 4704198i bk8: 2968a 4700417i bk9: 3104a 4700602i bk10: 2152a 4708839i bk11: 2232a 4708778i bk12: 2008a 4710075i bk13: 2240a 4709469i bk14: 1796a 4714095i bk15: 1952a 4712821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.023426 
total_CMD = 4726381 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 4487564 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 4726381 
n_nop = 4666739 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.000910 
CoL_Bus_Util = 0.011713 
Either_Row_CoL_Bus_Util = 0.012619 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000285 
queue_avg = 0.110925 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.110925

========= L2 cache stats =========
L2_cache_bank[0]: Access = 153890, Miss = 16148, Miss_rate = 0.105, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 172558, Miss = 19960, Miss_rate = 0.116, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 157530, Miss = 18936, Miss_rate = 0.120, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 182174, Miss = 20200, Miss_rate = 0.111, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 170712, Miss = 20152, Miss_rate = 0.118, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 154288, Miss = 16034, Miss_rate = 0.104, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 180286, Miss = 20364, Miss_rate = 0.113, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 159294, Miss = 18838, Miss_rate = 0.118, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 152256, Miss = 16026, Miss_rate = 0.105, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 171474, Miss = 19908, Miss_rate = 0.116, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 158312, Miss = 18828, Miss_rate = 0.119, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 179776, Miss = 20012, Miss_rate = 0.111, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 1992550
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1131
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1265475
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 335414
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 83148
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1558948
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 339028
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 94544
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.092
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=1992550
icnt_total_pkts_simt_to_mem=752416
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2575403
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2744766
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 9)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 9)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 9)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 9)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.6254 (58 samples)
	minimum = 5 (58 samples)
	maximum = 229.086 (58 samples)
Network latency average = 21.2517 (58 samples)
	minimum = 5 (58 samples)
	maximum = 225.828 (58 samples)
Flit latency average = 20.3766 (58 samples)
	minimum = 5 (58 samples)
	maximum = 225.224 (58 samples)
Fragmentation average = 0.00232558 (58 samples)
	minimum = 0 (58 samples)
	maximum = 62.8966 (58 samples)
Injected packet rate average = 0.0725652 (58 samples)
	minimum = 0.0269255 (58 samples)
	maximum = 0.200534 (58 samples)
Accepted packet rate average = 0.0725652 (58 samples)
	minimum = 0.0258504 (58 samples)
	maximum = 0.111424 (58 samples)
Injected flit rate average = 0.0773135 (58 samples)
	minimum = 0.0349112 (58 samples)
	maximum = 0.200721 (58 samples)
Accepted flit rate average = 0.0773135 (58 samples)
	minimum = 0.0349567 (58 samples)
	maximum = 0.111424 (58 samples)
Injected packet size average = 1.06544 (58 samples)
Accepted packet size average = 1.06544 (58 samples)
Hops average = 1 (58 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 46 sec (526 sec)
gpgpu_simulation_rate = 458427 (inst/sec)
gpgpu_simulation_rate = 2917 (cycle/sec)
gpgpu_silicon_slowdown = 102845x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (12,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 11 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 59 '_Z13lud_perimeterPfii'
Destroy streams for kernel 59: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 59 
gpu_sim_cycle = 25561
gpu_sim_insn = 236160
gpu_ipc =       9.2391
gpu_tot_sim_cycle = 1560148
gpu_tot_sim_insn = 241368928
gpu_tot_ipc =     154.7090
gpu_tot_issued_cta = 10216
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 32.3989% 
max_total_param_size = 0
gpu_stall_dramfull = 184971
gpu_stall_icnt2sh    = 365952
partiton_level_parallism =       0.0737
partiton_level_parallism_total  =       0.3748
partiton_level_parallism_util =       1.0307
partiton_level_parallism_util_total  =       1.7668
L2_BW  =       2.5494 GB/Sec
L2_BW_total  =      12.3025 GB/Sec
gpu_total_sim_rate=455413

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3967756
	L1I_total_cache_misses = 65430
	L1I_total_cache_miss_rate = 0.0165
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 31049
L1D_cache:
	L1D_cache_core[0]: Access = 44528, Miss = 27255, Miss_rate = 0.612, Pending_hits = 2715, Reservation_fails = 15610
	L1D_cache_core[1]: Access = 44273, Miss = 26795, Miss_rate = 0.605, Pending_hits = 2917, Reservation_fails = 18970
	L1D_cache_core[2]: Access = 43858, Miss = 26471, Miss_rate = 0.604, Pending_hits = 3050, Reservation_fails = 17493
	L1D_cache_core[3]: Access = 43938, Miss = 26537, Miss_rate = 0.604, Pending_hits = 2911, Reservation_fails = 16471
	L1D_cache_core[4]: Access = 43810, Miss = 26405, Miss_rate = 0.603, Pending_hits = 3036, Reservation_fails = 17595
	L1D_cache_core[5]: Access = 44226, Miss = 26938, Miss_rate = 0.609, Pending_hits = 2778, Reservation_fails = 15590
	L1D_cache_core[6]: Access = 44114, Miss = 26588, Miss_rate = 0.603, Pending_hits = 2829, Reservation_fails = 17571
	L1D_cache_core[7]: Access = 43892, Miss = 26347, Miss_rate = 0.600, Pending_hits = 3020, Reservation_fails = 18683
	L1D_cache_core[8]: Access = 44260, Miss = 27229, Miss_rate = 0.615, Pending_hits = 2769, Reservation_fails = 18542
	L1D_cache_core[9]: Access = 43445, Miss = 26561, Miss_rate = 0.611, Pending_hits = 2898, Reservation_fails = 19750
	L1D_cache_core[10]: Access = 43363, Miss = 26412, Miss_rate = 0.609, Pending_hits = 2993, Reservation_fails = 19303
	L1D_cache_core[11]: Access = 44434, Miss = 26693, Miss_rate = 0.601, Pending_hits = 2829, Reservation_fails = 16133
	L1D_cache_core[12]: Access = 44001, Miss = 26943, Miss_rate = 0.612, Pending_hits = 2800, Reservation_fails = 16561
	L1D_cache_core[13]: Access = 43840, Miss = 26166, Miss_rate = 0.597, Pending_hits = 3171, Reservation_fails = 14584
	L1D_cache_core[14]: Access = 43632, Miss = 26875, Miss_rate = 0.616, Pending_hits = 2927, Reservation_fails = 19433
	L1D_total_cache_accesses = 659614
	L1D_total_cache_misses = 400215
	L1D_total_cache_miss_rate = 0.6067
	L1D_total_cache_pending_hits = 43643
	L1D_total_cache_reservation_fails = 262289
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 238374
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55782
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 43633
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 390313
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 262169
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 238284
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 159974
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9902
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3902326
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 65430
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 31049
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 489728
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 238374
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 169886
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3967756

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 208181
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 126
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 53862
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 120
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 31049
ctas_completed 10216, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
39903, 26100, 12834, 12834, 12834, 12834, 12834, 12834, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 
gpgpu_n_tot_thrd_icount = 250990848
gpgpu_n_tot_w_icount = 7843464
gpgpu_n_stall_shd_mem = 446449
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 390313
gpgpu_n_mem_write_global = 169886
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7835648
gpgpu_n_store_insn = 2718176
gpgpu_n_shmem_insn = 87835424
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7584768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 106400
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 27537
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 312512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1591264	W0_Idle:11696517	W0_Scoreboard:9498921	W1:6320	W2:5920	W3:5520	W4:5120	W5:4720	W6:4320	W7:3920	W8:3520	W9:3120	W10:2720	W11:2320	W12:1920	W13:1520	W14:1120	W15:680	W16:513190	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7277514
single_issue_nums: WS0:4047702	WS1:3795762	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3122504 {8:390313,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12231792 {72:169886,}
traffic_breakdown_coretomem[INST_ACC_R] = 196568 {8:24571,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 62450080 {40:1561252,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2718176 {8:339772,}
traffic_breakdown_memtocore[INST_ACC_R] = 3931360 {40:98284,}
maxmflatency = 1588 
max_icnt2mem_latency = 1696 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 275 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 67 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1117136 	626982 	143508 	13428 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	23327 	1013 	196 	488519 	28212 	29055 	11902 	1838 	723 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	194267 	229249 	228235 	294978 	728550 	225687 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1275 	363 	35 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       7564      5379      7601      6008      6482      4656      6890      5115      6136      4490      7143      5280      6754      4777      6758      5685
dram[1]:       5442      5902      5702      6710      4992      5557      5386      5983      4380      4918      4887      5508      4579      4564      5060      5662
dram[2]:       5533      7099      6097      7921      4689      6168      4962      7092      4378      5955      5292      7225      4906      6616      5524      6901
dram[3]:       5794      5154      6133      5707      5326      4537      5809      5355      4832      4214      5334      5020      4442      4492      5408      4986
dram[4]:       7734      5326      7577      6135      6331      4607      6590      5166      5953      4259      6842      5507      6842      4328      7031      5660
dram[5]:       5300      6165      5519      6910      4664      5660      5118      6152      4311      4877      5006      5744      4795      4734      5155      5959
maximum mf latency per bank:
dram[0]:       1306      1299      1046      1323      1088      1307      1216       904      1392       872      1482       869      1495      1128      1499      1247
dram[1]:        760       881       763      1338       709      1389       970      1459      1053      1480      1053      1488      1017       931      1028       927
dram[2]:       1288      1294      1377      1010      1382       996       929      1176       989      1332       943      1493      1100      1490      1227      1499
dram[3]:        859       850      1364       848      1431       658      1584       945      1588      1013      1585      1035       834      1065       824       900
dram[4]:       1209      1214      1013      1263      1044      1271      1169       952      1314       891      1447       899      1457      1164      1441      1177
dram[5]:        720       938       743      1208       709      1321       759      1346       910      1509      1060      1555      1078       961       987       963
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4805106 n_nop=4750376 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.0208
n_activity=281418 dram_eff=0.3551
bk0: 2066a 4789722i bk1: 2748a 4785555i bk2: 1836a 4790911i bk3: 2280a 4789037i bk4: 2180a 4787152i bk5: 2796a 4783607i bk6: 2086a 4787224i bk7: 2644a 4784030i bk8: 2304a 4784959i bk9: 3084a 4780312i bk10: 1720a 4790011i bk11: 2232a 4787760i bk12: 1628a 4792084i bk13: 2216a 4788785i bk14: 1446a 4795184i bk15: 1944a 4792588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.020798 
total_CMD = 4805106 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 4582844 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 4805106 
n_nop = 4750376 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.000996 
CoL_Bus_Util = 0.010399 
Either_Row_CoL_Bus_Util = 0.011390 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000402 
queue_avg = 0.087487 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0874865
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4805106 n_nop=4744923 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.02322
n_activity=301921 dram_eff=0.3695
bk0: 2458a 4786571i bk1: 2840a 4783607i bk2: 2116a 4788610i bk3: 2296a 4787454i bk4: 2542a 4784897i bk5: 2864a 4783059i bk6: 2494a 4785780i bk7: 2624a 4783705i bk8: 2986a 4778900i bk9: 3128a 4779369i bk10: 2222a 4786223i bk11: 2232a 4787106i bk12: 2014a 4788801i bk13: 2264a 4787025i bk14: 1820a 4792218i bk15: 1952a 4791716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.023219 
total_CMD = 4805106 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 4563075 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 4805106 
n_nop = 4744923 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.000919 
CoL_Bus_Util = 0.011610 
Either_Row_CoL_Bus_Util = 0.012525 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000332 
queue_avg = 0.108250 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.10825
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4805106 n_nop=4750246 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.02083
n_activity=281796 dram_eff=0.3552
bk0: 2778a 4784991i bk1: 2074a 4789214i bk2: 2296a 4788355i bk3: 1812a 4791031i bk4: 2802a 4782951i bk5: 2182a 4786998i bk6: 2668a 4784997i bk7: 2068a 4786758i bk8: 3086a 4779416i bk9: 2310a 4784421i bk10: 2320a 4786924i bk11: 1634a 4790679i bk12: 2222a 4788381i bk13: 1634a 4792420i bk14: 1972a 4792447i bk15: 1410a 4795691i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.020832 
total_CMD = 4805106 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 4582005 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 4805106 
n_nop = 4750246 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.001009 
CoL_Bus_Util = 0.010416 
Either_Row_CoL_Bus_Util = 0.011417 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000711 
queue_avg = 0.089958 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0899583
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4805106 n_nop=4744869 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.02324
n_activity=302088 dram_eff=0.3697
bk0: 2836a 4784017i bk1: 2480a 4786671i bk2: 2320a 4787271i bk3: 2092a 4788586i bk4: 2860a 4781989i bk5: 2562a 4783870i bk6: 2652a 4784013i bk7: 2464a 4785339i bk8: 3128a 4778823i bk9: 2998a 4778775i bk10: 2320a 4786530i bk11: 2136a 4786917i bk12: 2264a 4788026i bk13: 2012a 4788683i bk14: 1984a 4791165i bk15: 1782a 4792385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.023242 
total_CMD = 4805106 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 4563057 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 4805106 
n_nop = 4744869 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.000919 
CoL_Bus_Util = 0.011621 
Either_Row_CoL_Bus_Util = 0.012536 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000282 
queue_avg = 0.111917 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.111917
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4805106 n_nop=4750648 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.0207
n_activity=279186 dram_eff=0.3563
bk0: 2044a 4789732i bk1: 2722a 4785706i bk2: 1832a 4790869i bk3: 2272a 4789014i bk4: 2148a 4787407i bk5: 2794a 4783981i bk6: 2080a 4787659i bk7: 2640a 4785223i bk8: 2288a 4785135i bk9: 3086a 4779169i bk10: 1678a 4791276i bk11: 2232a 4787453i bk12: 1636a 4792289i bk13: 2214a 4788663i bk14: 1428a 4794974i bk15: 1940a 4792179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.020704 
total_CMD = 4805106 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 4584769 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 4805106 
n_nop = 4750648 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.000988 
CoL_Bus_Util = 0.010352 
Either_Row_CoL_Bus_Util = 0.011333 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000551 
queue_avg = 0.087687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0876871
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4805106 n_nop=4745464 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.02304
n_activity=297925 dram_eff=0.3716
bk0: 2458a 4786044i bk1: 2724a 4784179i bk2: 2112a 4788783i bk3: 2296a 4787016i bk4: 2546a 4784462i bk5: 2836a 4782983i bk6: 2486a 4785489i bk7: 2628a 4782923i bk8: 2968a 4779142i bk9: 3104a 4779327i bk10: 2152a 4787564i bk11: 2232a 4787503i bk12: 2008a 4788800i bk13: 2240a 4788194i bk14: 1796a 4792820i bk15: 1952a 4791546i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.023042 
total_CMD = 4805106 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 4566289 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 4805106 
n_nop = 4745464 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.000895 
CoL_Bus_Util = 0.011521 
Either_Row_CoL_Bus_Util = 0.012412 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000285 
queue_avg = 0.109108 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.109108

========= L2 cache stats =========
L2_cache_bank[0]: Access = 154898, Miss = 16148, Miss_rate = 0.104, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 173062, Miss = 19960, Miss_rate = 0.115, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 157954, Miss = 18936, Miss_rate = 0.120, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 182678, Miss = 20200, Miss_rate = 0.111, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 171136, Miss = 20152, Miss_rate = 0.118, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 155200, Miss = 16034, Miss_rate = 0.103, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 180710, Miss = 20364, Miss_rate = 0.113, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 159702, Miss = 18838, Miss_rate = 0.118, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 153168, Miss = 16026, Miss_rate = 0.105, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 171882, Miss = 19908, Miss_rate = 0.116, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 158764, Miss = 18828, Miss_rate = 0.119, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 180184, Miss = 20012, Miss_rate = 0.111, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 1999338
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1127
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1267779
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 336158
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 86888
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1561252
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 339772
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 98284
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.090
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=1999338
icnt_total_pkts_simt_to_mem=754671
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.06816
	minimum = 5
	maximum = 15
Network latency average = 5.06816
	minimum = 5
	maximum = 15
Slowest packet = 2575457
Flit latency average = 5.03428
	minimum = 5
	maximum = 15
Slowest flit = 2744971
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.012564
	minimum = 0 (at node 7)
	maximum = 0.0394351 (at node 15)
Accepted packet rate average = 0.012564
	minimum = 0 (at node 7)
	maximum = 0.0221431 (at node 0)
Injected flit rate average = 0.013103
	minimum = 0 (at node 7)
	maximum = 0.0394351 (at node 15)
Accepted flit rate average= 0.013103
	minimum = 0 (at node 7)
	maximum = 0.0221431 (at node 0)
Injected packet length average = 1.0429
Accepted packet length average = 1.0429
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.3279 (59 samples)
	minimum = 5 (59 samples)
	maximum = 225.458 (59 samples)
Network latency average = 20.9774 (59 samples)
	minimum = 5 (59 samples)
	maximum = 222.254 (59 samples)
Flit latency average = 20.1166 (59 samples)
	minimum = 5 (59 samples)
	maximum = 221.661 (59 samples)
Fragmentation average = 0.00228617 (59 samples)
	minimum = 0 (59 samples)
	maximum = 61.8305 (59 samples)
Injected packet rate average = 0.0715482 (59 samples)
	minimum = 0.0264691 (59 samples)
	maximum = 0.197804 (59 samples)
Accepted packet rate average = 0.0715482 (59 samples)
	minimum = 0.0254123 (59 samples)
	maximum = 0.109911 (59 samples)
Injected flit rate average = 0.0762252 (59 samples)
	minimum = 0.0343195 (59 samples)
	maximum = 0.197987 (59 samples)
Accepted flit rate average = 0.0762252 (59 samples)
	minimum = 0.0343642 (59 samples)
	maximum = 0.109911 (59 samples)
Injected packet size average = 1.06537 (59 samples)
Accepted packet size average = 1.06537 (59 samples)
Hops average = 1 (59 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 50 sec (530 sec)
gpgpu_simulation_rate = 455413 (inst/sec)
gpgpu_simulation_rate = 2943 (cycle/sec)
gpgpu_silicon_slowdown = 101936x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (12,12,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 8 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 60 '_Z12lud_internalPfii'
Destroy streams for kernel 60: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 60 
gpu_sim_cycle = 7633
gpu_sim_insn = 3428352
gpu_ipc =     449.1487
gpu_tot_sim_cycle = 1567781
gpu_tot_sim_insn = 244797280
gpu_tot_ipc =     156.1425
gpu_tot_issued_cta = 10360
gpu_occupancy = 71.1597% 
gpu_tot_occupancy = 32.6678% 
max_total_param_size = 0
gpu_stall_dramfull = 188842
gpu_stall_icnt2sh    = 373418
partiton_level_parallism =       1.1129
partiton_level_parallism_total  =       0.3784
partiton_level_parallism_util =       1.8098
partiton_level_parallism_util_total  =       1.7674
L2_BW  =      36.9411 GB/Sec
L2_BW_total  =      12.4224 GB/Sec
gpu_total_sim_rate=456711

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4021900
	L1I_total_cache_misses = 66573
	L1I_total_cache_miss_rate = 0.0166
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 31305
L1D_cache:
	L1D_cache_core[0]: Access = 45168, Miss = 27687, Miss_rate = 0.613, Pending_hits = 2734, Reservation_fails = 16023
	L1D_cache_core[1]: Access = 44913, Miss = 27215, Miss_rate = 0.606, Pending_hits = 2942, Reservation_fails = 19484
	L1D_cache_core[2]: Access = 44434, Miss = 26856, Miss_rate = 0.604, Pending_hits = 3100, Reservation_fails = 19348
	L1D_cache_core[3]: Access = 44450, Miss = 26889, Miss_rate = 0.605, Pending_hits = 2959, Reservation_fails = 17787
	L1D_cache_core[4]: Access = 44450, Miss = 26816, Miss_rate = 0.603, Pending_hits = 3056, Reservation_fails = 17984
	L1D_cache_core[5]: Access = 44866, Miss = 27382, Miss_rate = 0.610, Pending_hits = 2793, Reservation_fails = 16416
	L1D_cache_core[6]: Access = 44690, Miss = 26996, Miss_rate = 0.604, Pending_hits = 2836, Reservation_fails = 18570
	L1D_cache_core[7]: Access = 44596, Miss = 26831, Miss_rate = 0.602, Pending_hits = 3036, Reservation_fails = 18846
	L1D_cache_core[8]: Access = 45028, Miss = 27723, Miss_rate = 0.616, Pending_hits = 2814, Reservation_fails = 18830
	L1D_cache_core[9]: Access = 44021, Miss = 26969, Miss_rate = 0.613, Pending_hits = 2913, Reservation_fails = 21237
	L1D_cache_core[10]: Access = 44003, Miss = 26867, Miss_rate = 0.611, Pending_hits = 3018, Reservation_fails = 19877
	L1D_cache_core[11]: Access = 44946, Miss = 27063, Miss_rate = 0.602, Pending_hits = 2829, Reservation_fails = 17799
	L1D_cache_core[12]: Access = 44577, Miss = 27342, Miss_rate = 0.613, Pending_hits = 2848, Reservation_fails = 18080
	L1D_cache_core[13]: Access = 44480, Miss = 26598, Miss_rate = 0.598, Pending_hits = 3189, Reservation_fails = 15186
	L1D_cache_core[14]: Access = 44208, Miss = 27273, Miss_rate = 0.617, Pending_hits = 2960, Reservation_fails = 20238
	L1D_total_cache_accesses = 668830
	L1D_total_cache_misses = 406507
	L1D_total_cache_miss_rate = 0.6078
	L1D_total_cache_pending_hits = 44027
	L1D_total_cache_reservation_fails = 275705
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 241830
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56183
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44017
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 396440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 275585
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 241740
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 162113
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10067
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3955327
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 66573
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 31305
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 496640
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 241830
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 172190
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4021900

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 215386
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 126
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 60073
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 120
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 31305
ctas_completed 10360, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
40089, 26286, 13020, 13020, 13020, 13020, 13020, 13020, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 
gpgpu_n_tot_thrd_icount = 254419200
gpgpu_n_tot_w_icount = 7950600
gpgpu_n_stall_shd_mem = 452543
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 396440
gpgpu_n_mem_write_global = 172190
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7946240
gpgpu_n_store_insn = 2755040
gpgpu_n_shmem_insn = 89088800
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7695360
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 106400
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 29023
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 317120
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1616528	W0_Idle:11702939	W0_Scoreboard:9574103	W1:6320	W2:5920	W3:5520	W4:5120	W5:4720	W6:4320	W7:3920	W8:3520	W9:3120	W10:2720	W11:2320	W12:1920	W13:1520	W14:1120	W15:680	W16:513190	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7384650
single_issue_nums: WS0:4101270	WS1:3849330	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3171520 {8:396440,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12397680 {72:172190,}
traffic_breakdown_coretomem[INST_ACC_R] = 197080 {8:24635,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 63430400 {40:1585760,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2755040 {8:344380,}
traffic_breakdown_memtocore[INST_ACC_R] = 3941600 {40:98540,}
maxmflatency = 1588 
max_icnt2mem_latency = 1696 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 276 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 67 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1134216 	635460 	146310 	14184 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	23375 	1027 	196 	495539 	28672 	29488 	12088 	2060 	835 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	196057 	231806 	231173 	299718 	740242 	231086 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1283 	369 	37 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       7905      5411      7808      6042      6535      4684      6964      5140      6204      4572      7386      5458      7087      4807      7255      5720
dram[1]:       5489      5953      5744      6753      5017      5577      5410      6006      4491      5008      5056      5706      4617      4607      5113      5729
dram[2]:       5576      7441      6144      8143      4720      6220      4989      7160      4513      6016      5500      7530      4940      6968      5569      7424
dram[3]:       5857      5200      6196      5750      5353      4560      5832      5379      4993      4314      5575      5136      4490      4530      5485      5040
dram[4]:       8081      5374      7765      6181      6379      4633      6649      5191      6014      4384      7074      5660      7162      4366      7531      5714
dram[5]:       5345      6227      5556      6971      4686      5683      5142      6176      4386      5015      5161      5901      4832      4781      5205      6034
maximum mf latency per bank:
dram[0]:       1306      1299      1094      1323      1088      1307      1216       904      1392       872      1482       869      1495      1128      1499      1247
dram[1]:        760       881       763      1338       709      1389       970      1459      1053      1480      1053      1488      1017       931      1028       927
dram[2]:       1288      1319      1377      1166      1382       996       929      1176       989      1332       943      1493      1100      1490      1227      1499
dram[3]:        859       850      1364       848      1431       658      1584       945      1588      1013      1585      1035       834      1065       824       900
dram[4]:       1234      1214      1176      1263      1044      1271      1169       952      1314       891      1447       899      1457      1164      1441      1177
dram[5]:        720       938       743      1208       709      1321       759      1346       910      1509      1060      1555      1078       961       987       963
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4828613 n_nop=4773883 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.0207
n_activity=281418 dram_eff=0.3551
bk0: 2066a 4813229i bk1: 2748a 4809062i bk2: 1836a 4814418i bk3: 2280a 4812544i bk4: 2180a 4810659i bk5: 2796a 4807114i bk6: 2086a 4810731i bk7: 2644a 4807537i bk8: 2304a 4808466i bk9: 3084a 4803819i bk10: 1720a 4813518i bk11: 2232a 4811267i bk12: 1628a 4815591i bk13: 2216a 4812292i bk14: 1446a 4818691i bk15: 1944a 4816095i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.020697 
total_CMD = 4828613 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 4606351 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 4828613 
n_nop = 4773883 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.000991 
CoL_Bus_Util = 0.010348 
Either_Row_CoL_Bus_Util = 0.011335 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000402 
queue_avg = 0.087061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0870606
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4828613 n_nop=4768430 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.02311
n_activity=301921 dram_eff=0.3695
bk0: 2458a 4810078i bk1: 2840a 4807114i bk2: 2116a 4812117i bk3: 2296a 4810961i bk4: 2542a 4808404i bk5: 2864a 4806566i bk6: 2494a 4809287i bk7: 2624a 4807212i bk8: 2986a 4802407i bk9: 3128a 4802876i bk10: 2222a 4809730i bk11: 2232a 4810613i bk12: 2014a 4812308i bk13: 2264a 4810532i bk14: 1820a 4815725i bk15: 1952a 4815223i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.023106 
total_CMD = 4828613 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 4586582 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 4828613 
n_nop = 4768430 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.000915 
CoL_Bus_Util = 0.011553 
Either_Row_CoL_Bus_Util = 0.012464 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000332 
queue_avg = 0.107723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.107723
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4828613 n_nop=4773753 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.02073
n_activity=281796 dram_eff=0.3552
bk0: 2778a 4808498i bk1: 2074a 4812721i bk2: 2296a 4811862i bk3: 1812a 4814538i bk4: 2802a 4806458i bk5: 2182a 4810505i bk6: 2668a 4808504i bk7: 2068a 4810265i bk8: 3086a 4802923i bk9: 2310a 4807928i bk10: 2320a 4810431i bk11: 1634a 4814186i bk12: 2222a 4811888i bk13: 1634a 4815927i bk14: 1972a 4815954i bk15: 1410a 4819198i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.020730 
total_CMD = 4828613 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 4605512 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 4828613 
n_nop = 4773753 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.001004 
CoL_Bus_Util = 0.010365 
Either_Row_CoL_Bus_Util = 0.011361 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000711 
queue_avg = 0.089520 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0895203
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4828613 n_nop=4768376 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.02313
n_activity=302088 dram_eff=0.3697
bk0: 2836a 4807524i bk1: 2480a 4810178i bk2: 2320a 4810778i bk3: 2092a 4812093i bk4: 2860a 4805496i bk5: 2562a 4807377i bk6: 2652a 4807520i bk7: 2464a 4808846i bk8: 3128a 4802330i bk9: 2998a 4802282i bk10: 2320a 4810037i bk11: 2136a 4810424i bk12: 2264a 4811533i bk13: 2012a 4812190i bk14: 1984a 4814672i bk15: 1782a 4815892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.023129 
total_CMD = 4828613 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 4586564 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 4828613 
n_nop = 4768376 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.000914 
CoL_Bus_Util = 0.011564 
Either_Row_CoL_Bus_Util = 0.012475 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000282 
queue_avg = 0.111372 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.111372
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4828613 n_nop=4774155 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.0206
n_activity=279186 dram_eff=0.3563
bk0: 2044a 4813239i bk1: 2722a 4809213i bk2: 1832a 4814376i bk3: 2272a 4812521i bk4: 2148a 4810914i bk5: 2794a 4807488i bk6: 2080a 4811166i bk7: 2640a 4808730i bk8: 2288a 4808642i bk9: 3086a 4802676i bk10: 1678a 4814783i bk11: 2232a 4810960i bk12: 1636a 4815796i bk13: 2214a 4812170i bk14: 1428a 4818481i bk15: 1940a 4815686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.020603 
total_CMD = 4828613 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 4608276 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 4828613 
n_nop = 4774155 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.000983 
CoL_Bus_Util = 0.010302 
Either_Row_CoL_Bus_Util = 0.011278 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000551 
queue_avg = 0.087260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0872603
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4828613 n_nop=4768971 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.02293
n_activity=297925 dram_eff=0.3716
bk0: 2458a 4809551i bk1: 2724a 4807686i bk2: 2112a 4812290i bk3: 2296a 4810523i bk4: 2546a 4807969i bk5: 2836a 4806490i bk6: 2486a 4808996i bk7: 2628a 4806430i bk8: 2968a 4802649i bk9: 3104a 4802834i bk10: 2152a 4811071i bk11: 2232a 4811010i bk12: 2008a 4812307i bk13: 2240a 4811701i bk14: 1796a 4816327i bk15: 1952a 4815053i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.022930 
total_CMD = 4828613 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 4589796 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 4828613 
n_nop = 4768971 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.000891 
CoL_Bus_Util = 0.011465 
Either_Row_CoL_Bus_Util = 0.012352 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000285 
queue_avg = 0.108577 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.108577

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157530, Miss = 16148, Miss_rate = 0.103, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 175450, Miss = 19960, Miss_rate = 0.114, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 160298, Miss = 18936, Miss_rate = 0.118, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 185014, Miss = 20200, Miss_rate = 0.109, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 173684, Miss = 20152, Miss_rate = 0.116, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 157936, Miss = 16034, Miss_rate = 0.102, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 183210, Miss = 20364, Miss_rate = 0.111, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 161994, Miss = 18838, Miss_rate = 0.116, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 155808, Miss = 16026, Miss_rate = 0.103, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 174314, Miss = 19908, Miss_rate = 0.114, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 160956, Miss = 18828, Miss_rate = 0.117, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 182516, Miss = 20012, Miss_rate = 0.110, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 2028710
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1111
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1292287
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 340766
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 87144
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1585760
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 344380
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 98540
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.092
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=2028710
icnt_total_pkts_simt_to_mem=765470
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 65.1176
	minimum = 5
	maximum = 996
Network latency average = 60.7529
	minimum = 5
	maximum = 996
Slowest packet = 2591617
Flit latency average = 57.5045
	minimum = 5
	maximum = 996
Slowest flit = 2761503
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.183739
	minimum = 0.0614437 (at node 3)
	maximum = 0.358444 (at node 20)
Accepted packet rate average = 0.183739
	minimum = 0.0862046 (at node 15)
	maximum = 0.298703 (at node 7)
Injected flit rate average = 0.194919
	minimum = 0.078213 (at node 3)
	maximum = 0.358444 (at node 20)
Accepted flit rate average= 0.194919
	minimum = 0.0862046 (at node 15)
	maximum = 0.298703 (at node 7)
Injected packet length average = 1.06084
Accepted packet length average = 1.06084
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.041 (60 samples)
	minimum = 5 (60 samples)
	maximum = 238.3 (60 samples)
Network latency average = 21.6404 (60 samples)
	minimum = 5 (60 samples)
	maximum = 235.15 (60 samples)
Flit latency average = 20.7397 (60 samples)
	minimum = 5 (60 samples)
	maximum = 234.567 (60 samples)
Fragmentation average = 0.00224806 (60 samples)
	minimum = 0 (60 samples)
	maximum = 60.8 (60 samples)
Injected packet rate average = 0.0734181 (60 samples)
	minimum = 0.027052 (60 samples)
	maximum = 0.200481 (60 samples)
Accepted packet rate average = 0.0734181 (60 samples)
	minimum = 0.0264255 (60 samples)
	maximum = 0.113057 (60 samples)
Injected flit rate average = 0.0782034 (60 samples)
	minimum = 0.0350511 (60 samples)
	maximum = 0.200662 (60 samples)
Accepted flit rate average = 0.0782034 (60 samples)
	minimum = 0.0352282 (60 samples)
	maximum = 0.113057 (60 samples)
Injected packet size average = 1.06518 (60 samples)
Accepted packet size average = 1.06518 (60 samples)
Hops average = 1 (60 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 56 sec (536 sec)
gpgpu_simulation_rate = 456711 (inst/sec)
gpgpu_simulation_rate = 2924 (cycle/sec)
gpgpu_silicon_slowdown = 102599x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a30717d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 61 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 61: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 61 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 1594236
gpu_tot_sim_insn = 244817160
gpu_tot_ipc =     153.5639
gpu_tot_issued_cta = 10361
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 32.6155% 
max_total_param_size = 0
gpu_stall_dramfull = 188842
gpu_stall_icnt2sh    = 373418
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3722
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7673
L2_BW  =       0.0515 GB/Sec
L2_BW_total  =      12.2171 GB/Sec
gpu_total_sim_rate=455050

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4023572
	L1I_total_cache_misses = 66585
	L1I_total_cache_miss_rate = 0.0165
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 31305
L1D_cache:
	L1D_cache_core[0]: Access = 45168, Miss = 27687, Miss_rate = 0.613, Pending_hits = 2734, Reservation_fails = 16023
	L1D_cache_core[1]: Access = 44913, Miss = 27215, Miss_rate = 0.606, Pending_hits = 2942, Reservation_fails = 19484
	L1D_cache_core[2]: Access = 44434, Miss = 26856, Miss_rate = 0.604, Pending_hits = 3100, Reservation_fails = 19348
	L1D_cache_core[3]: Access = 44450, Miss = 26889, Miss_rate = 0.605, Pending_hits = 2959, Reservation_fails = 17787
	L1D_cache_core[4]: Access = 44450, Miss = 26816, Miss_rate = 0.603, Pending_hits = 3056, Reservation_fails = 17984
	L1D_cache_core[5]: Access = 44866, Miss = 27382, Miss_rate = 0.610, Pending_hits = 2793, Reservation_fails = 16416
	L1D_cache_core[6]: Access = 44690, Miss = 26996, Miss_rate = 0.604, Pending_hits = 2836, Reservation_fails = 18570
	L1D_cache_core[7]: Access = 44596, Miss = 26831, Miss_rate = 0.602, Pending_hits = 3036, Reservation_fails = 18846
	L1D_cache_core[8]: Access = 45028, Miss = 27723, Miss_rate = 0.616, Pending_hits = 2814, Reservation_fails = 18830
	L1D_cache_core[9]: Access = 44021, Miss = 26969, Miss_rate = 0.613, Pending_hits = 2913, Reservation_fails = 21237
	L1D_cache_core[10]: Access = 44034, Miss = 26883, Miss_rate = 0.611, Pending_hits = 3018, Reservation_fails = 19877
	L1D_cache_core[11]: Access = 44946, Miss = 27063, Miss_rate = 0.602, Pending_hits = 2829, Reservation_fails = 17799
	L1D_cache_core[12]: Access = 44577, Miss = 27342, Miss_rate = 0.613, Pending_hits = 2848, Reservation_fails = 18080
	L1D_cache_core[13]: Access = 44480, Miss = 26598, Miss_rate = 0.598, Pending_hits = 3189, Reservation_fails = 15186
	L1D_cache_core[14]: Access = 44208, Miss = 27273, Miss_rate = 0.617, Pending_hits = 2960, Reservation_fails = 20238
	L1D_total_cache_accesses = 668861
	L1D_total_cache_misses = 406523
	L1D_total_cache_miss_rate = 0.6078
	L1D_total_cache_pending_hits = 44027
	L1D_total_cache_reservation_fails = 275705
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 241836
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56183
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44017
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 396456
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 275585
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 241746
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 162128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10067
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3956987
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 66585
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 31305
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 496656
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 241836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 172205
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4023572

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 215386
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 126
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 60073
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 120
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 31305
ctas_completed 10361, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
40089, 26286, 13020, 13020, 13020, 13020, 13020, 13020, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 
gpgpu_n_tot_thrd_icount = 254513568
gpgpu_n_tot_w_icount = 7953549
gpgpu_n_stall_shd_mem = 453047
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 396456
gpgpu_n_mem_write_global = 172205
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7946496
gpgpu_n_store_insn = 2755280
gpgpu_n_shmem_insn = 89093496
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7695456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 106904
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 29023
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 317120
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1616528	W0_Idle:11733128	W0_Scoreboard:9593873	W1:6636	W2:6216	W3:5796	W4:5376	W5:4956	W6:4536	W7:4116	W8:3696	W9:3276	W10:2856	W11:2436	W12:2016	W13:1596	W14:1176	W15:714	W16:513501	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7384650
single_issue_nums: WS0:4104219	WS1:3849330	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3171648 {8:396456,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12398760 {72:172205,}
traffic_breakdown_coretomem[INST_ACC_R] = 197176 {8:24647,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 63432960 {40:1585824,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2755280 {8:344410,}
traffic_breakdown_memtocore[INST_ACC_R] = 3943520 {40:98588,}
maxmflatency = 1588 
max_icnt2mem_latency = 1696 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 276 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 67 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1134310 	635460 	146310 	14184 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	23387 	1027 	196 	495570 	28672 	29488 	12088 	2060 	835 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	196151 	231806 	231173 	299718 	740242 	231086 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1293 	369 	37 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       7905      5411      7808      6042      6535      4684      6964      5140      6204      4572      7386      5458      7087      4807      7255      5720
dram[1]:       5489      5953      5744      6753      5017      5577      5410      6006      4491      5008      5060      5706      4617      4607      5113      5729
dram[2]:       5576      7441      6144      8143      4720      6220      4989      7160      4513      6016      5500      7530      4940      6968      5569      7424
dram[3]:       5857      5200      6196      5750      5353      4560      5832      5379      4993      4314      5575      5141      4490      4530      5485      5040
dram[4]:       8081      5374      7765      6181      6379      4633      6649      5191      6014      4384      7074      5660      7162      4366      7531      5714
dram[5]:       5345      6227      5556      6971      4686      5683      5142      6176      4386      5015      5165      5901      4832      4781      5205      6034
maximum mf latency per bank:
dram[0]:       1306      1299      1094      1323      1088      1307      1216       904      1392       872      1482       869      1495      1128      1499      1247
dram[1]:        760       881       763      1338       709      1389       970      1459      1053      1480      1053      1488      1017       931      1028       927
dram[2]:       1288      1319      1377      1166      1382       996       929      1176       989      1332       943      1493      1100      1490      1227      1499
dram[3]:        859       850      1364       848      1431       658      1584       945      1588      1013      1585      1035       834      1065       824       900
dram[4]:       1234      1214      1176      1263      1044      1271      1169       952      1314       891      1447       899      1457      1164      1441      1177
dram[5]:        720       938       743      1208       709      1321       759      1346       910      1509      1060      1555      1078       961       987       963
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4910092 n_nop=4855362 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.02035
n_activity=281418 dram_eff=0.3551
bk0: 2066a 4894708i bk1: 2748a 4890541i bk2: 1836a 4895897i bk3: 2280a 4894023i bk4: 2180a 4892138i bk5: 2796a 4888593i bk6: 2086a 4892210i bk7: 2644a 4889016i bk8: 2304a 4889945i bk9: 3084a 4885298i bk10: 1720a 4894997i bk11: 2232a 4892746i bk12: 1628a 4897070i bk13: 2216a 4893771i bk14: 1446a 4900170i bk15: 1944a 4897574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.020353 
total_CMD = 4910092 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 4687830 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 4910092 
n_nop = 4855362 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.000974 
CoL_Bus_Util = 0.010177 
Either_Row_CoL_Bus_Util = 0.011146 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000402 
queue_avg = 0.085616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0856159
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4910092 n_nop=4849909 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.02272
n_activity=301921 dram_eff=0.3695
bk0: 2458a 4891557i bk1: 2840a 4888593i bk2: 2116a 4893596i bk3: 2296a 4892440i bk4: 2542a 4889883i bk5: 2864a 4888045i bk6: 2494a 4890766i bk7: 2624a 4888691i bk8: 2986a 4883886i bk9: 3128a 4884355i bk10: 2222a 4891209i bk11: 2232a 4892092i bk12: 2014a 4893787i bk13: 2264a 4892011i bk14: 1820a 4897204i bk15: 1952a 4896702i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.022723 
total_CMD = 4910092 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 4668061 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 4910092 
n_nop = 4849909 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.000900 
CoL_Bus_Util = 0.011361 
Either_Row_CoL_Bus_Util = 0.012257 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000332 
queue_avg = 0.105936 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.105936
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4910092 n_nop=4855232 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.02039
n_activity=281796 dram_eff=0.3552
bk0: 2778a 4889977i bk1: 2074a 4894200i bk2: 2296a 4893341i bk3: 1812a 4896017i bk4: 2802a 4887937i bk5: 2182a 4891984i bk6: 2668a 4889983i bk7: 2068a 4891744i bk8: 3086a 4884402i bk9: 2310a 4889407i bk10: 2320a 4891910i bk11: 1634a 4895665i bk12: 2222a 4893367i bk13: 1634a 4897406i bk14: 1972a 4897433i bk15: 1410a 4900677i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.020386 
total_CMD = 4910092 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 4686991 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 4910092 
n_nop = 4855232 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.000988 
CoL_Bus_Util = 0.010193 
Either_Row_CoL_Bus_Util = 0.011173 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000711 
queue_avg = 0.088035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0880348
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4910092 n_nop=4849855 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.02274
n_activity=302088 dram_eff=0.3697
bk0: 2836a 4889003i bk1: 2480a 4891657i bk2: 2320a 4892257i bk3: 2092a 4893572i bk4: 2860a 4886975i bk5: 2562a 4888856i bk6: 2652a 4888999i bk7: 2464a 4890325i bk8: 3128a 4883809i bk9: 2998a 4883761i bk10: 2320a 4891516i bk11: 2136a 4891903i bk12: 2264a 4893012i bk13: 2012a 4893669i bk14: 1984a 4896151i bk15: 1782a 4897371i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.022745 
total_CMD = 4910092 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 4668043 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 4910092 
n_nop = 4849855 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.000899 
CoL_Bus_Util = 0.011372 
Either_Row_CoL_Bus_Util = 0.012268 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000282 
queue_avg = 0.109524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.109524
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4910092 n_nop=4855634 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.02026
n_activity=279186 dram_eff=0.3563
bk0: 2044a 4894718i bk1: 2722a 4890692i bk2: 1832a 4895855i bk3: 2272a 4894000i bk4: 2148a 4892393i bk5: 2794a 4888967i bk6: 2080a 4892645i bk7: 2640a 4890209i bk8: 2288a 4890121i bk9: 3086a 4884155i bk10: 1678a 4896262i bk11: 2232a 4892439i bk12: 1636a 4897275i bk13: 2214a 4893649i bk14: 1428a 4899960i bk15: 1940a 4897165i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.020261 
total_CMD = 4910092 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 4689755 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 4910092 
n_nop = 4855634 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.000967 
CoL_Bus_Util = 0.010131 
Either_Row_CoL_Bus_Util = 0.011091 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000551 
queue_avg = 0.085812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0858122
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4910092 n_nop=4850450 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.02255
n_activity=297925 dram_eff=0.3716
bk0: 2458a 4891030i bk1: 2724a 4889165i bk2: 2112a 4893769i bk3: 2296a 4892002i bk4: 2546a 4889448i bk5: 2836a 4887969i bk6: 2486a 4890475i bk7: 2628a 4887909i bk8: 2968a 4884128i bk9: 3104a 4884313i bk10: 2152a 4892550i bk11: 2232a 4892489i bk12: 2008a 4893786i bk13: 2240a 4893180i bk14: 1796a 4897806i bk15: 1952a 4896532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.022549 
total_CMD = 4910092 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 4671275 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 4910092 
n_nop = 4850450 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.000876 
CoL_Bus_Util = 0.011275 
Either_Row_CoL_Bus_Util = 0.012147 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000285 
queue_avg = 0.106775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.106775

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157538, Miss = 16148, Miss_rate = 0.103, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 175450, Miss = 19960, Miss_rate = 0.114, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 160336, Miss = 18936, Miss_rate = 0.118, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 185014, Miss = 20200, Miss_rate = 0.109, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 173692, Miss = 20152, Miss_rate = 0.116, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 157936, Miss = 16034, Miss_rate = 0.102, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 183218, Miss = 20364, Miss_rate = 0.111, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 162028, Miss = 18838, Miss_rate = 0.116, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 155816, Miss = 16026, Miss_rate = 0.103, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 174314, Miss = 19908, Miss_rate = 0.114, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 160994, Miss = 18828, Miss_rate = 0.117, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 182516, Miss = 20012, Miss_rate = 0.110, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 2028852
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1111
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1292351
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 340796
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 87192
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1585824
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 344410
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 98588
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.090
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=2028852
icnt_total_pkts_simt_to_mem=765528
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2622126
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2794180
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 10)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 10)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 10)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 10)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.7502 (61 samples)
	minimum = 5 (61 samples)
	maximum = 234.59 (61 samples)
Network latency average = 21.3689 (61 samples)
	minimum = 5 (61 samples)
	maximum = 231.393 (61 samples)
Flit latency average = 20.4817 (61 samples)
	minimum = 5 (61 samples)
	maximum = 230.803 (61 samples)
Fragmentation average = 0.00221121 (61 samples)
	minimum = 0 (61 samples)
	maximum = 59.8033 (61 samples)
Injected packet rate average = 0.0722187 (61 samples)
	minimum = 0.0266086 (61 samples)
	maximum = 0.197221 (61 samples)
Accepted packet rate average = 0.0722187 (61 samples)
	minimum = 0.0259923 (61 samples)
	maximum = 0.111292 (61 samples)
Injected flit rate average = 0.076926 (61 samples)
	minimum = 0.0344765 (61 samples)
	maximum = 0.197408 (61 samples)
Accepted flit rate average = 0.076926 (61 samples)
	minimum = 0.0346507 (61 samples)
	maximum = 0.111292 (61 samples)
Injected packet size average = 1.06518 (61 samples)
Accepted packet size average = 1.06518 (61 samples)
Hops average = 1 (61 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 58 sec (538 sec)
gpgpu_simulation_rate = 455050 (inst/sec)
gpgpu_simulation_rate = 2963 (cycle/sec)
gpgpu_silicon_slowdown = 101248x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (11,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 12 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 62 '_Z13lud_perimeterPfii'
Destroy streams for kernel 62: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 62 
gpu_sim_cycle = 25548
gpu_sim_insn = 216480
gpu_ipc =       8.4735
gpu_tot_sim_cycle = 1619784
gpu_tot_sim_insn = 245033640
gpu_tot_ipc =     151.2755
gpu_tot_issued_cta = 10372
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 32.0744% 
max_total_param_size = 0
gpu_stall_dramfull = 188842
gpu_stall_icnt2sh    = 373418
partiton_level_parallism =       0.0670
partiton_level_parallism_total  =       0.3674
partiton_level_parallism_util =       1.0191
partiton_level_parallism_util_total  =       1.7635
L2_BW  =       2.3155 GB/Sec
L2_BW_total  =      12.0610 GB/Sec
gpu_total_sim_rate=452091

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4030282
	L1I_total_cache_misses = 67443
	L1I_total_cache_miss_rate = 0.0167
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 31305
L1D_cache:
	L1D_cache_core[0]: Access = 45247, Miss = 27735, Miss_rate = 0.613, Pending_hits = 2734, Reservation_fails = 16023
	L1D_cache_core[1]: Access = 44992, Miss = 27263, Miss_rate = 0.606, Pending_hits = 2942, Reservation_fails = 19484
	L1D_cache_core[2]: Access = 44513, Miss = 26904, Miss_rate = 0.604, Pending_hits = 3100, Reservation_fails = 19348
	L1D_cache_core[3]: Access = 44529, Miss = 26937, Miss_rate = 0.605, Pending_hits = 2959, Reservation_fails = 17787
	L1D_cache_core[4]: Access = 44529, Miss = 26864, Miss_rate = 0.603, Pending_hits = 3056, Reservation_fails = 17984
	L1D_cache_core[5]: Access = 44945, Miss = 27430, Miss_rate = 0.610, Pending_hits = 2793, Reservation_fails = 16416
	L1D_cache_core[6]: Access = 44769, Miss = 27044, Miss_rate = 0.604, Pending_hits = 2836, Reservation_fails = 18570
	L1D_cache_core[7]: Access = 44596, Miss = 26831, Miss_rate = 0.602, Pending_hits = 3036, Reservation_fails = 18846
	L1D_cache_core[8]: Access = 45028, Miss = 27723, Miss_rate = 0.616, Pending_hits = 2814, Reservation_fails = 18830
	L1D_cache_core[9]: Access = 44021, Miss = 26969, Miss_rate = 0.613, Pending_hits = 2913, Reservation_fails = 21237
	L1D_cache_core[10]: Access = 44034, Miss = 26883, Miss_rate = 0.611, Pending_hits = 3018, Reservation_fails = 19877
	L1D_cache_core[11]: Access = 45025, Miss = 27095, Miss_rate = 0.602, Pending_hits = 2829, Reservation_fails = 17799
	L1D_cache_core[12]: Access = 44656, Miss = 27398, Miss_rate = 0.614, Pending_hits = 2848, Reservation_fails = 18080
	L1D_cache_core[13]: Access = 44559, Miss = 26646, Miss_rate = 0.598, Pending_hits = 3189, Reservation_fails = 15186
	L1D_cache_core[14]: Access = 44287, Miss = 27321, Miss_rate = 0.617, Pending_hits = 2960, Reservation_fails = 20238
	L1D_total_cache_accesses = 669730
	L1D_total_cache_misses = 407043
	L1D_total_cache_miss_rate = 0.6078
	L1D_total_cache_pending_hits = 44027
	L1D_total_cache_reservation_fails = 275705
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 241935
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56199
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44017
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 396968
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 275585
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 241845
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 162461
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10075
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3962839
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 67443
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 31305
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 497184
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 241935
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 172546
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4030282

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 215386
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 126
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 60073
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 120
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 31305
ctas_completed 10372, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
41295, 26286, 13020, 13020, 13020, 13020, 13020, 13020, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 
gpgpu_n_tot_thrd_icount = 254938080
gpgpu_n_tot_w_icount = 7966815
gpgpu_n_stall_shd_mem = 455511
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 396968
gpgpu_n_mem_write_global = 172546
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7954944
gpgpu_n_store_insn = 2760736
gpgpu_n_shmem_insn = 89163544
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7697568
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 109368
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 29023
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 317120
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1617089	W0_Idle:12140118	W0_Scoreboard:9730482	W1:6636	W2:6216	W3:5796	W4:5376	W5:4956	W6:4536	W7:4116	W8:3696	W9:3276	W10:2856	W11:2436	W12:2016	W13:1596	W14:1176	W15:714	W16:526470	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7384947
single_issue_nums: WS0:4117485	WS1:3849330	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3175744 {8:396968,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12423312 {72:172546,}
traffic_breakdown_coretomem[INST_ACC_R] = 204040 {8:25505,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 63514880 {40:1587872,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2760736 {8:345092,}
traffic_breakdown_memtocore[INST_ACC_R] = 4080800 {40:102020,}
maxmflatency = 1588 
max_icnt2mem_latency = 1696 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 275 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 67 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1137040 	635460 	146310 	14184 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24234 	1036 	198 	496423 	28672 	29488 	12088 	2060 	835 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	198881 	231806 	231173 	299718 	740242 	231086 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1324 	369 	37 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       7905      5411      7808      6042      6535      4684      6964      5140      6204      4572      7386      5474      7087      4807      7255      5720
dram[1]:       5495      5953      5751      6753      5022      5577      5416      6006      4496      5008      5102      5721      4624      4607      5121      5729
dram[2]:       5576      7441      6144      8143      4720      6220      4989      7160      4513      6016      5515      7530      4940      6968      5569      7424
dram[3]:       5857      5206      6196      5757      5353      4566      5832      5384      4993      4319      5590      5191      4490      4537      5485      5048
dram[4]:       8081      5374      7765      6181      6379      4633      6649      5191      6014      4384      7074      5678      7162      4366      7531      5714
dram[5]:       5352      6227      5563      6971      4691      5683      5148      6176      4391      5015      5208      5919      4839      4781      5213      6034
maximum mf latency per bank:
dram[0]:       1306      1299      1094      1323      1088      1307      1216       904      1392       872      1482       869      1495      1128      1499      1247
dram[1]:        760       881       763      1338       709      1389       970      1459      1053      1480      1053      1488      1017       931      1028       927
dram[2]:       1288      1319      1377      1166      1382       996       929      1176       989      1332       943      1493      1100      1490      1227      1499
dram[3]:        859       850      1364       848      1431       658      1584       945      1588      1013      1585      1035       834      1065       824       900
dram[4]:       1234      1214      1176      1263      1044      1271      1169       952      1314       891      1447       899      1457      1164      1441      1177
dram[5]:        720       938       743      1208       709      1321       759      1346       910      1509      1060      1555      1078       961       987       963
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4988777 n_nop=4934047 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.02003
n_activity=281418 dram_eff=0.3551
bk0: 2066a 4973393i bk1: 2748a 4969226i bk2: 1836a 4974582i bk3: 2280a 4972708i bk4: 2180a 4970823i bk5: 2796a 4967278i bk6: 2086a 4970895i bk7: 2644a 4967701i bk8: 2304a 4968630i bk9: 3084a 4963983i bk10: 1720a 4973682i bk11: 2232a 4971431i bk12: 1628a 4975755i bk13: 2216a 4972456i bk14: 1446a 4978855i bk15: 1944a 4976259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.020032 
total_CMD = 4988777 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 4766515 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 4988777 
n_nop = 4934047 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.000959 
CoL_Bus_Util = 0.010016 
Either_Row_CoL_Bus_Util = 0.010971 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000402 
queue_avg = 0.084266 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0842655
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4988777 n_nop=4928594 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.02236
n_activity=301921 dram_eff=0.3695
bk0: 2458a 4970242i bk1: 2840a 4967278i bk2: 2116a 4972281i bk3: 2296a 4971125i bk4: 2542a 4968568i bk5: 2864a 4966730i bk6: 2494a 4969451i bk7: 2624a 4967376i bk8: 2986a 4962571i bk9: 3128a 4963040i bk10: 2222a 4969894i bk11: 2232a 4970777i bk12: 2014a 4972472i bk13: 2264a 4970696i bk14: 1820a 4975889i bk15: 1952a 4975387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.022364 
total_CMD = 4988777 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 4746746 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 4988777 
n_nop = 4928594 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.000886 
CoL_Bus_Util = 0.011182 
Either_Row_CoL_Bus_Util = 0.012064 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000332 
queue_avg = 0.104265 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.104265
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4988777 n_nop=4933917 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.02006
n_activity=281796 dram_eff=0.3552
bk0: 2778a 4968662i bk1: 2074a 4972885i bk2: 2296a 4972026i bk3: 1812a 4974702i bk4: 2802a 4966622i bk5: 2182a 4970669i bk6: 2668a 4968668i bk7: 2068a 4970429i bk8: 3086a 4963087i bk9: 2310a 4968092i bk10: 2320a 4970595i bk11: 1634a 4974350i bk12: 2222a 4972052i bk13: 1634a 4976091i bk14: 1972a 4976118i bk15: 1410a 4979362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.020065 
total_CMD = 4988777 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 4765676 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 4988777 
n_nop = 4933917 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.000972 
CoL_Bus_Util = 0.010032 
Either_Row_CoL_Bus_Util = 0.010997 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000711 
queue_avg = 0.086646 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0866463
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4988777 n_nop=4928540 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.02239
n_activity=302088 dram_eff=0.3697
bk0: 2836a 4967688i bk1: 2480a 4970342i bk2: 2320a 4970942i bk3: 2092a 4972257i bk4: 2860a 4965660i bk5: 2562a 4967541i bk6: 2652a 4967684i bk7: 2464a 4969010i bk8: 3128a 4962494i bk9: 2998a 4962446i bk10: 2320a 4970201i bk11: 2136a 4970588i bk12: 2264a 4971697i bk13: 2012a 4972354i bk14: 1984a 4974836i bk15: 1782a 4976056i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.022386 
total_CMD = 4988777 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 4746728 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 4988777 
n_nop = 4928540 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.000885 
CoL_Bus_Util = 0.011193 
Either_Row_CoL_Bus_Util = 0.012075 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000282 
queue_avg = 0.107796 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.107796
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4988777 n_nop=4934319 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.01994
n_activity=279186 dram_eff=0.3563
bk0: 2044a 4973403i bk1: 2722a 4969377i bk2: 1832a 4974540i bk3: 2272a 4972685i bk4: 2148a 4971078i bk5: 2794a 4967652i bk6: 2080a 4971330i bk7: 2640a 4968894i bk8: 2288a 4968806i bk9: 3086a 4962840i bk10: 1678a 4974947i bk11: 2232a 4971124i bk12: 1636a 4975960i bk13: 2214a 4972334i bk14: 1428a 4978645i bk15: 1940a 4975850i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.019942 
total_CMD = 4988777 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 4768440 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 4988777 
n_nop = 4934319 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.000951 
CoL_Bus_Util = 0.009971 
Either_Row_CoL_Bus_Util = 0.010916 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000551 
queue_avg = 0.084459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0844588
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4988777 n_nop=4929135 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.02219
n_activity=297925 dram_eff=0.3716
bk0: 2458a 4969715i bk1: 2724a 4967850i bk2: 2112a 4972454i bk3: 2296a 4970687i bk4: 2546a 4968133i bk5: 2836a 4966654i bk6: 2486a 4969160i bk7: 2628a 4966594i bk8: 2968a 4962813i bk9: 3104a 4962998i bk10: 2152a 4971235i bk11: 2232a 4971174i bk12: 2008a 4972471i bk13: 2240a 4971865i bk14: 1796a 4976491i bk15: 1952a 4975217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.022193 
total_CMD = 4988777 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 4749960 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 4988777 
n_nop = 4929135 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.000862 
CoL_Bus_Util = 0.011097 
Either_Row_CoL_Bus_Util = 0.011955 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000285 
queue_avg = 0.105091 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.105091

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157846, Miss = 16148, Miss_rate = 0.102, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 175922, Miss = 19960, Miss_rate = 0.113, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 161244, Miss = 18936, Miss_rate = 0.117, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 185486, Miss = 20200, Miss_rate = 0.109, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 174076, Miss = 20152, Miss_rate = 0.116, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 158200, Miss = 16034, Miss_rate = 0.101, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 183602, Miss = 20364, Miss_rate = 0.111, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 162982, Miss = 18838, Miss_rate = 0.116, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 156080, Miss = 16026, Miss_rate = 0.103, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 174714, Miss = 19908, Miss_rate = 0.114, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 161946, Miss = 18828, Miss_rate = 0.116, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 182916, Miss = 20012, Miss_rate = 0.109, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 2035014
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1108
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1294399
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 341478
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 90624
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1587872
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 345092
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 102020
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.089
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2035014
icnt_total_pkts_simt_to_mem=767580
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.05068
	minimum = 5
	maximum = 15
Network latency average = 5.05068
	minimum = 5
	maximum = 15
Slowest packet = 2622181
Flit latency average = 5.00718
	minimum = 5
	maximum = 15
Slowest flit = 2794386
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0114135
	minimum = 0 (at node 7)
	maximum = 0.0373415 (at node 22)
Accepted packet rate average = 0.0114135
	minimum = 0 (at node 7)
	maximum = 0.0221544 (at node 0)
Injected flit rate average = 0.0119079
	minimum = 0 (at node 7)
	maximum = 0.0373415 (at node 22)
Accepted flit rate average= 0.0119079
	minimum = 0 (at node 7)
	maximum = 0.0221544 (at node 0)
Injected packet length average = 1.04331
Accepted packet length average = 1.04331
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.4648 (62 samples)
	minimum = 5 (62 samples)
	maximum = 231.048 (62 samples)
Network latency average = 21.1057 (62 samples)
	minimum = 5 (62 samples)
	maximum = 227.903 (62 samples)
Flit latency average = 20.2321 (62 samples)
	minimum = 5 (62 samples)
	maximum = 227.323 (62 samples)
Fragmentation average = 0.00217555 (62 samples)
	minimum = 0 (62 samples)
	maximum = 58.8387 (62 samples)
Injected packet rate average = 0.071238 (62 samples)
	minimum = 0.0261794 (62 samples)
	maximum = 0.194642 (62 samples)
Accepted packet rate average = 0.071238 (62 samples)
	minimum = 0.025573 (62 samples)
	maximum = 0.109854 (62 samples)
Injected flit rate average = 0.0758773 (62 samples)
	minimum = 0.0339204 (62 samples)
	maximum = 0.194826 (62 samples)
Accepted flit rate average = 0.0758773 (62 samples)
	minimum = 0.0340918 (62 samples)
	maximum = 0.109854 (62 samples)
Injected packet size average = 1.06512 (62 samples)
Accepted packet size average = 1.06512 (62 samples)
Hops average = 1 (62 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 2 sec (542 sec)
gpgpu_simulation_rate = 452091 (inst/sec)
gpgpu_simulation_rate = 2988 (cycle/sec)
gpgpu_silicon_slowdown = 100401x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (11,11,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 8 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 63 '_Z12lud_internalPfii'
Destroy streams for kernel 63: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 63 
gpu_sim_cycle = 7914
gpu_sim_insn = 2880768
gpu_ipc =     364.0091
gpu_tot_sim_cycle = 1627698
gpu_tot_sim_insn = 247914408
gpu_tot_ipc =     152.3098
gpu_tot_issued_cta = 10493
gpu_occupancy = 71.5971% 
gpu_tot_occupancy = 32.3532% 
max_total_param_size = 0
gpu_stall_dramfull = 196241
gpu_stall_icnt2sh    = 382727
partiton_level_parallism =       0.9056
partiton_level_parallism_total  =       0.3700
partiton_level_parallism_util =       1.6875
partiton_level_parallism_util_total  =       1.7626
L2_BW  =      30.0785 GB/Sec
L2_BW_total  =      12.1486 GB/Sec
gpu_total_sim_rate=453225

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4075778
	L1I_total_cache_misses = 68888
	L1I_total_cache_miss_rate = 0.0169
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 32514
L1D_cache:
	L1D_cache_core[0]: Access = 45695, Miss = 28055, Miss_rate = 0.614, Pending_hits = 2735, Reservation_fails = 17725
	L1D_cache_core[1]: Access = 45376, Miss = 27537, Miss_rate = 0.607, Pending_hits = 2956, Reservation_fails = 20984
	L1D_cache_core[2]: Access = 45025, Miss = 27224, Miss_rate = 0.605, Pending_hits = 3124, Reservation_fails = 20469
	L1D_cache_core[3]: Access = 45105, Miss = 27321, Miss_rate = 0.606, Pending_hits = 2975, Reservation_fails = 18747
	L1D_cache_core[4]: Access = 45105, Miss = 27246, Miss_rate = 0.604, Pending_hits = 3088, Reservation_fails = 18376
	L1D_cache_core[5]: Access = 45329, Miss = 27718, Miss_rate = 0.611, Pending_hits = 2793, Reservation_fails = 17634
	L1D_cache_core[6]: Access = 45281, Miss = 27364, Miss_rate = 0.604, Pending_hits = 2868, Reservation_fails = 19088
	L1D_cache_core[7]: Access = 45172, Miss = 27241, Miss_rate = 0.603, Pending_hits = 3036, Reservation_fails = 19836
	L1D_cache_core[8]: Access = 45796, Miss = 28215, Miss_rate = 0.616, Pending_hits = 2832, Reservation_fails = 19759
	L1D_cache_core[9]: Access = 44661, Miss = 27428, Miss_rate = 0.614, Pending_hits = 2913, Reservation_fails = 22756
	L1D_cache_core[10]: Access = 44546, Miss = 27197, Miss_rate = 0.611, Pending_hits = 3050, Reservation_fails = 20861
	L1D_cache_core[11]: Access = 45409, Miss = 27383, Miss_rate = 0.603, Pending_hits = 2829, Reservation_fails = 19064
	L1D_cache_core[12]: Access = 45168, Miss = 27734, Miss_rate = 0.614, Pending_hits = 2880, Reservation_fails = 18413
	L1D_cache_core[13]: Access = 44943, Miss = 26918, Miss_rate = 0.599, Pending_hits = 3189, Reservation_fails = 16765
	L1D_cache_core[14]: Access = 44863, Miss = 27689, Miss_rate = 0.617, Pending_hits = 3007, Reservation_fails = 21060
	L1D_total_cache_accesses = 677474
	L1D_total_cache_misses = 412270
	L1D_total_cache_miss_rate = 0.6085
	L1D_total_cache_pending_hits = 44275
	L1D_total_cache_reservation_fails = 291537
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 244839
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56589
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44263
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 402140
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 291417
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 244749
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 164340
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10130
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4006890
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 68888
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 32514
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 502992
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 244839
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 174482
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4075778

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 224189
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 126
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 67102
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 120
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 32514
ctas_completed 10493, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
41388, 26379, 13113, 13113, 13113, 13113, 13113, 13113, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 
gpgpu_n_tot_thrd_icount = 257818848
gpgpu_n_tot_w_icount = 8056839
gpgpu_n_stall_shd_mem = 461873
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 402140
gpgpu_n_mem_write_global = 174482
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8047872
gpgpu_n_store_insn = 2791712
gpgpu_n_shmem_insn = 90216728
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7790496
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 109368
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31513
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 320992
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1640115	W0_Idle:12148964	W0_Scoreboard:9832062	W1:6636	W2:6216	W3:5796	W4:5376	W5:4956	W6:4536	W7:4116	W8:3696	W9:3276	W10:2856	W11:2436	W12:2016	W13:1596	W14:1176	W15:714	W16:526470	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7474971
single_issue_nums: WS0:4162497	WS1:3894342	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3217120 {8:402140,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12562704 {72:174482,}
traffic_breakdown_coretomem[INST_ACC_R] = 204512 {8:25564,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 64342400 {40:1608560,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2791712 {8:348964,}
traffic_breakdown_memtocore[INST_ACC_R] = 4090240 {40:102256,}
maxmflatency = 1588 
max_icnt2mem_latency = 1696 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 277 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 67 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1146702 	643609 	153046 	14197 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24269 	1047 	198 	501277 	29087 	30184 	12622 	2602 	915 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	199995 	233389 	232815 	301959 	751999 	237309 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1330 	375 	41 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       7905      5494      7808      6126      6535      4760      6964      5176      6204      4593      7386      5764      7087      4877      7255      5798
dram[1]:       5737      6028      6013      6846      5150      5638      5488      6031      4570      5031      5301      6026      4869      4681      5392      5794
dram[2]:       5659      7441      6225      8143      4790      6220      5023      7160      4534      6016      5765      7530      5003      6968      5645      7424
dram[3]:       5942      5467      6296      6032      5412      4703      5858      5467      5017      4400      5873      5457      4569      4849      5551      5364
dram[4]:       8081      5459      7765      6265      6379      4698      6649      5222      6014      4404      7074      6061      7162      4431      7531      5800
dram[5]:       5593      6314      5811      7074      4842      5746      5216      6203      4463      5040      5400      6304      5139      4861      5505      6094
maximum mf latency per bank:
dram[0]:       1306      1299      1094      1323      1088      1307      1216       904      1392       872      1482       869      1495      1128      1499      1247
dram[1]:        852       881       853      1338       849      1389       970      1459      1053      1480      1053      1488      1017       931      1028       927
dram[2]:       1288      1319      1377      1166      1382       996       929      1176       989      1332       943      1493      1100      1490      1227      1499
dram[3]:        859      1039      1364      1005      1431       991      1584       945      1588      1013      1585      1035       834      1065       824      1036
dram[4]:       1234      1214      1176      1263      1044      1271      1169       952      1314       891      1447       899      1457      1164      1441      1177
dram[5]:        951       938       867      1208       957      1321       759      1346       910      1509      1060      1555      1078       961       987       963
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5013150 n_nop=4958420 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.01993
n_activity=281418 dram_eff=0.3551
bk0: 2066a 4997766i bk1: 2748a 4993599i bk2: 1836a 4998955i bk3: 2280a 4997081i bk4: 2180a 4995196i bk5: 2796a 4991651i bk6: 2086a 4995268i bk7: 2644a 4992074i bk8: 2304a 4993003i bk9: 3084a 4988356i bk10: 1720a 4998055i bk11: 2232a 4995804i bk12: 1628a 5000128i bk13: 2216a 4996829i bk14: 1446a 5003228i bk15: 1944a 5000632i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.019935 
total_CMD = 5013150 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 4790888 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 5013150 
n_nop = 4958420 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.000954 
CoL_Bus_Util = 0.009967 
Either_Row_CoL_Bus_Util = 0.010917 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000402 
queue_avg = 0.083856 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0838559
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5013150 n_nop=4952967 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.02226
n_activity=301921 dram_eff=0.3695
bk0: 2458a 4994615i bk1: 2840a 4991651i bk2: 2116a 4996654i bk3: 2296a 4995498i bk4: 2542a 4992941i bk5: 2864a 4991103i bk6: 2494a 4993824i bk7: 2624a 4991749i bk8: 2986a 4986944i bk9: 3128a 4987413i bk10: 2222a 4994267i bk11: 2232a 4995150i bk12: 2014a 4996845i bk13: 2264a 4995069i bk14: 1820a 5000262i bk15: 1952a 4999760i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.022255 
total_CMD = 5013150 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 4771119 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 5013150 
n_nop = 4952967 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.000881 
CoL_Bus_Util = 0.011128 
Either_Row_CoL_Bus_Util = 0.012005 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000332 
queue_avg = 0.103758 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.103758
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5013150 n_nop=4958290 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.01997
n_activity=281796 dram_eff=0.3552
bk0: 2778a 4993035i bk1: 2074a 4997258i bk2: 2296a 4996399i bk3: 1812a 4999075i bk4: 2802a 4990995i bk5: 2182a 4995042i bk6: 2668a 4993041i bk7: 2068a 4994802i bk8: 3086a 4987460i bk9: 2310a 4992465i bk10: 2320a 4994968i bk11: 1634a 4998723i bk12: 2222a 4996425i bk13: 1634a 5000464i bk14: 1972a 5000491i bk15: 1410a 5003735i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.019967 
total_CMD = 5013150 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 4790049 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 5013150 
n_nop = 4958290 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.000967 
CoL_Bus_Util = 0.009984 
Either_Row_CoL_Bus_Util = 0.010943 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000711 
queue_avg = 0.086225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.086225
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5013150 n_nop=4952913 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.02228
n_activity=302088 dram_eff=0.3697
bk0: 2836a 4992061i bk1: 2480a 4994715i bk2: 2320a 4995315i bk3: 2092a 4996630i bk4: 2860a 4990033i bk5: 2562a 4991914i bk6: 2652a 4992057i bk7: 2464a 4993383i bk8: 3128a 4986867i bk9: 2998a 4986819i bk10: 2320a 4994574i bk11: 2136a 4994961i bk12: 2264a 4996070i bk13: 2012a 4996727i bk14: 1984a 4999209i bk15: 1782a 5000429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.022277 
total_CMD = 5013150 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 4771101 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 5013150 
n_nop = 4952913 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.000880 
CoL_Bus_Util = 0.011139 
Either_Row_CoL_Bus_Util = 0.012016 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000282 
queue_avg = 0.107272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.107272
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5013150 n_nop=4958692 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.01984
n_activity=279186 dram_eff=0.3563
bk0: 2044a 4997776i bk1: 2722a 4993750i bk2: 1832a 4998913i bk3: 2272a 4997058i bk4: 2148a 4995451i bk5: 2794a 4992025i bk6: 2080a 4995703i bk7: 2640a 4993267i bk8: 2288a 4993179i bk9: 3086a 4987213i bk10: 1678a 4999320i bk11: 2232a 4995497i bk12: 1636a 5000333i bk13: 2214a 4996707i bk14: 1428a 5003018i bk15: 1940a 5000223i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.019845 
total_CMD = 5013150 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 4792813 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 5013150 
n_nop = 4958692 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.000947 
CoL_Bus_Util = 0.009922 
Either_Row_CoL_Bus_Util = 0.010863 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000551 
queue_avg = 0.084048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0840482
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5013150 n_nop=4953508 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.02209
n_activity=297925 dram_eff=0.3716
bk0: 2458a 4994088i bk1: 2724a 4992223i bk2: 2112a 4996827i bk3: 2296a 4995060i bk4: 2546a 4992506i bk5: 2836a 4991027i bk6: 2486a 4993533i bk7: 2628a 4990967i bk8: 2968a 4987186i bk9: 3104a 4987371i bk10: 2152a 4995608i bk11: 2232a 4995547i bk12: 2008a 4996844i bk13: 2240a 4996238i bk14: 1796a 5000864i bk15: 1952a 4999590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.022086 
total_CMD = 5013150 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 4774333 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 5013150 
n_nop = 4953508 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.000858 
CoL_Bus_Util = 0.011043 
Either_Row_CoL_Bus_Util = 0.011897 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000285 
queue_avg = 0.104580 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.10458

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157846, Miss = 16148, Miss_rate = 0.102, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 178022, Miss = 19960, Miss_rate = 0.112, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 165054, Miss = 18936, Miss_rate = 0.115, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 187650, Miss = 20200, Miss_rate = 0.108, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 176188, Miss = 20152, Miss_rate = 0.114, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 158292, Miss = 16034, Miss_rate = 0.101, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 185758, Miss = 20364, Miss_rate = 0.110, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 166954, Miss = 18838, Miss_rate = 0.113, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 156080, Miss = 16026, Miss_rate = 0.103, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 176982, Miss = 19908, Miss_rate = 0.112, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 165784, Miss = 18828, Miss_rate = 0.114, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 185200, Miss = 20012, Miss_rate = 0.108, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 2059810
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1094
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1315087
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 345350
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 90860
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1608560
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 348964
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 102256
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.090
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2059810
icnt_total_pkts_simt_to_mem=776683
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 83.5873
	minimum = 5
	maximum = 950
Network latency average = 77.1961
	minimum = 5
	maximum = 950
Slowest packet = 2636445
Flit latency average = 73.896
	minimum = 5
	maximum = 950
Slowest flit = 2808991
Fragmentation average = 0.0472734
	minimum = 0
	maximum = 264
Injected packet rate average = 0.149585
	minimum = 0 (at node 15)
	maximum = 0.501895 (at node 22)
Accepted packet rate average = 0.149585
	minimum = 0 (at node 15)
	maximum = 0.288097 (at node 8)
Injected flit rate average = 0.158645
	minimum = 0 (at node 15)
	maximum = 0.501895 (at node 22)
Accepted flit rate average= 0.158645
	minimum = 0 (at node 15)
	maximum = 0.288097 (at node 8)
Injected packet length average = 1.06057
Accepted packet length average = 1.06057
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.435 (63 samples)
	minimum = 5 (63 samples)
	maximum = 242.46 (63 samples)
Network latency average = 21.996 (63 samples)
	minimum = 5 (63 samples)
	maximum = 239.365 (63 samples)
Flit latency average = 21.0839 (63 samples)
	minimum = 5 (63 samples)
	maximum = 238.794 (63 samples)
Fragmentation average = 0.00289138 (63 samples)
	minimum = 0 (63 samples)
	maximum = 62.0952 (63 samples)
Injected packet rate average = 0.0724816 (63 samples)
	minimum = 0.0257638 (63 samples)
	maximum = 0.19952 (63 samples)
Accepted packet rate average = 0.0724816 (63 samples)
	minimum = 0.0251671 (63 samples)
	maximum = 0.112683 (63 samples)
Injected flit rate average = 0.0771911 (63 samples)
	minimum = 0.033382 (63 samples)
	maximum = 0.199701 (63 samples)
Accepted flit rate average = 0.0771911 (63 samples)
	minimum = 0.0335507 (63 samples)
	maximum = 0.112683 (63 samples)
Injected packet size average = 1.06498 (63 samples)
Accepted packet size average = 1.06498 (63 samples)
Hops average = 1 (63 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 7 sec (547 sec)
gpgpu_simulation_rate = 453225 (inst/sec)
gpgpu_simulation_rate = 2975 (cycle/sec)
gpgpu_silicon_slowdown = 100840x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a30717d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 64 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 64: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 64 
gpu_sim_cycle = 25657
gpu_sim_insn = 19880
gpu_ipc =       0.7748
gpu_tot_sim_cycle = 1653355
gpu_tot_sim_insn = 247934288
gpu_tot_ipc =     149.9583
gpu_tot_issued_cta = 10494
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 32.3042% 
max_total_param_size = 0
gpu_stall_dramfull = 196241
gpu_stall_icnt2sh    = 382727
partiton_level_parallism =       0.0014
partiton_level_parallism_total  =       0.3643
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7625
L2_BW  =       0.0442 GB/Sec
L2_BW_total  =      11.9607 GB/Sec
gpu_total_sim_rate=451610

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4077450
	L1I_total_cache_misses = 68894
	L1I_total_cache_miss_rate = 0.0169
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 32514
L1D_cache:
	L1D_cache_core[0]: Access = 45695, Miss = 28055, Miss_rate = 0.614, Pending_hits = 2735, Reservation_fails = 17725
	L1D_cache_core[1]: Access = 45376, Miss = 27537, Miss_rate = 0.607, Pending_hits = 2956, Reservation_fails = 20984
	L1D_cache_core[2]: Access = 45025, Miss = 27224, Miss_rate = 0.605, Pending_hits = 3124, Reservation_fails = 20469
	L1D_cache_core[3]: Access = 45105, Miss = 27321, Miss_rate = 0.606, Pending_hits = 2975, Reservation_fails = 18747
	L1D_cache_core[4]: Access = 45105, Miss = 27246, Miss_rate = 0.604, Pending_hits = 3088, Reservation_fails = 18376
	L1D_cache_core[5]: Access = 45329, Miss = 27718, Miss_rate = 0.611, Pending_hits = 2793, Reservation_fails = 17634
	L1D_cache_core[6]: Access = 45281, Miss = 27364, Miss_rate = 0.604, Pending_hits = 2868, Reservation_fails = 19088
	L1D_cache_core[7]: Access = 45172, Miss = 27241, Miss_rate = 0.603, Pending_hits = 3036, Reservation_fails = 19836
	L1D_cache_core[8]: Access = 45796, Miss = 28215, Miss_rate = 0.616, Pending_hits = 2832, Reservation_fails = 19759
	L1D_cache_core[9]: Access = 44692, Miss = 27444, Miss_rate = 0.614, Pending_hits = 2913, Reservation_fails = 22756
	L1D_cache_core[10]: Access = 44546, Miss = 27197, Miss_rate = 0.611, Pending_hits = 3050, Reservation_fails = 20861
	L1D_cache_core[11]: Access = 45409, Miss = 27383, Miss_rate = 0.603, Pending_hits = 2829, Reservation_fails = 19064
	L1D_cache_core[12]: Access = 45168, Miss = 27734, Miss_rate = 0.614, Pending_hits = 2880, Reservation_fails = 18413
	L1D_cache_core[13]: Access = 44943, Miss = 26918, Miss_rate = 0.599, Pending_hits = 3189, Reservation_fails = 16765
	L1D_cache_core[14]: Access = 44863, Miss = 27689, Miss_rate = 0.617, Pending_hits = 3007, Reservation_fails = 21060
	L1D_total_cache_accesses = 677505
	L1D_total_cache_misses = 412286
	L1D_total_cache_miss_rate = 0.6085
	L1D_total_cache_pending_hits = 44275
	L1D_total_cache_reservation_fails = 291537
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 244845
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56589
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44263
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 402156
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 291417
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 244755
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 164355
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10130
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4008556
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 68894
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 32514
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 503008
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 244845
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 174497
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4077450

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 224189
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 126
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 67102
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 120
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 32514
ctas_completed 10494, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
41388, 26379, 13113, 13113, 13113, 13113, 13113, 13113, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 
gpgpu_n_tot_thrd_icount = 257913216
gpgpu_n_tot_w_icount = 8059788
gpgpu_n_stall_shd_mem = 462377
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 402156
gpgpu_n_mem_write_global = 174497
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8048128
gpgpu_n_store_insn = 2791952
gpgpu_n_shmem_insn = 90221424
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7790592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 109872
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31513
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 320992
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1640115	W0_Idle:12177521	W0_Scoreboard:9851868	W1:6952	W2:6512	W3:6072	W4:5632	W5:5192	W6:4752	W7:4312	W8:3872	W9:3432	W10:2992	W11:2552	W12:2112	W13:1672	W14:1232	W15:748	W16:526781	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7474971
single_issue_nums: WS0:4165446	WS1:3894342	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3217248 {8:402156,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12563784 {72:174497,}
traffic_breakdown_coretomem[INST_ACC_R] = 204560 {8:25570,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 64344960 {40:1608624,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2791952 {8:348994,}
traffic_breakdown_memtocore[INST_ACC_R] = 4091200 {40:102280,}
maxmflatency = 1588 
max_icnt2mem_latency = 1696 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 277 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 67 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1146796 	643609 	153046 	14197 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24275 	1047 	198 	501308 	29087 	30184 	12622 	2602 	915 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	200089 	233389 	232815 	301959 	751999 	237309 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1340 	375 	41 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       7905      5494      7808      6126      6535      4760      6964      5176      6204      4593      7386      5764      7087      4877      7255      5798
dram[1]:       5737      6028      6013      6846      5150      5638      5488      6031      4570      5031      5301      6026      4873      4681      5392      5794
dram[2]:       5659      7441      6225      8143      4790      6220      5023      7160      4534      6016      5765      7530      5003      6968      5645      7424
dram[3]:       5942      5467      6296      6032      5412      4703      5858      5467      5017      4400      5873      5457      4569      4853      5551      5364
dram[4]:       8081      5459      7765      6265      6379      4698      6649      5222      6014      4404      7074      6061      7162      4431      7531      5800
dram[5]:       5593      6314      5811      7074      4842      5746      5216      6203      4463      5040      5400      6304      5144      4861      5505      6094
maximum mf latency per bank:
dram[0]:       1306      1299      1094      1323      1088      1307      1216       904      1392       872      1482       869      1495      1128      1499      1247
dram[1]:        852       881       853      1338       849      1389       970      1459      1053      1480      1053      1488      1017       931      1028       927
dram[2]:       1288      1319      1377      1166      1382       996       929      1176       989      1332       943      1493      1100      1490      1227      1499
dram[3]:        859      1039      1364      1005      1431       991      1584       945      1588      1013      1585      1035       834      1065       824      1036
dram[4]:       1234      1214      1176      1263      1044      1271      1169       952      1314       891      1447       899      1457      1164      1441      1177
dram[5]:        951       938       867      1208       957      1321       759      1346       910      1509      1060      1555      1078       961       987       963
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5092171 n_nop=5037441 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.01963
n_activity=281418 dram_eff=0.3551
bk0: 2066a 5076787i bk1: 2748a 5072620i bk2: 1836a 5077976i bk3: 2280a 5076102i bk4: 2180a 5074217i bk5: 2796a 5070672i bk6: 2086a 5074289i bk7: 2644a 5071095i bk8: 2304a 5072024i bk9: 3084a 5067377i bk10: 1720a 5077076i bk11: 2232a 5074825i bk12: 1628a 5079149i bk13: 2216a 5075850i bk14: 1446a 5082249i bk15: 1944a 5079653i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.019625 
total_CMD = 5092171 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 4869909 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 5092171 
n_nop = 5037441 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.000939 
CoL_Bus_Util = 0.009813 
Either_Row_CoL_Bus_Util = 0.010748 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000402 
queue_avg = 0.082555 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0825546
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5092171 n_nop=5031988 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.02191
n_activity=301921 dram_eff=0.3695
bk0: 2458a 5073636i bk1: 2840a 5070672i bk2: 2116a 5075675i bk3: 2296a 5074519i bk4: 2542a 5071962i bk5: 2864a 5070124i bk6: 2494a 5072845i bk7: 2624a 5070770i bk8: 2986a 5065965i bk9: 3128a 5066434i bk10: 2222a 5073288i bk11: 2232a 5074171i bk12: 2014a 5075866i bk13: 2264a 5074090i bk14: 1820a 5079283i bk15: 1952a 5078781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.021910 
total_CMD = 5092171 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 4850140 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 5092171 
n_nop = 5031988 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.000868 
CoL_Bus_Util = 0.010955 
Either_Row_CoL_Bus_Util = 0.011819 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000332 
queue_avg = 0.102148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.102148
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5092171 n_nop=5037311 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.01966
n_activity=281796 dram_eff=0.3552
bk0: 2778a 5072056i bk1: 2074a 5076279i bk2: 2296a 5075420i bk3: 1812a 5078096i bk4: 2802a 5070016i bk5: 2182a 5074063i bk6: 2668a 5072062i bk7: 2068a 5073823i bk8: 3086a 5066481i bk9: 2310a 5071486i bk10: 2320a 5073989i bk11: 1634a 5077744i bk12: 2222a 5075446i bk13: 1634a 5079485i bk14: 1972a 5079512i bk15: 1410a 5082756i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.019657 
total_CMD = 5092171 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 4869070 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 5092171 
n_nop = 5037311 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.000952 
CoL_Bus_Util = 0.009829 
Either_Row_CoL_Bus_Util = 0.010773 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000711 
queue_avg = 0.084887 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.084887
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5092171 n_nop=5031934 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.02193
n_activity=302088 dram_eff=0.3697
bk0: 2836a 5071082i bk1: 2480a 5073736i bk2: 2320a 5074336i bk3: 2092a 5075651i bk4: 2860a 5069054i bk5: 2562a 5070935i bk6: 2652a 5071078i bk7: 2464a 5072404i bk8: 3128a 5065888i bk9: 2998a 5065840i bk10: 2320a 5073595i bk11: 2136a 5073982i bk12: 2264a 5075091i bk13: 2012a 5075748i bk14: 1984a 5078230i bk15: 1782a 5079450i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.021932 
total_CMD = 5092171 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 4850122 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 5092171 
n_nop = 5031934 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.000867 
CoL_Bus_Util = 0.010966 
Either_Row_CoL_Bus_Util = 0.011829 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000282 
queue_avg = 0.105607 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.105607
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5092171 n_nop=5037713 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.01954
n_activity=279186 dram_eff=0.3563
bk0: 2044a 5076797i bk1: 2722a 5072771i bk2: 1832a 5077934i bk3: 2272a 5076079i bk4: 2148a 5074472i bk5: 2794a 5071046i bk6: 2080a 5074724i bk7: 2640a 5072288i bk8: 2288a 5072200i bk9: 3086a 5066234i bk10: 1678a 5078341i bk11: 2232a 5074518i bk12: 1636a 5079354i bk13: 2214a 5075728i bk14: 1428a 5082039i bk15: 1940a 5079244i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.019537 
total_CMD = 5092171 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 4871834 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 5092171 
n_nop = 5037713 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.000932 
CoL_Bus_Util = 0.009768 
Either_Row_CoL_Bus_Util = 0.010694 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000551 
queue_avg = 0.082744 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0827439
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5092171 n_nop=5032529 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.02174
n_activity=297925 dram_eff=0.3716
bk0: 2458a 5073109i bk1: 2724a 5071244i bk2: 2112a 5075848i bk3: 2296a 5074081i bk4: 2546a 5071527i bk5: 2836a 5070048i bk6: 2486a 5072554i bk7: 2628a 5069988i bk8: 2968a 5066207i bk9: 3104a 5066392i bk10: 2152a 5074629i bk11: 2232a 5074568i bk12: 2008a 5075865i bk13: 2240a 5075259i bk14: 1796a 5079885i bk15: 1952a 5078611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.021743 
total_CMD = 5092171 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 4853354 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 5092171 
n_nop = 5032529 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.000844 
CoL_Bus_Util = 0.010871 
Either_Row_CoL_Bus_Util = 0.011712 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000285 
queue_avg = 0.102957 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.102957

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157850, Miss = 16148, Miss_rate = 0.102, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 178022, Miss = 19960, Miss_rate = 0.112, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 165088, Miss = 18936, Miss_rate = 0.115, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 187650, Miss = 20200, Miss_rate = 0.108, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 176192, Miss = 20152, Miss_rate = 0.114, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 158292, Miss = 16034, Miss_rate = 0.101, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 185762, Miss = 20364, Miss_rate = 0.110, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 166984, Miss = 18838, Miss_rate = 0.113, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 156084, Miss = 16026, Miss_rate = 0.103, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 176982, Miss = 19908, Miss_rate = 0.112, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 165822, Miss = 18828, Miss_rate = 0.114, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 185200, Miss = 20012, Miss_rate = 0.108, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 2059928
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1094
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1315151
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 345380
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 90884
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1608624
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 348994
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 102280
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.088
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2059928
icnt_total_pkts_simt_to_mem=776735
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.35484
	minimum = 5
	maximum = 12
Network latency average = 5.09677
	minimum = 5
	maximum = 6
Slowest packet = 2662117
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2836493
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000223749
	minimum = 0 (at node 0)
	maximum = 0.00148108 (at node 25)
Accepted packet rate average = 0.000223749
	minimum = 0 (at node 0)
	maximum = 0.00459913 (at node 9)
Injected flit rate average = 0.000245403
	minimum = 0 (at node 0)
	maximum = 0.00202674 (at node 9)
Accepted flit rate average= 0.000245403
	minimum = 0 (at node 0)
	maximum = 0.00459913 (at node 9)
Injected packet length average = 1.09677
Accepted packet length average = 1.09677
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.1525 (64 samples)
	minimum = 5 (64 samples)
	maximum = 238.859 (64 samples)
Network latency average = 21.732 (64 samples)
	minimum = 5 (64 samples)
	maximum = 235.719 (64 samples)
Flit latency average = 20.8326 (64 samples)
	minimum = 5 (64 samples)
	maximum = 235.141 (64 samples)
Fragmentation average = 0.00284621 (64 samples)
	minimum = 0 (64 samples)
	maximum = 61.125 (64 samples)
Injected packet rate average = 0.0713526 (64 samples)
	minimum = 0.0253613 (64 samples)
	maximum = 0.196425 (64 samples)
Accepted packet rate average = 0.0713526 (64 samples)
	minimum = 0.0247739 (64 samples)
	maximum = 0.110995 (64 samples)
Injected flit rate average = 0.0759888 (64 samples)
	minimum = 0.0328604 (64 samples)
	maximum = 0.196612 (64 samples)
Accepted flit rate average = 0.0759888 (64 samples)
	minimum = 0.0330265 (64 samples)
	maximum = 0.110995 (64 samples)
Injected packet size average = 1.06498 (64 samples)
Accepted packet size average = 1.06498 (64 samples)
Hops average = 1 (64 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 9 sec (549 sec)
gpgpu_simulation_rate = 451610 (inst/sec)
gpgpu_simulation_rate = 3011 (cycle/sec)
gpgpu_silicon_slowdown = 99634x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (10,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 11 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 65 '_Z13lud_perimeterPfii'
Destroy streams for kernel 65: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 65 
gpu_sim_cycle = 25540
gpu_sim_insn = 196800
gpu_ipc =       7.7056
gpu_tot_sim_cycle = 1678895
gpu_tot_sim_insn = 248131088
gpu_tot_ipc =     147.7943
gpu_tot_issued_cta = 10504
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 31.8261% 
max_total_param_size = 0
gpu_stall_dramfull = 196241
gpu_stall_icnt2sh    = 382727
partiton_level_parallism =       0.0614
partiton_level_parallism_total  =       0.3596
partiton_level_parallism_util =       1.0155
partiton_level_parallism_util_total  =       1.7592
L2_BW  =       2.1260 GB/Sec
L2_BW_total  =      11.8111 GB/Sec
gpu_total_sim_rate=448699

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4083550
	L1I_total_cache_misses = 69673
	L1I_total_cache_miss_rate = 0.0171
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 32514
L1D_cache:
	L1D_cache_core[0]: Access = 45774, Miss = 28103, Miss_rate = 0.614, Pending_hits = 2735, Reservation_fails = 17725
	L1D_cache_core[1]: Access = 45455, Miss = 27585, Miss_rate = 0.607, Pending_hits = 2956, Reservation_fails = 20984
	L1D_cache_core[2]: Access = 45104, Miss = 27272, Miss_rate = 0.605, Pending_hits = 3124, Reservation_fails = 20469
	L1D_cache_core[3]: Access = 45184, Miss = 27369, Miss_rate = 0.606, Pending_hits = 2975, Reservation_fails = 18747
	L1D_cache_core[4]: Access = 45184, Miss = 27294, Miss_rate = 0.604, Pending_hits = 3088, Reservation_fails = 18376
	L1D_cache_core[5]: Access = 45329, Miss = 27718, Miss_rate = 0.611, Pending_hits = 2793, Reservation_fails = 17634
	L1D_cache_core[6]: Access = 45281, Miss = 27364, Miss_rate = 0.604, Pending_hits = 2868, Reservation_fails = 19088
	L1D_cache_core[7]: Access = 45172, Miss = 27241, Miss_rate = 0.603, Pending_hits = 3036, Reservation_fails = 19836
	L1D_cache_core[8]: Access = 45796, Miss = 28215, Miss_rate = 0.616, Pending_hits = 2832, Reservation_fails = 19759
	L1D_cache_core[9]: Access = 44692, Miss = 27444, Miss_rate = 0.614, Pending_hits = 2913, Reservation_fails = 22756
	L1D_cache_core[10]: Access = 44625, Miss = 27245, Miss_rate = 0.611, Pending_hits = 3050, Reservation_fails = 20861
	L1D_cache_core[11]: Access = 45488, Miss = 27439, Miss_rate = 0.603, Pending_hits = 2829, Reservation_fails = 19064
	L1D_cache_core[12]: Access = 45247, Miss = 27782, Miss_rate = 0.614, Pending_hits = 2880, Reservation_fails = 18413
	L1D_cache_core[13]: Access = 45022, Miss = 26966, Miss_rate = 0.599, Pending_hits = 3189, Reservation_fails = 16765
	L1D_cache_core[14]: Access = 44942, Miss = 27737, Miss_rate = 0.617, Pending_hits = 3007, Reservation_fails = 21060
	L1D_total_cache_accesses = 678295
	L1D_total_cache_misses = 412774
	L1D_total_cache_miss_rate = 0.6085
	L1D_total_cache_pending_hits = 44275
	L1D_total_cache_reservation_fails = 291537
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 244935
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56589
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44263
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 402636
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 291417
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 244845
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 164657
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10138
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4013877
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 69673
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 32514
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 503488
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 244935
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 174807
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4083550

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 224189
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 126
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 67102
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 120
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 32514
ctas_completed 10504, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
42594, 26379, 13113, 13113, 13113, 13113, 13113, 13113, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 
gpgpu_n_tot_thrd_icount = 258299136
gpgpu_n_tot_w_icount = 8071848
gpgpu_n_stall_shd_mem = 464617
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 402636
gpgpu_n_mem_write_global = 174807
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8055808
gpgpu_n_store_insn = 2796912
gpgpu_n_shmem_insn = 90285104
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7792512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 112112
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31513
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 320992
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1640625	W0_Idle:12548985	W0_Scoreboard:9977938	W1:6952	W2:6512	W3:6072	W4:5632	W5:5192	W6:4752	W7:4312	W8:3872	W9:3432	W10:2992	W11:2552	W12:2112	W13:1672	W14:1232	W15:748	W16:538571	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7475241
single_issue_nums: WS0:4177506	WS1:3894342	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3221088 {8:402636,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12586104 {72:174807,}
traffic_breakdown_coretomem[INST_ACC_R] = 210792 {8:26349,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 64421760 {40:1610544,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2796912 {8:349614,}
traffic_breakdown_memtocore[INST_ACC_R] = 4215840 {40:105396,}
maxmflatency = 1588 
max_icnt2mem_latency = 1696 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 276 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 67 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1149336 	643609 	153046 	14197 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	25044 	1057 	198 	502098 	29087 	30184 	12622 	2602 	915 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	202629 	233389 	232815 	301959 	751999 	237309 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1367 	375 	41 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       7905      5494      7808      6126      6535      4760      6964      5176      6204      4593      7386      5764      7087      4894      7255      5798
dram[1]:       5744      6028      6020      6846      5156      5638      5494      6031      4575      5031      5303      6026      4914      4698      5400      5794
dram[2]:       5659      7441      6225      8143      4790      6220      5023      7160      4534      6016      5765      7530      5019      6968      5645      7424
dram[3]:       5942      5474      6296      6039      5412      4709      5858      5473      5017      4405      5873      5459      4584      4894      5551      5372
dram[4]:       8081      5459      7765      6265      6379      4698      6649      5222      6014      4404      7074      6061      7162      4446      7531      5800
dram[5]:       5599      6314      5818      7074      4847      5746      5222      6203      4468      5040      5403      6304      5191      4876      5513      6094
maximum mf latency per bank:
dram[0]:       1306      1299      1094      1323      1088      1307      1216       904      1392       872      1482       869      1495      1128      1499      1247
dram[1]:        852       881       853      1338       849      1389       970      1459      1053      1480      1053      1488      1017       931      1028       927
dram[2]:       1288      1319      1377      1166      1382       996       929      1176       989      1332       943      1493      1100      1490      1227      1499
dram[3]:        859      1039      1364      1005      1431       991      1584       945      1588      1013      1585      1035       834      1065       824      1036
dram[4]:       1234      1214      1176      1263      1044      1271      1169       952      1314       891      1447       899      1457      1164      1441      1177
dram[5]:        951       938       867      1208       957      1321       759      1346       910      1509      1060      1555      1078       961       987       963
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5170832 n_nop=5116102 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.01933
n_activity=281418 dram_eff=0.3551
bk0: 2066a 5155448i bk1: 2748a 5151281i bk2: 1836a 5156637i bk3: 2280a 5154763i bk4: 2180a 5152878i bk5: 2796a 5149333i bk6: 2086a 5152950i bk7: 2644a 5149756i bk8: 2304a 5150685i bk9: 3084a 5146038i bk10: 1720a 5155737i bk11: 2232a 5153486i bk12: 1628a 5157810i bk13: 2216a 5154511i bk14: 1446a 5160910i bk15: 1944a 5158314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.019327 
total_CMD = 5170832 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 4948570 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 5170832 
n_nop = 5116102 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.000925 
CoL_Bus_Util = 0.009663 
Either_Row_CoL_Bus_Util = 0.010584 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000402 
queue_avg = 0.081299 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0812987
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5170832 n_nop=5110649 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.02158
n_activity=301921 dram_eff=0.3695
bk0: 2458a 5152297i bk1: 2840a 5149333i bk2: 2116a 5154336i bk3: 2296a 5153180i bk4: 2542a 5150623i bk5: 2864a 5148785i bk6: 2494a 5151506i bk7: 2624a 5149431i bk8: 2986a 5144626i bk9: 3128a 5145095i bk10: 2222a 5151949i bk11: 2232a 5152832i bk12: 2014a 5154527i bk13: 2264a 5152751i bk14: 1820a 5157944i bk15: 1952a 5157442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.021577 
total_CMD = 5170832 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 4928801 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 5170832 
n_nop = 5110649 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.000854 
CoL_Bus_Util = 0.010788 
Either_Row_CoL_Bus_Util = 0.011639 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000332 
queue_avg = 0.100594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.100594
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5170832 n_nop=5115972 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.01936
n_activity=281796 dram_eff=0.3552
bk0: 2778a 5150717i bk1: 2074a 5154940i bk2: 2296a 5154081i bk3: 1812a 5156757i bk4: 2802a 5148677i bk5: 2182a 5152724i bk6: 2668a 5150723i bk7: 2068a 5152484i bk8: 3086a 5145142i bk9: 2310a 5150147i bk10: 2320a 5152650i bk11: 1634a 5156405i bk12: 2222a 5154107i bk13: 1634a 5158146i bk14: 1972a 5158173i bk15: 1410a 5161417i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.019358 
total_CMD = 5170832 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 4947731 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 5170832 
n_nop = 5115972 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.000938 
CoL_Bus_Util = 0.009679 
Either_Row_CoL_Bus_Util = 0.010610 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000711 
queue_avg = 0.083596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0835956
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5170832 n_nop=5110595 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.0216
n_activity=302088 dram_eff=0.3697
bk0: 2836a 5149743i bk1: 2480a 5152397i bk2: 2320a 5152997i bk3: 2092a 5154312i bk4: 2860a 5147715i bk5: 2562a 5149596i bk6: 2652a 5149739i bk7: 2464a 5151065i bk8: 3128a 5144549i bk9: 2998a 5144501i bk10: 2320a 5152256i bk11: 2136a 5152643i bk12: 2264a 5153752i bk13: 2012a 5154409i bk14: 1984a 5156891i bk15: 1782a 5158111i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.021598 
total_CMD = 5170832 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 4928783 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 5170832 
n_nop = 5110595 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.000854 
CoL_Bus_Util = 0.010799 
Either_Row_CoL_Bus_Util = 0.011649 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000282 
queue_avg = 0.104001 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.104001
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5170832 n_nop=5116374 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.01924
n_activity=279186 dram_eff=0.3563
bk0: 2044a 5155458i bk1: 2722a 5151432i bk2: 1832a 5156595i bk3: 2272a 5154740i bk4: 2148a 5153133i bk5: 2794a 5149707i bk6: 2080a 5153385i bk7: 2640a 5150949i bk8: 2288a 5150861i bk9: 3086a 5144895i bk10: 1678a 5157002i bk11: 2232a 5153179i bk12: 1636a 5158015i bk13: 2214a 5154389i bk14: 1428a 5160700i bk15: 1940a 5157905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.019239 
total_CMD = 5170832 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 4950495 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 5170832 
n_nop = 5116374 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.000918 
CoL_Bus_Util = 0.009620 
Either_Row_CoL_Bus_Util = 0.010532 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000551 
queue_avg = 0.081485 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0814851
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5170832 n_nop=5111190 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.02141
n_activity=297925 dram_eff=0.3716
bk0: 2458a 5151770i bk1: 2724a 5149905i bk2: 2112a 5154509i bk3: 2296a 5152742i bk4: 2546a 5150188i bk5: 2836a 5148709i bk6: 2486a 5151215i bk7: 2628a 5148649i bk8: 2968a 5144868i bk9: 3104a 5145053i bk10: 2152a 5153290i bk11: 2232a 5153229i bk12: 2008a 5154526i bk13: 2240a 5153920i bk14: 1796a 5158546i bk15: 1952a 5157272i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.021412 
total_CMD = 5170832 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 4932015 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 5170832 
n_nop = 5111190 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.000832 
CoL_Bus_Util = 0.010706 
Either_Row_CoL_Bus_Util = 0.011534 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000285 
queue_avg = 0.101391 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.101391

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158130, Miss = 16148, Miss_rate = 0.102, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 178478, Miss = 19960, Miss_rate = 0.112, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 165912, Miss = 18936, Miss_rate = 0.114, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 188106, Miss = 20200, Miss_rate = 0.107, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 176552, Miss = 20152, Miss_rate = 0.114, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 158532, Miss = 16034, Miss_rate = 0.101, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 186122, Miss = 20364, Miss_rate = 0.109, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 167802, Miss = 18838, Miss_rate = 0.112, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 156324, Miss = 16026, Miss_rate = 0.103, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 177342, Miss = 19908, Miss_rate = 0.112, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 166724, Miss = 18828, Miss_rate = 0.113, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 185560, Miss = 20012, Miss_rate = 0.108, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 2065584
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1091
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1317071
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 346000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 94000
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1610544
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 349614
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 105396
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.087
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2065584
icnt_total_pkts_simt_to_mem=778614
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04913
	minimum = 5
	maximum = 13
Network latency average = 5.04913
	minimum = 5
	maximum = 13
Slowest packet = 2662170
Flit latency average = 5.0069
	minimum = 5
	maximum = 13
Slowest flit = 2836667
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0104774
	minimum = 0 (at node 5)
	maximum = 0.0353171 (at node 25)
Accepted packet rate average = 0.0104774
	minimum = 0 (at node 5)
	maximum = 0.0221613 (at node 0)
Injected flit rate average = 0.0109269
	minimum = 0 (at node 5)
	maximum = 0.0353171 (at node 25)
Accepted flit rate average= 0.0109269
	minimum = 0 (at node 5)
	maximum = 0.0221613 (at node 0)
Injected packet length average = 1.04291
Accepted packet length average = 1.04291
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.8739 (65 samples)
	minimum = 5 (65 samples)
	maximum = 235.385 (65 samples)
Network latency average = 21.4753 (65 samples)
	minimum = 5 (65 samples)
	maximum = 232.292 (65 samples)
Flit latency average = 20.5891 (65 samples)
	minimum = 5 (65 samples)
	maximum = 231.723 (65 samples)
Fragmentation average = 0.00280242 (65 samples)
	minimum = 0 (65 samples)
	maximum = 60.1846 (65 samples)
Injected packet rate average = 0.070416 (65 samples)
	minimum = 0.0249711 (65 samples)
	maximum = 0.193947 (65 samples)
Accepted packet rate average = 0.070416 (65 samples)
	minimum = 0.0243928 (65 samples)
	maximum = 0.109628 (65 samples)
Injected flit rate average = 0.0749879 (65 samples)
	minimum = 0.0323548 (65 samples)
	maximum = 0.19413 (65 samples)
Accepted flit rate average = 0.0749879 (65 samples)
	minimum = 0.0325184 (65 samples)
	maximum = 0.109628 (65 samples)
Injected packet size average = 1.06493 (65 samples)
Accepted packet size average = 1.06493 (65 samples)
Hops average = 1 (65 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 13 sec (553 sec)
gpgpu_simulation_rate = 448699 (inst/sec)
gpgpu_simulation_rate = 3035 (cycle/sec)
gpgpu_silicon_slowdown = 98846x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (10,10,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 6 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 66 '_Z12lud_internalPfii'
Destroy streams for kernel 66: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 66 
gpu_sim_cycle = 6607
gpu_sim_insn = 2380800
gpu_ipc =     360.3451
gpu_tot_sim_cycle = 1685502
gpu_tot_sim_insn = 250511888
gpu_tot_ipc =     148.6275
gpu_tot_issued_cta = 10604
gpu_occupancy = 72.0340% 
gpu_tot_occupancy = 32.0518% 
max_total_param_size = 0
gpu_stall_dramfull = 201723
gpu_stall_icnt2sh    = 388951
partiton_level_parallism =       0.8423
partiton_level_parallism_total  =       0.3615
partiton_level_parallism_util =       1.7566
partiton_level_parallism_util_total  =       1.7591
L2_BW  =      27.6943 GB/Sec
L2_BW_total  =      11.8734 GB/Sec
gpu_total_sim_rate=449752

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4121150
	L1I_total_cache_misses = 70965
	L1I_total_cache_miss_rate = 0.0172
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 32731
L1D_cache:
	L1D_cache_core[0]: Access = 46158, Miss = 28327, Miss_rate = 0.614, Pending_hits = 2783, Reservation_fails = 18359
	L1D_cache_core[1]: Access = 45839, Miss = 27825, Miss_rate = 0.607, Pending_hits = 3004, Reservation_fails = 21887
	L1D_cache_core[2]: Access = 45424, Miss = 27464, Miss_rate = 0.605, Pending_hits = 3172, Reservation_fails = 21413
	L1D_cache_core[3]: Access = 45504, Miss = 27561, Miss_rate = 0.606, Pending_hits = 3023, Reservation_fails = 19788
	L1D_cache_core[4]: Access = 45632, Miss = 27555, Miss_rate = 0.604, Pending_hits = 3126, Reservation_fails = 18746
	L1D_cache_core[5]: Access = 45969, Miss = 28101, Miss_rate = 0.611, Pending_hits = 2830, Reservation_fails = 17870
	L1D_cache_core[6]: Access = 45921, Miss = 27747, Miss_rate = 0.604, Pending_hits = 2908, Reservation_fails = 19555
	L1D_cache_core[7]: Access = 45748, Miss = 27650, Miss_rate = 0.604, Pending_hits = 3062, Reservation_fails = 20672
	L1D_cache_core[8]: Access = 46372, Miss = 28609, Miss_rate = 0.617, Pending_hits = 2859, Reservation_fails = 20065
	L1D_cache_core[9]: Access = 45076, Miss = 27684, Miss_rate = 0.614, Pending_hits = 2961, Reservation_fails = 23899
	L1D_cache_core[10]: Access = 45009, Miss = 27485, Miss_rate = 0.611, Pending_hits = 3095, Reservation_fails = 21380
	L1D_cache_core[11]: Access = 45872, Miss = 27679, Miss_rate = 0.603, Pending_hits = 2874, Reservation_fails = 19546
	L1D_cache_core[12]: Access = 45567, Miss = 27974, Miss_rate = 0.614, Pending_hits = 2928, Reservation_fails = 19070
	L1D_cache_core[13]: Access = 45342, Miss = 27158, Miss_rate = 0.599, Pending_hits = 3237, Reservation_fails = 17728
	L1D_cache_core[14]: Access = 45262, Miss = 27929, Miss_rate = 0.617, Pending_hits = 3055, Reservation_fails = 22155
	L1D_total_cache_accesses = 684695
	L1D_total_cache_misses = 416748
	L1D_total_cache_miss_rate = 0.6087
	L1D_total_cache_pending_hits = 44917
	L1D_total_cache_reservation_fails = 302133
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 247335
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44905
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 406547
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 302013
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 247245
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 166194
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10201
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4050185
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 70965
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 32731
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 508288
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 247335
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 176407
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4121150

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 226034
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 126
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 75853
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 120
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 32731
ctas_completed 10604, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
42780, 26565, 13299, 13299, 13299, 13299, 13299, 13299, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 
gpgpu_n_tot_thrd_icount = 260679936
gpgpu_n_tot_w_icount = 8146248
gpgpu_n_stall_shd_mem = 467817
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 406547
gpgpu_n_mem_write_global = 176407
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8132608
gpgpu_n_store_insn = 2822512
gpgpu_n_shmem_insn = 91155504
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7869312
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 112112
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31513
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 324192
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1658623	W0_Idle:12558063	W0_Scoreboard:10058476	W1:6952	W2:6512	W3:6072	W4:5632	W5:5192	W6:4752	W7:4312	W8:3872	W9:3432	W10:2992	W11:2552	W12:2112	W13:1672	W14:1232	W15:748	W16:538571	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7549641
single_issue_nums: WS0:4214706	WS1:3931542	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3252376 {8:406547,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12701304 {72:176407,}
traffic_breakdown_coretomem[INST_ACC_R] = 211224 {8:26403,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 65047520 {40:1626188,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2822512 {8:352814,}
traffic_breakdown_memtocore[INST_ACC_R] = 4224480 {40:105612,}
maxmflatency = 1588 
max_icnt2mem_latency = 1696 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 277 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 67 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1156178 	651934 	156451 	14469 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	25080 	1067 	198 	506404 	29446 	30460 	12710 	2965 	1042 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	203513 	234742 	234087 	303468 	763038 	240096 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1372 	382 	43 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       7905      5548      7808      6178      6535      4814      6964      5231      6204      4627      7386      5774      7087      5025      7255      5852
dram[1]:       5992      6084      6279      6897      5387      5697      5691      6093      4622      5051      5326      6038      5051      4881      5693      5843
dram[2]:       5716      7441      6286      8143      4847      6220      5084      7160      4569      6016      5774      7530      5122      6968      5705      7424
dram[3]:       6006      5701      6351      6295      5477      4926      5923      5632      5037      4453      5884      5475      4745      5023      5603      5643
dram[4]:       8081      5521      7765      6331      6379      4762      6649      5292      6014      4442      7074      6068      7162      4561      7531      5869
dram[5]:       5848      6372      6063      7121      5085      5806      5404      6266      4518      5058      5427      6311      5310      5034      5798      6142
maximum mf latency per bank:
dram[0]:       1306      1299      1094      1323      1088      1307      1216       904      1392       872      1482       869      1495      1128      1499      1247
dram[1]:       1178       881      1163      1338      1149      1389      1157      1459      1053      1480      1053      1488      1175       931      1191       927
dram[2]:       1288      1319      1377      1166      1382       996       929      1176       989      1332       943      1493      1100      1490      1227      1499
dram[3]:        859      1085      1364      1079      1431      1064      1584      1070      1588      1013      1585      1035       834      1082       824      1058
dram[4]:       1234      1214      1176      1263      1044      1271      1169       952      1314       891      1447       899      1457      1164      1441      1177
dram[5]:       1035       938      1044      1208      1041      1321      1058      1346       910      1509      1060      1555      1078       961      1054       963
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5191179 n_nop=5136449 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.01925
n_activity=281418 dram_eff=0.3551
bk0: 2066a 5175795i bk1: 2748a 5171628i bk2: 1836a 5176984i bk3: 2280a 5175110i bk4: 2180a 5173225i bk5: 2796a 5169680i bk6: 2086a 5173297i bk7: 2644a 5170103i bk8: 2304a 5171032i bk9: 3084a 5166385i bk10: 1720a 5176084i bk11: 2232a 5173833i bk12: 1628a 5178157i bk13: 2216a 5174858i bk14: 1446a 5181257i bk15: 1944a 5178661i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.019251 
total_CMD = 5191179 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 4968917 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 5191179 
n_nop = 5136449 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.000922 
CoL_Bus_Util = 0.009626 
Either_Row_CoL_Bus_Util = 0.010543 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000402 
queue_avg = 0.080980 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0809801
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5191179 n_nop=5130996 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.02149
n_activity=301921 dram_eff=0.3695
bk0: 2458a 5172644i bk1: 2840a 5169680i bk2: 2116a 5174683i bk3: 2296a 5173527i bk4: 2542a 5170970i bk5: 2864a 5169132i bk6: 2494a 5171853i bk7: 2624a 5169778i bk8: 2986a 5164973i bk9: 3128a 5165442i bk10: 2222a 5172296i bk11: 2232a 5173179i bk12: 2014a 5174874i bk13: 2264a 5173098i bk14: 1820a 5178291i bk15: 1952a 5177789i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.021492 
total_CMD = 5191179 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 4949148 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 5191179 
n_nop = 5130996 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.000851 
CoL_Bus_Util = 0.010746 
Either_Row_CoL_Bus_Util = 0.011593 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000332 
queue_avg = 0.100200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.1002
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5191179 n_nop=5136319 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.01928
n_activity=281796 dram_eff=0.3552
bk0: 2778a 5171064i bk1: 2074a 5175287i bk2: 2296a 5174428i bk3: 1812a 5177104i bk4: 2802a 5169024i bk5: 2182a 5173071i bk6: 2668a 5171070i bk7: 2068a 5172831i bk8: 3086a 5165489i bk9: 2310a 5170494i bk10: 2320a 5172997i bk11: 1634a 5176752i bk12: 2222a 5174454i bk13: 1634a 5178493i bk14: 1972a 5178520i bk15: 1410a 5181764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.019282 
total_CMD = 5191179 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 4968078 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 5191179 
n_nop = 5136319 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.000934 
CoL_Bus_Util = 0.009641 
Either_Row_CoL_Bus_Util = 0.010568 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000711 
queue_avg = 0.083268 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.083268
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5191179 n_nop=5130942 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.02151
n_activity=302088 dram_eff=0.3697
bk0: 2836a 5170090i bk1: 2480a 5172744i bk2: 2320a 5173344i bk3: 2092a 5174659i bk4: 2860a 5168062i bk5: 2562a 5169943i bk6: 2652a 5170086i bk7: 2464a 5171412i bk8: 3128a 5164896i bk9: 2998a 5164848i bk10: 2320a 5172603i bk11: 2136a 5172990i bk12: 2264a 5174099i bk13: 2012a 5174756i bk14: 1984a 5177238i bk15: 1782a 5178458i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.021513 
total_CMD = 5191179 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 4949130 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 5191179 
n_nop = 5130942 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.000850 
CoL_Bus_Util = 0.010757 
Either_Row_CoL_Bus_Util = 0.011604 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000282 
queue_avg = 0.103593 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.103593
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5191179 n_nop=5136721 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.01916
n_activity=279186 dram_eff=0.3563
bk0: 2044a 5175805i bk1: 2722a 5171779i bk2: 1832a 5176942i bk3: 2272a 5175087i bk4: 2148a 5173480i bk5: 2794a 5170054i bk6: 2080a 5173732i bk7: 2640a 5171296i bk8: 2288a 5171208i bk9: 3086a 5165242i bk10: 1678a 5177349i bk11: 2232a 5173526i bk12: 1636a 5178362i bk13: 2214a 5174736i bk14: 1428a 5181047i bk15: 1940a 5178252i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.019164 
total_CMD = 5191179 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 4970842 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 5191179 
n_nop = 5136721 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.000914 
CoL_Bus_Util = 0.009582 
Either_Row_CoL_Bus_Util = 0.010490 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000551 
queue_avg = 0.081166 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0811658
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5191179 n_nop=5131537 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.02133
n_activity=297925 dram_eff=0.3716
bk0: 2458a 5172117i bk1: 2724a 5170252i bk2: 2112a 5174856i bk3: 2296a 5173089i bk4: 2546a 5170535i bk5: 2836a 5169056i bk6: 2486a 5171562i bk7: 2628a 5168996i bk8: 2968a 5165215i bk9: 3104a 5165400i bk10: 2152a 5173637i bk11: 2232a 5173576i bk12: 2008a 5174873i bk13: 2240a 5174267i bk14: 1796a 5178893i bk15: 1952a 5177619i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.021328 
total_CMD = 5191179 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 4952362 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 5191179 
n_nop = 5131537 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.000828 
CoL_Bus_Util = 0.010664 
Either_Row_CoL_Bus_Util = 0.011489 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000285 
queue_avg = 0.100993 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.100993

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158130, Miss = 16148, Miss_rate = 0.102, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 180254, Miss = 19960, Miss_rate = 0.111, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 168744, Miss = 18936, Miss_rate = 0.112, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 189906, Miss = 20200, Miss_rate = 0.106, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 178268, Miss = 20152, Miss_rate = 0.113, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 158616, Miss = 16034, Miss_rate = 0.101, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 187854, Miss = 20364, Miss_rate = 0.108, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 170666, Miss = 18838, Miss_rate = 0.110, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 156324, Miss = 16026, Miss_rate = 0.103, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 179078, Miss = 19908, Miss_rate = 0.111, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 169536, Miss = 18828, Miss_rate = 0.111, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 187268, Miss = 20012, Miss_rate = 0.107, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 2084644
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1081
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1332715
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 349200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 94216
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1626188
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 352814
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 105612
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.088
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2084644
icnt_total_pkts_simt_to_mem=785779
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 80.2795
	minimum = 5
	maximum = 1048
Network latency average = 74.0331
	minimum = 5
	maximum = 1048
Slowest packet = 2673572
Flit latency average = 70.1918
	minimum = 5
	maximum = 1048
Slowest flit = 2848379
Fragmentation average = 0.0156751
	minimum = 0
	maximum = 172
Injected packet rate average = 0.138041
	minimum = 0 (at node 15)
	maximum = 0.43348 (at node 22)
Accepted packet rate average = 0.138041
	minimum = 0 (at node 15)
	maximum = 0.283336 (at node 7)
Injected flit rate average = 0.14701
	minimum = 0 (at node 15)
	maximum = 0.43348 (at node 22)
Accepted flit rate average= 0.14701
	minimum = 0 (at node 15)
	maximum = 0.283336 (at node 7)
Injected packet length average = 1.06497
Accepted packet length average = 1.06497
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.7437 (66 samples)
	minimum = 5 (66 samples)
	maximum = 247.697 (66 samples)
Network latency average = 22.2716 (66 samples)
	minimum = 5 (66 samples)
	maximum = 244.652 (66 samples)
Flit latency average = 21.3407 (66 samples)
	minimum = 5 (66 samples)
	maximum = 244.091 (66 samples)
Fragmentation average = 0.00299746 (66 samples)
	minimum = 0 (66 samples)
	maximum = 61.8788 (66 samples)
Injected packet rate average = 0.0714406 (66 samples)
	minimum = 0.0245928 (66 samples)
	maximum = 0.197576 (66 samples)
Accepted packet rate average = 0.0714406 (66 samples)
	minimum = 0.0240232 (66 samples)
	maximum = 0.11226 (66 samples)
Injected flit rate average = 0.0760791 (66 samples)
	minimum = 0.0318646 (66 samples)
	maximum = 0.197757 (66 samples)
Accepted flit rate average = 0.0760791 (66 samples)
	minimum = 0.0320257 (66 samples)
	maximum = 0.11226 (66 samples)
Injected packet size average = 1.06493 (66 samples)
Accepted packet size average = 1.06493 (66 samples)
Hops average = 1 (66 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 17 sec (557 sec)
gpgpu_simulation_rate = 449752 (inst/sec)
gpgpu_simulation_rate = 3026 (cycle/sec)
gpgpu_silicon_slowdown = 99140x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a30717d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 67 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 67: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 67 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 1711957
gpu_tot_sim_insn = 250531768
gpu_tot_ipc =     146.3423
gpu_tot_issued_cta = 10605
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 32.0029% 
max_total_param_size = 0
gpu_stall_dramfull = 201723
gpu_stall_icnt2sh    = 388951
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3560
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7590
L2_BW  =       0.0515 GB/Sec
L2_BW_total  =      11.6907 GB/Sec
gpu_total_sim_rate=448178

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4122822
	L1I_total_cache_misses = 70977
	L1I_total_cache_miss_rate = 0.0172
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 32731
L1D_cache:
	L1D_cache_core[0]: Access = 46158, Miss = 28327, Miss_rate = 0.614, Pending_hits = 2783, Reservation_fails = 18359
	L1D_cache_core[1]: Access = 45839, Miss = 27825, Miss_rate = 0.607, Pending_hits = 3004, Reservation_fails = 21887
	L1D_cache_core[2]: Access = 45455, Miss = 27480, Miss_rate = 0.605, Pending_hits = 3172, Reservation_fails = 21413
	L1D_cache_core[3]: Access = 45504, Miss = 27561, Miss_rate = 0.606, Pending_hits = 3023, Reservation_fails = 19788
	L1D_cache_core[4]: Access = 45632, Miss = 27555, Miss_rate = 0.604, Pending_hits = 3126, Reservation_fails = 18746
	L1D_cache_core[5]: Access = 45969, Miss = 28101, Miss_rate = 0.611, Pending_hits = 2830, Reservation_fails = 17870
	L1D_cache_core[6]: Access = 45921, Miss = 27747, Miss_rate = 0.604, Pending_hits = 2908, Reservation_fails = 19555
	L1D_cache_core[7]: Access = 45748, Miss = 27650, Miss_rate = 0.604, Pending_hits = 3062, Reservation_fails = 20672
	L1D_cache_core[8]: Access = 46372, Miss = 28609, Miss_rate = 0.617, Pending_hits = 2859, Reservation_fails = 20065
	L1D_cache_core[9]: Access = 45076, Miss = 27684, Miss_rate = 0.614, Pending_hits = 2961, Reservation_fails = 23899
	L1D_cache_core[10]: Access = 45009, Miss = 27485, Miss_rate = 0.611, Pending_hits = 3095, Reservation_fails = 21380
	L1D_cache_core[11]: Access = 45872, Miss = 27679, Miss_rate = 0.603, Pending_hits = 2874, Reservation_fails = 19546
	L1D_cache_core[12]: Access = 45567, Miss = 27974, Miss_rate = 0.614, Pending_hits = 2928, Reservation_fails = 19070
	L1D_cache_core[13]: Access = 45342, Miss = 27158, Miss_rate = 0.599, Pending_hits = 3237, Reservation_fails = 17728
	L1D_cache_core[14]: Access = 45262, Miss = 27929, Miss_rate = 0.617, Pending_hits = 3055, Reservation_fails = 22155
	L1D_total_cache_accesses = 684726
	L1D_total_cache_misses = 416764
	L1D_total_cache_miss_rate = 0.6087
	L1D_total_cache_pending_hits = 44917
	L1D_total_cache_reservation_fails = 302133
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 247341
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44905
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 406563
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 302013
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 247251
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 166209
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10201
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4051845
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 70977
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 32731
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 508304
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 247341
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 176422
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4122822

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 226034
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 126
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 75853
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 120
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 32731
ctas_completed 10605, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
42780, 26565, 13299, 13299, 13299, 13299, 13299, 13299, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 
gpgpu_n_tot_thrd_icount = 260774304
gpgpu_n_tot_w_icount = 8149197
gpgpu_n_stall_shd_mem = 468321
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 406563
gpgpu_n_mem_write_global = 176422
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8132864
gpgpu_n_store_insn = 2822752
gpgpu_n_shmem_insn = 91160200
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7869408
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 112616
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31513
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 324192
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1658623	W0_Idle:12588252	W0_Scoreboard:10078246	W1:7268	W2:6808	W3:6348	W4:5888	W5:5428	W6:4968	W7:4508	W8:4048	W9:3588	W10:3128	W11:2668	W12:2208	W13:1748	W14:1288	W15:782	W16:538882	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7549641
single_issue_nums: WS0:4217655	WS1:3931542	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3252504 {8:406563,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12702384 {72:176422,}
traffic_breakdown_coretomem[INST_ACC_R] = 211320 {8:26415,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 65050080 {40:1626252,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2822752 {8:352844,}
traffic_breakdown_memtocore[INST_ACC_R] = 4226400 {40:105660,}
maxmflatency = 1588 
max_icnt2mem_latency = 1696 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 277 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 67 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1156272 	651934 	156451 	14469 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	25092 	1067 	198 	506435 	29446 	30460 	12710 	2965 	1042 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	203607 	234742 	234087 	303468 	763038 	240096 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1382 	382 	43 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       7905      5548      7808      6178      6535      4814      6964      5231      6204      4627      7386      5774      7087      5025      7255      5852
dram[1]:       5992      6084      6279      6897      5387      5697      5691      6093      4622      5051      5326      6038      5054      4881      5696      5843
dram[2]:       5716      7441      6286      8143      4847      6220      5084      7160      4569      6016      5774      7530      5122      6968      5705      7424
dram[3]:       6006      5701      6351      6295      5477      4926      5923      5632      5037      4453      5884      5475      4745      5026      5603      5645
dram[4]:       8081      5521      7765      6331      6379      4762      6649      5292      6014      4442      7074      6068      7162      4561      7531      5869
dram[5]:       5848      6372      6063      7121      5085      5806      5404      6266      4518      5058      5427      6311      5312      5034      5801      6142
maximum mf latency per bank:
dram[0]:       1306      1299      1094      1323      1088      1307      1216       904      1392       872      1482       869      1495      1128      1499      1247
dram[1]:       1178       881      1163      1338      1149      1389      1157      1459      1053      1480      1053      1488      1175       931      1191       927
dram[2]:       1288      1319      1377      1166      1382       996       929      1176       989      1332       943      1493      1100      1490      1227      1499
dram[3]:        859      1085      1364      1079      1431      1064      1584      1070      1588      1013      1585      1035       834      1082       824      1058
dram[4]:       1234      1214      1176      1263      1044      1271      1169       952      1314       891      1447       899      1457      1164      1441      1177
dram[5]:       1035       938      1044      1208      1041      1321      1058      1346       910      1509      1060      1555      1078       961      1054       963
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5272658 n_nop=5217928 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.01895
n_activity=281418 dram_eff=0.3551
bk0: 2066a 5257274i bk1: 2748a 5253107i bk2: 1836a 5258463i bk3: 2280a 5256589i bk4: 2180a 5254704i bk5: 2796a 5251159i bk6: 2086a 5254776i bk7: 2644a 5251582i bk8: 2304a 5252511i bk9: 3084a 5247864i bk10: 1720a 5257563i bk11: 2232a 5255312i bk12: 1628a 5259636i bk13: 2216a 5256337i bk14: 1446a 5262736i bk15: 1944a 5260140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.018954 
total_CMD = 5272658 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 5050396 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 5272658 
n_nop = 5217928 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.000907 
CoL_Bus_Util = 0.009477 
Either_Row_CoL_Bus_Util = 0.010380 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000402 
queue_avg = 0.079729 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0797287
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5272658 n_nop=5212475 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.02116
n_activity=301921 dram_eff=0.3695
bk0: 2458a 5254123i bk1: 2840a 5251159i bk2: 2116a 5256162i bk3: 2296a 5255006i bk4: 2542a 5252449i bk5: 2864a 5250611i bk6: 2494a 5253332i bk7: 2624a 5251257i bk8: 2986a 5246452i bk9: 3128a 5246921i bk10: 2222a 5253775i bk11: 2232a 5254658i bk12: 2014a 5256353i bk13: 2264a 5254577i bk14: 1820a 5259770i bk15: 1952a 5259268i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.021160 
total_CMD = 5272658 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 5030627 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 5272658 
n_nop = 5212475 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.000838 
CoL_Bus_Util = 0.010580 
Either_Row_CoL_Bus_Util = 0.011414 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000332 
queue_avg = 0.098651 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0986514
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5272658 n_nop=5217798 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.01898
n_activity=281796 dram_eff=0.3552
bk0: 2778a 5252543i bk1: 2074a 5256766i bk2: 2296a 5255907i bk3: 1812a 5258583i bk4: 2802a 5250503i bk5: 2182a 5254550i bk6: 2668a 5252549i bk7: 2068a 5254310i bk8: 3086a 5246968i bk9: 2310a 5251973i bk10: 2320a 5254476i bk11: 1634a 5258231i bk12: 2222a 5255933i bk13: 1634a 5259972i bk14: 1972a 5259999i bk15: 1410a 5263243i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.018984 
total_CMD = 5272658 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 5049557 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 5272658 
n_nop = 5217798 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.000920 
CoL_Bus_Util = 0.009492 
Either_Row_CoL_Bus_Util = 0.010405 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000711 
queue_avg = 0.081981 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0819812
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5272658 n_nop=5212421 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.02118
n_activity=302088 dram_eff=0.3697
bk0: 2836a 5251569i bk1: 2480a 5254223i bk2: 2320a 5254823i bk3: 2092a 5256138i bk4: 2860a 5249541i bk5: 2562a 5251422i bk6: 2652a 5251565i bk7: 2464a 5252891i bk8: 3128a 5246375i bk9: 2998a 5246327i bk10: 2320a 5254082i bk11: 2136a 5254469i bk12: 2264a 5255578i bk13: 2012a 5256235i bk14: 1984a 5258717i bk15: 1782a 5259937i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.021181 
total_CMD = 5272658 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 5030609 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 5272658 
n_nop = 5212421 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.000837 
CoL_Bus_Util = 0.010590 
Either_Row_CoL_Bus_Util = 0.011424 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000282 
queue_avg = 0.101992 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.101992
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5272658 n_nop=5218200 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.01887
n_activity=279186 dram_eff=0.3563
bk0: 2044a 5257284i bk1: 2722a 5253258i bk2: 1832a 5258421i bk3: 2272a 5256566i bk4: 2148a 5254959i bk5: 2794a 5251533i bk6: 2080a 5255211i bk7: 2640a 5252775i bk8: 2288a 5252687i bk9: 3086a 5246721i bk10: 1678a 5258828i bk11: 2232a 5255005i bk12: 1636a 5259841i bk13: 2214a 5256215i bk14: 1428a 5262526i bk15: 1940a 5259731i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.018868 
total_CMD = 5272658 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 5052321 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 5272658 
n_nop = 5218200 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.000900 
CoL_Bus_Util = 0.009434 
Either_Row_CoL_Bus_Util = 0.010328 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000551 
queue_avg = 0.079912 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0799115
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5272658 n_nop=5213016 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.021
n_activity=297925 dram_eff=0.3716
bk0: 2458a 5253596i bk1: 2724a 5251731i bk2: 2112a 5256335i bk3: 2296a 5254568i bk4: 2546a 5252014i bk5: 2836a 5250535i bk6: 2486a 5253041i bk7: 2628a 5250475i bk8: 2968a 5246694i bk9: 3104a 5246879i bk10: 2152a 5255116i bk11: 2232a 5255055i bk12: 2008a 5256352i bk13: 2240a 5255746i bk14: 1796a 5260372i bk15: 1952a 5259098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.020999 
total_CMD = 5272658 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 5033841 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 5272658 
n_nop = 5213016 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.000816 
CoL_Bus_Util = 0.010499 
Either_Row_CoL_Bus_Util = 0.011312 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000285 
queue_avg = 0.099433 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0994326

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158138, Miss = 16148, Miss_rate = 0.102, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 180254, Miss = 19960, Miss_rate = 0.111, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 168786, Miss = 18936, Miss_rate = 0.112, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 189906, Miss = 20200, Miss_rate = 0.106, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 178276, Miss = 20152, Miss_rate = 0.113, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 158616, Miss = 16034, Miss_rate = 0.101, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 187862, Miss = 20364, Miss_rate = 0.108, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 170696, Miss = 18838, Miss_rate = 0.110, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 156332, Miss = 16026, Miss_rate = 0.103, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 179078, Miss = 19908, Miss_rate = 0.111, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 169574, Miss = 18828, Miss_rate = 0.111, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 187268, Miss = 20012, Miss_rate = 0.107, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 2084786
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1081
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1332779
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 349230
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 94264
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1626252
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 352844
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 105660
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.087
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2084786
icnt_total_pkts_simt_to_mem=785837
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2694152
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2870423
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 2)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 2)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 2)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 2)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.4685 (67 samples)
	minimum = 5 (67 samples)
	maximum = 244.179 (67 samples)
Network latency average = 22.0151 (67 samples)
	minimum = 5 (67 samples)
	maximum = 241.09 (67 samples)
Flit latency average = 21.0968 (67 samples)
	minimum = 5 (67 samples)
	maximum = 240.522 (67 samples)
Fragmentation average = 0.00295272 (67 samples)
	minimum = 0 (67 samples)
	maximum = 60.9552 (67 samples)
Injected packet rate average = 0.0703782 (67 samples)
	minimum = 0.0242257 (67 samples)
	maximum = 0.194651 (67 samples)
Accepted packet rate average = 0.0703782 (67 samples)
	minimum = 0.0236646 (67 samples)
	maximum = 0.110665 (67 samples)
Injected flit rate average = 0.0749478 (67 samples)
	minimum = 0.031389 (67 samples)
	maximum = 0.194838 (67 samples)
Accepted flit rate average = 0.0749478 (67 samples)
	minimum = 0.0315477 (67 samples)
	maximum = 0.110665 (67 samples)
Injected packet size average = 1.06493 (67 samples)
Accepted packet size average = 1.06493 (67 samples)
Hops average = 1 (67 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 19 sec (559 sec)
gpgpu_simulation_rate = 448178 (inst/sec)
gpgpu_simulation_rate = 3062 (cycle/sec)
gpgpu_silicon_slowdown = 97975x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (9,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 4 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 68 '_Z13lud_perimeterPfii'
Destroy streams for kernel 68: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 68 
gpu_sim_cycle = 25540
gpu_sim_insn = 177120
gpu_ipc =       6.9350
gpu_tot_sim_cycle = 1737497
gpu_tot_sim_insn = 250708888
gpu_tot_ipc =     144.2931
gpu_tot_issued_cta = 10614
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 31.5896% 
max_total_param_size = 0
gpu_stall_dramfull = 201723
gpu_stall_icnt2sh    = 388951
partiton_level_parallism =       0.0547
partiton_level_parallism_total  =       0.3515
partiton_level_parallism_util =       1.0116
partiton_level_parallism_util_total  =       1.7561
L2_BW  =       1.8892 GB/Sec
L2_BW_total  =      11.5466 GB/Sec
gpu_total_sim_rate=446101

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4128312
	L1I_total_cache_misses = 71678
	L1I_total_cache_miss_rate = 0.0174
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 32731
L1D_cache:
	L1D_cache_core[0]: Access = 46158, Miss = 28327, Miss_rate = 0.614, Pending_hits = 2783, Reservation_fails = 18359
	L1D_cache_core[1]: Access = 45839, Miss = 27825, Miss_rate = 0.607, Pending_hits = 3004, Reservation_fails = 21887
	L1D_cache_core[2]: Access = 45455, Miss = 27480, Miss_rate = 0.605, Pending_hits = 3172, Reservation_fails = 21413
	L1D_cache_core[3]: Access = 45583, Miss = 27593, Miss_rate = 0.605, Pending_hits = 3023, Reservation_fails = 19788
	L1D_cache_core[4]: Access = 45711, Miss = 27603, Miss_rate = 0.604, Pending_hits = 3126, Reservation_fails = 18746
	L1D_cache_core[5]: Access = 46048, Miss = 28149, Miss_rate = 0.611, Pending_hits = 2830, Reservation_fails = 17870
	L1D_cache_core[6]: Access = 46000, Miss = 27795, Miss_rate = 0.604, Pending_hits = 2908, Reservation_fails = 19555
	L1D_cache_core[7]: Access = 45827, Miss = 27698, Miss_rate = 0.604, Pending_hits = 3062, Reservation_fails = 20672
	L1D_cache_core[8]: Access = 46451, Miss = 28657, Miss_rate = 0.617, Pending_hits = 2859, Reservation_fails = 20065
	L1D_cache_core[9]: Access = 45155, Miss = 27732, Miss_rate = 0.614, Pending_hits = 2961, Reservation_fails = 23899
	L1D_cache_core[10]: Access = 45088, Miss = 27533, Miss_rate = 0.611, Pending_hits = 3095, Reservation_fails = 21380
	L1D_cache_core[11]: Access = 45951, Miss = 27727, Miss_rate = 0.603, Pending_hits = 2874, Reservation_fails = 19546
	L1D_cache_core[12]: Access = 45567, Miss = 27974, Miss_rate = 0.614, Pending_hits = 2928, Reservation_fails = 19070
	L1D_cache_core[13]: Access = 45342, Miss = 27158, Miss_rate = 0.599, Pending_hits = 3237, Reservation_fails = 17728
	L1D_cache_core[14]: Access = 45262, Miss = 27929, Miss_rate = 0.617, Pending_hits = 3055, Reservation_fails = 22155
	L1D_total_cache_accesses = 685437
	L1D_total_cache_misses = 417180
	L1D_total_cache_miss_rate = 0.6086
	L1D_total_cache_pending_hits = 44917
	L1D_total_cache_reservation_fails = 302133
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 247422
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56852
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44905
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 406979
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 302013
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 247332
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 166488
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10201
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4056634
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 71678
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 32731
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 508736
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 247422
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 176701
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4128312

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 226034
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 126
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 75853
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 120
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 32731
ctas_completed 10614, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
42780, 26565, 13299, 13299, 13299, 13299, 13299, 13299, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 
gpgpu_n_tot_thrd_icount = 261121632
gpgpu_n_tot_w_icount = 8160051
gpgpu_n_stall_shd_mem = 470337
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 406979
gpgpu_n_mem_write_global = 176701
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8139776
gpgpu_n_store_insn = 2827216
gpgpu_n_shmem_insn = 91217512
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7871136
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 114632
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31513
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 324192
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1659082	W0_Idle:12920448	W0_Scoreboard:10189641	W1:7268	W2:6808	W3:6348	W4:5888	W5:5428	W6:4968	W7:4508	W8:4048	W9:3588	W10:3128	W11:2668	W12:2208	W13:1748	W14:1288	W15:782	W16:549493	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7549884
single_issue_nums: WS0:4228509	WS1:3931542	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3255832 {8:406979,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12722472 {72:176701,}
traffic_breakdown_coretomem[INST_ACC_R] = 216928 {8:27116,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 65116640 {40:1627916,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2827216 {8:353402,}
traffic_breakdown_memtocore[INST_ACC_R] = 4338560 {40:108464,}
maxmflatency = 1588 
max_icnt2mem_latency = 1696 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 277 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 67 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1158494 	651934 	156451 	14469 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	25785 	1075 	198 	507130 	29446 	30460 	12710 	2965 	1042 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	205829 	234742 	234087 	303468 	763038 	240096 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1413 	382 	43 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       7905      5548      7808      6178      6535      4814      6964      5231      6204      4627      7386      5774      7087      5032      7255      5863
dram[1]:       5999      6084      6286      6897      5392      5697      5697      6093      4627      5051      5328      6038      5070      4887      5720      5854
dram[2]:       5716      7441      6286      8143      4847      6220      5084      7160      4569      6016      5774      7530      5130      6968      5715      7424
dram[3]:       6006      5708      6351      6302      5477      4932      5923      5638      5037      4458      5884      5477      4753      5043      5614      5665
dram[4]:       8081      5521      7765      6331      6379      4762      6649      5292      6014      4442      7074      6068      7162      4570      7531      5876
dram[5]:       5854      6372      6070      7121      5091      5806      5410      6266      4523      5058      5430      6311      5323      5043      5825      6149
maximum mf latency per bank:
dram[0]:       1306      1299      1094      1323      1088      1307      1216       904      1392       872      1482       869      1495      1128      1499      1247
dram[1]:       1178       881      1163      1338      1149      1389      1157      1459      1053      1480      1053      1488      1175       931      1191       927
dram[2]:       1288      1319      1377      1166      1382       996       929      1176       989      1332       943      1493      1100      1490      1227      1499
dram[3]:        859      1085      1364      1079      1431      1064      1584      1070      1588      1013      1585      1035       834      1082       824      1058
dram[4]:       1234      1214      1176      1263      1044      1271      1169       952      1314       891      1447       899      1457      1164      1441      1177
dram[5]:       1035       938      1044      1208      1041      1321      1058      1346       910      1509      1060      1555      1078       961      1054       963
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5351319 n_nop=5296589 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.01868
n_activity=281418 dram_eff=0.3551
bk0: 2066a 5335935i bk1: 2748a 5331768i bk2: 1836a 5337124i bk3: 2280a 5335250i bk4: 2180a 5333365i bk5: 2796a 5329820i bk6: 2086a 5333437i bk7: 2644a 5330243i bk8: 2304a 5331172i bk9: 3084a 5326525i bk10: 1720a 5336224i bk11: 2232a 5333973i bk12: 1628a 5338297i bk13: 2216a 5334998i bk14: 1446a 5341397i bk15: 1944a 5338801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.018675 
total_CMD = 5351319 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 5129057 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 5351319 
n_nop = 5296589 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.000894 
CoL_Bus_Util = 0.009338 
Either_Row_CoL_Bus_Util = 0.010227 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000402 
queue_avg = 0.078557 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0785567
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5351319 n_nop=5291136 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.02085
n_activity=301921 dram_eff=0.3695
bk0: 2458a 5332784i bk1: 2840a 5329820i bk2: 2116a 5334823i bk3: 2296a 5333667i bk4: 2542a 5331110i bk5: 2864a 5329272i bk6: 2494a 5331993i bk7: 2624a 5329918i bk8: 2986a 5325113i bk9: 3128a 5325582i bk10: 2222a 5332436i bk11: 2232a 5333319i bk12: 2014a 5335014i bk13: 2264a 5333238i bk14: 1820a 5338431i bk15: 1952a 5337929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.020849 
total_CMD = 5351319 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 5109288 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 5351319 
n_nop = 5291136 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.000826 
CoL_Bus_Util = 0.010425 
Either_Row_CoL_Bus_Util = 0.011246 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000332 
queue_avg = 0.097201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0972013
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5351319 n_nop=5296459 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.01871
n_activity=281796 dram_eff=0.3552
bk0: 2778a 5331204i bk1: 2074a 5335427i bk2: 2296a 5334568i bk3: 1812a 5337244i bk4: 2802a 5329164i bk5: 2182a 5333211i bk6: 2668a 5331210i bk7: 2068a 5332971i bk8: 3086a 5325629i bk9: 2310a 5330634i bk10: 2320a 5333137i bk11: 1634a 5336892i bk12: 2222a 5334594i bk13: 1634a 5338633i bk14: 1972a 5338660i bk15: 1410a 5341904i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.018705 
total_CMD = 5351319 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 5128218 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 5351319 
n_nop = 5296459 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.000906 
CoL_Bus_Util = 0.009353 
Either_Row_CoL_Bus_Util = 0.010252 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000711 
queue_avg = 0.080776 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0807762
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5351319 n_nop=5291082 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.02087
n_activity=302088 dram_eff=0.3697
bk0: 2836a 5330230i bk1: 2480a 5332884i bk2: 2320a 5333484i bk3: 2092a 5334799i bk4: 2860a 5328202i bk5: 2562a 5330083i bk6: 2652a 5330226i bk7: 2464a 5331552i bk8: 3128a 5325036i bk9: 2998a 5324988i bk10: 2320a 5332743i bk11: 2136a 5333130i bk12: 2264a 5334239i bk13: 2012a 5334896i bk14: 1984a 5337378i bk15: 1782a 5338598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.020870 
total_CMD = 5351319 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 5109270 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 5351319 
n_nop = 5291082 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.000825 
CoL_Bus_Util = 0.010435 
Either_Row_CoL_Bus_Util = 0.011256 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000282 
queue_avg = 0.100493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.100493
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5351319 n_nop=5296861 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.01859
n_activity=279186 dram_eff=0.3563
bk0: 2044a 5335945i bk1: 2722a 5331919i bk2: 1832a 5337082i bk3: 2272a 5335227i bk4: 2148a 5333620i bk5: 2794a 5330194i bk6: 2080a 5333872i bk7: 2640a 5331436i bk8: 2288a 5331348i bk9: 3086a 5325382i bk10: 1678a 5337489i bk11: 2232a 5333666i bk12: 1636a 5338502i bk13: 2214a 5334876i bk14: 1428a 5341187i bk15: 1940a 5338392i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.018591 
total_CMD = 5351319 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 5130982 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 5351319 
n_nop = 5296861 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.000887 
CoL_Bus_Util = 0.009295 
Either_Row_CoL_Bus_Util = 0.010177 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000551 
queue_avg = 0.078737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0787368
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5351319 n_nop=5291677 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.02069
n_activity=297925 dram_eff=0.3716
bk0: 2458a 5332257i bk1: 2724a 5330392i bk2: 2112a 5334996i bk3: 2296a 5333229i bk4: 2546a 5330675i bk5: 2836a 5329196i bk6: 2486a 5331702i bk7: 2628a 5329136i bk8: 2968a 5325355i bk9: 3104a 5325540i bk10: 2152a 5333777i bk11: 2232a 5333716i bk12: 2008a 5335013i bk13: 2240a 5334407i bk14: 1796a 5339033i bk15: 1952a 5337759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.020690 
total_CMD = 5351319 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 5112502 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 5351319 
n_nop = 5291677 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.000804 
CoL_Bus_Util = 0.010345 
Either_Row_CoL_Bus_Util = 0.011145 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000285 
queue_avg = 0.097971 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.097971

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158390, Miss = 16148, Miss_rate = 0.102, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 180662, Miss = 19960, Miss_rate = 0.110, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 169516, Miss = 18936, Miss_rate = 0.112, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 190314, Miss = 20200, Miss_rate = 0.106, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 178628, Miss = 20152, Miss_rate = 0.113, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 158832, Miss = 16034, Miss_rate = 0.101, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 188214, Miss = 20364, Miss_rate = 0.108, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 171390, Miss = 18838, Miss_rate = 0.110, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 156548, Miss = 16026, Miss_rate = 0.102, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 179414, Miss = 19908, Miss_rate = 0.111, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 170300, Miss = 18828, Miss_rate = 0.111, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 187604, Miss = 20012, Miss_rate = 0.107, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 2089812
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1079
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1334443
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 349788
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 97068
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1627916
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 353402
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 108464
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.086
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2089812
icnt_total_pkts_simt_to_mem=787512
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04843
	minimum = 5
	maximum = 12
Network latency average = 5.04843
	minimum = 5
	maximum = 12
Slowest packet = 2694208
Flit latency average = 5.00522
	minimum = 5
	maximum = 12
Slowest flit = 2870630
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00931292
	minimum = 0 (at node 0)
	maximum = 0.0285826 (at node 17)
Accepted packet rate average = 0.00931292
	minimum = 0 (at node 0)
	maximum = 0.0221613 (at node 4)
Injected flit rate average = 0.00971751
	minimum = 0 (at node 0)
	maximum = 0.0285826 (at node 17)
Accepted flit rate average= 0.00971751
	minimum = 0 (at node 0)
	maximum = 0.0221613 (at node 4)
Injected packet length average = 1.04344
Accepted packet length average = 1.04344
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.1976 (68 samples)
	minimum = 5 (68 samples)
	maximum = 240.765 (68 samples)
Network latency average = 21.7656 (68 samples)
	minimum = 5 (68 samples)
	maximum = 237.721 (68 samples)
Flit latency average = 20.8601 (68 samples)
	minimum = 5 (68 samples)
	maximum = 237.162 (68 samples)
Fragmentation average = 0.0029093 (68 samples)
	minimum = 0 (68 samples)
	maximum = 60.0588 (68 samples)
Injected packet rate average = 0.0694802 (68 samples)
	minimum = 0.0238694 (68 samples)
	maximum = 0.192209 (68 samples)
Accepted packet rate average = 0.0694802 (68 samples)
	minimum = 0.0233166 (68 samples)
	maximum = 0.109363 (68 samples)
Injected flit rate average = 0.0739885 (68 samples)
	minimum = 0.0309274 (68 samples)
	maximum = 0.192393 (68 samples)
Accepted flit rate average = 0.0739885 (68 samples)
	minimum = 0.0310837 (68 samples)
	maximum = 0.109363 (68 samples)
Injected packet size average = 1.06489 (68 samples)
Accepted packet size average = 1.06489 (68 samples)
Hops average = 1 (68 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 22 sec (562 sec)
gpgpu_simulation_rate = 446101 (inst/sec)
gpgpu_simulation_rate = 3091 (cycle/sec)
gpgpu_silicon_slowdown = 97055x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (9,9,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 13 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 69 '_Z12lud_internalPfii'
Destroy streams for kernel 69: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 69 
gpu_sim_cycle = 5272
gpu_sim_insn = 1928448
gpu_ipc =     365.7906
gpu_tot_sim_cycle = 1742769
gpu_tot_sim_insn = 252637336
gpu_tot_ipc =     144.9632
gpu_tot_issued_cta = 10695
gpu_occupancy = 72.1342% 
gpu_tot_occupancy = 31.7754% 
max_total_param_size = 0
gpu_stall_dramfull = 205062
gpu_stall_icnt2sh    = 393820
partiton_level_parallism =       0.9330
partiton_level_parallism_total  =       0.3533
partiton_level_parallism_util =       1.7419
partiton_level_parallism_util_total  =       1.7560
L2_BW  =      31.1090 GB/Sec
L2_BW_total  =      11.6058 GB/Sec
gpu_total_sim_rate=446355

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4158768
	L1I_total_cache_misses = 72781
	L1I_total_cache_miss_rate = 0.0175
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33484
L1D_cache:
	L1D_cache_core[0]: Access = 46542, Miss = 28563, Miss_rate = 0.614, Pending_hits = 2783, Reservation_fails = 18433
	L1D_cache_core[1]: Access = 46223, Miss = 28116, Miss_rate = 0.608, Pending_hits = 3004, Reservation_fails = 23043
	L1D_cache_core[2]: Access = 45775, Miss = 27709, Miss_rate = 0.605, Pending_hits = 3180, Reservation_fails = 23171
	L1D_cache_core[3]: Access = 45903, Miss = 27785, Miss_rate = 0.605, Pending_hits = 3055, Reservation_fails = 20077
	L1D_cache_core[4]: Access = 46031, Miss = 27842, Miss_rate = 0.605, Pending_hits = 3126, Reservation_fails = 20513
	L1D_cache_core[5]: Access = 46368, Miss = 28388, Miss_rate = 0.612, Pending_hits = 2830, Reservation_fails = 19573
	L1D_cache_core[6]: Access = 46320, Miss = 27973, Miss_rate = 0.604, Pending_hits = 2940, Reservation_fails = 19753
	L1D_cache_core[7]: Access = 46147, Miss = 27938, Miss_rate = 0.605, Pending_hits = 3062, Reservation_fails = 21881
	L1D_cache_core[8]: Access = 46771, Miss = 28896, Miss_rate = 0.618, Pending_hits = 2859, Reservation_fails = 21654
	L1D_cache_core[9]: Access = 45475, Miss = 27908, Miss_rate = 0.614, Pending_hits = 2993, Reservation_fails = 24308
	L1D_cache_core[10]: Access = 45408, Miss = 27768, Miss_rate = 0.612, Pending_hits = 3095, Reservation_fails = 22794
	L1D_cache_core[11]: Access = 46271, Miss = 27966, Miss_rate = 0.604, Pending_hits = 2875, Reservation_fails = 20868
	L1D_cache_core[12]: Access = 46015, Miss = 28251, Miss_rate = 0.614, Pending_hits = 2928, Reservation_fails = 19202
	L1D_cache_core[13]: Access = 45726, Miss = 27446, Miss_rate = 0.600, Pending_hits = 3237, Reservation_fails = 18731
	L1D_cache_core[14]: Access = 45646, Miss = 28217, Miss_rate = 0.618, Pending_hits = 3055, Reservation_fails = 23203
	L1D_total_cache_accesses = 690621
	L1D_total_cache_misses = 420766
	L1D_total_cache_miss_rate = 0.6093
	L1D_total_cache_pending_hits = 45022
	L1D_total_cache_reservation_fails = 317204
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 249366
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57061
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45010
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 410553
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 317084
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 249276
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 167772
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10213
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4085987
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 72781
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33484
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 512624
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 249366
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 177997
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4158768

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 233609
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 126
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 83349
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 120
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33484
ctas_completed 10695, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
42966, 26751, 13485, 13485, 13485, 13485, 13485, 13485, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 
gpgpu_n_tot_thrd_icount = 263050080
gpgpu_n_tot_w_icount = 8220315
gpgpu_n_stall_shd_mem = 477644
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 410553
gpgpu_n_mem_write_global = 177997
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8201984
gpgpu_n_store_insn = 2847952
gpgpu_n_shmem_insn = 91922536
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7933344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 114632
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36228
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 326784
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1682166	W0_Idle:12929054	W0_Scoreboard:10249269	W1:7268	W2:6808	W3:6348	W4:5888	W5:5428	W6:4968	W7:4508	W8:4048	W9:3588	W10:3128	W11:2668	W12:2208	W13:1748	W14:1288	W15:782	W16:549493	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7610148
single_issue_nums: WS0:4258641	WS1:3961674	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3284424 {8:410553,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12815784 {72:177997,}
traffic_breakdown_coretomem[INST_ACC_R] = 217320 {8:27165,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 65688480 {40:1642212,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2847952 {8:355994,}
traffic_breakdown_memtocore[INST_ACC_R] = 4346400 {40:108660,}
maxmflatency = 1588 
max_icnt2mem_latency = 1696 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 278 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 67 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1165057 	659319 	159022 	14838 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	25821 	1083 	198 	510488 	29689 	30626 	13448 	3289 	1088 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	206751 	236075 	235156 	304609 	773666 	241891 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1416 	388 	45 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       7905      5599      7808      6223      6535      4858      6964      5275      6204      4667      7386      5796      7087      5090      7255      5999
dram[1]:       6170      6120      6477      6944      5567      5748      5886      6144      4738      5091      5369      6057      5082      4970      5869      6055
dram[2]:       5763      7441      6329      8143      4884      6220      5126      7160      4606      6016      5793      7530      5237      6968      5870      7424
dram[3]:       6040      5852      6390      6463      5518      5076      5963      5799      5068      4569      5899      5503      4884      5053      5808      5802
dram[4]:       8081      5550      7765      6361      6379      4786      6649      5319      6014      4463      7074      6076      7162      4660      7531      5979
dram[5]:       6015      6412      6272      7166      5277      5860      5605      6319      4652      5102      5478      6326      5331      5164      5982      6304
maximum mf latency per bank:
dram[0]:       1306      1299      1094      1323      1088      1307      1216       904      1392       872      1482       869      1495      1128      1499      1247
dram[1]:       1178       881      1163      1338      1149      1389      1157      1459      1105      1480      1057      1488      1175       931      1191       927
dram[2]:       1288      1319      1377      1166      1382       996       929      1176       989      1332       943      1493      1100      1490      1227      1499
dram[3]:        859      1085      1364      1079      1431      1064      1584      1070      1588      1013      1585      1035       834      1082       824      1058
dram[4]:       1234      1214      1176      1263      1044      1271      1169       952      1314       891      1447       899      1457      1164      1441      1177
dram[5]:       1138       938      1162      1208      1171      1321      1186      1346      1187      1509      1184      1555      1078       961      1063       963
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5367554 n_nop=5312824 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.01862
n_activity=281418 dram_eff=0.3551
bk0: 2066a 5352170i bk1: 2748a 5348003i bk2: 1836a 5353359i bk3: 2280a 5351485i bk4: 2180a 5349600i bk5: 2796a 5346055i bk6: 2086a 5349672i bk7: 2644a 5346478i bk8: 2304a 5347407i bk9: 3084a 5342760i bk10: 1720a 5352459i bk11: 2232a 5350208i bk12: 1628a 5354532i bk13: 2216a 5351233i bk14: 1446a 5357632i bk15: 1944a 5355036i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.018619 
total_CMD = 5367554 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 5145292 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 5367554 
n_nop = 5312824 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.000891 
CoL_Bus_Util = 0.009309 
Either_Row_CoL_Bus_Util = 0.010196 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000402 
queue_avg = 0.078319 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0783191
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5367554 n_nop=5307371 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.02079
n_activity=301921 dram_eff=0.3695
bk0: 2458a 5349019i bk1: 2840a 5346055i bk2: 2116a 5351058i bk3: 2296a 5349902i bk4: 2542a 5347345i bk5: 2864a 5345507i bk6: 2494a 5348228i bk7: 2624a 5346153i bk8: 2986a 5341348i bk9: 3128a 5341817i bk10: 2222a 5348671i bk11: 2232a 5349554i bk12: 2014a 5351249i bk13: 2264a 5349473i bk14: 1820a 5354666i bk15: 1952a 5354164i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.020786 
total_CMD = 5367554 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 5125523 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 5367554 
n_nop = 5307371 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.000823 
CoL_Bus_Util = 0.010393 
Either_Row_CoL_Bus_Util = 0.011212 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000332 
queue_avg = 0.096907 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0969073
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5367554 n_nop=5312694 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.01865
n_activity=281796 dram_eff=0.3552
bk0: 2778a 5347439i bk1: 2074a 5351662i bk2: 2296a 5350803i bk3: 1812a 5353479i bk4: 2802a 5345399i bk5: 2182a 5349446i bk6: 2668a 5347445i bk7: 2068a 5349206i bk8: 3086a 5341864i bk9: 2310a 5346869i bk10: 2320a 5349372i bk11: 1634a 5353127i bk12: 2222a 5350829i bk13: 1634a 5354868i bk14: 1972a 5354895i bk15: 1410a 5358139i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.018649 
total_CMD = 5367554 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 5144453 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 5367554 
n_nop = 5312694 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.000904 
CoL_Bus_Util = 0.009324 
Either_Row_CoL_Bus_Util = 0.010221 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000711 
queue_avg = 0.080532 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0805318
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5367554 n_nop=5307317 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.02081
n_activity=302088 dram_eff=0.3697
bk0: 2836a 5346465i bk1: 2480a 5349119i bk2: 2320a 5349719i bk3: 2092a 5351034i bk4: 2860a 5344437i bk5: 2562a 5346318i bk6: 2652a 5346461i bk7: 2464a 5347787i bk8: 3128a 5341271i bk9: 2998a 5341223i bk10: 2320a 5348978i bk11: 2136a 5349365i bk12: 2264a 5350474i bk13: 2012a 5351131i bk14: 1984a 5353613i bk15: 1782a 5354833i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.020806 
total_CMD = 5367554 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 5125505 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 5367554 
n_nop = 5307317 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.000822 
CoL_Bus_Util = 0.010403 
Either_Row_CoL_Bus_Util = 0.011222 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000282 
queue_avg = 0.100189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.100189
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5367554 n_nop=5313096 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.01853
n_activity=279186 dram_eff=0.3563
bk0: 2044a 5352180i bk1: 2722a 5348154i bk2: 1832a 5353317i bk3: 2272a 5351462i bk4: 2148a 5349855i bk5: 2794a 5346429i bk6: 2080a 5350107i bk7: 2640a 5347671i bk8: 2288a 5347583i bk9: 3086a 5341617i bk10: 1678a 5353724i bk11: 2232a 5349901i bk12: 1636a 5354737i bk13: 2214a 5351111i bk14: 1428a 5357422i bk15: 1940a 5354627i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.018534 
total_CMD = 5367554 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 5147217 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 5367554 
n_nop = 5313096 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.000884 
CoL_Bus_Util = 0.009267 
Either_Row_CoL_Bus_Util = 0.010146 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000551 
queue_avg = 0.078499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0784987
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5367554 n_nop=5307912 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.02063
n_activity=297925 dram_eff=0.3716
bk0: 2458a 5348492i bk1: 2724a 5346627i bk2: 2112a 5351231i bk3: 2296a 5349464i bk4: 2546a 5346910i bk5: 2836a 5345431i bk6: 2486a 5347937i bk7: 2628a 5345371i bk8: 2968a 5341590i bk9: 3104a 5341775i bk10: 2152a 5350012i bk11: 2232a 5349951i bk12: 2008a 5351248i bk13: 2240a 5350642i bk14: 1796a 5355268i bk15: 1952a 5353994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.020627 
total_CMD = 5367554 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 5128737 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 5367554 
n_nop = 5307912 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.000801 
CoL_Bus_Util = 0.010314 
Either_Row_CoL_Bus_Util = 0.011112 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000285 
queue_avg = 0.097675 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0976747

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158390, Miss = 16148, Miss_rate = 0.102, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 182470, Miss = 19960, Miss_rate = 0.109, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 171448, Miss = 18936, Miss_rate = 0.110, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 192142, Miss = 20200, Miss_rate = 0.105, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 180556, Miss = 20152, Miss_rate = 0.112, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 158908, Miss = 16034, Miss_rate = 0.101, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 190138, Miss = 20364, Miss_rate = 0.107, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 173394, Miss = 18838, Miss_rate = 0.109, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 156548, Miss = 16026, Miss_rate = 0.102, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 181262, Miss = 19908, Miss_rate = 0.110, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 172220, Miss = 18828, Miss_rate = 0.109, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 189420, Miss = 20012, Miss_rate = 0.106, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 2106896
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1070
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1348739
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 352380
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 97264
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1642212
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 355994
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 108660
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.086
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2106896
icnt_total_pkts_simt_to_mem=793727
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 73.6316
	minimum = 5
	maximum = 555
Network latency average = 67.8016
	minimum = 5
	maximum = 555
Slowest packet = 2710485
Flit latency average = 64.5451
	minimum = 5
	maximum = 555
Slowest flit = 2887254
Fragmentation average = 0.00313594
	minimum = 0
	maximum = 69
Injected packet rate average = 0.154576
	minimum = 0 (at node 15)
	maximum = 0.380121 (at node 22)
Accepted packet rate average = 0.154576
	minimum = 0 (at node 15)
	maximum = 0.254932 (at node 13)
Injected flit rate average = 0.163681
	minimum = 0 (at node 15)
	maximum = 0.380121 (at node 22)
Accepted flit rate average= 0.163681
	minimum = 0 (at node 15)
	maximum = 0.254932 (at node 13)
Injected packet length average = 1.0589
Accepted packet length average = 1.0589
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.9285 (69 samples)
	minimum = 5 (69 samples)
	maximum = 245.319 (69 samples)
Network latency average = 22.4327 (69 samples)
	minimum = 5 (69 samples)
	maximum = 242.319 (69 samples)
Flit latency average = 21.4933 (69 samples)
	minimum = 5 (69 samples)
	maximum = 241.768 (69 samples)
Fragmentation average = 0.00291258 (69 samples)
	minimum = 0 (69 samples)
	maximum = 60.1884 (69 samples)
Injected packet rate average = 0.0707135 (69 samples)
	minimum = 0.0235235 (69 samples)
	maximum = 0.194932 (69 samples)
Accepted packet rate average = 0.0707135 (69 samples)
	minimum = 0.0229787 (69 samples)
	maximum = 0.111473 (69 samples)
Injected flit rate average = 0.0752884 (69 samples)
	minimum = 0.0304792 (69 samples)
	maximum = 0.195114 (69 samples)
Accepted flit rate average = 0.0752884 (69 samples)
	minimum = 0.0306333 (69 samples)
	maximum = 0.111473 (69 samples)
Injected packet size average = 1.0647 (69 samples)
Accepted packet size average = 1.0647 (69 samples)
Hops average = 1 (69 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 26 sec (566 sec)
gpgpu_simulation_rate = 446355 (inst/sec)
gpgpu_simulation_rate = 3079 (cycle/sec)
gpgpu_silicon_slowdown = 97434x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a30717d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 70 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 70: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 70 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 1769224
gpu_tot_sim_insn = 252657216
gpu_tot_ipc =     142.8068
gpu_tot_issued_cta = 10696
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 31.7280% 
max_total_param_size = 0
gpu_stall_dramfull = 205062
gpu_stall_icnt2sh    = 393820
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3480
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7559
L2_BW  =       0.0515 GB/Sec
L2_BW_total  =      11.4330 GB/Sec
gpu_total_sim_rate=444819

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4160440
	L1I_total_cache_misses = 72793
	L1I_total_cache_miss_rate = 0.0175
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33484
L1D_cache:
	L1D_cache_core[0]: Access = 46542, Miss = 28563, Miss_rate = 0.614, Pending_hits = 2783, Reservation_fails = 18433
	L1D_cache_core[1]: Access = 46223, Miss = 28116, Miss_rate = 0.608, Pending_hits = 3004, Reservation_fails = 23043
	L1D_cache_core[2]: Access = 45775, Miss = 27709, Miss_rate = 0.605, Pending_hits = 3180, Reservation_fails = 23171
	L1D_cache_core[3]: Access = 45903, Miss = 27785, Miss_rate = 0.605, Pending_hits = 3055, Reservation_fails = 20077
	L1D_cache_core[4]: Access = 46031, Miss = 27842, Miss_rate = 0.605, Pending_hits = 3126, Reservation_fails = 20513
	L1D_cache_core[5]: Access = 46368, Miss = 28388, Miss_rate = 0.612, Pending_hits = 2830, Reservation_fails = 19573
	L1D_cache_core[6]: Access = 46320, Miss = 27973, Miss_rate = 0.604, Pending_hits = 2940, Reservation_fails = 19753
	L1D_cache_core[7]: Access = 46147, Miss = 27938, Miss_rate = 0.605, Pending_hits = 3062, Reservation_fails = 21881
	L1D_cache_core[8]: Access = 46771, Miss = 28896, Miss_rate = 0.618, Pending_hits = 2859, Reservation_fails = 21654
	L1D_cache_core[9]: Access = 45475, Miss = 27908, Miss_rate = 0.614, Pending_hits = 2993, Reservation_fails = 24308
	L1D_cache_core[10]: Access = 45408, Miss = 27768, Miss_rate = 0.612, Pending_hits = 3095, Reservation_fails = 22794
	L1D_cache_core[11]: Access = 46271, Miss = 27966, Miss_rate = 0.604, Pending_hits = 2875, Reservation_fails = 20868
	L1D_cache_core[12]: Access = 46015, Miss = 28251, Miss_rate = 0.614, Pending_hits = 2928, Reservation_fails = 19202
	L1D_cache_core[13]: Access = 45757, Miss = 27462, Miss_rate = 0.600, Pending_hits = 3237, Reservation_fails = 18731
	L1D_cache_core[14]: Access = 45646, Miss = 28217, Miss_rate = 0.618, Pending_hits = 3055, Reservation_fails = 23203
	L1D_total_cache_accesses = 690652
	L1D_total_cache_misses = 420782
	L1D_total_cache_miss_rate = 0.6093
	L1D_total_cache_pending_hits = 45022
	L1D_total_cache_reservation_fails = 317204
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 249372
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57061
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45010
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 410569
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 317084
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 249282
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 167787
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10213
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4087647
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 72793
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33484
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 512640
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 249372
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 178012
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4160440

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 233609
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 126
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 83349
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 120
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33484
ctas_completed 10696, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
42966, 26751, 13485, 13485, 13485, 13485, 13485, 13485, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 
gpgpu_n_tot_thrd_icount = 263144448
gpgpu_n_tot_w_icount = 8223264
gpgpu_n_stall_shd_mem = 478148
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 410569
gpgpu_n_mem_write_global = 178012
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8202240
gpgpu_n_store_insn = 2848192
gpgpu_n_shmem_insn = 91927232
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7933440
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 115136
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36228
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 326784
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1682166	W0_Idle:12959243	W0_Scoreboard:10269039	W1:7584	W2:7104	W3:6624	W4:6144	W5:5664	W6:5184	W7:4704	W8:4224	W9:3744	W10:3264	W11:2784	W12:2304	W13:1824	W14:1344	W15:816	W16:549804	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7610148
single_issue_nums: WS0:4261590	WS1:3961674	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3284552 {8:410569,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12816864 {72:178012,}
traffic_breakdown_coretomem[INST_ACC_R] = 217416 {8:27177,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 65691040 {40:1642276,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2848192 {8:356024,}
traffic_breakdown_memtocore[INST_ACC_R] = 4348320 {40:108708,}
maxmflatency = 1588 
max_icnt2mem_latency = 1696 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 278 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 67 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1165151 	659319 	159022 	14838 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	25833 	1083 	198 	510519 	29689 	30626 	13448 	3289 	1088 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	206845 	236075 	235156 	304609 	773666 	241891 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1426 	388 	45 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       7905      5599      7808      6223      6535      4858      6964      5275      6204      4667      7386      5796      7087      5090      7255      5999
dram[1]:       6170      6120      6477      6944      5567      5748      5886      6144      4738      5091      5369      6057      5082      4970      5874      6055
dram[2]:       5763      7441      6329      8143      4884      6220      5126      7160      4606      6016      5793      7530      5237      6968      5870      7424
dram[3]:       6040      5852      6390      6463      5518      5076      5963      5799      5068      4569      5899      5503      4884      5053      5808      5808
dram[4]:       8081      5550      7765      6361      6379      4786      6649      5319      6014      4463      7074      6076      7162      4660      7531      5979
dram[5]:       6015      6412      6272      7166      5277      5860      5605      6319      4652      5102      5478      6326      5331      5164      5987      6304
maximum mf latency per bank:
dram[0]:       1306      1299      1094      1323      1088      1307      1216       904      1392       872      1482       869      1495      1128      1499      1247
dram[1]:       1178       881      1163      1338      1149      1389      1157      1459      1105      1480      1057      1488      1175       931      1191       927
dram[2]:       1288      1319      1377      1166      1382       996       929      1176       989      1332       943      1493      1100      1490      1227      1499
dram[3]:        859      1085      1364      1079      1431      1064      1584      1070      1588      1013      1585      1035       834      1082       824      1058
dram[4]:       1234      1214      1176      1263      1044      1271      1169       952      1314       891      1447       899      1457      1164      1441      1177
dram[5]:       1138       938      1162      1208      1171      1321      1186      1346      1187      1509      1184      1555      1078       961      1063       963
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5449033 n_nop=5394303 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.01834
n_activity=281418 dram_eff=0.3551
bk0: 2066a 5433649i bk1: 2748a 5429482i bk2: 1836a 5434838i bk3: 2280a 5432964i bk4: 2180a 5431079i bk5: 2796a 5427534i bk6: 2086a 5431151i bk7: 2644a 5427957i bk8: 2304a 5428886i bk9: 3084a 5424239i bk10: 1720a 5433938i bk11: 2232a 5431687i bk12: 1628a 5436011i bk13: 2216a 5432712i bk14: 1446a 5439111i bk15: 1944a 5436515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.018340 
total_CMD = 5449033 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 5226771 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 5449033 
n_nop = 5394303 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.000878 
CoL_Bus_Util = 0.009170 
Either_Row_CoL_Bus_Util = 0.010044 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000402 
queue_avg = 0.077148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.077148
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5449033 n_nop=5388850 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.02048
n_activity=301921 dram_eff=0.3695
bk0: 2458a 5430498i bk1: 2840a 5427534i bk2: 2116a 5432537i bk3: 2296a 5431381i bk4: 2542a 5428824i bk5: 2864a 5426986i bk6: 2494a 5429707i bk7: 2624a 5427632i bk8: 2986a 5422827i bk9: 3128a 5423296i bk10: 2222a 5430150i bk11: 2232a 5431033i bk12: 2014a 5432728i bk13: 2264a 5430952i bk14: 1820a 5436145i bk15: 1952a 5435643i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.020475 
total_CMD = 5449033 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 5207002 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 5449033 
n_nop = 5388850 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.000811 
CoL_Bus_Util = 0.010238 
Either_Row_CoL_Bus_Util = 0.011045 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000332 
queue_avg = 0.095458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0954582
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5449033 n_nop=5394173 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.01837
n_activity=281796 dram_eff=0.3552
bk0: 2778a 5428918i bk1: 2074a 5433141i bk2: 2296a 5432282i bk3: 1812a 5434958i bk4: 2802a 5426878i bk5: 2182a 5430925i bk6: 2668a 5428924i bk7: 2068a 5430685i bk8: 3086a 5423343i bk9: 2310a 5428348i bk10: 2320a 5430851i bk11: 1634a 5434606i bk12: 2222a 5432308i bk13: 1634a 5436347i bk14: 1972a 5436374i bk15: 1410a 5439618i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.018370 
total_CMD = 5449033 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 5225932 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 5449033 
n_nop = 5394173 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.000890 
CoL_Bus_Util = 0.009185 
Either_Row_CoL_Bus_Util = 0.010068 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000711 
queue_avg = 0.079328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0793277
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5449033 n_nop=5388796 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.0205
n_activity=302088 dram_eff=0.3697
bk0: 2836a 5427944i bk1: 2480a 5430598i bk2: 2320a 5431198i bk3: 2092a 5432513i bk4: 2860a 5425916i bk5: 2562a 5427797i bk6: 2652a 5427940i bk7: 2464a 5429266i bk8: 3128a 5422750i bk9: 2998a 5422702i bk10: 2320a 5430457i bk11: 2136a 5430844i bk12: 2264a 5431953i bk13: 2012a 5432610i bk14: 1984a 5435092i bk15: 1782a 5436312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.020495 
total_CMD = 5449033 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 5206984 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 5449033 
n_nop = 5388796 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.000810 
CoL_Bus_Util = 0.010248 
Either_Row_CoL_Bus_Util = 0.011055 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000282 
queue_avg = 0.098691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0986911
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5449033 n_nop=5394575 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.01826
n_activity=279186 dram_eff=0.3563
bk0: 2044a 5433659i bk1: 2722a 5429633i bk2: 1832a 5434796i bk3: 2272a 5432941i bk4: 2148a 5431334i bk5: 2794a 5427908i bk6: 2080a 5431586i bk7: 2640a 5429150i bk8: 2288a 5429062i bk9: 3086a 5423096i bk10: 1678a 5435203i bk11: 2232a 5431380i bk12: 1636a 5436216i bk13: 2214a 5432590i bk14: 1428a 5438901i bk15: 1940a 5436106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.018257 
total_CMD = 5449033 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 5228696 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 5449033 
n_nop = 5394575 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.000871 
CoL_Bus_Util = 0.009129 
Either_Row_CoL_Bus_Util = 0.009994 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000551 
queue_avg = 0.077325 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0773249
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5449033 n_nop=5389391 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.02032
n_activity=297925 dram_eff=0.3716
bk0: 2458a 5429971i bk1: 2724a 5428106i bk2: 2112a 5432710i bk3: 2296a 5430943i bk4: 2546a 5428389i bk5: 2836a 5426910i bk6: 2486a 5429416i bk7: 2628a 5426850i bk8: 2968a 5423069i bk9: 3104a 5423254i bk10: 2152a 5431491i bk11: 2232a 5431430i bk12: 2008a 5432727i bk13: 2240a 5432121i bk14: 1796a 5436747i bk15: 1952a 5435473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.020319 
total_CMD = 5449033 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 5210216 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 5449033 
n_nop = 5389391 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.000789 
CoL_Bus_Util = 0.010159 
Either_Row_CoL_Bus_Util = 0.010945 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000285 
queue_avg = 0.096214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0962141

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158398, Miss = 16148, Miss_rate = 0.102, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 182470, Miss = 19960, Miss_rate = 0.109, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 171486, Miss = 18936, Miss_rate = 0.110, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 192142, Miss = 20200, Miss_rate = 0.105, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 180564, Miss = 20152, Miss_rate = 0.112, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 158908, Miss = 16034, Miss_rate = 0.101, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 190146, Miss = 20364, Miss_rate = 0.107, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 173428, Miss = 18838, Miss_rate = 0.109, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 156556, Miss = 16026, Miss_rate = 0.102, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 181262, Miss = 19908, Miss_rate = 0.110, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 172258, Miss = 18828, Miss_rate = 0.109, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 189420, Miss = 20012, Miss_rate = 0.106, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 2107038
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1070
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1348803
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 352410
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 97312
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1642276
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 356024
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 108708
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.085
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=2107038
icnt_total_pkts_simt_to_mem=793785
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2722762
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2900623
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 13)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 13)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 13)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 13)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.6624 (70 samples)
	minimum = 5 (70 samples)
	maximum = 241.986 (70 samples)
Network latency average = 22.1849 (70 samples)
	minimum = 5 (70 samples)
	maximum = 238.943 (70 samples)
Flit latency average = 21.2576 (70 samples)
	minimum = 5 (70 samples)
	maximum = 238.386 (70 samples)
Fragmentation average = 0.00287098 (70 samples)
	minimum = 0 (70 samples)
	maximum = 59.3286 (70 samples)
Injected packet rate average = 0.069707 (70 samples)
	minimum = 0.0231875 (70 samples)
	maximum = 0.192171 (70 samples)
Accepted packet rate average = 0.069707 (70 samples)
	minimum = 0.0226504 (70 samples)
	maximum = 0.109957 (70 samples)
Injected flit rate average = 0.0742169 (70 samples)
	minimum = 0.0300438 (70 samples)
	maximum = 0.192358 (70 samples)
Accepted flit rate average = 0.0742169 (70 samples)
	minimum = 0.0301956 (70 samples)
	maximum = 0.109957 (70 samples)
Injected packet size average = 1.0647 (70 samples)
Accepted packet size average = 1.0647 (70 samples)
Hops average = 1 (70 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 28 sec (568 sec)
gpgpu_simulation_rate = 444819 (inst/sec)
gpgpu_simulation_rate = 3114 (cycle/sec)
gpgpu_silicon_slowdown = 96339x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (8,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 71 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 0 bind to kernel 71 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 71 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 71 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 71 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 71 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 71 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 71 '_Z13lud_perimeterPfii'
Destroy streams for kernel 71: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 71 
gpu_sim_cycle = 25528
gpu_sim_insn = 157440
gpu_ipc =       6.1673
gpu_tot_sim_cycle = 1794752
gpu_tot_sim_insn = 252814656
gpu_tot_ipc =     140.8633
gpu_tot_issued_cta = 10704
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 31.3674% 
max_total_param_size = 0
gpu_stall_dramfull = 205062
gpu_stall_icnt2sh    = 393820
partiton_level_parallism =       0.0492
partiton_level_parallism_total  =       0.3438
partiton_level_parallism_util =       1.0178
partiton_level_parallism_util_total  =       1.7533
L2_BW  =       1.7013 GB/Sec
L2_BW_total  =      11.2946 GB/Sec
gpu_total_sim_rate=442757

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4165320
	L1I_total_cache_misses = 73416
	L1I_total_cache_miss_rate = 0.0176
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33484
L1D_cache:
	L1D_cache_core[0]: Access = 46621, Miss = 28611, Miss_rate = 0.614, Pending_hits = 2783, Reservation_fails = 18433
	L1D_cache_core[1]: Access = 46302, Miss = 28164, Miss_rate = 0.608, Pending_hits = 3004, Reservation_fails = 23043
	L1D_cache_core[2]: Access = 45854, Miss = 27757, Miss_rate = 0.605, Pending_hits = 3180, Reservation_fails = 23171
	L1D_cache_core[3]: Access = 45982, Miss = 27833, Miss_rate = 0.605, Pending_hits = 3055, Reservation_fails = 20077
	L1D_cache_core[4]: Access = 46110, Miss = 27890, Miss_rate = 0.605, Pending_hits = 3126, Reservation_fails = 20513
	L1D_cache_core[5]: Access = 46447, Miss = 28436, Miss_rate = 0.612, Pending_hits = 2830, Reservation_fails = 19573
	L1D_cache_core[6]: Access = 46399, Miss = 28021, Miss_rate = 0.604, Pending_hits = 2940, Reservation_fails = 19753
	L1D_cache_core[7]: Access = 46147, Miss = 27938, Miss_rate = 0.605, Pending_hits = 3062, Reservation_fails = 21881
	L1D_cache_core[8]: Access = 46771, Miss = 28896, Miss_rate = 0.618, Pending_hits = 2859, Reservation_fails = 21654
	L1D_cache_core[9]: Access = 45475, Miss = 27908, Miss_rate = 0.614, Pending_hits = 2993, Reservation_fails = 24308
	L1D_cache_core[10]: Access = 45408, Miss = 27768, Miss_rate = 0.612, Pending_hits = 3095, Reservation_fails = 22794
	L1D_cache_core[11]: Access = 46271, Miss = 27966, Miss_rate = 0.604, Pending_hits = 2875, Reservation_fails = 20868
	L1D_cache_core[12]: Access = 46015, Miss = 28251, Miss_rate = 0.614, Pending_hits = 2928, Reservation_fails = 19202
	L1D_cache_core[13]: Access = 45757, Miss = 27462, Miss_rate = 0.600, Pending_hits = 3237, Reservation_fails = 18731
	L1D_cache_core[14]: Access = 45725, Miss = 28265, Miss_rate = 0.618, Pending_hits = 3055, Reservation_fails = 23203
	L1D_total_cache_accesses = 691284
	L1D_total_cache_misses = 421166
	L1D_total_cache_miss_rate = 0.6093
	L1D_total_cache_pending_hits = 45022
	L1D_total_cache_reservation_fails = 317204
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 249444
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57061
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45010
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 410953
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 317084
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 249354
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 168035
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10213
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4091904
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 73416
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33484
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 513024
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 249444
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 178260
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4165320

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 233609
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 126
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 83349
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 120
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33484
ctas_completed 10704, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
44172, 26751, 13485, 13485, 13485, 13485, 13485, 13485, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 
gpgpu_n_tot_thrd_icount = 263453184
gpgpu_n_tot_w_icount = 8232912
gpgpu_n_stall_shd_mem = 479940
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 410953
gpgpu_n_mem_write_global = 178260
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8208384
gpgpu_n_store_insn = 2852160
gpgpu_n_shmem_insn = 91978176
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7934976
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 116928
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36228
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 326784
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1682574	W0_Idle:13256279	W0_Scoreboard:10369895	W1:7584	W2:7104	W3:6624	W4:6144	W5:5664	W6:5184	W7:4704	W8:4224	W9:3744	W10:3264	W11:2784	W12:2304	W13:1824	W14:1344	W15:816	W16:559236	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7610364
single_issue_nums: WS0:4271238	WS1:3961674	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3287624 {8:410953,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12834720 {72:178260,}
traffic_breakdown_coretomem[INST_ACC_R] = 222400 {8:27800,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 65752480 {40:1643812,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2852160 {8:356520,}
traffic_breakdown_memtocore[INST_ACC_R] = 4448000 {40:111200,}
maxmflatency = 1588 
max_icnt2mem_latency = 1696 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 278 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 67 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1167183 	659319 	159022 	14838 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	26449 	1090 	198 	511151 	29689 	30626 	13448 	3289 	1088 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	208877 	236075 	235156 	304609 	773666 	241891 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1453 	388 	45 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       7905      5599      7808      6223      6535      4858      6964      5275      6204      4667      7386      5796      7087      5090      7255      6018
dram[1]:       6177      6120      6483      6944      5573      5748      5892      6144      4743      5091      5371      6057      5082      4970      5901      6073
dram[2]:       5763      7441      6329      8143      4884      6220      5126      7160      4606      6016      5793      7530      5237      6968      5888      7424
dram[3]:       6040      5858      6390      6470      5518      5081      5963      5805      5068      4574      5899      5505      4884      5053      5826      5841
dram[4]:       8081      5550      7765      6361      6379      4786      6649      5319      6014      4463      7074      6076      7162      4660      7531      6000
dram[5]:       6022      6412      6279      7166      5283      5860      5611      6319      4657      5102      5480      6326      5331      5164      6015      6324
maximum mf latency per bank:
dram[0]:       1306      1299      1094      1323      1088      1307      1216       904      1392       872      1482       869      1495      1128      1499      1247
dram[1]:       1178       881      1163      1338      1149      1389      1157      1459      1105      1480      1057      1488      1175       931      1191       927
dram[2]:       1288      1319      1377      1166      1382       996       929      1176       989      1332       943      1493      1100      1490      1227      1499
dram[3]:        859      1085      1364      1079      1431      1064      1584      1070      1588      1013      1585      1035       834      1082       824      1058
dram[4]:       1234      1214      1176      1263      1044      1271      1169       952      1314       891      1447       899      1457      1164      1441      1177
dram[5]:       1138       938      1162      1208      1171      1321      1186      1346      1187      1509      1184      1555      1078       961      1063       963
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5527657 n_nop=5472927 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.01808
n_activity=281418 dram_eff=0.3551
bk0: 2066a 5512273i bk1: 2748a 5508106i bk2: 1836a 5513462i bk3: 2280a 5511588i bk4: 2180a 5509703i bk5: 2796a 5506158i bk6: 2086a 5509775i bk7: 2644a 5506581i bk8: 2304a 5507510i bk9: 3084a 5502863i bk10: 1720a 5512562i bk11: 2232a 5510311i bk12: 1628a 5514635i bk13: 2216a 5511336i bk14: 1446a 5517735i bk15: 1944a 5515139i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.018079 
total_CMD = 5527657 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 5305395 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 5527657 
n_nop = 5472927 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.000865 
CoL_Bus_Util = 0.009040 
Either_Row_CoL_Bus_Util = 0.009901 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000402 
queue_avg = 0.076051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0760507
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5527657 n_nop=5467474 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.02018
n_activity=301921 dram_eff=0.3695
bk0: 2458a 5509122i bk1: 2840a 5506158i bk2: 2116a 5511161i bk3: 2296a 5510005i bk4: 2542a 5507448i bk5: 2864a 5505610i bk6: 2494a 5508331i bk7: 2624a 5506256i bk8: 2986a 5501451i bk9: 3128a 5501920i bk10: 2222a 5508774i bk11: 2232a 5509657i bk12: 2014a 5511352i bk13: 2264a 5509576i bk14: 1820a 5514769i bk15: 1952a 5514267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.020184 
total_CMD = 5527657 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 5285626 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 5527657 
n_nop = 5467474 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.000799 
CoL_Bus_Util = 0.010092 
Either_Row_CoL_Bus_Util = 0.010888 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000332 
queue_avg = 0.094100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0941004
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5527657 n_nop=5472797 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.01811
n_activity=281796 dram_eff=0.3552
bk0: 2778a 5507542i bk1: 2074a 5511765i bk2: 2296a 5510906i bk3: 1812a 5513582i bk4: 2802a 5505502i bk5: 2182a 5509549i bk6: 2668a 5507548i bk7: 2068a 5509309i bk8: 3086a 5501967i bk9: 2310a 5506972i bk10: 2320a 5509475i bk11: 1634a 5513230i bk12: 2222a 5510932i bk13: 1634a 5514971i bk14: 1972a 5514998i bk15: 1410a 5518242i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.018109 
total_CMD = 5527657 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 5304556 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 5527657 
n_nop = 5472797 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.000877 
CoL_Bus_Util = 0.009054 
Either_Row_CoL_Bus_Util = 0.009925 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000711 
queue_avg = 0.078199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0781993
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5527657 n_nop=5467420 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.0202
n_activity=302088 dram_eff=0.3697
bk0: 2836a 5506568i bk1: 2480a 5509222i bk2: 2320a 5509822i bk3: 2092a 5511137i bk4: 2860a 5504540i bk5: 2562a 5506421i bk6: 2652a 5506564i bk7: 2464a 5507890i bk8: 3128a 5501374i bk9: 2998a 5501326i bk10: 2320a 5509081i bk11: 2136a 5509468i bk12: 2264a 5510577i bk13: 2012a 5511234i bk14: 1984a 5513716i bk15: 1782a 5514936i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.020204 
total_CMD = 5527657 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 5285608 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 5527657 
n_nop = 5467420 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.000799 
CoL_Bus_Util = 0.010102 
Either_Row_CoL_Bus_Util = 0.010897 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000282 
queue_avg = 0.097287 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0972873
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5527657 n_nop=5473199 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.018
n_activity=279186 dram_eff=0.3563
bk0: 2044a 5512283i bk1: 2722a 5508257i bk2: 1832a 5513420i bk3: 2272a 5511565i bk4: 2148a 5509958i bk5: 2794a 5506532i bk6: 2080a 5510210i bk7: 2640a 5507774i bk8: 2288a 5507686i bk9: 3086a 5501720i bk10: 1678a 5513827i bk11: 2232a 5510004i bk12: 1636a 5514840i bk13: 2214a 5511214i bk14: 1428a 5517525i bk15: 1940a 5514730i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.017997 
total_CMD = 5527657 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 5307320 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 5527657 
n_nop = 5473199 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.000859 
CoL_Bus_Util = 0.008999 
Either_Row_CoL_Bus_Util = 0.009852 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000551 
queue_avg = 0.076225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0762251
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5527657 n_nop=5468015 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.02003
n_activity=297925 dram_eff=0.3716
bk0: 2458a 5508595i bk1: 2724a 5506730i bk2: 2112a 5511334i bk3: 2296a 5509567i bk4: 2546a 5507013i bk5: 2836a 5505534i bk6: 2486a 5508040i bk7: 2628a 5505474i bk8: 2968a 5501693i bk9: 3104a 5501878i bk10: 2152a 5510115i bk11: 2232a 5510054i bk12: 2008a 5511351i bk13: 2240a 5510745i bk14: 1796a 5515371i bk15: 1952a 5514097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.020030 
total_CMD = 5527657 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 5288840 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 5527657 
n_nop = 5468015 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.000778 
CoL_Bus_Util = 0.010015 
Either_Row_CoL_Bus_Util = 0.010790 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000285 
queue_avg = 0.094846 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0948456

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158622, Miss = 16148, Miss_rate = 0.102, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 182846, Miss = 19960, Miss_rate = 0.109, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 172096, Miss = 18936, Miss_rate = 0.110, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 192518, Miss = 20200, Miss_rate = 0.105, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 180876, Miss = 20152, Miss_rate = 0.111, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 159100, Miss = 16034, Miss_rate = 0.101, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 190458, Miss = 20364, Miss_rate = 0.107, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 174064, Miss = 18838, Miss_rate = 0.108, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 156748, Miss = 16026, Miss_rate = 0.102, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 181590, Miss = 19908, Miss_rate = 0.110, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 172896, Miss = 18828, Miss_rate = 0.109, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 189748, Miss = 20012, Miss_rate = 0.105, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 2111562
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1067
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1350339
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 352906
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 99804
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1643812
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 356520
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 111200
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.084
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=2111562
icnt_total_pkts_simt_to_mem=795288
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.0533
	minimum = 5
	maximum = 11
Network latency average = 5.0533
	minimum = 5
	maximum = 11
Slowest packet = 2722816
Flit latency average = 5.01626
	minimum = 5
	maximum = 11
Slowest flit = 2900828
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0083844
	minimum = 0 (at node 7)
	maximum = 0.0249922 (at node 25)
Accepted packet rate average = 0.0083844
	minimum = 0 (at node 7)
	maximum = 0.0221717 (at node 0)
Injected flit rate average = 0.00874421
	minimum = 0 (at node 7)
	maximum = 0.0249922 (at node 25)
Accepted flit rate average= 0.00874421
	minimum = 0 (at node 7)
	maximum = 0.0221717 (at node 0)
Injected packet length average = 1.04291
Accepted packet length average = 1.04291
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.4003 (71 samples)
	minimum = 5 (71 samples)
	maximum = 238.732 (71 samples)
Network latency average = 21.9436 (71 samples)
	minimum = 5 (71 samples)
	maximum = 235.732 (71 samples)
Flit latency average = 21.0289 (71 samples)
	minimum = 5 (71 samples)
	maximum = 235.183 (71 samples)
Fragmentation average = 0.00283054 (71 samples)
	minimum = 0 (71 samples)
	maximum = 58.493 (71 samples)
Injected packet rate average = 0.0688433 (71 samples)
	minimum = 0.0228609 (71 samples)
	maximum = 0.189816 (71 samples)
Accepted packet rate average = 0.0688433 (71 samples)
	minimum = 0.0223314 (71 samples)
	maximum = 0.10872 (71 samples)
Injected flit rate average = 0.0732947 (71 samples)
	minimum = 0.0296206 (71 samples)
	maximum = 0.190001 (71 samples)
Accepted flit rate average = 0.0732947 (71 samples)
	minimum = 0.0297703 (71 samples)
	maximum = 0.10872 (71 samples)
Injected packet size average = 1.06466 (71 samples)
Accepted packet size average = 1.06466 (71 samples)
Hops average = 1 (71 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 31 sec (571 sec)
gpgpu_simulation_rate = 442757 (inst/sec)
gpgpu_simulation_rate = 3143 (cycle/sec)
gpgpu_silicon_slowdown = 95450x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 8 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 72 '_Z12lud_internalPfii'
Destroy streams for kernel 72: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 72 
gpu_sim_cycle = 4673
gpu_sim_insn = 1523712
gpu_ipc =     326.0672
gpu_tot_sim_cycle = 1799425
gpu_tot_sim_insn = 254338368
gpu_tot_ipc =     141.3442
gpu_tot_issued_cta = 10768
gpu_occupancy = 61.3706% 
gpu_tot_occupancy = 31.4836% 
max_total_param_size = 0
gpu_stall_dramfull = 208372
gpu_stall_icnt2sh    = 396912
partiton_level_parallism =       0.8038
partiton_level_parallism_total  =       0.3450
partiton_level_parallism_util =       1.7413
partiton_level_parallism_util_total  =       1.7532
L2_BW  =      26.6573 GB/Sec
L2_BW_total  =      11.3345 GB/Sec
gpu_total_sim_rate=443098

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4189384
	L1I_total_cache_misses = 74407
	L1I_total_cache_miss_rate = 0.0178
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33484
L1D_cache:
	L1D_cache_core[0]: Access = 46877, Miss = 28787, Miss_rate = 0.614, Pending_hits = 2799, Reservation_fails = 18652
	L1D_cache_core[1]: Access = 46558, Miss = 28324, Miss_rate = 0.608, Pending_hits = 3036, Reservation_fails = 23043
	L1D_cache_core[2]: Access = 46110, Miss = 27933, Miss_rate = 0.606, Pending_hits = 3196, Reservation_fails = 23438
	L1D_cache_core[3]: Access = 46238, Miss = 27993, Miss_rate = 0.605, Pending_hits = 3087, Reservation_fails = 20077
	L1D_cache_core[4]: Access = 46366, Miss = 28066, Miss_rate = 0.605, Pending_hits = 3142, Reservation_fails = 20671
	L1D_cache_core[5]: Access = 46703, Miss = 28596, Miss_rate = 0.612, Pending_hits = 2862, Reservation_fails = 19573
	L1D_cache_core[6]: Access = 46655, Miss = 28197, Miss_rate = 0.604, Pending_hits = 2956, Reservation_fails = 19961
	L1D_cache_core[7]: Access = 46467, Miss = 28146, Miss_rate = 0.606, Pending_hits = 3093, Reservation_fails = 21881
	L1D_cache_core[8]: Access = 47091, Miss = 29106, Miss_rate = 0.618, Pending_hits = 2891, Reservation_fails = 21764
	L1D_cache_core[9]: Access = 45795, Miss = 28116, Miss_rate = 0.614, Pending_hits = 3025, Reservation_fails = 24610
	L1D_cache_core[10]: Access = 45728, Miss = 27976, Miss_rate = 0.612, Pending_hits = 3127, Reservation_fails = 23255
	L1D_cache_core[11]: Access = 46527, Miss = 28142, Miss_rate = 0.605, Pending_hits = 2891, Reservation_fails = 20868
	L1D_cache_core[12]: Access = 46271, Miss = 28411, Miss_rate = 0.614, Pending_hits = 2960, Reservation_fails = 19328
	L1D_cache_core[13]: Access = 46013, Miss = 27638, Miss_rate = 0.601, Pending_hits = 3253, Reservation_fails = 18973
	L1D_cache_core[14]: Access = 45981, Miss = 28425, Miss_rate = 0.618, Pending_hits = 3087, Reservation_fails = 23203
	L1D_total_cache_accesses = 695380
	L1D_total_cache_misses = 423856
	L1D_total_cache_miss_rate = 0.6095
	L1D_total_cache_pending_hits = 45405
	L1D_total_cache_reservation_fails = 319297
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 250980
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57062
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45393
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 413641
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 319177
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 250890
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 169057
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10215
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4114977
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 74407
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33484
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 516096
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 250980
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 179284
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4189384

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 235587
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 126
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 83464
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 120
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33484
ctas_completed 10768, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
44265, 26844, 13578, 13578, 13578, 13578, 13578, 13578, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 
gpgpu_n_tot_thrd_icount = 264976896
gpgpu_n_tot_w_icount = 8280528
gpgpu_n_stall_shd_mem = 481988
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 413641
gpgpu_n_mem_write_global = 179284
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8257536
gpgpu_n_store_insn = 2868544
gpgpu_n_shmem_insn = 92535232
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7984128
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 116928
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36228
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 328832
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1694259	W0_Idle:13267171	W0_Scoreboard:10430172	W1:7584	W2:7104	W3:6624	W4:6144	W5:5664	W6:5184	W7:4704	W8:4224	W9:3744	W10:3264	W11:2784	W12:2304	W13:1824	W14:1344	W15:816	W16:559236	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7657980
single_issue_nums: WS0:4295046	WS1:3985482	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3309128 {8:413641,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12908448 {72:179284,}
traffic_breakdown_coretomem[INST_ACC_R] = 222752 {8:27844,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66182560 {40:1654564,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2868544 {8:358568,}
traffic_breakdown_memtocore[INST_ACC_R] = 4455040 {40:111376,}
maxmflatency = 1588 
max_icnt2mem_latency = 1696 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 278 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 67 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1172508 	664350 	160490 	15814 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	26478 	1097 	199 	514482 	29761 	30732 	13486 	3344 	1205 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	209559 	237169 	236272 	306295 	781184 	242595 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1457 	392 	47 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       7905      5631      7808      6261      6535      4893      6964      5313      6204      4692      7386      5814      7087      5090      7255      6131
dram[1]:       6307      6151      6643      6988      5735      5783      6085      6182      4880      5127      5431      6074      5082      4970      5901      6171
dram[2]:       5797      7441      6368      8143      4921      6220      5166      7160      4636      6016      5813      7530      5237      6968      6011      7424
dram[3]:       6073      5992      6437      6625      5558      5252      6003      6025      5104      4722      5915      5559      4884      5053      5940      5841
dram[4]:       8081      5581      7765      6393      6379      4821      6649      5361      6014      4492      7074      6089      7162      4660      7531      6177
dram[5]:       6144      6447      6440      7214      5459      5900      5821      6357      4816      5138      5572      6337      5331      5164      6015      6480
maximum mf latency per bank:
dram[0]:       1306      1299      1094      1323      1088      1307      1216       904      1392       872      1482       869      1495      1128      1499      1247
dram[1]:       1252       881      1291      1338      1193      1389      1287      1459      1282      1480      1292      1488      1175       931      1191       927
dram[2]:       1288      1319      1377      1166      1382       996       929      1176       989      1332       943      1493      1100      1490      1227      1499
dram[3]:        859      1275      1364      1363      1431      1333      1584      1368      1588      1345      1585      1347       834      1082       824      1058
dram[4]:       1234      1214      1176      1263      1044      1271      1169       952      1314       891      1447       899      1457      1164      1441      1177
dram[5]:       1317       938      1343      1208      1308      1321      1381      1346      1387      1509      1389      1555      1078       961      1063       963
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5542047 n_nop=5487317 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.01803
n_activity=281418 dram_eff=0.3551
bk0: 2066a 5526663i bk1: 2748a 5522496i bk2: 1836a 5527852i bk3: 2280a 5525978i bk4: 2180a 5524093i bk5: 2796a 5520548i bk6: 2086a 5524165i bk7: 2644a 5520971i bk8: 2304a 5521900i bk9: 3084a 5517253i bk10: 1720a 5526952i bk11: 2232a 5524701i bk12: 1628a 5529025i bk13: 2216a 5525726i bk14: 1446a 5532125i bk15: 1944a 5529529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.018032 
total_CMD = 5542047 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 5319785 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 5542047 
n_nop = 5487317 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.000863 
CoL_Bus_Util = 0.009016 
Either_Row_CoL_Bus_Util = 0.009875 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000402 
queue_avg = 0.075853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0758532
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5542047 n_nop=5481864 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.02013
n_activity=301921 dram_eff=0.3695
bk0: 2458a 5523512i bk1: 2840a 5520548i bk2: 2116a 5525551i bk3: 2296a 5524395i bk4: 2542a 5521838i bk5: 2864a 5520000i bk6: 2494a 5522721i bk7: 2624a 5520646i bk8: 2986a 5515841i bk9: 3128a 5516310i bk10: 2222a 5523164i bk11: 2232a 5524047i bk12: 2014a 5525742i bk13: 2264a 5523966i bk14: 1820a 5529159i bk15: 1952a 5528657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.020132 
total_CMD = 5542047 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 5300016 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 5542047 
n_nop = 5481864 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.000797 
CoL_Bus_Util = 0.010066 
Either_Row_CoL_Bus_Util = 0.010859 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000332 
queue_avg = 0.093856 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0938561
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5542047 n_nop=5487187 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.01806
n_activity=281796 dram_eff=0.3552
bk0: 2778a 5521932i bk1: 2074a 5526155i bk2: 2296a 5525296i bk3: 1812a 5527972i bk4: 2802a 5519892i bk5: 2182a 5523939i bk6: 2668a 5521938i bk7: 2068a 5523699i bk8: 3086a 5516357i bk9: 2310a 5521362i bk10: 2320a 5523865i bk11: 1634a 5527620i bk12: 2222a 5525322i bk13: 1634a 5529361i bk14: 1972a 5529388i bk15: 1410a 5532632i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.018062 
total_CMD = 5542047 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 5318946 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 5542047 
n_nop = 5487187 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.000875 
CoL_Bus_Util = 0.009031 
Either_Row_CoL_Bus_Util = 0.009899 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000711 
queue_avg = 0.077996 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0779963
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5542047 n_nop=5481810 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.02015
n_activity=302088 dram_eff=0.3697
bk0: 2836a 5520958i bk1: 2480a 5523612i bk2: 2320a 5524212i bk3: 2092a 5525527i bk4: 2860a 5518930i bk5: 2562a 5520811i bk6: 2652a 5520954i bk7: 2464a 5522280i bk8: 3128a 5515764i bk9: 2998a 5515716i bk10: 2320a 5523471i bk11: 2136a 5523858i bk12: 2264a 5524967i bk13: 2012a 5525624i bk14: 1984a 5528106i bk15: 1782a 5529326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.020151 
total_CMD = 5542047 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 5299998 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 5542047 
n_nop = 5481810 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.000796 
CoL_Bus_Util = 0.010076 
Either_Row_CoL_Bus_Util = 0.010869 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000282 
queue_avg = 0.097035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0970347
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5542047 n_nop=5487589 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.01795
n_activity=279186 dram_eff=0.3563
bk0: 2044a 5526673i bk1: 2722a 5522647i bk2: 1832a 5527810i bk3: 2272a 5525955i bk4: 2148a 5524348i bk5: 2794a 5520922i bk6: 2080a 5524600i bk7: 2640a 5522164i bk8: 2288a 5522076i bk9: 3086a 5516110i bk10: 1678a 5528217i bk11: 2232a 5524394i bk12: 1636a 5529230i bk13: 2214a 5525604i bk14: 1428a 5531915i bk15: 1940a 5529120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.017951 
total_CMD = 5542047 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 5321710 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 5542047 
n_nop = 5487589 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.000856 
CoL_Bus_Util = 0.008975 
Either_Row_CoL_Bus_Util = 0.009826 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000551 
queue_avg = 0.076027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0760271
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5542047 n_nop=5482405 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.01998
n_activity=297925 dram_eff=0.3716
bk0: 2458a 5522985i bk1: 2724a 5521120i bk2: 2112a 5525724i bk3: 2296a 5523957i bk4: 2546a 5521403i bk5: 2836a 5519924i bk6: 2486a 5522430i bk7: 2628a 5519864i bk8: 2968a 5516083i bk9: 3104a 5516268i bk10: 2152a 5524505i bk11: 2232a 5524444i bk12: 2008a 5525741i bk13: 2240a 5525135i bk14: 1796a 5529761i bk15: 1952a 5528487i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.019978 
total_CMD = 5542047 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 5303230 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 5542047 
n_nop = 5482405 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.000776 
CoL_Bus_Util = 0.009989 
Either_Row_CoL_Bus_Util = 0.010762 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000285 
queue_avg = 0.094599 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0945993

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158622, Miss = 16148, Miss_rate = 0.102, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 184278, Miss = 19960, Miss_rate = 0.108, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 173472, Miss = 18936, Miss_rate = 0.109, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 193954, Miss = 20200, Miss_rate = 0.104, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 182308, Miss = 20152, Miss_rate = 0.111, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 159168, Miss = 16034, Miss_rate = 0.101, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 191890, Miss = 20364, Miss_rate = 0.106, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 175476, Miss = 18838, Miss_rate = 0.107, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 156748, Miss = 16026, Miss_rate = 0.102, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 183114, Miss = 19908, Miss_rate = 0.109, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 174272, Miss = 18828, Miss_rate = 0.108, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 191236, Miss = 20012, Miss_rate = 0.105, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 2124538
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1061
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1361091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 354954
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 99980
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1654564
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 358568
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 111376
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.084
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=2124538
icnt_total_pkts_simt_to_mem=800068
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 65.9751
	minimum = 5
	maximum = 1105
Network latency average = 61.0524
	minimum = 5
	maximum = 1105
Slowest packet = 2733843
Flit latency average = 57.775
	minimum = 5
	maximum = 1105
Slowest flit = 2912103
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.132614
	minimum = 0 (at node 15)
	maximum = 0.326129 (at node 24)
Accepted packet rate average = 0.132614
	minimum = 0 (at node 15)
	maximum = 0.212283 (at node 7)
Injected flit rate average = 0.14073
	minimum = 0 (at node 15)
	maximum = 0.326129 (at node 24)
Accepted flit rate average= 0.14073
	minimum = 0 (at node 15)
	maximum = 0.212283 (at node 7)
Injected packet length average = 1.0612
Accepted packet length average = 1.0612
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.9917 (72 samples)
	minimum = 5 (72 samples)
	maximum = 250.764 (72 samples)
Network latency average = 22.4868 (72 samples)
	minimum = 5 (72 samples)
	maximum = 247.806 (72 samples)
Flit latency average = 21.5392 (72 samples)
	minimum = 5 (72 samples)
	maximum = 247.264 (72 samples)
Fragmentation average = 0.00279123 (72 samples)
	minimum = 0 (72 samples)
	maximum = 57.6806 (72 samples)
Injected packet rate average = 0.069729 (72 samples)
	minimum = 0.0225434 (72 samples)
	maximum = 0.191709 (72 samples)
Accepted packet rate average = 0.069729 (72 samples)
	minimum = 0.0220212 (72 samples)
	maximum = 0.110159 (72 samples)
Injected flit rate average = 0.0742313 (72 samples)
	minimum = 0.0292092 (72 samples)
	maximum = 0.191891 (72 samples)
Accepted flit rate average = 0.0742313 (72 samples)
	minimum = 0.0293569 (72 samples)
	maximum = 0.110159 (72 samples)
Injected packet size average = 1.06457 (72 samples)
Accepted packet size average = 1.06457 (72 samples)
Hops average = 1 (72 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 34 sec (574 sec)
gpgpu_simulation_rate = 443098 (inst/sec)
gpgpu_simulation_rate = 3134 (cycle/sec)
gpgpu_silicon_slowdown = 95724x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a30717d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 73 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 73: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 73 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 1825880
gpu_tot_sim_insn = 254358248
gpu_tot_ipc =     139.3072
gpu_tot_issued_cta = 10769
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 31.4375% 
max_total_param_size = 0
gpu_stall_dramfull = 208372
gpu_stall_icnt2sh    = 396912
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3400
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7531
L2_BW  =       0.0515 GB/Sec
L2_BW_total  =      11.1710 GB/Sec
gpu_total_sim_rate=441594

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4191056
	L1I_total_cache_misses = 74419
	L1I_total_cache_miss_rate = 0.0178
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33484
L1D_cache:
	L1D_cache_core[0]: Access = 46877, Miss = 28787, Miss_rate = 0.614, Pending_hits = 2799, Reservation_fails = 18652
	L1D_cache_core[1]: Access = 46558, Miss = 28324, Miss_rate = 0.608, Pending_hits = 3036, Reservation_fails = 23043
	L1D_cache_core[2]: Access = 46110, Miss = 27933, Miss_rate = 0.606, Pending_hits = 3196, Reservation_fails = 23438
	L1D_cache_core[3]: Access = 46238, Miss = 27993, Miss_rate = 0.605, Pending_hits = 3087, Reservation_fails = 20077
	L1D_cache_core[4]: Access = 46366, Miss = 28066, Miss_rate = 0.605, Pending_hits = 3142, Reservation_fails = 20671
	L1D_cache_core[5]: Access = 46703, Miss = 28596, Miss_rate = 0.612, Pending_hits = 2862, Reservation_fails = 19573
	L1D_cache_core[6]: Access = 46655, Miss = 28197, Miss_rate = 0.604, Pending_hits = 2956, Reservation_fails = 19961
	L1D_cache_core[7]: Access = 46467, Miss = 28146, Miss_rate = 0.606, Pending_hits = 3093, Reservation_fails = 21881
	L1D_cache_core[8]: Access = 47091, Miss = 29106, Miss_rate = 0.618, Pending_hits = 2891, Reservation_fails = 21764
	L1D_cache_core[9]: Access = 45795, Miss = 28116, Miss_rate = 0.614, Pending_hits = 3025, Reservation_fails = 24610
	L1D_cache_core[10]: Access = 45728, Miss = 27976, Miss_rate = 0.612, Pending_hits = 3127, Reservation_fails = 23255
	L1D_cache_core[11]: Access = 46558, Miss = 28158, Miss_rate = 0.605, Pending_hits = 2891, Reservation_fails = 20868
	L1D_cache_core[12]: Access = 46271, Miss = 28411, Miss_rate = 0.614, Pending_hits = 2960, Reservation_fails = 19328
	L1D_cache_core[13]: Access = 46013, Miss = 27638, Miss_rate = 0.601, Pending_hits = 3253, Reservation_fails = 18973
	L1D_cache_core[14]: Access = 45981, Miss = 28425, Miss_rate = 0.618, Pending_hits = 3087, Reservation_fails = 23203
	L1D_total_cache_accesses = 695411
	L1D_total_cache_misses = 423872
	L1D_total_cache_miss_rate = 0.6095
	L1D_total_cache_pending_hits = 45405
	L1D_total_cache_reservation_fails = 319297
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 250986
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57062
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45393
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 413657
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 319177
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 250896
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 169072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10215
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4116637
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 74419
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33484
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 516112
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 250986
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 179299
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4191056

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 235587
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 126
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 83464
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 120
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33484
ctas_completed 10769, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
44265, 26844, 13578, 13578, 13578, 13578, 13578, 13578, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 
gpgpu_n_tot_thrd_icount = 265071264
gpgpu_n_tot_w_icount = 8283477
gpgpu_n_stall_shd_mem = 482492
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 413657
gpgpu_n_mem_write_global = 179299
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8257792
gpgpu_n_store_insn = 2868784
gpgpu_n_shmem_insn = 92539928
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7984224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 117432
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36228
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 328832
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1694259	W0_Idle:13297360	W0_Scoreboard:10449942	W1:7900	W2:7400	W3:6900	W4:6400	W5:5900	W6:5400	W7:4900	W8:4400	W9:3900	W10:3400	W11:2900	W12:2400	W13:1900	W14:1400	W15:850	W16:559547	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7657980
single_issue_nums: WS0:4297995	WS1:3985482	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3309256 {8:413657,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12909528 {72:179299,}
traffic_breakdown_coretomem[INST_ACC_R] = 222848 {8:27856,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66185120 {40:1654628,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2868784 {8:358598,}
traffic_breakdown_memtocore[INST_ACC_R] = 4456960 {40:111424,}
maxmflatency = 1588 
max_icnt2mem_latency = 1696 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 278 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 67 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1172602 	664350 	160490 	15814 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	26490 	1097 	199 	514513 	29761 	30732 	13486 	3344 	1205 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	209653 	237169 	236272 	306295 	781184 	242595 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1467 	392 	47 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       7905      5635      7808      6261      6535      4893      6964      5313      6204      4692      7386      5814      7087      5090      7255      6131
dram[1]:       6307      6151      6643      6988      5735      5783      6085      6182      4880      5127      5431      6074      5082      4970      5901      6171
dram[2]:       5800      7441      6368      8143      4921      6220      5166      7160      4636      6016      5813      7530      5237      6968      6011      7424
dram[3]:       6073      5992      6437      6625      5558      5252      6003      6025      5104      4722      5915      5559      4884      5053      5940      5841
dram[4]:       8081      5585      7765      6393      6379      4821      6649      5361      6014      4492      7074      6089      7162      4660      7531      6177
dram[5]:       6144      6447      6440      7214      5459      5900      5821      6357      4816      5138      5572      6337      5331      5164      6015      6480
maximum mf latency per bank:
dram[0]:       1306      1299      1094      1323      1088      1307      1216       904      1392       872      1482       869      1495      1128      1499      1247
dram[1]:       1252       881      1291      1338      1193      1389      1287      1459      1282      1480      1292      1488      1175       931      1191       927
dram[2]:       1288      1319      1377      1166      1382       996       929      1176       989      1332       943      1493      1100      1490      1227      1499
dram[3]:        859      1275      1364      1363      1431      1333      1584      1368      1588      1345      1585      1347       834      1082       824      1058
dram[4]:       1234      1214      1176      1263      1044      1271      1169       952      1314       891      1447       899      1457      1164      1441      1177
dram[5]:       1317       938      1343      1208      1308      1321      1381      1346      1387      1509      1389      1555      1078       961      1063       963
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5623526 n_nop=5568796 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.01777
n_activity=281418 dram_eff=0.3551
bk0: 2066a 5608142i bk1: 2748a 5603975i bk2: 1836a 5609331i bk3: 2280a 5607457i bk4: 2180a 5605572i bk5: 2796a 5602027i bk6: 2086a 5605644i bk7: 2644a 5602450i bk8: 2304a 5603379i bk9: 3084a 5598732i bk10: 1720a 5608431i bk11: 2232a 5606180i bk12: 1628a 5610504i bk13: 2216a 5607205i bk14: 1446a 5613604i bk15: 1944a 5611008i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.017771 
total_CMD = 5623526 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 5401264 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 5623526 
n_nop = 5568796 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.000851 
CoL_Bus_Util = 0.008886 
Either_Row_CoL_Bus_Util = 0.009732 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000402 
queue_avg = 0.074754 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0747542
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5623526 n_nop=5563343 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.01984
n_activity=301921 dram_eff=0.3695
bk0: 2458a 5604991i bk1: 2840a 5602027i bk2: 2116a 5607030i bk3: 2296a 5605874i bk4: 2542a 5603317i bk5: 2864a 5601479i bk6: 2494a 5604200i bk7: 2624a 5602125i bk8: 2986a 5597320i bk9: 3128a 5597789i bk10: 2222a 5604643i bk11: 2232a 5605526i bk12: 2014a 5607221i bk13: 2264a 5605445i bk14: 1820a 5610638i bk15: 1952a 5610136i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.019840 
total_CMD = 5623526 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 5381495 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 5623526 
n_nop = 5563343 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.000786 
CoL_Bus_Util = 0.009920 
Either_Row_CoL_Bus_Util = 0.010702 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000332 
queue_avg = 0.092496 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0924962
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5623526 n_nop=5568666 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.0178
n_activity=281796 dram_eff=0.3552
bk0: 2778a 5603411i bk1: 2074a 5607634i bk2: 2296a 5606775i bk3: 1812a 5609451i bk4: 2802a 5601371i bk5: 2182a 5605418i bk6: 2668a 5603417i bk7: 2068a 5605178i bk8: 3086a 5597836i bk9: 2310a 5602841i bk10: 2320a 5605344i bk11: 1634a 5609099i bk12: 2222a 5606801i bk13: 1634a 5610840i bk14: 1972a 5610867i bk15: 1410a 5614111i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.017800 
total_CMD = 5623526 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 5400425 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 5623526 
n_nop = 5568666 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.000862 
CoL_Bus_Util = 0.008900 
Either_Row_CoL_Bus_Util = 0.009755 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000711 
queue_avg = 0.076866 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0768662
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5623526 n_nop=5563289 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.01986
n_activity=302088 dram_eff=0.3697
bk0: 2836a 5602437i bk1: 2480a 5605091i bk2: 2320a 5605691i bk3: 2092a 5607006i bk4: 2860a 5600409i bk5: 2562a 5602290i bk6: 2652a 5602433i bk7: 2464a 5603759i bk8: 3128a 5597243i bk9: 2998a 5597195i bk10: 2320a 5604950i bk11: 2136a 5605337i bk12: 2264a 5606446i bk13: 2012a 5607103i bk14: 1984a 5609585i bk15: 1782a 5610805i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.019859 
total_CMD = 5623526 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 5381477 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 5623526 
n_nop = 5563289 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.000785 
CoL_Bus_Util = 0.009930 
Either_Row_CoL_Bus_Util = 0.010712 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000282 
queue_avg = 0.095629 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0956288
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5623526 n_nop=5569068 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.01769
n_activity=279186 dram_eff=0.3563
bk0: 2044a 5608152i bk1: 2722a 5604126i bk2: 1832a 5609289i bk3: 2272a 5607434i bk4: 2148a 5605827i bk5: 2794a 5602401i bk6: 2080a 5606079i bk7: 2640a 5603643i bk8: 2288a 5603555i bk9: 3086a 5597589i bk10: 1678a 5609696i bk11: 2232a 5605873i bk12: 1636a 5610709i bk13: 2214a 5607083i bk14: 1428a 5613394i bk15: 1940a 5610599i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.017691 
total_CMD = 5623526 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 5403189 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 5623526 
n_nop = 5569068 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.000844 
CoL_Bus_Util = 0.008845 
Either_Row_CoL_Bus_Util = 0.009684 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000551 
queue_avg = 0.074926 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0749256
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5623526 n_nop=5563884 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.01969
n_activity=297925 dram_eff=0.3716
bk0: 2458a 5604464i bk1: 2724a 5602599i bk2: 2112a 5607203i bk3: 2296a 5605436i bk4: 2546a 5602882i bk5: 2836a 5601403i bk6: 2486a 5603909i bk7: 2628a 5601343i bk8: 2968a 5597562i bk9: 3104a 5597747i bk10: 2152a 5605984i bk11: 2232a 5605923i bk12: 2008a 5607220i bk13: 2240a 5606614i bk14: 1796a 5611240i bk15: 1952a 5609966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.019688 
total_CMD = 5623526 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 5384709 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 5623526 
n_nop = 5563884 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.000765 
CoL_Bus_Util = 0.009844 
Either_Row_CoL_Bus_Util = 0.010606 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000285 
queue_avg = 0.093229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0932287

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158630, Miss = 16148, Miss_rate = 0.102, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 184312, Miss = 19960, Miss_rate = 0.108, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 173480, Miss = 18936, Miss_rate = 0.109, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 193954, Miss = 20200, Miss_rate = 0.104, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 182346, Miss = 20152, Miss_rate = 0.111, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 159168, Miss = 16034, Miss_rate = 0.101, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 191898, Miss = 20364, Miss_rate = 0.106, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 175476, Miss = 18838, Miss_rate = 0.107, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 156756, Miss = 16026, Miss_rate = 0.102, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 183144, Miss = 19908, Miss_rate = 0.109, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 174280, Miss = 18828, Miss_rate = 0.108, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 191236, Miss = 20012, Miss_rate = 0.105, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 2124680
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1061
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1361155
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 354984
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 100028
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1654628
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 358598
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 111424
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.083
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=2124680
icnt_total_pkts_simt_to_mem=800126
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2745458
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2924606
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 11)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 11)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 11)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 11)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.7356 (73 samples)
	minimum = 5 (73 samples)
	maximum = 247.493 (73 samples)
Network latency average = 22.2483 (73 samples)
	minimum = 5 (73 samples)
	maximum = 244.493 (73 samples)
Flit latency average = 21.3127 (73 samples)
	minimum = 5 (73 samples)
	maximum = 243.945 (73 samples)
Fragmentation average = 0.00275299 (73 samples)
	minimum = 0 (73 samples)
	maximum = 56.8904 (73 samples)
Injected packet rate average = 0.0687774 (73 samples)
	minimum = 0.0222345 (73 samples)
	maximum = 0.189106 (73 samples)
Accepted packet rate average = 0.0687774 (73 samples)
	minimum = 0.0217196 (73 samples)
	maximum = 0.108723 (73 samples)
Injected flit rate average = 0.0732183 (73 samples)
	minimum = 0.0288091 (73 samples)
	maximum = 0.189293 (73 samples)
Accepted flit rate average = 0.0732183 (73 samples)
	minimum = 0.0289547 (73 samples)
	maximum = 0.108723 (73 samples)
Injected packet size average = 1.06457 (73 samples)
Accepted packet size average = 1.06457 (73 samples)
Hops average = 1 (73 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 36 sec (576 sec)
gpgpu_simulation_rate = 441594 (inst/sec)
gpgpu_simulation_rate = 3169 (cycle/sec)
gpgpu_silicon_slowdown = 94667x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (7,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 74 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 13 bind to kernel 74 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 74 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 74 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 74 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 74 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 74 '_Z13lud_perimeterPfii'
Destroy streams for kernel 74: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 74 
gpu_sim_cycle = 25525
gpu_sim_insn = 137760
gpu_ipc =       5.3971
gpu_tot_sim_cycle = 1851405
gpu_tot_sim_insn = 254496008
gpu_tot_ipc =     137.4610
gpu_tot_issued_cta = 10776
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 31.1336% 
max_total_param_size = 0
gpu_stall_dramfull = 208372
gpu_stall_icnt2sh    = 396912
partiton_level_parallism =       0.0424
partiton_level_parallism_total  =       0.3359
partiton_level_parallism_util =       1.0093
partiton_level_parallism_util_total  =       1.7509
L2_BW  =       1.4645 GB/Sec
L2_BW_total  =      11.0372 GB/Sec
gpu_total_sim_rate=439544

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4195326
	L1I_total_cache_misses = 74964
	L1I_total_cache_miss_rate = 0.0179
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33484
L1D_cache:
	L1D_cache_core[0]: Access = 46956, Miss = 28835, Miss_rate = 0.614, Pending_hits = 2799, Reservation_fails = 18652
	L1D_cache_core[1]: Access = 46637, Miss = 28372, Miss_rate = 0.608, Pending_hits = 3036, Reservation_fails = 23043
	L1D_cache_core[2]: Access = 46189, Miss = 27981, Miss_rate = 0.606, Pending_hits = 3196, Reservation_fails = 23438
	L1D_cache_core[3]: Access = 46317, Miss = 28041, Miss_rate = 0.605, Pending_hits = 3087, Reservation_fails = 20077
	L1D_cache_core[4]: Access = 46366, Miss = 28066, Miss_rate = 0.605, Pending_hits = 3142, Reservation_fails = 20671
	L1D_cache_core[5]: Access = 46703, Miss = 28596, Miss_rate = 0.612, Pending_hits = 2862, Reservation_fails = 19573
	L1D_cache_core[6]: Access = 46655, Miss = 28197, Miss_rate = 0.604, Pending_hits = 2956, Reservation_fails = 19961
	L1D_cache_core[7]: Access = 46467, Miss = 28146, Miss_rate = 0.606, Pending_hits = 3093, Reservation_fails = 21881
	L1D_cache_core[8]: Access = 47091, Miss = 29106, Miss_rate = 0.618, Pending_hits = 2891, Reservation_fails = 21764
	L1D_cache_core[9]: Access = 45795, Miss = 28116, Miss_rate = 0.614, Pending_hits = 3025, Reservation_fails = 24610
	L1D_cache_core[10]: Access = 45728, Miss = 27976, Miss_rate = 0.612, Pending_hits = 3127, Reservation_fails = 23255
	L1D_cache_core[11]: Access = 46558, Miss = 28158, Miss_rate = 0.605, Pending_hits = 2891, Reservation_fails = 20868
	L1D_cache_core[12]: Access = 46350, Miss = 28443, Miss_rate = 0.614, Pending_hits = 2960, Reservation_fails = 19328
	L1D_cache_core[13]: Access = 46092, Miss = 27694, Miss_rate = 0.601, Pending_hits = 3253, Reservation_fails = 18973
	L1D_cache_core[14]: Access = 46060, Miss = 28473, Miss_rate = 0.618, Pending_hits = 3087, Reservation_fails = 23203
	L1D_total_cache_accesses = 695964
	L1D_total_cache_misses = 424200
	L1D_total_cache_miss_rate = 0.6095
	L1D_total_cache_pending_hits = 45405
	L1D_total_cache_reservation_fails = 319297
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 251049
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57078
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45393
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 413977
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 319177
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 250959
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 169281
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10223
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4120362
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 74964
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33484
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 516448
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 251049
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 179516
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4195326

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 235587
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 126
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 83464
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 120
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33484
ctas_completed 10776, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
45471, 26844, 13578, 13578, 13578, 13578, 13578, 13578, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 
gpgpu_n_tot_thrd_icount = 265341408
gpgpu_n_tot_w_icount = 8291919
gpgpu_n_stall_shd_mem = 484060
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 413977
gpgpu_n_mem_write_global = 179516
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8263168
gpgpu_n_store_insn = 2872256
gpgpu_n_shmem_insn = 92584504
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7985568
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 119000
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36228
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 328832
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1694616	W0_Idle:13555138	W0_Scoreboard:10536123	W1:7900	W2:7400	W3:6900	W4:6400	W5:5900	W6:5400	W7:4900	W8:4400	W9:3900	W10:3400	W11:2900	W12:2400	W13:1900	W14:1400	W15:850	W16:567800	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7658169
single_issue_nums: WS0:4306437	WS1:3985482	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3311816 {8:413977,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12925152 {72:179516,}
traffic_breakdown_coretomem[INST_ACC_R] = 227208 {8:28401,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66236320 {40:1655908,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2872256 {8:359032,}
traffic_breakdown_memtocore[INST_ACC_R] = 4544160 {40:113604,}
maxmflatency = 1588 
max_icnt2mem_latency = 1696 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 278 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 67 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1174316 	664350 	160490 	15814 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27030 	1102 	199 	515050 	29761 	30732 	13486 	3344 	1205 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	211367 	237169 	236272 	306295 	781184 	242595 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1498 	392 	47 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       7905      5667      7808      6267      6535      4898      6964      5319      6204      4697      7386      5816      7087      5090      7255      6131
dram[1]:       6307      6167      6643      6988      5735      5783      6085      6182      4880      5127      5431      6074      5082      4970      5901      6171
dram[2]:       5828      7441      6374      8143      4926      6220      5171      7160      4640      6016      5816      7530      5237      6968      6011      7424
dram[3]:       6087      5992      6437      6625      5558      5252      6003      6025      5104      4722      5915      5559      4884      5053      5940      5841
dram[4]:       8081      5612      7765      6399      6379      4826      6649      5366      6014      4497      7074      6090      7162      4660      7531      6177
dram[5]:       6144      6461      6440      7214      5459      5900      5821      6357      4816      5138      5572      6337      5331      5164      6015      6480
maximum mf latency per bank:
dram[0]:       1306      1299      1094      1323      1088      1307      1216       904      1392       872      1482       869      1495      1128      1499      1247
dram[1]:       1252       881      1291      1338      1193      1389      1287      1459      1282      1480      1292      1488      1175       931      1191       927
dram[2]:       1288      1319      1377      1166      1382       996       929      1176       989      1332       943      1493      1100      1490      1227      1499
dram[3]:        859      1275      1364      1363      1431      1333      1584      1368      1588      1345      1585      1347       834      1082       824      1058
dram[4]:       1234      1214      1176      1263      1044      1271      1169       952      1314       891      1447       899      1457      1164      1441      1177
dram[5]:       1317       938      1343      1208      1308      1321      1381      1346      1387      1509      1389      1555      1078       961      1063       963
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5702140 n_nop=5647410 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.01753
n_activity=281418 dram_eff=0.3551
bk0: 2066a 5686756i bk1: 2748a 5682589i bk2: 1836a 5687945i bk3: 2280a 5686071i bk4: 2180a 5684186i bk5: 2796a 5680641i bk6: 2086a 5684258i bk7: 2644a 5681064i bk8: 2304a 5681993i bk9: 3084a 5677346i bk10: 1720a 5687045i bk11: 2232a 5684794i bk12: 1628a 5689118i bk13: 2216a 5685819i bk14: 1446a 5692218i bk15: 1944a 5689622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.017526 
total_CMD = 5702140 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 5479878 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 5702140 
n_nop = 5647410 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.000839 
CoL_Bus_Util = 0.008763 
Either_Row_CoL_Bus_Util = 0.009598 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000402 
queue_avg = 0.073724 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0737235
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5702140 n_nop=5641957 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.01957
n_activity=301921 dram_eff=0.3695
bk0: 2458a 5683605i bk1: 2840a 5680641i bk2: 2116a 5685644i bk3: 2296a 5684488i bk4: 2542a 5681931i bk5: 2864a 5680093i bk6: 2494a 5682814i bk7: 2624a 5680739i bk8: 2986a 5675934i bk9: 3128a 5676403i bk10: 2222a 5683257i bk11: 2232a 5684140i bk12: 2014a 5685835i bk13: 2264a 5684059i bk14: 1820a 5689252i bk15: 1952a 5688750i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.019566 
total_CMD = 5702140 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 5460109 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 5702140 
n_nop = 5641957 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.000775 
CoL_Bus_Util = 0.009783 
Either_Row_CoL_Bus_Util = 0.010554 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000332 
queue_avg = 0.091221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.091221
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5702140 n_nop=5647280 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.01755
n_activity=281796 dram_eff=0.3552
bk0: 2778a 5682025i bk1: 2074a 5686248i bk2: 2296a 5685389i bk3: 1812a 5688065i bk4: 2802a 5679985i bk5: 2182a 5684032i bk6: 2668a 5682031i bk7: 2068a 5683792i bk8: 3086a 5676450i bk9: 2310a 5681455i bk10: 2320a 5683958i bk11: 1634a 5687713i bk12: 2222a 5685415i bk13: 1634a 5689454i bk14: 1972a 5689481i bk15: 1410a 5692725i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.017554 
total_CMD = 5702140 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 5479039 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 5702140 
n_nop = 5647280 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.000851 
CoL_Bus_Util = 0.008777 
Either_Row_CoL_Bus_Util = 0.009621 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000711 
queue_avg = 0.075806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0758065
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5702140 n_nop=5641903 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.01959
n_activity=302088 dram_eff=0.3697
bk0: 2836a 5681051i bk1: 2480a 5683705i bk2: 2320a 5684305i bk3: 2092a 5685620i bk4: 2860a 5679023i bk5: 2562a 5680904i bk6: 2652a 5681047i bk7: 2464a 5682373i bk8: 3128a 5675857i bk9: 2998a 5675809i bk10: 2320a 5683564i bk11: 2136a 5683951i bk12: 2264a 5685060i bk13: 2012a 5685717i bk14: 1984a 5688199i bk15: 1782a 5689419i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.019586 
total_CMD = 5702140 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 5460091 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 5702140 
n_nop = 5641903 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.000774 
CoL_Bus_Util = 0.009793 
Either_Row_CoL_Bus_Util = 0.010564 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000282 
queue_avg = 0.094310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0943104
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5702140 n_nop=5647682 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.01745
n_activity=279186 dram_eff=0.3563
bk0: 2044a 5686766i bk1: 2722a 5682740i bk2: 1832a 5687903i bk3: 2272a 5686048i bk4: 2148a 5684441i bk5: 2794a 5681015i bk6: 2080a 5684693i bk7: 2640a 5682257i bk8: 2288a 5682169i bk9: 3086a 5676203i bk10: 1678a 5688310i bk11: 2232a 5684487i bk12: 1636a 5689323i bk13: 2214a 5685697i bk14: 1428a 5692008i bk15: 1940a 5689213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.017447 
total_CMD = 5702140 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 5481803 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 5702140 
n_nop = 5647682 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.000832 
CoL_Bus_Util = 0.008723 
Either_Row_CoL_Bus_Util = 0.009550 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000551 
queue_avg = 0.073893 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0738926
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5702140 n_nop=5642498 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.01942
n_activity=297925 dram_eff=0.3716
bk0: 2458a 5683078i bk1: 2724a 5681213i bk2: 2112a 5685817i bk3: 2296a 5684050i bk4: 2546a 5681496i bk5: 2836a 5680017i bk6: 2486a 5682523i bk7: 2628a 5679957i bk8: 2968a 5676176i bk9: 3104a 5676361i bk10: 2152a 5684598i bk11: 2232a 5684537i bk12: 2008a 5685834i bk13: 2240a 5685228i bk14: 1796a 5689854i bk15: 1952a 5688580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.019417 
total_CMD = 5702140 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 5463323 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 5702140 
n_nop = 5642498 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.000754 
CoL_Bus_Util = 0.009708 
Either_Row_CoL_Bus_Util = 0.010460 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000285 
queue_avg = 0.091943 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0919434

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158826, Miss = 16148, Miss_rate = 0.102, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 185004, Miss = 19960, Miss_rate = 0.108, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 173648, Miss = 18936, Miss_rate = 0.109, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 194314, Miss = 20200, Miss_rate = 0.104, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 182952, Miss = 20152, Miss_rate = 0.110, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 159336, Miss = 16034, Miss_rate = 0.101, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 192186, Miss = 20364, Miss_rate = 0.106, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 175644, Miss = 18838, Miss_rate = 0.107, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 156924, Miss = 16026, Miss_rate = 0.102, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 183744, Miss = 19908, Miss_rate = 0.108, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 174472, Miss = 18828, Miss_rate = 0.108, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 191524, Miss = 20012, Miss_rate = 0.104, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 2128574
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1059
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1362435
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 355418
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 102208
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1655908
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 359032
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 113604
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.082
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=2128574
icnt_total_pkts_simt_to_mem=801425
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04662
	minimum = 5
	maximum = 10
Network latency average = 5.04662
	minimum = 5
	maximum = 10
Slowest packet = 2745510
Flit latency average = 5.00289
	minimum = 5
	maximum = 10
Slowest flit = 2924809
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00722023
	minimum = 0 (at node 4)
	maximum = 0.0271107 (at node 16)
Accepted packet rate average = 0.00722023
	minimum = 0 (at node 4)
	maximum = 0.0221743 (at node 0)
Injected flit rate average = 0.0075351
	minimum = 0 (at node 4)
	maximum = 0.0271107 (at node 16)
Accepted flit rate average= 0.0075351
	minimum = 0 (at node 4)
	maximum = 0.0221743 (at node 0)
Injected packet length average = 1.04361
Accepted packet length average = 1.04361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.4831 (74 samples)
	minimum = 5 (74 samples)
	maximum = 244.284 (74 samples)
Network latency average = 22.0159 (74 samples)
	minimum = 5 (74 samples)
	maximum = 241.324 (74 samples)
Flit latency average = 21.0923 (74 samples)
	minimum = 5 (74 samples)
	maximum = 240.784 (74 samples)
Fragmentation average = 0.00271579 (74 samples)
	minimum = 0 (74 samples)
	maximum = 56.1216 (74 samples)
Injected packet rate average = 0.0679455 (74 samples)
	minimum = 0.0219341 (74 samples)
	maximum = 0.186916 (74 samples)
Accepted packet rate average = 0.0679455 (74 samples)
	minimum = 0.0214261 (74 samples)
	maximum = 0.107554 (74 samples)
Injected flit rate average = 0.0723307 (74 samples)
	minimum = 0.0284198 (74 samples)
	maximum = 0.187101 (74 samples)
Accepted flit rate average = 0.0723307 (74 samples)
	minimum = 0.0285634 (74 samples)
	maximum = 0.107554 (74 samples)
Injected packet size average = 1.06454 (74 samples)
Accepted packet size average = 1.06454 (74 samples)
Hops average = 1 (74 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 39 sec (579 sec)
gpgpu_simulation_rate = 439544 (inst/sec)
gpgpu_simulation_rate = 3197 (cycle/sec)
gpgpu_silicon_slowdown = 93837x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (7,7,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 5 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 75 '_Z12lud_internalPfii'
Destroy streams for kernel 75: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 75 
gpu_sim_cycle = 3875
gpu_sim_insn = 1166592
gpu_ipc =     301.0560
gpu_tot_sim_cycle = 1855280
gpu_tot_sim_insn = 255662600
gpu_tot_ipc =     137.8027
gpu_tot_issued_cta = 10825
gpu_occupancy = 47.8351% 
gpu_tot_occupancy = 31.1862% 
max_total_param_size = 0
gpu_stall_dramfull = 210873
gpu_stall_icnt2sh    = 399176
partiton_level_parallism =       0.7285
partiton_level_parallism_total  =       0.3367
partiton_level_parallism_util =       1.5833
partiton_level_parallism_util_total  =       1.7500
L2_BW  =      24.0904 GB/Sec
L2_BW_total  =      11.0645 GB/Sec
gpu_total_sim_rate=440038

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4213750
	L1I_total_cache_misses = 75589
	L1I_total_cache_miss_rate = 0.0179
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33484
L1D_cache:
	L1D_cache_core[0]: Access = 47148, Miss = 28963, Miss_rate = 0.614, Pending_hits = 2815, Reservation_fails = 18652
	L1D_cache_core[1]: Access = 46829, Miss = 28484, Miss_rate = 0.608, Pending_hits = 3052, Reservation_fails = 23043
	L1D_cache_core[2]: Access = 46381, Miss = 28109, Miss_rate = 0.606, Pending_hits = 3196, Reservation_fails = 23746
	L1D_cache_core[3]: Access = 46509, Miss = 28153, Miss_rate = 0.605, Pending_hits = 3103, Reservation_fails = 20077
	L1D_cache_core[4]: Access = 46622, Miss = 28226, Miss_rate = 0.605, Pending_hits = 3158, Reservation_fails = 20671
	L1D_cache_core[5]: Access = 46959, Miss = 28756, Miss_rate = 0.612, Pending_hits = 2894, Reservation_fails = 19573
	L1D_cache_core[6]: Access = 46911, Miss = 28373, Miss_rate = 0.605, Pending_hits = 2972, Reservation_fails = 19961
	L1D_cache_core[7]: Access = 46723, Miss = 28306, Miss_rate = 0.606, Pending_hits = 3125, Reservation_fails = 21881
	L1D_cache_core[8]: Access = 47283, Miss = 29234, Miss_rate = 0.618, Pending_hits = 2907, Reservation_fails = 21764
	L1D_cache_core[9]: Access = 45987, Miss = 28228, Miss_rate = 0.614, Pending_hits = 3041, Reservation_fails = 24610
	L1D_cache_core[10]: Access = 45920, Miss = 28104, Miss_rate = 0.612, Pending_hits = 3127, Reservation_fails = 23309
	L1D_cache_core[11]: Access = 46750, Miss = 28270, Miss_rate = 0.605, Pending_hits = 2907, Reservation_fails = 20868
	L1D_cache_core[12]: Access = 46542, Miss = 28571, Miss_rate = 0.614, Pending_hits = 2976, Reservation_fails = 19328
	L1D_cache_core[13]: Access = 46284, Miss = 27822, Miss_rate = 0.601, Pending_hits = 3269, Reservation_fails = 18973
	L1D_cache_core[14]: Access = 46252, Miss = 28601, Miss_rate = 0.618, Pending_hits = 3103, Reservation_fails = 23203
	L1D_total_cache_accesses = 699100
	L1D_total_cache_misses = 426200
	L1D_total_cache_miss_rate = 0.6096
	L1D_total_cache_pending_hits = 45645
	L1D_total_cache_reservation_fails = 319659
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 252225
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57190
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45633
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 415977
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 319539
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 252135
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 170065
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10223
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4138161
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 75589
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33484
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 518800
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 252225
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 180300
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4213750

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 235949
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 126
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 83464
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 120
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33484
ctas_completed 10825, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
45564, 26937, 13671, 13671, 13671, 13671, 13671, 13671, 13206, 13206, 13206, 13206, 13206, 13206, 13206, 13206, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 
gpgpu_n_tot_thrd_icount = 266508000
gpgpu_n_tot_w_icount = 8328375
gpgpu_n_stall_shd_mem = 485628
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 415977
gpgpu_n_mem_write_global = 180300
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8300800
gpgpu_n_store_insn = 2884800
gpgpu_n_shmem_insn = 93011000
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8023200
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 119000
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36228
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 330400
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1702691	W0_Idle:13564688	W0_Scoreboard:10589538	W1:7900	W2:7400	W3:6900	W4:6400	W5:5900	W6:5400	W7:4900	W8:4400	W9:3900	W10:3400	W11:2900	W12:2400	W13:1900	W14:1400	W15:850	W16:567800	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7694625
single_issue_nums: WS0:4324665	WS1:4003710	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3327816 {8:415977,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12981600 {72:180300,}
traffic_breakdown_coretomem[INST_ACC_R] = 227520 {8:28440,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66556320 {40:1663908,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2884800 {8:360600,}
traffic_breakdown_memtocore[INST_ACC_R] = 4550400 {40:113760,}
maxmflatency = 1588 
max_icnt2mem_latency = 1696 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 279 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 67 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1178112 	667723 	162437 	16266 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27062 	1109 	199 	517728 	29805 	30741 	13507 	3376 	1205 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	211914 	237836 	236823 	307184 	787733 	242960 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1501 	395 	49 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       7905      5807      7808      6449      6535      5031      6964      5489      6204      4863      7386      5908      7087      5090      7255      6131
dram[1]:       6307      6294      6643      7034      5735      5811      6085      6224      4880      5173      5431      6100      5082      4970      5901      6171
dram[2]:       5936      7441      6532      8143      5043      6220      5324      7160      4787      6016      5891      7530      5237      6968      6011      7424
dram[3]:       6183      5992      6482      6625      5588      5252      6043      6025      5152      4722      5940      5559      4884      5053      5940      5841
dram[4]:       8081      5736      7765      6584      6379      4954      6649      5535      6014      4647      7074      6138      7162      4660      7531      6177
dram[5]:       6144      6563      6440      7264      5459      5930      5821      6398      4816      5186      5572      6355      5331      5164      6015      6480
maximum mf latency per bank:
dram[0]:       1306      1299      1094      1323      1088      1307      1216      1220      1392      1216      1482      1218      1495      1128      1499      1247
dram[1]:       1252       881      1291      1338      1193      1389      1287      1459      1282      1480      1292      1488      1175       931      1191       927
dram[2]:       1288      1319      1377      1166      1382       996       995      1176       998      1332      1001      1493      1100      1490      1227      1499
dram[3]:        859      1275      1364      1363      1431      1333      1584      1368      1588      1345      1585      1347       834      1082       824      1058
dram[4]:       1234      1214      1176      1263      1044      1271      1169      1208      1314      1213      1447      1210      1457      1164      1441      1177
dram[5]:       1317       938      1343      1208      1308      1321      1381      1346      1387      1509      1389      1555      1078       961      1063       963
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5714072 n_nop=5659342 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.01749
n_activity=281418 dram_eff=0.3551
bk0: 2066a 5698688i bk1: 2748a 5694521i bk2: 1836a 5699877i bk3: 2280a 5698003i bk4: 2180a 5696118i bk5: 2796a 5692573i bk6: 2086a 5696190i bk7: 2644a 5692996i bk8: 2304a 5693925i bk9: 3084a 5689278i bk10: 1720a 5698977i bk11: 2232a 5696726i bk12: 1628a 5701050i bk13: 2216a 5697751i bk14: 1446a 5704150i bk15: 1944a 5701554i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.017489 
total_CMD = 5714072 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 5491810 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 5714072 
n_nop = 5659342 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.000837 
CoL_Bus_Util = 0.008745 
Either_Row_CoL_Bus_Util = 0.009578 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000402 
queue_avg = 0.073570 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0735696
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5714072 n_nop=5653889 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.01953
n_activity=301921 dram_eff=0.3695
bk0: 2458a 5695537i bk1: 2840a 5692573i bk2: 2116a 5697576i bk3: 2296a 5696420i bk4: 2542a 5693863i bk5: 2864a 5692025i bk6: 2494a 5694746i bk7: 2624a 5692671i bk8: 2986a 5687866i bk9: 3128a 5688335i bk10: 2222a 5695189i bk11: 2232a 5696072i bk12: 2014a 5697767i bk13: 2264a 5695991i bk14: 1820a 5701184i bk15: 1952a 5700682i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.019525 
total_CMD = 5714072 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 5472041 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 5714072 
n_nop = 5653889 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.000773 
CoL_Bus_Util = 0.009763 
Either_Row_CoL_Bus_Util = 0.010532 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000332 
queue_avg = 0.091031 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0910305
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5714072 n_nop=5659212 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.01752
n_activity=281796 dram_eff=0.3552
bk0: 2778a 5693957i bk1: 2074a 5698180i bk2: 2296a 5697321i bk3: 1812a 5699997i bk4: 2802a 5691917i bk5: 2182a 5695964i bk6: 2668a 5693963i bk7: 2068a 5695724i bk8: 3086a 5688382i bk9: 2310a 5693387i bk10: 2320a 5695890i bk11: 1634a 5699645i bk12: 2222a 5697347i bk13: 1634a 5701386i bk14: 1972a 5701413i bk15: 1410a 5704657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.017518 
total_CMD = 5714072 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 5490971 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 5714072 
n_nop = 5659212 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.000849 
CoL_Bus_Util = 0.008759 
Either_Row_CoL_Bus_Util = 0.009601 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000711 
queue_avg = 0.075648 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0756482
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5714072 n_nop=5653835 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.01954
n_activity=302088 dram_eff=0.3697
bk0: 2836a 5692983i bk1: 2480a 5695637i bk2: 2320a 5696237i bk3: 2092a 5697552i bk4: 2860a 5690955i bk5: 2562a 5692836i bk6: 2652a 5692979i bk7: 2464a 5694305i bk8: 3128a 5687789i bk9: 2998a 5687741i bk10: 2320a 5695496i bk11: 2136a 5695883i bk12: 2264a 5696992i bk13: 2012a 5697649i bk14: 1984a 5700131i bk15: 1782a 5701351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.019545 
total_CMD = 5714072 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 5472023 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 5714072 
n_nop = 5653835 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.000772 
CoL_Bus_Util = 0.009772 
Either_Row_CoL_Bus_Util = 0.010542 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000282 
queue_avg = 0.094113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0941134
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5714072 n_nop=5659614 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.01741
n_activity=279186 dram_eff=0.3563
bk0: 2044a 5698698i bk1: 2722a 5694672i bk2: 1832a 5699835i bk3: 2272a 5697980i bk4: 2148a 5696373i bk5: 2794a 5692947i bk6: 2080a 5696625i bk7: 2640a 5694189i bk8: 2288a 5694101i bk9: 3086a 5688135i bk10: 1678a 5700242i bk11: 2232a 5696419i bk12: 1636a 5701255i bk13: 2214a 5697629i bk14: 1428a 5703940i bk15: 1940a 5701145i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.017410 
total_CMD = 5714072 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 5493735 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 5714072 
n_nop = 5659614 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.000831 
CoL_Bus_Util = 0.008705 
Either_Row_CoL_Bus_Util = 0.009531 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000551 
queue_avg = 0.073738 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0737383
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5714072 n_nop=5654430 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.01938
n_activity=297925 dram_eff=0.3716
bk0: 2458a 5695010i bk1: 2724a 5693145i bk2: 2112a 5697749i bk3: 2296a 5695982i bk4: 2546a 5693428i bk5: 2836a 5691949i bk6: 2486a 5694455i bk7: 2628a 5691889i bk8: 2968a 5688108i bk9: 3104a 5688293i bk10: 2152a 5696530i bk11: 2232a 5696469i bk12: 2008a 5697766i bk13: 2240a 5697160i bk14: 1796a 5701786i bk15: 1952a 5700512i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.019376 
total_CMD = 5714072 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 5475255 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 5714072 
n_nop = 5654430 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.000753 
CoL_Bus_Util = 0.009688 
Either_Row_CoL_Bus_Util = 0.010438 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000285 
queue_avg = 0.091751 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0917514

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158826, Miss = 16148, Miss_rate = 0.102, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 186942, Miss = 19960, Miss_rate = 0.107, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 173648, Miss = 18936, Miss_rate = 0.109, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 195638, Miss = 20200, Miss_rate = 0.103, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 184868, Miss = 20152, Miss_rate = 0.109, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 159396, Miss = 16034, Miss_rate = 0.101, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 193458, Miss = 20364, Miss_rate = 0.105, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 175704, Miss = 18838, Miss_rate = 0.107, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 156924, Miss = 16026, Miss_rate = 0.102, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 185650, Miss = 19908, Miss_rate = 0.107, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 174472, Miss = 18828, Miss_rate = 0.108, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 192772, Miss = 20012, Miss_rate = 0.104, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 2138298
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1054
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1370435
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 356986
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 102364
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1663908
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 360600
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 113760
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.082
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=2138298
icnt_total_pkts_simt_to_mem=805032
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 61.4603
	minimum = 5
	maximum = 812
Network latency average = 56.1009
	minimum = 5
	maximum = 812
Slowest packet = 2754816
Flit latency average = 53.0686
	minimum = 5
	maximum = 812
Slowest flit = 2934332
Fragmentation average = 7.97003e-05
	minimum = 0
	maximum = 1
Injected packet rate average = 0.119924
	minimum = 0 (at node 15)
	maximum = 0.500129 (at node 16)
Accepted packet rate average = 0.119924
	minimum = 0 (at node 15)
	maximum = 0.21471 (at node 6)
Injected flit rate average = 0.127417
	minimum = 0 (at node 15)
	maximum = 0.500129 (at node 16)
Accepted flit rate average= 0.127417
	minimum = 0 (at node 15)
	maximum = 0.21471 (at node 6)
Injected packet length average = 1.06249
Accepted packet length average = 1.06249
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.9895 (75 samples)
	minimum = 5 (75 samples)
	maximum = 251.853 (75 samples)
Network latency average = 22.4703 (75 samples)
	minimum = 5 (75 samples)
	maximum = 248.933 (75 samples)
Flit latency average = 21.5186 (75 samples)
	minimum = 5 (75 samples)
	maximum = 248.4 (75 samples)
Fragmentation average = 0.00268064 (75 samples)
	minimum = 0 (75 samples)
	maximum = 55.3867 (75 samples)
Injected packet rate average = 0.0686385 (75 samples)
	minimum = 0.0216416 (75 samples)
	maximum = 0.191093 (75 samples)
Accepted packet rate average = 0.0686385 (75 samples)
	minimum = 0.0211404 (75 samples)
	maximum = 0.108983 (75 samples)
Injected flit rate average = 0.0730652 (75 samples)
	minimum = 0.0280408 (75 samples)
	maximum = 0.191275 (75 samples)
Accepted flit rate average = 0.0730652 (75 samples)
	minimum = 0.0281826 (75 samples)
	maximum = 0.108983 (75 samples)
Injected packet size average = 1.06449 (75 samples)
Accepted packet size average = 1.06449 (75 samples)
Hops average = 1 (75 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 41 sec (581 sec)
gpgpu_simulation_rate = 440038 (inst/sec)
gpgpu_simulation_rate = 3193 (cycle/sec)
gpgpu_silicon_slowdown = 93955x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a30717d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 76 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 76: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 76 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 1881735
gpu_tot_sim_insn = 255682480
gpu_tot_ipc =     135.8759
gpu_tot_issued_cta = 10826
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 31.1412% 
max_total_param_size = 0
gpu_stall_dramfull = 210873
gpu_stall_icnt2sh    = 399176
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3320
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7499
L2_BW  =       0.0515 GB/Sec
L2_BW_total  =      10.9096 GB/Sec
gpu_total_sim_rate=438563

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4215422
	L1I_total_cache_misses = 75601
	L1I_total_cache_miss_rate = 0.0179
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33484
L1D_cache:
	L1D_cache_core[0]: Access = 47148, Miss = 28963, Miss_rate = 0.614, Pending_hits = 2815, Reservation_fails = 18652
	L1D_cache_core[1]: Access = 46829, Miss = 28484, Miss_rate = 0.608, Pending_hits = 3052, Reservation_fails = 23043
	L1D_cache_core[2]: Access = 46381, Miss = 28109, Miss_rate = 0.606, Pending_hits = 3196, Reservation_fails = 23746
	L1D_cache_core[3]: Access = 46509, Miss = 28153, Miss_rate = 0.605, Pending_hits = 3103, Reservation_fails = 20077
	L1D_cache_core[4]: Access = 46622, Miss = 28226, Miss_rate = 0.605, Pending_hits = 3158, Reservation_fails = 20671
	L1D_cache_core[5]: Access = 46959, Miss = 28756, Miss_rate = 0.612, Pending_hits = 2894, Reservation_fails = 19573
	L1D_cache_core[6]: Access = 46911, Miss = 28373, Miss_rate = 0.605, Pending_hits = 2972, Reservation_fails = 19961
	L1D_cache_core[7]: Access = 46723, Miss = 28306, Miss_rate = 0.606, Pending_hits = 3125, Reservation_fails = 21881
	L1D_cache_core[8]: Access = 47314, Miss = 29250, Miss_rate = 0.618, Pending_hits = 2907, Reservation_fails = 21764
	L1D_cache_core[9]: Access = 45987, Miss = 28228, Miss_rate = 0.614, Pending_hits = 3041, Reservation_fails = 24610
	L1D_cache_core[10]: Access = 45920, Miss = 28104, Miss_rate = 0.612, Pending_hits = 3127, Reservation_fails = 23309
	L1D_cache_core[11]: Access = 46750, Miss = 28270, Miss_rate = 0.605, Pending_hits = 2907, Reservation_fails = 20868
	L1D_cache_core[12]: Access = 46542, Miss = 28571, Miss_rate = 0.614, Pending_hits = 2976, Reservation_fails = 19328
	L1D_cache_core[13]: Access = 46284, Miss = 27822, Miss_rate = 0.601, Pending_hits = 3269, Reservation_fails = 18973
	L1D_cache_core[14]: Access = 46252, Miss = 28601, Miss_rate = 0.618, Pending_hits = 3103, Reservation_fails = 23203
	L1D_total_cache_accesses = 699131
	L1D_total_cache_misses = 426216
	L1D_total_cache_miss_rate = 0.6096
	L1D_total_cache_pending_hits = 45645
	L1D_total_cache_reservation_fails = 319659
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 252231
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57190
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45633
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 415993
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 319539
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 252141
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 170080
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10223
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4139821
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 75601
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33484
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 518816
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 252231
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 180315
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4215422

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 235949
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 126
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 83464
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 120
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33484
ctas_completed 10826, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
45564, 26937, 13671, 13671, 13671, 13671, 13671, 13671, 13206, 13206, 13206, 13206, 13206, 13206, 13206, 13206, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 
gpgpu_n_tot_thrd_icount = 266602368
gpgpu_n_tot_w_icount = 8331324
gpgpu_n_stall_shd_mem = 486132
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 415993
gpgpu_n_mem_write_global = 180315
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8301056
gpgpu_n_store_insn = 2885040
gpgpu_n_shmem_insn = 93015696
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8023296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 119504
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36228
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 330400
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1702691	W0_Idle:13594877	W0_Scoreboard:10609308	W1:8216	W2:7696	W3:7176	W4:6656	W5:6136	W6:5616	W7:5096	W8:4576	W9:4056	W10:3536	W11:3016	W12:2496	W13:1976	W14:1456	W15:884	W16:568111	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7694625
single_issue_nums: WS0:4327614	WS1:4003710	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3327944 {8:415993,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12982680 {72:180315,}
traffic_breakdown_coretomem[INST_ACC_R] = 227616 {8:28452,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66558880 {40:1663972,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2885040 {8:360630,}
traffic_breakdown_memtocore[INST_ACC_R] = 4552320 {40:113808,}
maxmflatency = 1588 
max_icnt2mem_latency = 1696 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 279 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 67 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1178206 	667723 	162437 	16266 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27074 	1109 	199 	517759 	29805 	30741 	13507 	3376 	1205 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	212008 	237836 	236823 	307184 	787733 	242960 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1510 	396 	49 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       7905      5809      7808      6452      6535      5031      6964      5489      6204      4863      7386      5908      7087      5090      7255      6131
dram[1]:       6307      6294      6643      7034      5735      5811      6085      6224      4880      5173      5431      6100      5082      4970      5901      6171
dram[2]:       5938      7441      6534      8143      5043      6220      5324      7160      4787      6016      5891      7530      5237      6968      6011      7424
dram[3]:       6183      5992      6482      6625      5588      5252      6043      6025      5152      4722      5940      5559      4884      5053      5940      5841
dram[4]:       8081      5738      7765      6586      6379      4954      6649      5535      6014      4647      7074      6138      7162      4660      7531      6177
dram[5]:       6144      6563      6440      7264      5459      5930      5821      6398      4816      5186      5572      6355      5331      5164      6015      6480
maximum mf latency per bank:
dram[0]:       1306      1299      1094      1323      1088      1307      1216      1220      1392      1216      1482      1218      1495      1128      1499      1247
dram[1]:       1252       881      1291      1338      1193      1389      1287      1459      1282      1480      1292      1488      1175       931      1191       927
dram[2]:       1288      1319      1377      1166      1382       996       995      1176       998      1332      1001      1493      1100      1490      1227      1499
dram[3]:        859      1275      1364      1363      1431      1333      1584      1368      1588      1345      1585      1347       834      1082       824      1058
dram[4]:       1234      1214      1176      1263      1044      1271      1169      1208      1314      1213      1447      1210      1457      1164      1441      1177
dram[5]:       1317       938      1343      1208      1308      1321      1381      1346      1387      1509      1389      1555      1078       961      1063       963
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5795551 n_nop=5740821 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.01724
n_activity=281418 dram_eff=0.3551
bk0: 2066a 5780167i bk1: 2748a 5776000i bk2: 1836a 5781356i bk3: 2280a 5779482i bk4: 2180a 5777597i bk5: 2796a 5774052i bk6: 2086a 5777669i bk7: 2644a 5774475i bk8: 2304a 5775404i bk9: 3084a 5770757i bk10: 1720a 5780456i bk11: 2232a 5778205i bk12: 1628a 5782529i bk13: 2216a 5779230i bk14: 1446a 5785629i bk15: 1944a 5783033i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.017244 
total_CMD = 5795551 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 5573289 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 5795551 
n_nop = 5740821 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.000825 
CoL_Bus_Util = 0.008622 
Either_Row_CoL_Bus_Util = 0.009443 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000402 
queue_avg = 0.072535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0725353
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5795551 n_nop=5735368 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.01925
n_activity=301921 dram_eff=0.3695
bk0: 2458a 5777016i bk1: 2840a 5774052i bk2: 2116a 5779055i bk3: 2296a 5777899i bk4: 2542a 5775342i bk5: 2864a 5773504i bk6: 2494a 5776225i bk7: 2624a 5774150i bk8: 2986a 5769345i bk9: 3128a 5769814i bk10: 2222a 5776668i bk11: 2232a 5777551i bk12: 2014a 5779246i bk13: 2264a 5777470i bk14: 1820a 5782663i bk15: 1952a 5782161i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.019251 
total_CMD = 5795551 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 5553520 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 5795551 
n_nop = 5735368 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.000762 
CoL_Bus_Util = 0.009625 
Either_Row_CoL_Bus_Util = 0.010384 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000332 
queue_avg = 0.089751 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0897507
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5795551 n_nop=5740691 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.01727
n_activity=281796 dram_eff=0.3552
bk0: 2778a 5775436i bk1: 2074a 5779659i bk2: 2296a 5778800i bk3: 1812a 5781476i bk4: 2802a 5773396i bk5: 2182a 5777443i bk6: 2668a 5775442i bk7: 2068a 5777203i bk8: 3086a 5769861i bk9: 2310a 5774866i bk10: 2320a 5777369i bk11: 1634a 5781124i bk12: 2222a 5778826i bk13: 1634a 5782865i bk14: 1972a 5782892i bk15: 1410a 5786136i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.017272 
total_CMD = 5795551 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 5572450 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 5795551 
n_nop = 5740691 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.000837 
CoL_Bus_Util = 0.008636 
Either_Row_CoL_Bus_Util = 0.009466 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000711 
queue_avg = 0.074585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0745846
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5795551 n_nop=5735314 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.01927
n_activity=302088 dram_eff=0.3697
bk0: 2836a 5774462i bk1: 2480a 5777116i bk2: 2320a 5777716i bk3: 2092a 5779031i bk4: 2860a 5772434i bk5: 2562a 5774315i bk6: 2652a 5774458i bk7: 2464a 5775784i bk8: 3128a 5769268i bk9: 2998a 5769220i bk10: 2320a 5776975i bk11: 2136a 5777362i bk12: 2264a 5778471i bk13: 2012a 5779128i bk14: 1984a 5781610i bk15: 1782a 5782830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.019270 
total_CMD = 5795551 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 5553502 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 5795551 
n_nop = 5735314 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.000762 
CoL_Bus_Util = 0.009635 
Either_Row_CoL_Bus_Util = 0.010394 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000282 
queue_avg = 0.092790 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0927903
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5795551 n_nop=5741093 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.01717
n_activity=279186 dram_eff=0.3563
bk0: 2044a 5780177i bk1: 2722a 5776151i bk2: 1832a 5781314i bk3: 2272a 5779459i bk4: 2148a 5777852i bk5: 2794a 5774426i bk6: 2080a 5778104i bk7: 2640a 5775668i bk8: 2288a 5775580i bk9: 3086a 5769614i bk10: 1678a 5781721i bk11: 2232a 5777898i bk12: 1636a 5782734i bk13: 2214a 5779108i bk14: 1428a 5785419i bk15: 1940a 5782624i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.017166 
total_CMD = 5795551 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 5575214 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 5795551 
n_nop = 5741093 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.000819 
CoL_Bus_Util = 0.008583 
Either_Row_CoL_Bus_Util = 0.009397 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000551 
queue_avg = 0.072702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0727016
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5795551 n_nop=5735909 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.0191
n_activity=297925 dram_eff=0.3716
bk0: 2458a 5776489i bk1: 2724a 5774624i bk2: 2112a 5779228i bk3: 2296a 5777461i bk4: 2546a 5774907i bk5: 2836a 5773428i bk6: 2486a 5775934i bk7: 2628a 5773368i bk8: 2968a 5769587i bk9: 3104a 5769772i bk10: 2152a 5778009i bk11: 2232a 5777948i bk12: 2008a 5779245i bk13: 2240a 5778639i bk14: 1796a 5783265i bk15: 1952a 5781991i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.019104 
total_CMD = 5795551 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 5556734 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 5795551 
n_nop = 5735909 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.000742 
CoL_Bus_Util = 0.009552 
Either_Row_CoL_Bus_Util = 0.010291 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000285 
queue_avg = 0.090461 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0904615

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158834, Miss = 16148, Miss_rate = 0.102, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 186972, Miss = 19960, Miss_rate = 0.107, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 173656, Miss = 18936, Miss_rate = 0.109, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 195638, Miss = 20200, Miss_rate = 0.103, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 184910, Miss = 20152, Miss_rate = 0.109, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 159396, Miss = 16034, Miss_rate = 0.101, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 193466, Miss = 20364, Miss_rate = 0.105, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 175704, Miss = 18838, Miss_rate = 0.107, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 156932, Miss = 16026, Miss_rate = 0.102, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 185680, Miss = 19908, Miss_rate = 0.107, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 174480, Miss = 18828, Miss_rate = 0.108, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 192772, Miss = 20012, Miss_rate = 0.104, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 2138440
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1054
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1370499
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 357016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 102412
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1663972
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 360630
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 113808
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.081
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=2138440
icnt_total_pkts_simt_to_mem=805090
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2763166
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2943330
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 8)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 8)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 8)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 8)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.7436 (76 samples)
	minimum = 5 (76 samples)
	maximum = 248.697 (76 samples)
Network latency average = 22.2415 (76 samples)
	minimum = 5 (76 samples)
	maximum = 245.737 (76 samples)
Flit latency average = 21.3013 (76 samples)
	minimum = 5 (76 samples)
	maximum = 245.197 (76 samples)
Fragmentation average = 0.00264537 (76 samples)
	minimum = 0 (76 samples)
	maximum = 54.6579 (76 samples)
Injected packet rate average = 0.0677388 (76 samples)
	minimum = 0.0213569 (76 samples)
	maximum = 0.1886 (76 samples)
Accepted packet rate average = 0.0677388 (76 samples)
	minimum = 0.0208622 (76 samples)
	maximum = 0.107619 (76 samples)
Injected flit rate average = 0.0721075 (76 samples)
	minimum = 0.0276719 (76 samples)
	maximum = 0.188787 (76 samples)
Accepted flit rate average = 0.0721075 (76 samples)
	minimum = 0.0278118 (76 samples)
	maximum = 0.107619 (76 samples)
Injected packet size average = 1.06449 (76 samples)
Accepted packet size average = 1.06449 (76 samples)
Hops average = 1 (76 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 43 sec (583 sec)
gpgpu_simulation_rate = 438563 (inst/sec)
gpgpu_simulation_rate = 3227 (cycle/sec)
gpgpu_silicon_slowdown = 92965x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (6,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 77 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 10 bind to kernel 77 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 77 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 77 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 77 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 77 '_Z13lud_perimeterPfii'
Destroy streams for kernel 77: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 77 
gpu_sim_cycle = 25520
gpu_sim_insn = 118080
gpu_ipc =       4.6270
gpu_tot_sim_cycle = 1907255
gpu_tot_sim_insn = 255800560
gpu_tot_ipc =     134.1198
gpu_tot_issued_cta = 10832
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.8839% 
max_total_param_size = 0
gpu_stall_dramfull = 210873
gpu_stall_icnt2sh    = 399176
partiton_level_parallism =       0.0369
partiton_level_parallism_total  =       0.3281
partiton_level_parallism_util =       1.0064
partiton_level_parallism_util_total  =       1.7480
L2_BW  =       1.2760 GB/Sec
L2_BW_total  =      10.7807 GB/Sec
gpu_total_sim_rate=436519

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4219082
	L1I_total_cache_misses = 76068
	L1I_total_cache_miss_rate = 0.0180
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33484
L1D_cache:
	L1D_cache_core[0]: Access = 47148, Miss = 28963, Miss_rate = 0.614, Pending_hits = 2815, Reservation_fails = 18652
	L1D_cache_core[1]: Access = 46829, Miss = 28484, Miss_rate = 0.608, Pending_hits = 3052, Reservation_fails = 23043
	L1D_cache_core[2]: Access = 46381, Miss = 28109, Miss_rate = 0.606, Pending_hits = 3196, Reservation_fails = 23746
	L1D_cache_core[3]: Access = 46509, Miss = 28153, Miss_rate = 0.605, Pending_hits = 3103, Reservation_fails = 20077
	L1D_cache_core[4]: Access = 46622, Miss = 28226, Miss_rate = 0.605, Pending_hits = 3158, Reservation_fails = 20671
	L1D_cache_core[5]: Access = 46959, Miss = 28756, Miss_rate = 0.612, Pending_hits = 2894, Reservation_fails = 19573
	L1D_cache_core[6]: Access = 46911, Miss = 28373, Miss_rate = 0.605, Pending_hits = 2972, Reservation_fails = 19961
	L1D_cache_core[7]: Access = 46723, Miss = 28306, Miss_rate = 0.606, Pending_hits = 3125, Reservation_fails = 21881
	L1D_cache_core[8]: Access = 47314, Miss = 29250, Miss_rate = 0.618, Pending_hits = 2907, Reservation_fails = 21764
	L1D_cache_core[9]: Access = 46066, Miss = 28276, Miss_rate = 0.614, Pending_hits = 3041, Reservation_fails = 24610
	L1D_cache_core[10]: Access = 45999, Miss = 28160, Miss_rate = 0.612, Pending_hits = 3127, Reservation_fails = 23309
	L1D_cache_core[11]: Access = 46829, Miss = 28318, Miss_rate = 0.605, Pending_hits = 2907, Reservation_fails = 20868
	L1D_cache_core[12]: Access = 46621, Miss = 28619, Miss_rate = 0.614, Pending_hits = 2976, Reservation_fails = 19328
	L1D_cache_core[13]: Access = 46363, Miss = 27870, Miss_rate = 0.601, Pending_hits = 3269, Reservation_fails = 18973
	L1D_cache_core[14]: Access = 46331, Miss = 28649, Miss_rate = 0.618, Pending_hits = 3103, Reservation_fails = 23203
	L1D_total_cache_accesses = 699605
	L1D_total_cache_misses = 426512
	L1D_total_cache_miss_rate = 0.6096
	L1D_total_cache_pending_hits = 45645
	L1D_total_cache_reservation_fails = 319659
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 252285
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57190
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45633
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 416281
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 319539
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 252195
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 170258
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10231
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4143014
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 76068
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33484
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 519104
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 252285
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 180501
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4219082

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 235949
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 126
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 83464
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 120
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33484
ctas_completed 10832, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
45564, 26937, 13671, 13671, 13671, 13671, 13671, 13671, 13206, 13206, 13206, 13206, 13206, 13206, 13206, 13206, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 
gpgpu_n_tot_thrd_icount = 266833920
gpgpu_n_tot_w_icount = 8338560
gpgpu_n_stall_shd_mem = 487476
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 416281
gpgpu_n_mem_write_global = 180501
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8305664
gpgpu_n_store_insn = 2888016
gpgpu_n_shmem_insn = 93053904
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8024448
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 120848
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36228
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 330400
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1702997	W0_Idle:13817533	W0_Scoreboard:10684950	W1:8216	W2:7696	W3:7176	W4:6656	W5:6136	W6:5616	W7:5096	W8:4576	W9:4056	W10:3536	W11:3016	W12:2496	W13:1976	W14:1456	W15:884	W16:575185	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7694787
single_issue_nums: WS0:4334850	WS1:4003710	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3330248 {8:416281,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12996072 {72:180501,}
traffic_breakdown_coretomem[INST_ACC_R] = 231352 {8:28919,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66604960 {40:1665124,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2888016 {8:361002,}
traffic_breakdown_memtocore[INST_ACC_R] = 4627040 {40:115676,}
maxmflatency = 1588 
max_icnt2mem_latency = 1696 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 279 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 67 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1179730 	667723 	162437 	16266 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27537 	1113 	199 	518233 	29805 	30741 	13507 	3376 	1205 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	213532 	237836 	236823 	307184 	787733 	242960 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1537 	396 	49 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       7905      5817      7808      6470      6535      5036      6964      5494      6204      4868      7386      5910      7087      5090      7255      6131
dram[1]:       6307      6300      6643      7043      5735      5811      6085      6224      4880      5173      5431      6100      5082      4970      5901      6171
dram[2]:       5950      7441      6552      8143      5048      6220      5330      7160      4791      6016      5893      7530      5237      6968      6011      7424
dram[3]:       6191      5992      6492      6625      5588      5252      6043      6025      5152      4722      5940      5559      4884      5053      5940      5841
dram[4]:       8081      5751      7765      6600      6379      4959      6649      5540      6014      4652      7074      6140      7162      4660      7531      6177
dram[5]:       6144      6572      6440      7270      5459      5930      5821      6398      4816      5186      5572      6355      5331      5164      6015      6480
maximum mf latency per bank:
dram[0]:       1306      1299      1094      1323      1088      1307      1216      1220      1392      1216      1482      1218      1495      1128      1499      1247
dram[1]:       1252       881      1291      1338      1193      1389      1287      1459      1282      1480      1292      1488      1175       931      1191       927
dram[2]:       1288      1319      1377      1166      1382       996       995      1176       998      1332      1001      1493      1100      1490      1227      1499
dram[3]:        859      1275      1364      1363      1431      1333      1584      1368      1588      1345      1585      1347       834      1082       824      1058
dram[4]:       1234      1214      1176      1263      1044      1271      1169      1208      1314      1213      1447      1210      1457      1164      1441      1177
dram[5]:       1317       938      1343      1208      1308      1321      1381      1346      1387      1509      1389      1555      1078       961      1063       963
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5874150 n_nop=5819420 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.01701
n_activity=281418 dram_eff=0.3551
bk0: 2066a 5858766i bk1: 2748a 5854599i bk2: 1836a 5859955i bk3: 2280a 5858081i bk4: 2180a 5856196i bk5: 2796a 5852651i bk6: 2086a 5856268i bk7: 2644a 5853074i bk8: 2304a 5854003i bk9: 3084a 5849356i bk10: 1720a 5859055i bk11: 2232a 5856804i bk12: 1628a 5861128i bk13: 2216a 5857829i bk14: 1446a 5864228i bk15: 1944a 5861632i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.017013 
total_CMD = 5874150 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 5651888 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 5874150 
n_nop = 5819420 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.000814 
CoL_Bus_Util = 0.008506 
Either_Row_CoL_Bus_Util = 0.009317 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000402 
queue_avg = 0.071565 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0715647
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5874150 n_nop=5813967 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.01899
n_activity=301921 dram_eff=0.3695
bk0: 2458a 5855615i bk1: 2840a 5852651i bk2: 2116a 5857654i bk3: 2296a 5856498i bk4: 2542a 5853941i bk5: 2864a 5852103i bk6: 2494a 5854824i bk7: 2624a 5852749i bk8: 2986a 5847944i bk9: 3128a 5848413i bk10: 2222a 5855267i bk11: 2232a 5856150i bk12: 2014a 5857845i bk13: 2264a 5856069i bk14: 1820a 5861262i bk15: 1952a 5860760i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.018993 
total_CMD = 5874150 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 5632119 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 5874150 
n_nop = 5813967 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.000752 
CoL_Bus_Util = 0.009497 
Either_Row_CoL_Bus_Util = 0.010245 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000332 
queue_avg = 0.088550 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0885498
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5874150 n_nop=5819290 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.01704
n_activity=281796 dram_eff=0.3552
bk0: 2778a 5854035i bk1: 2074a 5858258i bk2: 2296a 5857399i bk3: 1812a 5860075i bk4: 2802a 5851995i bk5: 2182a 5856042i bk6: 2668a 5854041i bk7: 2068a 5855802i bk8: 3086a 5848460i bk9: 2310a 5853465i bk10: 2320a 5855968i bk11: 1634a 5859723i bk12: 2222a 5857425i bk13: 1634a 5861464i bk14: 1972a 5861491i bk15: 1410a 5864735i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.017040 
total_CMD = 5874150 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 5651049 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 5874150 
n_nop = 5819290 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.000826 
CoL_Bus_Util = 0.008520 
Either_Row_CoL_Bus_Util = 0.009339 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000711 
queue_avg = 0.073587 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0735867
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5874150 n_nop=5813913 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.01901
n_activity=302088 dram_eff=0.3697
bk0: 2836a 5853061i bk1: 2480a 5855715i bk2: 2320a 5856315i bk3: 2092a 5857630i bk4: 2860a 5851033i bk5: 2562a 5852914i bk6: 2652a 5853057i bk7: 2464a 5854383i bk8: 3128a 5847867i bk9: 2998a 5847819i bk10: 2320a 5855574i bk11: 2136a 5855961i bk12: 2264a 5857070i bk13: 2012a 5857727i bk14: 1984a 5860209i bk15: 1782a 5861429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.019012 
total_CMD = 5874150 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 5632101 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 5874150 
n_nop = 5813913 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.000751 
CoL_Bus_Util = 0.009506 
Either_Row_CoL_Bus_Util = 0.010255 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000282 
queue_avg = 0.091549 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0915487
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5874150 n_nop=5819692 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.01694
n_activity=279186 dram_eff=0.3563
bk0: 2044a 5858776i bk1: 2722a 5854750i bk2: 1832a 5859913i bk3: 2272a 5858058i bk4: 2148a 5856451i bk5: 2794a 5853025i bk6: 2080a 5856703i bk7: 2640a 5854267i bk8: 2288a 5854179i bk9: 3086a 5848213i bk10: 1678a 5860320i bk11: 2232a 5856497i bk12: 1636a 5861333i bk13: 2214a 5857707i bk14: 1428a 5864018i bk15: 1940a 5861223i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.016936 
total_CMD = 5874150 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 5653813 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 5874150 
n_nop = 5819692 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.000808 
CoL_Bus_Util = 0.008468 
Either_Row_CoL_Bus_Util = 0.009271 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000551 
queue_avg = 0.071729 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0717288
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5874150 n_nop=5814508 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.01885
n_activity=297925 dram_eff=0.3716
bk0: 2458a 5855088i bk1: 2724a 5853223i bk2: 2112a 5857827i bk3: 2296a 5856060i bk4: 2546a 5853506i bk5: 2836a 5852027i bk6: 2486a 5854533i bk7: 2628a 5851967i bk8: 2968a 5848186i bk9: 3104a 5848371i bk10: 2152a 5856608i bk11: 2232a 5856547i bk12: 2008a 5857844i bk13: 2240a 5857238i bk14: 1796a 5861864i bk15: 1952a 5860590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.018848 
total_CMD = 5874150 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 5635333 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 5874150 
n_nop = 5814508 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.000732 
CoL_Bus_Util = 0.009424 
Either_Row_CoL_Bus_Util = 0.010153 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000285 
queue_avg = 0.089251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.089251

========= L2 cache stats =========
L2_cache_bank[0]: Access = 159002, Miss = 16148, Miss_rate = 0.102, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 187536, Miss = 19960, Miss_rate = 0.106, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 173800, Miss = 18936, Miss_rate = 0.109, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 195950, Miss = 20200, Miss_rate = 0.103, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 185458, Miss = 20152, Miss_rate = 0.109, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 159540, Miss = 16034, Miss_rate = 0.101, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 193746, Miss = 20364, Miss_rate = 0.105, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 175848, Miss = 18838, Miss_rate = 0.107, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 157076, Miss = 16026, Miss_rate = 0.102, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 186196, Miss = 19908, Miss_rate = 0.107, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 174644, Miss = 18828, Miss_rate = 0.108, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 193036, Miss = 20012, Miss_rate = 0.104, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 2141832
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1052
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1371651
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 357388
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 104280
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1665124
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 361002
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 115676
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.080
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=2141832
icnt_total_pkts_simt_to_mem=806217
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.05123
	minimum = 5
	maximum = 9
Network latency average = 5.05123
	minimum = 5
	maximum = 9
Slowest packet = 2763219
Flit latency average = 5.01372
	minimum = 5
	maximum = 9
Slowest flit = 2943534
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00628846
	minimum = 0 (at node 0)
	maximum = 0.0221003 (at node 16)
Accepted packet rate average = 0.00628846
	minimum = 0 (at node 0)
	maximum = 0.0221787 (at node 9)
Injected flit rate average = 0.0065584
	minimum = 0 (at node 0)
	maximum = 0.0221003 (at node 16)
Accepted flit rate average= 0.0065584
	minimum = 0 (at node 0)
	maximum = 0.0221787 (at node 9)
Injected packet length average = 1.04293
Accepted packet length average = 1.04293
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.5008 (77 samples)
	minimum = 5 (77 samples)
	maximum = 245.584 (77 samples)
Network latency average = 22.0183 (77 samples)
	minimum = 5 (77 samples)
	maximum = 242.662 (77 samples)
Flit latency average = 21.0898 (77 samples)
	minimum = 5 (77 samples)
	maximum = 242.13 (77 samples)
Fragmentation average = 0.00261101 (77 samples)
	minimum = 0 (77 samples)
	maximum = 53.9481 (77 samples)
Injected packet rate average = 0.0669408 (77 samples)
	minimum = 0.0210795 (77 samples)
	maximum = 0.186437 (77 samples)
Accepted packet rate average = 0.0669408 (77 samples)
	minimum = 0.0205913 (77 samples)
	maximum = 0.10651 (77 samples)
Injected flit rate average = 0.0712562 (77 samples)
	minimum = 0.0273125 (77 samples)
	maximum = 0.186622 (77 samples)
Accepted flit rate average = 0.0712562 (77 samples)
	minimum = 0.0274506 (77 samples)
	maximum = 0.10651 (77 samples)
Injected packet size average = 1.06447 (77 samples)
Accepted packet size average = 1.06447 (77 samples)
Hops average = 1 (77 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 46 sec (586 sec)
gpgpu_simulation_rate = 436519 (inst/sec)
gpgpu_simulation_rate = 3254 (cycle/sec)
gpgpu_silicon_slowdown = 92194x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (6,6,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 1 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 78 '_Z12lud_internalPfii'
Destroy streams for kernel 78: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 78 
gpu_sim_cycle = 3368
gpu_sim_insn = 857088
gpu_ipc =     254.4798
gpu_tot_sim_cycle = 1910623
gpu_tot_sim_insn = 256657648
gpu_tot_ipc =     134.3319
gpu_tot_issued_cta = 10868
gpu_occupancy = 36.0599% 
gpu_tot_occupancy = 30.8973% 
max_total_param_size = 0
gpu_stall_dramfull = 211877
gpu_stall_icnt2sh    = 400575
partiton_level_parallism =       0.6657
partiton_level_parallism_total  =       0.3287
partiton_level_parallism_util =       1.5969
partiton_level_parallism_util_total  =       1.7474
L2_BW  =      22.2784 GB/Sec
L2_BW_total  =      10.8010 GB/Sec
gpu_total_sim_rate=436492

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4232618
	L1I_total_cache_misses = 76543
	L1I_total_cache_miss_rate = 0.0181
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33484
L1D_cache:
	L1D_cache_core[0]: Access = 47340, Miss = 29091, Miss_rate = 0.615, Pending_hits = 2831, Reservation_fails = 18652
	L1D_cache_core[1]: Access = 47021, Miss = 28612, Miss_rate = 0.608, Pending_hits = 3068, Reservation_fails = 23043
	L1D_cache_core[2]: Access = 46573, Miss = 28237, Miss_rate = 0.606, Pending_hits = 3208, Reservation_fails = 23746
	L1D_cache_core[3]: Access = 46701, Miss = 28281, Miss_rate = 0.606, Pending_hits = 3113, Reservation_fails = 20077
	L1D_cache_core[4]: Access = 46814, Miss = 28354, Miss_rate = 0.606, Pending_hits = 3169, Reservation_fails = 20671
	L1D_cache_core[5]: Access = 47151, Miss = 28884, Miss_rate = 0.613, Pending_hits = 2907, Reservation_fails = 19573
	L1D_cache_core[6]: Access = 47039, Miss = 28469, Miss_rate = 0.605, Pending_hits = 2972, Reservation_fails = 19961
	L1D_cache_core[7]: Access = 46851, Miss = 28402, Miss_rate = 0.606, Pending_hits = 3125, Reservation_fails = 21881
	L1D_cache_core[8]: Access = 47442, Miss = 29346, Miss_rate = 0.619, Pending_hits = 2907, Reservation_fails = 21764
	L1D_cache_core[9]: Access = 46194, Miss = 28372, Miss_rate = 0.614, Pending_hits = 3041, Reservation_fails = 24610
	L1D_cache_core[10]: Access = 46127, Miss = 28256, Miss_rate = 0.613, Pending_hits = 3127, Reservation_fails = 23309
	L1D_cache_core[11]: Access = 46957, Miss = 28414, Miss_rate = 0.605, Pending_hits = 2907, Reservation_fails = 20868
	L1D_cache_core[12]: Access = 46749, Miss = 28715, Miss_rate = 0.614, Pending_hits = 2976, Reservation_fails = 19328
	L1D_cache_core[13]: Access = 46491, Miss = 27966, Miss_rate = 0.602, Pending_hits = 3269, Reservation_fails = 18973
	L1D_cache_core[14]: Access = 46459, Miss = 28745, Miss_rate = 0.619, Pending_hits = 3103, Reservation_fails = 23203
	L1D_total_cache_accesses = 701909
	L1D_total_cache_misses = 428144
	L1D_total_cache_miss_rate = 0.6100
	L1D_total_cache_pending_hits = 45723
	L1D_total_cache_reservation_fails = 319659
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 253149
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57208
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45711
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 417913
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 319539
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 253059
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 170834
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10231
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4156075
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 76543
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33484
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 520832
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 253149
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 181077
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4232618

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 235949
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 126
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 83464
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 120
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33484
ctas_completed 10868, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
45657, 27030, 13764, 13764, 13764, 13764, 13764, 13764, 13299, 13299, 13299, 13299, 13299, 13299, 13299, 13299, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 
gpgpu_n_tot_thrd_icount = 267691008
gpgpu_n_tot_w_icount = 8365344
gpgpu_n_stall_shd_mem = 488628
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 417913
gpgpu_n_mem_write_global = 181077
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8333312
gpgpu_n_store_insn = 2897232
gpgpu_n_shmem_insn = 93367248
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8052096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 120848
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36228
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 331552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1708039	W0_Idle:13830432	W0_Scoreboard:10729707	W1:8216	W2:7696	W3:7176	W4:6656	W5:6136	W6:5616	W7:5096	W8:4576	W9:4056	W10:3536	W11:3016	W12:2496	W13:1976	W14:1456	W15:884	W16:575185	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7721571
single_issue_nums: WS0:4348242	WS1:4017102	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3343304 {8:417913,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13037544 {72:181077,}
traffic_breakdown_coretomem[INST_ACC_R] = 231624 {8:28953,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66866080 {40:1671652,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2897232 {8:362154,}
traffic_breakdown_memtocore[INST_ACC_R] = 4632480 {40:115812,}
maxmflatency = 1588 
max_icnt2mem_latency = 1696 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 279 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 67 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1183487 	670794 	163289 	16266 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27566 	1118 	199 	520332 	29805 	30757 	13600 	3376 	1205 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	213972 	238490 	237535 	308491 	791681 	243579 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1541 	398 	50 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       7905      5833      7808      6549      6535      5111      6964      5583      6204      4927      7386      5946      7087      5090      7255      6131
dram[1]:       6307      6339      6643      7135      5735      5848      6085      6255      4880      5205      5431      6111      5082      4970      5901      6171
dram[2]:       5976      7441      6640      8143      5131      6220      5423      7160      4860      6016      5933      7530      5237      6968      6011      7424
dram[3]:       6266      5992      6604      6625      5622      5252      6074      6025      5181      4722      5951      5559      4884      5053      5940      5841
dram[4]:       8081      5775      7765      6686      6379      5040      6649      5633      6014      4721      7074      6167      7162      4660      7531      6177
dram[5]:       6144      6633      6440      7344      5459      5964      5821      6429      4816      5216      5572      6363      5331      5164      6015      6480
maximum mf latency per bank:
dram[0]:       1306      1299      1094      1323      1088      1307      1216      1220      1392      1216      1482      1218      1495      1128      1499      1247
dram[1]:       1252       881      1291      1338      1193      1389      1287      1459      1282      1480      1292      1488      1175       931      1191       927
dram[2]:       1288      1319      1377      1166      1382       996       995      1176       998      1332      1001      1493      1100      1490      1227      1499
dram[3]:        859      1275      1364      1363      1431      1333      1584      1368      1588      1345      1585      1347       834      1082       824      1058
dram[4]:       1234      1214      1176      1263      1044      1271      1169      1208      1314      1213      1447      1210      1457      1164      1441      1177
dram[5]:       1317       938      1343      1208      1308      1321      1381      1346      1387      1509      1389      1555      1078       961      1063       963
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5884521 n_nop=5829791 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.01698
n_activity=281418 dram_eff=0.3551
bk0: 2066a 5869137i bk1: 2748a 5864970i bk2: 1836a 5870326i bk3: 2280a 5868452i bk4: 2180a 5866567i bk5: 2796a 5863022i bk6: 2086a 5866639i bk7: 2644a 5863445i bk8: 2304a 5864374i bk9: 3084a 5859727i bk10: 1720a 5869426i bk11: 2232a 5867175i bk12: 1628a 5871499i bk13: 2216a 5868200i bk14: 1446a 5874599i bk15: 1944a 5872003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.016983 
total_CMD = 5884521 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 5662259 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 5884521 
n_nop = 5829791 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.000813 
CoL_Bus_Util = 0.008491 
Either_Row_CoL_Bus_Util = 0.009301 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000402 
queue_avg = 0.071439 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0714386
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5884521 n_nop=5824338 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.01896
n_activity=301921 dram_eff=0.3695
bk0: 2458a 5865986i bk1: 2840a 5863022i bk2: 2116a 5868025i bk3: 2296a 5866869i bk4: 2542a 5864312i bk5: 2864a 5862474i bk6: 2494a 5865195i bk7: 2624a 5863120i bk8: 2986a 5858315i bk9: 3128a 5858784i bk10: 2222a 5865638i bk11: 2232a 5866521i bk12: 2014a 5868216i bk13: 2264a 5866440i bk14: 1820a 5871633i bk15: 1952a 5871131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.018960 
total_CMD = 5884521 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 5642490 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 5884521 
n_nop = 5824338 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.000751 
CoL_Bus_Util = 0.009480 
Either_Row_CoL_Bus_Util = 0.010227 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000332 
queue_avg = 0.088394 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0883938
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5884521 n_nop=5829661 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.01701
n_activity=281796 dram_eff=0.3552
bk0: 2778a 5864406i bk1: 2074a 5868629i bk2: 2296a 5867770i bk3: 1812a 5870446i bk4: 2802a 5862366i bk5: 2182a 5866413i bk6: 2668a 5864412i bk7: 2068a 5866173i bk8: 3086a 5858831i bk9: 2310a 5863836i bk10: 2320a 5866339i bk11: 1634a 5870094i bk12: 2222a 5867796i bk13: 1634a 5871835i bk14: 1972a 5871862i bk15: 1410a 5875106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.017010 
total_CMD = 5884521 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 5661420 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 5884521 
n_nop = 5829661 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.000824 
CoL_Bus_Util = 0.008505 
Either_Row_CoL_Bus_Util = 0.009323 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000711 
queue_avg = 0.073457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.073457
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5884521 n_nop=5824284 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.01898
n_activity=302088 dram_eff=0.3697
bk0: 2836a 5863432i bk1: 2480a 5866086i bk2: 2320a 5866686i bk3: 2092a 5868001i bk4: 2860a 5861404i bk5: 2562a 5863285i bk6: 2652a 5863428i bk7: 2464a 5864754i bk8: 3128a 5858238i bk9: 2998a 5858190i bk10: 2320a 5865945i bk11: 2136a 5866332i bk12: 2264a 5867441i bk13: 2012a 5868098i bk14: 1984a 5870580i bk15: 1782a 5871800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.018979 
total_CMD = 5884521 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 5642472 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 5884521 
n_nop = 5824284 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.000750 
CoL_Bus_Util = 0.009489 
Either_Row_CoL_Bus_Util = 0.010237 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000282 
queue_avg = 0.091387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0913874
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5884521 n_nop=5830063 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.01691
n_activity=279186 dram_eff=0.3563
bk0: 2044a 5869147i bk1: 2722a 5865121i bk2: 1832a 5870284i bk3: 2272a 5868429i bk4: 2148a 5866822i bk5: 2794a 5863396i bk6: 2080a 5867074i bk7: 2640a 5864638i bk8: 2288a 5864550i bk9: 3086a 5858584i bk10: 1678a 5870691i bk11: 2232a 5866868i bk12: 1636a 5871704i bk13: 2214a 5868078i bk14: 1428a 5874389i bk15: 1940a 5871594i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.016906 
total_CMD = 5884521 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 5664184 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 5884521 
n_nop = 5830063 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.000807 
CoL_Bus_Util = 0.008453 
Either_Row_CoL_Bus_Util = 0.009254 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000551 
queue_avg = 0.071602 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0716024
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5884521 n_nop=5824879 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.01882
n_activity=297925 dram_eff=0.3716
bk0: 2458a 5865459i bk1: 2724a 5863594i bk2: 2112a 5868198i bk3: 2296a 5866431i bk4: 2546a 5863877i bk5: 2836a 5862398i bk6: 2486a 5864904i bk7: 2628a 5862338i bk8: 2968a 5858557i bk9: 3104a 5858742i bk10: 2152a 5866979i bk11: 2232a 5866918i bk12: 2008a 5868215i bk13: 2240a 5867609i bk14: 1796a 5872235i bk15: 1952a 5870961i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.018815 
total_CMD = 5884521 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 5645704 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 5884521 
n_nop = 5824879 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.000731 
CoL_Bus_Util = 0.009408 
Either_Row_CoL_Bus_Util = 0.010135 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000285 
queue_avg = 0.089094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0890937

========= L2 cache stats =========
L2_cache_bank[0]: Access = 159002, Miss = 16148, Miss_rate = 0.102, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 188888, Miss = 19960, Miss_rate = 0.106, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 173800, Miss = 18936, Miss_rate = 0.109, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 197122, Miss = 20200, Miss_rate = 0.102, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 186850, Miss = 20152, Miss_rate = 0.108, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 159592, Miss = 16034, Miss_rate = 0.100, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 194994, Miss = 20364, Miss_rate = 0.104, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 175900, Miss = 18838, Miss_rate = 0.107, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 157076, Miss = 16026, Miss_rate = 0.102, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 187576, Miss = 19908, Miss_rate = 0.106, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 174644, Miss = 18828, Miss_rate = 0.108, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 194204, Miss = 20012, Miss_rate = 0.103, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 2149648
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1049
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1378179
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 358540
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 104416
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1671652
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 362154
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 115812
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.080
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=2149648
icnt_total_pkts_simt_to_mem=809035
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 56.6334
	minimum = 5
	maximum = 317
Network latency average = 52.4989
	minimum = 5
	maximum = 317
Slowest packet = 2771259
Flit latency average = 49.8777
	minimum = 5
	maximum = 317
Slowest flit = 2951760
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.110605
	minimum = 0 (at node 15)
	maximum = 0.413302 (at node 19)
Accepted packet rate average = 0.110605
	minimum = 0 (at node 15)
	maximum = 0.180523 (at node 0)
Injected flit rate average = 0.116939
	minimum = 0 (at node 15)
	maximum = 0.413302 (at node 19)
Accepted flit rate average= 0.116939
	minimum = 0 (at node 15)
	maximum = 0.180523 (at node 0)
Injected packet length average = 1.05727
Accepted packet length average = 1.05727
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.9256 (78 samples)
	minimum = 5 (78 samples)
	maximum = 246.5 (78 samples)
Network latency average = 22.4091 (78 samples)
	minimum = 5 (78 samples)
	maximum = 243.615 (78 samples)
Flit latency average = 21.4588 (78 samples)
	minimum = 5 (78 samples)
	maximum = 243.09 (78 samples)
Fragmentation average = 0.00257754 (78 samples)
	minimum = 0 (78 samples)
	maximum = 53.2564 (78 samples)
Injected packet rate average = 0.0675006 (78 samples)
	minimum = 0.0208093 (78 samples)
	maximum = 0.189346 (78 samples)
Accepted packet rate average = 0.0675006 (78 samples)
	minimum = 0.0203273 (78 samples)
	maximum = 0.107458 (78 samples)
Injected flit rate average = 0.0718418 (78 samples)
	minimum = 0.0269624 (78 samples)
	maximum = 0.189528 (78 samples)
Accepted flit rate average = 0.0718418 (78 samples)
	minimum = 0.0270986 (78 samples)
	maximum = 0.107458 (78 samples)
Injected packet size average = 1.06431 (78 samples)
Accepted packet size average = 1.06431 (78 samples)
Hops average = 1 (78 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 48 sec (588 sec)
gpgpu_simulation_rate = 436492 (inst/sec)
gpgpu_simulation_rate = 3249 (cycle/sec)
gpgpu_silicon_slowdown = 92336x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a30717d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 79 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 79: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 79 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 1937078
gpu_tot_sim_insn = 256677528
gpu_tot_ipc =     132.5076
gpu_tot_issued_cta = 10869
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.8533% 
max_total_param_size = 0
gpu_stall_dramfull = 211877
gpu_stall_icnt2sh    = 400575
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3242
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7473
L2_BW  =       0.0515 GB/Sec
L2_BW_total  =      10.6542 GB/Sec
gpu_total_sim_rate=435046

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4234290
	L1I_total_cache_misses = 76555
	L1I_total_cache_miss_rate = 0.0181
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33484
L1D_cache:
	L1D_cache_core[0]: Access = 47340, Miss = 29091, Miss_rate = 0.615, Pending_hits = 2831, Reservation_fails = 18652
	L1D_cache_core[1]: Access = 47021, Miss = 28612, Miss_rate = 0.608, Pending_hits = 3068, Reservation_fails = 23043
	L1D_cache_core[2]: Access = 46573, Miss = 28237, Miss_rate = 0.606, Pending_hits = 3208, Reservation_fails = 23746
	L1D_cache_core[3]: Access = 46701, Miss = 28281, Miss_rate = 0.606, Pending_hits = 3113, Reservation_fails = 20077
	L1D_cache_core[4]: Access = 46814, Miss = 28354, Miss_rate = 0.606, Pending_hits = 3169, Reservation_fails = 20671
	L1D_cache_core[5]: Access = 47151, Miss = 28884, Miss_rate = 0.613, Pending_hits = 2907, Reservation_fails = 19573
	L1D_cache_core[6]: Access = 47070, Miss = 28485, Miss_rate = 0.605, Pending_hits = 2972, Reservation_fails = 19961
	L1D_cache_core[7]: Access = 46851, Miss = 28402, Miss_rate = 0.606, Pending_hits = 3125, Reservation_fails = 21881
	L1D_cache_core[8]: Access = 47442, Miss = 29346, Miss_rate = 0.619, Pending_hits = 2907, Reservation_fails = 21764
	L1D_cache_core[9]: Access = 46194, Miss = 28372, Miss_rate = 0.614, Pending_hits = 3041, Reservation_fails = 24610
	L1D_cache_core[10]: Access = 46127, Miss = 28256, Miss_rate = 0.613, Pending_hits = 3127, Reservation_fails = 23309
	L1D_cache_core[11]: Access = 46957, Miss = 28414, Miss_rate = 0.605, Pending_hits = 2907, Reservation_fails = 20868
	L1D_cache_core[12]: Access = 46749, Miss = 28715, Miss_rate = 0.614, Pending_hits = 2976, Reservation_fails = 19328
	L1D_cache_core[13]: Access = 46491, Miss = 27966, Miss_rate = 0.602, Pending_hits = 3269, Reservation_fails = 18973
	L1D_cache_core[14]: Access = 46459, Miss = 28745, Miss_rate = 0.619, Pending_hits = 3103, Reservation_fails = 23203
	L1D_total_cache_accesses = 701940
	L1D_total_cache_misses = 428160
	L1D_total_cache_miss_rate = 0.6100
	L1D_total_cache_pending_hits = 45723
	L1D_total_cache_reservation_fails = 319659
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 253155
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57208
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45711
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 417929
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 319539
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 253065
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 170849
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10231
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4157735
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 76555
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33484
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 520848
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 253155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 181092
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4234290

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 235949
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 126
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 83464
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 120
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33484
ctas_completed 10869, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
45657, 27030, 13764, 13764, 13764, 13764, 13764, 13764, 13299, 13299, 13299, 13299, 13299, 13299, 13299, 13299, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 
gpgpu_n_tot_thrd_icount = 267785376
gpgpu_n_tot_w_icount = 8368293
gpgpu_n_stall_shd_mem = 489132
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 417929
gpgpu_n_mem_write_global = 181092
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8333568
gpgpu_n_store_insn = 2897472
gpgpu_n_shmem_insn = 93371944
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8052192
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 121352
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36228
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 331552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1708039	W0_Idle:13860621	W0_Scoreboard:10749477	W1:8532	W2:7992	W3:7452	W4:6912	W5:6372	W6:5832	W7:5292	W8:4752	W9:4212	W10:3672	W11:3132	W12:2592	W13:2052	W14:1512	W15:918	W16:575496	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7721571
single_issue_nums: WS0:4351191	WS1:4017102	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3343432 {8:417929,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13038624 {72:181092,}
traffic_breakdown_coretomem[INST_ACC_R] = 231720 {8:28965,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66868640 {40:1671716,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2897472 {8:362184,}
traffic_breakdown_memtocore[INST_ACC_R] = 4634400 {40:115860,}
maxmflatency = 1588 
max_icnt2mem_latency = 1696 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 279 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 67 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1183581 	670794 	163289 	16266 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27578 	1118 	199 	520363 	29805 	30757 	13600 	3376 	1205 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	214066 	238490 	237535 	308491 	791681 	243579 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1550 	399 	50 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       7905      5833      7808      6552      6535      5111      6964      5583      6204      4927      7386      5946      7087      5090      7255      6131
dram[1]:       6307      6339      6643      7135      5735      5848      6085      6255      4880      5205      5431      6111      5082      4970      5901      6171
dram[2]:       5976      7441      6644      8143      5131      6220      5423      7160      4860      6016      5933      7530      5237      6968      6011      7424
dram[3]:       6266      5992      6604      6625      5622      5252      6074      6025      5181      4722      5951      5559      4884      5053      5940      5841
dram[4]:       8081      5775      7765      6691      6379      5040      6649      5633      6014      4721      7074      6167      7162      4660      7531      6177
dram[5]:       6144      6633      6440      7344      5459      5964      5821      6429      4816      5216      5572      6363      5331      5164      6015      6480
maximum mf latency per bank:
dram[0]:       1306      1299      1094      1323      1088      1307      1216      1220      1392      1216      1482      1218      1495      1128      1499      1247
dram[1]:       1252       881      1291      1338      1193      1389      1287      1459      1282      1480      1292      1488      1175       931      1191       927
dram[2]:       1288      1319      1377      1166      1382       996       995      1176       998      1332      1001      1493      1100      1490      1227      1499
dram[3]:        859      1275      1364      1363      1431      1333      1584      1368      1588      1345      1585      1347       834      1082       824      1058
dram[4]:       1234      1214      1176      1263      1044      1271      1169      1208      1314      1213      1447      1210      1457      1164      1441      1177
dram[5]:       1317       938      1343      1208      1308      1321      1381      1346      1387      1509      1389      1555      1078       961      1063       963
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5966000 n_nop=5911270 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.01675
n_activity=281418 dram_eff=0.3551
bk0: 2066a 5950616i bk1: 2748a 5946449i bk2: 1836a 5951805i bk3: 2280a 5949931i bk4: 2180a 5948046i bk5: 2796a 5944501i bk6: 2086a 5948118i bk7: 2644a 5944924i bk8: 2304a 5945853i bk9: 3084a 5941206i bk10: 1720a 5950905i bk11: 2232a 5948654i bk12: 1628a 5952978i bk13: 2216a 5949679i bk14: 1446a 5956078i bk15: 1944a 5953482i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.016751 
total_CMD = 5966000 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 5743738 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 5966000 
n_nop = 5911270 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.000802 
CoL_Bus_Util = 0.008375 
Either_Row_CoL_Bus_Util = 0.009174 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000402 
queue_avg = 0.070463 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.070463
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5966000 n_nop=5905817 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.0187
n_activity=301921 dram_eff=0.3695
bk0: 2458a 5947465i bk1: 2840a 5944501i bk2: 2116a 5949504i bk3: 2296a 5948348i bk4: 2542a 5945791i bk5: 2864a 5943953i bk6: 2494a 5946674i bk7: 2624a 5944599i bk8: 2986a 5939794i bk9: 3128a 5940263i bk10: 2222a 5947117i bk11: 2232a 5948000i bk12: 2014a 5949695i bk13: 2264a 5947919i bk14: 1820a 5953112i bk15: 1952a 5952610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.018701 
total_CMD = 5966000 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 5723969 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 5966000 
n_nop = 5905817 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.000741 
CoL_Bus_Util = 0.009350 
Either_Row_CoL_Bus_Util = 0.010088 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000332 
queue_avg = 0.087187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0871866
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5966000 n_nop=5911140 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.01678
n_activity=281796 dram_eff=0.3552
bk0: 2778a 5945885i bk1: 2074a 5950108i bk2: 2296a 5949249i bk3: 1812a 5951925i bk4: 2802a 5943845i bk5: 2182a 5947892i bk6: 2668a 5945891i bk7: 2068a 5947652i bk8: 3086a 5940310i bk9: 2310a 5945315i bk10: 2320a 5947818i bk11: 1634a 5951573i bk12: 2222a 5949275i bk13: 1634a 5953314i bk14: 1972a 5953341i bk15: 1410a 5956585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.016778 
total_CMD = 5966000 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 5742899 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 5966000 
n_nop = 5911140 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.000813 
CoL_Bus_Util = 0.008389 
Either_Row_CoL_Bus_Util = 0.009195 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000711 
queue_avg = 0.072454 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0724537
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5966000 n_nop=5905763 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.01872
n_activity=302088 dram_eff=0.3697
bk0: 2836a 5944911i bk1: 2480a 5947565i bk2: 2320a 5948165i bk3: 2092a 5949480i bk4: 2860a 5942883i bk5: 2562a 5944764i bk6: 2652a 5944907i bk7: 2464a 5946233i bk8: 3128a 5939717i bk9: 2998a 5939669i bk10: 2320a 5947424i bk11: 2136a 5947811i bk12: 2264a 5948920i bk13: 2012a 5949577i bk14: 1984a 5952059i bk15: 1782a 5953279i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.018719 
total_CMD = 5966000 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 5723951 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 5966000 
n_nop = 5905763 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.000740 
CoL_Bus_Util = 0.009360 
Either_Row_CoL_Bus_Util = 0.010097 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000282 
queue_avg = 0.090139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0901393
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5966000 n_nop=5911542 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.01668
n_activity=279186 dram_eff=0.3563
bk0: 2044a 5950626i bk1: 2722a 5946600i bk2: 1832a 5951763i bk3: 2272a 5949908i bk4: 2148a 5948301i bk5: 2794a 5944875i bk6: 2080a 5948553i bk7: 2640a 5946117i bk8: 2288a 5946029i bk9: 3086a 5940063i bk10: 1678a 5952170i bk11: 2232a 5948347i bk12: 1636a 5953183i bk13: 2214a 5949557i bk14: 1428a 5955868i bk15: 1940a 5953073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.016675 
total_CMD = 5966000 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 5745663 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 5966000 
n_nop = 5911542 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.000796 
CoL_Bus_Util = 0.008338 
Either_Row_CoL_Bus_Util = 0.009128 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000551 
queue_avg = 0.070625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0706245
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5966000 n_nop=5906358 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.01856
n_activity=297925 dram_eff=0.3716
bk0: 2458a 5946938i bk1: 2724a 5945073i bk2: 2112a 5949677i bk3: 2296a 5947910i bk4: 2546a 5945356i bk5: 2836a 5943877i bk6: 2486a 5946383i bk7: 2628a 5943817i bk8: 2968a 5940036i bk9: 3104a 5940221i bk10: 2152a 5948458i bk11: 2232a 5948397i bk12: 2008a 5949694i bk13: 2240a 5949088i bk14: 1796a 5953714i bk15: 1952a 5952440i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.018558 
total_CMD = 5966000 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 5727183 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 5966000 
n_nop = 5906358 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.000721 
CoL_Bus_Util = 0.009279 
Either_Row_CoL_Bus_Util = 0.009997 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000285 
queue_avg = 0.087877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.087877

========= L2 cache stats =========
L2_cache_bank[0]: Access = 159010, Miss = 16148, Miss_rate = 0.102, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 188918, Miss = 19960, Miss_rate = 0.106, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 173808, Miss = 18936, Miss_rate = 0.109, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 197122, Miss = 20200, Miss_rate = 0.102, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 186888, Miss = 20152, Miss_rate = 0.108, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 159592, Miss = 16034, Miss_rate = 0.100, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 195002, Miss = 20364, Miss_rate = 0.104, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 175900, Miss = 18838, Miss_rate = 0.107, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 157084, Miss = 16026, Miss_rate = 0.102, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 187610, Miss = 19908, Miss_rate = 0.106, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 174652, Miss = 18828, Miss_rate = 0.108, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 194204, Miss = 20012, Miss_rate = 0.103, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 2149790
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1049
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1378243
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 358570
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 104464
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1671716
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 362184
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 115860
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.079
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=2149790
icnt_total_pkts_simt_to_mem=809093
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2777742
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2958683
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 6)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 6)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 6)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 6)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.6899 (79 samples)
	minimum = 5 (79 samples)
	maximum = 243.532 (79 samples)
Network latency average = 22.1897 (79 samples)
	minimum = 5 (79 samples)
	maximum = 240.608 (79 samples)
Flit latency average = 21.2505 (79 samples)
	minimum = 5 (79 samples)
	maximum = 240.076 (79 samples)
Fragmentation average = 0.00254491 (79 samples)
	minimum = 0 (79 samples)
	maximum = 52.5823 (79 samples)
Injected packet rate average = 0.0666494 (79 samples)
	minimum = 0.0205458 (79 samples)
	maximum = 0.18697 (79 samples)
Accepted packet rate average = 0.0666494 (79 samples)
	minimum = 0.02007 (79 samples)
	maximum = 0.106166 (79 samples)
Injected flit rate average = 0.070936 (79 samples)
	minimum = 0.0266211 (79 samples)
	maximum = 0.187157 (79 samples)
Accepted flit rate average = 0.070936 (79 samples)
	minimum = 0.0267556 (79 samples)
	maximum = 0.106166 (79 samples)
Injected packet size average = 1.06432 (79 samples)
Accepted packet size average = 1.06432 (79 samples)
Hops average = 1 (79 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 50 sec (590 sec)
gpgpu_simulation_rate = 435046 (inst/sec)
gpgpu_simulation_rate = 3283 (cycle/sec)
gpgpu_silicon_slowdown = 91379x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (5,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 80 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 8 bind to kernel 80 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 80 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 80 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 80 '_Z13lud_perimeterPfii'
Destroy streams for kernel 80: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 80 
gpu_sim_cycle = 25519
gpu_sim_insn = 98400
gpu_ipc =       3.8560
gpu_tot_sim_cycle = 1962597
gpu_tot_sim_insn = 256775928
gpu_tot_ipc =     130.8348
gpu_tot_issued_cta = 10874
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.6469% 
max_total_param_size = 0
gpu_stall_dramfull = 211877
gpu_stall_icnt2sh    = 400575
partiton_level_parallism =       0.0301
partiton_level_parallism_total  =       0.3204
partiton_level_parallism_util =       1.0066
partiton_level_parallism_util_total  =       1.7458
L2_BW  =       1.0390 GB/Sec
L2_BW_total  =      10.5292 GB/Sec
gpu_total_sim_rate=433011

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4237340
	L1I_total_cache_misses = 76944
	L1I_total_cache_miss_rate = 0.0182
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33484
L1D_cache:
	L1D_cache_core[0]: Access = 47340, Miss = 29091, Miss_rate = 0.615, Pending_hits = 2831, Reservation_fails = 18652
	L1D_cache_core[1]: Access = 47021, Miss = 28612, Miss_rate = 0.608, Pending_hits = 3068, Reservation_fails = 23043
	L1D_cache_core[2]: Access = 46573, Miss = 28237, Miss_rate = 0.606, Pending_hits = 3208, Reservation_fails = 23746
	L1D_cache_core[3]: Access = 46701, Miss = 28281, Miss_rate = 0.606, Pending_hits = 3113, Reservation_fails = 20077
	L1D_cache_core[4]: Access = 46814, Miss = 28354, Miss_rate = 0.606, Pending_hits = 3169, Reservation_fails = 20671
	L1D_cache_core[5]: Access = 47151, Miss = 28884, Miss_rate = 0.613, Pending_hits = 2907, Reservation_fails = 19573
	L1D_cache_core[6]: Access = 47070, Miss = 28485, Miss_rate = 0.605, Pending_hits = 2972, Reservation_fails = 19961
	L1D_cache_core[7]: Access = 46930, Miss = 28434, Miss_rate = 0.606, Pending_hits = 3125, Reservation_fails = 21881
	L1D_cache_core[8]: Access = 47521, Miss = 29394, Miss_rate = 0.619, Pending_hits = 2907, Reservation_fails = 21764
	L1D_cache_core[9]: Access = 46273, Miss = 28420, Miss_rate = 0.614, Pending_hits = 3041, Reservation_fails = 24610
	L1D_cache_core[10]: Access = 46206, Miss = 28304, Miss_rate = 0.613, Pending_hits = 3127, Reservation_fails = 23309
	L1D_cache_core[11]: Access = 47036, Miss = 28462, Miss_rate = 0.605, Pending_hits = 2907, Reservation_fails = 20868
	L1D_cache_core[12]: Access = 46749, Miss = 28715, Miss_rate = 0.614, Pending_hits = 2976, Reservation_fails = 19328
	L1D_cache_core[13]: Access = 46491, Miss = 27966, Miss_rate = 0.602, Pending_hits = 3269, Reservation_fails = 18973
	L1D_cache_core[14]: Access = 46459, Miss = 28745, Miss_rate = 0.619, Pending_hits = 3103, Reservation_fails = 23203
	L1D_total_cache_accesses = 702335
	L1D_total_cache_misses = 428384
	L1D_total_cache_miss_rate = 0.6099
	L1D_total_cache_pending_hits = 45723
	L1D_total_cache_reservation_fails = 319659
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 253200
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45711
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 418153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 319539
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 253110
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 171004
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10231
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4160396
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 76944
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33484
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 521088
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 253200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 181247
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4237340

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 235949
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 126
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 83464
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 120
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33484
ctas_completed 10874, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
45657, 27030, 13764, 13764, 13764, 13764, 13764, 13764, 13299, 13299, 13299, 13299, 13299, 13299, 13299, 13299, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 
gpgpu_n_tot_thrd_icount = 267978336
gpgpu_n_tot_w_icount = 8374323
gpgpu_n_stall_shd_mem = 490252
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 418153
gpgpu_n_mem_write_global = 181247
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8337408
gpgpu_n_store_insn = 2899952
gpgpu_n_shmem_insn = 93403784
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8053152
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 122472
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36228
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 331552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1708294	W0_Idle:14044042	W0_Scoreboard:10810453	W1:8532	W2:7992	W3:7452	W4:6912	W5:6372	W6:5832	W7:5292	W8:4752	W9:4212	W10:3672	W11:3132	W12:2592	W13:2052	W14:1512	W15:918	W16:581391	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7721706
single_issue_nums: WS0:4357221	WS1:4017102	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3345224 {8:418153,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13049784 {72:181247,}
traffic_breakdown_coretomem[INST_ACC_R] = 234832 {8:29354,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66904480 {40:1672612,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2899952 {8:362494,}
traffic_breakdown_memtocore[INST_ACC_R] = 4696640 {40:117416,}
maxmflatency = 1588 
max_icnt2mem_latency = 1696 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 279 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 67 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1184787 	670794 	163289 	16266 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27964 	1121 	199 	520742 	29805 	30757 	13600 	3376 	1205 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	215272 	238490 	237535 	308491 	791681 	243579 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1581 	399 	50 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       7905      5833      7808      6567      6535      5116      6964      5588      6204      4931      7386      5949      7087      5090      7255      6131
dram[1]:       6307      6339      6643      7150      5735      5848      6085      6255      4880      5205      5431      6111      5082      4970      5901      6171
dram[2]:       5976      7441      6658      8143      5136      6220      5428      7160      4864      6016      5936      7530      5237      6968      6011      7424
dram[3]:       6266      5992      6619      6625      5622      5252      6074      6025      5181      4722      5951      5559      4884      5053      5940      5841
dram[4]:       8081      5775      7765      6708      6379      5045      6649      5639      6014      4726      7074      6168      7162      4660      7531      6177
dram[5]:       6144      6633      6440      7362      5459      5964      5821      6429      4816      5216      5572      6363      5331      5164      6015      6480
maximum mf latency per bank:
dram[0]:       1306      1299      1094      1323      1088      1307      1216      1220      1392      1216      1482      1218      1495      1128      1499      1247
dram[1]:       1252       881      1291      1338      1193      1389      1287      1459      1282      1480      1292      1488      1175       931      1191       927
dram[2]:       1288      1319      1377      1166      1382       996       995      1176       998      1332      1001      1493      1100      1490      1227      1499
dram[3]:        859      1275      1364      1363      1431      1333      1584      1368      1588      1345      1585      1347       834      1082       824      1058
dram[4]:       1234      1214      1176      1263      1044      1271      1169      1208      1314      1213      1447      1210      1457      1164      1441      1177
dram[5]:       1317       938      1343      1208      1308      1321      1381      1346      1387      1509      1389      1555      1078       961      1063       963
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6044596 n_nop=5989866 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.01653
n_activity=281418 dram_eff=0.3551
bk0: 2066a 6029212i bk1: 2748a 6025045i bk2: 1836a 6030401i bk3: 2280a 6028527i bk4: 2180a 6026642i bk5: 2796a 6023097i bk6: 2086a 6026714i bk7: 2644a 6023520i bk8: 2304a 6024449i bk9: 3084a 6019802i bk10: 1720a 6029501i bk11: 2232a 6027250i bk12: 1628a 6031574i bk13: 2216a 6028275i bk14: 1446a 6034674i bk15: 1944a 6032078i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.016533 
total_CMD = 6044596 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 5822334 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 6044596 
n_nop = 5989866 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.000791 
CoL_Bus_Util = 0.008267 
Either_Row_CoL_Bus_Util = 0.009054 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000402 
queue_avg = 0.069547 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0695468
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6044596 n_nop=5984413 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.01846
n_activity=301921 dram_eff=0.3695
bk0: 2458a 6026061i bk1: 2840a 6023097i bk2: 2116a 6028100i bk3: 2296a 6026944i bk4: 2542a 6024387i bk5: 2864a 6022549i bk6: 2494a 6025270i bk7: 2624a 6023195i bk8: 2986a 6018390i bk9: 3128a 6018859i bk10: 2222a 6025713i bk11: 2232a 6026596i bk12: 2014a 6028291i bk13: 2264a 6026515i bk14: 1820a 6031708i bk15: 1952a 6031206i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.018458 
total_CMD = 6044596 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 5802565 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 6044596 
n_nop = 5984413 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.000731 
CoL_Bus_Util = 0.009229 
Either_Row_CoL_Bus_Util = 0.009956 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000332 
queue_avg = 0.086053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0860529
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6044596 n_nop=5989736 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.01656
n_activity=281796 dram_eff=0.3552
bk0: 2778a 6024481i bk1: 2074a 6028704i bk2: 2296a 6027845i bk3: 1812a 6030521i bk4: 2802a 6022441i bk5: 2182a 6026488i bk6: 2668a 6024487i bk7: 2068a 6026248i bk8: 3086a 6018906i bk9: 2310a 6023911i bk10: 2320a 6026414i bk11: 1634a 6030169i bk12: 2222a 6027871i bk13: 1634a 6031910i bk14: 1972a 6031937i bk15: 1410a 6035181i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.016560 
total_CMD = 6044596 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 5821495 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 6044596 
n_nop = 5989736 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.000802 
CoL_Bus_Util = 0.008280 
Either_Row_CoL_Bus_Util = 0.009076 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000711 
queue_avg = 0.071512 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0715116
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6044596 n_nop=5984359 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.01848
n_activity=302088 dram_eff=0.3697
bk0: 2836a 6023507i bk1: 2480a 6026161i bk2: 2320a 6026761i bk3: 2092a 6028076i bk4: 2860a 6021479i bk5: 2562a 6023360i bk6: 2652a 6023503i bk7: 2464a 6024829i bk8: 3128a 6018313i bk9: 2998a 6018265i bk10: 2320a 6026020i bk11: 2136a 6026407i bk12: 2264a 6027516i bk13: 2012a 6028173i bk14: 1984a 6030655i bk15: 1782a 6031875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.018476 
total_CMD = 6044596 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 5802547 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 6044596 
n_nop = 5984359 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.000730 
CoL_Bus_Util = 0.009238 
Either_Row_CoL_Bus_Util = 0.009965 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000282 
queue_avg = 0.088967 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0889672
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6044596 n_nop=5990138 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.01646
n_activity=279186 dram_eff=0.3563
bk0: 2044a 6029222i bk1: 2722a 6025196i bk2: 1832a 6030359i bk3: 2272a 6028504i bk4: 2148a 6026897i bk5: 2794a 6023471i bk6: 2080a 6027149i bk7: 2640a 6024713i bk8: 2288a 6024625i bk9: 3086a 6018659i bk10: 1678a 6030766i bk11: 2232a 6026943i bk12: 1636a 6031779i bk13: 2214a 6028153i bk14: 1428a 6034464i bk15: 1940a 6031669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.016458 
total_CMD = 6044596 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 5824259 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 6044596 
n_nop = 5990138 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.000785 
CoL_Bus_Util = 0.008229 
Either_Row_CoL_Bus_Util = 0.009009 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000551 
queue_avg = 0.069706 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0697062
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6044596 n_nop=5984954 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.01832
n_activity=297925 dram_eff=0.3716
bk0: 2458a 6025534i bk1: 2724a 6023669i bk2: 2112a 6028273i bk3: 2296a 6026506i bk4: 2546a 6023952i bk5: 2836a 6022473i bk6: 2486a 6024979i bk7: 2628a 6022413i bk8: 2968a 6018632i bk9: 3104a 6018817i bk10: 2152a 6027054i bk11: 2232a 6026993i bk12: 2008a 6028290i bk13: 2240a 6027684i bk14: 1796a 6032310i bk15: 1952a 6031036i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.018317 
total_CMD = 6044596 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 5805779 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 6044596 
n_nop = 5984954 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.000711 
CoL_Bus_Util = 0.009158 
Either_Row_CoL_Bus_Util = 0.009867 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000285 
queue_avg = 0.086734 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0867343

========= L2 cache stats =========
L2_cache_bank[0]: Access = 159150, Miss = 16148, Miss_rate = 0.101, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 189350, Miss = 19960, Miss_rate = 0.105, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 173928, Miss = 18936, Miss_rate = 0.109, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 197402, Miss = 20200, Miss_rate = 0.102, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 187280, Miss = 20152, Miss_rate = 0.108, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 159712, Miss = 16034, Miss_rate = 0.100, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 195242, Miss = 20364, Miss_rate = 0.104, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 176020, Miss = 18838, Miss_rate = 0.107, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 157204, Miss = 16026, Miss_rate = 0.102, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 188016, Miss = 19908, Miss_rate = 0.106, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 174788, Miss = 18828, Miss_rate = 0.108, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 194460, Miss = 20012, Miss_rate = 0.103, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 2152552
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1047
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1379139
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 358880
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 106020
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1672612
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 362494
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 117416
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.078
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=2152552
icnt_total_pkts_simt_to_mem=810016
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04561
	minimum = 5
	maximum = 8
Network latency average = 5.04561
	minimum = 5
	maximum = 8
Slowest packet = 2777794
Flit latency average = 5.00163
	minimum = 5
	maximum = 8
Slowest flit = 2958886
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00512327
	minimum = 0 (at node 0)
	maximum = 0.0169286 (at node 16)
Accepted packet rate average = 0.00512327
	minimum = 0 (at node 0)
	maximum = 0.0221796 (at node 9)
Injected flit rate average = 0.00534823
	minimum = 0 (at node 0)
	maximum = 0.0169286 (at node 16)
Accepted flit rate average= 0.00534823
	minimum = 0 (at node 0)
	maximum = 0.0221796 (at node 9)
Injected packet length average = 1.04391
Accepted packet length average = 1.04391
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.4568 (80 samples)
	minimum = 5 (80 samples)
	maximum = 240.588 (80 samples)
Network latency average = 21.9754 (80 samples)
	minimum = 5 (80 samples)
	maximum = 237.7 (80 samples)
Flit latency average = 21.0474 (80 samples)
	minimum = 5 (80 samples)
	maximum = 237.175 (80 samples)
Fragmentation average = 0.0025131 (80 samples)
	minimum = 0 (80 samples)
	maximum = 51.925 (80 samples)
Injected packet rate average = 0.0658803 (80 samples)
	minimum = 0.020289 (80 samples)
	maximum = 0.184844 (80 samples)
Accepted packet rate average = 0.0658803 (80 samples)
	minimum = 0.0198191 (80 samples)
	maximum = 0.105116 (80 samples)
Injected flit rate average = 0.0701162 (80 samples)
	minimum = 0.0262883 (80 samples)
	maximum = 0.185029 (80 samples)
Accepted flit rate average = 0.0701162 (80 samples)
	minimum = 0.0264212 (80 samples)
	maximum = 0.105116 (80 samples)
Injected packet size average = 1.0643 (80 samples)
Accepted packet size average = 1.0643 (80 samples)
Hops average = 1 (80 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 53 sec (593 sec)
gpgpu_simulation_rate = 433011 (inst/sec)
gpgpu_simulation_rate = 3309 (cycle/sec)
gpgpu_silicon_slowdown = 90661x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (5,5,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 13 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 81 '_Z12lud_internalPfii'
Destroy streams for kernel 81: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 81 
gpu_sim_cycle = 2870
gpu_sim_insn = 595200
gpu_ipc =     207.3868
gpu_tot_sim_cycle = 1965467
gpu_tot_sim_insn = 257371128
gpu_tot_ipc =     130.9466
gpu_tot_issued_cta = 10899
gpu_occupancy = 26.1583% 
gpu_tot_occupancy = 30.6372% 
max_total_param_size = 0
gpu_stall_dramfull = 211877
gpu_stall_icnt2sh    = 401194
partiton_level_parallism =       0.4840
partiton_level_parallism_total  =       0.3206
partiton_level_parallism_util =       1.4856
partiton_level_parallism_util_total  =       1.7451
L2_BW  =      15.9086 GB/Sec
L2_BW_total  =      10.5370 GB/Sec
gpu_total_sim_rate=433284

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4246740
	L1I_total_cache_misses = 77208
	L1I_total_cache_miss_rate = 0.0182
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33484
L1D_cache:
	L1D_cache_core[0]: Access = 47468, Miss = 29171, Miss_rate = 0.615, Pending_hits = 2847, Reservation_fails = 18652
	L1D_cache_core[1]: Access = 47149, Miss = 28692, Miss_rate = 0.609, Pending_hits = 3084, Reservation_fails = 23043
	L1D_cache_core[2]: Access = 46701, Miss = 28285, Miss_rate = 0.606, Pending_hits = 3224, Reservation_fails = 23746
	L1D_cache_core[3]: Access = 46829, Miss = 28361, Miss_rate = 0.606, Pending_hits = 3129, Reservation_fails = 20077
	L1D_cache_core[4]: Access = 46942, Miss = 28434, Miss_rate = 0.606, Pending_hits = 3185, Reservation_fails = 20671
	L1D_cache_core[5]: Access = 47279, Miss = 28964, Miss_rate = 0.613, Pending_hits = 2923, Reservation_fails = 19573
	L1D_cache_core[6]: Access = 47198, Miss = 28565, Miss_rate = 0.605, Pending_hits = 2988, Reservation_fails = 19961
	L1D_cache_core[7]: Access = 46994, Miss = 28466, Miss_rate = 0.606, Pending_hits = 3125, Reservation_fails = 21881
	L1D_cache_core[8]: Access = 47585, Miss = 29442, Miss_rate = 0.619, Pending_hits = 2907, Reservation_fails = 21764
	L1D_cache_core[9]: Access = 46337, Miss = 28468, Miss_rate = 0.614, Pending_hits = 3041, Reservation_fails = 24610
	L1D_cache_core[10]: Access = 46270, Miss = 28352, Miss_rate = 0.613, Pending_hits = 3127, Reservation_fails = 23309
	L1D_cache_core[11]: Access = 47100, Miss = 28510, Miss_rate = 0.605, Pending_hits = 2907, Reservation_fails = 20868
	L1D_cache_core[12]: Access = 46877, Miss = 28763, Miss_rate = 0.614, Pending_hits = 2992, Reservation_fails = 19328
	L1D_cache_core[13]: Access = 46619, Miss = 28046, Miss_rate = 0.602, Pending_hits = 3285, Reservation_fails = 18973
	L1D_cache_core[14]: Access = 46587, Miss = 28825, Miss_rate = 0.619, Pending_hits = 3119, Reservation_fails = 23203
	L1D_total_cache_accesses = 703935
	L1D_total_cache_misses = 429344
	L1D_total_cache_miss_rate = 0.6099
	L1D_total_cache_pending_hits = 45883
	L1D_total_cache_reservation_fails = 319659
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 253800
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 419113
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 319539
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 253710
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 171404
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10231
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4169532
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 77208
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33484
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 522288
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 253800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 181647
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4246740

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 235949
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 126
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 83464
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 120
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33484
ctas_completed 10899, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
45750, 27123, 13857, 13857, 13857, 13857, 13857, 13857, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 
gpgpu_n_tot_thrd_icount = 268573536
gpgpu_n_tot_w_icount = 8392923
gpgpu_n_stall_shd_mem = 491052
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 419113
gpgpu_n_mem_write_global = 181647
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8356608
gpgpu_n_store_insn = 2906352
gpgpu_n_shmem_insn = 93621384
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8072352
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 122472
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36228
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 332352
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1711824	W0_Idle:14058836	W0_Scoreboard:10849269	W1:8532	W2:7992	W3:7452	W4:6912	W5:6372	W6:5832	W7:5292	W8:4752	W9:4212	W10:3672	W11:3132	W12:2592	W13:2052	W14:1512	W15:918	W16:581391	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7740306
single_issue_nums: WS0:4366521	WS1:4026402	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3352904 {8:419113,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13078584 {72:181647,}
traffic_breakdown_coretomem[INST_ACC_R] = 235064 {8:29383,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67058080 {40:1676452,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2906352 {8:363294,}
traffic_breakdown_memtocore[INST_ACC_R] = 4701280 {40:117532,}
maxmflatency = 1588 
max_icnt2mem_latency = 1696 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 279 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 67 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1187141 	673080 	163289 	16266 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27990 	1124 	199 	522102 	29805 	30757 	13600 	3376 	1205 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	215557 	238609 	237842 	309607 	794412 	243661 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1584 	402 	50 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       7905      5833      7808      6576      6535      5153      6964      5643      6204      4966      7386      5972      7087      5090      7255      6131
dram[1]:       6307      6339      6643      7205      5735      5886      6085      6292      4880      5248      5431      6130      5082      4970      5901      6171
dram[2]:       5976      7441      6667      8143      5170      6220      5480      7160      4897      6016      5957      7530      5237      6968      6011      7424
dram[3]:       6266      5992      6669      6625      5658      5252      6110      6025      5220      4722      5970      5559      4884      5053      5940      5841
dram[4]:       8081      5775      7765      6719      6379      5081      6649      5689      6014      4759      7074      6182      7162      4660      7531      6177
dram[5]:       6144      6633      6440      7434      5459      5998      5821      6460      4816      5253      5572      6376      5331      5164      6015      6480
maximum mf latency per bank:
dram[0]:       1306      1299      1094      1323      1088      1307      1216      1220      1392      1216      1482      1218      1495      1128      1499      1247
dram[1]:       1252       881      1291      1338      1193      1389      1287      1459      1282      1480      1292      1488      1175       931      1191       927
dram[2]:       1288      1319      1377      1166      1382       996       995      1176       998      1332      1001      1493      1100      1490      1227      1499
dram[3]:        859      1275      1364      1363      1431      1333      1584      1368      1588      1345      1585      1347       834      1082       824      1058
dram[4]:       1234      1214      1176      1263      1044      1271      1169      1208      1314      1213      1447      1210      1457      1164      1441      1177
dram[5]:       1317       938      1343      1208      1308      1321      1381      1346      1387      1509      1389      1555      1078       961      1063       963
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6053433 n_nop=5998703 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.01651
n_activity=281418 dram_eff=0.3551
bk0: 2066a 6038049i bk1: 2748a 6033882i bk2: 1836a 6039238i bk3: 2280a 6037364i bk4: 2180a 6035479i bk5: 2796a 6031934i bk6: 2086a 6035551i bk7: 2644a 6032357i bk8: 2304a 6033286i bk9: 3084a 6028639i bk10: 1720a 6038338i bk11: 2232a 6036087i bk12: 1628a 6040411i bk13: 2216a 6037112i bk14: 1446a 6043511i bk15: 1944a 6040915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.016509 
total_CMD = 6053433 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 5831171 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 6053433 
n_nop = 5998703 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.000790 
CoL_Bus_Util = 0.008254 
Either_Row_CoL_Bus_Util = 0.009041 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000402 
queue_avg = 0.069445 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0694452
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6053433 n_nop=5993250 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.01843
n_activity=301921 dram_eff=0.3695
bk0: 2458a 6034898i bk1: 2840a 6031934i bk2: 2116a 6036937i bk3: 2296a 6035781i bk4: 2542a 6033224i bk5: 2864a 6031386i bk6: 2494a 6034107i bk7: 2624a 6032032i bk8: 2986a 6027227i bk9: 3128a 6027696i bk10: 2222a 6034550i bk11: 2232a 6035433i bk12: 2014a 6037128i bk13: 2264a 6035352i bk14: 1820a 6040545i bk15: 1952a 6040043i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.018431 
total_CMD = 6053433 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 5811402 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 6053433 
n_nop = 5993250 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.000730 
CoL_Bus_Util = 0.009215 
Either_Row_CoL_Bus_Util = 0.009942 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000332 
queue_avg = 0.085927 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0859273
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6053433 n_nop=5998573 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.01654
n_activity=281796 dram_eff=0.3552
bk0: 2778a 6033318i bk1: 2074a 6037541i bk2: 2296a 6036682i bk3: 1812a 6039358i bk4: 2802a 6031278i bk5: 2182a 6035325i bk6: 2668a 6033324i bk7: 2068a 6035085i bk8: 3086a 6027743i bk9: 2310a 6032748i bk10: 2320a 6035251i bk11: 1634a 6039006i bk12: 2222a 6036708i bk13: 1634a 6040747i bk14: 1972a 6040774i bk15: 1410a 6044018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.016536 
total_CMD = 6053433 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 5830332 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 6053433 
n_nop = 5998573 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.000801 
CoL_Bus_Util = 0.008268 
Either_Row_CoL_Bus_Util = 0.009063 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000711 
queue_avg = 0.071407 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0714073
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6053433 n_nop=5993196 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.01845
n_activity=302088 dram_eff=0.3697
bk0: 2836a 6032344i bk1: 2480a 6034998i bk2: 2320a 6035598i bk3: 2092a 6036913i bk4: 2860a 6030316i bk5: 2562a 6032197i bk6: 2652a 6032340i bk7: 2464a 6033666i bk8: 3128a 6027150i bk9: 2998a 6027102i bk10: 2320a 6034857i bk11: 2136a 6035244i bk12: 2264a 6036353i bk13: 2012a 6037010i bk14: 1984a 6039492i bk15: 1782a 6040712i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.018449 
total_CMD = 6053433 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 5811384 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 6053433 
n_nop = 5993196 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.000729 
CoL_Bus_Util = 0.009225 
Either_Row_CoL_Bus_Util = 0.009951 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000282 
queue_avg = 0.088837 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0888374
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6053433 n_nop=5998975 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.01643
n_activity=279186 dram_eff=0.3563
bk0: 2044a 6038059i bk1: 2722a 6034033i bk2: 1832a 6039196i bk3: 2272a 6037341i bk4: 2148a 6035734i bk5: 2794a 6032308i bk6: 2080a 6035986i bk7: 2640a 6033550i bk8: 2288a 6033462i bk9: 3086a 6027496i bk10: 1678a 6039603i bk11: 2232a 6035780i bk12: 1636a 6040616i bk13: 2214a 6036990i bk14: 1428a 6043301i bk15: 1940a 6040506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.016434 
total_CMD = 6053433 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 5833096 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 6053433 
n_nop = 5998975 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.000784 
CoL_Bus_Util = 0.008217 
Either_Row_CoL_Bus_Util = 0.008996 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000551 
queue_avg = 0.069604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0696045
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6053433 n_nop=5993791 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.01829
n_activity=297925 dram_eff=0.3716
bk0: 2458a 6034371i bk1: 2724a 6032506i bk2: 2112a 6037110i bk3: 2296a 6035343i bk4: 2546a 6032789i bk5: 2836a 6031310i bk6: 2486a 6033816i bk7: 2628a 6031250i bk8: 2968a 6027469i bk9: 3104a 6027654i bk10: 2152a 6035891i bk11: 2232a 6035830i bk12: 2008a 6037127i bk13: 2240a 6036521i bk14: 1796a 6041147i bk15: 1952a 6039873i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.018290 
total_CMD = 6053433 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 5814616 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 6053433 
n_nop = 5993791 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.000710 
CoL_Bus_Util = 0.009145 
Either_Row_CoL_Bus_Util = 0.009853 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000285 
queue_avg = 0.086608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0866077

========= L2 cache stats =========
L2_cache_bank[0]: Access = 159150, Miss = 16148, Miss_rate = 0.101, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 190004, Miss = 19960, Miss_rate = 0.105, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 173928, Miss = 18936, Miss_rate = 0.109, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 198294, Miss = 20200, Miss_rate = 0.102, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 187934, Miss = 20152, Miss_rate = 0.107, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 159756, Miss = 16034, Miss_rate = 0.100, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 196130, Miss = 20364, Miss_rate = 0.104, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 176064, Miss = 18838, Miss_rate = 0.107, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 157204, Miss = 16026, Miss_rate = 0.102, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 188684, Miss = 19908, Miss_rate = 0.106, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 174788, Miss = 18828, Miss_rate = 0.108, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 195372, Miss = 20012, Miss_rate = 0.102, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 2157308
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1045
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1382979
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 359680
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 106136
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1676452
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 363294
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 117532
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.078
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=2157308
icnt_total_pkts_simt_to_mem=811805
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 53.7702
	minimum = 5
	maximum = 142
Network latency average = 50.4819
	minimum = 5
	maximum = 127
Slowest packet = 2782573
Flit latency average = 47.6492
	minimum = 5
	maximum = 127
Slowest flit = 2965759
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0793006
	minimum = 0 (at node 15)
	maximum = 0.31777 (at node 26)
Accepted packet rate average = 0.0793006
	minimum = 0 (at node 15)
	maximum = 0.139373 (at node 6)
Injected flit rate average = 0.0844625
	minimum = 0 (at node 15)
	maximum = 0.31777 (at node 26)
Accepted flit rate average= 0.0844625
	minimum = 0 (at node 15)
	maximum = 0.139373 (at node 6)
Injected packet length average = 1.06509
Accepted packet length average = 1.06509
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.8311 (81 samples)
	minimum = 5 (81 samples)
	maximum = 239.37 (81 samples)
Network latency average = 22.3273 (81 samples)
	minimum = 5 (81 samples)
	maximum = 236.333 (81 samples)
Flit latency average = 21.3758 (81 samples)
	minimum = 5 (81 samples)
	maximum = 235.815 (81 samples)
Fragmentation average = 0.00248207 (81 samples)
	minimum = 0 (81 samples)
	maximum = 51.284 (81 samples)
Injected packet rate average = 0.066046 (81 samples)
	minimum = 0.0200385 (81 samples)
	maximum = 0.186485 (81 samples)
Accepted packet rate average = 0.066046 (81 samples)
	minimum = 0.0195744 (81 samples)
	maximum = 0.105539 (81 samples)
Injected flit rate average = 0.0702933 (81 samples)
	minimum = 0.0259637 (81 samples)
	maximum = 0.186668 (81 samples)
Accepted flit rate average = 0.0702933 (81 samples)
	minimum = 0.026095 (81 samples)
	maximum = 0.105539 (81 samples)
Injected packet size average = 1.06431 (81 samples)
Accepted packet size average = 1.06431 (81 samples)
Hops average = 1 (81 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 54 sec (594 sec)
gpgpu_simulation_rate = 433284 (inst/sec)
gpgpu_simulation_rate = 3308 (cycle/sec)
gpgpu_silicon_slowdown = 90689x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a30717d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 82 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 82: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 82 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 1991922
gpu_tot_sim_insn = 257391008
gpu_tot_ipc =     129.2174
gpu_tot_issued_cta = 10900
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.5941% 
max_total_param_size = 0
gpu_stall_dramfull = 211877
gpu_stall_icnt2sh    = 401194
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3164
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7450
L2_BW  =       0.0515 GB/Sec
L2_BW_total  =      10.3978 GB/Sec
gpu_total_sim_rate=431864

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4248412
	L1I_total_cache_misses = 77220
	L1I_total_cache_miss_rate = 0.0182
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33484
L1D_cache:
	L1D_cache_core[0]: Access = 47468, Miss = 29171, Miss_rate = 0.615, Pending_hits = 2847, Reservation_fails = 18652
	L1D_cache_core[1]: Access = 47149, Miss = 28692, Miss_rate = 0.609, Pending_hits = 3084, Reservation_fails = 23043
	L1D_cache_core[2]: Access = 46701, Miss = 28285, Miss_rate = 0.606, Pending_hits = 3224, Reservation_fails = 23746
	L1D_cache_core[3]: Access = 46829, Miss = 28361, Miss_rate = 0.606, Pending_hits = 3129, Reservation_fails = 20077
	L1D_cache_core[4]: Access = 46942, Miss = 28434, Miss_rate = 0.606, Pending_hits = 3185, Reservation_fails = 20671
	L1D_cache_core[5]: Access = 47279, Miss = 28964, Miss_rate = 0.613, Pending_hits = 2923, Reservation_fails = 19573
	L1D_cache_core[6]: Access = 47198, Miss = 28565, Miss_rate = 0.605, Pending_hits = 2988, Reservation_fails = 19961
	L1D_cache_core[7]: Access = 47025, Miss = 28482, Miss_rate = 0.606, Pending_hits = 3125, Reservation_fails = 21881
	L1D_cache_core[8]: Access = 47585, Miss = 29442, Miss_rate = 0.619, Pending_hits = 2907, Reservation_fails = 21764
	L1D_cache_core[9]: Access = 46337, Miss = 28468, Miss_rate = 0.614, Pending_hits = 3041, Reservation_fails = 24610
	L1D_cache_core[10]: Access = 46270, Miss = 28352, Miss_rate = 0.613, Pending_hits = 3127, Reservation_fails = 23309
	L1D_cache_core[11]: Access = 47100, Miss = 28510, Miss_rate = 0.605, Pending_hits = 2907, Reservation_fails = 20868
	L1D_cache_core[12]: Access = 46877, Miss = 28763, Miss_rate = 0.614, Pending_hits = 2992, Reservation_fails = 19328
	L1D_cache_core[13]: Access = 46619, Miss = 28046, Miss_rate = 0.602, Pending_hits = 3285, Reservation_fails = 18973
	L1D_cache_core[14]: Access = 46587, Miss = 28825, Miss_rate = 0.619, Pending_hits = 3119, Reservation_fails = 23203
	L1D_total_cache_accesses = 703966
	L1D_total_cache_misses = 429360
	L1D_total_cache_miss_rate = 0.6099
	L1D_total_cache_pending_hits = 45883
	L1D_total_cache_reservation_fails = 319659
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 253806
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 419129
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 319539
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 253716
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 171419
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10231
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4171192
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 77220
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33484
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 522304
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 253806
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 181662
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4248412

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 235949
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 126
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 83464
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 120
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33484
ctas_completed 10900, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
45750, 27123, 13857, 13857, 13857, 13857, 13857, 13857, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 
gpgpu_n_tot_thrd_icount = 268667904
gpgpu_n_tot_w_icount = 8395872
gpgpu_n_stall_shd_mem = 491556
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 419129
gpgpu_n_mem_write_global = 181662
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8356864
gpgpu_n_store_insn = 2906592
gpgpu_n_shmem_insn = 93626080
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8072448
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 122976
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36228
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 332352
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1711824	W0_Idle:14089025	W0_Scoreboard:10869039	W1:8848	W2:8288	W3:7728	W4:7168	W5:6608	W6:6048	W7:5488	W8:4928	W9:4368	W10:3808	W11:3248	W12:2688	W13:2128	W14:1568	W15:952	W16:581702	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7740306
single_issue_nums: WS0:4369470	WS1:4026402	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3353032 {8:419129,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13079664 {72:181662,}
traffic_breakdown_coretomem[INST_ACC_R] = 235160 {8:29395,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67060640 {40:1676516,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2906592 {8:363324,}
traffic_breakdown_memtocore[INST_ACC_R] = 4703200 {40:117580,}
maxmflatency = 1588 
max_icnt2mem_latency = 1696 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 279 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 67 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1187235 	673080 	163289 	16266 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28002 	1124 	199 	522133 	29805 	30757 	13600 	3376 	1205 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	215651 	238609 	237842 	309607 	794412 	243661 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1594 	402 	50 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       7905      5833      7808      6576      6535      5157      6964      5643      6204      4966      7386      5972      7087      5090      7255      6131
dram[1]:       6307      6339      6643      7205      5735      5886      6085      6292      4880      5248      5431      6130      5082      4970      5901      6171
dram[2]:       5976      7441      6667      8143      5173      6220      5480      7160      4897      6016      5957      7530      5237      6968      6011      7424
dram[3]:       6266      5992      6669      6625      5658      5252      6110      6025      5220      4722      5970      5559      4884      5053      5940      5841
dram[4]:       8081      5775      7765      6719      6379      5084      6649      5689      6014      4759      7074      6182      7162      4660      7531      6177
dram[5]:       6144      6633      6440      7434      5459      5998      5821      6460      4816      5253      5572      6376      5331      5164      6015      6480
maximum mf latency per bank:
dram[0]:       1306      1299      1094      1323      1088      1307      1216      1220      1392      1216      1482      1218      1495      1128      1499      1247
dram[1]:       1252       881      1291      1338      1193      1389      1287      1459      1282      1480      1292      1488      1175       931      1191       927
dram[2]:       1288      1319      1377      1166      1382       996       995      1176       998      1332      1001      1493      1100      1490      1227      1499
dram[3]:        859      1275      1364      1363      1431      1333      1584      1368      1588      1345      1585      1347       834      1082       824      1058
dram[4]:       1234      1214      1176      1263      1044      1271      1169      1208      1314      1213      1447      1210      1457      1164      1441      1177
dram[5]:       1317       938      1343      1208      1308      1321      1381      1346      1387      1509      1389      1555      1078       961      1063       963
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6134912 n_nop=6080182 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.01629
n_activity=281418 dram_eff=0.3551
bk0: 2066a 6119528i bk1: 2748a 6115361i bk2: 1836a 6120717i bk3: 2280a 6118843i bk4: 2180a 6116958i bk5: 2796a 6113413i bk6: 2086a 6117030i bk7: 2644a 6113836i bk8: 2304a 6114765i bk9: 3084a 6110118i bk10: 1720a 6119817i bk11: 2232a 6117566i bk12: 1628a 6121890i bk13: 2216a 6118591i bk14: 1446a 6124990i bk15: 1944a 6122394i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.016290 
total_CMD = 6134912 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 5912650 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 6134912 
n_nop = 6080182 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.000780 
CoL_Bus_Util = 0.008145 
Either_Row_CoL_Bus_Util = 0.008921 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000402 
queue_avg = 0.068523 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0685229
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6134912 n_nop=6074729 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.01819
n_activity=301921 dram_eff=0.3695
bk0: 2458a 6116377i bk1: 2840a 6113413i bk2: 2116a 6118416i bk3: 2296a 6117260i bk4: 2542a 6114703i bk5: 2864a 6112865i bk6: 2494a 6115586i bk7: 2624a 6113511i bk8: 2986a 6108706i bk9: 3128a 6109175i bk10: 2222a 6116029i bk11: 2232a 6116912i bk12: 2014a 6118607i bk13: 2264a 6116831i bk14: 1820a 6122024i bk15: 1952a 6121522i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.018186 
total_CMD = 6134912 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 5892881 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 6134912 
n_nop = 6074729 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.000720 
CoL_Bus_Util = 0.009093 
Either_Row_CoL_Bus_Util = 0.009810 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000332 
queue_avg = 0.084786 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0847861
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6134912 n_nop=6080052 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.01632
n_activity=281796 dram_eff=0.3552
bk0: 2778a 6114797i bk1: 2074a 6119020i bk2: 2296a 6118161i bk3: 1812a 6120837i bk4: 2802a 6112757i bk5: 2182a 6116804i bk6: 2668a 6114803i bk7: 2068a 6116564i bk8: 3086a 6109222i bk9: 2310a 6114227i bk10: 2320a 6116730i bk11: 1634a 6120485i bk12: 2222a 6118187i bk13: 1634a 6122226i bk14: 1972a 6122253i bk15: 1410a 6125497i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.016316 
total_CMD = 6134912 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 5911811 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 6134912 
n_nop = 6080052 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.000791 
CoL_Bus_Util = 0.008158 
Either_Row_CoL_Bus_Util = 0.008942 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000711 
queue_avg = 0.070459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0704589
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6134912 n_nop=6074675 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.0182
n_activity=302088 dram_eff=0.3697
bk0: 2836a 6113823i bk1: 2480a 6116477i bk2: 2320a 6117077i bk3: 2092a 6118392i bk4: 2860a 6111795i bk5: 2562a 6113676i bk6: 2652a 6113819i bk7: 2464a 6115145i bk8: 3128a 6108629i bk9: 2998a 6108581i bk10: 2320a 6116336i bk11: 2136a 6116723i bk12: 2264a 6117832i bk13: 2012a 6118489i bk14: 1984a 6120971i bk15: 1782a 6122191i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.018204 
total_CMD = 6134912 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 5892863 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 6134912 
n_nop = 6074675 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.000719 
CoL_Bus_Util = 0.009102 
Either_Row_CoL_Bus_Util = 0.009819 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000282 
queue_avg = 0.087657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0876575
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6134912 n_nop=6080454 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.01622
n_activity=279186 dram_eff=0.3563
bk0: 2044a 6119538i bk1: 2722a 6115512i bk2: 1832a 6120675i bk3: 2272a 6118820i bk4: 2148a 6117213i bk5: 2794a 6113787i bk6: 2080a 6117465i bk7: 2640a 6115029i bk8: 2288a 6114941i bk9: 3086a 6108975i bk10: 1678a 6121082i bk11: 2232a 6117259i bk12: 1636a 6122095i bk13: 2214a 6118469i bk14: 1428a 6124780i bk15: 1940a 6121985i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.016216 
total_CMD = 6134912 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 5914575 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 6134912 
n_nop = 6080454 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.000774 
CoL_Bus_Util = 0.008108 
Either_Row_CoL_Bus_Util = 0.008877 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000551 
queue_avg = 0.068680 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.06868
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6134912 n_nop=6075270 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.01805
n_activity=297925 dram_eff=0.3716
bk0: 2458a 6115850i bk1: 2724a 6113985i bk2: 2112a 6118589i bk3: 2296a 6116822i bk4: 2546a 6114268i bk5: 2836a 6112789i bk6: 2486a 6115295i bk7: 2628a 6112729i bk8: 2968a 6108948i bk9: 3104a 6109133i bk10: 2152a 6117370i bk11: 2232a 6117309i bk12: 2008a 6118606i bk13: 2240a 6118000i bk14: 1796a 6122626i bk15: 1952a 6121352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.018047 
total_CMD = 6134912 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 5896095 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 6134912 
n_nop = 6075270 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.000701 
CoL_Bus_Util = 0.009024 
Either_Row_CoL_Bus_Util = 0.009722 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000285 
queue_avg = 0.085457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0854575

========= L2 cache stats =========
L2_cache_bank[0]: Access = 159158, Miss = 16148, Miss_rate = 0.101, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 190038, Miss = 19960, Miss_rate = 0.105, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 173936, Miss = 18936, Miss_rate = 0.109, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 198294, Miss = 20200, Miss_rate = 0.102, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 187972, Miss = 20152, Miss_rate = 0.107, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 159756, Miss = 16034, Miss_rate = 0.100, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 196138, Miss = 20364, Miss_rate = 0.104, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 176064, Miss = 18838, Miss_rate = 0.107, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 157212, Miss = 16026, Miss_rate = 0.102, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 188714, Miss = 19908, Miss_rate = 0.105, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 174796, Miss = 18828, Miss_rate = 0.108, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 195372, Miss = 20012, Miss_rate = 0.102, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 2157450
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1045
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1383043
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 359710
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 106184
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1676516
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 363324
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 117580
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.077
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=2157450
icnt_total_pkts_simt_to_mem=811863
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2787602
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2969113
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 7)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 7)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 7)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 7)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.6051 (82 samples)
	minimum = 5 (82 samples)
	maximum = 236.598 (82 samples)
Network latency average = 22.117 (82 samples)
	minimum = 5 (82 samples)
	maximum = 233.524 (82 samples)
Flit latency average = 21.1761 (82 samples)
	minimum = 5 (82 samples)
	maximum = 233 (82 samples)
Fragmentation average = 0.0024518 (82 samples)
	minimum = 0 (82 samples)
	maximum = 50.6585 (82 samples)
Injected packet rate average = 0.0652437 (82 samples)
	minimum = 0.0197942 (82 samples)
	maximum = 0.184231 (82 samples)
Accepted packet rate average = 0.0652437 (82 samples)
	minimum = 0.0193357 (82 samples)
	maximum = 0.104318 (82 samples)
Injected flit rate average = 0.0694395 (82 samples)
	minimum = 0.0256471 (82 samples)
	maximum = 0.184418 (82 samples)
Accepted flit rate average = 0.0694395 (82 samples)
	minimum = 0.0257768 (82 samples)
	maximum = 0.104318 (82 samples)
Injected packet size average = 1.06431 (82 samples)
Accepted packet size average = 1.06431 (82 samples)
Hops average = 1 (82 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 56 sec (596 sec)
gpgpu_simulation_rate = 431864 (inst/sec)
gpgpu_simulation_rate = 3342 (cycle/sec)
gpgpu_silicon_slowdown = 89766x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (4,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 83 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 9 bind to kernel 83 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 83 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 83 '_Z13lud_perimeterPfii'
Destroy streams for kernel 83: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 83 
gpu_sim_cycle = 25516
gpu_sim_insn = 78720
gpu_ipc =       3.0851
gpu_tot_sim_cycle = 2017438
gpu_tot_sim_insn = 257469728
gpu_tot_ipc =     127.6221
gpu_tot_issued_cta = 10904
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.4291% 
max_total_param_size = 0
gpu_stall_dramfull = 211877
gpu_stall_icnt2sh    = 401194
partiton_level_parallism =       0.0246
partiton_level_parallism_total  =       0.3127
partiton_level_parallism_util =       1.0096
partiton_level_parallism_util_total  =       1.7437
L2_BW  =       0.8518 GB/Sec
L2_BW_total  =      10.2770 GB/Sec
gpu_total_sim_rate=429832

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4250852
	L1I_total_cache_misses = 77532
	L1I_total_cache_miss_rate = 0.0182
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33484
L1D_cache:
	L1D_cache_core[0]: Access = 47468, Miss = 29171, Miss_rate = 0.615, Pending_hits = 2847, Reservation_fails = 18652
	L1D_cache_core[1]: Access = 47149, Miss = 28692, Miss_rate = 0.609, Pending_hits = 3084, Reservation_fails = 23043
	L1D_cache_core[2]: Access = 46701, Miss = 28285, Miss_rate = 0.606, Pending_hits = 3224, Reservation_fails = 23746
	L1D_cache_core[3]: Access = 46829, Miss = 28361, Miss_rate = 0.606, Pending_hits = 3129, Reservation_fails = 20077
	L1D_cache_core[4]: Access = 46942, Miss = 28434, Miss_rate = 0.606, Pending_hits = 3185, Reservation_fails = 20671
	L1D_cache_core[5]: Access = 47279, Miss = 28964, Miss_rate = 0.613, Pending_hits = 2923, Reservation_fails = 19573
	L1D_cache_core[6]: Access = 47198, Miss = 28565, Miss_rate = 0.605, Pending_hits = 2988, Reservation_fails = 19961
	L1D_cache_core[7]: Access = 47025, Miss = 28482, Miss_rate = 0.606, Pending_hits = 3125, Reservation_fails = 21881
	L1D_cache_core[8]: Access = 47664, Miss = 29490, Miss_rate = 0.619, Pending_hits = 2907, Reservation_fails = 21764
	L1D_cache_core[9]: Access = 46416, Miss = 28516, Miss_rate = 0.614, Pending_hits = 3041, Reservation_fails = 24610
	L1D_cache_core[10]: Access = 46349, Miss = 28400, Miss_rate = 0.613, Pending_hits = 3127, Reservation_fails = 23309
	L1D_cache_core[11]: Access = 47179, Miss = 28558, Miss_rate = 0.605, Pending_hits = 2907, Reservation_fails = 20868
	L1D_cache_core[12]: Access = 46877, Miss = 28763, Miss_rate = 0.614, Pending_hits = 2992, Reservation_fails = 19328
	L1D_cache_core[13]: Access = 46619, Miss = 28046, Miss_rate = 0.602, Pending_hits = 3285, Reservation_fails = 18973
	L1D_cache_core[14]: Access = 46587, Miss = 28825, Miss_rate = 0.619, Pending_hits = 3119, Reservation_fails = 23203
	L1D_total_cache_accesses = 704282
	L1D_total_cache_misses = 429552
	L1D_total_cache_miss_rate = 0.6099
	L1D_total_cache_pending_hits = 45883
	L1D_total_cache_reservation_fails = 319659
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 253842
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 419321
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 319539
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 253752
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 171543
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10231
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4173320
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 77532
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33484
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 522496
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 253842
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 181786
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4250852

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 235949
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 126
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 83464
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 120
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33484
ctas_completed 10904, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
45750, 27123, 13857, 13857, 13857, 13857, 13857, 13857, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 
gpgpu_n_tot_thrd_icount = 268822272
gpgpu_n_tot_w_icount = 8400696
gpgpu_n_stall_shd_mem = 492452
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 419321
gpgpu_n_mem_write_global = 181786
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8359936
gpgpu_n_store_insn = 2908576
gpgpu_n_shmem_insn = 93651552
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8073216
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 123872
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36228
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 332352
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1712028	W0_Idle:14237641	W0_Scoreboard:10919467	W1:8848	W2:8288	W3:7728	W4:7168	W5:6608	W6:6048	W7:5488	W8:4928	W9:4368	W10:3808	W11:3248	W12:2688	W13:2128	W14:1568	W15:952	W16:586418	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7740414
single_issue_nums: WS0:4374294	WS1:4026402	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3354568 {8:419321,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13088592 {72:181786,}
traffic_breakdown_coretomem[INST_ACC_R] = 237656 {8:29707,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67091360 {40:1677284,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2908576 {8:363572,}
traffic_breakdown_memtocore[INST_ACC_R] = 4753120 {40:118828,}
maxmflatency = 1588 
max_icnt2mem_latency = 1696 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 279 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 67 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1188251 	673080 	163289 	16266 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28311 	1127 	199 	522449 	29805 	30757 	13600 	3376 	1205 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	216667 	238609 	237842 	309607 	794412 	243661 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1621 	402 	50 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       7905      5833      7808      6576      6535      5168      6964      5648      6204      4970      7386      5974      7087      5090      7255      6131
dram[1]:       6307      6339      6643      7205      5735      5900      6085      6292      4880      5248      5431      6130      5082      4970      5901      6171
dram[2]:       5976      7441      6667      8143      5184      6220      5486      7160      4902      6016      5959      7530      5237      6968      6011      7424
dram[3]:       6266      5992      6669      6625      5670      5252      6110      6025      5220      4722      5970      5559      4884      5053      5940      5841
dram[4]:       8081      5775      7765      6719      6379      5094      6649      5694      6014      4763      7074      6183      7162      4660      7531      6177
dram[5]:       6144      6633      6440      7434      5459      6010      5821      6460      4816      5253      5572      6376      5331      5164      6015      6480
maximum mf latency per bank:
dram[0]:       1306      1299      1094      1323      1088      1307      1216      1220      1392      1216      1482      1218      1495      1128      1499      1247
dram[1]:       1252       881      1291      1338      1193      1389      1287      1459      1282      1480      1292      1488      1175       931      1191       927
dram[2]:       1288      1319      1377      1166      1382       996       995      1176       998      1332      1001      1493      1100      1490      1227      1499
dram[3]:        859      1275      1364      1363      1431      1333      1584      1368      1588      1345      1585      1347       834      1082       824      1058
dram[4]:       1234      1214      1176      1263      1044      1271      1169      1208      1314      1213      1447      1210      1457      1164      1441      1177
dram[5]:       1317       938      1343      1208      1308      1321      1381      1346      1387      1509      1389      1555      1078       961      1063       963
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6213499 n_nop=6158769 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.01608
n_activity=281418 dram_eff=0.3551
bk0: 2066a 6198115i bk1: 2748a 6193948i bk2: 1836a 6199304i bk3: 2280a 6197430i bk4: 2180a 6195545i bk5: 2796a 6192000i bk6: 2086a 6195617i bk7: 2644a 6192423i bk8: 2304a 6193352i bk9: 3084a 6188705i bk10: 1720a 6198404i bk11: 2232a 6196153i bk12: 1628a 6200477i bk13: 2216a 6197178i bk14: 1446a 6203577i bk15: 1944a 6200981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.016084 
total_CMD = 6213499 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 5991237 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 6213499 
n_nop = 6158769 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.000770 
CoL_Bus_Util = 0.008042 
Either_Row_CoL_Bus_Util = 0.008808 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000402 
queue_avg = 0.067656 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0676562
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6213499 n_nop=6153316 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.01796
n_activity=301921 dram_eff=0.3695
bk0: 2458a 6194964i bk1: 2840a 6192000i bk2: 2116a 6197003i bk3: 2296a 6195847i bk4: 2542a 6193290i bk5: 2864a 6191452i bk6: 2494a 6194173i bk7: 2624a 6192098i bk8: 2986a 6187293i bk9: 3128a 6187762i bk10: 2222a 6194616i bk11: 2232a 6195499i bk12: 2014a 6197194i bk13: 2264a 6195418i bk14: 1820a 6200611i bk15: 1952a 6200109i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.017956 
total_CMD = 6213499 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 5971468 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 6213499 
n_nop = 6153316 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.000711 
CoL_Bus_Util = 0.008978 
Either_Row_CoL_Bus_Util = 0.009686 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000332 
queue_avg = 0.083714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0837137
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6213499 n_nop=6158639 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.01611
n_activity=281796 dram_eff=0.3552
bk0: 2778a 6193384i bk1: 2074a 6197607i bk2: 2296a 6196748i bk3: 1812a 6199424i bk4: 2802a 6191344i bk5: 2182a 6195391i bk6: 2668a 6193390i bk7: 2068a 6195151i bk8: 3086a 6187809i bk9: 2310a 6192814i bk10: 2320a 6195317i bk11: 1634a 6199072i bk12: 2222a 6196774i bk13: 1634a 6200813i bk14: 1972a 6200840i bk15: 1410a 6204084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.016110 
total_CMD = 6213499 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 5990398 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 6213499 
n_nop = 6158639 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.000781 
CoL_Bus_Util = 0.008055 
Either_Row_CoL_Bus_Util = 0.008829 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000711 
queue_avg = 0.069568 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0695677
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6213499 n_nop=6153262 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.01797
n_activity=302088 dram_eff=0.3697
bk0: 2836a 6192410i bk1: 2480a 6195064i bk2: 2320a 6195664i bk3: 2092a 6196979i bk4: 2860a 6190382i bk5: 2562a 6192263i bk6: 2652a 6192406i bk7: 2464a 6193732i bk8: 3128a 6187216i bk9: 2998a 6187168i bk10: 2320a 6194923i bk11: 2136a 6195310i bk12: 2264a 6196419i bk13: 2012a 6197076i bk14: 1984a 6199558i bk15: 1782a 6200778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.017974 
total_CMD = 6213499 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 5971450 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 6213499 
n_nop = 6153262 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.000710 
CoL_Bus_Util = 0.008987 
Either_Row_CoL_Bus_Util = 0.009695 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000282 
queue_avg = 0.086549 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0865488
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6213499 n_nop=6159041 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.01601
n_activity=279186 dram_eff=0.3563
bk0: 2044a 6198125i bk1: 2722a 6194099i bk2: 1832a 6199262i bk3: 2272a 6197407i bk4: 2148a 6195800i bk5: 2794a 6192374i bk6: 2080a 6196052i bk7: 2640a 6193616i bk8: 2288a 6193528i bk9: 3086a 6187562i bk10: 1678a 6199669i bk11: 2232a 6195846i bk12: 1636a 6200682i bk13: 2214a 6197056i bk14: 1428a 6203367i bk15: 1940a 6200572i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.016011 
total_CMD = 6213499 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 5993162 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 6213499 
n_nop = 6159041 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.000764 
CoL_Bus_Util = 0.008005 
Either_Row_CoL_Bus_Util = 0.008764 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000551 
queue_avg = 0.067811 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0678114
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6213499 n_nop=6153857 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.01782
n_activity=297925 dram_eff=0.3716
bk0: 2458a 6194437i bk1: 2724a 6192572i bk2: 2112a 6197176i bk3: 2296a 6195409i bk4: 2546a 6192855i bk5: 2836a 6191376i bk6: 2486a 6193882i bk7: 2628a 6191316i bk8: 2968a 6187535i bk9: 3104a 6187720i bk10: 2152a 6195957i bk11: 2232a 6195896i bk12: 2008a 6197193i bk13: 2240a 6196587i bk14: 1796a 6201213i bk15: 1952a 6199939i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.017819 
total_CMD = 6213499 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 5974682 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 6213499 
n_nop = 6153857 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.000692 
CoL_Bus_Util = 0.008909 
Either_Row_CoL_Bus_Util = 0.009599 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000285 
queue_avg = 0.084377 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0843766

========= L2 cache stats =========
L2_cache_bank[0]: Access = 159270, Miss = 16148, Miss_rate = 0.101, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 190388, Miss = 19960, Miss_rate = 0.105, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 174032, Miss = 18936, Miss_rate = 0.109, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 198558, Miss = 20200, Miss_rate = 0.102, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 188280, Miss = 20152, Miss_rate = 0.107, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 159852, Miss = 16034, Miss_rate = 0.100, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 196354, Miss = 20364, Miss_rate = 0.104, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 176160, Miss = 18838, Miss_rate = 0.107, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 157308, Miss = 16026, Miss_rate = 0.102, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 189016, Miss = 19908, Miss_rate = 0.105, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 174908, Miss = 18828, Miss_rate = 0.108, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 195588, Miss = 20012, Miss_rate = 0.102, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 2159714
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1044
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1383811
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 359958
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 107432
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1677284
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 363572
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 118828
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.077
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=2159714
icnt_total_pkts_simt_to_mem=812615
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04495
	minimum = 5
	maximum = 8
Network latency average = 5.04495
	minimum = 5
	maximum = 8
Slowest packet = 2787654
Flit latency average = 5.00199
	minimum = 5
	maximum = 8
Slowest flit = 2969316
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0041978
	minimum = 0 (at node 0)
	maximum = 0.0137169 (at node 16)
Accepted packet rate average = 0.0041978
	minimum = 0 (at node 0)
	maximum = 0.0221822 (at node 8)
Injected flit rate average = 0.00437779
	minimum = 0 (at node 0)
	maximum = 0.0137169 (at node 16)
Accepted flit rate average= 0.00437779
	minimum = 0 (at node 0)
	maximum = 0.0221822 (at node 8)
Injected packet length average = 1.04288
Accepted packet length average = 1.04288
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.3815 (83 samples)
	minimum = 5 (83 samples)
	maximum = 233.843 (83 samples)
Network latency average = 21.9113 (83 samples)
	minimum = 5 (83 samples)
	maximum = 230.807 (83 samples)
Flit latency average = 20.9812 (83 samples)
	minimum = 5 (83 samples)
	maximum = 230.289 (83 samples)
Fragmentation average = 0.00242227 (83 samples)
	minimum = 0 (83 samples)
	maximum = 50.0482 (83 samples)
Injected packet rate average = 0.0645082 (83 samples)
	minimum = 0.0195557 (83 samples)
	maximum = 0.182176 (83 samples)
Accepted packet rate average = 0.0645082 (83 samples)
	minimum = 0.0191028 (83 samples)
	maximum = 0.103328 (83 samples)
Injected flit rate average = 0.0686556 (83 samples)
	minimum = 0.0253381 (83 samples)
	maximum = 0.182361 (83 samples)
Accepted flit rate average = 0.0686556 (83 samples)
	minimum = 0.0254662 (83 samples)
	maximum = 0.103328 (83 samples)
Injected packet size average = 1.06429 (83 samples)
Accepted packet size average = 1.06429 (83 samples)
Hops average = 1 (83 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 59 sec (599 sec)
gpgpu_simulation_rate = 429832 (inst/sec)
gpgpu_simulation_rate = 3368 (cycle/sec)
gpgpu_silicon_slowdown = 89073x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (4,4,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 13 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 84 '_Z12lud_internalPfii'
Destroy streams for kernel 84: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 84 
gpu_sim_cycle = 2621
gpu_sim_insn = 380928
gpu_ipc =     145.3369
gpu_tot_sim_cycle = 2020059
gpu_tot_sim_insn = 257850656
gpu_tot_ipc =     127.6451
gpu_tot_issued_cta = 10920
gpu_occupancy = 17.5176% 
gpu_tot_occupancy = 30.4051% 
max_total_param_size = 0
gpu_stall_dramfull = 211877
gpu_stall_icnt2sh    = 401278
partiton_level_parallism =       0.3998
partiton_level_parallism_total  =       0.3128
partiton_level_parallism_util =       1.3166
partiton_level_parallism_util_total  =       1.7428
L2_BW  =      13.4788 GB/Sec
L2_BW_total  =      10.2812 GB/Sec
gpu_total_sim_rate=429751

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4256868
	L1I_total_cache_misses = 77724
	L1I_total_cache_miss_rate = 0.0183
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33484
L1D_cache:
	L1D_cache_core[0]: Access = 47532, Miss = 29219, Miss_rate = 0.615, Pending_hits = 2847, Reservation_fails = 18652
	L1D_cache_core[1]: Access = 47213, Miss = 28740, Miss_rate = 0.609, Pending_hits = 3084, Reservation_fails = 23043
	L1D_cache_core[2]: Access = 46765, Miss = 28333, Miss_rate = 0.606, Pending_hits = 3224, Reservation_fails = 23746
	L1D_cache_core[3]: Access = 46893, Miss = 28409, Miss_rate = 0.606, Pending_hits = 3129, Reservation_fails = 20077
	L1D_cache_core[4]: Access = 47006, Miss = 28482, Miss_rate = 0.606, Pending_hits = 3185, Reservation_fails = 20671
	L1D_cache_core[5]: Access = 47343, Miss = 29012, Miss_rate = 0.613, Pending_hits = 2923, Reservation_fails = 19573
	L1D_cache_core[6]: Access = 47262, Miss = 28613, Miss_rate = 0.605, Pending_hits = 2988, Reservation_fails = 19961
	L1D_cache_core[7]: Access = 47089, Miss = 28530, Miss_rate = 0.606, Pending_hits = 3125, Reservation_fails = 21881
	L1D_cache_core[8]: Access = 47728, Miss = 29538, Miss_rate = 0.619, Pending_hits = 2907, Reservation_fails = 21764
	L1D_cache_core[9]: Access = 46480, Miss = 28564, Miss_rate = 0.615, Pending_hits = 3041, Reservation_fails = 24610
	L1D_cache_core[10]: Access = 46413, Miss = 28448, Miss_rate = 0.613, Pending_hits = 3127, Reservation_fails = 23309
	L1D_cache_core[11]: Access = 47243, Miss = 28606, Miss_rate = 0.606, Pending_hits = 2907, Reservation_fails = 20868
	L1D_cache_core[12]: Access = 47005, Miss = 28859, Miss_rate = 0.614, Pending_hits = 2992, Reservation_fails = 19328
	L1D_cache_core[13]: Access = 46683, Miss = 28094, Miss_rate = 0.602, Pending_hits = 3285, Reservation_fails = 18973
	L1D_cache_core[14]: Access = 46651, Miss = 28873, Miss_rate = 0.619, Pending_hits = 3119, Reservation_fails = 23203
	L1D_total_cache_accesses = 705306
	L1D_total_cache_misses = 430320
	L1D_total_cache_miss_rate = 0.6101
	L1D_total_cache_pending_hits = 45883
	L1D_total_cache_reservation_fails = 319659
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 254226
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 420089
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 319539
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 254136
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 171799
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10231
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4179144
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 77724
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33484
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 523264
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 254226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 182042
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4256868

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 235949
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 126
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 83464
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 120
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33484
ctas_completed 10920, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
45843, 27216, 13950, 13950, 13950, 13950, 13950, 13950, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 
gpgpu_n_tot_thrd_icount = 269203200
gpgpu_n_tot_w_icount = 8412600
gpgpu_n_stall_shd_mem = 492964
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 420089
gpgpu_n_mem_write_global = 182042
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8372224
gpgpu_n_store_insn = 2912672
gpgpu_n_shmem_insn = 93790816
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8085504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 123872
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36228
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 332864
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1713174	W0_Idle:14250898	W0_Scoreboard:10958894	W1:8848	W2:8288	W3:7728	W4:7168	W5:6608	W6:6048	W7:5488	W8:4928	W9:4368	W10:3808	W11:3248	W12:2688	W13:2128	W14:1568	W15:952	W16:586418	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7752318
single_issue_nums: WS0:4380246	WS1:4032354	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3360712 {8:420089,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13107024 {72:182042,}
traffic_breakdown_coretomem[INST_ACC_R] = 237848 {8:29731,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67214240 {40:1680356,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2912672 {8:364084,}
traffic_breakdown_memtocore[INST_ACC_R] = 4756960 {40:118924,}
maxmflatency = 1588 
max_icnt2mem_latency = 1696 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 278 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 67 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1190862 	674053 	163289 	16266 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28333 	1129 	199 	523412 	29866 	30757 	13600 	3376 	1205 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	216904 	239117 	238699 	310460 	795376 	243826 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1627 	402 	50 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       7905      5833      7808      6576      6535      5171      6964      5663      6204      4986      7386      5984      7087      5090      7255      6131
dram[1]:       6307      6339      6643      7205      5735      5994      6085      6328      4880      5272      5431      6142      5082      4970      5901      6171
dram[2]:       5976      7441      6667      8143      5189      6220      5501      7160      4917      6016      5969      7530      5237      6968      6011      7424
dram[3]:       6266      5992      6669      6625      5745      5252      6146      6025      5244      4722      5982      5559      4884      5053      5940      5841
dram[4]:       8081      5775      7765      6719      6379      5100      6649      5710      6014      4778      7074      6189      7162      4660      7531      6177
dram[5]:       6144      6633      6440      7434      5459      6085      5821      6496      4816      5277      5572      6384      5331      5164      6015      6480
maximum mf latency per bank:
dram[0]:       1306      1299      1094      1323      1088      1307      1216      1220      1392      1216      1482      1218      1495      1128      1499      1247
dram[1]:       1252       881      1291      1338      1193      1389      1287      1459      1282      1480      1292      1488      1175       931      1191       927
dram[2]:       1288      1319      1377      1166      1382       996       995      1176       998      1332      1001      1493      1100      1490      1227      1499
dram[3]:        859      1275      1364      1363      1431      1333      1584      1368      1588      1345      1585      1347       834      1082       824      1058
dram[4]:       1234      1214      1176      1263      1044      1271      1169      1208      1314      1213      1447      1210      1457      1164      1441      1177
dram[5]:       1317       938      1343      1208      1308      1321      1381      1346      1387      1509      1389      1555      1078       961      1063       963
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6221569 n_nop=6166839 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.01606
n_activity=281418 dram_eff=0.3551
bk0: 2066a 6206185i bk1: 2748a 6202018i bk2: 1836a 6207374i bk3: 2280a 6205500i bk4: 2180a 6203615i bk5: 2796a 6200070i bk6: 2086a 6203687i bk7: 2644a 6200493i bk8: 2304a 6201422i bk9: 3084a 6196775i bk10: 1720a 6206474i bk11: 2232a 6204223i bk12: 1628a 6208547i bk13: 2216a 6205248i bk14: 1446a 6211647i bk15: 1944a 6209051i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.016063 
total_CMD = 6221569 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 5999307 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 6221569 
n_nop = 6166839 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.000769 
CoL_Bus_Util = 0.008031 
Either_Row_CoL_Bus_Util = 0.008797 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000402 
queue_avg = 0.067568 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0675685
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6221569 n_nop=6161386 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.01793
n_activity=301921 dram_eff=0.3695
bk0: 2458a 6203034i bk1: 2840a 6200070i bk2: 2116a 6205073i bk3: 2296a 6203917i bk4: 2542a 6201360i bk5: 2864a 6199522i bk6: 2494a 6202243i bk7: 2624a 6200168i bk8: 2986a 6195363i bk9: 3128a 6195832i bk10: 2222a 6202686i bk11: 2232a 6203569i bk12: 2014a 6205264i bk13: 2264a 6203488i bk14: 1820a 6208681i bk15: 1952a 6208179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.017933 
total_CMD = 6221569 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 5979538 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 6221569 
n_nop = 6161386 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.000710 
CoL_Bus_Util = 0.008966 
Either_Row_CoL_Bus_Util = 0.009673 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000332 
queue_avg = 0.083605 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0836051
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6221569 n_nop=6166709 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.01609
n_activity=281796 dram_eff=0.3552
bk0: 2778a 6201454i bk1: 2074a 6205677i bk2: 2296a 6204818i bk3: 1812a 6207494i bk4: 2802a 6199414i bk5: 2182a 6203461i bk6: 2668a 6201460i bk7: 2068a 6203221i bk8: 3086a 6195879i bk9: 2310a 6200884i bk10: 2320a 6203387i bk11: 1634a 6207142i bk12: 2222a 6204844i bk13: 1634a 6208883i bk14: 1972a 6208910i bk15: 1410a 6212154i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.016089 
total_CMD = 6221569 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 5998468 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 6221569 
n_nop = 6166709 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.000780 
CoL_Bus_Util = 0.008044 
Either_Row_CoL_Bus_Util = 0.008818 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000711 
queue_avg = 0.069477 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0694775
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6221569 n_nop=6161332 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.01795
n_activity=302088 dram_eff=0.3697
bk0: 2836a 6200480i bk1: 2480a 6203134i bk2: 2320a 6203734i bk3: 2092a 6205049i bk4: 2860a 6198452i bk5: 2562a 6200333i bk6: 2652a 6200476i bk7: 2464a 6201802i bk8: 3128a 6195286i bk9: 2998a 6195238i bk10: 2320a 6202993i bk11: 2136a 6203380i bk12: 2264a 6204489i bk13: 2012a 6205146i bk14: 1984a 6207628i bk15: 1782a 6208848i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.017950 
total_CMD = 6221569 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 5979520 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 6221569 
n_nop = 6161332 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.000709 
CoL_Bus_Util = 0.008975 
Either_Row_CoL_Bus_Util = 0.009682 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000282 
queue_avg = 0.086437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0864366
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6221569 n_nop=6167111 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.01599
n_activity=279186 dram_eff=0.3563
bk0: 2044a 6206195i bk1: 2722a 6202169i bk2: 1832a 6207332i bk3: 2272a 6205477i bk4: 2148a 6203870i bk5: 2794a 6200444i bk6: 2080a 6204122i bk7: 2640a 6201686i bk8: 2288a 6201598i bk9: 3086a 6195632i bk10: 1678a 6207739i bk11: 2232a 6203916i bk12: 1636a 6208752i bk13: 2214a 6205126i bk14: 1428a 6211437i bk15: 1940a 6208642i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.015990 
total_CMD = 6221569 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 6001232 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 6221569 
n_nop = 6167111 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.000763 
CoL_Bus_Util = 0.007995 
Either_Row_CoL_Bus_Util = 0.008753 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000551 
queue_avg = 0.067723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0677234
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6221569 n_nop=6161927 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.0178
n_activity=297925 dram_eff=0.3716
bk0: 2458a 6202507i bk1: 2724a 6200642i bk2: 2112a 6205246i bk3: 2296a 6203479i bk4: 2546a 6200925i bk5: 2836a 6199446i bk6: 2486a 6201952i bk7: 2628a 6199386i bk8: 2968a 6195605i bk9: 3104a 6195790i bk10: 2152a 6204027i bk11: 2232a 6203966i bk12: 2008a 6205263i bk13: 2240a 6204657i bk14: 1796a 6209283i bk15: 1952a 6208009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.017796 
total_CMD = 6221569 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 5982752 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 6221569 
n_nop = 6161927 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.000691 
CoL_Bus_Util = 0.008898 
Either_Row_CoL_Bus_Util = 0.009586 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000285 
queue_avg = 0.084267 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0842672

========= L2 cache stats =========
L2_cache_bank[0]: Access = 159270, Miss = 16148, Miss_rate = 0.101, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 190724, Miss = 19960, Miss_rate = 0.105, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 174032, Miss = 18936, Miss_rate = 0.109, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 199450, Miss = 20200, Miss_rate = 0.101, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 188632, Miss = 20152, Miss_rate = 0.107, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 159888, Miss = 16034, Miss_rate = 0.100, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 197202, Miss = 20364, Miss_rate = 0.103, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 176196, Miss = 18838, Miss_rate = 0.107, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 157308, Miss = 16026, Miss_rate = 0.102, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 189372, Miss = 19908, Miss_rate = 0.105, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 174908, Miss = 18828, Miss_rate = 0.108, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 196412, Miss = 20012, Miss_rate = 0.102, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 2163394
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1042
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1386883
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 360470
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 107528
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1680356
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 364084
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 118924
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.077
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=2163394
icnt_total_pkts_simt_to_mem=813919
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 36.6297
	minimum = 5
	maximum = 145
Network latency average = 35.8807
	minimum = 5
	maximum = 135
Slowest packet = 2791874
Flit latency average = 34.247
	minimum = 5
	maximum = 135
Slowest flit = 2976069
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0668108
	minimum = 0 (at node 15)
	maximum = 0.340328 (at node 18)
Accepted packet rate average = 0.0668108
	minimum = 0 (at node 15)
	maximum = 0.170927 (at node 12)
Injected flit rate average = 0.0704283
	minimum = 0 (at node 15)
	maximum = 0.340328 (at node 18)
Accepted flit rate average= 0.0704283
	minimum = 0 (at node 15)
	maximum = 0.170927 (at node 12)
Injected packet length average = 1.05415
Accepted packet length average = 1.05415
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.5392 (84 samples)
	minimum = 5 (84 samples)
	maximum = 232.786 (84 samples)
Network latency average = 22.0776 (84 samples)
	minimum = 5 (84 samples)
	maximum = 229.667 (84 samples)
Flit latency average = 21.1391 (84 samples)
	minimum = 5 (84 samples)
	maximum = 229.155 (84 samples)
Fragmentation average = 0.00239343 (84 samples)
	minimum = 0 (84 samples)
	maximum = 49.4524 (84 samples)
Injected packet rate average = 0.0645356 (84 samples)
	minimum = 0.0193229 (84 samples)
	maximum = 0.184059 (84 samples)
Accepted packet rate average = 0.0645356 (84 samples)
	minimum = 0.0188753 (84 samples)
	maximum = 0.104133 (84 samples)
Injected flit rate average = 0.0686767 (84 samples)
	minimum = 0.0250365 (84 samples)
	maximum = 0.184242 (84 samples)
Accepted flit rate average = 0.0686767 (84 samples)
	minimum = 0.025163 (84 samples)
	maximum = 0.104133 (84 samples)
Injected packet size average = 1.06417 (84 samples)
Accepted packet size average = 1.06417 (84 samples)
Hops average = 1 (84 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 0 sec (600 sec)
gpgpu_simulation_rate = 429751 (inst/sec)
gpgpu_simulation_rate = 3366 (cycle/sec)
gpgpu_silicon_slowdown = 89126x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a30717d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 85 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 85: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 85 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 2046514
gpu_tot_sim_insn = 257870536
gpu_tot_ipc =     126.0048
gpu_tot_issued_cta = 10921
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.3628% 
max_total_param_size = 0
gpu_stall_dramfull = 211877
gpu_stall_icnt2sh    = 401278
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3088
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7427
L2_BW  =       0.0515 GB/Sec
L2_BW_total  =      10.1489 GB/Sec
gpu_total_sim_rate=428356

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4258540
	L1I_total_cache_misses = 77736
	L1I_total_cache_miss_rate = 0.0183
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33484
L1D_cache:
	L1D_cache_core[0]: Access = 47532, Miss = 29219, Miss_rate = 0.615, Pending_hits = 2847, Reservation_fails = 18652
	L1D_cache_core[1]: Access = 47213, Miss = 28740, Miss_rate = 0.609, Pending_hits = 3084, Reservation_fails = 23043
	L1D_cache_core[2]: Access = 46765, Miss = 28333, Miss_rate = 0.606, Pending_hits = 3224, Reservation_fails = 23746
	L1D_cache_core[3]: Access = 46893, Miss = 28409, Miss_rate = 0.606, Pending_hits = 3129, Reservation_fails = 20077
	L1D_cache_core[4]: Access = 47006, Miss = 28482, Miss_rate = 0.606, Pending_hits = 3185, Reservation_fails = 20671
	L1D_cache_core[5]: Access = 47343, Miss = 29012, Miss_rate = 0.613, Pending_hits = 2923, Reservation_fails = 19573
	L1D_cache_core[6]: Access = 47262, Miss = 28613, Miss_rate = 0.605, Pending_hits = 2988, Reservation_fails = 19961
	L1D_cache_core[7]: Access = 47089, Miss = 28530, Miss_rate = 0.606, Pending_hits = 3125, Reservation_fails = 21881
	L1D_cache_core[8]: Access = 47728, Miss = 29538, Miss_rate = 0.619, Pending_hits = 2907, Reservation_fails = 21764
	L1D_cache_core[9]: Access = 46480, Miss = 28564, Miss_rate = 0.615, Pending_hits = 3041, Reservation_fails = 24610
	L1D_cache_core[10]: Access = 46413, Miss = 28448, Miss_rate = 0.613, Pending_hits = 3127, Reservation_fails = 23309
	L1D_cache_core[11]: Access = 47243, Miss = 28606, Miss_rate = 0.606, Pending_hits = 2907, Reservation_fails = 20868
	L1D_cache_core[12]: Access = 47005, Miss = 28859, Miss_rate = 0.614, Pending_hits = 2992, Reservation_fails = 19328
	L1D_cache_core[13]: Access = 46714, Miss = 28110, Miss_rate = 0.602, Pending_hits = 3285, Reservation_fails = 18973
	L1D_cache_core[14]: Access = 46651, Miss = 28873, Miss_rate = 0.619, Pending_hits = 3119, Reservation_fails = 23203
	L1D_total_cache_accesses = 705337
	L1D_total_cache_misses = 430336
	L1D_total_cache_miss_rate = 0.6101
	L1D_total_cache_pending_hits = 45883
	L1D_total_cache_reservation_fails = 319659
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 254232
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 420105
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 319539
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 254142
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 171814
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10231
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4180804
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 77736
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33484
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 523280
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 254232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 182057
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4258540

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 235949
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 126
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 83464
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 120
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33484
ctas_completed 10921, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
45843, 27216, 13950, 13950, 13950, 13950, 13950, 13950, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 
gpgpu_n_tot_thrd_icount = 269297568
gpgpu_n_tot_w_icount = 8415549
gpgpu_n_stall_shd_mem = 493468
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 420105
gpgpu_n_mem_write_global = 182057
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8372480
gpgpu_n_store_insn = 2912912
gpgpu_n_shmem_insn = 93795512
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8085600
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 124376
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36228
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 332864
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1713174	W0_Idle:14281087	W0_Scoreboard:10978664	W1:9164	W2:8584	W3:8004	W4:7424	W5:6844	W6:6264	W7:5684	W8:5104	W9:4524	W10:3944	W11:3364	W12:2784	W13:2204	W14:1624	W15:986	W16:586729	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7752318
single_issue_nums: WS0:4383195	WS1:4032354	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3360840 {8:420105,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13108104 {72:182057,}
traffic_breakdown_coretomem[INST_ACC_R] = 237944 {8:29743,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67216800 {40:1680420,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2912912 {8:364114,}
traffic_breakdown_memtocore[INST_ACC_R] = 4758880 {40:118972,}
maxmflatency = 1588 
max_icnt2mem_latency = 1696 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 278 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 67 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1190956 	674053 	163289 	16266 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28345 	1129 	199 	523443 	29866 	30757 	13600 	3376 	1205 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	216998 	239117 	238699 	310460 	795376 	243826 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1637 	402 	50 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       7905      5833      7808      6576      6535      5171      6964      5663      6204      4986      7386      5984      7087      5090      7255      6131
dram[1]:       6307      6339      6643      7205      5735      5996      6085      6330      4880      5272      5431      6142      5082      4970      5901      6171
dram[2]:       5976      7441      6667      8143      5189      6220      5501      7160      4917      6016      5969      7530      5237      6968      6011      7424
dram[3]:       6266      5992      6669      6625      5747      5252      6148      6025      5244      4722      5982      5559      4884      5053      5940      5841
dram[4]:       8081      5775      7765      6719      6379      5100      6649      5710      6014      4778      7074      6189      7162      4660      7531      6177
dram[5]:       6144      6633      6440      7434      5459      6087      5821      6497      4816      5277      5572      6384      5331      5164      6015      6480
maximum mf latency per bank:
dram[0]:       1306      1299      1094      1323      1088      1307      1216      1220      1392      1216      1482      1218      1495      1128      1499      1247
dram[1]:       1252       881      1291      1338      1193      1389      1287      1459      1282      1480      1292      1488      1175       931      1191       927
dram[2]:       1288      1319      1377      1166      1382       996       995      1176       998      1332      1001      1493      1100      1490      1227      1499
dram[3]:        859      1275      1364      1363      1431      1333      1584      1368      1588      1345      1585      1347       834      1082       824      1058
dram[4]:       1234      1214      1176      1263      1044      1271      1169      1208      1314      1213      1447      1210      1457      1164      1441      1177
dram[5]:       1317       938      1343      1208      1308      1321      1381      1346      1387      1509      1389      1555      1078       961      1063       963
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6303048 n_nop=6248318 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.01586
n_activity=281418 dram_eff=0.3551
bk0: 2066a 6287664i bk1: 2748a 6283497i bk2: 1836a 6288853i bk3: 2280a 6286979i bk4: 2180a 6285094i bk5: 2796a 6281549i bk6: 2086a 6285166i bk7: 2644a 6281972i bk8: 2304a 6282901i bk9: 3084a 6278254i bk10: 1720a 6287953i bk11: 2232a 6285702i bk12: 1628a 6290026i bk13: 2216a 6286727i bk14: 1446a 6293126i bk15: 1944a 6290530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.015855 
total_CMD = 6303048 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 6080786 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 6303048 
n_nop = 6248318 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.000759 
CoL_Bus_Util = 0.007928 
Either_Row_CoL_Bus_Util = 0.008683 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000402 
queue_avg = 0.066695 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.066695
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6303048 n_nop=6242865 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.0177
n_activity=301921 dram_eff=0.3695
bk0: 2458a 6284513i bk1: 2840a 6281549i bk2: 2116a 6286552i bk3: 2296a 6285396i bk4: 2542a 6282839i bk5: 2864a 6281001i bk6: 2494a 6283722i bk7: 2624a 6281647i bk8: 2986a 6276842i bk9: 3128a 6277311i bk10: 2222a 6284165i bk11: 2232a 6285048i bk12: 2014a 6286743i bk13: 2264a 6284967i bk14: 1820a 6290160i bk15: 1952a 6289658i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.017701 
total_CMD = 6303048 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 6061017 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 6303048 
n_nop = 6242865 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.000701 
CoL_Bus_Util = 0.008850 
Either_Row_CoL_Bus_Util = 0.009548 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000332 
queue_avg = 0.082524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0825244
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6303048 n_nop=6248188 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.01588
n_activity=281796 dram_eff=0.3552
bk0: 2778a 6282933i bk1: 2074a 6287156i bk2: 2296a 6286297i bk3: 1812a 6288973i bk4: 2802a 6280893i bk5: 2182a 6284940i bk6: 2668a 6282939i bk7: 2068a 6284700i bk8: 3086a 6277358i bk9: 2310a 6282363i bk10: 2320a 6284866i bk11: 1634a 6288621i bk12: 2222a 6286323i bk13: 1634a 6290362i bk14: 1972a 6290389i bk15: 1410a 6293633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.015881 
total_CMD = 6303048 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 6079947 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 6303048 
n_nop = 6248188 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.000769 
CoL_Bus_Util = 0.007940 
Either_Row_CoL_Bus_Util = 0.008704 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000711 
queue_avg = 0.068579 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0685794
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6303048 n_nop=6242811 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.01772
n_activity=302088 dram_eff=0.3697
bk0: 2836a 6281959i bk1: 2480a 6284613i bk2: 2320a 6285213i bk3: 2092a 6286528i bk4: 2860a 6279931i bk5: 2562a 6281812i bk6: 2652a 6281955i bk7: 2464a 6283281i bk8: 3128a 6276765i bk9: 2998a 6276717i bk10: 2320a 6284472i bk11: 2136a 6284859i bk12: 2264a 6285968i bk13: 2012a 6286625i bk14: 1984a 6289107i bk15: 1782a 6290327i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.017718 
total_CMD = 6303048 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 6060999 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 6303048 
n_nop = 6242811 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.000700 
CoL_Bus_Util = 0.008859 
Either_Row_CoL_Bus_Util = 0.009557 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000282 
queue_avg = 0.085319 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0853192
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6303048 n_nop=6248590 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.01578
n_activity=279186 dram_eff=0.3563
bk0: 2044a 6287674i bk1: 2722a 6283648i bk2: 1832a 6288811i bk3: 2272a 6286956i bk4: 2148a 6285349i bk5: 2794a 6281923i bk6: 2080a 6285601i bk7: 2640a 6283165i bk8: 2288a 6283077i bk9: 3086a 6277111i bk10: 1678a 6289218i bk11: 2232a 6285395i bk12: 1636a 6290231i bk13: 2214a 6286605i bk14: 1428a 6292916i bk15: 1940a 6290121i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.015783 
total_CMD = 6303048 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 6082711 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 6303048 
n_nop = 6248590 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.000753 
CoL_Bus_Util = 0.007892 
Either_Row_CoL_Bus_Util = 0.008640 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000551 
queue_avg = 0.066848 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.066848
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6303048 n_nop=6243406 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.01757
n_activity=297925 dram_eff=0.3716
bk0: 2458a 6283986i bk1: 2724a 6282121i bk2: 2112a 6286725i bk3: 2296a 6284958i bk4: 2546a 6282404i bk5: 2836a 6280925i bk6: 2486a 6283431i bk7: 2628a 6280865i bk8: 2968a 6277084i bk9: 3104a 6277269i bk10: 2152a 6285506i bk11: 2232a 6285445i bk12: 2008a 6286742i bk13: 2240a 6286136i bk14: 1796a 6290762i bk15: 1952a 6289488i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.017566 
total_CMD = 6303048 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 6064231 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 6303048 
n_nop = 6243406 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.000682 
CoL_Bus_Util = 0.008783 
Either_Row_CoL_Bus_Util = 0.009462 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000285 
queue_avg = 0.083178 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0831778

========= L2 cache stats =========
L2_cache_bank[0]: Access = 159278, Miss = 16148, Miss_rate = 0.101, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 190724, Miss = 19960, Miss_rate = 0.105, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 174040, Miss = 18936, Miss_rate = 0.109, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 199480, Miss = 20200, Miss_rate = 0.101, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 188640, Miss = 20152, Miss_rate = 0.107, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 159888, Miss = 16034, Miss_rate = 0.100, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 197244, Miss = 20364, Miss_rate = 0.103, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 176196, Miss = 18838, Miss_rate = 0.107, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 157316, Miss = 16026, Miss_rate = 0.102, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 189372, Miss = 19908, Miss_rate = 0.105, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 174916, Miss = 18828, Miss_rate = 0.108, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 196442, Miss = 20012, Miss_rate = 0.102, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 2163536
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1042
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1386947
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 360500
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 107576
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1680420
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 364114
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 118972
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.076
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=2163536
icnt_total_pkts_simt_to_mem=813977
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2795407
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2977313
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 13)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 13)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 13)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 13)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.3246 (85 samples)
	minimum = 5 (85 samples)
	maximum = 230.188 (85 samples)
Network latency average = 21.8777 (85 samples)
	minimum = 5 (85 samples)
	maximum = 227.035 (85 samples)
Flit latency average = 20.9493 (85 samples)
	minimum = 5 (85 samples)
	maximum = 226.518 (85 samples)
Fragmentation average = 0.00236527 (85 samples)
	minimum = 0 (85 samples)
	maximum = 48.8706 (85 samples)
Injected packet rate average = 0.0637794 (85 samples)
	minimum = 0.0190956 (85 samples)
	maximum = 0.181913 (85 samples)
Accepted packet rate average = 0.0637794 (85 samples)
	minimum = 0.0186533 (85 samples)
	maximum = 0.102971 (85 samples)
Injected flit rate average = 0.067872 (85 samples)
	minimum = 0.0247419 (85 samples)
	maximum = 0.1821 (85 samples)
Accepted flit rate average = 0.067872 (85 samples)
	minimum = 0.024867 (85 samples)
	maximum = 0.102971 (85 samples)
Injected packet size average = 1.06417 (85 samples)
Accepted packet size average = 1.06417 (85 samples)
Hops average = 1 (85 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 2 sec (602 sec)
gpgpu_simulation_rate = 428356 (inst/sec)
gpgpu_simulation_rate = 3399 (cycle/sec)
gpgpu_silicon_slowdown = 88261x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (3,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 86 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 0 bind to kernel 86 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 86 '_Z13lud_perimeterPfii'
Destroy streams for kernel 86: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 86 
gpu_sim_cycle = 25514
gpu_sim_insn = 59040
gpu_ipc =       2.3140
gpu_tot_sim_cycle = 2072028
gpu_tot_sim_insn = 257929576
gpu_tot_ipc =     124.4817
gpu_tot_issued_cta = 10924
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.2443% 
max_total_param_size = 0
gpu_stall_dramfull = 211877
gpu_stall_icnt2sh    = 401278
partiton_level_parallism =       0.0178
partiton_level_parallism_total  =       0.3052
partiton_level_parallism_util =       1.0044
partiton_level_parallism_util_total  =       1.7418
L2_BW  =       0.6148 GB/Sec
L2_BW_total  =      10.0315 GB/Sec
gpu_total_sim_rate=427035

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4260370
	L1I_total_cache_misses = 77970
	L1I_total_cache_miss_rate = 0.0183
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33484
L1D_cache:
	L1D_cache_core[0]: Access = 47611, Miss = 29275, Miss_rate = 0.615, Pending_hits = 2847, Reservation_fails = 18652
	L1D_cache_core[1]: Access = 47292, Miss = 28788, Miss_rate = 0.609, Pending_hits = 3084, Reservation_fails = 23043
	L1D_cache_core[2]: Access = 46765, Miss = 28333, Miss_rate = 0.606, Pending_hits = 3224, Reservation_fails = 23746
	L1D_cache_core[3]: Access = 46893, Miss = 28409, Miss_rate = 0.606, Pending_hits = 3129, Reservation_fails = 20077
	L1D_cache_core[4]: Access = 47006, Miss = 28482, Miss_rate = 0.606, Pending_hits = 3185, Reservation_fails = 20671
	L1D_cache_core[5]: Access = 47343, Miss = 29012, Miss_rate = 0.613, Pending_hits = 2923, Reservation_fails = 19573
	L1D_cache_core[6]: Access = 47262, Miss = 28613, Miss_rate = 0.605, Pending_hits = 2988, Reservation_fails = 19961
	L1D_cache_core[7]: Access = 47089, Miss = 28530, Miss_rate = 0.606, Pending_hits = 3125, Reservation_fails = 21881
	L1D_cache_core[8]: Access = 47728, Miss = 29538, Miss_rate = 0.619, Pending_hits = 2907, Reservation_fails = 21764
	L1D_cache_core[9]: Access = 46480, Miss = 28564, Miss_rate = 0.615, Pending_hits = 3041, Reservation_fails = 24610
	L1D_cache_core[10]: Access = 46413, Miss = 28448, Miss_rate = 0.613, Pending_hits = 3127, Reservation_fails = 23309
	L1D_cache_core[11]: Access = 47243, Miss = 28606, Miss_rate = 0.606, Pending_hits = 2907, Reservation_fails = 20868
	L1D_cache_core[12]: Access = 47005, Miss = 28859, Miss_rate = 0.614, Pending_hits = 2992, Reservation_fails = 19328
	L1D_cache_core[13]: Access = 46714, Miss = 28110, Miss_rate = 0.602, Pending_hits = 3285, Reservation_fails = 18973
	L1D_cache_core[14]: Access = 46730, Miss = 28905, Miss_rate = 0.619, Pending_hits = 3119, Reservation_fails = 23203
	L1D_total_cache_accesses = 705574
	L1D_total_cache_misses = 430472
	L1D_total_cache_miss_rate = 0.6101
	L1D_total_cache_pending_hits = 45883
	L1D_total_cache_reservation_fails = 319659
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 254259
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57320
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 420233
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 319539
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 254169
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 171899
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10239
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4182400
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 77970
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33484
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 523424
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 254259
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 182150
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4260370

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 235949
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 126
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 83464
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 120
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33484
ctas_completed 10924, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
47049, 27216, 13950, 13950, 13950, 13950, 13950, 13950, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 
gpgpu_n_tot_thrd_icount = 269413344
gpgpu_n_tot_w_icount = 8419167
gpgpu_n_stall_shd_mem = 494140
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 420233
gpgpu_n_mem_write_global = 182150
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8374784
gpgpu_n_store_insn = 2914400
gpgpu_n_shmem_insn = 93814616
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8086176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 125048
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36228
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 332864
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1713327	W0_Idle:14390477	W0_Scoreboard:11014417	W1:9164	W2:8584	W3:8004	W4:7424	W5:6844	W6:6264	W7:5684	W8:5104	W9:4524	W10:3944	W11:3364	W12:2784	W13:2204	W14:1624	W15:986	W16:590266	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7752399
single_issue_nums: WS0:4386813	WS1:4032354	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3361864 {8:420233,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13114800 {72:182150,}
traffic_breakdown_coretomem[INST_ACC_R] = 239816 {8:29977,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67237280 {40:1680932,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2914400 {8:364300,}
traffic_breakdown_memtocore[INST_ACC_R] = 4796320 {40:119908,}
maxmflatency = 1588 
max_icnt2mem_latency = 1696 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 278 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 67 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1191654 	674053 	163289 	16266 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28576 	1132 	199 	523664 	29866 	30757 	13600 	3376 	1205 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	217696 	239117 	238699 	310460 	795376 	243826 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1668 	402 	50 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       7905      5833      7808      6576      6535      5171      6964      5663      6204      4986      7386      5984      7087      5090      7255      6131
dram[1]:       6307      6339      6643      7205      5735      6001      6085      6342      4880      5276      5431      6145      5082      4970      5901      6171
dram[2]:       5976      7441      6667      8143      5189      6220      5501      7160      4917      6016      5969      7530      5237      6968      6011      7424
dram[3]:       6266      5992      6669      6625      5754      5252      6160      6025      5249      4722      5984      5559      4884      5053      5940      5841
dram[4]:       8081      5775      7765      6719      6379      5100      6649      5710      6014      4778      7074      6189      7162      4660      7531      6177
dram[5]:       6144      6633      6440      7434      5459      6095      5821      6507      4816      5281      5572      6385      5331      5164      6015      6480
maximum mf latency per bank:
dram[0]:       1306      1299      1094      1323      1088      1307      1216      1220      1392      1216      1482      1218      1495      1128      1499      1247
dram[1]:       1252       881      1291      1338      1193      1389      1287      1459      1282      1480      1292      1488      1175       931      1191       927
dram[2]:       1288      1319      1377      1166      1382       996       995      1176       998      1332      1001      1493      1100      1490      1227      1499
dram[3]:        859      1275      1364      1363      1431      1333      1584      1368      1588      1345      1585      1347       834      1082       824      1058
dram[4]:       1234      1214      1176      1263      1044      1271      1169      1208      1314      1213      1447      1210      1457      1164      1441      1177
dram[5]:       1317       938      1343      1208      1308      1321      1381      1346      1387      1509      1389      1555      1078       961      1063       963
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6381629 n_nop=6326899 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.01566
n_activity=281418 dram_eff=0.3551
bk0: 2066a 6366245i bk1: 2748a 6362078i bk2: 1836a 6367434i bk3: 2280a 6365560i bk4: 2180a 6363675i bk5: 2796a 6360130i bk6: 2086a 6363747i bk7: 2644a 6360553i bk8: 2304a 6361482i bk9: 3084a 6356835i bk10: 1720a 6366534i bk11: 2232a 6364283i bk12: 1628a 6368607i bk13: 2216a 6365308i bk14: 1446a 6371707i bk15: 1944a 6369111i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.015660 
total_CMD = 6381629 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 6159367 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 6381629 
n_nop = 6326899 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.000750 
CoL_Bus_Util = 0.007830 
Either_Row_CoL_Bus_Util = 0.008576 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000402 
queue_avg = 0.065874 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0658738
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6381629 n_nop=6321446 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.01748
n_activity=301921 dram_eff=0.3695
bk0: 2458a 6363094i bk1: 2840a 6360130i bk2: 2116a 6365133i bk3: 2296a 6363977i bk4: 2542a 6361420i bk5: 2864a 6359582i bk6: 2494a 6362303i bk7: 2624a 6360228i bk8: 2986a 6355423i bk9: 3128a 6355892i bk10: 2222a 6362746i bk11: 2232a 6363629i bk12: 2014a 6365324i bk13: 2264a 6363548i bk14: 1820a 6368741i bk15: 1952a 6368239i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.017483 
total_CMD = 6381629 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 6139598 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 6381629 
n_nop = 6321446 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.000692 
CoL_Bus_Util = 0.008741 
Either_Row_CoL_Bus_Util = 0.009431 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000332 
queue_avg = 0.081508 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0815082
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6381629 n_nop=6326769 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.01569
n_activity=281796 dram_eff=0.3552
bk0: 2778a 6361514i bk1: 2074a 6365737i bk2: 2296a 6364878i bk3: 1812a 6367554i bk4: 2802a 6359474i bk5: 2182a 6363521i bk6: 2668a 6361520i bk7: 2068a 6363281i bk8: 3086a 6355939i bk9: 2310a 6360944i bk10: 2320a 6363447i bk11: 1634a 6367202i bk12: 2222a 6364904i bk13: 1634a 6368943i bk14: 1972a 6368970i bk15: 1410a 6372214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.015685 
total_CMD = 6381629 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 6158528 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 6381629 
n_nop = 6326769 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.000760 
CoL_Bus_Util = 0.007843 
Either_Row_CoL_Bus_Util = 0.008597 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000711 
queue_avg = 0.067735 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0677349
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6381629 n_nop=6321392 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.0175
n_activity=302088 dram_eff=0.3697
bk0: 2836a 6360540i bk1: 2480a 6363194i bk2: 2320a 6363794i bk3: 2092a 6365109i bk4: 2860a 6358512i bk5: 2562a 6360393i bk6: 2652a 6360536i bk7: 2464a 6361862i bk8: 3128a 6355346i bk9: 2998a 6355298i bk10: 2320a 6363053i bk11: 2136a 6363440i bk12: 2264a 6364549i bk13: 2012a 6365206i bk14: 1984a 6367688i bk15: 1782a 6368908i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.017500 
total_CMD = 6381629 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 6139580 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 6381629 
n_nop = 6321392 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.000692 
CoL_Bus_Util = 0.008750 
Either_Row_CoL_Bus_Util = 0.009439 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000282 
queue_avg = 0.084269 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0842686
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6381629 n_nop=6327171 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.01559
n_activity=279186 dram_eff=0.3563
bk0: 2044a 6366255i bk1: 2722a 6362229i bk2: 1832a 6367392i bk3: 2272a 6365537i bk4: 2148a 6363930i bk5: 2794a 6360504i bk6: 2080a 6364182i bk7: 2640a 6361746i bk8: 2288a 6361658i bk9: 3086a 6355692i bk10: 1678a 6367799i bk11: 2232a 6363976i bk12: 1636a 6368812i bk13: 2214a 6365186i bk14: 1428a 6371497i bk15: 1940a 6368702i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.015589 
total_CMD = 6381629 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 6161292 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 6381629 
n_nop = 6327171 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.000744 
CoL_Bus_Util = 0.007795 
Either_Row_CoL_Bus_Util = 0.008534 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000551 
queue_avg = 0.066025 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0660248
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6381629 n_nop=6321987 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.01735
n_activity=297925 dram_eff=0.3716
bk0: 2458a 6362567i bk1: 2724a 6360702i bk2: 2112a 6365306i bk3: 2296a 6363539i bk4: 2546a 6360985i bk5: 2836a 6359506i bk6: 2486a 6362012i bk7: 2628a 6359446i bk8: 2968a 6355665i bk9: 3104a 6355850i bk10: 2152a 6364087i bk11: 2232a 6364026i bk12: 2008a 6365323i bk13: 2240a 6364717i bk14: 1796a 6369343i bk15: 1952a 6368069i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.017349 
total_CMD = 6381629 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 6142812 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 6381629 
n_nop = 6321987 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.000674 
CoL_Bus_Util = 0.008675 
Either_Row_CoL_Bus_Util = 0.009346 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000285 
queue_avg = 0.082154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0821536

========= L2 cache stats =========
L2_cache_bank[0]: Access = 159362, Miss = 16148, Miss_rate = 0.101, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 190820, Miss = 19960, Miss_rate = 0.105, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 174112, Miss = 18936, Miss_rate = 0.109, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 199802, Miss = 20200, Miss_rate = 0.101, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 188712, Miss = 20152, Miss_rate = 0.107, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 159960, Miss = 16034, Miss_rate = 0.100, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 197562, Miss = 20364, Miss_rate = 0.103, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 176268, Miss = 18838, Miss_rate = 0.107, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 157388, Miss = 16026, Miss_rate = 0.102, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 189444, Miss = 19908, Miss_rate = 0.105, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 175000, Miss = 18828, Miss_rate = 0.108, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 196740, Miss = 20012, Miss_rate = 0.102, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 2165170
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1041
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1387459
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 360686
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 108512
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1680932
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 364300
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 119908
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.075
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=2165170
icnt_total_pkts_simt_to_mem=814525
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04643
	minimum = 5
	maximum = 7
Network latency average = 5.04643
	minimum = 5
	maximum = 7
Slowest packet = 2795457
Flit latency average = 5.00183
	minimum = 5
	maximum = 7
Slowest flit = 2977514
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00303247
	minimum = 0 (at node 2)
	maximum = 0.0126205 (at node 18)
Accepted packet rate average = 0.00303247
	minimum = 0 (at node 2)
	maximum = 0.0221839 (at node 0)
Injected flit rate average = 0.00316747
	minimum = 0 (at node 2)
	maximum = 0.0126205 (at node 18)
Accepted flit rate average= 0.00316747
	minimum = 0 (at node 2)
	maximum = 0.0221839 (at node 0)
Injected packet length average = 1.04452
Accepted packet length average = 1.04452
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.1121 (86 samples)
	minimum = 5 (86 samples)
	maximum = 227.593 (86 samples)
Network latency average = 21.682 (86 samples)
	minimum = 5 (86 samples)
	maximum = 224.477 (86 samples)
Flit latency average = 20.7638 (86 samples)
	minimum = 5 (86 samples)
	maximum = 223.965 (86 samples)
Fragmentation average = 0.00233777 (86 samples)
	minimum = 0 (86 samples)
	maximum = 48.3023 (86 samples)
Injected packet rate average = 0.0630731 (86 samples)
	minimum = 0.0188735 (86 samples)
	maximum = 0.179944 (86 samples)
Accepted packet rate average = 0.0630731 (86 samples)
	minimum = 0.0184364 (86 samples)
	maximum = 0.102031 (86 samples)
Injected flit rate average = 0.0671196 (86 samples)
	minimum = 0.0244542 (86 samples)
	maximum = 0.180129 (86 samples)
Accepted flit rate average = 0.0671196 (86 samples)
	minimum = 0.0245778 (86 samples)
	maximum = 0.102031 (86 samples)
Injected packet size average = 1.06416 (86 samples)
Accepted packet size average = 1.06416 (86 samples)
Hops average = 1 (86 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 4 sec (604 sec)
gpgpu_simulation_rate = 427035 (inst/sec)
gpgpu_simulation_rate = 3430 (cycle/sec)
gpgpu_silicon_slowdown = 87463x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (3,3,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 3 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 87 '_Z12lud_internalPfii'
Destroy streams for kernel 87: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 87 
gpu_sim_cycle = 1922
gpu_sim_insn = 214272
gpu_ipc =     111.4839
gpu_tot_sim_cycle = 2073950
gpu_tot_sim_insn = 258143848
gpu_tot_ipc =     124.4697
gpu_tot_issued_cta = 10933
gpu_occupancy = 16.3386% 
gpu_tot_occupancy = 30.2313% 
max_total_param_size = 0
gpu_stall_dramfull = 211877
gpu_stall_icnt2sh    = 401278
partiton_level_parallism =       0.2747
partiton_level_parallism_total  =       0.3052
partiton_level_parallism_util =       1.4831
partiton_level_parallism_util_total  =       1.7415
L2_BW  =       9.1105 GB/Sec
L2_BW_total  =      10.0307 GB/Sec
gpu_total_sim_rate=426684

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4263754
	L1I_total_cache_misses = 77970
	L1I_total_cache_miss_rate = 0.0183
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33484
L1D_cache:
	L1D_cache_core[0]: Access = 47611, Miss = 29275, Miss_rate = 0.615, Pending_hits = 2847, Reservation_fails = 18652
	L1D_cache_core[1]: Access = 47292, Miss = 28788, Miss_rate = 0.609, Pending_hits = 3084, Reservation_fails = 23043
	L1D_cache_core[2]: Access = 46829, Miss = 28365, Miss_rate = 0.606, Pending_hits = 3224, Reservation_fails = 23746
	L1D_cache_core[3]: Access = 46957, Miss = 28457, Miss_rate = 0.606, Pending_hits = 3129, Reservation_fails = 20077
	L1D_cache_core[4]: Access = 47070, Miss = 28530, Miss_rate = 0.606, Pending_hits = 3185, Reservation_fails = 20671
	L1D_cache_core[5]: Access = 47407, Miss = 29044, Miss_rate = 0.613, Pending_hits = 2923, Reservation_fails = 19573
	L1D_cache_core[6]: Access = 47326, Miss = 28661, Miss_rate = 0.606, Pending_hits = 2988, Reservation_fails = 19961
	L1D_cache_core[7]: Access = 47153, Miss = 28578, Miss_rate = 0.606, Pending_hits = 3125, Reservation_fails = 21881
	L1D_cache_core[8]: Access = 47792, Miss = 29570, Miss_rate = 0.619, Pending_hits = 2907, Reservation_fails = 21764
	L1D_cache_core[9]: Access = 46544, Miss = 28612, Miss_rate = 0.615, Pending_hits = 3041, Reservation_fails = 24610
	L1D_cache_core[10]: Access = 46477, Miss = 28496, Miss_rate = 0.613, Pending_hits = 3127, Reservation_fails = 23309
	L1D_cache_core[11]: Access = 47243, Miss = 28606, Miss_rate = 0.606, Pending_hits = 2907, Reservation_fails = 20868
	L1D_cache_core[12]: Access = 47005, Miss = 28859, Miss_rate = 0.614, Pending_hits = 2992, Reservation_fails = 19328
	L1D_cache_core[13]: Access = 46714, Miss = 28110, Miss_rate = 0.602, Pending_hits = 3285, Reservation_fails = 18973
	L1D_cache_core[14]: Access = 46730, Miss = 28905, Miss_rate = 0.619, Pending_hits = 3119, Reservation_fails = 23203
	L1D_total_cache_accesses = 706150
	L1D_total_cache_misses = 430856
	L1D_total_cache_miss_rate = 0.6101
	L1D_total_cache_pending_hits = 45883
	L1D_total_cache_reservation_fails = 319659
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 254475
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57368
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 420617
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 319539
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 254385
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 172043
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10239
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4185784
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 77970
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33484
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 523856
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 254475
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 182294
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4263754

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 235949
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 126
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 83464
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 120
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33484
ctas_completed 10933, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
47049, 27216, 13950, 13950, 13950, 13950, 13950, 13950, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 
gpgpu_n_tot_thrd_icount = 269627616
gpgpu_n_tot_w_icount = 8425863
gpgpu_n_stall_shd_mem = 494428
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 420617
gpgpu_n_mem_write_global = 182294
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8381696
gpgpu_n_store_insn = 2916704
gpgpu_n_shmem_insn = 93892952
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8093088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 125048
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36228
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333152
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1713714	W0_Idle:14394967	W0_Scoreboard:11036138	W1:9164	W2:8584	W3:8004	W4:7424	W5:6844	W6:6264	W7:5684	W8:5104	W9:4524	W10:3944	W11:3364	W12:2784	W13:2204	W14:1624	W15:986	W16:590266	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7759095
single_issue_nums: WS0:4390161	WS1:4035702	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3364936 {8:420617,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13125168 {72:182294,}
traffic_breakdown_coretomem[INST_ACC_R] = 239816 {8:29977,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67298720 {40:1682468,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2916704 {8:364588,}
traffic_breakdown_memtocore[INST_ACC_R] = 4796320 {40:119908,}
maxmflatency = 1588 
max_icnt2mem_latency = 1696 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 278 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 67 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1193321 	674210 	163289 	16266 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28576 	1132 	199 	524156 	29902 	30757 	13600 	3376 	1205 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	217914 	239393 	239428 	311030 	795407 	243826 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1671 	402 	50 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       7905      5833      7808      6576      6535      5171      6964      5663      6204      4986      7386      5984      7087      5090      7255      6131
dram[1]:       6307      6339      6643      7205      5735      6009      6085      6380      4880      5300      5431      6158      5082      4970      5901      6171
dram[2]:       5976      7441      6667      8143      5189      6220      5501      7160      4917      6016      5969      7530      5237      6968      6011      7424
dram[3]:       6266      5992      6669      6625      5770      5252      6203      6025      5274      4722      5997      5559      4884      5053      5940      5841
dram[4]:       8081      5775      7765      6719      6379      5100      6649      5710      6014      4778      7074      6189      7162      4660      7531      6177
dram[5]:       6144      6633      6440      7434      5459      6110      5821      6544      4816      5307      5572      6394      5331      5164      6015      6480
maximum mf latency per bank:
dram[0]:       1306      1299      1094      1323      1088      1307      1216      1220      1392      1216      1482      1218      1495      1128      1499      1247
dram[1]:       1252       881      1291      1338      1193      1389      1287      1459      1282      1480      1292      1488      1175       931      1191       927
dram[2]:       1288      1319      1377      1166      1382       996       995      1176       998      1332      1001      1493      1100      1490      1227      1499
dram[3]:        859      1275      1364      1363      1431      1333      1584      1368      1588      1345      1585      1347       834      1082       824      1058
dram[4]:       1234      1214      1176      1263      1044      1271      1169      1208      1314      1213      1447      1210      1457      1164      1441      1177
dram[5]:       1317       938      1343      1208      1308      1321      1381      1346      1387      1509      1389      1555      1078       961      1063       963
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6387546 n_nop=6332816 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.01565
n_activity=281418 dram_eff=0.3551
bk0: 2066a 6372162i bk1: 2748a 6367995i bk2: 1836a 6373351i bk3: 2280a 6371477i bk4: 2180a 6369592i bk5: 2796a 6366047i bk6: 2086a 6369664i bk7: 2644a 6366470i bk8: 2304a 6367399i bk9: 3084a 6362752i bk10: 1720a 6372451i bk11: 2232a 6370200i bk12: 1628a 6374524i bk13: 2216a 6371225i bk14: 1446a 6377624i bk15: 1944a 6375028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.015645 
total_CMD = 6387546 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 6165284 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 6387546 
n_nop = 6332816 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.000749 
CoL_Bus_Util = 0.007823 
Either_Row_CoL_Bus_Util = 0.008568 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000402 
queue_avg = 0.065813 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0658128
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6387546 n_nop=6327363 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.01747
n_activity=301921 dram_eff=0.3695
bk0: 2458a 6369011i bk1: 2840a 6366047i bk2: 2116a 6371050i bk3: 2296a 6369894i bk4: 2542a 6367337i bk5: 2864a 6365499i bk6: 2494a 6368220i bk7: 2624a 6366145i bk8: 2986a 6361340i bk9: 3128a 6361809i bk10: 2222a 6368663i bk11: 2232a 6369546i bk12: 2014a 6371241i bk13: 2264a 6369465i bk14: 1820a 6374658i bk15: 1952a 6374156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.017467 
total_CMD = 6387546 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 6145515 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 6387546 
n_nop = 6327363 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.000692 
CoL_Bus_Util = 0.008733 
Either_Row_CoL_Bus_Util = 0.009422 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000332 
queue_avg = 0.081433 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0814327
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6387546 n_nop=6332686 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.01567
n_activity=281796 dram_eff=0.3552
bk0: 2778a 6367431i bk1: 2074a 6371654i bk2: 2296a 6370795i bk3: 1812a 6373471i bk4: 2802a 6365391i bk5: 2182a 6369438i bk6: 2668a 6367437i bk7: 2068a 6369198i bk8: 3086a 6361856i bk9: 2310a 6366861i bk10: 2320a 6369364i bk11: 1634a 6373119i bk12: 2222a 6370821i bk13: 1634a 6374860i bk14: 1972a 6374887i bk15: 1410a 6378131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.015671 
total_CMD = 6387546 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 6164445 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 6387546 
n_nop = 6332686 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.000759 
CoL_Bus_Util = 0.007835 
Either_Row_CoL_Bus_Util = 0.008589 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000711 
queue_avg = 0.067672 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0676722
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6387546 n_nop=6327309 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.01748
n_activity=302088 dram_eff=0.3697
bk0: 2836a 6366457i bk1: 2480a 6369111i bk2: 2320a 6369711i bk3: 2092a 6371026i bk4: 2860a 6364429i bk5: 2562a 6366310i bk6: 2652a 6366453i bk7: 2464a 6367779i bk8: 3128a 6361263i bk9: 2998a 6361215i bk10: 2320a 6368970i bk11: 2136a 6369357i bk12: 2264a 6370466i bk13: 2012a 6371123i bk14: 1984a 6373605i bk15: 1782a 6374825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.017484 
total_CMD = 6387546 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 6145497 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 6387546 
n_nop = 6327309 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.000691 
CoL_Bus_Util = 0.008742 
Either_Row_CoL_Bus_Util = 0.009430 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000282 
queue_avg = 0.084191 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0841905
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6387546 n_nop=6333088 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.01557
n_activity=279186 dram_eff=0.3563
bk0: 2044a 6372172i bk1: 2722a 6368146i bk2: 1832a 6373309i bk3: 2272a 6371454i bk4: 2148a 6369847i bk5: 2794a 6366421i bk6: 2080a 6370099i bk7: 2640a 6367663i bk8: 2288a 6367575i bk9: 3086a 6361609i bk10: 1678a 6373716i bk11: 2232a 6369893i bk12: 1636a 6374729i bk13: 2214a 6371103i bk14: 1428a 6377414i bk15: 1940a 6374619i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.015575 
total_CMD = 6387546 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 6167209 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 6387546 
n_nop = 6333088 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.000743 
CoL_Bus_Util = 0.007787 
Either_Row_CoL_Bus_Util = 0.008526 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000551 
queue_avg = 0.065964 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0659637
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6387546 n_nop=6327904 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.01733
n_activity=297925 dram_eff=0.3716
bk0: 2458a 6368484i bk1: 2724a 6366619i bk2: 2112a 6371223i bk3: 2296a 6369456i bk4: 2546a 6366902i bk5: 2836a 6365423i bk6: 2486a 6367929i bk7: 2628a 6365363i bk8: 2968a 6361582i bk9: 3104a 6361767i bk10: 2152a 6370004i bk11: 2232a 6369943i bk12: 2008a 6371240i bk13: 2240a 6370634i bk14: 1796a 6375260i bk15: 1952a 6373986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.017333 
total_CMD = 6387546 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 6148729 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 6387546 
n_nop = 6327904 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.000673 
CoL_Bus_Util = 0.008667 
Either_Row_CoL_Bus_Util = 0.009337 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000285 
queue_avg = 0.082078 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0820775

========= L2 cache stats =========
L2_cache_bank[0]: Access = 159362, Miss = 16148, Miss_rate = 0.101, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 190820, Miss = 19960, Miss_rate = 0.105, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 174112, Miss = 18936, Miss_rate = 0.109, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 200398, Miss = 20200, Miss_rate = 0.101, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 188712, Miss = 20152, Miss_rate = 0.107, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 159960, Miss = 16034, Miss_rate = 0.100, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 198194, Miss = 20364, Miss_rate = 0.103, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 176268, Miss = 18838, Miss_rate = 0.107, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 157388, Miss = 16026, Miss_rate = 0.102, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 189444, Miss = 19908, Miss_rate = 0.105, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 175000, Miss = 18828, Miss_rate = 0.108, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 197336, Miss = 20012, Miss_rate = 0.101, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 2166994
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1040
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1388995
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 360974
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 108512
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1682468
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 364588
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 119908
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.075
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=2166994
icnt_total_pkts_simt_to_mem=815197
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.2466
	minimum = 5
	maximum = 78
Network latency average = 21.1905
	minimum = 5
	maximum = 78
Slowest packet = 2799644
Flit latency average = 20.2127
	minimum = 5
	maximum = 78
Slowest flit = 2981890
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0453232
	minimum = 0 (at node 0)
	maximum = 0.328824 (at node 21)
Accepted packet rate average = 0.0453232
	minimum = 0 (at node 0)
	maximum = 0.116545 (at node 3)
Injected flit rate average = 0.048098
	minimum = 0 (at node 0)
	maximum = 0.328824 (at node 21)
Accepted flit rate average= 0.048098
	minimum = 0 (at node 0)
	maximum = 0.119667 (at node 21)
Injected packet length average = 1.06122
Accepted packet length average = 1.06122
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.0907 (87 samples)
	minimum = 5 (87 samples)
	maximum = 225.874 (87 samples)
Network latency average = 21.6763 (87 samples)
	minimum = 5 (87 samples)
	maximum = 222.793 (87 samples)
Flit latency average = 20.7575 (87 samples)
	minimum = 5 (87 samples)
	maximum = 222.287 (87 samples)
Fragmentation average = 0.0023109 (87 samples)
	minimum = 0 (87 samples)
	maximum = 47.7471 (87 samples)
Injected packet rate average = 0.0628691 (87 samples)
	minimum = 0.0186566 (87 samples)
	maximum = 0.181656 (87 samples)
Accepted packet rate average = 0.0628691 (87 samples)
	minimum = 0.0182245 (87 samples)
	maximum = 0.102198 (87 samples)
Injected flit rate average = 0.066901 (87 samples)
	minimum = 0.0241731 (87 samples)
	maximum = 0.181839 (87 samples)
Accepted flit rate average = 0.066901 (87 samples)
	minimum = 0.0242953 (87 samples)
	maximum = 0.102234 (87 samples)
Injected packet size average = 1.06413 (87 samples)
Accepted packet size average = 1.06413 (87 samples)
Hops average = 1 (87 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 5 sec (605 sec)
gpgpu_simulation_rate = 426684 (inst/sec)
gpgpu_simulation_rate = 3428 (cycle/sec)
gpgpu_silicon_slowdown = 87514x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a30717d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 88 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 88: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 88 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 2100405
gpu_tot_sim_insn = 258163728
gpu_tot_ipc =     122.9114
gpu_tot_issued_cta = 10934
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.1895% 
max_total_param_size = 0
gpu_stall_dramfull = 211877
gpu_stall_icnt2sh    = 401278
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3013
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7414
L2_BW  =       0.0515 GB/Sec
L2_BW_total  =       9.9050 GB/Sec
gpu_total_sim_rate=425310

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4265426
	L1I_total_cache_misses = 77982
	L1I_total_cache_miss_rate = 0.0183
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33484
L1D_cache:
	L1D_cache_core[0]: Access = 47611, Miss = 29275, Miss_rate = 0.615, Pending_hits = 2847, Reservation_fails = 18652
	L1D_cache_core[1]: Access = 47292, Miss = 28788, Miss_rate = 0.609, Pending_hits = 3084, Reservation_fails = 23043
	L1D_cache_core[2]: Access = 46829, Miss = 28365, Miss_rate = 0.606, Pending_hits = 3224, Reservation_fails = 23746
	L1D_cache_core[3]: Access = 46957, Miss = 28457, Miss_rate = 0.606, Pending_hits = 3129, Reservation_fails = 20077
	L1D_cache_core[4]: Access = 47070, Miss = 28530, Miss_rate = 0.606, Pending_hits = 3185, Reservation_fails = 20671
	L1D_cache_core[5]: Access = 47407, Miss = 29044, Miss_rate = 0.613, Pending_hits = 2923, Reservation_fails = 19573
	L1D_cache_core[6]: Access = 47326, Miss = 28661, Miss_rate = 0.606, Pending_hits = 2988, Reservation_fails = 19961
	L1D_cache_core[7]: Access = 47153, Miss = 28578, Miss_rate = 0.606, Pending_hits = 3125, Reservation_fails = 21881
	L1D_cache_core[8]: Access = 47792, Miss = 29570, Miss_rate = 0.619, Pending_hits = 2907, Reservation_fails = 21764
	L1D_cache_core[9]: Access = 46544, Miss = 28612, Miss_rate = 0.615, Pending_hits = 3041, Reservation_fails = 24610
	L1D_cache_core[10]: Access = 46477, Miss = 28496, Miss_rate = 0.613, Pending_hits = 3127, Reservation_fails = 23309
	L1D_cache_core[11]: Access = 47274, Miss = 28622, Miss_rate = 0.605, Pending_hits = 2907, Reservation_fails = 20868
	L1D_cache_core[12]: Access = 47005, Miss = 28859, Miss_rate = 0.614, Pending_hits = 2992, Reservation_fails = 19328
	L1D_cache_core[13]: Access = 46714, Miss = 28110, Miss_rate = 0.602, Pending_hits = 3285, Reservation_fails = 18973
	L1D_cache_core[14]: Access = 46730, Miss = 28905, Miss_rate = 0.619, Pending_hits = 3119, Reservation_fails = 23203
	L1D_total_cache_accesses = 706181
	L1D_total_cache_misses = 430872
	L1D_total_cache_miss_rate = 0.6101
	L1D_total_cache_pending_hits = 45883
	L1D_total_cache_reservation_fails = 319659
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 254481
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57368
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 420633
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 319539
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 254391
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 172058
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10239
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4187444
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 77982
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33484
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 523872
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 254481
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 182309
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4265426

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 235949
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 126
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 83464
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 120
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33484
ctas_completed 10934, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
47049, 27216, 13950, 13950, 13950, 13950, 13950, 13950, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 
gpgpu_n_tot_thrd_icount = 269721984
gpgpu_n_tot_w_icount = 8428812
gpgpu_n_stall_shd_mem = 494932
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 420633
gpgpu_n_mem_write_global = 182309
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8381952
gpgpu_n_store_insn = 2916944
gpgpu_n_shmem_insn = 93897648
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8093184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 125552
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36228
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333152
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1713714	W0_Idle:14425156	W0_Scoreboard:11055908	W1:9480	W2:8880	W3:8280	W4:7680	W5:7080	W6:6480	W7:5880	W8:5280	W9:4680	W10:4080	W11:3480	W12:2880	W13:2280	W14:1680	W15:1020	W16:590577	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7759095
single_issue_nums: WS0:4393110	WS1:4035702	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3365064 {8:420633,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13126248 {72:182309,}
traffic_breakdown_coretomem[INST_ACC_R] = 239912 {8:29989,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67301280 {40:1682532,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2916944 {8:364618,}
traffic_breakdown_memtocore[INST_ACC_R] = 4798240 {40:119956,}
maxmflatency = 1588 
max_icnt2mem_latency = 1696 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 278 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 67 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1193415 	674210 	163289 	16266 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28588 	1132 	199 	524187 	29902 	30757 	13600 	3376 	1205 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	218008 	239393 	239428 	311030 	795407 	243826 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1681 	402 	50 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       7905      5833      7808      6576      6535      5171      6964      5663      6204      4986      7386      5984      7087      5090      7255      6131
dram[1]:       6307      6339      6643      7205      5735      6009      6085      6384      4880      5300      5431      6158      5082      4970      5901      6171
dram[2]:       5976      7441      6667      8143      5189      6220      5501      7160      4917      6016      5969      7530      5237      6968      6011      7424
dram[3]:       6266      5992      6669      6625      5770      5252      6206      6025      5274      4722      5997      5559      4884      5053      5940      5841
dram[4]:       8081      5775      7765      6719      6379      5100      6649      5710      6014      4778      7074      6189      7162      4660      7531      6177
dram[5]:       6144      6633      6440      7434      5459      6110      5821      6548      4816      5307      5572      6394      5331      5164      6015      6480
maximum mf latency per bank:
dram[0]:       1306      1299      1094      1323      1088      1307      1216      1220      1392      1216      1482      1218      1495      1128      1499      1247
dram[1]:       1252       881      1291      1338      1193      1389      1287      1459      1282      1480      1292      1488      1175       931      1191       927
dram[2]:       1288      1319      1377      1166      1382       996       995      1176       998      1332      1001      1493      1100      1490      1227      1499
dram[3]:        859      1275      1364      1363      1431      1333      1584      1368      1588      1345      1585      1347       834      1082       824      1058
dram[4]:       1234      1214      1176      1263      1044      1271      1169      1208      1314      1213      1447      1210      1457      1164      1441      1177
dram[5]:       1317       938      1343      1208      1308      1321      1381      1346      1387      1509      1389      1555      1078       961      1063       963
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6469025 n_nop=6414295 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.01545
n_activity=281418 dram_eff=0.3551
bk0: 2066a 6453641i bk1: 2748a 6449474i bk2: 1836a 6454830i bk3: 2280a 6452956i bk4: 2180a 6451071i bk5: 2796a 6447526i bk6: 2086a 6451143i bk7: 2644a 6447949i bk8: 2304a 6448878i bk9: 3084a 6444231i bk10: 1720a 6453930i bk11: 2232a 6451679i bk12: 1628a 6456003i bk13: 2216a 6452704i bk14: 1446a 6459103i bk15: 1944a 6456507i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.015448 
total_CMD = 6469025 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 6246763 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 6469025 
n_nop = 6414295 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.000740 
CoL_Bus_Util = 0.007724 
Either_Row_CoL_Bus_Util = 0.008460 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000402 
queue_avg = 0.064984 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0649838
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6469025 n_nop=6408842 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.01725
n_activity=301921 dram_eff=0.3695
bk0: 2458a 6450490i bk1: 2840a 6447526i bk2: 2116a 6452529i bk3: 2296a 6451373i bk4: 2542a 6448816i bk5: 2864a 6446978i bk6: 2494a 6449699i bk7: 2624a 6447624i bk8: 2986a 6442819i bk9: 3128a 6443288i bk10: 2222a 6450142i bk11: 2232a 6451025i bk12: 2014a 6452720i bk13: 2264a 6450944i bk14: 1820a 6456137i bk15: 1952a 6455635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.017247 
total_CMD = 6469025 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 6226994 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 6469025 
n_nop = 6408842 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.000683 
CoL_Bus_Util = 0.008623 
Either_Row_CoL_Bus_Util = 0.009303 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000332 
queue_avg = 0.080407 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.080407
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6469025 n_nop=6414165 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.01547
n_activity=281796 dram_eff=0.3552
bk0: 2778a 6448910i bk1: 2074a 6453133i bk2: 2296a 6452274i bk3: 1812a 6454950i bk4: 2802a 6446870i bk5: 2182a 6450917i bk6: 2668a 6448916i bk7: 2068a 6450677i bk8: 3086a 6443335i bk9: 2310a 6448340i bk10: 2320a 6450843i bk11: 1634a 6454598i bk12: 2222a 6452300i bk13: 1634a 6456339i bk14: 1972a 6456366i bk15: 1410a 6459610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.015473 
total_CMD = 6469025 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 6245924 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 6469025 
n_nop = 6414165 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.000750 
CoL_Bus_Util = 0.007737 
Either_Row_CoL_Bus_Util = 0.008480 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000711 
queue_avg = 0.066820 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0668198
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6469025 n_nop=6408788 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.01726
n_activity=302088 dram_eff=0.3697
bk0: 2836a 6447936i bk1: 2480a 6450590i bk2: 2320a 6451190i bk3: 2092a 6452505i bk4: 2860a 6445908i bk5: 2562a 6447789i bk6: 2652a 6447932i bk7: 2464a 6449258i bk8: 3128a 6442742i bk9: 2998a 6442694i bk10: 2320a 6450449i bk11: 2136a 6450836i bk12: 2264a 6451945i bk13: 2012a 6452602i bk14: 1984a 6455084i bk15: 1782a 6456304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.017264 
total_CMD = 6469025 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 6226976 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 6469025 
n_nop = 6408788 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.000682 
CoL_Bus_Util = 0.008632 
Either_Row_CoL_Bus_Util = 0.009312 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000282 
queue_avg = 0.083130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0831301
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6469025 n_nop=6414567 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.01538
n_activity=279186 dram_eff=0.3563
bk0: 2044a 6453651i bk1: 2722a 6449625i bk2: 1832a 6454788i bk3: 2272a 6452933i bk4: 2148a 6451326i bk5: 2794a 6447900i bk6: 2080a 6451578i bk7: 2640a 6449142i bk8: 2288a 6449054i bk9: 3086a 6443088i bk10: 1678a 6455195i bk11: 2232a 6451372i bk12: 1636a 6456208i bk13: 2214a 6452582i bk14: 1428a 6458893i bk15: 1940a 6456098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.015379 
total_CMD = 6469025 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 6248688 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 6469025 
n_nop = 6414567 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.000734 
CoL_Bus_Util = 0.007689 
Either_Row_CoL_Bus_Util = 0.008418 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000551 
queue_avg = 0.065133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0651328
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6469025 n_nop=6409383 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.01712
n_activity=297925 dram_eff=0.3716
bk0: 2458a 6449963i bk1: 2724a 6448098i bk2: 2112a 6452702i bk3: 2296a 6450935i bk4: 2546a 6448381i bk5: 2836a 6446902i bk6: 2486a 6449408i bk7: 2628a 6446842i bk8: 2968a 6443061i bk9: 3104a 6443246i bk10: 2152a 6451483i bk11: 2232a 6451422i bk12: 2008a 6452719i bk13: 2240a 6452113i bk14: 1796a 6456739i bk15: 1952a 6455465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.017115 
total_CMD = 6469025 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 6230208 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 6469025 
n_nop = 6409383 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.000665 
CoL_Bus_Util = 0.008558 
Either_Row_CoL_Bus_Util = 0.009220 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000285 
queue_avg = 0.081044 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0810437

========= L2 cache stats =========
L2_cache_bank[0]: Access = 159370, Miss = 16148, Miss_rate = 0.101, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 190820, Miss = 19960, Miss_rate = 0.105, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 174120, Miss = 18936, Miss_rate = 0.109, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 200428, Miss = 20200, Miss_rate = 0.101, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 188720, Miss = 20152, Miss_rate = 0.107, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 159960, Miss = 16034, Miss_rate = 0.100, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 198232, Miss = 20364, Miss_rate = 0.103, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 176268, Miss = 18838, Miss_rate = 0.107, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 157396, Miss = 16026, Miss_rate = 0.102, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 189444, Miss = 19908, Miss_rate = 0.105, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 175008, Miss = 18828, Miss_rate = 0.108, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 197370, Miss = 20012, Miss_rate = 0.101, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 2167136
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1040
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1389059
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 361004
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 108560
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1682532
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 364618
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 119956
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.074
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=2167136
icnt_total_pkts_simt_to_mem=815255
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2800033
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2982191
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 11)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 11)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 11)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 11)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.8885 (88 samples)
	minimum = 5 (88 samples)
	maximum = 223.443 (88 samples)
Network latency average = 21.4877 (88 samples)
	minimum = 5 (88 samples)
	maximum = 220.33 (88 samples)
Flit latency average = 20.5784 (88 samples)
	minimum = 5 (88 samples)
	maximum = 219.818 (88 samples)
Fragmentation average = 0.00228464 (88 samples)
	minimum = 0 (88 samples)
	maximum = 47.2045 (88 samples)
Injected packet rate average = 0.0621576 (88 samples)
	minimum = 0.0184446 (88 samples)
	maximum = 0.17961 (88 samples)
Accepted packet rate average = 0.0621576 (88 samples)
	minimum = 0.0180174 (88 samples)
	maximum = 0.101098 (88 samples)
Injected flit rate average = 0.0661439 (88 samples)
	minimum = 0.0238984 (88 samples)
	maximum = 0.179797 (88 samples)
Accepted flit rate average = 0.0661439 (88 samples)
	minimum = 0.0240193 (88 samples)
	maximum = 0.101133 (88 samples)
Injected packet size average = 1.06413 (88 samples)
Accepted packet size average = 1.06413 (88 samples)
Hops average = 1 (88 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 7 sec (607 sec)
gpgpu_simulation_rate = 425310 (inst/sec)
gpgpu_simulation_rate = 3460 (cycle/sec)
gpgpu_silicon_slowdown = 86705x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (2,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 89 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 13 bind to kernel 89 '_Z13lud_perimeterPfii'
Destroy streams for kernel 89: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 89 
gpu_sim_cycle = 25504
gpu_sim_insn = 39360
gpu_ipc =       1.5433
gpu_tot_sim_cycle = 2125909
gpu_tot_sim_insn = 258203088
gpu_tot_ipc =     121.4554
gpu_tot_issued_cta = 10936
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.1094% 
max_total_param_size = 0
gpu_stall_dramfull = 211877
gpu_stall_icnt2sh    = 401278
partiton_level_parallism =       0.0123
partiton_level_parallism_total  =       0.2979
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7408
L2_BW  =       0.4246 GB/Sec
L2_BW_total  =       9.7913 GB/Sec
gpu_total_sim_rate=423978

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4266646
	L1I_total_cache_misses = 78137
	L1I_total_cache_miss_rate = 0.0183
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33484
L1D_cache:
	L1D_cache_core[0]: Access = 47611, Miss = 29275, Miss_rate = 0.615, Pending_hits = 2847, Reservation_fails = 18652
	L1D_cache_core[1]: Access = 47292, Miss = 28788, Miss_rate = 0.609, Pending_hits = 3084, Reservation_fails = 23043
	L1D_cache_core[2]: Access = 46829, Miss = 28365, Miss_rate = 0.606, Pending_hits = 3224, Reservation_fails = 23746
	L1D_cache_core[3]: Access = 46957, Miss = 28457, Miss_rate = 0.606, Pending_hits = 3129, Reservation_fails = 20077
	L1D_cache_core[4]: Access = 47070, Miss = 28530, Miss_rate = 0.606, Pending_hits = 3185, Reservation_fails = 20671
	L1D_cache_core[5]: Access = 47407, Miss = 29044, Miss_rate = 0.613, Pending_hits = 2923, Reservation_fails = 19573
	L1D_cache_core[6]: Access = 47326, Miss = 28661, Miss_rate = 0.606, Pending_hits = 2988, Reservation_fails = 19961
	L1D_cache_core[7]: Access = 47153, Miss = 28578, Miss_rate = 0.606, Pending_hits = 3125, Reservation_fails = 21881
	L1D_cache_core[8]: Access = 47792, Miss = 29570, Miss_rate = 0.619, Pending_hits = 2907, Reservation_fails = 21764
	L1D_cache_core[9]: Access = 46544, Miss = 28612, Miss_rate = 0.615, Pending_hits = 3041, Reservation_fails = 24610
	L1D_cache_core[10]: Access = 46477, Miss = 28496, Miss_rate = 0.613, Pending_hits = 3127, Reservation_fails = 23309
	L1D_cache_core[11]: Access = 47274, Miss = 28622, Miss_rate = 0.605, Pending_hits = 2907, Reservation_fails = 20868
	L1D_cache_core[12]: Access = 47084, Miss = 28907, Miss_rate = 0.614, Pending_hits = 2992, Reservation_fails = 19328
	L1D_cache_core[13]: Access = 46793, Miss = 28166, Miss_rate = 0.602, Pending_hits = 3285, Reservation_fails = 18973
	L1D_cache_core[14]: Access = 46730, Miss = 28905, Miss_rate = 0.619, Pending_hits = 3119, Reservation_fails = 23203
	L1D_total_cache_accesses = 706339
	L1D_total_cache_misses = 430976
	L1D_total_cache_miss_rate = 0.6102
	L1D_total_cache_pending_hits = 45883
	L1D_total_cache_reservation_fails = 319659
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 254499
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57368
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 420729
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 319539
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 254409
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 172112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10247
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4188509
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 78137
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33484
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 523968
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 254499
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 182371
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4266646

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 235949
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 126
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 83464
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 120
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33484
ctas_completed 10936, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
47049, 27216, 13950, 13950, 13950, 13950, 13950, 13950, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 
gpgpu_n_tot_thrd_icount = 269799168
gpgpu_n_tot_w_icount = 8431224
gpgpu_n_stall_shd_mem = 495380
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 420729
gpgpu_n_mem_write_global = 182371
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8383488
gpgpu_n_store_insn = 2917936
gpgpu_n_shmem_insn = 93910384
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8093568
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 126000
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36228
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333152
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1713816	W0_Idle:14499162	W0_Scoreboard:11081122	W1:9480	W2:8880	W3:8280	W4:7680	W5:7080	W6:6480	W7:5880	W8:5280	W9:4680	W10:4080	W11:3480	W12:2880	W13:2280	W14:1680	W15:1020	W16:592935	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7759149
single_issue_nums: WS0:4395522	WS1:4035702	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3365832 {8:420729,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13130712 {72:182371,}
traffic_breakdown_coretomem[INST_ACC_R] = 241152 {8:30144,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67316640 {40:1682916,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2917936 {8:364742,}
traffic_breakdown_memtocore[INST_ACC_R] = 4823040 {40:120576,}
maxmflatency = 1588 
max_icnt2mem_latency = 1696 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 278 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 67 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1193923 	674210 	163289 	16266 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28743 	1132 	199 	524345 	29902 	30757 	13600 	3376 	1205 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	218516 	239393 	239428 	311030 	795407 	243826 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1708 	402 	50 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       7905      5833      7808      6576      6535      5171      6964      5663      6204      4986      7386      5984      7087      5090      7255      6131
dram[1]:       6307      6339      6643      7205      5735      6009      6085      6395      4880      5305      5431      6161      5082      4970      5901      6171
dram[2]:       5976      7441      6667      8143      5189      6220      5501      7160      4917      6016      5969      7530      5237      6968      6011      7424
dram[3]:       6266      5992      6669      6625      5770      5252      6217      6025      5278      4722      6000      5559      4884      5053      5940      5841
dram[4]:       8081      5775      7765      6719      6379      5100      6649      5710      6014      4778      7074      6189      7162      4660      7531      6177
dram[5]:       6144      6633      6440      7434      5459      6110      5821      6560      4816      5311      5572      6396      5331      5164      6015      6480
maximum mf latency per bank:
dram[0]:       1306      1299      1094      1323      1088      1307      1216      1220      1392      1216      1482      1218      1495      1128      1499      1247
dram[1]:       1252       881      1291      1338      1193      1389      1287      1459      1282      1480      1292      1488      1175       931      1191       927
dram[2]:       1288      1319      1377      1166      1382       996       995      1176       998      1332      1001      1493      1100      1490      1227      1499
dram[3]:        859      1275      1364      1363      1431      1333      1584      1368      1588      1345      1585      1347       834      1082       824      1058
dram[4]:       1234      1214      1176      1263      1044      1271      1169      1208      1314      1213      1447      1210      1457      1164      1441      1177
dram[5]:       1317       938      1343      1208      1308      1321      1381      1346      1387      1509      1389      1555      1078       961      1063       963
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547575 n_nop=6492845 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.01526
n_activity=281418 dram_eff=0.3551
bk0: 2066a 6532191i bk1: 2748a 6528024i bk2: 1836a 6533380i bk3: 2280a 6531506i bk4: 2180a 6529621i bk5: 2796a 6526076i bk6: 2086a 6529693i bk7: 2644a 6526499i bk8: 2304a 6527428i bk9: 3084a 6522781i bk10: 1720a 6532480i bk11: 2232a 6530229i bk12: 1628a 6534553i bk13: 2216a 6531254i bk14: 1446a 6537653i bk15: 1944a 6535057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.015263 
total_CMD = 6547575 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 6325313 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 6547575 
n_nop = 6492845 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.000731 
CoL_Bus_Util = 0.007632 
Either_Row_CoL_Bus_Util = 0.008359 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000402 
queue_avg = 0.064204 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0642042
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547575 n_nop=6487392 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.01704
n_activity=301921 dram_eff=0.3695
bk0: 2458a 6529040i bk1: 2840a 6526076i bk2: 2116a 6531079i bk3: 2296a 6529923i bk4: 2542a 6527366i bk5: 2864a 6525528i bk6: 2494a 6528249i bk7: 2624a 6526174i bk8: 2986a 6521369i bk9: 3128a 6521838i bk10: 2222a 6528692i bk11: 2232a 6529575i bk12: 2014a 6531270i bk13: 2264a 6529494i bk14: 1820a 6534687i bk15: 1952a 6534185i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.017040 
total_CMD = 6547575 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 6305544 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 6547575 
n_nop = 6487392 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.000675 
CoL_Bus_Util = 0.008520 
Either_Row_CoL_Bus_Util = 0.009192 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000332 
queue_avg = 0.079442 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0794424
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547575 n_nop=6492715 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.01529
n_activity=281796 dram_eff=0.3552
bk0: 2778a 6527460i bk1: 2074a 6531683i bk2: 2296a 6530824i bk3: 1812a 6533500i bk4: 2802a 6525420i bk5: 2182a 6529467i bk6: 2668a 6527466i bk7: 2068a 6529227i bk8: 3086a 6521885i bk9: 2310a 6526890i bk10: 2320a 6529393i bk11: 1634a 6533148i bk12: 2222a 6530850i bk13: 1634a 6534889i bk14: 1972a 6534916i bk15: 1410a 6538160i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.015288 
total_CMD = 6547575 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 6324474 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 6547575 
n_nop = 6492715 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.000741 
CoL_Bus_Util = 0.007644 
Either_Row_CoL_Bus_Util = 0.008379 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000711 
queue_avg = 0.066018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0660182
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547575 n_nop=6487338 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.01706
n_activity=302088 dram_eff=0.3697
bk0: 2836a 6526486i bk1: 2480a 6529140i bk2: 2320a 6529740i bk3: 2092a 6531055i bk4: 2860a 6524458i bk5: 2562a 6526339i bk6: 2652a 6526482i bk7: 2464a 6527808i bk8: 3128a 6521292i bk9: 2998a 6521244i bk10: 2320a 6528999i bk11: 2136a 6529386i bk12: 2264a 6530495i bk13: 2012a 6531152i bk14: 1984a 6533634i bk15: 1782a 6534854i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.017057 
total_CMD = 6547575 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 6305526 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 6547575 
n_nop = 6487338 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.000674 
CoL_Bus_Util = 0.008528 
Either_Row_CoL_Bus_Util = 0.009200 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000282 
queue_avg = 0.082133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0821329
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547575 n_nop=6493117 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.01519
n_activity=279186 dram_eff=0.3563
bk0: 2044a 6532201i bk1: 2722a 6528175i bk2: 1832a 6533338i bk3: 2272a 6531483i bk4: 2148a 6529876i bk5: 2794a 6526450i bk6: 2080a 6530128i bk7: 2640a 6527692i bk8: 2288a 6527604i bk9: 3086a 6521638i bk10: 1678a 6533745i bk11: 2232a 6529922i bk12: 1636a 6534758i bk13: 2214a 6531132i bk14: 1428a 6537443i bk15: 1940a 6534648i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.015194 
total_CMD = 6547575 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 6327238 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 6547575 
n_nop = 6493117 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.000725 
CoL_Bus_Util = 0.007597 
Either_Row_CoL_Bus_Util = 0.008317 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000551 
queue_avg = 0.064351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0643515
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547575 n_nop=6487933 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.01691
n_activity=297925 dram_eff=0.3716
bk0: 2458a 6528513i bk1: 2724a 6526648i bk2: 2112a 6531252i bk3: 2296a 6529485i bk4: 2546a 6526931i bk5: 2836a 6525452i bk6: 2486a 6527958i bk7: 2628a 6525392i bk8: 2968a 6521611i bk9: 3104a 6521796i bk10: 2152a 6530033i bk11: 2232a 6529972i bk12: 2008a 6531269i bk13: 2240a 6530663i bk14: 1796a 6535289i bk15: 1952a 6534015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.016910 
total_CMD = 6547575 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 6308758 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 6547575 
n_nop = 6487933 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.000657 
CoL_Bus_Util = 0.008455 
Either_Row_CoL_Bus_Util = 0.009109 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000285 
queue_avg = 0.080071 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0800715

========= L2 cache stats =========
L2_cache_bank[0]: Access = 159426, Miss = 16148, Miss_rate = 0.101, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 190884, Miss = 19960, Miss_rate = 0.105, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 174168, Miss = 18936, Miss_rate = 0.109, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 200658, Miss = 20200, Miss_rate = 0.101, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 188768, Miss = 20152, Miss_rate = 0.107, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 160008, Miss = 16034, Miss_rate = 0.100, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 198446, Miss = 20364, Miss_rate = 0.103, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 176316, Miss = 18838, Miss_rate = 0.107, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 157444, Miss = 16026, Miss_rate = 0.102, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 189492, Miss = 19908, Miss_rate = 0.105, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 175060, Miss = 18828, Miss_rate = 0.108, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 197594, Miss = 20012, Miss_rate = 0.101, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 2168264
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1040
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1389443
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 361128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 109180
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1682916
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 364742
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 120576
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.073
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=2168264
icnt_total_pkts_simt_to_mem=815630
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04303
	minimum = 5
	maximum = 6
Network latency average = 5.04303
	minimum = 5
	maximum = 6
Slowest packet = 2801253
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2982391
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00209263
	minimum = 0 (at node 0)
	maximum = 0.00901819 (at node 18)
Accepted packet rate average = 0.00209263
	minimum = 0 (at node 0)
	maximum = 0.0221926 (at node 12)
Injected flit rate average = 0.00218266
	minimum = 0 (at node 0)
	maximum = 0.00901819 (at node 18)
Accepted flit rate average= 0.00218266
	minimum = 0 (at node 0)
	maximum = 0.0221926 (at node 12)
Injected packet length average = 1.04303
Accepted packet length average = 1.04303
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.688 (89 samples)
	minimum = 5 (89 samples)
	maximum = 221 (89 samples)
Network latency average = 21.303 (89 samples)
	minimum = 5 (89 samples)
	maximum = 217.921 (89 samples)
Flit latency average = 20.4034 (89 samples)
	minimum = 5 (89 samples)
	maximum = 217.404 (89 samples)
Fragmentation average = 0.00225897 (89 samples)
	minimum = 0 (89 samples)
	maximum = 46.6742 (89 samples)
Injected packet rate average = 0.0614827 (89 samples)
	minimum = 0.0182373 (89 samples)
	maximum = 0.177693 (89 samples)
Accepted packet rate average = 0.0614827 (89 samples)
	minimum = 0.0178149 (89 samples)
	maximum = 0.100211 (89 samples)
Injected flit rate average = 0.0654253 (89 samples)
	minimum = 0.0236299 (89 samples)
	maximum = 0.177878 (89 samples)
Accepted flit rate average = 0.0654253 (89 samples)
	minimum = 0.0237494 (89 samples)
	maximum = 0.100246 (89 samples)
Injected packet size average = 1.06412 (89 samples)
Accepted packet size average = 1.06412 (89 samples)
Hops average = 1 (89 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 9 sec (609 sec)
gpgpu_simulation_rate = 423978 (inst/sec)
gpgpu_simulation_rate = 3490 (cycle/sec)
gpgpu_silicon_slowdown = 85959x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 90 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 0 bind to kernel 90 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 90 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 90 '_Z12lud_internalPfii'
Destroy streams for kernel 90: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 90 
gpu_sim_cycle = 2393
gpu_sim_insn = 95232
gpu_ipc =      39.7961
gpu_tot_sim_cycle = 2128302
gpu_tot_sim_insn = 258298320
gpu_tot_ipc =     121.3636
gpu_tot_issued_cta = 10940
gpu_occupancy = 16.4909% 
gpu_tot_occupancy = 30.1028% 
max_total_param_size = 0
gpu_stall_dramfull = 211877
gpu_stall_icnt2sh    = 401278
partiton_level_parallism =       0.1132
partiton_level_parallism_total  =       0.2977
partiton_level_parallism_util =       1.1061
partiton_level_parallism_util_total  =       1.7404
L2_BW  =       3.8352 GB/Sec
L2_BW_total  =       9.7846 GB/Sec
gpu_total_sim_rate=424135

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4268150
	L1I_total_cache_misses = 78257
	L1I_total_cache_miss_rate = 0.0183
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33484
L1D_cache:
	L1D_cache_core[0]: Access = 47675, Miss = 29323, Miss_rate = 0.615, Pending_hits = 2847, Reservation_fails = 18652
	L1D_cache_core[1]: Access = 47356, Miss = 28836, Miss_rate = 0.609, Pending_hits = 3084, Reservation_fails = 23043
	L1D_cache_core[2]: Access = 46893, Miss = 28413, Miss_rate = 0.606, Pending_hits = 3224, Reservation_fails = 23746
	L1D_cache_core[3]: Access = 46957, Miss = 28457, Miss_rate = 0.606, Pending_hits = 3129, Reservation_fails = 20077
	L1D_cache_core[4]: Access = 47070, Miss = 28530, Miss_rate = 0.606, Pending_hits = 3185, Reservation_fails = 20671
	L1D_cache_core[5]: Access = 47407, Miss = 29044, Miss_rate = 0.613, Pending_hits = 2923, Reservation_fails = 19573
	L1D_cache_core[6]: Access = 47326, Miss = 28661, Miss_rate = 0.606, Pending_hits = 2988, Reservation_fails = 19961
	L1D_cache_core[7]: Access = 47153, Miss = 28578, Miss_rate = 0.606, Pending_hits = 3125, Reservation_fails = 21881
	L1D_cache_core[8]: Access = 47792, Miss = 29570, Miss_rate = 0.619, Pending_hits = 2907, Reservation_fails = 21764
	L1D_cache_core[9]: Access = 46544, Miss = 28612, Miss_rate = 0.615, Pending_hits = 3041, Reservation_fails = 24610
	L1D_cache_core[10]: Access = 46477, Miss = 28496, Miss_rate = 0.613, Pending_hits = 3127, Reservation_fails = 23309
	L1D_cache_core[11]: Access = 47274, Miss = 28622, Miss_rate = 0.605, Pending_hits = 2907, Reservation_fails = 20868
	L1D_cache_core[12]: Access = 47084, Miss = 28907, Miss_rate = 0.614, Pending_hits = 2992, Reservation_fails = 19328
	L1D_cache_core[13]: Access = 46793, Miss = 28166, Miss_rate = 0.602, Pending_hits = 3285, Reservation_fails = 18973
	L1D_cache_core[14]: Access = 46794, Miss = 28953, Miss_rate = 0.619, Pending_hits = 3119, Reservation_fails = 23203
	L1D_total_cache_accesses = 706595
	L1D_total_cache_misses = 431168
	L1D_total_cache_miss_rate = 0.6102
	L1D_total_cache_pending_hits = 45883
	L1D_total_cache_reservation_fails = 319659
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 254595
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57368
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 420921
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 319539
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 254505
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 172176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10247
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4189893
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 78257
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33484
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 524160
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 254595
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 182435
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4268150

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 235949
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 126
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 83464
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 120
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33484
ctas_completed 10940, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
47142, 27309, 14043, 14043, 14043, 14043, 14043, 14043, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 
gpgpu_n_tot_thrd_icount = 269894400
gpgpu_n_tot_w_icount = 8434200
gpgpu_n_stall_shd_mem = 495508
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 420921
gpgpu_n_mem_write_global = 182435
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8386560
gpgpu_n_store_insn = 2918960
gpgpu_n_shmem_insn = 93945200
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8096640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 126000
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36228
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333280
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1714147	W0_Idle:14504097	W0_Scoreboard:11090194	W1:9480	W2:8880	W3:8280	W4:7680	W5:7080	W6:6480	W7:5880	W8:5280	W9:4680	W10:4080	W11:3480	W12:2880	W13:2280	W14:1680	W15:1020	W16:592935	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7762125
single_issue_nums: WS0:4397010	WS1:4037190	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3367368 {8:420921,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13135320 {72:182435,}
traffic_breakdown_coretomem[INST_ACC_R] = 241272 {8:30159,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67347360 {40:1683684,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2918960 {8:364870,}
traffic_breakdown_memtocore[INST_ACC_R] = 4825440 {40:120636,}
maxmflatency = 1588 
max_icnt2mem_latency = 1696 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 278 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 67 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1194819 	674210 	163289 	16266 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28756 	1134 	199 	524601 	29902 	30757 	13600 	3376 	1205 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	218665 	239543 	239656 	311312 	795494 	243826 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1713 	402 	50 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       7905      5833      7808      6576      6535      5171      6964      5663      6204      4986      7386      5984      7087      5090      7255      6131
dram[1]:       6307      6339      6643      7205      5735      6009      6085      6406      4880      5322      5431      6170      5082      4970      5901      6171
dram[2]:       5976      7441      6667      8143      5189      6220      5501      7160      4917      6016      5969      7530      5237      6968      6011      7424
dram[3]:       6266      5992      6669      6625      5770      5252      6228      6025      5296      4722      6009      5559      4884      5053      5940      5841
dram[4]:       8081      5775      7765      6719      6379      5100      6649      5710      6014      4778      7074      6189      7162      4660      7531      6177
dram[5]:       6144      6633      6440      7434      5459      6110      5821      6574      4816      5328      5572      6402      5331      5164      6015      6480
maximum mf latency per bank:
dram[0]:       1306      1299      1094      1323      1088      1307      1216      1220      1392      1216      1482      1218      1495      1128      1499      1247
dram[1]:       1252       881      1291      1338      1193      1389      1287      1459      1282      1480      1292      1488      1175       931      1191       927
dram[2]:       1288      1319      1377      1166      1382       996       995      1176       998      1332      1001      1493      1100      1490      1227      1499
dram[3]:        859      1275      1364      1363      1431      1333      1584      1368      1588      1345      1585      1347       834      1082       824      1058
dram[4]:       1234      1214      1176      1263      1044      1271      1169      1208      1314      1213      1447      1210      1457      1164      1441      1177
dram[5]:       1317       938      1343      1208      1308      1321      1381      1346      1387      1509      1389      1555      1078       961      1063       963
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6554943 n_nop=6500213 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.01525
n_activity=281418 dram_eff=0.3551
bk0: 2066a 6539559i bk1: 2748a 6535392i bk2: 1836a 6540748i bk3: 2280a 6538874i bk4: 2180a 6536989i bk5: 2796a 6533444i bk6: 2086a 6537061i bk7: 2644a 6533867i bk8: 2304a 6534796i bk9: 3084a 6530149i bk10: 1720a 6539848i bk11: 2232a 6537597i bk12: 1628a 6541921i bk13: 2216a 6538622i bk14: 1446a 6545021i bk15: 1944a 6542425i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.015246 
total_CMD = 6554943 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 6332681 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 6554943 
n_nop = 6500213 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.000730 
CoL_Bus_Util = 0.007623 
Either_Row_CoL_Bus_Util = 0.008349 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000402 
queue_avg = 0.064132 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0641321
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6554943 n_nop=6494760 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.01702
n_activity=301921 dram_eff=0.3695
bk0: 2458a 6536408i bk1: 2840a 6533444i bk2: 2116a 6538447i bk3: 2296a 6537291i bk4: 2542a 6534734i bk5: 2864a 6532896i bk6: 2494a 6535617i bk7: 2624a 6533542i bk8: 2986a 6528737i bk9: 3128a 6529206i bk10: 2222a 6536060i bk11: 2232a 6536943i bk12: 2014a 6538638i bk13: 2264a 6536862i bk14: 1820a 6542055i bk15: 1952a 6541553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.017021 
total_CMD = 6554943 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 6312912 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 6554943 
n_nop = 6494760 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.000674 
CoL_Bus_Util = 0.008510 
Either_Row_CoL_Bus_Util = 0.009181 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000332 
queue_avg = 0.079353 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0793531
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6554943 n_nop=6500083 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.01527
n_activity=281796 dram_eff=0.3552
bk0: 2778a 6534828i bk1: 2074a 6539051i bk2: 2296a 6538192i bk3: 1812a 6540868i bk4: 2802a 6532788i bk5: 2182a 6536835i bk6: 2668a 6534834i bk7: 2068a 6536595i bk8: 3086a 6529253i bk9: 2310a 6534258i bk10: 2320a 6536761i bk11: 1634a 6540516i bk12: 2222a 6538218i bk13: 1634a 6542257i bk14: 1972a 6542284i bk15: 1410a 6545528i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.015271 
total_CMD = 6554943 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 6331842 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 6554943 
n_nop = 6500083 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.000740 
CoL_Bus_Util = 0.007635 
Either_Row_CoL_Bus_Util = 0.008369 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000711 
queue_avg = 0.065944 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.065944
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6554943 n_nop=6494706 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.01704
n_activity=302088 dram_eff=0.3697
bk0: 2836a 6533854i bk1: 2480a 6536508i bk2: 2320a 6537108i bk3: 2092a 6538423i bk4: 2860a 6531826i bk5: 2562a 6533707i bk6: 2652a 6533850i bk7: 2464a 6535176i bk8: 3128a 6528660i bk9: 2998a 6528612i bk10: 2320a 6536367i bk11: 2136a 6536754i bk12: 2264a 6537863i bk13: 2012a 6538520i bk14: 1984a 6541002i bk15: 1782a 6542222i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.017038 
total_CMD = 6554943 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 6312894 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 6554943 
n_nop = 6494706 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.000673 
CoL_Bus_Util = 0.008519 
Either_Row_CoL_Bus_Util = 0.009190 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000282 
queue_avg = 0.082041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0820405
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6554943 n_nop=6500485 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.01518
n_activity=279186 dram_eff=0.3563
bk0: 2044a 6539569i bk1: 2722a 6535543i bk2: 1832a 6540706i bk3: 2272a 6538851i bk4: 2148a 6537244i bk5: 2794a 6533818i bk6: 2080a 6537496i bk7: 2640a 6535060i bk8: 2288a 6534972i bk9: 3086a 6529006i bk10: 1678a 6541113i bk11: 2232a 6537290i bk12: 1636a 6542126i bk13: 2214a 6538500i bk14: 1428a 6544811i bk15: 1940a 6542016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.015177 
total_CMD = 6554943 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 6334606 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 6554943 
n_nop = 6500485 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.000724 
CoL_Bus_Util = 0.007588 
Either_Row_CoL_Bus_Util = 0.008308 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000551 
queue_avg = 0.064279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0642791
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6554943 n_nop=6495301 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.01689
n_activity=297925 dram_eff=0.3716
bk0: 2458a 6535881i bk1: 2724a 6534016i bk2: 2112a 6538620i bk3: 2296a 6536853i bk4: 2546a 6534299i bk5: 2836a 6532820i bk6: 2486a 6535326i bk7: 2628a 6532760i bk8: 2968a 6528979i bk9: 3104a 6529164i bk10: 2152a 6537401i bk11: 2232a 6537340i bk12: 2008a 6538637i bk13: 2240a 6538031i bk14: 1796a 6542657i bk15: 1952a 6541383i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.016891 
total_CMD = 6554943 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 6316126 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 6554943 
n_nop = 6495301 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.000656 
CoL_Bus_Util = 0.008445 
Either_Row_CoL_Bus_Util = 0.009099 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000285 
queue_avg = 0.079981 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0799815

========= L2 cache stats =========
L2_cache_bank[0]: Access = 159426, Miss = 16148, Miss_rate = 0.101, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 190884, Miss = 19960, Miss_rate = 0.105, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 174168, Miss = 18936, Miss_rate = 0.109, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 200958, Miss = 20200, Miss_rate = 0.101, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 188768, Miss = 20152, Miss_rate = 0.107, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 160032, Miss = 16034, Miss_rate = 0.100, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 198746, Miss = 20364, Miss_rate = 0.102, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 176340, Miss = 18838, Miss_rate = 0.107, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 157444, Miss = 16026, Miss_rate = 0.102, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 189504, Miss = 19908, Miss_rate = 0.105, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 175060, Miss = 18828, Miss_rate = 0.108, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 197890, Miss = 20012, Miss_rate = 0.101, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 2169220
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1039
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1390211
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 361256
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 109240
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1683684
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 364870
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 120636
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.073
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=2169220
icnt_total_pkts_simt_to_mem=815965
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.0033
	minimum = 5
	maximum = 108
Network latency average = 21.956
	minimum = 5
	maximum = 108
Slowest packet = 2802186
Flit latency average = 21.0658
	minimum = 5
	maximum = 108
Slowest flit = 2984557
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0189906
	minimum = 0 (at node 3)
	maximum = 0.125366 (at node 18)
Accepted packet rate average = 0.0189906
	minimum = 0 (at node 3)
	maximum = 0.101964 (at node 0)
Injected flit rate average = 0.0199811
	minimum = 0 (at node 3)
	maximum = 0.125366 (at node 18)
Accepted flit rate average= 0.0199811
	minimum = 0 (at node 3)
	maximum = 0.101964 (at node 0)
Injected packet length average = 1.05216
Accepted packet length average = 1.05216
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.6804 (90 samples)
	minimum = 5 (90 samples)
	maximum = 219.744 (90 samples)
Network latency average = 21.3102 (90 samples)
	minimum = 5 (90 samples)
	maximum = 216.7 (90 samples)
Flit latency average = 20.4108 (90 samples)
	minimum = 5 (90 samples)
	maximum = 216.189 (90 samples)
Fragmentation average = 0.00223387 (90 samples)
	minimum = 0 (90 samples)
	maximum = 46.1556 (90 samples)
Injected packet rate average = 0.0610106 (90 samples)
	minimum = 0.0180347 (90 samples)
	maximum = 0.177112 (90 samples)
Accepted packet rate average = 0.0610106 (90 samples)
	minimum = 0.017617 (90 samples)
	maximum = 0.100231 (90 samples)
Injected flit rate average = 0.0649203 (90 samples)
	minimum = 0.0233674 (90 samples)
	maximum = 0.177295 (90 samples)
Accepted flit rate average = 0.0649203 (90 samples)
	minimum = 0.0234855 (90 samples)
	maximum = 0.100266 (90 samples)
Injected packet size average = 1.06408 (90 samples)
Accepted packet size average = 1.06408 (90 samples)
Hops average = 1 (90 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 9 sec (609 sec)
gpgpu_simulation_rate = 424135 (inst/sec)
gpgpu_simulation_rate = 3494 (cycle/sec)
gpgpu_silicon_slowdown = 85861x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a30717d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 91 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 91: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 91 
gpu_sim_cycle = 26455
gpu_sim_insn = 19880
gpu_ipc =       0.7515
gpu_tot_sim_cycle = 2154757
gpu_tot_sim_insn = 258318200
gpu_tot_ipc =     119.8828
gpu_tot_issued_cta = 10941
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.0614% 
max_total_param_size = 0
gpu_stall_dramfull = 211877
gpu_stall_icnt2sh    = 401278
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.2940
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7403
L2_BW  =       0.0515 GB/Sec
L2_BW_total  =       9.6651 GB/Sec
gpu_total_sim_rate=422779

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4269822
	L1I_total_cache_misses = 78269
	L1I_total_cache_miss_rate = 0.0183
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33484
L1D_cache:
	L1D_cache_core[0]: Access = 47675, Miss = 29323, Miss_rate = 0.615, Pending_hits = 2847, Reservation_fails = 18652
	L1D_cache_core[1]: Access = 47356, Miss = 28836, Miss_rate = 0.609, Pending_hits = 3084, Reservation_fails = 23043
	L1D_cache_core[2]: Access = 46893, Miss = 28413, Miss_rate = 0.606, Pending_hits = 3224, Reservation_fails = 23746
	L1D_cache_core[3]: Access = 46988, Miss = 28473, Miss_rate = 0.606, Pending_hits = 3129, Reservation_fails = 20077
	L1D_cache_core[4]: Access = 47070, Miss = 28530, Miss_rate = 0.606, Pending_hits = 3185, Reservation_fails = 20671
	L1D_cache_core[5]: Access = 47407, Miss = 29044, Miss_rate = 0.613, Pending_hits = 2923, Reservation_fails = 19573
	L1D_cache_core[6]: Access = 47326, Miss = 28661, Miss_rate = 0.606, Pending_hits = 2988, Reservation_fails = 19961
	L1D_cache_core[7]: Access = 47153, Miss = 28578, Miss_rate = 0.606, Pending_hits = 3125, Reservation_fails = 21881
	L1D_cache_core[8]: Access = 47792, Miss = 29570, Miss_rate = 0.619, Pending_hits = 2907, Reservation_fails = 21764
	L1D_cache_core[9]: Access = 46544, Miss = 28612, Miss_rate = 0.615, Pending_hits = 3041, Reservation_fails = 24610
	L1D_cache_core[10]: Access = 46477, Miss = 28496, Miss_rate = 0.613, Pending_hits = 3127, Reservation_fails = 23309
	L1D_cache_core[11]: Access = 47274, Miss = 28622, Miss_rate = 0.605, Pending_hits = 2907, Reservation_fails = 20868
	L1D_cache_core[12]: Access = 47084, Miss = 28907, Miss_rate = 0.614, Pending_hits = 2992, Reservation_fails = 19328
	L1D_cache_core[13]: Access = 46793, Miss = 28166, Miss_rate = 0.602, Pending_hits = 3285, Reservation_fails = 18973
	L1D_cache_core[14]: Access = 46794, Miss = 28953, Miss_rate = 0.619, Pending_hits = 3119, Reservation_fails = 23203
	L1D_total_cache_accesses = 706626
	L1D_total_cache_misses = 431184
	L1D_total_cache_miss_rate = 0.6102
	L1D_total_cache_pending_hits = 45883
	L1D_total_cache_reservation_fails = 319659
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 254601
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57368
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 420937
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 319539
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 254511
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 172191
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10247
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4191553
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 78269
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33484
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 524176
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 254601
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 182450
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4269822

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 235949
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 126
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 83464
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 120
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33484
ctas_completed 10941, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
47142, 27309, 14043, 14043, 14043, 14043, 14043, 14043, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 
gpgpu_n_tot_thrd_icount = 269988768
gpgpu_n_tot_w_icount = 8437149
gpgpu_n_stall_shd_mem = 496012
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 420937
gpgpu_n_mem_write_global = 182450
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8386816
gpgpu_n_store_insn = 2919200
gpgpu_n_shmem_insn = 93949896
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8096736
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 126504
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36228
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333280
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1714147	W0_Idle:14534286	W0_Scoreboard:11109964	W1:9796	W2:9176	W3:8556	W4:7936	W5:7316	W6:6696	W7:6076	W8:5456	W9:4836	W10:4216	W11:3596	W12:2976	W13:2356	W14:1736	W15:1054	W16:593246	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7762125
single_issue_nums: WS0:4399959	WS1:4037190	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3367496 {8:420937,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13136400 {72:182450,}
traffic_breakdown_coretomem[INST_ACC_R] = 241368 {8:30171,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67349920 {40:1683748,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2919200 {8:364900,}
traffic_breakdown_memtocore[INST_ACC_R] = 4827360 {40:120684,}
maxmflatency = 1588 
max_icnt2mem_latency = 1696 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 278 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 67 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1194913 	674210 	163289 	16266 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28768 	1134 	199 	524632 	29902 	30757 	13600 	3376 	1205 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	218759 	239543 	239656 	311312 	795494 	243826 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1723 	402 	50 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       7905      5833      7808      6576      6535      5171      6964      5663      6204      4986      7386      5984      7087      5090      7255      6131
dram[1]:       6307      6339      6643      7205      5735      6009      6085      6406      4880      5325      5431      6170      5082      4970      5901      6171
dram[2]:       5976      7441      6667      8143      5189      6220      5501      7160      4917      6016      5969      7530      5237      6968      6011      7424
dram[3]:       6266      5992      6669      6625      5770      5252      6228      6025      5298      4722      6009      5559      4884      5053      5940      5841
dram[4]:       8081      5775      7765      6719      6379      5100      6649      5710      6014      4778      7074      6189      7162      4660      7531      6177
dram[5]:       6144      6633      6440      7434      5459      6110      5821      6574      4816      5331      5572      6402      5331      5164      6015      6480
maximum mf latency per bank:
dram[0]:       1306      1299      1094      1323      1088      1307      1216      1220      1392      1216      1482      1218      1495      1128      1499      1247
dram[1]:       1252       881      1291      1338      1193      1389      1287      1459      1282      1480      1292      1488      1175       931      1191       927
dram[2]:       1288      1319      1377      1166      1382       996       995      1176       998      1332      1001      1493      1100      1490      1227      1499
dram[3]:        859      1275      1364      1363      1431      1333      1584      1368      1588      1345      1585      1347       834      1082       824      1058
dram[4]:       1234      1214      1176      1263      1044      1271      1169      1208      1314      1213      1447      1210      1457      1164      1441      1177
dram[5]:       1317       938      1343      1208      1308      1321      1381      1346      1387      1509      1389      1555      1078       961      1063       963
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6636422 n_nop=6581692 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.01506
n_activity=281418 dram_eff=0.3551
bk0: 2066a 6621038i bk1: 2748a 6616871i bk2: 1836a 6622227i bk3: 2280a 6620353i bk4: 2180a 6618468i bk5: 2796a 6614923i bk6: 2086a 6618540i bk7: 2644a 6615346i bk8: 2304a 6616275i bk9: 3084a 6611628i bk10: 1720a 6621327i bk11: 2232a 6619076i bk12: 1628a 6623400i bk13: 2216a 6620101i bk14: 1446a 6626500i bk15: 1944a 6623904i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.015059 
total_CMD = 6636422 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 6414160 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 6636422 
n_nop = 6581692 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.000721 
CoL_Bus_Util = 0.007529 
Either_Row_CoL_Bus_Util = 0.008247 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000402 
queue_avg = 0.063345 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0633447
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6636422 n_nop=6576239 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.01681
n_activity=301921 dram_eff=0.3695
bk0: 2458a 6617887i bk1: 2840a 6614923i bk2: 2116a 6619926i bk3: 2296a 6618770i bk4: 2542a 6616213i bk5: 2864a 6614375i bk6: 2494a 6617096i bk7: 2624a 6615021i bk8: 2986a 6610216i bk9: 3128a 6610685i bk10: 2222a 6617539i bk11: 2232a 6618422i bk12: 2014a 6620117i bk13: 2264a 6618341i bk14: 1820a 6623534i bk15: 1952a 6623032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.016812 
total_CMD = 6636422 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 6394391 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 6636422 
n_nop = 6576239 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.000666 
CoL_Bus_Util = 0.008406 
Either_Row_CoL_Bus_Util = 0.009069 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000332 
queue_avg = 0.078379 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0783788
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6636422 n_nop=6581562 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.01508
n_activity=281796 dram_eff=0.3552
bk0: 2778a 6616307i bk1: 2074a 6620530i bk2: 2296a 6619671i bk3: 1812a 6622347i bk4: 2802a 6614267i bk5: 2182a 6618314i bk6: 2668a 6616313i bk7: 2068a 6618074i bk8: 3086a 6610732i bk9: 2310a 6615737i bk10: 2320a 6618240i bk11: 1634a 6621995i bk12: 2222a 6619697i bk13: 1634a 6623736i bk14: 1972a 6623763i bk15: 1410a 6627007i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.015083 
total_CMD = 6636422 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 6413321 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 6636422 
n_nop = 6581562 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.000731 
CoL_Bus_Util = 0.007542 
Either_Row_CoL_Bus_Util = 0.008267 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000711 
queue_avg = 0.065134 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0651343
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6636422 n_nop=6576185 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.01683
n_activity=302088 dram_eff=0.3697
bk0: 2836a 6615333i bk1: 2480a 6617987i bk2: 2320a 6618587i bk3: 2092a 6619902i bk4: 2860a 6613305i bk5: 2562a 6615186i bk6: 2652a 6615329i bk7: 2464a 6616655i bk8: 3128a 6610139i bk9: 2998a 6610091i bk10: 2320a 6617846i bk11: 2136a 6618233i bk12: 2264a 6619342i bk13: 2012a 6619999i bk14: 1984a 6622481i bk15: 1782a 6623701i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.016828 
total_CMD = 6636422 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 6394373 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 6636422 
n_nop = 6576185 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.000665 
CoL_Bus_Util = 0.008414 
Either_Row_CoL_Bus_Util = 0.009077 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000282 
queue_avg = 0.081033 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0810333
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6636422 n_nop=6581964 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.01499
n_activity=279186 dram_eff=0.3563
bk0: 2044a 6621048i bk1: 2722a 6617022i bk2: 1832a 6622185i bk3: 2272a 6620330i bk4: 2148a 6618723i bk5: 2794a 6615297i bk6: 2080a 6618975i bk7: 2640a 6616539i bk8: 2288a 6616451i bk9: 3086a 6610485i bk10: 1678a 6622592i bk11: 2232a 6618769i bk12: 1636a 6623605i bk13: 2214a 6619979i bk14: 1428a 6626290i bk15: 1940a 6623495i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.014991 
total_CMD = 6636422 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 6416085 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 6636422 
n_nop = 6581964 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.000715 
CoL_Bus_Util = 0.007495 
Either_Row_CoL_Bus_Util = 0.008206 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000551 
queue_avg = 0.063490 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0634899
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6636422 n_nop=6576780 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.01668
n_activity=297925 dram_eff=0.3716
bk0: 2458a 6617360i bk1: 2724a 6615495i bk2: 2112a 6620099i bk3: 2296a 6618332i bk4: 2546a 6615778i bk5: 2836a 6614299i bk6: 2486a 6616805i bk7: 2628a 6614239i bk8: 2968a 6610458i bk9: 3104a 6610643i bk10: 2152a 6618880i bk11: 2232a 6618819i bk12: 2008a 6620116i bk13: 2240a 6619510i bk14: 1796a 6624136i bk15: 1952a 6622862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.016683 
total_CMD = 6636422 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 6397605 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 6636422 
n_nop = 6576780 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.000648 
CoL_Bus_Util = 0.008342 
Either_Row_CoL_Bus_Util = 0.008987 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000285 
queue_avg = 0.078999 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0789995

========= L2 cache stats =========
L2_cache_bank[0]: Access = 159434, Miss = 16148, Miss_rate = 0.101, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 190884, Miss = 19960, Miss_rate = 0.105, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 174176, Miss = 18936, Miss_rate = 0.109, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 200992, Miss = 20200, Miss_rate = 0.101, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 188776, Miss = 20152, Miss_rate = 0.107, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 160032, Miss = 16034, Miss_rate = 0.100, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 198784, Miss = 20364, Miss_rate = 0.102, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 176340, Miss = 18838, Miss_rate = 0.107, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 157452, Miss = 16026, Miss_rate = 0.102, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 189504, Miss = 19908, Miss_rate = 0.105, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 175068, Miss = 18828, Miss_rate = 0.108, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 197920, Miss = 20012, Miss_rate = 0.101, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 2169362
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1039
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1390275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 361286
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 109288
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1683748
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 364900
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 120684
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.072
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=2169362
icnt_total_pkts_simt_to_mem=816023
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2802886
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2985185
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.0016254 (at node 3)
Accepted packet rate average = 0.000259
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 3)
Injected flit rate average = 0.00028
	minimum = 0 (at node 0)
	maximum = 0.0021924 (at node 3)
Accepted flit rate average= 0.00028
	minimum = 0 (at node 0)
	maximum = 0.00536761 (at node 3)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.4894 (91 samples)
	minimum = 5 (91 samples)
	maximum = 217.462 (91 samples)
Network latency average = 21.1319 (91 samples)
	minimum = 5 (91 samples)
	maximum = 214.385 (91 samples)
Flit latency average = 20.2414 (91 samples)
	minimum = 5 (91 samples)
	maximum = 213.868 (91 samples)
Fragmentation average = 0.00220932 (91 samples)
	minimum = 0 (91 samples)
	maximum = 45.6484 (91 samples)
Injected packet rate average = 0.060343 (91 samples)
	minimum = 0.0178365 (91 samples)
	maximum = 0.175183 (91 samples)
Accepted packet rate average = 0.060343 (91 samples)
	minimum = 0.0174234 (91 samples)
	maximum = 0.0991884 (91 samples)
Injected flit rate average = 0.06421 (91 samples)
	minimum = 0.0231106 (91 samples)
	maximum = 0.175371 (91 samples)
Accepted flit rate average = 0.06421 (91 samples)
	minimum = 0.0232274 (91 samples)
	maximum = 0.0992227 (91 samples)
Injected packet size average = 1.06408 (91 samples)
Accepted packet size average = 1.06408 (91 samples)
Hops average = 1 (91 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 11 sec (611 sec)
gpgpu_simulation_rate = 422779 (inst/sec)
gpgpu_simulation_rate = 3526 (cycle/sec)
gpgpu_silicon_slowdown = 85082x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (1,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 92 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 92: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 92 
gpu_sim_cycle = 23436
gpu_sim_insn = 19680
gpu_ipc =       0.8397
gpu_tot_sim_cycle = 2178193
gpu_tot_sim_insn = 258337880
gpu_tot_ipc =     118.6019
gpu_tot_issued_cta = 10942
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.0248% 
max_total_param_size = 0
gpu_stall_dramfull = 211877
gpu_stall_icnt2sh    = 401278
partiton_level_parallism =       0.0060
partiton_level_parallism_total  =       0.2909
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7400
L2_BW  =       0.2056 GB/Sec
L2_BW_total  =       9.5633 GB/Sec
gpu_total_sim_rate=421432

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4270432
	L1I_total_cache_misses = 78347
	L1I_total_cache_miss_rate = 0.0183
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33484
L1D_cache:
	L1D_cache_core[0]: Access = 47675, Miss = 29323, Miss_rate = 0.615, Pending_hits = 2847, Reservation_fails = 18652
	L1D_cache_core[1]: Access = 47356, Miss = 28836, Miss_rate = 0.609, Pending_hits = 3084, Reservation_fails = 23043
	L1D_cache_core[2]: Access = 46893, Miss = 28413, Miss_rate = 0.606, Pending_hits = 3224, Reservation_fails = 23746
	L1D_cache_core[3]: Access = 46988, Miss = 28473, Miss_rate = 0.606, Pending_hits = 3129, Reservation_fails = 20077
	L1D_cache_core[4]: Access = 47149, Miss = 28562, Miss_rate = 0.606, Pending_hits = 3185, Reservation_fails = 20671
	L1D_cache_core[5]: Access = 47407, Miss = 29044, Miss_rate = 0.613, Pending_hits = 2923, Reservation_fails = 19573
	L1D_cache_core[6]: Access = 47326, Miss = 28661, Miss_rate = 0.606, Pending_hits = 2988, Reservation_fails = 19961
	L1D_cache_core[7]: Access = 47153, Miss = 28578, Miss_rate = 0.606, Pending_hits = 3125, Reservation_fails = 21881
	L1D_cache_core[8]: Access = 47792, Miss = 29570, Miss_rate = 0.619, Pending_hits = 2907, Reservation_fails = 21764
	L1D_cache_core[9]: Access = 46544, Miss = 28612, Miss_rate = 0.615, Pending_hits = 3041, Reservation_fails = 24610
	L1D_cache_core[10]: Access = 46477, Miss = 28496, Miss_rate = 0.613, Pending_hits = 3127, Reservation_fails = 23309
	L1D_cache_core[11]: Access = 47274, Miss = 28622, Miss_rate = 0.605, Pending_hits = 2907, Reservation_fails = 20868
	L1D_cache_core[12]: Access = 47084, Miss = 28907, Miss_rate = 0.614, Pending_hits = 2992, Reservation_fails = 19328
	L1D_cache_core[13]: Access = 46793, Miss = 28166, Miss_rate = 0.602, Pending_hits = 3285, Reservation_fails = 18973
	L1D_cache_core[14]: Access = 46794, Miss = 28953, Miss_rate = 0.619, Pending_hits = 3119, Reservation_fails = 23203
	L1D_total_cache_accesses = 706705
	L1D_total_cache_misses = 431216
	L1D_total_cache_miss_rate = 0.6102
	L1D_total_cache_pending_hits = 45883
	L1D_total_cache_reservation_fails = 319659
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 254610
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 420969
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 319539
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 254520
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 172222
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10247
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4192085
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 78347
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33484
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 524224
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 254610
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 182481
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4270432

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 235949
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 126
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 83464
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 120
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33484
ctas_completed 10942, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
47142, 27309, 14043, 14043, 14043, 14043, 14043, 14043, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 
gpgpu_n_tot_thrd_icount = 270027360
gpgpu_n_tot_w_icount = 8438355
gpgpu_n_stall_shd_mem = 496236
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 420969
gpgpu_n_mem_write_global = 182481
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8387584
gpgpu_n_store_insn = 2919696
gpgpu_n_shmem_insn = 93956264
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8096928
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 126728
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36228
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333280
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1714198	W0_Idle:14569360	W0_Scoreboard:11120503	W1:9796	W2:9176	W3:8556	W4:7936	W5:7316	W6:6696	W7:6076	W8:5456	W9:4836	W10:4216	W11:3596	W12:2976	W13:2356	W14:1736	W15:1054	W16:594425	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7762152
single_issue_nums: WS0:4401165	WS1:4037190	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3367752 {8:420969,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13138632 {72:182481,}
traffic_breakdown_coretomem[INST_ACC_R] = 241992 {8:30249,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67355040 {40:1683876,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2919696 {8:364962,}
traffic_breakdown_memtocore[INST_ACC_R] = 4839840 {40:120996,}
maxmflatency = 1588 
max_icnt2mem_latency = 1696 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 278 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 67 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1195103 	674210 	163289 	16266 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28846 	1134 	199 	524695 	29902 	30757 	13600 	3376 	1205 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	218949 	239543 	239656 	311312 	795494 	243826 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1743 	402 	50 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       7905      5833      7808      6576      6535      5171      6964      5663      6204      4986      7386      5984      7087      5090      7255      6131
dram[1]:       6307      6339      6643      7205      5735      6009      6085      6406      4880      5330      5431      6173      5082      4970      5901      6171
dram[2]:       5976      7441      6667      8143      5189      6220      5501      7160      4917      6016      5969      7530      5237      6968      6011      7424
dram[3]:       6266      5992      6669      6625      5770      5252      6228      6025      5303      4722      6011      5559      4884      5053      5940      5841
dram[4]:       8081      5775      7765      6719      6379      5100      6649      5710      6014      4778      7074      6189      7162      4660      7531      6177
dram[5]:       6144      6633      6440      7434      5459      6110      5821      6574      4816      5335      5572      6404      5331      5164      6015      6480
maximum mf latency per bank:
dram[0]:       1306      1299      1094      1323      1088      1307      1216      1220      1392      1216      1482      1218      1495      1128      1499      1247
dram[1]:       1252       881      1291      1338      1193      1389      1287      1459      1282      1480      1292      1488      1175       931      1191       927
dram[2]:       1288      1319      1377      1166      1382       996       995      1176       998      1332      1001      1493      1100      1490      1227      1499
dram[3]:        859      1275      1364      1363      1431      1333      1584      1368      1588      1345      1585      1347       834      1082       824      1058
dram[4]:       1234      1214      1176      1263      1044      1271      1169      1208      1314      1213      1447      1210      1457      1164      1441      1177
dram[5]:       1317       938      1343      1208      1308      1321      1381      1346      1387      1509      1389      1555      1078       961      1063       963
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6708602 n_nop=6653872 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.0149
n_activity=281418 dram_eff=0.3551
bk0: 2066a 6693218i bk1: 2748a 6689051i bk2: 1836a 6694407i bk3: 2280a 6692533i bk4: 2180a 6690648i bk5: 2796a 6687103i bk6: 2086a 6690720i bk7: 2644a 6687526i bk8: 2304a 6688455i bk9: 3084a 6683808i bk10: 1720a 6693507i bk11: 2232a 6691256i bk12: 1628a 6695580i bk13: 2216a 6692281i bk14: 1446a 6698680i bk15: 1944a 6696084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.014897 
total_CMD = 6708602 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 6486340 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 6708602 
n_nop = 6653872 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.000713 
CoL_Bus_Util = 0.007448 
Either_Row_CoL_Bus_Util = 0.008158 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000402 
queue_avg = 0.062663 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0626631
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6708602 n_nop=6648419 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.01663
n_activity=301921 dram_eff=0.3695
bk0: 2458a 6690067i bk1: 2840a 6687103i bk2: 2116a 6692106i bk3: 2296a 6690950i bk4: 2542a 6688393i bk5: 2864a 6686555i bk6: 2494a 6689276i bk7: 2624a 6687201i bk8: 2986a 6682396i bk9: 3128a 6682865i bk10: 2222a 6689719i bk11: 2232a 6690602i bk12: 2014a 6692297i bk13: 2264a 6690521i bk14: 1820a 6695714i bk15: 1952a 6695212i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.016631 
total_CMD = 6708602 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 6466571 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 6708602 
n_nop = 6648419 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.000659 
CoL_Bus_Util = 0.008315 
Either_Row_CoL_Bus_Util = 0.008971 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000332 
queue_avg = 0.077536 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0775355
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6708602 n_nop=6653742 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.01492
n_activity=281796 dram_eff=0.3552
bk0: 2778a 6688487i bk1: 2074a 6692710i bk2: 2296a 6691851i bk3: 1812a 6694527i bk4: 2802a 6686447i bk5: 2182a 6690494i bk6: 2668a 6688493i bk7: 2068a 6690254i bk8: 3086a 6682912i bk9: 2310a 6687917i bk10: 2320a 6690420i bk11: 1634a 6694175i bk12: 2222a 6691877i bk13: 1634a 6695916i bk14: 1972a 6695943i bk15: 1410a 6699187i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.014921 
total_CMD = 6708602 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 6485501 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 6708602 
n_nop = 6653742 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.000723 
CoL_Bus_Util = 0.007460 
Either_Row_CoL_Bus_Util = 0.008178 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000711 
queue_avg = 0.064434 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0644335
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6708602 n_nop=6648365 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.01665
n_activity=302088 dram_eff=0.3697
bk0: 2836a 6687513i bk1: 2480a 6690167i bk2: 2320a 6690767i bk3: 2092a 6692082i bk4: 2860a 6685485i bk5: 2562a 6687366i bk6: 2652a 6687509i bk7: 2464a 6688835i bk8: 3128a 6682319i bk9: 2998a 6682271i bk10: 2320a 6690026i bk11: 2136a 6690413i bk12: 2264a 6691522i bk13: 2012a 6692179i bk14: 1984a 6694661i bk15: 1782a 6695881i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.016647 
total_CMD = 6708602 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 6466553 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 6708602 
n_nop = 6648365 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.000658 
CoL_Bus_Util = 0.008324 
Either_Row_CoL_Bus_Util = 0.008979 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000282 
queue_avg = 0.080161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0801614
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6708602 n_nop=6654144 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.01483
n_activity=279186 dram_eff=0.3563
bk0: 2044a 6693228i bk1: 2722a 6689202i bk2: 1832a 6694365i bk3: 2272a 6692510i bk4: 2148a 6690903i bk5: 2794a 6687477i bk6: 2080a 6691155i bk7: 2640a 6688719i bk8: 2288a 6688631i bk9: 3086a 6682665i bk10: 1678a 6694772i bk11: 2232a 6690949i bk12: 1636a 6695785i bk13: 2214a 6692159i bk14: 1428a 6698470i bk15: 1940a 6695675i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.014829 
total_CMD = 6708602 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 6488265 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 6708602 
n_nop = 6654144 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.000707 
CoL_Bus_Util = 0.007415 
Either_Row_CoL_Bus_Util = 0.008118 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000551 
queue_avg = 0.062807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0628068
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6708602 n_nop=6648960 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.0165
n_activity=297925 dram_eff=0.3716
bk0: 2458a 6689540i bk1: 2724a 6687675i bk2: 2112a 6692279i bk3: 2296a 6690512i bk4: 2546a 6687958i bk5: 2836a 6686479i bk6: 2486a 6688985i bk7: 2628a 6686419i bk8: 2968a 6682638i bk9: 3104a 6682823i bk10: 2152a 6691060i bk11: 2232a 6690999i bk12: 2008a 6692296i bk13: 2240a 6691690i bk14: 1796a 6696316i bk15: 1952a 6695042i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.016504 
total_CMD = 6708602 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 6469785 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 6708602 
n_nop = 6648960 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.000641 
CoL_Bus_Util = 0.008252 
Either_Row_CoL_Bus_Util = 0.008890 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000285 
queue_avg = 0.078150 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0781495

========= L2 cache stats =========
L2_cache_bank[0]: Access = 159462, Miss = 16148, Miss_rate = 0.101, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 190916, Miss = 19960, Miss_rate = 0.105, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 174200, Miss = 18936, Miss_rate = 0.109, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 201088, Miss = 20200, Miss_rate = 0.100, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 188800, Miss = 20152, Miss_rate = 0.107, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 160056, Miss = 16034, Miss_rate = 0.100, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 198874, Miss = 20364, Miss_rate = 0.102, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 176364, Miss = 18838, Miss_rate = 0.107, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 157476, Miss = 16026, Miss_rate = 0.102, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 189528, Miss = 19908, Miss_rate = 0.105, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 175096, Miss = 18828, Miss_rate = 0.108, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 198004, Miss = 20012, Miss_rate = 0.101, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 2169864
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1039
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1390403
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 361348
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 109600
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1683876
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 364962
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 120996
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.071
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=2169864
icnt_total_pkts_simt_to_mem=816195
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04821
	minimum = 5
	maximum = 6
Network latency average = 5.04821
	minimum = 5
	maximum = 6
Slowest packet = 2803445
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2985385
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00101616
	minimum = 0 (at node 0)
	maximum = 0.00601639 (at node 4)
Accepted packet rate average = 0.00101616
	minimum = 0 (at node 0)
	maximum = 0.02142 (at node 4)
Injected flit rate average = 0.00106515
	minimum = 0 (at node 0)
	maximum = 0.00733914 (at node 4)
Accepted flit rate average= 0.00106515
	minimum = 0 (at node 0)
	maximum = 0.02142 (at node 4)
Injected packet length average = 1.04821
Accepted packet length average = 1.04821
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.2999 (92 samples)
	minimum = 5 (92 samples)
	maximum = 215.163 (92 samples)
Network latency average = 20.957 (92 samples)
	minimum = 5 (92 samples)
	maximum = 212.12 (92 samples)
Flit latency average = 20.0757 (92 samples)
	minimum = 5 (92 samples)
	maximum = 211.598 (92 samples)
Fragmentation average = 0.0021853 (92 samples)
	minimum = 0 (92 samples)
	maximum = 45.1522 (92 samples)
Injected packet rate average = 0.0596981 (92 samples)
	minimum = 0.0176426 (92 samples)
	maximum = 0.173344 (92 samples)
Accepted packet rate average = 0.0596981 (92 samples)
	minimum = 0.017234 (92 samples)
	maximum = 0.0983431 (92 samples)
Injected flit rate average = 0.0635236 (92 samples)
	minimum = 0.0228594 (92 samples)
	maximum = 0.173544 (92 samples)
Accepted flit rate average = 0.0635236 (92 samples)
	minimum = 0.0229749 (92 samples)
	maximum = 0.098377 (92 samples)
Injected packet size average = 1.06408 (92 samples)
Accepted packet size average = 1.06408 (92 samples)
Hops average = 1 (92 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 13 sec (613 sec)
gpgpu_simulation_rate = 421432 (inst/sec)
gpgpu_simulation_rate = 3553 (cycle/sec)
gpgpu_silicon_slowdown = 84435x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a3071aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 93 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
Destroy streams for kernel 93: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 93 
gpu_sim_cycle = 1467
gpu_sim_insn = 23808
gpu_ipc =      16.2290
gpu_tot_sim_cycle = 2179660
gpu_tot_sim_insn = 258361688
gpu_tot_ipc =     118.5330
gpu_tot_issued_cta = 10943
gpu_occupancy = 16.4875% 
gpu_tot_occupancy = 30.0237% 
max_total_param_size = 0
gpu_stall_dramfull = 211877
gpu_stall_icnt2sh    = 401278
partiton_level_parallism =       0.0327
partiton_level_parallism_total  =       0.2908
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7399
L2_BW  =       1.0470 GB/Sec
L2_BW_total  =       9.5576 GB/Sec
gpu_total_sim_rate=421470

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4270808
	L1I_total_cache_misses = 78347
	L1I_total_cache_miss_rate = 0.0183
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33484
L1D_cache:
	L1D_cache_core[0]: Access = 47675, Miss = 29323, Miss_rate = 0.615, Pending_hits = 2847, Reservation_fails = 18652
	L1D_cache_core[1]: Access = 47356, Miss = 28836, Miss_rate = 0.609, Pending_hits = 3084, Reservation_fails = 23043
	L1D_cache_core[2]: Access = 46893, Miss = 28413, Miss_rate = 0.606, Pending_hits = 3224, Reservation_fails = 23746
	L1D_cache_core[3]: Access = 46988, Miss = 28473, Miss_rate = 0.606, Pending_hits = 3129, Reservation_fails = 20077
	L1D_cache_core[4]: Access = 47149, Miss = 28562, Miss_rate = 0.606, Pending_hits = 3185, Reservation_fails = 20671
	L1D_cache_core[5]: Access = 47471, Miss = 29076, Miss_rate = 0.613, Pending_hits = 2923, Reservation_fails = 19573
	L1D_cache_core[6]: Access = 47326, Miss = 28661, Miss_rate = 0.606, Pending_hits = 2988, Reservation_fails = 19961
	L1D_cache_core[7]: Access = 47153, Miss = 28578, Miss_rate = 0.606, Pending_hits = 3125, Reservation_fails = 21881
	L1D_cache_core[8]: Access = 47792, Miss = 29570, Miss_rate = 0.619, Pending_hits = 2907, Reservation_fails = 21764
	L1D_cache_core[9]: Access = 46544, Miss = 28612, Miss_rate = 0.615, Pending_hits = 3041, Reservation_fails = 24610
	L1D_cache_core[10]: Access = 46477, Miss = 28496, Miss_rate = 0.613, Pending_hits = 3127, Reservation_fails = 23309
	L1D_cache_core[11]: Access = 47274, Miss = 28622, Miss_rate = 0.605, Pending_hits = 2907, Reservation_fails = 20868
	L1D_cache_core[12]: Access = 47084, Miss = 28907, Miss_rate = 0.614, Pending_hits = 2992, Reservation_fails = 19328
	L1D_cache_core[13]: Access = 46793, Miss = 28166, Miss_rate = 0.602, Pending_hits = 3285, Reservation_fails = 18973
	L1D_cache_core[14]: Access = 46794, Miss = 28953, Miss_rate = 0.619, Pending_hits = 3119, Reservation_fails = 23203
	L1D_total_cache_accesses = 706769
	L1D_total_cache_misses = 431248
	L1D_total_cache_miss_rate = 0.6102
	L1D_total_cache_pending_hits = 45883
	L1D_total_cache_reservation_fails = 319659
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 254634
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 421001
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 319539
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 254544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 172238
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10247
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4192461
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 78347
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33484
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 524272
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 254634
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 182497
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4270808

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 235949
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 126
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 83464
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 120
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33484
ctas_completed 10943, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
47142, 27309, 14043, 14043, 14043, 14043, 14043, 14043, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 
gpgpu_n_tot_thrd_icount = 270051168
gpgpu_n_tot_w_icount = 8439099
gpgpu_n_stall_shd_mem = 496268
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 421001
gpgpu_n_mem_write_global = 182497
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8388352
gpgpu_n_store_insn = 2919952
gpgpu_n_shmem_insn = 93964968
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8097696
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 126728
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36228
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333312
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1714244	W0_Idle:14569749	W0_Scoreboard:11122256	W1:9796	W2:9176	W3:8556	W4:7936	W5:7316	W6:6696	W7:6076	W8:5456	W9:4836	W10:4216	W11:3596	W12:2976	W13:2356	W14:1736	W15:1054	W16:594425	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7762896
single_issue_nums: WS0:4401537	WS1:4037562	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3368008 {8:421001,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13139784 {72:182497,}
traffic_breakdown_coretomem[INST_ACC_R] = 241992 {8:30249,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67360160 {40:1684004,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2919952 {8:364994,}
traffic_breakdown_memtocore[INST_ACC_R] = 4839840 {40:120996,}
maxmflatency = 1588 
max_icnt2mem_latency = 1696 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 278 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 67 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1195263 	674210 	163289 	16266 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28846 	1134 	199 	524743 	29902 	30757 	13600 	3376 	1205 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	218991 	239598 	239712 	311319 	795494 	243826 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1746 	402 	50 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       7905      5833      7808      6576      6535      5171      6964      5663      6204      4986      7386      5984      7087      5090      7255      6131
dram[1]:       6307      6339      6643      7205      5735      6009      6085      6406      4880      5333      5431      6175      5082      4970      5901      6171
dram[2]:       5976      7441      6667      8143      5189      6220      5501      7160      4917      6016      5969      7530      5237      6968      6011      7424
dram[3]:       6266      5992      6669      6625      5770      5252      6228      6025      5306      4722      6014      5559      4884      5053      5940      5841
dram[4]:       8081      5775      7765      6719      6379      5100      6649      5710      6014      4778      7074      6189      7162      4660      7531      6177
dram[5]:       6144      6633      6440      7434      5459      6110      5821      6574      4816      5339      5572      6405      5331      5164      6015      6480
maximum mf latency per bank:
dram[0]:       1306      1299      1094      1323      1088      1307      1216      1220      1392      1216      1482      1218      1495      1128      1499      1247
dram[1]:       1252       881      1291      1338      1193      1389      1287      1459      1282      1480      1292      1488      1175       931      1191       927
dram[2]:       1288      1319      1377      1166      1382       996       995      1176       998      1332      1001      1493      1100      1490      1227      1499
dram[3]:        859      1275      1364      1363      1431      1333      1584      1368      1588      1345      1585      1347       834      1082       824      1058
dram[4]:       1234      1214      1176      1263      1044      1271      1169      1208      1314      1213      1447      1210      1457      1164      1441      1177
dram[5]:       1317       938      1343      1208      1308      1321      1381      1346      1387      1509      1389      1555      1078       961      1063       963
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6713118 n_nop=6658388 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.01489
n_activity=281418 dram_eff=0.3551
bk0: 2066a 6697734i bk1: 2748a 6693567i bk2: 1836a 6698923i bk3: 2280a 6697049i bk4: 2180a 6695164i bk5: 2796a 6691619i bk6: 2086a 6695236i bk7: 2644a 6692042i bk8: 2304a 6692971i bk9: 3084a 6688324i bk10: 1720a 6698023i bk11: 2232a 6695772i bk12: 1628a 6700096i bk13: 2216a 6696797i bk14: 1446a 6703196i bk15: 1944a 6700600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.014887 
total_CMD = 6713118 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 6490856 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 6713118 
n_nop = 6658388 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.000713 
CoL_Bus_Util = 0.007443 
Either_Row_CoL_Bus_Util = 0.008153 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000402 
queue_avg = 0.062621 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.062621
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6713118 n_nop=6652935 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.01662
n_activity=301921 dram_eff=0.3695
bk0: 2458a 6694583i bk1: 2840a 6691619i bk2: 2116a 6696622i bk3: 2296a 6695466i bk4: 2542a 6692909i bk5: 2864a 6691071i bk6: 2494a 6693792i bk7: 2624a 6691717i bk8: 2986a 6686912i bk9: 3128a 6687381i bk10: 2222a 6694235i bk11: 2232a 6695118i bk12: 2014a 6696813i bk13: 2264a 6695037i bk14: 1820a 6700230i bk15: 1952a 6699728i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.016620 
total_CMD = 6713118 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 6471087 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 6713118 
n_nop = 6652935 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.000658 
CoL_Bus_Util = 0.008310 
Either_Row_CoL_Bus_Util = 0.008965 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000332 
queue_avg = 0.077483 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0774834
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6713118 n_nop=6658258 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.01491
n_activity=281796 dram_eff=0.3552
bk0: 2778a 6693003i bk1: 2074a 6697226i bk2: 2296a 6696367i bk3: 1812a 6699043i bk4: 2802a 6690963i bk5: 2182a 6695010i bk6: 2668a 6693009i bk7: 2068a 6694770i bk8: 3086a 6687428i bk9: 2310a 6692433i bk10: 2320a 6694936i bk11: 1634a 6698691i bk12: 2222a 6696393i bk13: 1634a 6700432i bk14: 1972a 6700459i bk15: 1410a 6703703i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.014911 
total_CMD = 6713118 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 6490017 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 6713118 
n_nop = 6658258 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.000722 
CoL_Bus_Util = 0.007455 
Either_Row_CoL_Bus_Util = 0.008172 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000711 
queue_avg = 0.064390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0643902
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6713118 n_nop=6652881 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.01664
n_activity=302088 dram_eff=0.3697
bk0: 2836a 6692029i bk1: 2480a 6694683i bk2: 2320a 6695283i bk3: 2092a 6696598i bk4: 2860a 6690001i bk5: 2562a 6691882i bk6: 2652a 6692025i bk7: 2464a 6693351i bk8: 3128a 6686835i bk9: 2998a 6686787i bk10: 2320a 6694542i bk11: 2136a 6694929i bk12: 2264a 6696038i bk13: 2012a 6696695i bk14: 1984a 6699177i bk15: 1782a 6700397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.016636 
total_CMD = 6713118 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 6471069 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 6713118 
n_nop = 6652881 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.000658 
CoL_Bus_Util = 0.008318 
Either_Row_CoL_Bus_Util = 0.008973 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000282 
queue_avg = 0.080107 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0801075
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6713118 n_nop=6658660 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.01482
n_activity=279186 dram_eff=0.3563
bk0: 2044a 6697744i bk1: 2722a 6693718i bk2: 1832a 6698881i bk3: 2272a 6697026i bk4: 2148a 6695419i bk5: 2794a 6691993i bk6: 2080a 6695671i bk7: 2640a 6693235i bk8: 2288a 6693147i bk9: 3086a 6687181i bk10: 1678a 6699288i bk11: 2232a 6695465i bk12: 1636a 6700301i bk13: 2214a 6696675i bk14: 1428a 6702986i bk15: 1940a 6700191i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.014819 
total_CMD = 6713118 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 6492781 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 6713118 
n_nop = 6658660 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.000707 
CoL_Bus_Util = 0.007410 
Either_Row_CoL_Bus_Util = 0.008112 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000551 
queue_avg = 0.062765 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0627646
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6713118 n_nop=6653476 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.01649
n_activity=297925 dram_eff=0.3716
bk0: 2458a 6694056i bk1: 2724a 6692191i bk2: 2112a 6696795i bk3: 2296a 6695028i bk4: 2546a 6692474i bk5: 2836a 6690995i bk6: 2486a 6693501i bk7: 2628a 6690935i bk8: 2968a 6687154i bk9: 3104a 6687339i bk10: 2152a 6695576i bk11: 2232a 6695515i bk12: 2008a 6696812i bk13: 2240a 6696206i bk14: 1796a 6700832i bk15: 1952a 6699558i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.016493 
total_CMD = 6713118 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 6474301 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 6713118 
n_nop = 6653476 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.000641 
CoL_Bus_Util = 0.008246 
Either_Row_CoL_Bus_Util = 0.008884 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000285 
queue_avg = 0.078097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0780969

========= L2 cache stats =========
L2_cache_bank[0]: Access = 159462, Miss = 16148, Miss_rate = 0.101, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 190916, Miss = 19960, Miss_rate = 0.105, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 174200, Miss = 18936, Miss_rate = 0.109, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 201142, Miss = 20200, Miss_rate = 0.100, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 188800, Miss = 20152, Miss_rate = 0.107, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 160056, Miss = 16034, Miss_rate = 0.100, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 198930, Miss = 20364, Miss_rate = 0.102, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 176364, Miss = 18838, Miss_rate = 0.107, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 157476, Miss = 16026, Miss_rate = 0.102, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 189528, Miss = 19908, Miss_rate = 0.105, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 175096, Miss = 18828, Miss_rate = 0.108, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 198054, Miss = 20012, Miss_rate = 0.101, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 2170024
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1039
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1390531
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 361380
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 109600
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1684004
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 364994
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 120996
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.071
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=2170024
icnt_total_pkts_simt_to_mem=816259
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.2212
	minimum = 5
	maximum = 32
Network latency average = 11.1346
	minimum = 5
	maximum = 32
Slowest packet = 2803653
Flit latency average = 10.625
	minimum = 5
	maximum = 32
Slowest flit = 2986134
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00525133
	minimum = 0 (at node 0)
	maximum = 0.0381731 (at node 21)
Accepted packet rate average = 0.00525133
	minimum = 0 (at node 0)
	maximum = 0.109066 (at node 5)
Injected flit rate average = 0.00565528
	minimum = 0 (at node 0)
	maximum = 0.0436264 (at node 5)
Accepted flit rate average= 0.00565528
	minimum = 0 (at node 0)
	maximum = 0.109066 (at node 5)
Injected packet length average = 1.07692
Accepted packet length average = 1.07692
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.1807 (93 samples)
	minimum = 5 (93 samples)
	maximum = 213.194 (93 samples)
Network latency average = 20.8514 (93 samples)
	minimum = 5 (93 samples)
	maximum = 210.183 (93 samples)
Flit latency average = 19.9741 (93 samples)
	minimum = 5 (93 samples)
	maximum = 209.667 (93 samples)
Fragmentation average = 0.00216181 (93 samples)
	minimum = 0 (93 samples)
	maximum = 44.6667 (93 samples)
Injected packet rate average = 0.0591127 (93 samples)
	minimum = 0.0174529 (93 samples)
	maximum = 0.171891 (93 samples)
Accepted packet rate average = 0.0591127 (93 samples)
	minimum = 0.0170487 (93 samples)
	maximum = 0.0984584 (93 samples)
Injected flit rate average = 0.0629014 (93 samples)
	minimum = 0.0226136 (93 samples)
	maximum = 0.172147 (93 samples)
Accepted flit rate average = 0.0629014 (93 samples)
	minimum = 0.0227279 (93 samples)
	maximum = 0.098492 (93 samples)
Injected packet size average = 1.06409 (93 samples)
Accepted packet size average = 1.06409 (93 samples)
Hops average = 1 (93 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 13 sec (613 sec)
gpgpu_simulation_rate = 421470 (inst/sec)
gpgpu_simulation_rate = 3555 (cycle/sec)
gpgpu_silicon_slowdown = 84388x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb73aef68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb73aef60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b1a30717d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 94 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 94: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 94 
gpu_sim_cycle = 25657
gpu_sim_insn = 19880
gpu_ipc =       0.7748
gpu_tot_sim_cycle = 2205317
gpu_tot_sim_insn = 258381568
gpu_tot_ipc =     117.1630
gpu_tot_issued_cta = 10944
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 29.9838% 
max_total_param_size = 0
gpu_stall_dramfull = 211877
gpu_stall_icnt2sh    = 401278
partiton_level_parallism =       0.0014
partiton_level_parallism_total  =       0.2874
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7398
L2_BW  =       0.0442 GB/Sec
L2_BW_total  =       9.4469 GB/Sec
gpu_total_sim_rate=419450

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4272480
	L1I_total_cache_misses = 78353
	L1I_total_cache_miss_rate = 0.0183
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33484
L1D_cache:
	L1D_cache_core[0]: Access = 47675, Miss = 29323, Miss_rate = 0.615, Pending_hits = 2847, Reservation_fails = 18652
	L1D_cache_core[1]: Access = 47356, Miss = 28836, Miss_rate = 0.609, Pending_hits = 3084, Reservation_fails = 23043
	L1D_cache_core[2]: Access = 46893, Miss = 28413, Miss_rate = 0.606, Pending_hits = 3224, Reservation_fails = 23746
	L1D_cache_core[3]: Access = 46988, Miss = 28473, Miss_rate = 0.606, Pending_hits = 3129, Reservation_fails = 20077
	L1D_cache_core[4]: Access = 47149, Miss = 28562, Miss_rate = 0.606, Pending_hits = 3185, Reservation_fails = 20671
	L1D_cache_core[5]: Access = 47471, Miss = 29076, Miss_rate = 0.613, Pending_hits = 2923, Reservation_fails = 19573
	L1D_cache_core[6]: Access = 47357, Miss = 28677, Miss_rate = 0.606, Pending_hits = 2988, Reservation_fails = 19961
	L1D_cache_core[7]: Access = 47153, Miss = 28578, Miss_rate = 0.606, Pending_hits = 3125, Reservation_fails = 21881
	L1D_cache_core[8]: Access = 47792, Miss = 29570, Miss_rate = 0.619, Pending_hits = 2907, Reservation_fails = 21764
	L1D_cache_core[9]: Access = 46544, Miss = 28612, Miss_rate = 0.615, Pending_hits = 3041, Reservation_fails = 24610
	L1D_cache_core[10]: Access = 46477, Miss = 28496, Miss_rate = 0.613, Pending_hits = 3127, Reservation_fails = 23309
	L1D_cache_core[11]: Access = 47274, Miss = 28622, Miss_rate = 0.605, Pending_hits = 2907, Reservation_fails = 20868
	L1D_cache_core[12]: Access = 47084, Miss = 28907, Miss_rate = 0.614, Pending_hits = 2992, Reservation_fails = 19328
	L1D_cache_core[13]: Access = 46793, Miss = 28166, Miss_rate = 0.602, Pending_hits = 3285, Reservation_fails = 18973
	L1D_cache_core[14]: Access = 46794, Miss = 28953, Miss_rate = 0.619, Pending_hits = 3119, Reservation_fails = 23203
	L1D_total_cache_accesses = 706800
	L1D_total_cache_misses = 431264
	L1D_total_cache_miss_rate = 0.6102
	L1D_total_cache_pending_hits = 45883
	L1D_total_cache_reservation_fails = 319659
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 254640
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 421017
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 319539
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 254550
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 172253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10247
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4194127
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 78353
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33484
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 524288
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 254640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 182512
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4272480

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 235949
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 126
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 83464
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 120
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33484
ctas_completed 10944, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
47142, 27309, 14043, 14043, 14043, 14043, 14043, 14043, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 
gpgpu_n_tot_thrd_icount = 270145536
gpgpu_n_tot_w_icount = 8442048
gpgpu_n_stall_shd_mem = 496772
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 421017
gpgpu_n_mem_write_global = 182512
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8388608
gpgpu_n_store_insn = 2920192
gpgpu_n_shmem_insn = 93969664
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8097792
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 127232
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36228
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333312
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1714244	W0_Idle:14598306	W0_Scoreboard:11142062	W1:10112	W2:9472	W3:8832	W4:8192	W5:7552	W6:6912	W7:6272	W8:5632	W9:4992	W10:4352	W11:3712	W12:3072	W13:2432	W14:1792	W15:1088	W16:594736	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7762896
single_issue_nums: WS0:4404486	WS1:4037562	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3368136 {8:421017,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13140864 {72:182512,}
traffic_breakdown_coretomem[INST_ACC_R] = 242040 {8:30255,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67362720 {40:1684068,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2920192 {8:365024,}
traffic_breakdown_memtocore[INST_ACC_R] = 4840800 {40:121020,}
maxmflatency = 1588 
max_icnt2mem_latency = 1696 
maxmrqlatency = 228 
max_icnt2sh_latency = 281 
averagemflatency = 278 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 67 
mrq_lat_table:200831 	6139 	27181 	18376 	13245 	3317 	1191 	273 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1195357 	674210 	163289 	16266 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28852 	1134 	199 	524774 	29902 	30757 	13600 	3376 	1205 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	219085 	239598 	239712 	311319 	795494 	243826 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1756 	402 	50 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       160       152       160       125       160       152       160       131       160       119       160       148       160       155       160 
dram[1]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[2]:       160       128       160       152       160       125       160       152       160       131       160       130       160       149       160       155 
dram[3]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
dram[4]:       128       160       152       160       124       160       152       160       130       160       127       160       149       160       154       160 
dram[5]:       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160       160 
maximum service time to same row:
dram[0]:     18409     16552     18488     15481     22087     17819     32729     19021     21982     21096     32743     22344     19956     24475     19740     25499 
dram[1]:     14708     15339     21630     15611     21815     17868     18928     19205     21055     21278     21985     22438     24473     24611     25272     25445 
dram[2]:     13337     18423     15482     18199     17798     32374     18989     32752     21092     32398     22314     32769     24465     20508     25499     19452 
dram[3]:     13000     14700     15610     21287     17851     21281     19194     19059     21277     21054     22361     21979     24578     24488     25491     25302 
dram[4]:     18625     13337     17839     15487     32403     17797     32775     18983     32429     21093     32792     22316     20232     24466     20177     25531 
dram[5]:     29149     12995     21922     15617     20164     17850     18932     19196     21090     21289     21988     22360     30604     24577     25277     25438 
average row accesses per activate:
dram[0]: 13.058511 20.147240 13.609756 30.260870 11.857778 22.129032  9.903101 17.228724  9.891608 17.962086 12.829268 28.103092 24.662500 75.361115 26.938461 139.176468 
dram[1]: 19.986395 20.581818 24.168224 28.323233 18.116280 22.670967 14.873786 16.070000 11.864516 16.786026 17.448717 28.103092 33.324326 77.000000 67.151512 139.764709 
dram[2]: 19.068966 12.937173 28.927835 13.017752 21.335403 12.427907 17.972527  9.627377 16.919643  9.759450 27.009523 13.402684 68.025002 26.065790 141.235291 26.246155 
dram[3]: 21.864515 19.532894 28.360001 25.297029 23.857143 17.274725 15.629807 15.195980 16.777292 11.811502 26.504673 17.311258 86.625000 36.235294 142.117645 55.615383 
dram[4]: 13.080646 20.260870 13.656442 29.200001 12.180555 23.000000  9.803846 17.576086  9.863158 17.004484 14.531915 26.466019 22.522728 79.735291 28.311476 138.882355 
dram[5]: 19.361841 23.546762 25.029127 26.452829 17.954023 23.666666 14.598086 16.592783 12.156146 16.801762 18.291666 28.694736 33.202702 91.400002 70.516129 139.764709 
average row locality = 270553/13720 = 19.719606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       720      1072       711      1008       870      1268       833      1190       943      1412       690       988       649       994       566       844 
dram[1]:       948      1112       932      1016      1129      1300      1109      1180      1307      1432       958       988       886      1016       772       848 
dram[2]:      1080       730      1020       695      1266       875      1206       816      1408       949      1032       647       998       651       858       550 
dram[3]:      1106       962      1032       917      1294      1142      1198      1089      1428      1314      1032       913      1016       886       864       757 
dram[4]:       715      1080       708      1004       860      1266       833      1188       935      1412       677       988       645       994       561       842 
dram[5]:       954      1098       926      1016      1130      1286      1100      1182      1299      1420       928       988       876      1004       766       848 
total dram writes = 94951
bank skew: 1432/550 = 2.60
chip skew: 16950/14708 = 1.15
average mf latency per bank:
dram[0]:       7905      5833      7808      6576      6535      5171      6964      5663      6204      4986      7386      5984      7087      5090      7255      6131
dram[1]:       6307      6339      6643      7205      5735      6009      6085      6406      4880      5334      5431      6178      5082      4970      5901      6171
dram[2]:       5976      7441      6667      8143      5189      6220      5501      7160      4917      6016      5969      7530      5237      6968      6011      7424
dram[3]:       6266      5992      6669      6625      5770      5252      6228      6025      5308      4722      6016      5559      4884      5053      5940      5841
dram[4]:       8081      5775      7765      6719      6379      5100      6649      5710      6014      4778      7074      6189      7162      4660      7531      6177
dram[5]:       6144      6633      6440      7434      5459      6110      5821      6574      4816      5341      5572      6407      5331      5164      6015      6480
maximum mf latency per bank:
dram[0]:       1306      1299      1094      1323      1088      1307      1216      1220      1392      1216      1482      1218      1495      1128      1499      1247
dram[1]:       1252       881      1291      1338      1193      1389      1287      1459      1282      1480      1292      1488      1175       931      1191       927
dram[2]:       1288      1319      1377      1166      1382       996       995      1176       998      1332      1001      1493      1100      1490      1227      1499
dram[3]:        859      1275      1364      1363      1431      1333      1584      1368      1588      1345      1585      1347       834      1082       824      1058
dram[4]:       1234      1214      1176      1263      1044      1271      1169      1208      1314      1213      1447      1210      1457      1164      1441      1177
dram[5]:       1317       938      1343      1208      1308      1321      1381      1346      1387      1509      1389      1555      1078       961      1063       963
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6792139 n_nop=6737409 n_act=2400 n_pre=2384 n_ref_event=94221443153488 n_req=42899 n_rd=35210 n_rd_L2_A=0 n_write=0 n_wr_bk=14758 bw_util=0.01471
n_activity=281418 dram_eff=0.3551
bk0: 2066a 6776755i bk1: 2748a 6772588i bk2: 1836a 6777944i bk3: 2280a 6776070i bk4: 2180a 6774185i bk5: 2796a 6770640i bk6: 2086a 6774257i bk7: 2644a 6771063i bk8: 2304a 6771992i bk9: 3084a 6767345i bk10: 1720a 6777044i bk11: 2232a 6774793i bk12: 1628a 6779117i bk13: 2216a 6775818i bk14: 1446a 6782217i bk15: 1944a 6779621i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944311
Row_Buffer_Locality_read = 0.972195
Row_Buffer_Locality_write = 0.816621
Bank_Level_Parallism = 1.480604
Bank_Level_Parallism_Col = 0.674749
Bank_Level_Parallism_Ready = 1.064098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.014713 
total_CMD = 6792139 
util_bw = 99936 
Wasted_Col = 99858 
Wasted_Row = 22468 
Idle = 6569877 

BW Util Bottlenecks: 
RCDc_limit = 10734 
RCDWRc_limit = 8364 
WTRc_limit = 11990 
RTWc_limit = 80504 
CCDLc_limit = 33972 
rwq = 0 
CCDLc_limit_alone = 14943 
WTRc_limit_alone = 9850 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 6792139 
n_nop = 6737409 
Read = 35210 
Write = 0 
L2_Alloc = 0 
L2_WB = 14758 
n_act = 2400 
n_pre = 2384 
n_ref = 94221443153488 
n_req = 42899 
total_req = 49968 

Dual Bus Interface Util: 
issued_total_row = 4784 
issued_total_col = 49968 
Row_Bus_Util =  0.000704 
CoL_Bus_Util = 0.007357 
Either_Row_CoL_Bus_Util = 0.008058 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000402 
queue_avg = 0.061892 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0618924
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6792139 n_nop=6731956 n_act=2217 n_pre=2201 n_ref_event=4560869750798743682 n_req=47432 n_rd=38852 n_rd_L2_A=0 n_write=0 n_wr_bk=16933 bw_util=0.01643
n_activity=301921 dram_eff=0.3695
bk0: 2458a 6773604i bk1: 2840a 6770640i bk2: 2116a 6775643i bk3: 2296a 6774487i bk4: 2542a 6771930i bk5: 2864a 6770092i bk6: 2494a 6772813i bk7: 2624a 6770738i bk8: 2986a 6765933i bk9: 3128a 6766402i bk10: 2222a 6773256i bk11: 2232a 6774139i bk12: 2014a 6775834i bk13: 2264a 6774058i bk14: 1820a 6779251i bk15: 1952a 6778749i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953555
Row_Buffer_Locality_read = 0.976990
Row_Buffer_Locality_write = 0.847436
Bank_Level_Parallism = 1.524625
Bank_Level_Parallism_Col = 1.534024
Bank_Level_Parallism_Ready = 1.079958
write_to_read_ratio_blp_rw_average = 0.672663
GrpLevelPara = 1.262849 

BW Util details:
bwutil = 0.016426 
total_CMD = 6792139 
util_bw = 111570 
Wasted_Col = 107381 
Wasted_Row = 23080 
Idle = 6550108 

BW Util Bottlenecks: 
RCDc_limit = 9957 
RCDWRc_limit = 7777 
WTRc_limit = 14138 
RTWc_limit = 89105 
CCDLc_limit = 38100 
rwq = 0 
CCDLc_limit_alone = 16567 
WTRc_limit_alone = 11466 
RTWc_limit_alone = 70244 

Commands details: 
total_CMD = 6792139 
n_nop = 6731956 
Read = 38852 
Write = 0 
L2_Alloc = 0 
L2_WB = 16933 
n_act = 2217 
n_pre = 2201 
n_ref = 4560869750798743682 
n_req = 47432 
total_req = 55785 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 55785 
Row_Bus_Util =  0.000650 
CoL_Bus_Util = 0.008213 
Either_Row_CoL_Bus_Util = 0.008861 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000332 
queue_avg = 0.076582 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0765819
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6792139 n_nop=6737279 n_act=2433 n_pre=2417 n_ref_event=0 n_req=42977 n_rd=35268 n_rd_L2_A=0 n_write=0 n_wr_bk=14781 bw_util=0.01474
n_activity=281796 dram_eff=0.3552
bk0: 2778a 6772024i bk1: 2074a 6776247i bk2: 2296a 6775388i bk3: 1812a 6778064i bk4: 2802a 6769984i bk5: 2182a 6774031i bk6: 2668a 6772030i bk7: 2068a 6773791i bk8: 3086a 6766449i bk9: 2310a 6771454i bk10: 2320a 6773957i bk11: 1634a 6777712i bk12: 2222a 6775414i bk13: 1634a 6779453i bk14: 1972a 6779480i bk15: 1410a 6782724i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943714
Row_Buffer_Locality_read = 0.971901
Row_Buffer_Locality_write = 0.814762
Bank_Level_Parallism = 1.489896
Bank_Level_Parallism_Col = 1.480127
Bank_Level_Parallism_Ready = 1.067243
write_to_read_ratio_blp_rw_average = 0.668426
GrpLevelPara = 1.234709 

BW Util details:
bwutil = 0.014737 
total_CMD = 6792139 
util_bw = 100098 
Wasted_Col = 100065 
Wasted_Row = 22938 
Idle = 6569038 

BW Util Bottlenecks: 
RCDc_limit = 10910 
RCDWRc_limit = 8423 
WTRc_limit = 12141 
RTWc_limit = 81135 
CCDLc_limit = 34063 
rwq = 0 
CCDLc_limit_alone = 15008 
WTRc_limit_alone = 10062 
RTWc_limit_alone = 64159 

Commands details: 
total_CMD = 6792139 
n_nop = 6737279 
Read = 35268 
Write = 0 
L2_Alloc = 0 
L2_WB = 14781 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 42977 
total_req = 50049 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 50049 
Row_Bus_Util =  0.000714 
CoL_Bus_Util = 0.007369 
Either_Row_CoL_Bus_Util = 0.008077 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000711 
queue_avg = 0.063641 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0636411
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6792139 n_nop=6731902 n_act=2215 n_pre=2199 n_ref_event=13984 n_req=47485 n_rd=38890 n_rd_L2_A=0 n_write=0 n_wr_bk=16950 bw_util=0.01644
n_activity=302088 dram_eff=0.3697
bk0: 2836a 6771050i bk1: 2480a 6773704i bk2: 2320a 6774304i bk3: 2092a 6775619i bk4: 2860a 6769022i bk5: 2562a 6770903i bk6: 2652a 6771046i bk7: 2464a 6772372i bk8: 3128a 6765856i bk9: 2998a 6765808i bk10: 2320a 6773563i bk11: 2136a 6773950i bk12: 2264a 6775059i bk13: 2012a 6775716i bk14: 1984a 6778198i bk15: 1782a 6779418i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953670
Row_Buffer_Locality_read = 0.977269
Row_Buffer_Locality_write = 0.846888
Bank_Level_Parallism = 1.533837
Bank_Level_Parallism_Col = 1.543706
Bank_Level_Parallism_Ready = 1.084429
write_to_read_ratio_blp_rw_average = 0.676159
GrpLevelPara = 1.272777 

BW Util details:
bwutil = 0.016443 
total_CMD = 6792139 
util_bw = 111680 
Wasted_Col = 107369 
Wasted_Row = 23000 
Idle = 6550090 

BW Util Bottlenecks: 
RCDc_limit = 9803 
RCDWRc_limit = 7854 
WTRc_limit = 14077 
RTWc_limit = 90244 
CCDLc_limit = 37838 
rwq = 0 
CCDLc_limit_alone = 16283 
WTRc_limit_alone = 11510 
RTWc_limit_alone = 71256 

Commands details: 
total_CMD = 6792139 
n_nop = 6731902 
Read = 38890 
Write = 0 
L2_Alloc = 0 
L2_WB = 16950 
n_act = 2215 
n_pre = 2199 
n_ref = 13984 
n_req = 47485 
total_req = 55840 

Dual Bus Interface Util: 
issued_total_row = 4414 
issued_total_col = 55840 
Row_Bus_Util =  0.000650 
CoL_Bus_Util = 0.008221 
Either_Row_CoL_Bus_Util = 0.008869 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000282 
queue_avg = 0.079176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0791755
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6792139 n_nop=6737681 n_act=2381 n_pre=2365 n_ref_event=0 n_req=42695 n_rd=35034 n_rd_L2_A=0 n_write=0 n_wr_bk=14708 bw_util=0.01465
n_activity=279186 dram_eff=0.3563
bk0: 2044a 6776765i bk1: 2722a 6772739i bk2: 1832a 6777902i bk3: 2272a 6776047i bk4: 2148a 6774440i bk5: 2794a 6771014i bk6: 2080a 6774692i bk7: 2640a 6772256i bk8: 2288a 6772168i bk9: 3086a 6766202i bk10: 1678a 6778309i bk11: 2232a 6774486i bk12: 1636a 6779322i bk13: 2214a 6775696i bk14: 1428a 6782007i bk15: 1940a 6779212i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944584
Row_Buffer_Locality_read = 0.972427
Row_Buffer_Locality_write = 0.817256
Bank_Level_Parallism = 1.484203
Bank_Level_Parallism_Col = 1.469218
Bank_Level_Parallism_Ready = 1.061539
write_to_read_ratio_blp_rw_average = 0.666076
GrpLevelPara = 1.231362 

BW Util details:
bwutil = 0.014647 
total_CMD = 6792139 
util_bw = 99484 
Wasted_Col = 99080 
Wasted_Row = 21773 
Idle = 6571802 

BW Util Bottlenecks: 
RCDc_limit = 10641 
RCDWRc_limit = 8216 
WTRc_limit = 12319 
RTWc_limit = 79463 
CCDLc_limit = 33231 
rwq = 0 
CCDLc_limit_alone = 14679 
WTRc_limit_alone = 10203 
RTWc_limit_alone = 63027 

Commands details: 
total_CMD = 6792139 
n_nop = 6737681 
Read = 35034 
Write = 0 
L2_Alloc = 0 
L2_WB = 14708 
n_act = 2381 
n_pre = 2365 
n_ref = 0 
n_req = 42695 
total_req = 49742 

Dual Bus Interface Util: 
issued_total_row = 4746 
issued_total_col = 49742 
Row_Bus_Util =  0.000699 
CoL_Bus_Util = 0.007323 
Either_Row_CoL_Bus_Util = 0.008018 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000551 
queue_avg = 0.062034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0620344
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6792139 n_nop=6732497 n_act=2158 n_pre=2142 n_ref_event=94221445744656 n_req=47065 n_rd=38538 n_rd_L2_A=0 n_write=0 n_wr_bk=16821 bw_util=0.0163
n_activity=297925 dram_eff=0.3716
bk0: 2458a 6773077i bk1: 2724a 6771212i bk2: 2112a 6775816i bk3: 2296a 6774049i bk4: 2546a 6771495i bk5: 2836a 6770016i bk6: 2486a 6772522i bk7: 2628a 6769956i bk8: 2968a 6766175i bk9: 3104a 6766360i bk10: 2152a 6774597i bk11: 2232a 6774536i bk12: 2008a 6775833i bk13: 2240a 6775227i bk14: 1796a 6779853i bk15: 1952a 6778579i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954467
Row_Buffer_Locality_read = 0.977581
Row_Buffer_Locality_write = 0.850006
Bank_Level_Parallism = 1.536633
Bank_Level_Parallism_Col = 1.545093
Bank_Level_Parallism_Ready = 1.083838
write_to_read_ratio_blp_rw_average = 0.675161
GrpLevelPara = 1.273794 

BW Util details:
bwutil = 0.016301 
total_CMD = 6792139 
util_bw = 110718 
Wasted_Col = 106126 
Wasted_Row = 21973 
Idle = 6553322 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 7493 
WTRc_limit = 13837 
RTWc_limit = 89031 
CCDLc_limit = 37325 
rwq = 0 
CCDLc_limit_alone = 16139 
WTRc_limit_alone = 11242 
RTWc_limit_alone = 70440 

Commands details: 
total_CMD = 6792139 
n_nop = 6732497 
Read = 38538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16821 
n_act = 2158 
n_pre = 2142 
n_ref = 94221445744656 
n_req = 47065 
total_req = 55359 

Dual Bus Interface Util: 
issued_total_row = 4300 
issued_total_col = 55359 
Row_Bus_Util =  0.000633 
CoL_Bus_Util = 0.008150 
Either_Row_CoL_Bus_Util = 0.008781 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000285 
queue_avg = 0.077188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0771884

========= L2 cache stats =========
L2_cache_bank[0]: Access = 159466, Miss = 16148, Miss_rate = 0.101, Pending_hits = 6626, Reservation_fails = 4500
L2_cache_bank[1]: Access = 190916, Miss = 19960, Miss_rate = 0.105, Pending_hits = 7434, Reservation_fails = 5707
L2_cache_bank[2]: Access = 174204, Miss = 18936, Miss_rate = 0.109, Pending_hits = 6463, Reservation_fails = 4892
L2_cache_bank[3]: Access = 201172, Miss = 20200, Miss_rate = 0.100, Pending_hits = 7367, Reservation_fails = 6831
L2_cache_bank[4]: Access = 188804, Miss = 20152, Miss_rate = 0.107, Pending_hits = 7288, Reservation_fails = 4975
L2_cache_bank[5]: Access = 160056, Miss = 16034, Miss_rate = 0.100, Pending_hits = 6700, Reservation_fails = 5362
L2_cache_bank[6]: Access = 198968, Miss = 20364, Miss_rate = 0.102, Pending_hits = 6983, Reservation_fails = 4990
L2_cache_bank[7]: Access = 176364, Miss = 18838, Miss_rate = 0.107, Pending_hits = 6689, Reservation_fails = 5254
L2_cache_bank[8]: Access = 157480, Miss = 16026, Miss_rate = 0.102, Pending_hits = 6569, Reservation_fails = 3871
L2_cache_bank[9]: Access = 189528, Miss = 19908, Miss_rate = 0.105, Pending_hits = 7498, Reservation_fails = 5868
L2_cache_bank[10]: Access = 175100, Miss = 18828, Miss_rate = 0.108, Pending_hits = 6440, Reservation_fails = 4493
L2_cache_bank[11]: Access = 198084, Miss = 20012, Miss_rate = 0.101, Pending_hits = 7022, Reservation_fails = 4964
L2_total_cache_accesses = 2170142
L2_total_cache_misses = 225406
L2_total_cache_miss_rate = 0.1039
L2_total_cache_pending_hits = 83079
L2_total_cache_reservation_fails = 61707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1390595
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164205
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 361410
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1807
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 109624
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 7804
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55708
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 2694
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1684068
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 365024
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 121020
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2505
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55708
L2_cache_data_port_util = 0.070
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=2170142
icnt_total_pkts_simt_to_mem=816311
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.35484
	minimum = 5
	maximum = 12
Network latency average = 5.09677
	minimum = 5
	maximum = 6
Slowest packet = 2803892
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2986283
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000223749
	minimum = 0 (at node 0)
	maximum = 0.00148108 (at node 21)
Accepted packet rate average = 0.000223749
	minimum = 0 (at node 0)
	maximum = 0.00459913 (at node 6)
Injected flit rate average = 0.000245403
	minimum = 0 (at node 0)
	maximum = 0.00202674 (at node 6)
Accepted flit rate average= 0.000245403
	minimum = 0 (at node 0)
	maximum = 0.00459913 (at node 6)
Injected packet length average = 1.09677
Accepted packet length average = 1.09677
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.0017 (94 samples)
	minimum = 5 (94 samples)
	maximum = 211.053 (94 samples)
Network latency average = 20.6838 (94 samples)
	minimum = 5 (94 samples)
	maximum = 208.011 (94 samples)
Flit latency average = 19.8148 (94 samples)
	minimum = 5 (94 samples)
	maximum = 207.489 (94 samples)
Fragmentation average = 0.00213881 (94 samples)
	minimum = 0 (94 samples)
	maximum = 44.1915 (94 samples)
Injected packet rate average = 0.0584862 (94 samples)
	minimum = 0.0172673 (94 samples)
	maximum = 0.170078 (94 samples)
Accepted packet rate average = 0.0584862 (94 samples)
	minimum = 0.0168673 (94 samples)
	maximum = 0.0974599 (94 samples)
Injected flit rate average = 0.0622349 (94 samples)
	minimum = 0.022373 (94 samples)
	maximum = 0.170337 (94 samples)
Accepted flit rate average = 0.0622349 (94 samples)
	minimum = 0.0224861 (94 samples)
	maximum = 0.0974931 (94 samples)
Injected packet size average = 1.0641 (94 samples)
Accepted packet size average = 1.0641 (94 samples)
Hops average = 1 (94 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 16 sec (616 sec)
gpgpu_simulation_rate = 419450 (inst/sec)
gpgpu_simulation_rate = 3580 (cycle/sec)
gpgpu_silicon_slowdown = 83798x
Time consumed(ms): 614750.070000
After LUD
>>>Verify<<<<
GPGPU-Sim: *** exit detected ***
