{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647762149996 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647762150007 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 20 13:12:29 2022 " "Processing started: Sun Mar 20 13:12:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647762150007 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647762150007 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fft_8point -c fft_8point " "Command: quartus_map --read_settings_files=on --write_settings_files=off fft_8point -c fft_8point" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647762150008 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647762150742 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647762150742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/test/rtl/half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /test/rtl/half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "../../Test/rtl/half_adder.v" "" { Text "D:/Test/rtl/half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647762160617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647762160617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/test/rtl/full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /test/rtl/full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../../Test/rtl/full_adder.v" "" { Text "D:/Test/rtl/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647762160618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647762160618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cap_pro/sim/updown_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /cap_pro/sim/updown_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_counter " "Found entity 1: up_counter" {  } { { "../sim/updown_counter.v" "" { Text "D:/Cap_pro/sim/updown_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647762160624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647762160624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cap_pro/sim/mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /cap_pro/sim/mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Found entity 1: Mux2to1" {  } { { "../sim/Mux2to1.v" "" { Text "D:/Cap_pro/sim/Mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647762160625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647762160625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cap_pro/sim/multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file /cap_pro/sim/multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "../sim/Multiplier.v" "" { Text "D:/Cap_pro/sim/Multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647762160625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647762160625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cap_pro/sim/fft_8point.v 1 1 " "Found 1 design units, including 1 entities, in source file /cap_pro/sim/fft_8point.v" { { "Info" "ISGN_ENTITY_NAME" "1 fft_8point " "Found entity 1: fft_8point" {  } { { "../sim/fft_8point.v" "" { Text "D:/Cap_pro/sim/fft_8point.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647762160625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647762160625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cap_pro/sim/fft_4point.v 1 1 " "Found 1 design units, including 1 entities, in source file /cap_pro/sim/fft_4point.v" { { "Info" "ISGN_ENTITY_NAME" "1 fft_4point " "Found entity 1: fft_4point" {  } { { "../sim/fft_4point.v" "" { Text "D:/Cap_pro/sim/fft_4point.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647762160625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647762160625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cap_pro/sim/demux1to2.v 1 1 " "Found 1 design units, including 1 entities, in source file /cap_pro/sim/demux1to2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeMux1to2 " "Found entity 1: DeMux1to2" {  } { { "../sim/DeMux1to2.v" "" { Text "D:/Cap_pro/sim/DeMux1to2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647762160625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647762160625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cap_pro/sim/delay.v 1 1 " "Found 1 design units, including 1 entities, in source file /cap_pro/sim/delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "../sim/delay.v" "" { Text "D:/Cap_pro/sim/delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647762160625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647762160625 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "D_FF.v(9) " "Verilog HDL warning at D_FF.v(9): extended using \"x\" or \"z\"" {  } { { "../sim/D_FF.v" "" { Text "D:/Cap_pro/sim/D_FF.v" 9 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1647762160642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cap_pro/sim/d_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file /cap_pro/sim/d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "../sim/D_FF.v" "" { Text "D:/Cap_pro/sim/D_FF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647762160642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647762160642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cap_pro/sim/butterfly.v 1 1 " "Found 1 design units, including 1 entities, in source file /cap_pro/sim/butterfly.v" { { "Info" "ISGN_ENTITY_NAME" "1 butterfly " "Found entity 1: butterfly" {  } { { "../sim/butterfly.v" "" { Text "D:/Cap_pro/sim/butterfly.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647762160643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647762160643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cap_pro/sim/add_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file /cap_pro/sim/add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "../sim/add_sub.v" "" { Text "D:/Cap_pro/sim/add_sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647762160646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647762160646 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fft_8point " "Elaborating entity \"fft_8point\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647762160770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_counter up_counter:co1 " "Elaborating entity \"up_counter\" for hierarchy \"up_counter:co1\"" {  } { { "../sim/fft_8point.v" "co1" { Text "D:/Cap_pro/sim/fft_8point.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647762160946 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 updown_counter.v(4) " "Verilog HDL assignment warning at updown_counter.v(4): truncated value with size 32 to match size of target (3)" {  } { { "../sim/updown_counter.v" "" { Text "D:/Cap_pro/sim/updown_counter.v" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647762160946 "|fft_8point|up_counter:co1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 updown_counter.v(8) " "Verilog HDL assignment warning at updown_counter.v(8): truncated value with size 32 to match size of target (3)" {  } { { "../sim/updown_counter.v" "" { Text "D:/Cap_pro/sim/updown_counter.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647762160955 "|fft_8point|up_counter:co1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 updown_counter.v(13) " "Verilog HDL assignment warning at updown_counter.v(13): truncated value with size 32 to match size of target (3)" {  } { { "../sim/updown_counter.v" "" { Text "D:/Cap_pro/sim/updown_counter.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647762160956 "|fft_8point|up_counter:co1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeMux1to2 DeMux1to2:demux1 " "Elaborating entity \"DeMux1to2\" for hierarchy \"DeMux1to2:demux1\"" {  } { { "../sim/fft_8point.v" "demux1" { Text "D:/Cap_pro/sim/fft_8point.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647762160977 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y1 DeMux1to2.v(6) " "Verilog HDL Always Construct warning at DeMux1to2.v(6): inferring latch(es) for variable \"y1\", which holds its previous value in one or more paths through the always construct" {  } { { "../sim/DeMux1to2.v" "" { Text "D:/Cap_pro/sim/DeMux1to2.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1647762160980 "|fft_8point|DeMux1to2:demux1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y2 DeMux1to2.v(6) " "Verilog HDL Always Construct warning at DeMux1to2.v(6): inferring latch(es) for variable \"y2\", which holds its previous value in one or more paths through the always construct" {  } { { "../sim/DeMux1to2.v" "" { Text "D:/Cap_pro/sim/DeMux1to2.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1647762160980 "|fft_8point|DeMux1to2:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[0\] DeMux1to2.v(6) " "Inferred latch for \"y2\[0\]\" at DeMux1to2.v(6)" {  } { { "../sim/DeMux1to2.v" "" { Text "D:/Cap_pro/sim/DeMux1to2.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647762160980 "|fft_8point|DeMux1to2:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[1\] DeMux1to2.v(6) " "Inferred latch for \"y2\[1\]\" at DeMux1to2.v(6)" {  } { { "../sim/DeMux1to2.v" "" { Text "D:/Cap_pro/sim/DeMux1to2.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647762160980 "|fft_8point|DeMux1to2:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[2\] DeMux1to2.v(6) " "Inferred latch for \"y2\[2\]\" at DeMux1to2.v(6)" {  } { { "../sim/DeMux1to2.v" "" { Text "D:/Cap_pro/sim/DeMux1to2.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647762160980 "|fft_8point|DeMux1to2:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[3\] DeMux1to2.v(6) " "Inferred latch for \"y2\[3\]\" at DeMux1to2.v(6)" {  } { { "../sim/DeMux1to2.v" "" { Text "D:/Cap_pro/sim/DeMux1to2.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647762160980 "|fft_8point|DeMux1to2:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[4\] DeMux1to2.v(6) " "Inferred latch for \"y2\[4\]\" at DeMux1to2.v(6)" {  } { { "../sim/DeMux1to2.v" "" { Text "D:/Cap_pro/sim/DeMux1to2.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647762160980 "|fft_8point|DeMux1to2:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[5\] DeMux1to2.v(6) " "Inferred latch for \"y2\[5\]\" at DeMux1to2.v(6)" {  } { { "../sim/DeMux1to2.v" "" { Text "D:/Cap_pro/sim/DeMux1to2.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647762160980 "|fft_8point|DeMux1to2:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[6\] DeMux1to2.v(6) " "Inferred latch for \"y2\[6\]\" at DeMux1to2.v(6)" {  } { { "../sim/DeMux1to2.v" "" { Text "D:/Cap_pro/sim/DeMux1to2.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647762160980 "|fft_8point|DeMux1to2:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[7\] DeMux1to2.v(6) " "Inferred latch for \"y2\[7\]\" at DeMux1to2.v(6)" {  } { { "../sim/DeMux1to2.v" "" { Text "D:/Cap_pro/sim/DeMux1to2.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647762160980 "|fft_8point|DeMux1to2:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[0\] DeMux1to2.v(6) " "Inferred latch for \"y1\[0\]\" at DeMux1to2.v(6)" {  } { { "../sim/DeMux1to2.v" "" { Text "D:/Cap_pro/sim/DeMux1to2.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647762160981 "|fft_8point|DeMux1to2:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[1\] DeMux1to2.v(6) " "Inferred latch for \"y1\[1\]\" at DeMux1to2.v(6)" {  } { { "../sim/DeMux1to2.v" "" { Text "D:/Cap_pro/sim/DeMux1to2.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647762160981 "|fft_8point|DeMux1to2:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[2\] DeMux1to2.v(6) " "Inferred latch for \"y1\[2\]\" at DeMux1to2.v(6)" {  } { { "../sim/DeMux1to2.v" "" { Text "D:/Cap_pro/sim/DeMux1to2.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647762160981 "|fft_8point|DeMux1to2:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[3\] DeMux1to2.v(6) " "Inferred latch for \"y1\[3\]\" at DeMux1to2.v(6)" {  } { { "../sim/DeMux1to2.v" "" { Text "D:/Cap_pro/sim/DeMux1to2.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647762160981 "|fft_8point|DeMux1to2:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[4\] DeMux1to2.v(6) " "Inferred latch for \"y1\[4\]\" at DeMux1to2.v(6)" {  } { { "../sim/DeMux1to2.v" "" { Text "D:/Cap_pro/sim/DeMux1to2.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647762160981 "|fft_8point|DeMux1to2:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[5\] DeMux1to2.v(6) " "Inferred latch for \"y1\[5\]\" at DeMux1to2.v(6)" {  } { { "../sim/DeMux1to2.v" "" { Text "D:/Cap_pro/sim/DeMux1to2.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647762160981 "|fft_8point|DeMux1to2:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[6\] DeMux1to2.v(6) " "Inferred latch for \"y1\[6\]\" at DeMux1to2.v(6)" {  } { { "../sim/DeMux1to2.v" "" { Text "D:/Cap_pro/sim/DeMux1to2.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647762160981 "|fft_8point|DeMux1to2:demux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[7\] DeMux1to2.v(6) " "Inferred latch for \"y1\[7\]\" at DeMux1to2.v(6)" {  } { { "../sim/DeMux1to2.v" "" { Text "D:/Cap_pro/sim/DeMux1to2.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647762160981 "|fft_8point|DeMux1to2:demux1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 Mux2to1:mux1 " "Elaborating entity \"Mux2to1\" for hierarchy \"Mux2to1:mux1\"" {  } { { "../sim/fft_8point.v" "mux1" { Text "D:/Cap_pro/sim/fft_8point.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647762160987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF D_FF:dff1 " "Elaborating entity \"D_FF\" for hierarchy \"D_FF:dff1\"" {  } { { "../sim/fft_8point.v" "dff1" { Text "D:/Cap_pro/sim/fft_8point.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647762160991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "butterfly butterfly:but " "Elaborating entity \"butterfly\" for hierarchy \"butterfly:but\"" {  } { { "../sim/fft_8point.v" "but" { Text "D:/Cap_pro/sim/fft_8point.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647762160998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub butterfly:but\|add_sub:add " "Elaborating entity \"add_sub\" for hierarchy \"butterfly:but\|add_sub:add\"" {  } { { "../sim/butterfly.v" "add" { Text "D:/Cap_pro/sim/butterfly.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647762160999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder butterfly:but\|add_sub:add\|full_adder:fa0 " "Elaborating entity \"full_adder\" for hierarchy \"butterfly:but\|add_sub:add\|full_adder:fa0\"" {  } { { "../sim/add_sub.v" "fa0" { Text "D:/Cap_pro/sim/add_sub.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647762161009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder butterfly:but\|add_sub:add\|full_adder:fa0\|half_adder:HA1 " "Elaborating entity \"half_adder\" for hierarchy \"butterfly:but\|add_sub:add\|full_adder:fa0\|half_adder:HA1\"" {  } { { "../../Test/rtl/full_adder.v" "HA1" { Text "D:/Test/rtl/full_adder.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647762161013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier multiplier:ml " "Elaborating entity \"multiplier\" for hierarchy \"multiplier:ml\"" {  } { { "../sim/fft_8point.v" "ml" { Text "D:/Cap_pro/sim/fft_8point.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647762161030 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT" "Multiplier.v(14) " "Verilog HDL unsupported feature error at Multiplier.v(14): Procedural Continuous Assignment to register is not supported" {  } { { "../sim/Multiplier.v" "" { Text "D:/Cap_pro/sim/Multiplier.v" 14 0 0 } }  } 0 10043 "Verilog HDL unsupported feature error at %1!s!: Procedural Continuous Assignment to register is not supported" 0 0 "Analysis & Synthesis" 0 -1 1647762161030 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "multiplier:ml " "Can't elaborate user hierarchy \"multiplier:ml\"" {  } { { "../sim/fft_8point.v" "ml" { Text "D:/Cap_pro/sim/fft_8point.v" 23 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647762161039 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Cap_pro/synthesis/output_files/fft_8point.map.smsg " "Generated suppressed messages file D:/Cap_pro/synthesis/output_files/fft_8point.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647762161066 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4677 " "Peak virtual memory: 4677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647762161082 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 20 13:12:41 2022 " "Processing ended: Sun Mar 20 13:12:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647762161082 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647762161082 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647762161082 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647762161082 ""}
