Info: Generated by version: 23.3 build 104
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Haas1S\Downloads\git\qts_qsfp_sdi\ip\q_sys\q_sys_xcvr_atx_pll_s10_htile_2.ip --block-symbol-file --output-directory=C:\Users\Haas1S\Downloads\git\qts_qsfp_sdi\ip\q_sys\q_sys_xcvr_atx_pll_s10_htile_2 --family="Stratix 10" --part=1SG280HU2F50E2VG
Info: q_sys_xcvr_atx_pll_s10_htile_2.q_sys_xcvr_atx_pll_s10_htile_2: Current IP configuration matches reconfiguration profile 1
Info: q_sys_xcvr_atx_pll_s10_htile_2.q_sys_xcvr_atx_pll_s10_htile_2: For the selected device(1SG280HU2F50E2VG), PLL speed grade is 2.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Haas1S\Downloads\git\qts_qsfp_sdi\ip\q_sys\q_sys_xcvr_atx_pll_s10_htile_2.ip --synthesis=VERILOG --output-directory=C:\Users\Haas1S\Downloads\git\qts_qsfp_sdi\ip\q_sys\q_sys_xcvr_atx_pll_s10_htile_2 --family="Stratix 10" --part=1SG280HU2F50E2VG
Info: q_sys_xcvr_atx_pll_s10_htile_2.q_sys_xcvr_atx_pll_s10_htile_2: Current IP configuration matches reconfiguration profile 1
Info: q_sys_xcvr_atx_pll_s10_htile_2.q_sys_xcvr_atx_pll_s10_htile_2: For the selected device(1SG280HU2F50E2VG), PLL speed grade is 2.
Info: q_sys_xcvr_atx_pll_s10_htile_2: "Transforming system: q_sys_xcvr_atx_pll_s10_htile_2"
Info: q_sys_xcvr_atx_pll_s10_htile_2: "Naming system components in system: q_sys_xcvr_atx_pll_s10_htile_2"
Info: q_sys_xcvr_atx_pll_s10_htile_2: "Processing generation queue"
Info: q_sys_xcvr_atx_pll_s10_htile_2: "Generating: q_sys_xcvr_atx_pll_s10_htile_2"
Info: q_sys_xcvr_atx_pll_s10_htile_2: "Generating: q_sys_xcvr_atx_pll_s10_htile_2_altera_xcvr_atx_pll_s10_htile_1911_pzhfdgq"
Info: q_sys_xcvr_atx_pll_s10_htile_2: add_fileset_file ./altera_std_synchronizer_nocut.v VERILOG PATH ../../../../primitives/altera_std_synchronizer/altera_std_synchronizer_nocut.v
Info: q_sys_xcvr_atx_pll_s10_htile_2: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: q_sys_xcvr_atx_pll_s10_htile_2: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: q_sys_xcvr_atx_pll_s10_htile_2: add_fileset_file ./s10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_s10/source/s10_avmm_h.sv
Info: q_sys_xcvr_atx_pll_s10_htile_2: add_fileset_file ./altera_xcvr_native_s10_functions_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_s10/source/altera_xcvr_native_s10_functions_h.sv
Info: q_sys_xcvr_atx_pll_s10_htile_2: add_fileset_file ./alt_xcvr_native_anlg_reset_seq.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_s10/source/alt_xcvr_native_anlg_reset_seq.sv
Info: q_sys_xcvr_atx_pll_s10_htile_2: add_fileset_file ./alt_xcvr_pll_rcfg_arb.sv SYSTEM_VERILOG PATH ../../common/alt_xcvr_pll_rcfg_arb.sv
Info: q_sys_xcvr_atx_pll_s10_htile_2: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../../common/alt_xcvr_pll_embedded_debug.sv
Info: q_sys_xcvr_atx_pll_s10_htile_2: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../../common/alt_xcvr_pll_avmm_csr.sv
Info: q_sys_xcvr_atx_pll_s10_htile_2: Building configuration data for reconfiguration profile 0
Info: q_sys_xcvr_atx_pll_s10_htile_2: Validating reconfiguration profile 0
Info: q_sys_xcvr_atx_pll_s10_htile_2: Current IP configuration matches reconfiguration profile 0
Info: q_sys_xcvr_atx_pll_s10_htile_2: For the selected device(1SG280HU2F50E2VG), PLL speed grade is 2.
Info: q_sys_xcvr_atx_pll_s10_htile_2: Building configuration data for reconfiguration profile 1
Info: q_sys_xcvr_atx_pll_s10_htile_2: Validating reconfiguration profile 1
Info: q_sys_xcvr_atx_pll_s10_htile_2: Current IP configuration matches reconfiguration profile 1
Info: q_sys_xcvr_atx_pll_s10_htile_2: For the selected device(1SG280HU2F50E2VG), PLL speed grade is 2.
Info: q_sys_xcvr_atx_pll_s10_htile_2: Done "q_sys_xcvr_atx_pll_s10_htile_2" with 2 modules, 13 files
Info: Finished: Create HDL design files for synthesis
