# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do lab6_toplevel_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:22 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 21:11:22 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:22 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 21:11:22 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:22 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 21:11:22 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:22 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 21:11:22 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:22 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 21:11:22 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:22 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 21:11:23 on Oct 03,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:23 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv 
# -- Compiling module internal_register
# 
# Top level modules:
# 	internal_register
# End time: 21:11:23 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:23 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 21:11:23 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:23 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 21:11:24 on Oct 03,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:24 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 21:11:24 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:24 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 21:11:24 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:24 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 21:11:24 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:24 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:11:24 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 21:11:25 on Oct 03,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab6_toplevel
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# ** Error: (vsim-3037) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(26): Missing instance name in instantiation of 'registerFile'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0 File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv
# Loading work.internal_register
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./lab6_toplevel_run_msim_rtl_verilog.do PAUSED at line 23
do lab6_toplevel_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:55 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 21:12:55 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:55 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 21:12:55 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:55 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 21:12:55 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:55 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 21:12:55 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:55 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 21:12:55 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:55 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 21:12:56 on Oct 03,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:56 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv 
# -- Compiling module internal_register
# 
# Top level modules:
# 	internal_register
# End time: 21:12:56 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:56 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 21:12:57 on Oct 03,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:57 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 21:12:57 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:57 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 21:12:57 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:57 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 21:12:57 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:57 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 21:12:57 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:57 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:12:57 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 21:11:25 on Oct 03,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab6_toplevel
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.registerFile
# Loading work.internal_register
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[0] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[1] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[2] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[3] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[4] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[5] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[6] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[7] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3839) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(23): Variable '/testbench/tested/my_slc/d0/SR2', driven via a port connection, is multiply driven. See C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0 File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv
# ** Warning: (vsim-3839) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(22): Variable '/testbench/tested/my_slc/d0/SR1', driven via a port connection, is multiply driven. See C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0 File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
do lab6_toplevel_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:56 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 21:13:56 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:57 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 21:13:57 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:57 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 21:13:57 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:57 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 21:13:57 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:57 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 21:13:57 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:57 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 21:13:58 on Oct 03,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:58 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv 
# -- Compiling module internal_register
# 
# Top level modules:
# 	internal_register
# End time: 21:13:58 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:58 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 21:13:58 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:58 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 21:13:58 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:58 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 21:13:59 on Oct 03,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:59 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 21:13:59 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:59 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 21:13:59 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:59 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:13:59 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 21:14:00 on Oct 03,2018, Elapsed time: 0:02:35
# Errors: 1, Warnings: 50
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 21:14:00 on Oct 03,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab6_toplevel
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.registerFile
# Loading work.internal_register
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[0] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[1] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[2] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[3] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[4] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[5] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[6] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[7] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3839) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(23): Variable '/testbench/tested/my_slc/d0/SR2', driven via a port connection, is multiply driven. See C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0 File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv
# ** Warning: (vsim-3839) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(22): Variable '/testbench/tested/my_slc/d0/SR1', driven via a port connection, is multiply driven. See C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0 File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
do lab6_toplevel_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:36 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 21:14:36 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:36 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 21:14:36 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:36 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 21:14:36 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:36 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 21:14:36 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:36 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 21:14:36 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:36 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 21:14:37 on Oct 03,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:37 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv 
# -- Compiling module internal_register
# 
# Top level modules:
# 	internal_register
# End time: 21:14:37 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:37 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 21:14:37 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:37 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 21:14:38 on Oct 03,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:38 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 21:14:38 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:38 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 21:14:38 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:38 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 21:14:38 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:38 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:14:38 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 21:14:39 on Oct 03,2018, Elapsed time: 0:00:39
# Errors: 0, Warnings: 50
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 21:14:39 on Oct 03,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab6_toplevel
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.registerFile
# Loading work.internal_register
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[0] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[1] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[2] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[3] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[4] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[5] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[6] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[7] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3839) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(23): Variable '/testbench/tested/my_slc/d0/SR2', driven via a port connection, is multiply driven. See C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0 File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv
# ** Warning: (vsim-3839) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(22): Variable '/testbench/tested/my_slc/d0/SR1', driven via a port connection, is multiply driven. See C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0 File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
add wave -position insertpoint sim:/testbench/tested/my_slc/*
do lab6_toplevel_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:11 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 21:15:11 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:11 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 21:15:11 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:11 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 21:15:11 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:11 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 21:15:11 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:11 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 21:15:11 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:11 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 21:15:12 on Oct 03,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:12 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv 
# -- Compiling module internal_register
# 
# Top level modules:
# 	internal_register
# End time: 21:15:13 on Oct 03,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:13 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 21:15:13 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:13 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 21:15:13 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:13 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 21:15:13 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:13 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 21:15:13 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:13 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 21:15:13 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:13 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:15:13 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 21:15:15 on Oct 03,2018, Elapsed time: 0:00:36
# Errors: 0, Warnings: 50
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 21:15:15 on Oct 03,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab6_toplevel
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.registerFile
# Loading work.internal_register
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[0] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[1] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[2] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[3] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[4] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[5] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[6] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[7] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3839) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(23): Variable '/testbench/tested/my_slc/d0/SR2', driven via a port connection, is multiply driven. See C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0 File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv
# ** Warning: (vsim-3839) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(22): Variable '/testbench/tested/my_slc/d0/SR1', driven via a port connection, is multiply driven. See C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0 File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
add wave -position insertpoint sim:/testbench/tested/*
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[0] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[1] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[2] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[3] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[4] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[5] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[6] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[7] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3839) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(23): Variable '/testbench/tested/my_slc/d0/SR2', driven via a port connection, is multiply driven. See C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0 File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv
# ** Warning: (vsim-3839) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(22): Variable '/testbench/tested/my_slc/d0/SR1', driven via a port connection, is multiply driven. See C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0 File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv
add wave -position insertpoint sim:/testbench/tested/my_slc/d0/*
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[0] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[1] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[2] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[3] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[4] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[5] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[6] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[7] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3839) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(23): Variable '/testbench/tested/my_slc/d0/SR2', driven via a port connection, is multiply driven. See C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0 File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv
# ** Warning: (vsim-3839) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(22): Variable '/testbench/tested/my_slc/d0/SR1', driven via a port connection, is multiply driven. See C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0 File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv
# GetModuleFileName: The specified module could not be found.
# 
# 
do lab6_toplevel_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:05 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 21:20:05 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:05 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 21:20:05 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:05 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 21:20:05 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:05 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 21:20:05 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:05 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 21:20:06 on Oct 03,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:06 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 21:20:06 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:06 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv 
# -- Compiling module internal_register
# 
# Top level modules:
# 	internal_register
# End time: 21:20:07 on Oct 03,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:07 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 21:20:07 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:07 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 21:20:07 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:07 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 21:20:07 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:07 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 21:20:07 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:07 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 21:20:07 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:07 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:20:07 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 21:20:09 on Oct 03,2018, Elapsed time: 0:04:54
# Errors: 0, Warnings: 150
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 21:20:09 on Oct 03,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab6_toplevel
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.registerFile
# Loading work.internal_register
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[0] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[1] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[2] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[3] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[4] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[5] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[6] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[7] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3839) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(23): Variable '/testbench/tested/my_slc/d0/SR2', driven via a port connection, is multiply driven. See C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0 File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv
# ** Warning: (vsim-3839) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(22): Variable '/testbench/tested/my_slc/d0/SR1', driven via a port connection, is multiply driven. See C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0 File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
add wave -position insertpoint sim:/testbench/tested/my_slc/d0/*
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[0] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[1] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[2] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[3] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[4] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[5] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[6] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[7] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3839) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(23): Variable '/testbench/tested/my_slc/d0/SR2', driven via a port connection, is multiply driven. See C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0 File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv
# ** Warning: (vsim-3839) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(22): Variable '/testbench/tested/my_slc/d0/SR1', driven via a port connection, is multiply driven. See C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0 File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv
add wave -position insertpoint  \
sim:/testbench/tested/my_slc/state_controller/State
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[0] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[1] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[2] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[3] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[4] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[5] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[6] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[7] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3839) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(23): Variable '/testbench/tested/my_slc/d0/SR2', driven via a port connection, is multiply driven. See C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0 File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv
# ** Warning: (vsim-3839) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(22): Variable '/testbench/tested/my_slc/d0/SR1', driven via a port connection, is multiply driven. See C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0 File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv
# GetModuleFileName: The specified module could not be found.
# 
# 
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[0] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[1] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[2] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[3] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[4] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[5] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[6] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[7] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3839) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(23): Variable '/testbench/tested/my_slc/d0/SR2', driven via a port connection, is multiply driven. See C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0 File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv
# ** Warning: (vsim-3839) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(22): Variable '/testbench/tested/my_slc/d0/SR1', driven via a port connection, is multiply driven. See C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0 File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv
# GetModuleFileName: The specified module could not be found.
# 
# 
add wave -position insertpoint  \
sim:/testbench/tested/my_slc/Reset_ah
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[0] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[1] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[2] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[3] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[4] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[5] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[6] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[7] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3839) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(23): Variable '/testbench/tested/my_slc/d0/SR2', driven via a port connection, is multiply driven. See C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0 File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv
# ** Warning: (vsim-3839) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(22): Variable '/testbench/tested/my_slc/d0/SR1', driven via a port connection, is multiply driven. See C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0 File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv
# GetModuleFileName: The specified module could not be found.
# 
# 
do lab6_toplevel_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:27 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 21:29:27 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:27 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 21:29:27 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:27 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 21:29:28 on Oct 03,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:28 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 21:29:28 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:28 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 21:29:28 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:28 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 21:29:29 on Oct 03,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:29 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv 
# -- Compiling module internal_register
# 
# Top level modules:
# 	internal_register
# End time: 21:29:29 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:29 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 21:29:29 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:29 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 21:29:29 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:29 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 21:29:29 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:29 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 21:29:29 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:31 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 21:29:32 on Oct 03,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:32 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:29:32 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 21:29:33 on Oct 03,2018, Elapsed time: 0:09:24
# Errors: 0, Warnings: 250
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 21:29:33 on Oct 03,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab6_toplevel
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.registerFile
# Loading work.internal_register
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[0] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[1] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[2] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[3] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[4] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[5] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[6] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[7] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3839) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(23): Variable '/testbench/tested/my_slc/d0/SR2', driven via a port connection, is multiply driven. See C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0 File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv
# ** Warning: (vsim-3839) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(22): Variable '/testbench/tested/my_slc/d0/SR1', driven via a port connection, is multiply driven. See C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0 File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
do lab6_toplevel_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:12 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 21:30:12 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:12 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 21:30:12 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:12 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 21:30:12 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:12 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 21:30:12 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:12 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 21:30:13 on Oct 03,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:13 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 21:30:13 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:13 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv 
# -- Compiling module internal_register
# 
# Top level modules:
# 	internal_register
# End time: 21:30:14 on Oct 03,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:14 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 21:30:14 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:14 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 21:30:14 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:14 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 21:30:14 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:14 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 21:30:14 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:14 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 21:30:14 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:14 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:30:15 on Oct 03,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 21:30:16 on Oct 03,2018, Elapsed time: 0:00:43
# Errors: 0, Warnings: 50
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 21:30:16 on Oct 03,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab6_toplevel
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.registerFile
# Loading work.internal_register
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[0] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[1] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[2] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[3] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[4] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[5] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[6] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[7] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3839) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(23): Variable '/testbench/tested/my_slc/d0/SR2', driven via a port connection, is multiply driven. See C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0 File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv
# ** Warning: (vsim-3839) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(22): Variable '/testbench/tested/my_slc/d0/SR1', driven via a port connection, is multiply driven. See C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0 File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
do lab6_toplevel_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:29 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 21:30:29 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:29 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 21:30:29 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:29 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 21:30:30 on Oct 03,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:30 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 21:30:30 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:30 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 21:30:30 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:30 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 21:30:31 on Oct 03,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:31 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv 
# -- Compiling module internal_register
# 
# Top level modules:
# 	internal_register
# End time: 21:30:31 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:31 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 21:30:31 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:31 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 21:30:31 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:31 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 21:30:31 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:31 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 21:30:32 on Oct 03,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:32 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 21:30:32 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:32 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:30:32 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 21:30:33 on Oct 03,2018, Elapsed time: 0:00:17
# Errors: 0, Warnings: 50
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 21:30:33 on Oct 03,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab6_toplevel
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.registerFile
# Loading work.internal_register
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[0] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[1] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[2] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[3] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[4] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[5] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[6] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[7] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3839) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(23): Variable '/testbench/tested/my_slc/d0/SR2', driven via a port connection, is multiply driven. See C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0 File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv
# ** Warning: (vsim-3839) C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(22): Variable '/testbench/tested/my_slc/d0/SR1', driven via a port connection, is multiply driven. See C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0 File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
do lab6_toplevel_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:18 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 21:32:18 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:18 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 21:32:18 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:18 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 21:32:18 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:18 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 21:32:18 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:18 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 21:32:18 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:18 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 21:32:19 on Oct 03,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:19 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv 
# -- Compiling module internal_register
# 
# Top level modules:
# 	internal_register
# End time: 21:32:19 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:19 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 21:32:19 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:19 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 21:32:19 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:19 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 21:32:20 on Oct 03,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:20 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 21:32:20 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:20 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 21:32:20 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:20 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:32:20 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 21:32:21 on Oct 03,2018, Elapsed time: 0:01:48
# Errors: 0, Warnings: 50
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 21:32:21 on Oct 03,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab6_toplevel
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.registerFile
# Loading work.internal_register
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[0] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[1] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[2] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[3] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[4] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[5] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[6] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[7] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
add wave -position insertpoint sim:/testbench/tested/my_slc/d0/IRregister/*
add wave -position insertpoint sim:/testbench/tested/my_slc/d0/PCregister/*
add wave -position insertpoint sim:/testbench/tested/my_slc/d0/MARregister/*
add wave -position insertpoint sim:/testbench/tested/my_slc/d0/MDRregister/*
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[0] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[1] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[2] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[3] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[4] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[5] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[6] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[7] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
do lab6_toplevel_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:58 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 21:33:58 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:58 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 21:33:58 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:58 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 21:33:58 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:58 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 21:33:58 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:58 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 21:33:58 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:58 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 21:33:59 on Oct 03,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:59 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv 
# -- Compiling module internal_register
# 
# Top level modules:
# 	internal_register
# End time: 21:33:59 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:59 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 21:33:59 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:59 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 21:34:00 on Oct 03,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:00 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 21:34:00 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:00 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 21:34:00 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:00 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 21:34:00 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:00 on Oct 03,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:34:00 on Oct 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 21:34:02 on Oct 03,2018, Elapsed time: 0:01:41
# Errors: 0, Warnings: 96
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 21:34:02 on Oct 03,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab6_toplevel
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.registerFile
# Loading work.internal_register
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[0] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[1] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[2] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[3] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[4] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[5] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[6] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[7] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
add wave -position insertpoint sim:/testbench/tested/my_slc/d0/*
restart -f; run 1000ns
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[0] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[1] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[2] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[3] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[4] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[5] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[6] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[7] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# End time: 21:57:24 on Oct 03,2018, Elapsed time: 0:23:22
# Errors: 0, Warnings: 96
