{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717081147944 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717081147953 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 02:59:07 2024 " "Processing started: Fri May 31 02:59:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717081147953 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717081147953 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PD_ASP -c PD_ASP " "Command: quartus_map --read_settings_files=on --write_settings_files=off PD_ASP -c PD_ASP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717081147953 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717081148684 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717081148684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_asp_toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pd_asp_toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PD_ASP_TopLevel-rtl " "Found design unit 1: PD_ASP_TopLevel-rtl" {  } { { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717081156332 ""} { "Info" "ISGN_ENTITY_NAME" "1 PD_ASP_TopLevel " "Found entity 1: PD_ASP_TopLevel" {  } { { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717081156332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717081156332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/tdmaminfifo/tdmaminfifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/tdmaminfifo/tdmaminfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tdmaminfifo-SYN " "Found design unit 1: tdmaminfifo-SYN" {  } { { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717081156338 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinFifo " "Found entity 1: TdmaMinFifo" {  } { { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717081156338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717081156338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmamintypes.vhd 2 0 " "Found 2 design units, including 0 entities, in source file tdmamin/tdmamintypes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinTypes " "Found design unit 1: TdmaMinTypes" {  } { { "TdmaMin/TdmaMinTypes.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinTypes.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717081156344 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 TdmaMinTypes-body " "Found design unit 2: TdmaMinTypes-body" {  } { { "TdmaMin/TdmaMinTypes.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinTypes.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717081156344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717081156344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmaminswitch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdmamin/tdmaminswitch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinSwitch-rtl " "Found design unit 1: TdmaMinSwitch-rtl" {  } { { "TdmaMin/TdmaMinSwitch.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinSwitch.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717081156350 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinSwitch " "Found entity 1: TdmaMinSwitch" {  } { { "TdmaMin/TdmaMinSwitch.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinSwitch.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717081156350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717081156350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmaminstage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdmamin/tdmaminstage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinStage-rtl " "Found design unit 1: TdmaMinStage-rtl" {  } { { "TdmaMin/TdmaMinStage.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinStage.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717081156356 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinStage " "Found entity 1: TdmaMinStage" {  } { { "TdmaMin/TdmaMinStage.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinStage.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717081156356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717081156356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmaminslots.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdmamin/tdmaminslots.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinSlots-rtl " "Found design unit 1: TdmaMinSlots-rtl" {  } { { "TdmaMin/TdmaMinSlots.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinSlots.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717081156362 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinSlots " "Found entity 1: TdmaMinSlots" {  } { { "TdmaMin/TdmaMinSlots.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinSlots.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717081156362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717081156362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmamininterface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdmamin/tdmamininterface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinInterface-rtl " "Found design unit 1: TdmaMinInterface-rtl" {  } { { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717081156368 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinInterface " "Found entity 1: TdmaMinInterface" {  } { { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717081156368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717081156368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmaminfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdmamin/tdmaminfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinFabric-rtl " "Found design unit 1: TdmaMinFabric-rtl" {  } { { "TdmaMin/TdmaMinFabric.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinFabric.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717081156374 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinFabric " "Found entity 1: TdmaMinFabric" {  } { { "TdmaMin/TdmaMinFabric.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinFabric.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717081156374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717081156374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmamin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdmamin/tdmamin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMin-rtl " "Found design unit 1: TdmaMin-rtl" {  } { { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717081156380 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMin " "Found entity 1: TdmaMin" {  } { { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717081156380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717081156380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_asp_toplevel_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pd_asp_toplevel_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PD_ASP_TopLevel_tb-tb " "Found design unit 1: PD_ASP_TopLevel_tb-tb" {  } { { "PD_ASP_TopLevel_tb.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717081156385 ""} { "Info" "ISGN_ENTITY_NAME" "1 PD_ASP_TopLevel_tb " "Found entity 1: PD_ASP_TopLevel_tb" {  } { { "PD_ASP_TopLevel_tb.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717081156385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717081156385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_asp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pd_asp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PD_ASP-PD_RTL " "Found design unit 1: PD_ASP-PD_RTL" {  } { { "PD_ASP.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717081156391 ""} { "Info" "ISGN_ENTITY_NAME" "1 PD_ASP " "Found entity 1: PD_ASP" {  } { { "PD_ASP.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717081156391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717081156391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_pd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_pd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 in_PD-rtl " "Found design unit 1: in_PD-rtl" {  } { { "in_PD.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/in_PD.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717081156397 ""} { "Info" "ISGN_ENTITY_NAME" "1 in_PD " "Found entity 1: in_PD" {  } { { "in_PD.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/in_PD.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717081156397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717081156397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_to_pd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_to_pd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_to_PD-behaviour " "Found design unit 1: nios_to_PD-behaviour" {  } { { "nios_to_PD.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/nios_to_PD.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717081156402 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_to_PD " "Found entity 1: nios_to_PD" {  } { { "nios_to_PD.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/nios_to_PD.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717081156402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717081156402 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PD_ASP_TopLevel " "Elaborating entity \"PD_ASP_TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717081156544 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "send_port\[0\] PD_ASP_TopLevel.vhd(25) " "Using initial value X (don't care) for net \"send_port\[0\]\" at PD_ASP_TopLevel.vhd(25)" {  } { { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 25 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717081156546 "|PD_ASP_TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMin TdmaMin:tdma_min " "Elaborating entity \"TdmaMin\" for hierarchy \"TdmaMin:tdma_min\"" {  } { { "PD_ASP_TopLevel.vhd" "tdma_min" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717081156551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinSlots TdmaMin:tdma_min\|TdmaMinSlots:slots " "Elaborating entity \"TdmaMinSlots\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinSlots:slots\"" {  } { { "TdmaMin/TdmaMin.vhd" "slots" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717081156556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinFabric TdmaMin:tdma_min\|TdmaMinFabric:fabric " "Elaborating entity \"TdmaMinFabric\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinFabric:fabric\"" {  } { { "TdmaMin/TdmaMin.vhd" "fabric" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717081156558 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "TdmaMinFabric.vhd(29) " "VHDL Subtype or Type Declaration warning at TdmaMinFabric.vhd(29): subtype or type has null range" {  } { { "TdmaMin/TdmaMinFabric.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinFabric.vhd" 29 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1717081156560 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinFabric:fabric"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "TdmaMinFabric.vhd(29) " "VHDL warning at TdmaMinFabric.vhd(29): ignored assignment of value to null range" {  } { { "TdmaMin/TdmaMinFabric.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinFabric.vhd" 29 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1717081156560 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinFabric:fabric"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "links " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"links\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1717081156560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinStage TdmaMin:tdma_min\|TdmaMinFabric:fabric\|TdmaMinStage:\\staging:1:stage " "Elaborating entity \"TdmaMinStage\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinFabric:fabric\|TdmaMinStage:\\staging:1:stage\"" {  } { { "TdmaMin/TdmaMinFabric.vhd" "\\staging:1:stage" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinFabric.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717081156562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinSwitch TdmaMin:tdma_min\|TdmaMinFabric:fabric\|TdmaMinStage:\\staging:1:stage\|TdmaMinSwitch:\\switches:0:switch " "Elaborating entity \"TdmaMinSwitch\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinFabric:fabric\|TdmaMinStage:\\staging:1:stage\|TdmaMinSwitch:\\switches:0:switch\"" {  } { { "TdmaMin/TdmaMinStage.vhd" "\\switches:0:switch" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinStage.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717081156565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\"" {  } { { "TdmaMin/TdmaMin.vhd" "\\interfaces:0:interface" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717081156575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinFifo TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo " "Elaborating entity \"TdmaMinFifo\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\"" {  } { { "TdmaMin/TdmaMinInterface.vhd" "fifo" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717081156583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\"" {  } { { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "scfifo_component" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717081156763 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\"" {  } { { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717081156764 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component " "Instantiated megafunction \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717081156764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717081156764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717081156764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717081156764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717081156764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 40 " "Parameter \"lpm_width\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717081156764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717081156764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717081156764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717081156764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717081156764 ""}  } { { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717081156764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_l191.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_l191.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_l191 " "Found entity 1: scfifo_l191" {  } { { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717081156820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717081156820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_l191 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated " "Elaborating entity \"scfifo_l191\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717081156823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_s791.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_s791.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_s791 " "Found entity 1: a_dpfifo_s791" {  } { { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717081156851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717081156851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_s791 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo " "Elaborating entity \"a_dpfifo_s791\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\"" {  } { { "db/scfifo_l191.tdf" "dpfifo" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717081156853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3i1 " "Found entity 1: altsyncram_r3i1" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717081156909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717081156909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3i1 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram " "Elaborating entity \"altsyncram_r3i1\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\"" {  } { { "db/a_dpfifo_s791.tdf" "FIFOram" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717081156913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7l8 " "Found entity 1: cmpr_7l8" {  } { { "db/cmpr_7l8.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/cmpr_7l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717081156964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717081156964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7l8 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cmpr_7l8:almost_full_comparer " "Elaborating entity \"cmpr_7l8\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cmpr_7l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_s791.tdf" "almost_full_comparer" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717081156967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7l8 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cmpr_7l8:three_comparison " "Elaborating entity \"cmpr_7l8\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cmpr_7l8:three_comparison\"" {  } { { "db/a_dpfifo_s791.tdf" "three_comparison" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717081156973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/cntr_i2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717081157024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717081157024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_i2b:rd_ptr_msb " "Elaborating entity \"cntr_i2b\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_i2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_s791.tdf" "rd_ptr_msb" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717081157027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v27 " "Found entity 1: cntr_v27" {  } { { "db/cntr_v27.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/cntr_v27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717081157077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717081157077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v27 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_v27:usedw_counter " "Elaborating entity \"cntr_v27\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_v27:usedw_counter\"" {  } { { "db/a_dpfifo_s791.tdf" "usedw_counter" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717081157080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_j2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_j2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_j2b " "Found entity 1: cntr_j2b" {  } { { "db/cntr_j2b.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/cntr_j2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717081157132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717081157132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_j2b TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_j2b:wr_ptr " "Elaborating entity \"cntr_j2b\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_j2b:wr_ptr\"" {  } { { "db/a_dpfifo_s791.tdf" "wr_ptr" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717081157135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\"" {  } { { "TdmaMin/TdmaMin.vhd" "\\interfaces:1:interface" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717081157149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\"" {  } { { "TdmaMin/TdmaMin.vhd" "\\interfaces:2:interface" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717081157296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\"" {  } { { "TdmaMin/TdmaMin.vhd" "\\interfaces:3:interface" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717081157436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PD_ASP PD_ASP:PD_ASP " "Elaborating entity \"PD_ASP\" for hierarchy \"PD_ASP:PD_ASP\"" {  } { { "PD_ASP_TopLevel.vhd" "PD_ASP" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717081157579 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_sig PD_ASP.vhd(22) " "Verilog HDL or VHDL warning at PD_ASP.vhd(22): object \"counter_sig\" assigned a value but never read" {  } { { "PD_ASP.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717081157586 "|PD_ASP_TopLevel|PD_ASP:PD_ASP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "identify_bits PD_ASP.vhd(29) " "Verilog HDL or VHDL warning at PD_ASP.vhd(29): object \"identify_bits\" assigned a value but never read" {  } { { "PD_ASP.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717081157586 "|PD_ASP_TopLevel|PD_ASP:PD_ASP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_PD in_PD:in_PD " "Elaborating entity \"in_PD\" for hierarchy \"in_PD:in_PD\"" {  } { { "PD_ASP_TopLevel.vhd" "in_PD" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717081157589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_to_PD nios_to_PD:nios_to_PD " "Elaborating entity \"nios_to_PD\" for hierarchy \"nios_to_PD:nios_to_PD\"" {  } { { "PD_ASP_TopLevel.vhd" "nios_to_PD" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717081157593 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 37 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 67 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 97 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 127 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 157 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 187 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 217 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 247 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 277 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 307 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 337 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 367 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 397 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 427 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 457 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 487 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 517 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 547 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 577 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 607 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 637 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 667 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 697 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 727 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 757 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 787 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 817 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 847 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 877 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 907 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 937 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 967 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 997 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 1027 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 1057 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 1087 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 1117 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 1147 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 1177 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 1207 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 37 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 67 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 97 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 127 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 157 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 187 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 217 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 247 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 277 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 307 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 337 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 367 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 397 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 427 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 457 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 487 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 517 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 547 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 577 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 607 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 637 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 667 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 697 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 727 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 757 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 787 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 817 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 847 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 877 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 907 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 937 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 967 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 997 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 1027 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 1057 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 1087 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 1117 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 1147 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 1177 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 1207 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 37 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 67 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 97 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 127 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 157 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 187 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 217 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 247 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 277 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 307 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 337 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 367 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 397 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 427 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 457 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 487 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 517 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 547 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 577 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 607 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 637 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 667 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 697 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 727 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 757 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 787 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 817 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 847 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 877 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 907 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 937 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 967 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 997 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 1027 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 1057 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 1087 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 1117 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 1147 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 1177 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 1207 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 37 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 67 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 97 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 127 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 157 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 187 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 217 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 247 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 277 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 307 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 337 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 367 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 397 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 427 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 457 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 487 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 517 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 547 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 577 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 607 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 637 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 667 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 697 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 727 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 757 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 787 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 817 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 847 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 877 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 907 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 937 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 967 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 997 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 1027 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 1057 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 1087 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 1117 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 1147 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 1177 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/altsyncram_r3i1.tdf" 1207 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081157761 "|PD_ASP_TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a39"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1717081157761 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1717081157761 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "401 " "401 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1717081158063 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717081158246 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717081158246 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081158312 "|PD_ASP_TopLevel|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "correlation\[0\] " "No output dependent on input pin \"correlation\[0\]\"" {  } { { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081158312 "|PD_ASP_TopLevel|correlation[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "correlation\[1\] " "No output dependent on input pin \"correlation\[1\]\"" {  } { { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081158312 "|PD_ASP_TopLevel|correlation[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "correlation\[2\] " "No output dependent on input pin \"correlation\[2\]\"" {  } { { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081158312 "|PD_ASP_TopLevel|correlation[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "correlation\[3\] " "No output dependent on input pin \"correlation\[3\]\"" {  } { { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081158312 "|PD_ASP_TopLevel|correlation[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "correlation\[4\] " "No output dependent on input pin \"correlation\[4\]\"" {  } { { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081158312 "|PD_ASP_TopLevel|correlation[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "correlation\[5\] " "No output dependent on input pin \"correlation\[5\]\"" {  } { { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081158312 "|PD_ASP_TopLevel|correlation[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "correlation\[6\] " "No output dependent on input pin \"correlation\[6\]\"" {  } { { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081158312 "|PD_ASP_TopLevel|correlation[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "correlation\[7\] " "No output dependent on input pin \"correlation\[7\]\"" {  } { { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081158312 "|PD_ASP_TopLevel|correlation[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "correlation\[8\] " "No output dependent on input pin \"correlation\[8\]\"" {  } { { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081158312 "|PD_ASP_TopLevel|correlation[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "correlation\[9\] " "No output dependent on input pin \"correlation\[9\]\"" {  } { { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081158312 "|PD_ASP_TopLevel|correlation[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "correlation\[10\] " "No output dependent on input pin \"correlation\[10\]\"" {  } { { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081158312 "|PD_ASP_TopLevel|correlation[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "correlation\[11\] " "No output dependent on input pin \"correlation\[11\]\"" {  } { { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081158312 "|PD_ASP_TopLevel|correlation[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "correlation\[12\] " "No output dependent on input pin \"correlation\[12\]\"" {  } { { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081158312 "|PD_ASP_TopLevel|correlation[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "correlation\[13\] " "No output dependent on input pin \"correlation\[13\]\"" {  } { { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081158312 "|PD_ASP_TopLevel|correlation[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "correlation\[14\] " "No output dependent on input pin \"correlation\[14\]\"" {  } { { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081158312 "|PD_ASP_TopLevel|correlation[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "correlation\[15\] " "No output dependent on input pin \"correlation\[15\]\"" {  } { { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081158312 "|PD_ASP_TopLevel|correlation[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enable_config " "No output dependent on input pin \"enable_config\"" {  } { { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081158312 "|PD_ASP_TopLevel|enable_config"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flag " "No output dependent on input pin \"flag\"" {  } { { "PD_ASP_TopLevel.vhd" "" { Text "C:/Users/brian/Documents/HMPSoC/PD-ASP/PD_ASP_TopLevel.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717081158312 "|PD_ASP_TopLevel|flag"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1717081158312 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717081158313 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717081158313 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717081158313 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 188 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 188 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717081158342 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 02:59:18 2024 " "Processing ended: Fri May 31 02:59:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717081158342 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717081158342 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717081158342 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717081158342 ""}
