[06/01 14:08:24      0s] 
[06/01 14:08:24      0s] Cadence Innovus(TM) Implementation System.
[06/01 14:08:24      0s] Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
[06/01 14:08:24      0s] 
[06/01 14:08:24      0s] Version:	v19.11-s128_1, built Tue Aug 20 20:54:34 PDT 2019
[06/01 14:08:24      0s] Options:	
[06/01 14:08:24      0s] Date:		Tue Jun  1 14:08:24 2021
[06/01 14:08:24      0s] Host:		portatil (x86_64 w/Linux 3.10.0-1127.13.1.el7.x86_64) (1core*4cpus*Intel(R) Core(TM) i7-7700 CPU @ 3.60GHz 8192KB)
[06/01 14:08:24      0s] OS:		CentOS Linux release 7.8.2003 (Core)
[06/01 14:08:24      0s] 
[06/01 14:08:24      0s] License:
[06/01 14:08:24      0s] 		invs	Innovus Implementation System	19.1	checkout succeeded
[06/01 14:08:24      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[06/01 14:08:33      8s] @(#)CDS: Innovus v19.11-s128_1 (64bit) 08/20/2019 20:54 (Linux 2.6.32-431.11.2.el6.x86_64)
[06/01 14:08:33      8s] @(#)CDS: NanoRoute 19.11-s128_1 NR190815-2055/19_11-UB (database version 18.20, 469.7.1) {superthreading v1.51}
[06/01 14:08:33      8s] @(#)CDS: AAE 19.11-s034 (64bit) 08/20/2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[06/01 14:08:33      8s] @(#)CDS: CTE 19.11-s040_1 () Aug  1 2019 08:53:57 ( )
[06/01 14:08:33      8s] @(#)CDS: SYNTECH 19.11-e010_1 () Jul 15 2019 20:31:02 ( )
[06/01 14:08:33      8s] @(#)CDS: CPE v19.11-s006
[06/01 14:08:33      8s] @(#)CDS: IQuantus/TQuantus 19.1.2-s245 (64bit) Thu Aug 1 10:22:01 PDT 2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[06/01 14:08:33      8s] @(#)CDS: OA 22.60-p020 Mon May 13 19:21:36 2019
[06/01 14:08:33      8s] @(#)CDS: SGN 18.10-d003 (18-Jul-2018) (64 bit executable, Qt5.9.1)
[06/01 14:08:33      8s] @(#)CDS: RCDB 11.14.18
[06/01 14:08:33      8s] @(#)CDS: STYLUS 19.10-s008_1 (06/27/2019 02:55 PDT)
[06/01 14:08:33      8s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_17768_portatil_cadence_L5EsbY.

[06/01 14:08:33      8s] Change the soft stacksize limit to 0.2%RAM (84 mbytes). Set global soft_stack_size_limit to change the value.
[06/01 14:08:34      9s] 
[06/01 14:08:34      9s] **INFO:  MMMC transition support version v31-84 
[06/01 14:08:34      9s] 
[06/01 14:08:34      9s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[06/01 14:08:34      9s] <CMD> suppressMessage ENCEXT-2799
[06/01 14:08:34      9s] <CMD> getVersion
[06/01 14:08:35      9s] [INFO] Loading PVS 19.10 fill procedures
[06/01 14:08:35      9s] <CMD> win
[06/01 14:08:45     11s] <CMD> set ::DelayCal::PersistentAaeDataExist 1
[06/01 14:08:45     11s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[06/01 14:08:45     11s] <CMD> set _timing_enable_backward_compatible_parallel_arcs 0
[06/01 14:08:45     11s] <CMD> set conf_qxconf_file NULL
[06/01 14:08:45     11s] <CMD> set conf_qxlib_file NULL
[06/01 14:08:45     11s] <CMD> set dbgDualViewAwareXTree 1
[06/01 14:08:45     11s] <CMD> set dbgSupportPGTermUdm 1
[06/01 14:08:45     11s] <CMD> set dcgHonorSignalNetNDR 1
[06/01 14:08:45     11s] <CMD> set defHierChar /
[06/01 14:08:45     11s] Set Default Input Pin Transition as 0.1 ps.
[06/01 14:08:45     11s] <CMD> set delaycal_input_transition_delay 0.1ps
[06/01 14:08:45     11s] <CMD> set distributed_client_message_echo 1
[06/01 14:08:45     11s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[06/01 14:08:45     11s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[06/01 14:08:45     11s] <CMD> set enc_enable_print_mode_command_reset_options 1
[06/01 14:08:45     11s] <CMD> set floorplan_default_site CORE12T
[06/01 14:08:45     11s] <CMD> set fpIsMaxIoHeight 0
[06/01 14:08:45     11s] <CMD> set init_design_settop 0
[06/01 14:08:45     11s] <CMD> set init_gnd_net {gnd gnde gnds}
[06/01 14:08:45     11s] <CMD> set init_lef_file {/usr/local/cmos28fdsoi_12/Foundation_Cadence_TechnoKit_cmos028FDSOI_6U1x_2T8x_LB/3.3-04/LEF/technology.lef /usr/local/cmos28fdsoi_12/Foundation_Cadence_TechnoKit_cmos028FDSOI_6U1x_2T8x_LB/3.3-04/LEF/viarule_generate.lef /usr/local/cmos28fdsoi_12/Foundation_Cadence_TechnoKit_cmos028FDSOI_6U1x_2T8x_LB/3.3-04/LEF/sites.lef /usr/local/cmos28fdsoi_12/C28SOI_SC_12_CORE_LR/5.1-05.81/CADENCE/LEF/C28SOI_SC_12_CORE_LR_soc.lef /usr/local/cmos28fdsoi_12/C28SOI_SC_12_CLK_LR/5.1-06.81/CADENCE/LEF/C28SOI_SC_12_CLK_LR_soc.lef /usr/local/cmos28fdsoi_12/C28SOI_IO_BUMP_6U1X2T8XLB/7.0-01/CADENCE/LEF/C28SOI_IO_BUMP_6U1X2T8XLB_soc.lef /usr/local/cmos28fdsoi_12/C28SOI_IO_EXT_ALLF_CORESUPPLY_EG_6U1X2T8XLB/7.1-00.82/CADENCE/LEF/C28SOI_IO_EXT_ALLF_CORESUPPLY_EG_soc.lef /usr/local/cmos28fdsoi_12/C28SOI_IO_EXT_CSF_BASIC_EG_6U1X2T8XLB/7.0-03.82/CADENCE/LEF/C28SOI_IO_EXT_CSF_BASIC_EG_soc.lef /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/CADENCE/LEF/C28SOI_SC_12_PR_LR_soc.lef /usr/local/cmos28fdsoi_12/C28SOI_IO_EXT_ALLF_FBBRBB_SUBSTRATEBIAS_LR_EG_6U1X2T8XLB/7.0-00.82/CADENCE/LEF/C28SOI_IO_EXT_ALLF_FBBRBB_SUBSTRATEBIAS_LR_EG_soc.lef /home/cadence/TFG2020-21_RISC-V/mem/C28SOI_SPHD_HIPERF_Tl_210506/4.6.a-00.00/LEF/SPHD_HIPERF_Tl_210506.lef}
[06/01 14:08:45     11s] <CMD> set init_mmmc_file swerv_wrapper.view
[06/01 14:08:45     11s] <CMD> set init_oa_search_lib {}
[06/01 14:08:45     11s] <CMD> set init_original_verilog_files ../../syn/netNoLimpio/myNetlistOpt_postTIE.v
[06/01 14:08:45     11s] <CMD> set init_pwr_net {vdd vdde vdds}
[06/01 14:08:45     11s] <CMD> set init_verilog ../../syn/netNoLimpio/myNetlistOpt_postTIE.v
[06/01 14:08:45     11s] <CMD> set latch_time_borrow_mode max_borrow
[06/01 14:08:45     11s] <CMD> set metric_page_cfg_format {html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_setup_pba {!!map {type {!!str header} title {!!str {Setup (PBA) Timing}}}}}} {!!map {setup_tns_histogram_pba {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.pba.histogram} title {!!str {Setup (PBA) TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram_pba {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.pba.histogram.views} title {!!str {Setup (PBA) TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.cputime} title {!!str CPU}}}}}}}}}}}}}}}}}
[06/01 14:08:45     11s] <CMD> set pegDefaultResScaleFactor 1
[06/01 14:08:45     11s] <CMD> set pegDetailResScaleFactor 1
[06/01 14:08:45     11s] <CMD> set pegEnableDualViewForTQuantus 1
[06/01 14:08:45     11s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[06/01 14:08:45     11s] <CMD> set spgLimitedSearchRadius 1
[06/01 14:08:45     11s] <CMD> set spgTweakSwapNumGroup 4
[06/01 14:08:45     11s] <CMD> set spgUnflattenIlmInCheckPlace 2
[06/01 14:08:45     11s] <CMD> set timing_allow_input_delay_on_clock_source 1
[06/01 14:08:45     11s] <CMD> set timing_cppr_transition_sense same_transition_expanded
[06/01 14:08:45     11s] <CMD> set timing_disable_library_data_to_data_checks 1
[06/01 14:08:45     11s] <CMD> set timing_disable_user_data_to_data_checks 1
[06/01 14:08:45     11s] **WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/01 14:08:45     11s] <CMD> suppressMessage -silent GLOBAL-100
[06/01 14:08:45     11s] <CMD> unsuppressMessage -silent GLOBAL-100
[06/01 14:08:45     11s] **WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/01 14:08:45     11s] <CMD> suppressMessage -silent GLOBAL-100
[06/01 14:08:45     11s] <CMD> unsuppressMessage -silent GLOBAL-100
[06/01 14:08:45     11s] <CMD> set timing_enable_default_delay_arc 1
[06/01 14:08:45     11s] <CMD> set timing_enable_latch_borrow_mode_for_si_snalysis 1
[06/01 14:08:45     11s] <CMD> set timing_enable_pessimistic_cppr_for_reconvergent_clock_paths 1
[06/01 14:08:45     11s] <CMD> set timing_enable_power_ground_constants 1
[06/01 14:08:45     11s] <CMD> set timing_use_latch_early_launch_edge 0
[06/01 14:08:47     11s] <CMD> init_design
[06/01 14:08:47     11s] #% Begin Load MMMC data ... (date=06/01 14:08:47, mem=534.2M)
[06/01 14:08:47     11s] #% End Load MMMC data ... (date=06/01 14:08:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=534.4M, current mem=534.4M)
[06/01 14:08:47     11s] 
[06/01 14:08:47     11s] Loading LEF file /usr/local/cmos28fdsoi_12/Foundation_Cadence_TechnoKit_cmos028FDSOI_6U1x_2T8x_LB/3.3-04/LEF/technology.lef ...
[06/01 14:08:47     11s] **WARN: (IMPLF-122):	The direction of the layer 'IA' is the same as
[06/01 14:08:47     11s] the previous routing layer. Make sure this is on purpose or correct
[06/01 14:08:47     11s] the direction of the layer. In most cases, the routing layers
[06/01 14:08:47     11s] alternate in direction between HORIZONTAL and VERTICAL.
[06/01 14:08:47     11s] 
[06/01 14:08:47     11s] Loading LEF file /usr/local/cmos28fdsoi_12/Foundation_Cadence_TechnoKit_cmos028FDSOI_6U1x_2T8x_LB/3.3-04/LEF/viarule_generate.lef ...
[06/01 14:08:47     11s] 
[06/01 14:08:47     11s] Loading LEF file /usr/local/cmos28fdsoi_12/Foundation_Cadence_TechnoKit_cmos028FDSOI_6U1x_2T8x_LB/3.3-04/LEF/sites.lef ...
[06/01 14:08:47     11s] 
[06/01 14:08:47     11s] Loading LEF file /usr/local/cmos28fdsoi_12/C28SOI_SC_12_CORE_LR/5.1-05.81/CADENCE/LEF/C28SOI_SC_12_CORE_LR_soc.lef ...
[06/01 14:08:47     11s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[06/01 14:08:47     11s] The LEF parser will ignore this statement.
[06/01 14:08:47     11s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /usr/local/cmos28fdsoi_12/C28SOI_SC_12_CORE_LR/5.1-05.81/CADENCE/LEF/C28SOI_SC_12_CORE_LR_soc.lef at line 2.
[06/01 14:08:47     11s] Set DBUPerIGU to M1 pitch 136.
[06/01 14:08:47     12s] 
[06/01 14:08:47     12s] Loading LEF file /usr/local/cmos28fdsoi_12/C28SOI_SC_12_CLK_LR/5.1-06.81/CADENCE/LEF/C28SOI_SC_12_CLK_LR_soc.lef ...
[06/01 14:08:47     12s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[06/01 14:08:47     12s] The LEF parser will ignore this statement.
[06/01 14:08:47     12s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /usr/local/cmos28fdsoi_12/C28SOI_SC_12_CLK_LR/5.1-06.81/CADENCE/LEF/C28SOI_SC_12_CLK_LR_soc.lef at line 2.
[06/01 14:08:47     12s] 
[06/01 14:08:47     12s] Loading LEF file /usr/local/cmos28fdsoi_12/C28SOI_IO_BUMP_6U1X2T8XLB/7.0-01/CADENCE/LEF/C28SOI_IO_BUMP_6U1X2T8XLB_soc.lef ...
[06/01 14:08:47     12s] 
[06/01 14:08:47     12s] Loading LEF file /usr/local/cmos28fdsoi_12/C28SOI_IO_EXT_ALLF_CORESUPPLY_EG_6U1X2T8XLB/7.1-00.82/CADENCE/LEF/C28SOI_IO_EXT_ALLF_CORESUPPLY_EG_soc.lef ...
[06/01 14:08:47     12s] 
[06/01 14:08:47     12s] Loading LEF file /usr/local/cmos28fdsoi_12/C28SOI_IO_EXT_CSF_BASIC_EG_6U1X2T8XLB/7.0-03.82/CADENCE/LEF/C28SOI_IO_EXT_CSF_BASIC_EG_soc.lef ...
[06/01 14:08:48     12s] 
[06/01 14:08:48     12s] Loading LEF file /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/CADENCE/LEF/C28SOI_SC_12_PR_LR_soc.lef ...
[06/01 14:08:48     12s] 
[06/01 14:08:48     12s] Loading LEF file /usr/local/cmos28fdsoi_12/C28SOI_IO_EXT_ALLF_FBBRBB_SUBSTRATEBIAS_LR_EG_6U1X2T8XLB/7.0-00.82/CADENCE/LEF/C28SOI_IO_EXT_ALLF_FBBRBB_SUBSTRATEBIAS_LR_EG_soc.lef ...
[06/01 14:08:48     12s] 
[06/01 14:08:48     12s] Loading LEF file /home/cadence/TFG2020-21_RISC-V/mem/C28SOI_SPHD_HIPERF_Tl_210506/4.6.a-00.00/LEF/SPHD_HIPERF_Tl_210506.lef ...
[06/01 14:08:48     12s] **WARN: (IMPLF-201):	Pin 'ASRCN[0]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/01 14:08:48     12s] Type 'man IMPLF-201' for more detail.
[06/01 14:08:48     12s] **WARN: (IMPLF-200):	Pin 'ASRCN[0]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/01 14:08:48     12s] Type 'man IMPLF-200' for more detail.
[06/01 14:08:48     12s] **WARN: (IMPLF-201):	Pin 'ASRCN[1]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/01 14:08:48     12s] Type 'man IMPLF-201' for more detail.
[06/01 14:08:48     12s] **WARN: (IMPLF-200):	Pin 'ASRCN[1]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/01 14:08:48     12s] Type 'man IMPLF-200' for more detail.
[06/01 14:08:48     12s] **WARN: (IMPLF-201):	Pin 'ASRCN[2]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/01 14:08:48     12s] Type 'man IMPLF-201' for more detail.
[06/01 14:08:48     12s] **WARN: (IMPLF-200):	Pin 'ASRCN[2]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/01 14:08:48     12s] Type 'man IMPLF-200' for more detail.
[06/01 14:08:48     12s] **WARN: (IMPLF-201):	Pin 'ASRCN[3]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/01 14:08:48     12s] Type 'man IMPLF-201' for more detail.
[06/01 14:08:48     12s] **WARN: (IMPLF-200):	Pin 'ASRCN[3]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/01 14:08:48     12s] Type 'man IMPLF-200' for more detail.
[06/01 14:08:48     12s] **WARN: (IMPLF-201):	Pin 'ASRCN[4]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/01 14:08:48     12s] Type 'man IMPLF-201' for more detail.
[06/01 14:08:48     12s] **WARN: (IMPLF-200):	Pin 'ASRCN[4]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/01 14:08:48     12s] Type 'man IMPLF-200' for more detail.
[06/01 14:08:48     12s] **WARN: (IMPLF-201):	Pin 'ASRCN[5]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/01 14:08:48     12s] Type 'man IMPLF-201' for more detail.
[06/01 14:08:48     12s] **WARN: (IMPLF-200):	Pin 'ASRCN[5]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/01 14:08:48     12s] Type 'man IMPLF-200' for more detail.
[06/01 14:08:48     12s] **WARN: (IMPLF-201):	Pin 'ASRCN[6]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/01 14:08:48     12s] Type 'man IMPLF-201' for more detail.
[06/01 14:08:48     12s] **WARN: (IMPLF-200):	Pin 'ASRCN[6]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/01 14:08:48     12s] Type 'man IMPLF-200' for more detail.
[06/01 14:08:48     12s] **WARN: (IMPLF-201):	Pin 'ASRCP[0]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/01 14:08:48     12s] Type 'man IMPLF-201' for more detail.
[06/01 14:08:48     12s] **WARN: (IMPLF-200):	Pin 'ASRCP[0]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/01 14:08:48     12s] Type 'man IMPLF-200' for more detail.
[06/01 14:08:48     12s] **WARN: (IMPLF-201):	Pin 'ASRCP[1]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/01 14:08:48     12s] Type 'man IMPLF-201' for more detail.
[06/01 14:08:48     12s] **WARN: (IMPLF-200):	Pin 'ASRCP[1]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/01 14:08:48     12s] Type 'man IMPLF-200' for more detail.
[06/01 14:08:48     12s] **WARN: (IMPLF-201):	Pin 'ASRCP[2]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/01 14:08:48     12s] Type 'man IMPLF-201' for more detail.
[06/01 14:08:48     12s] **WARN: (IMPLF-200):	Pin 'ASRCP[2]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/01 14:08:48     12s] Type 'man IMPLF-200' for more detail.
[06/01 14:08:48     12s] **WARN: (IMPLF-201):	Pin 'ASRCP[3]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/01 14:08:48     12s] Type 'man IMPLF-201' for more detail.
[06/01 14:08:48     12s] **WARN: (IMPLF-200):	Pin 'ASRCP[3]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/01 14:08:48     12s] Type 'man IMPLF-200' for more detail.
[06/01 14:08:48     12s] **WARN: (IMPLF-201):	Pin 'ASRCP[4]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/01 14:08:48     12s] Type 'man IMPLF-201' for more detail.
[06/01 14:08:48     12s] **WARN: (IMPLF-200):	Pin 'ASRCP[4]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/01 14:08:48     12s] Type 'man IMPLF-200' for more detail.
[06/01 14:08:48     12s] **WARN: (IMPLF-201):	Pin 'ASRCP[5]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/01 14:08:48     12s] Type 'man IMPLF-201' for more detail.
[06/01 14:08:48     12s] **WARN: (IMPLF-200):	Pin 'ASRCP[5]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/01 14:08:48     12s] Type 'man IMPLF-200' for more detail.
[06/01 14:08:48     12s] **WARN: (IMPLF-201):	Pin 'ASRCP[6]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/01 14:08:48     12s] Type 'man IMPLF-201' for more detail.
[06/01 14:08:48     12s] **WARN: (IMPLF-200):	Pin 'ASRCP[6]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/01 14:08:48     12s] Type 'man IMPLF-200' for more detail.
[06/01 14:08:48     12s] **WARN: (IMPLF-201):	Pin 'REFIOA' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/01 14:08:48     12s] Type 'man IMPLF-201' for more detail.
[06/01 14:08:48     12s] **WARN: (IMPLF-200):	Pin 'REFIOA' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/01 14:08:48     12s] Type 'man IMPLF-200' for more detail.
[06/01 14:08:48     12s] **WARN: (IMPLF-201):	Pin 'REFIOB' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/01 14:08:48     12s] Type 'man IMPLF-201' for more detail.
[06/01 14:08:48     12s] **WARN: (IMPLF-200):	Pin 'REFIOB' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/01 14:08:48     12s] Type 'man IMPLF-200' for more detail.
[06/01 14:08:48     12s] **WARN: (IMPLF-201):	Pin 'ASRCN[0]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_CL_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/01 14:08:48     12s] Type 'man IMPLF-201' for more detail.
[06/01 14:08:48     12s] **WARN: (IMPLF-200):	Pin 'ASRCN[0]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_CL_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/01 14:08:48     12s] Type 'man IMPLF-200' for more detail.
[06/01 14:08:48     12s] **WARN: (IMPLF-201):	Pin 'ASRCN[1]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_CL_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/01 14:08:48     12s] Type 'man IMPLF-201' for more detail.
[06/01 14:08:48     12s] **WARN: (IMPLF-200):	Pin 'ASRCN[1]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_CL_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/01 14:08:48     12s] Type 'man IMPLF-200' for more detail.
[06/01 14:08:48     12s] **WARN: (IMPLF-201):	Pin 'ASRCN[2]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_CL_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/01 14:08:48     12s] Type 'man IMPLF-201' for more detail.
[06/01 14:08:48     12s] **WARN: (IMPLF-200):	Pin 'ASRCN[2]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_CL_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/01 14:08:48     12s] Type 'man IMPLF-200' for more detail.
[06/01 14:08:48     12s] **WARN: (IMPLF-201):	Pin 'ASRCN[3]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_CL_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/01 14:08:48     12s] Type 'man IMPLF-201' for more detail.
[06/01 14:08:48     12s] **WARN: (IMPLF-200):	Pin 'ASRCN[3]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_CL_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/01 14:08:48     12s] Type 'man IMPLF-200' for more detail.
[06/01 14:08:48     12s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[06/01 14:08:48     12s] To increase the message display limit, refer to the product command reference manual.
[06/01 14:08:48     12s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[06/01 14:08:48     12s] To increase the message display limit, refer to the product command reference manual.
[06/01 14:08:48     12s] 
[06/01 14:08:48     12s] viaInitial starts at Tue Jun  1 14:08:48 2021
viaInitial ends at Tue Jun  1 14:08:48 2021

##  Check design process and node:  
##  Both design process and tech node are not set.

[06/01 14:08:48     12s] Loading view definition file from swerv_wrapper.view
[06/01 14:08:48     12s] Reading nominal_library_set timing library '/usr/local/cmos28fdsoi_12/C28SOI_SC_12_CLK_LR/5.1-06.81/libs/C28SOI_SC_12_CLK_LR_tt28_1.00V_25C.lib.gz' ...
[06/01 14:08:48     13s] Read 332 cells in library 'C28SOI_SC_12_CLK_LR' 
[06/01 14:08:48     13s] Reading nominal_library_set timing library '/usr/local/cmos28fdsoi_12/C28SOI_SC_12_CORE_LR/5.1-05.81/libs/C28SOI_SC_12_CORE_LR_tt28_0.95V_25C.lib.gz' ...
[06/01 14:08:50     14s] Read 383 cells in library 'C28SOI_SC_12_CORE_LR' 
[06/01 14:08:50     14s] Reading nominal_library_set timing library '/usr/local/cmos28fdsoi_12/C28SOI_IO_EXT_CSF_BASIC_EG_6U1X2T8XLB/7.0-03.82/libs/C28SOI_IO_EXT_CSF_BASIC_EG_tt28_1.00V_1.80V_25C.lib.gz' ...
[06/01 14:08:50     14s] Read 82 cells in library 'C28SOI_IO_EXT_CSF_BASIC_EG' 
[06/01 14:08:50     14s] Reading nominal_library_set timing library '/usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz' ...
[06/01 14:08:50     14s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERPFOP8'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/01 14:08:50     14s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERPFOP64'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/01 14:08:50     14s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERPFOP4'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/01 14:08:50     14s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERPFOP32'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/01 14:08:50     14s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERPFOP2'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/01 14:08:50     14s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERPFOP16'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/01 14:08:50     14s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERFLPCHKAE8'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/01 14:08:50     14s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERFLPCHKAE64'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/01 14:08:50     14s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERFLPCHKAE4'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/01 14:08:50     14s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERFLPCHKAE32'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/01 14:08:50     14s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERFLPCHKAE2'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/01 14:08:50     14s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERFLPCHKAE16'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/01 14:08:50     14s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_DECAPXT8'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/01 14:08:50     14s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_DECAPXT64'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/01 14:08:50     14s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_DECAPXT4'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/01 14:08:50     14s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_DECAPXT32'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/01 14:08:50     14s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_DECAPXT16'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/01 14:08:50     14s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_ANTPROTGVFILLERSNPW8'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/01 14:08:50     14s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LRF_DECAPXT8'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/01 14:08:50     14s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LRF_DECAPXT64'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/01 14:08:50     14s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[06/01 14:08:50     14s] Read 32 cells in library 'C28SOI_SC_12_PR_LR' 
[06/01 14:08:50     14s] Reading nominal_library_set timing library '/home/cadence/TFG2020-21_RISC-V/mem/C28SOI_SPHD_HIPERF_Tl_210506/4.6.a-00.00/libs/SPHD_HIPERF_Tl_210506_tt28_0.90V_0.90V_25C_nominal.lib' ...
[06/01 14:08:50     14s] Read 3 cells in library 'SPHD_HIPERF_Tl_210506' 
[06/01 14:08:50     14s] *** End library_loading (cpu=0.04min, real=0.03min, mem=35.0M, fe_cpu=0.25min, fe_real=0.43min, fe_mem=716.3M) ***
[06/01 14:08:50     14s] #% Begin Load netlist data ... (date=06/01 14:08:50, mem=577.4M)
[06/01 14:08:50     14s] *** Begin netlist parsing (mem=716.3M) ***
[06/01 14:08:50     14s] Created 832 new cells from 5 timing libraries.
[06/01 14:08:50     14s] Reading netlist ...
[06/01 14:08:50     14s] Backslashed names will retain backslash and a trailing blank character.
[06/01 14:08:50     15s] Reading verilog netlist '../../syn/netNoLimpio/myNetlistOpt_postTIE.v'
[06/01 14:08:50     15s] 
[06/01 14:08:50     15s] *** Memory Usage v#1 (Current mem = 746.262M, initial mem = 256.801M) ***
[06/01 14:08:50     15s] *** End netlist parsing (cpu=0:00:00.5, real=0:00:00.0, mem=746.3M) ***
[06/01 14:08:50     15s] #% End Load netlist data ... (date=06/01 14:08:50, total cpu=0:00:00.5, real=0:00:00.0, peak res=627.8M, current mem=627.8M)
[06/01 14:08:50     15s] Top level cell is swerv_wrapper.
[06/01 14:08:51     15s] Hooked 832 DB cells to tlib cells.
[06/01 14:08:51     15s] Starting recursive module instantiation check.
[06/01 14:08:51     15s] No recursion found.
[06/01 14:08:51     15s] Building hierarchical netlist for Cell swerv_wrapper ...
[06/01 14:08:51     15s] *** Netlist is unique.
[06/01 14:08:51     15s] Setting Std. cell height to 1200 DBU (smallest netlist inst).
[06/01 14:08:51     15s] ** info: there are 1120 modules.
[06/01 14:08:51     15s] ** info: there are 66903 stdCell insts.
[06/01 14:08:51     15s] ** info: there are 1416 Pad insts.
[06/01 14:08:51     15s] ** info: there are 28 macros.
[06/01 14:08:51     15s] 
[06/01 14:08:51     15s] *** Memory Usage v#1 (Current mem = 835.688M, initial mem = 256.801M) ***
[06/01 14:08:51     15s] Initializing I/O assignment ...
[06/01 14:08:51     16s] Adjusting Core to Left to: 0.0480.
[06/01 14:08:51     16s] **WARN: (IMPFP-3961):	The techSite 'CORE12TEG_DV' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/01 14:08:51     16s] Type 'man IMPFP-3961' for more detail.
[06/01 14:08:51     16s] **WARN: (IMPFP-3961):	The techSite 'CORE12TEG' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/01 14:08:51     16s] Type 'man IMPFP-3961' for more detail.
[06/01 14:08:51     16s] **WARN: (IMPFP-3961):	The techSite 'SITE_IO_92800' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/01 14:08:51     16s] Type 'man IMPFP-3961' for more detail.
[06/01 14:08:51     16s] **WARN: (IMPFP-3961):	The techSite 'SITE_IO_95800' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/01 14:08:51     16s] Type 'man IMPFP-3961' for more detail.
[06/01 14:08:51     16s] **WARN: (IMPFP-3961):	The techSite 'SITE_IO_3000' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/01 14:08:51     16s] Type 'man IMPFP-3961' for more detail.
[06/01 14:08:51     16s] **WARN: (IMPFP-3961):	The techSite 'SITE_IO_186600' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/01 14:08:51     16s] Type 'man IMPFP-3961' for more detail.
[06/01 14:08:51     16s] **WARN: (IMPFP-3961):	The techSite 'SITE_IO_80000' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/01 14:08:51     16s] Type 'man IMPFP-3961' for more detail.
[06/01 14:08:51     16s] **WARN: (IMPFP-3961):	The techSite 'SITE_IO_125800' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/01 14:08:51     16s] Type 'man IMPFP-3961' for more detail.
[06/01 14:08:51     16s] **WARN: (IMPFP-3961):	The techSite 'SITE_IO_95000' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/01 14:08:51     16s] Type 'man IMPFP-3961' for more detail.
[06/01 14:08:51     16s] **WARN: (IMPFP-3961):	The techSite 'SITE_IO_110500' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/01 14:08:51     16s] Type 'man IMPFP-3961' for more detail.
[06/01 14:08:51     16s] **WARN: (IMPFP-3961):	The techSite 'SITE_IO_93800' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/01 14:08:51     16s] Type 'man IMPFP-3961' for more detail.
[06/01 14:08:51     16s] **WARN: (IMPFP-3961):	The techSite 'SITE_IO_184600' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/01 14:08:51     16s] Type 'man IMPFP-3961' for more detail.
[06/01 14:08:51     16s] **WARN: (IMPFP-3961):	The techSite 'SITE_IO_90800' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/01 14:08:51     16s] Type 'man IMPFP-3961' for more detail.
[06/01 14:08:51     16s] **WARN: (IMPFP-3961):	The techSite 'COREECO8T' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/01 14:08:51     16s] Type 'man IMPFP-3961' for more detail.
[06/01 14:08:51     16s] **WARN: (IMPFP-3961):	The techSite 'COREECO12T' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/01 14:08:51     16s] Type 'man IMPFP-3961' for more detail.
[06/01 14:08:51     16s] **WARN: (IMPFP-3961):	The techSite 'CORE16TEG_DG' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/01 14:08:51     16s] Type 'man IMPFP-3961' for more detail.
[06/01 14:08:51     16s] **WARN: (IMPFP-3961):	The techSite 'CORE16TEG_DV' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/01 14:08:51     16s] Type 'man IMPFP-3961' for more detail.
[06/01 14:08:51     16s] **WARN: (IMPFP-3961):	The techSite 'CORE16TEG' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/01 14:08:51     16s] Type 'man IMPFP-3961' for more detail.
[06/01 14:08:51     16s] **WARN: (IMPFP-3961):	The techSite 'CORE16T' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/01 14:08:51     16s] Type 'man IMPFP-3961' for more detail.
[06/01 14:08:51     16s] **WARN: (IMPFP-3961):	The techSite 'CORE12T_NG' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/01 14:08:51     16s] Type 'man IMPFP-3961' for more detail.
[06/01 14:08:51     16s] **WARN: (EMS-27):	Message (IMPFP-3961) has exceeded the current message display limit of 20.
[06/01 14:08:51     16s] To increase the message display limit, refer to the product command reference manual.
[06/01 14:08:51     16s] 
[06/01 14:08:51     16s] Honor LEF defined pitches for advanced node
[06/01 14:08:51     16s] Set Default Net Delay as 1000 ps.
[06/01 14:08:51     16s] Set Default Net Load as 0.5 pF. 
[06/01 14:08:51     16s] Set Default Input Pin Transition as 0.1 ps.
[06/01 14:08:51     16s] Extraction setup Started 
[06/01 14:08:51     16s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[06/01 14:08:51     16s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[06/01 14:08:52     17s] Generating auto layer map file.
[06/01 14:08:52     17s] Restore PreRoute Pattern Extraction data failed.
[06/01 14:08:52     17s] Importing multi-corner technology file(s) for preRoute extraction...
[06/01 14:08:52     17s] /usr/local/cmos28fdsoi_12/Foundation_Cadence_TechnoKit_cmos028FDSOI_6U1x_2T8x_LB/3.3-04/QRC_TECHFILE/nominal/qrcTechFile
[06/01 14:08:53     17s] Generating auto layer map file.
[06/01 14:08:56     20s] Completed (cpu: 0:00:04.1 real: 0:00:05.0)
[06/01 14:08:56     20s] Set Shrink Factor to 0.90000 (from technology file)
[06/01 14:08:56     20s] Summary of Active RC-Corners : 
[06/01 14:08:56     20s]  
[06/01 14:08:56     20s]  Analysis View: nominal_analysis_view
[06/01 14:08:56     20s]     RC-Corner Name        : nominal_rc_corner
[06/01 14:08:56     20s]     RC-Corner Index       : 0
[06/01 14:08:56     20s]     RC-Corner Temperature : 25 Celsius
[06/01 14:08:56     20s]     RC-Corner Cap Table   : ''
[06/01 14:08:56     20s]     RC-Corner PreRoute Res Factor         : 1
[06/01 14:08:56     20s]     RC-Corner PreRoute Cap Factor         : 1
[06/01 14:08:56     20s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/01 14:08:56     20s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/01 14:08:56     20s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/01 14:08:56     20s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[06/01 14:08:56     20s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[06/01 14:08:56     20s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/01 14:08:56     20s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/01 14:08:56     20s]     RC-Corner Technology file: '/usr/local/cmos28fdsoi_12/Foundation_Cadence_TechnoKit_cmos028FDSOI_6U1x_2T8x_LB/3.3-04/QRC_TECHFILE/nominal/qrcTechFile'
[06/01 14:08:56     20s] LayerId::1 widthSet size::1
[06/01 14:08:56     20s] LayerId::2 widthSet size::1
[06/01 14:08:56     20s] LayerId::3 widthSet size::1
[06/01 14:08:56     20s] LayerId::4 widthSet size::1
[06/01 14:08:56     20s] LayerId::5 widthSet size::1
[06/01 14:08:56     20s] LayerId::6 widthSet size::1
[06/01 14:08:56     20s] LayerId::7 widthSet size::1
[06/01 14:08:56     20s] LayerId::8 widthSet size::1
[06/01 14:08:56     20s] LayerId::9 widthSet size::1
[06/01 14:08:56     20s] Updating RC grid for preRoute extraction ...
[06/01 14:08:56     20s] Initializing multi-corner resistance tables ...
[06/01 14:08:59     23s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[06/01 14:08:59     23s] *Info: initialize multi-corner CTS.
[06/01 14:08:59     23s] Reading timing constraints file 'swerv_wrapper.sdc' ...
[06/01 14:08:59     23s] Current (total cpu=0:00:23.7, real=0:00:35.0, peak res=1404.7M, current mem=1404.7M)
[06/01 14:08:59     23s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File swerv_wrapper.sdc, Line 9).
[06/01 14:08:59     23s] 
[06/01 14:08:59     23s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File swerv_wrapper.sdc, Line 10).
[06/01 14:08:59     23s] 
[06/01 14:08:59     24s] Number of path exceptions in the constraint file = 4
[06/01 14:08:59     24s] Number of paths exceptions after getting compressed = 2
[06/01 14:08:59     24s] INFO (CTE): Reading of timing constraints file swerv_wrapper.sdc completed, with 2 WARNING
[06/01 14:08:59     24s] Ending "Constraint file reading stats" (total cpu=0:00:00.4, real=0:00:00.0, peak res=1452.7M, current mem=1452.7M)
[06/01 14:08:59     24s] Current (total cpu=0:00:24.2, real=0:00:35.0, peak res=1452.7M, current mem=1452.7M)
[06/01 14:08:59     24s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[06/01 14:08:59     24s] Creating Cell Server ...(0, 1, 1, 1)
[06/01 14:08:59     24s] Summary for sequential cells identification: 
[06/01 14:08:59     24s]   Identified SBFF number: 106
[06/01 14:08:59     24s]   Identified MBFF number: 0
[06/01 14:08:59     24s]   Identified SB Latch number: 0
[06/01 14:08:59     24s]   Identified MB Latch number: 0
[06/01 14:08:59     24s]   Not identified SBFF number: 0
[06/01 14:08:59     24s]   Not identified MBFF number: 0
[06/01 14:08:59     24s]   Not identified SB Latch number: 0
[06/01 14:08:59     24s]   Not identified MB Latch number: 0
[06/01 14:08:59     24s]   Number of sequential cells which are not FFs: 84
[06/01 14:08:59     24s] Total number of combinational cells: 557
[06/01 14:08:59     24s] Total number of sequential cells: 190
[06/01 14:08:59     24s] Total number of tristate cells: 0
[06/01 14:08:59     24s] Total number of level shifter cells: 0
[06/01 14:08:59     24s] Total number of power gating cells: 0
[06/01 14:08:59     24s] Total number of isolation cells: 0
[06/01 14:08:59     24s] Total number of power switch cells: 0
[06/01 14:08:59     24s] Total number of pulse generator cells: 0
[06/01 14:08:59     24s] Total number of always on buffers: 0
[06/01 14:08:59     24s] Total number of retention cells: 0
[06/01 14:08:59     24s] List of usable buffers: C12T28SOI_LR_BFX100_P0 C12T28SOI_LR_BFX134_P0 C12T28SOI_LR_BFX16_P0 C12T28SOI_LR_BFX13_P0 C12T28SOI_LR_BFX25_P0 C12T28SOI_LR_BFX21_P0 C12T28SOI_LR_BFX29_P0 C12T28SOI_LR_BFX4_P0 C12T28SOI_LR_BFX33_P0 C12T28SOI_LR_BFX42_P0 C12T28SOI_LR_BFX50_P0 C12T28SOI_LR_BFX58_P0 C12T28SOI_LR_BFX67_P0 C12T28SOI_LR_BFX8_P0 C12T28SOI_LR_BFX6_P0 C12T28SOI_LR_BFX75_P0 C12T28SOI_LR_BFX84_P0 C12T28SOI_LR_CNBFX133_P0 C12T28SOI_LR_CNBFX133_P10 C12T28SOI_LR_CNBFX133_P16 C12T28SOI_LR_CNBFX133_P4 C12T28SOI_LR_CNBFX15_P0 C12T28SOI_LR_CNBFX15_P10 C12T28SOI_LR_CNBFX15_P4 C12T28SOI_LR_CNBFX15_P16 C12T28SOI_LR_CNBFX22_P0 C12T28SOI_LR_CNBFX22_P10 C12T28SOI_LR_CNBFX22_P4 C12T28SOI_LR_CNBFX22_P16 C12T28SOI_LR_CNBFX30_P0 C12T28SOI_LR_CNBFX30_P10 C12T28SOI_LR_CNBFX30_P4 C12T28SOI_LR_CNBFX30_P16 C12T28SOI_LR_CNBFX38_P0 C12T28SOI_LR_CNBFX38_P10 C12T28SOI_LR_CNBFX38_P4 C12T28SOI_LR_CNBFX38_P16 C12T28SOI_LR_CNBFX44_P0 C12T28SOI_LR_CNBFX44_P10 C12T28SOI_LR_CNBFX44_P16 C12T28SOI_LR_CNBFX44_P4 C12T28SOI_LR_CNBFX4_P0 C12T28SOI_LR_CNBFX4_P10 C12T28SOI_LR_CNBFX4_P4 C12T28SOI_LR_CNBFX4_P16 C12T28SOI_LR_CNBFX52_P0 C12T28SOI_LR_CNBFX52_P10 C12T28SOI_LR_CNBFX52_P4 C12T28SOI_LR_CNBFX52_P16 C12T28SOI_LR_CNBFX59_P0 C12T28SOI_LR_CNBFX59_P10 C12T28SOI_LR_CNBFX59_P4 C12T28SOI_LR_CNBFX59_P16 C12T28SOI_LR_CNBFX70_P0 C12T28SOI_LR_CNBFX70_P10 C12T28SOI_LR_CNBFX70_P16 C12T28SOI_LR_CNBFX70_P4 C12T28SOI_LR_CNBFX7_P0 C12T28SOI_LR_CNBFX7_P10 C12T28SOI_LR_CNBFX7_P4 C12T28SOI_LR_CNBFX7_P16 C12T28SOI_LR_CNBFX94_P0 C12T28SOI_LR_CNBFX94_P10 C12T28SOI_LR_CNBFX94_P16 C12T28SOI_LR_CNBFX94_P4
[06/01 14:08:59     24s] Total number of usable buffers: 65
[06/01 14:08:59     24s] List of unusable buffers:
[06/01 14:08:59     24s] Total number of unusable buffers: 0
[06/01 14:08:59     24s] List of usable inverters: C12T28SOI_LR_IVX100_P0 C12T28SOI_LR_IVX134_P0 C12T28SOI_LR_IVX17_P0 C12T28SOI_LR_IVX13_P0 C12T28SOI_LR_IVX25_P0 C12T28SOI_LR_IVX21_P0 C12T28SOI_LR_IVX29_P0 C12T28SOI_LR_IVX4_P0 C12T28SOI_LR_IVX33_P0 C12T28SOI_LR_IVX50_P0 C12T28SOI_LR_IVX58_P0 C12T28SOI_LR_IVX67_P0 C12T28SOI_LR_IVX8_P0 C12T28SOI_LR_IVX6_P0 C12T28SOI_LR_IVX75_P0 C12T28SOI_LR_IVX84_P0 C12T28SOI_LR_CNIVX133_P0 C12T28SOI_LR_CNIVX133_P10 C12T28SOI_LR_CNIVX133_P16 C12T28SOI_LR_CNIVX133_P4 C12T28SOI_LR_CNIVX16_P0 C12T28SOI_LR_CNIVX16_P10 C12T28SOI_LR_CNIVX16_P4 C12T28SOI_LR_CNIVX16_P16 C12T28SOI_LR_CNIVX23_P0 C12T28SOI_LR_CNIVX23_P10 C12T28SOI_LR_CNIVX23_P4 C12T28SOI_LR_CNIVX23_P16 C12T28SOI_LR_CNIVX31_P0 C12T28SOI_LR_CNIVX31_P10 C12T28SOI_LR_CNIVX31_P4 C12T28SOI_LR_CNIVX31_P16 C12T28SOI_LR_CNIVX39_P0 C12T28SOI_LR_CNIVX39_P10 C12T28SOI_LR_CNIVX39_P4 C12T28SOI_LR_CNIVX39_P16 C12T28SOI_LR_CNIVX47_P0 C12T28SOI_LR_CNIVX47_P10 C12T28SOI_LR_CNIVX47_P4 C12T28SOI_LR_CNIVX47_P16 C12T28SOI_LR_CNIVX55_P0 C12T28SOI_LR_CNIVX55_P10 C12T28SOI_LR_CNIVX55_P16 C12T28SOI_LR_CNIVX55_P4 C12T28SOI_LR_CNIVX5_P0 C12T28SOI_LR_CNIVX5_P10 C12T28SOI_LR_CNIVX5_P4 C12T28SOI_LR_CNIVX5_P16 C12T28SOI_LR_CNIVX61_P0 C12T28SOI_LR_CNIVX61_P10 C12T28SOI_LR_CNIVX61_P4 C12T28SOI_LR_CNIVX61_P16 C12T28SOI_LR_CNIVX70_P0 C12T28SOI_LR_CNIVX70_P10 C12T28SOI_LR_CNIVX70_P16 C12T28SOI_LR_CNIVX70_P4 C12T28SOI_LR_CNIVX8_P0 C12T28SOI_LR_CNIVX8_P10 C12T28SOI_LR_CNIVX8_P4 C12T28SOI_LR_CNIVX8_P16 C12T28SOI_LR_CNIVX94_P0 C12T28SOI_LR_CNIVX94_P10 C12T28SOI_LR_CNIVX94_P4 C12T28SOI_LR_CNIVX94_P16
[06/01 14:08:59     24s] Total number of usable inverters: 64
[06/01 14:08:59     24s] List of unusable inverters:
[06/01 14:08:59     24s] Total number of unusable inverters: 0
[06/01 14:08:59     24s] List of identified usable delay cells: C12T28SOI_LR_DLYHFM4X15_P0 C12T28SOI_LR_DLYHFM4X15_P10 C12T28SOI_LR_DLYHFM4X15_P16 C12T28SOI_LR_DLYHFM4X15_P4 C12T28SOI_LR_DLYHFM4X7_P0 C12T28SOI_LR_DLYHFM4X7_P10 C12T28SOI_LR_DLYHFM4X7_P4 C12T28SOI_LR_DLYHFM4X7_P16 C12T28SOI_LR_DLYHFM8X15_P0 C12T28SOI_LR_DLYHFM8X15_P10 C12T28SOI_LR_DLYHFM8X15_P4 C12T28SOI_LR_DLYHFM8X15_P16 C12T28SOI_LR_DLYHFM8X54_P0 C12T28SOI_LR_DLYHFM8X54_P10 C12T28SOI_LR_DLYHFM8X54_P16 C12T28SOI_LR_DLYHFM8X54_P4 C12T28SOI_LR_DLYHFM8X7_P0 C12T28SOI_LR_DLYHFM8X7_P10 C12T28SOI_LR_DLYHFM8X7_P4 C12T28SOI_LR_DLYHFM8X7_P16
[06/01 14:08:59     24s] Total number of identified usable delay cells: 20
[06/01 14:08:59     24s] List of identified unusable delay cells:
[06/01 14:08:59     24s] Total number of identified unusable delay cells: 0
[06/01 14:08:59     24s] Creating Cell Server, finished. 
[06/01 14:08:59     24s] 
[06/01 14:08:59     24s] Deleting Cell Server ...
[06/01 14:08:59     24s] 
[06/01 14:08:59     24s] *** Summary of all messages that are not suppressed in this session:
[06/01 14:08:59     24s] Severity  ID               Count  Summary                                  
[06/01 14:08:59     24s] WARNING   IMPLF-200         2546  Pin '%s' in macro '%s' has no ANTENNAGAT...
[06/01 14:08:59     24s] WARNING   IMPLF-201         3298  Pin '%s' in macro '%s' has no ANTENNADIF...
[06/01 14:08:59     24s] WARNING   IMPLF-122            1  The direction of the layer '%s' is the s...
[06/01 14:08:59     24s] WARNING   IMPFP-3961          53  The techSite '%s' has no related standar...
[06/01 14:08:59     24s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[06/01 14:08:59     24s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[06/01 14:08:59     24s] WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
[06/01 14:08:59     24s] *** Message Summary: 5921 warning(s), 0 error(s)
[06/01 14:08:59     24s] 
[06/01 14:09:33     28s] <CMD> setDesignMode -process 28
[06/01 14:09:33     28s] ##  Process: 28            (User Set)               
[06/01 14:09:33     28s] ##     Node: (not set)                           
[06/01 14:09:33     28s] 
##  Check design process and node:  
##  Design tech node is not set.

[06/01 14:09:33     28s] Applying the recommended capacitance filtering threshold values for 28nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[06/01 14:09:33     28s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[06/01 14:09:33     28s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[06/01 14:09:33     28s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[06/01 14:09:33     28s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
[06/01 14:09:33     28s] Process node set using 'setDesignMode' is less than or equal to 32nm, for which captable file(s) would be ignored as preRoute extraction would instead use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[06/01 14:10:57     39s] <CMD> setAnalysisMode -analysisType onChipVariation
[06/01 14:10:57     39s] <CMD> set_global timing_cppr_transition_sense same_transition_expanded
[06/01 14:10:57     39s] <CMD> set_global timing_use_latch_early_launch_edge false
[06/01 14:10:57     39s] <CMD> set_global timing_enable_early_late_data_slews_for_setuphold_mode_checks false
[06/01 14:10:57     39s] <CMD> set_global timing_allow_input_delay_on_clock_source true
[06/01 14:10:57     39s] <CMD> set_global timing_enable_pessimistic_cppr_for_reconvergent_clock_paths true
[06/01 14:10:57     39s] <CMD> set_global timing_enable_power_ground_constants true
[06/01 14:10:57     39s] <CMD> setDelayCalMode -SIAware true
[06/01 14:11:08     41s] <CMD> setViaGenMode -optimize_cross_via 1
[06/01 14:11:08     41s] Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
[06/01 14:11:14     41s] <CMD> setNanoRouteMode -routeUseAutoVia true
[06/01 14:11:14     41s] <CMD> setNanoRouteMode -drouteUseMultiCutViaEffort high
[06/01 14:11:14     41s] <CMD> setNanoRouteMode -routeInsertAntennaDiode true
[06/01 14:11:14     41s] <CMD> setNanoRouteMode -routeAntennaCellName C12T28SOI_LR_ANTPROT3
[06/01 14:11:14     41s] <CMD> setNanoRouteMode -routeWithLithoDriven true
[06/01 14:11:14     41s] <CMD> setNanoRouteMode -routeTopRoutingLayer 9
[06/01 14:11:14     41s] <CMD> setPreference ConstraintUserXGrid 0.1
[06/01 14:11:14     41s] <CMD> setPreference ConstraintUserXOffset 0
[06/01 14:11:14     41s] <CMD> setPreference ConstraintUserYGrid 0.1
[06/01 14:11:14     41s] <CMD> setPreference ConstraintUserYOffset 0
[06/01 14:11:14     41s] <CMD> setPreference BlockSnapRule 1
[06/01 14:11:14     41s] **WARN: (IMPSYT-3004):	Preference BlockSnapRule for Snap Macros/Blackboxes is obsolete and will be removed in future release.To avoid this warning and to ensure compatibility with future releases, please remove the obsolete preference from your script.
[06/01 14:11:14     41s] <CMD> setPreference SnapAllCorners 1
[06/01 14:11:21     42s] <CMD> loadECO ./PAD_TOP_FIR.eco
[06/01 14:11:21     42s] Reading ECO delta file "./PAD_TOP_FIR.eco" ...
[06/01 14:11:21     42s] ***************** Load ECO Summary *****************
[06/01 14:11:21     42s] Number of New Nets: 				0
[06/01 14:11:21     42s] Number of New Instances: 			12
[06/01 14:11:21     42s] Number of New Ports: 			0
[06/01 14:11:21     42s] Number of New Assigns: 			0
[06/01 14:11:21     42s] Number of New Feedthroughs: 			0
[06/01 14:11:21     42s] Number of Changed Connections: 			0
[06/01 14:11:21     42s] Number of Changed Instances: 			0
[06/01 14:11:21     42s] Number of Deleted Nets: 			0
[06/01 14:11:21     42s] Number of Deleted Instances: 			0
[06/01 14:11:21     42s] Number of Deleted Ports: 			0
[06/01 14:11:21     42s] Number of Deleted Assigns: 			0
[06/01 14:11:21     42s] Number of Deleted Feedthroughs: 			0
[06/01 14:11:21     42s] net ignore based on current view = 0
[06/01 14:11:21     42s] 
[06/01 14:11:21     42s] *** Completed loadECO (cpu=0:00:00.0 real=0:00:00.0 mem=1614.3M) ***
[06/01 14:11:21     42s] <CMD> placePIO
[06/01 14:11:21     42s] 
[06/01 14:11:21     42s] Honor LEF defined pitches for advanced node
[06/01 14:11:21     42s] **WARN: (IMPFP-3367):	Adjust FPlan Box to (-60.000,-60.000),(14401.600,14401.600).
[06/01 14:11:21     42s] <CMD> deleteBufferTree
[06/01 14:11:21     42s] ### Creating LA Mngr. totSessionCpu=0:00:42.9 mem=1614.3M
[06/01 14:11:21     42s] ### Creating LA Mngr, finished. totSessionCpu=0:00:42.9 mem=1614.3M
[06/01 14:11:21     42s] *** Start deleteBufferTree ***
[06/01 14:11:23     45s] Info: Detect buffers to remove automatically.
[06/01 14:11:23     45s] Analyzing netlist ...
[06/01 14:11:24     45s] Updating netlist
[06/01 14:11:25     46s] AAE DB initialization (MEM=1692.46 CPU=0:00:00.2 REAL=0:00:01.0) 
[06/01 14:11:25     46s] Start AAE Lib Loading. (MEM=1692.46)
[06/01 14:11:25     46s] End AAE Lib Loading. (MEM=1722.08 CPU=0:00:00.0 Real=0:00:00.0)
[06/01 14:11:25     46s] 
[06/01 14:11:25     46s] *summary: 4 instances (buffers/inverters) removed
[06/01 14:11:25     46s] *** Finish deleteBufferTree (0:00:03.6) ***
[06/01 14:11:30     47s] <CMD> floorPlan -coreMarginsBy die -site CORE12T -r 0.990622949432 0.699729 115.0 115.0 115.0 115.0
[06/01 14:11:30     47s] **WARN: (IMPFP-3961):	The techSite 'CORE12TEG_DV' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/01 14:11:30     47s] Type 'man IMPFP-3961' for more detail.
[06/01 14:11:30     47s] **WARN: (IMPFP-3961):	The techSite 'CORE12TEG' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/01 14:11:30     47s] Type 'man IMPFP-3961' for more detail.
[06/01 14:11:30     47s] **WARN: (IMPFP-3961):	The techSite 'SITE_IO_92800' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/01 14:11:30     47s] Type 'man IMPFP-3961' for more detail.
[06/01 14:11:30     47s] **WARN: (IMPFP-3961):	The techSite 'SITE_IO_95800' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/01 14:11:30     47s] Type 'man IMPFP-3961' for more detail.
[06/01 14:11:30     47s] **WARN: (IMPFP-3961):	The techSite 'SITE_IO_3000' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/01 14:11:30     47s] Type 'man IMPFP-3961' for more detail.
[06/01 14:11:30     47s] **WARN: (IMPFP-3961):	The techSite 'SITE_IO_186600' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/01 14:11:30     47s] Type 'man IMPFP-3961' for more detail.
[06/01 14:11:30     47s] **WARN: (IMPFP-3961):	The techSite 'SITE_IO_80000' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/01 14:11:30     47s] Type 'man IMPFP-3961' for more detail.
[06/01 14:11:30     47s] **WARN: (IMPFP-3961):	The techSite 'SITE_IO_125800' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/01 14:11:30     47s] Type 'man IMPFP-3961' for more detail.
[06/01 14:11:30     47s] **WARN: (IMPFP-3961):	The techSite 'SITE_IO_95000' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/01 14:11:30     47s] Type 'man IMPFP-3961' for more detail.
[06/01 14:11:30     47s] **WARN: (IMPFP-3961):	The techSite 'SITE_IO_110500' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/01 14:11:30     47s] Type 'man IMPFP-3961' for more detail.
[06/01 14:11:30     47s] **WARN: (IMPFP-3961):	The techSite 'SITE_IO_93800' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/01 14:11:30     47s] Type 'man IMPFP-3961' for more detail.
[06/01 14:11:30     47s] **WARN: (IMPFP-3961):	The techSite 'SITE_IO_184600' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/01 14:11:30     47s] Type 'man IMPFP-3961' for more detail.
[06/01 14:11:30     47s] **WARN: (IMPFP-3961):	The techSite 'SITE_IO_90800' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/01 14:11:30     47s] Type 'man IMPFP-3961' for more detail.
[06/01 14:11:30     47s] **WARN: (IMPFP-3961):	The techSite 'COREECO8T' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/01 14:11:30     47s] Type 'man IMPFP-3961' for more detail.
[06/01 14:11:30     47s] **WARN: (IMPFP-3961):	The techSite 'COREECO12T' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/01 14:11:30     47s] Type 'man IMPFP-3961' for more detail.
[06/01 14:11:30     47s] **WARN: (IMPFP-3961):	The techSite 'CORE16TEG_DG' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/01 14:11:30     47s] Type 'man IMPFP-3961' for more detail.
[06/01 14:11:30     47s] **WARN: (IMPFP-3961):	The techSite 'CORE16TEG_DV' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/01 14:11:30     47s] Type 'man IMPFP-3961' for more detail.
[06/01 14:11:30     47s] **WARN: (IMPFP-3961):	The techSite 'CORE16TEG' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/01 14:11:30     47s] Type 'man IMPFP-3961' for more detail.
[06/01 14:11:30     47s] **WARN: (IMPFP-3961):	The techSite 'CORE16T' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/01 14:11:30     47s] Type 'man IMPFP-3961' for more detail.
[06/01 14:11:30     47s] **WARN: (IMPFP-3961):	The techSite 'CORE12T_NG' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/01 14:11:30     47s] Type 'man IMPFP-3961' for more detail.
[06/01 14:11:30     47s] **WARN: (EMS-27):	Message (IMPFP-3961) has exceeded the current message display limit of 20.
[06/01 14:11:30     47s] To increase the message display limit, refer to the product command reference manual.
[06/01 14:11:30     47s] 
[06/01 14:11:30     47s] Honor LEF defined pitches for advanced node
[06/01 14:11:30     47s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[06/01 14:11:30     47s] <CMD> addIoFiller -cell FILLCELL_1GRID_EXT_CSF_FC_LIN -prefix FILLER -side n
[06/01 14:11:30     47s] Added 0 of filler cell 'FILLCELL_1GRID_EXT_CSF_FC_LIN' on top side.
[06/01 14:11:30     47s] <CMD> addIoFiller -cell FILLCELL_1GRID_EXT_CSF_FC_LIN -prefix FILLER -side e
[06/01 14:11:31     47s] Added 1600 of filler cell 'FILLCELL_1GRID_EXT_CSF_FC_LIN' on right side.
[06/01 14:11:31     47s] <CMD> addIoFiller -cell FILLCELL_1GRID_EXT_CSF_FC_LIN -prefix FILLER -side w
[06/01 14:11:31     47s] Added 0 of filler cell 'FILLCELL_1GRID_EXT_CSF_FC_LIN' on left side.
[06/01 14:11:31     47s] <CMD> addIoFiller -cell FILLCELL_1GRID_EXT_CSF_FC_LIN -prefix FILLER -side s
[06/01 14:11:31     47s] Added 0 of filler cell 'FILLCELL_1GRID_EXT_CSF_FC_LIN' on bottom side.
[06/01 14:11:31     47s] <CMD> globalNetConnect vdd -type pgpin -pin vdd -override -verbose -netlistOverride
[06/01 14:11:31     47s] 69927 new pwr-pin connections were made to global net 'vdd'.
[06/01 14:11:31     47s] <CMD> globalNetConnect gnd -type pgpin -pin gnd -override -verbose -netlistOverride
[06/01 14:11:31     47s] 69927 new gnd-pin connections were made to global net 'gnd'.
[06/01 14:11:31     47s] <CMD> globalNetConnect vdde -type pgpin -pin vdde -override -verbose -netlistOverride
[06/01 14:11:31     47s] 3028 new pwr-pin connections were made to global net 'vdde'.
[06/01 14:11:31     47s] <CMD> globalNetConnect gnde -type pgpin -pin gnde -override -verbose -netlistOverride
[06/01 14:11:31     47s] 3028 new gnd-pin connections were made to global net 'gnde'.
[06/01 14:11:40     48s] <CMD> set sprCreateIeRingOffset 1.0
[06/01 14:11:40     48s] <CMD> set sprCreateIeRingThreshold 1.0
[06/01 14:11:40     48s] <CMD> set sprCreateIeRingJogDistance 1.0
[06/01 14:11:40     48s] <CMD> set sprCreateIeRingLayers {}
[06/01 14:11:40     48s] <CMD> set sprCreateIeStripeWidth 10.0
[06/01 14:11:40     48s] <CMD> set sprCreateIeStripeThreshold 1.0
[06/01 14:11:51     50s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer LB -stacked_via_bottom_layer M1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[06/01 14:11:51     50s] The ring targets are set to core/block ring wires.
[06/01 14:11:51     50s] addRing command will consider rows while creating rings.
[06/01 14:11:51     50s] addRing command will disallow rings to go over rows.
[06/01 14:11:51     50s] addRing command will ignore shorts while creating rings.
[06/01 14:11:51     50s] <CMD> addRing -nets {vdd gnd vdde gnde} -type core_rings -follow core -layer {top M1 bottom M1 left M2 right M2} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[06/01 14:11:51     50s] #% Begin addRing (date=06/01 14:11:51, mem=1543.2M)
[06/01 14:11:51     50s] 
[06/01 14:11:51     50s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1696.1M)
[06/01 14:11:52     50s] Ring generation is complete.
[06/01 14:11:52     50s] vias are now being generated.
[06/01 14:11:52     50s] addRing created 16 wires.
[06/01 14:11:52     50s] ViaGen created 16 vias, deleted 0 via to avoid violation.
[06/01 14:11:52     50s] +--------+----------------+----------------+
[06/01 14:11:52     50s] |  Layer |     Created    |     Deleted    |
[06/01 14:11:52     50s] +--------+----------------+----------------+
[06/01 14:11:52     50s] |   M1   |        8       |       NA       |
[06/01 14:11:52     50s] |   V1   |       16       |        0       |
[06/01 14:11:52     50s] |   M2   |        8       |       NA       |
[06/01 14:11:52     50s] +--------+----------------+----------------+
[06/01 14:11:52     50s] #% End addRing (date=06/01 14:11:52, total cpu=0:00:00.2, real=0:00:01.0, peak res=1555.8M, current mem=1555.8M)
[06/01 14:11:58     51s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[06/01 14:11:58     51s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { M1(1) LB(9) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { M1(1) LB(9) } -nets { gnd gnde gnds vdd vdde vdds } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { M1(1) LB(9) }
[06/01 14:11:58     51s] #% Begin sroute (date=06/01 14:11:58, mem=1555.9M)
[06/01 14:11:58     51s] *** Begin SPECIAL ROUTE on Tue Jun  1 14:11:58 2021 ***
[06/01 14:11:58     51s] SPECIAL ROUTE ran on directory: /home/cadence/TFG2020-21_RISC-V/tools/innovus
[06/01 14:11:58     51s] SPECIAL ROUTE ran on machine: portatil (Linux 3.10.0-1127.13.1.el7.x86_64 x86_64 3.60Ghz)
[06/01 14:11:58     51s] 
[06/01 14:11:58     51s] Begin option processing ...
[06/01 14:11:58     51s] srouteConnectPowerBump set to false
[06/01 14:11:58     51s] routeSelectNet set to "gnd gnde gnds vdd vdde vdds"
[06/01 14:11:58     51s] routeSpecial set to true
[06/01 14:11:58     51s] srouteBlockPin set to "useLef"
[06/01 14:11:58     51s] srouteBottomLayerLimit set to 1
[06/01 14:11:58     51s] srouteBottomTargetLayerLimit set to 1
[06/01 14:11:58     51s] srouteConnectConverterPin set to false
[06/01 14:11:58     51s] srouteCrossoverViaBottomLayer set to 1
[06/01 14:11:58     51s] srouteCrossoverViaTopLayer set to 9
[06/01 14:11:58     51s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[06/01 14:11:58     51s] srouteFollowCorePinEnd set to 3
[06/01 14:11:58     51s] srouteJogControl set to "preferWithChanges differentLayer"
[06/01 14:11:58     51s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[06/01 14:11:58     51s] sroutePadPinAllPorts set to true
[06/01 14:11:58     51s] sroutePreserveExistingRoutes set to true
[06/01 14:11:58     51s] srouteRoutePowerBarPortOnBothDir set to true
[06/01 14:11:58     51s] srouteStopBlockPin set to "nearestTarget"
[06/01 14:11:58     51s] srouteTopLayerLimit set to 9
[06/01 14:11:58     51s] srouteTopTargetLayerLimit set to 9
[06/01 14:11:58     51s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2671.00 megs.
[06/01 14:11:58     51s] 
[06/01 14:11:58     51s] Reading DB technology information...
[06/01 14:11:58     51s]    **WARN: more than 1 overlap layer
[06/01 14:11:59     52s] Finished reading DB technology information.
[06/01 14:11:59     52s] Reading floorplan and netlist information...
[06/01 14:11:59     52s] Finished reading floorplan and netlist information.
[06/01 14:11:59     52s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[06/01 14:11:59     52s]    A total of 1 warning.
[06/01 14:11:59     52s] Read in 21 layers, 9 routing layers, 2 overlap layer
[06/01 14:11:59     52s] Read in 798 macros, 148 used
[06/01 14:11:59     52s] Read in 3164 components
[06/01 14:11:59     52s]   136 core components: 136 unplaced, 0 placed, 0 fixed
[06/01 14:11:59     52s]   3024 pad components: 0 unplaced, 3024 placed, 0 fixed
[06/01 14:11:59     52s]   4 other components: 0 unplaced, 4 placed, 0 fixed
[06/01 14:11:59     52s] Read in 1417 logical pins
[06/01 14:11:59     52s] Read in 1417 nets
[06/01 14:11:59     52s] Read in 6 special nets, 4 routed
[06/01 14:11:59     52s] Read in 12384 terminals
[06/01 14:11:59     52s] 6 nets selected.
[06/01 14:11:59     52s] 
[06/01 14:11:59     52s] Begin power routing ...
[06/01 14:12:00     52s] **WARN: (IMPSR-392):	pad pin size = 100 of cell (null)
[06/01 14:12:00     52s]  is less than min width required on layer IA
[06/01 14:12:00     52s] **WARN: (IMPSR-392):	pad pin size = 100 of cell (null)
[06/01 14:12:00     52s]  is less than min width required on layer IA
[06/01 14:12:00     52s] **WARN: (IMPSR-392):	pad pin size = 100 of cell (null)
[06/01 14:12:00     52s]  is less than min width required on layer IA
[06/01 14:12:00     52s] **WARN: (IMPSR-392):	pad pin size = 100 of cell (null)
[06/01 14:12:00     52s]  is less than min width required on layer IA
[06/01 14:12:00     52s] **WARN: (IMPSR-392):	pad pin size = 100 of cell (null)
[06/01 14:12:00     52s]  is less than min width required on layer IA
[06/01 14:12:00     52s] **WARN: (IMPSR-392):	pad pin size = 100 of cell (null)
[06/01 14:12:00     52s]  is less than min width required on layer IA
[06/01 14:12:00     52s] **WARN: (IMPSR-392):	pad pin size = 100 of cell (null)
[06/01 14:12:00     52s]  is less than min width required on layer IA
[06/01 14:12:00     52s] **WARN: (IMPSR-392):	pad pin size = 100 of cell (null)
[06/01 14:12:00     52s]  is less than min width required on layer IA
[06/01 14:12:00     52s] **WARN: (IMPSR-392):	pad pin size = 100 of cell (null)
[06/01 14:12:00     52s]  is less than min width required on layer IA
[06/01 14:12:00     52s] **WARN: (IMPSR-392):	pad pin size = 100 of cell (null)
[06/01 14:12:00     52s]  is less than min width required on layer IA
[06/01 14:12:00     52s] **WARN: (IMPSR-392):	pad pin size = 100 of cell (null)
[06/01 14:12:00     52s]  is less than min width required on layer IA
[06/01 14:12:00     52s] **WARN: (IMPSR-392):	pad pin size = 100 of cell (null)
[06/01 14:12:00     52s]  is less than min width required on layer IA
[06/01 14:12:00     52s] **WARN: (IMPSR-392):	pad pin size = 100 of cell (null)
[06/01 14:12:00     52s]  is less than min width required on layer IA
[06/01 14:12:00     52s] **WARN: (IMPSR-392):	pad pin size = 100 of cell (null)
[06/01 14:12:00     52s]  is less than min width required on layer IA
[06/01 14:12:00     52s] **WARN: (IMPSR-392):	pad pin size = 100 of cell (null)
[06/01 14:12:00     52s]  is less than min width required on layer IA
[06/01 14:12:00     52s] **WARN: (IMPSR-392):	pad pin size = 100 of cell (null)
[06/01 14:12:00     52s]  is less than min width required on layer IA
[06/01 14:12:00     52s] **WARN: (IMPSR-392):	pad pin size = 100 of cell (null)
[06/01 14:12:00     52s]  is less than min width required on layer IA
[06/01 14:12:00     52s] **WARN: (IMPSR-392):	pad pin size = 100 of cell (null)
[06/01 14:12:00     52s]  is less than min width required on layer IA
[06/01 14:12:00     52s] **WARN: (IMPSR-392):	pad pin size = 100 of cell (null)
[06/01 14:12:00     52s]  is less than min width required on layer IA
[06/01 14:12:00     52s] **WARN: (IMPSR-392):	pad pin size = 100 of cell (null)
[06/01 14:12:00     52s]  is less than min width required on layer IA
[06/01 14:12:00     52s] **WARN: (EMS-27):	Message (IMPSR-392) has exceeded the current message display limit of 20.
[06/01 14:12:00     52s] To increase the message display limit, refer to the product command reference manual.
[06/01 14:12:00     52s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[06/01 14:12:00     52s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net vdde.
[06/01 14:12:00     52s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[06/01 14:12:00     52s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdde. Check netlist, or change option to include the pin.
[06/01 14:12:00     52s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdde. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[06/01 14:12:00     52s] Type 'man IMPSR-1256' for more detail.
[06/01 14:12:00     52s] Cannot find any AREAIO class pad pin of net vdde. Check net list, or change port class in the technology file, or change option to include pin in given range.
[06/01 14:12:00     52s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net vdds.
[06/01 14:12:00     52s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[06/01 14:12:00     52s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdds. Check netlist, or change option to include the pin.
[06/01 14:12:00     52s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdds. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[06/01 14:12:00     52s] Type 'man IMPSR-1256' for more detail.
[06/01 14:12:00     52s] Cannot find any AREAIO class pad pin of net vdds. Check net list, or change port class in the technology file, or change option to include pin in given range.
[06/01 14:12:00     52s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[06/01 14:12:00     52s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net gnde.
[06/01 14:12:00     52s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[06/01 14:12:00     52s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnde. Check netlist, or change option to include the pin.
[06/01 14:12:00     52s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnde. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[06/01 14:12:00     52s] Type 'man IMPSR-1256' for more detail.
[06/01 14:12:00     52s] Cannot find any AREAIO class pad pin of net gnde. Check net list, or change port class in the technology file, or change option to include pin in given range.
[06/01 14:12:00     52s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net gnds.
[06/01 14:12:00     52s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[06/01 14:12:00     52s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnds. Check netlist, or change option to include the pin.
[06/01 14:12:00     52s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnds. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[06/01 14:12:00     52s] Type 'man IMPSR-1256' for more detail.
[06/01 14:12:00     52s] Cannot find any AREAIO class pad pin of net gnds. Check net list, or change port class in the technology file, or change option to include pin in given range.
[06/01 14:12:00     53s] CPU time for FollowPin 0 seconds
[06/01 14:12:26     78s] CPU time for FollowPin 0 seconds
[06/01 14:12:59    112s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VV at (14370.80, 207.74) (14374.66, 212.30).
[06/01 14:12:59    112s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VV at (14370.80, 207.74) (14374.66, 212.30).
[06/01 14:12:59    112s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VV at (14370.80, 207.55) (14374.66, 212.30).
[06/01 14:12:59    112s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VV at (14370.80, 207.55) (14374.66, 212.30).
[06/01 14:12:59    112s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VV at (14370.80, 248.24) (14374.66, 252.80).
[06/01 14:12:59    112s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VV at (14370.80, 248.24) (14374.66, 252.80).
[06/01 14:13:00    112s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VV at (14370.80, 288.74) (14374.66, 293.30).
[06/01 14:13:00    112s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VV at (14370.80, 288.74) (14374.66, 293.30).
[06/01 14:13:00    112s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VV at (14370.80, 288.55) (14374.66, 293.30).
[06/01 14:13:00    112s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VV at (14370.80, 288.55) (14374.66, 293.30).
[06/01 14:13:00    113s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VV at (14370.80, 329.24) (14374.66, 333.80).
[06/01 14:13:00    113s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VV at (14370.80, 329.24) (14374.66, 333.80).
[06/01 14:13:00    113s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VV at (14370.80, 369.74) (14374.66, 374.30).
[06/01 14:13:00    113s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VV at (14370.80, 369.74) (14374.66, 374.30).
[06/01 14:13:00    113s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VV at (14370.80, 369.55) (14374.66, 374.30).
[06/01 14:13:00    113s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VV at (14370.80, 369.55) (14374.66, 374.30).
[06/01 14:13:00    113s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VV at (14370.80, 410.24) (14374.66, 414.80).
[06/01 14:13:00    113s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VV at (14370.80, 410.24) (14374.66, 414.80).
[06/01 14:13:00    113s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VV at (14370.80, 450.74) (14374.66, 455.30).
[06/01 14:13:00    113s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VV at (14370.80, 450.74) (14374.66, 455.30).
[06/01 14:13:00    113s] **WARN: (EMS-27):	Message (IMPPP-531) has exceeded the current message display limit of 20.
[06/01 14:13:00    113s] To increase the message display limit, refer to the product command reference manual.
[06/01 18:13:09  14530s]   Number of IO ports routed: 3440  open: 2608
[06/01 18:13:09  14530s]   Number of Block ports routed: 0
[06/01 18:13:09  14530s]   Number of Stripe ports routed: 0
[06/01 18:13:09  14530s]   Number of Core ports routed: 23720
[06/01 18:13:09  14530s]   Number of Pad ports routed: 0
[06/01 18:13:09  14530s]   Number of Power Bump ports routed: 0
[06/01 18:13:09  14530s]   Number of Pad Ring connections: 65020
[06/01 18:13:09  14530s]   Number of Followpin connections: 11860
[06/01 18:13:09  14530s] End power routing: cpu: 4:01:18, real: 4:01:10, peak: 2766.00 megs.
[06/01 18:13:09  14530s] 
[06/01 18:13:09  14530s] 
[06/01 18:13:09  14530s] 
[06/01 18:13:09  14530s]  Begin updating DB with routing results ...
[06/01 18:13:09  14530s]  Updating DB with 2 via definition ...Extracting standard cell pins and blockage ...... 
[06/01 18:13:09  14530s] Pin and blockage extraction finished
[06/01 18:13:09  14530s] 
[06/01 18:13:10  14531s] 
sroute post-processing starts at Tue Jun  1 18:13:10 2021
The viaGen is rebuilding shadow vias for net gnd.
[06/01 18:13:14  14534s] sroute post-processing ends at Tue Jun  1 18:13:14 2021
sroute created 161320 wires.
[06/01 18:13:14  14534s] ViaGen created 104123 vias, deleted 0 via to avoid violation.
[06/01 18:13:14  14534s] +--------+----------------+----------------+
[06/01 18:13:14  14534s] |  Layer |     Created    |     Deleted    |
[06/01 18:13:14  14534s] +--------+----------------+----------------+
[06/01 18:13:14  14534s] |   M1   |      9328      |       NA       |
[06/01 18:13:14  14534s] |   V1   |      20794     |        0       |
[06/01 18:13:14  14534s] |   M2   |      53795     |       NA       |
[06/01 18:13:14  14534s] |   V2   |      21456     |        0       |
[06/01 18:13:14  14534s] |   M3   |      11437     |       NA       |
[06/01 18:13:14  14534s] |   V3   |      21157     |        0       |
[06/01 18:13:14  14534s] |   M4   |      8345      |       NA       |
[06/01 18:13:14  14534s] |   V4   |      10279     |        0       |
[06/01 18:13:14  14534s] |   M5   |      65016     |       NA       |
[06/01 18:13:14  14534s] |   V5   |      10279     |        0       |
[06/01 18:13:14  14534s] |   YX   |      10543     |        0       |
[06/01 18:13:14  14534s] |   IA   |      5105      |       NA       |
[06/01 18:13:14  14534s] |   XA   |      8205      |        0       |
[06/01 18:13:14  14534s] |   IB   |      7589      |       NA       |
[06/01 18:13:14  14534s] |   VV   |      1410      |        0       |
[06/01 18:13:14  14534s] |   LB   |       705      |       NA       |
[06/01 18:13:14  14534s] +--------+----------------+----------------+
[06/01 18:13:14  14534s] #% End sroute (date=06/01 18:13:14, total cpu=4:01:23, real=4:01:16, peak res=13876.3M, current mem=1867.7M)
[06/01 21:29:17  15986s] <CMD> place_opt_design
[06/01 21:29:17  15986s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[06/01 21:29:17  15986s] *** Starting GigaPlace ***
[06/01 21:29:17  15986s] **INFO: user set placement options
[06/01 21:29:17  15986s] **INFO: user set opt options
[06/01 21:29:17  15986s] #optDebug: fT-E <X 2 3 1 0>
[06/01 21:29:17  15986s] OPERPROF: Starting DPlace-Init at level 1, MEM:3183.4M
[06/01 21:29:18  15987s] #spOpts: N=28 autoPA advPA 
[06/01 21:29:18  15987s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3183.4M
[06/01 21:29:18  15987s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3183.4M
[06/01 21:29:18  15987s] **WARN: (IMPSP-362):	Site 'CORE12T' has one std.Cell height, so ignoring its X-symmetry.
[06/01 21:29:18  15987s] Type 'man IMPSP-362' for more detail.
[06/01 21:29:18  15987s] Core basic site is CORE12T
[06/01 21:29:18  15987s] Use non-trimmed site array because memory saving is not enough.
[06/01 21:29:19  15988s] SiteArray: non-trimmed site array dimensions = 11859 x 104644
[06/01 21:29:19  15988s] SiteArray: use 4,966,739,968 bytes
[06/01 21:29:19  15988s] SiteArray: current memory after site array memory allocation 7920.1M
[06/01 21:29:19  15988s] SiteArray: FP blocked sites are writable
[06/01 21:29:29  15998s] Estimated cell power/ground rail width = 0.150 um
[06/01 21:29:29  15998s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[06/01 21:29:29  15998s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:7920.1M
[06/01 21:29:29  15998s] Process 35580 wires and vias for routing blockage and capacity analysis
[06/01 21:29:29  15998s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.007, MEM:7920.1M
[06/01 21:29:30  15999s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:12.250, REAL:12.240, MEM:7920.1M
[06/01 21:29:32  16001s] OPERPROF:     Starting CMU at level 3, MEM:7920.1M
[06/01 21:29:32  16001s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.006, MEM:7920.1M
[06/01 21:29:32  16001s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:14.650, REAL:14.650, MEM:7920.1M
[06/01 21:29:39  16008s] [CPU] DPlace-Init (cpu=0:00:21.2, real=0:00:22.0, mem=7920.1MB).
[06/01 21:29:39  16008s] OPERPROF: Finished DPlace-Init at level 1, CPU:21.200, REAL:21.202, MEM:7920.1M
[06/01 21:29:40  16009s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:7920.1M
[06/01 21:29:40  16009s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.020, REAL:0.013, MEM:3183.4M
[06/01 21:29:40  16009s] All LLGs are deleted
[06/01 21:29:40  16009s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3183.4M
[06/01 21:29:40  16009s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3183.4M
[06/01 21:29:40  16009s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/01 21:29:40  16009s] -place_design_floorplan_mode false         # bool, default=false
[06/01 21:29:40  16009s] [check_scan_connected]: number of scan connected with missing definition = 1371, number of scan = 1526, number of sequential = 14528, percentage of missing scan cell = 9.44% (1371 / 14528)
[06/01 21:29:40  16009s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 9.44% flops. Placement and timing QoR can be severely impacted in this case!
[06/01 21:29:40  16009s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[06/01 21:29:40  16009s] no activity file in design. spp won't run.
[06/01 21:29:40  16009s] 
[06/01 21:29:40  16009s] pdi colorize_geometry "" ""
[06/01 21:29:40  16009s] 
[06/01 21:29:40  16009s] ### Time Record (colorize_geometry) is installed.
[06/01 21:29:40  16009s] #Start colorize_geometry on Tue Jun  1 21:29:40 2021
[06/01 21:29:40  16009s] #
[06/01 21:29:40  16009s] ### Time Record (Pre Callback) is installed.
[06/01 21:29:40  16009s] ### Time Record (Pre Callback) is uninstalled.
[06/01 21:29:40  16009s] ### Time Record (DB Import) is installed.
[06/01 21:29:41  16010s] #WARNING (NRDB-975) Adjacent routing LAYERs M6 IA has the same preferred routing direction HORIZONTAL. This may cause routing problems for NanoRoute.
[06/01 21:29:41  16010s] #WARNING (NRDB-733) PIN clk in CELL_VIEW swerv_wrapper does not have physical port.
[06/01 21:29:41  16010s] #WARNING (NRDB-733) PIN dbg_bus_clk_en in CELL_VIEW swerv_wrapper does not have physical port.
[06/01 21:29:41  16010s] #WARNING (NRDB-733) PIN dbg_rst_l in CELL_VIEW swerv_wrapper does not have physical port.
[06/01 21:29:41  16010s] #WARNING (NRDB-733) PIN debug_brkpt_status in CELL_VIEW swerv_wrapper does not have physical port.
[06/01 21:29:41  16010s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt0[0] in CELL_VIEW swerv_wrapper does not have physical port.
[06/01 21:29:41  16010s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt0[1] in CELL_VIEW swerv_wrapper does not have physical port.
[06/01 21:29:41  16010s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt1[0] in CELL_VIEW swerv_wrapper does not have physical port.
[06/01 21:29:41  16010s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt1[1] in CELL_VIEW swerv_wrapper does not have physical port.
[06/01 21:29:41  16010s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt2[0] in CELL_VIEW swerv_wrapper does not have physical port.
[06/01 21:29:41  16010s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt2[1] in CELL_VIEW swerv_wrapper does not have physical port.
[06/01 21:29:41  16010s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt3[0] in CELL_VIEW swerv_wrapper does not have physical port.
[06/01 21:29:41  16010s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt3[1] in CELL_VIEW swerv_wrapper does not have physical port.
[06/01 21:29:41  16010s] #WARNING (NRDB-733) PIN dma_axi_araddr[0] in CELL_VIEW swerv_wrapper does not have physical port.
[06/01 21:29:41  16010s] #WARNING (NRDB-733) PIN dma_axi_araddr[10] in CELL_VIEW swerv_wrapper does not have physical port.
[06/01 21:29:41  16010s] #WARNING (NRDB-733) PIN dma_axi_araddr[11] in CELL_VIEW swerv_wrapper does not have physical port.
[06/01 21:29:41  16010s] #WARNING (NRDB-733) PIN dma_axi_araddr[12] in CELL_VIEW swerv_wrapper does not have physical port.
[06/01 21:29:41  16010s] #WARNING (NRDB-733) PIN dma_axi_araddr[13] in CELL_VIEW swerv_wrapper does not have physical port.
[06/01 21:29:41  16010s] #WARNING (NRDB-733) PIN dma_axi_araddr[14] in CELL_VIEW swerv_wrapper does not have physical port.
[06/01 21:29:41  16010s] #WARNING (NRDB-733) PIN dma_axi_araddr[15] in CELL_VIEW swerv_wrapper does not have physical port.
[06/01 21:29:41  16010s] #WARNING (NRDB-733) PIN dma_axi_araddr[16] in CELL_VIEW swerv_wrapper does not have physical port.
[06/01 21:29:41  16010s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[06/01 21:29:41  16010s] #To increase the message display limit, refer to the product command reference manual.
[06/01 21:29:41  16010s] ### Time Record (DB Import) is uninstalled.
[06/01 21:29:42  16011s] ### Time Record (Post Callback) is installed.
[06/01 21:29:42  16011s] ### Time Record (Post Callback) is uninstalled.
[06/01 21:29:42  16011s] #Cpu time = 00:00:02
[06/01 21:29:42  16011s] #Elapsed time = 00:00:02
[06/01 21:29:42  16011s] #Increased memory = -60.40 (MB)
[06/01 21:29:42  16011s] #Total memory = 2126.46 (MB)
[06/01 21:29:42  16011s] #Peak memory = 13876.31 (MB)
[06/01 21:29:42  16011s] #WARNING (NRIF-19) Failed to complete colorize_geometry on Tue Jun  1 21:29:42 2021
[06/01 21:29:42  16011s] #
[06/01 21:29:42  16011s] ### Time Record (colorize_geometry) is uninstalled.
[06/01 21:29:42  16011s] ### 
[06/01 21:29:42  16011s] ###   Scalability Statistics
[06/01 21:29:42  16011s] ### 
[06/01 21:29:42  16011s] ### ------------------------+----------------+----------------+----------------+
[06/01 21:29:42  16011s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[06/01 21:29:42  16011s] ### ------------------------+----------------+----------------+----------------+
[06/01 21:29:42  16011s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[06/01 21:29:42  16011s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[06/01 21:29:42  16011s] ###   DB Import             |        00:00:01|        00:00:01|             1.2|
[06/01 21:29:42  16011s] ###   Entire Command        |        00:00:02|        00:00:02|             1.1|
[06/01 21:29:42  16011s] ### ------------------------+----------------+----------------+----------------+
[06/01 21:29:42  16011s] ### 
[06/01 21:29:42  16011s] ### Creating LA Mngr. totSessionCpu=4:26:52 mem=3155.5M
[06/01 21:29:42  16011s] ### Creating LA Mngr, finished. totSessionCpu=4:26:52 mem=3155.5M
[06/01 21:29:42  16011s] *** Start deleteBufferTree ***
[06/01 21:29:44  16013s] Info: Detect buffers to remove automatically.
[06/01 21:29:44  16013s] Analyzing netlist ...
[06/01 21:29:45  16014s] Updating netlist
[06/01 21:29:45  16014s] 
[06/01 21:29:45  16014s] *summary: 156 instances (buffers/inverters) removed
[06/01 21:29:45  16014s] *** Finish deleteBufferTree (0:00:03.1) ***
[06/01 21:29:45  16014s] Effort level <high> specified for tdgp_reg2reg_default path_group
[06/01 21:29:45  16014s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:3170.5M
[06/01 21:29:45  16014s] Deleted 0 physical inst  (cell - / prefix -).
[06/01 21:29:45  16014s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.003, MEM:3170.5M
[06/01 21:29:45  16014s] INFO: #ExclusiveGroups=0
[06/01 21:29:45  16014s] INFO: There are no Exclusive Groups.
[06/01 21:29:45  16014s] **WARN: (IMPSP-157):	Macro 'mem/Gen_dccm_enable.dccm_mem_bank[0].dccm_bank_i_mem' is not placed within core boundary.
[06/01 21:29:45  16014s] Type 'man IMPSP-157' for more detail.
[06/01 21:29:45  16014s] **WARN: (IMPSP-157):	Macro 'mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem' is not placed within core boundary.
[06/01 21:29:45  16014s] Type 'man IMPSP-157' for more detail.
[06/01 21:29:45  16014s] **WARN: (IMPSP-157):	Macro 'mem/Gen_dccm_enable.dccm_mem_bank[2].dccm_bank_i_mem' is not placed within core boundary.
[06/01 21:29:45  16014s] Type 'man IMPSP-157' for more detail.
[06/01 21:29:45  16014s] **WARN: (IMPSP-157):	Macro 'mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem' is not placed within core boundary.
[06/01 21:29:45  16014s] Type 'man IMPSP-157' for more detail.
[06/01 21:29:45  16014s] **WARN: (IMPSP-157):	Macro 'mem/Gen_dccm_enable.dccm_mem_bank[4].dccm_bank_i_mem' is not placed within core boundary.
[06/01 21:29:45  16014s] Type 'man IMPSP-157' for more detail.
[06/01 21:29:45  16014s] **WARN: (IMPSP-157):	Macro 'mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem' is not placed within core boundary.
[06/01 21:29:45  16014s] Type 'man IMPSP-157' for more detail.
[06/01 21:29:45  16014s] **WARN: (IMPSP-157):	Macro 'mem/Gen_dccm_enable.dccm_mem_bank[6].dccm_bank_i_mem' is not placed within core boundary.
[06/01 21:29:45  16014s] Type 'man IMPSP-157' for more detail.
[06/01 21:29:45  16014s] **WARN: (IMPSP-157):	Macro 'mem/Gen_dccm_enable.dccm_mem_bank[7].dccm_bank_i_mem' is not placed within core boundary.
[06/01 21:29:45  16014s] Type 'man IMPSP-157' for more detail.
[06/01 21:29:45  16014s] **WARN: (IMPSP-157):	Macro 'mem/icm_ic_data_inst_WAYS[0].SUBBANKS[0].ic_bank_sb_way_data_i_mem' is not placed within core boundary.
[06/01 21:29:45  16014s] Type 'man IMPSP-157' for more detail.
[06/01 21:29:45  16014s] **WARN: (IMPSP-157):	Macro 'mem/icm_ic_data_inst_WAYS[0].SUBBANKS[1].ic_bank_sb_way_data_i_mem' is not placed within core boundary.
[06/01 21:29:45  16014s] Type 'man IMPSP-157' for more detail.
[06/01 21:29:45  16014s] **WARN: (IMPSP-157):	Macro 'mem/icm_ic_data_inst_WAYS[0].SUBBANKS[2].ic_bank_sb_way_data_i_mem' is not placed within core boundary.
[06/01 21:29:45  16014s] Type 'man IMPSP-157' for more detail.
[06/01 21:29:45  16014s] **WARN: (IMPSP-157):	Macro 'mem/icm_ic_data_inst_WAYS[0].SUBBANKS[3].ic_bank_sb_way_data_i_mem' is not placed within core boundary.
[06/01 21:29:45  16014s] Type 'man IMPSP-157' for more detail.
[06/01 21:29:45  16014s] **WARN: (IMPSP-157):	Macro 'mem/icm_ic_data_inst_WAYS[1].SUBBANKS[0].ic_bank_sb_way_data_i_mem' is not placed within core boundary.
[06/01 21:29:45  16014s] Type 'man IMPSP-157' for more detail.
[06/01 21:29:45  16014s] **WARN: (IMPSP-157):	Macro 'mem/icm_ic_data_inst_WAYS[1].SUBBANKS[1].ic_bank_sb_way_data_i_mem' is not placed within core boundary.
[06/01 21:29:45  16014s] Type 'man IMPSP-157' for more detail.
[06/01 21:29:45  16014s] **WARN: (IMPSP-157):	Macro 'mem/icm_ic_data_inst_WAYS[1].SUBBANKS[2].ic_bank_sb_way_data_i_mem' is not placed within core boundary.
[06/01 21:29:45  16014s] Type 'man IMPSP-157' for more detail.
[06/01 21:29:45  16014s] **WARN: (IMPSP-157):	Macro 'mem/icm_ic_data_inst_WAYS[1].SUBBANKS[3].ic_bank_sb_way_data_i_mem' is not placed within core boundary.
[06/01 21:29:45  16014s] Type 'man IMPSP-157' for more detail.
[06/01 21:29:45  16014s] **WARN: (IMPSP-157):	Macro 'mem/icm_ic_data_inst_WAYS[2].SUBBANKS[0].ic_bank_sb_way_data_i_mem' is not placed within core boundary.
[06/01 21:29:45  16014s] Type 'man IMPSP-157' for more detail.
[06/01 21:29:45  16014s] **WARN: (IMPSP-157):	Macro 'mem/icm_ic_data_inst_WAYS[2].SUBBANKS[1].ic_bank_sb_way_data_i_mem' is not placed within core boundary.
[06/01 21:29:45  16014s] Type 'man IMPSP-157' for more detail.
[06/01 21:29:45  16014s] **WARN: (IMPSP-157):	Macro 'mem/icm_ic_data_inst_WAYS[2].SUBBANKS[2].ic_bank_sb_way_data_i_mem' is not placed within core boundary.
[06/01 21:29:45  16014s] Type 'man IMPSP-157' for more detail.
[06/01 21:29:45  16014s] **WARN: (IMPSP-157):	Macro 'mem/icm_ic_data_inst_WAYS[2].SUBBANKS[3].ic_bank_sb_way_data_i_mem' is not placed within core boundary.
[06/01 21:29:45  16014s] Type 'man IMPSP-157' for more detail.
[06/01 21:29:45  16014s] **WARN: (EMS-27):	Message (IMPSP-157) has exceeded the current message display limit of 20.
[06/01 21:29:45  16014s] To increase the message display limit, refer to the product command reference manual.
[06/01 21:29:45  16014s] No user-set net weight.
[06/01 21:29:45  16014s] Net fanout histogram:
[06/01 21:29:45  16014s] 2		: 43849 (61.3%) nets
[06/01 21:29:45  16014s] 3		: 11638 (16.3%) nets
[06/01 21:29:45  16014s] 4     -	14	: 13993 (19.6%) nets
[06/01 21:29:45  16014s] 15    -	39	: 1726 (2.4%) nets
[06/01 21:29:45  16014s] 40    -	79	: 195 (0.3%) nets
[06/01 21:29:45  16014s] 80    -	159	: 74 (0.1%) nets
[06/01 21:29:45  16014s] 160   -	319	: 10 (0.0%) nets
[06/01 21:29:45  16014s] 320   -	639	: 3 (0.0%) nets
[06/01 21:29:45  16014s] 640   -	1279	: 1 (0.0%) nets
[06/01 21:29:45  16014s] 1280  -	2559	: 0 (0.0%) nets
[06/01 21:29:45  16014s] 2560  -	5119	: 0 (0.0%) nets
[06/01 21:29:45  16014s] 5120+		: 1 (0.0%) nets
[06/01 21:29:45  16014s] no activity file in design. spp won't run.
[06/01 21:29:45  16014s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[06/01 21:29:45  16014s] Scan chains were not defined.
[06/01 21:29:45  16015s] #spOpts: N=28 minPadR=1.1 
[06/01 21:29:45  16015s] #std cell=66808 (0 fixed + 66808 movable) #buf cell=6 #inv cell=5625 #block=28 (28 floating + 0 preplaced)
[06/01 21:29:45  16015s] #ioInst=3028 #net=71490 #term=288400 #term/net=4.03, #fixedIo=3028, #floatIo=0, #fixedPin=1416, #floatPin=0
[06/01 21:29:45  16015s] stdCell: 66808 single + 0 double + 0 multi
[06/01 21:29:45  16015s] Total standard cell length = 83.4470 (mm), area = 0.1001 (mm^2)
[06/01 21:29:45  16015s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3170.5M
[06/01 21:29:45  16015s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3170.5M
[06/01 21:29:45  16015s] Core basic site is CORE12T
[06/01 21:29:46  16015s] SiteArray: non-trimmed site array dimensions = 11859 x 104644
[06/01 21:29:46  16015s] SiteArray: use 4,966,739,968 bytes
[06/01 21:29:46  16015s] SiteArray: current memory after site array memory allocation 7907.2M
[06/01 21:29:46  16015s] SiteArray: FP blocked sites are writable
[06/01 21:29:54  16024s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[06/01 21:29:54  16024s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:7907.2M
[06/01 21:29:54  16024s] Process 35580 wires and vias for routing blockage and capacity analysis
[06/01 21:29:54  16024s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.006, MEM:7907.2M
[06/01 21:29:55  16025s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:10.050, REAL:10.052, MEM:7907.2M
[06/01 21:30:05  16034s] OPERPROF: Finished spInitSiteArr at level 1, CPU:19.600, REAL:19.606, MEM:7907.2M
[06/01 21:30:05  16034s] OPERPROF: Starting pre-place ADS at level 1, MEM:7907.2M
[06/01 21:30:20  16049s] Skip ADS for small design.
[06/01 21:30:20  16049s] OPERPROF: Finished pre-place ADS at level 1, CPU:14.780, REAL:14.757, MEM:8171.6M
[06/01 21:30:29  16059s] Average module density = 0.002.
[06/01 21:30:29  16059s] Density for the design = 0.002.
[06/01 21:30:29  16059s]        = (stdcell_area 613581 sites (100136 um^2) + block_area 1383821 sites (225840 um^2)) / alloc_area 1240973196 sites (202526826 um^2).
[06/01 21:30:29  16059s] Pin Density = 0.0002324.
[06/01 21:30:29  16059s]             = total # of pins 288400 / total area 1240973196.
[06/01 21:30:31  16060s] OPERPROF: Starting spMPad at level 1, MEM:8171.6M
[06/01 21:30:31  16060s] OPERPROF:   Starting spContextMPad at level 2, MEM:8171.6M
[06/01 21:30:31  16060s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:8171.6M
[06/01 21:30:31  16060s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.003, MEM:8171.6M
[06/01 21:30:48  16077s] Initial padding reaches pin density 0.489 for top
[06/01 21:30:48  16077s] InitPadU 0.002 -> 0.002 for top
[06/01 21:30:49  16078s] Identified 3 spare or floating instances, with no clusters.
[06/01 21:30:55  16084s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:8171.6M
[06/01 21:31:53  16143s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:58.390, REAL:58.381, MEM:8171.6M
[06/01 21:31:53  16143s] === lastAutoLevel = 13 
[06/01 21:31:56  16146s] OPERPROF: Starting spInitNetWt at level 1, MEM:8171.6M
[06/01 21:31:56  16146s] 0 delay mode for cte enabled initNetWt.
[06/01 21:31:56  16146s] no activity file in design. spp won't run.
[06/01 21:31:56  16146s] [spp] 0
[06/01 21:31:56  16146s] [adp] 0:1:1:3
[06/01 21:32:00  16149s] 0 delay mode for cte disabled initNetWt.
[06/01 21:32:00  16149s] OPERPROF: Finished spInitNetWt at level 1, CPU:3.350, REAL:3.349, MEM:8171.6M
[06/01 21:32:00  16149s] Clock gating cells determined by native netlist tracing.
[06/01 21:32:00  16149s] no activity file in design. spp won't run.
[06/01 21:32:00  16149s] no activity file in design. spp won't run.
[06/01 21:32:00  16149s] Init WL Bound For Global Placement... 
[06/01 21:32:00  16149s] OPERPROF: Starting npMain at level 1, MEM:8171.6M
[06/01 21:32:01  16149s] OPERPROF:   Starting npPlace at level 2, MEM:8179.7M
[06/01 21:32:29  16177s] Iteration  1: Total net bbox = 2.191e+07 (1.05e+07 1.14e+07)
[06/01 21:32:29  16177s]               Est.  stn bbox = 2.382e+07 (1.14e+07 1.24e+07)
[06/01 21:32:29  16177s]               cpu = 0:00:27.8 real = 0:00:28.0 mem = 10556.7M
[06/01 21:32:29  16177s] Iteration  2: Total net bbox = 2.191e+07 (1.05e+07 1.14e+07)
[06/01 21:32:29  16177s]               Est.  stn bbox = 2.382e+07 (1.14e+07 1.24e+07)
[06/01 21:32:29  16177s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 10556.7M
[06/01 21:32:31  16179s] OPERPROF:     Starting InitSKP at level 3, MEM:10741.8M
[06/01 21:32:43  16191s] *** Finished SKP initialization (cpu=0:00:11.6, real=0:00:12.0)***
[06/01 21:32:43  16191s] OPERPROF:     Finished InitSKP at level 3, CPU:11.650, REAL:11.655, MEM:10861.0M
[06/01 21:32:43  16191s] exp_mt_sequential is set from setPlaceMode option to 1
[06/01 21:32:43  16191s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[06/01 21:32:43  16191s] place_exp_mt_interval set to default 32
[06/01 21:32:43  16191s] place_exp_mt_interval_bias (first half) set to default 0.750000
[06/01 21:32:48  16196s] Iteration  3: Total net bbox = 1.739e+07 (8.69e+06 8.70e+06)
[06/01 21:32:48  16196s]               Est.  stn bbox = 1.953e+07 (9.78e+06 9.74e+06)
[06/01 21:32:48  16196s]               cpu = 0:00:19.5 real = 0:00:19.0 mem = 10861.2M
[06/01 21:32:53  16201s] Iteration  4: Total net bbox = 1.612e+07 (8.04e+06 8.08e+06)
[06/01 21:32:53  16201s]               Est.  stn bbox = 1.790e+07 (8.94e+06 8.95e+06)
[06/01 21:32:53  16201s]               cpu = 0:00:04.4 real = 0:00:05.0 mem = 11021.3M
[06/01 21:32:53  16201s] Iteration  5: Total net bbox = 1.612e+07 (8.04e+06 8.08e+06)
[06/01 21:32:53  16201s]               Est.  stn bbox = 1.790e+07 (8.94e+06 8.95e+06)
[06/01 21:32:53  16201s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 11021.3M
[06/01 21:32:53  16201s] OPERPROF:   Finished npPlace at level 2, CPU:51.720, REAL:51.751, MEM:10869.3M
[06/01 21:32:53  16201s] OPERPROF: Finished npMain at level 1, CPU:52.100, REAL:53.133, MEM:10166.3M
[06/01 21:33:06  16214s] OPERPROF: Starting npMain at level 1, MEM:10166.3M
[06/01 21:33:06  16214s] OPERPROF:   Starting npPlace at level 2, MEM:10166.3M
[06/01 21:33:44  16252s] Iteration  6: Total net bbox = 1.457e+07 (7.19e+06 7.38e+06)
[06/01 21:33:44  16252s]               Est.  stn bbox = 1.587e+07 (7.83e+06 8.05e+06)
[06/01 21:33:44  16252s]               cpu = 0:00:11.6 real = 0:00:12.0 mem = 10886.4M
[06/01 21:33:44  16252s] OPERPROF:   Finished npPlace at level 2, CPU:37.710, REAL:37.717, MEM:10886.4M
[06/01 21:33:44  16252s] OPERPROF: Finished npMain at level 1, CPU:38.230, REAL:38.235, MEM:8383.4M
[06/01 21:33:44  16252s] Iteration  7: Total net bbox = 1.375e+07 (6.68e+06 7.08e+06)
[06/01 21:33:44  16252s]               Est.  stn bbox = 1.506e+07 (7.32e+06 7.75e+06)
[06/01 21:33:44  16252s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 8383.4M
[06/01 21:33:48  16257s] Iteration  8: Total net bbox = 1.375e+07 (6.68e+06 7.08e+06)
[06/01 21:33:48  16257s]               Est.  stn bbox = 1.506e+07 (7.32e+06 7.75e+06)
[06/01 21:33:48  16257s]               cpu = 0:00:04.4 real = 0:00:04.0 mem = 8383.4M
[06/01 21:33:53  16261s] OPERPROF: Starting npMain at level 1, MEM:8383.4M
[06/01 21:33:53  16261s] OPERPROF:   Starting npPlace at level 2, MEM:8383.4M
[06/01 21:34:38  16306s] OPERPROF:   Finished npPlace at level 2, CPU:44.850, REAL:44.887, MEM:10863.6M
[06/01 21:34:38  16306s] OPERPROF: Finished npMain at level 1, CPU:45.360, REAL:45.405, MEM:9148.6M
[06/01 21:34:38  16306s] Iteration  9: Total net bbox = 1.337e+07 (6.45e+06 6.92e+06)
[06/01 21:34:38  16306s]               Est.  stn bbox = 1.454e+07 (7.01e+06 7.54e+06)
[06/01 21:34:38  16306s]               cpu = 0:00:49.7 real = 0:00:50.0 mem = 9148.6M
[06/01 21:34:43  16311s] Iteration 10: Total net bbox = 1.337e+07 (6.45e+06 6.92e+06)
[06/01 21:34:43  16311s]               Est.  stn bbox = 1.454e+07 (7.01e+06 7.54e+06)
[06/01 21:34:43  16311s]               cpu = 0:00:04.5 real = 0:00:05.0 mem = 9148.6M
[06/01 21:34:47  16315s] OPERPROF: Starting npMain at level 1, MEM:9148.6M
[06/01 21:34:47  16316s] OPERPROF:   Starting npPlace at level 2, MEM:9148.6M
[06/01 21:35:22  16350s] OPERPROF:   Finished npPlace at level 2, CPU:34.920, REAL:34.914, MEM:10862.8M
[06/01 21:35:22  16351s] OPERPROF: Finished npMain at level 1, CPU:35.440, REAL:35.432, MEM:9729.8M
[06/01 21:35:22  16351s] Legalizing MH Cells... 8 / 28 (level 11)
[06/01 21:35:22  16351s] OPERPROF: Starting CellHaloInit at level 1, MEM:9729.8M
[06/01 21:35:22  16351s] OPERPROF: Finished CellHaloInit at level 1, CPU:0.000, REAL:0.002, MEM:9729.8M
[06/01 21:35:22  16351s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=9729.8M, DRC: 0)
[06/01 21:35:22  16351s] 0 (out of 8) MH cells were successfully legalized.
[06/01 21:35:22  16351s] OPERPROF: Starting npCallHUMEst at level 1, MEM:9729.8M
[06/01 21:35:22  16351s] Starting Early Global Route rough congestion estimation: mem = 9729.8M
[06/01 21:35:22  16351s] (I)       Started Loading and Dumping File ( Curr Mem: 9729.75 MB )
[06/01 21:35:22  16351s] (I)       Reading DB...
[06/01 21:35:22  16351s] (I)       Read data from FE... (mem=9729.8M)
[06/01 21:35:22  16351s] (I)       Read nodes and places... (mem=9729.8M)
[06/01 21:35:23  16351s] (I)       Done Read nodes and places (cpu=0.060s, mem=9729.8M)
[06/01 21:35:23  16351s] (I)       Read nets... (mem=9729.8M)
[06/01 21:35:23  16351s] (I)       Done Read nets (cpu=0.140s, mem=9729.8M)
[06/01 21:35:23  16351s] (I)       Done Read data from FE (cpu=0.200s, mem=9729.8M)
[06/01 21:35:23  16351s] (I)       before initializing RouteDB syMemory usage = 9729.8 MB
[06/01 21:35:23  16351s] (I)       Print mode             : 2
[06/01 21:35:23  16351s] (I)       Stop if highly congested: false
[06/01 21:35:23  16351s] (I)       Honor MSV route constraint: false
[06/01 21:35:23  16351s] (I)       Maximum routing layer  : 9
[06/01 21:35:23  16351s] (I)       Minimum routing layer  : 2
[06/01 21:35:23  16351s] (I)       Supply scale factor H  : 1.00
[06/01 21:35:23  16351s] (I)       Supply scale factor V  : 1.00
[06/01 21:35:23  16351s] (I)       Tracks used by clock wire: 0
[06/01 21:35:23  16351s] (I)       Reverse direction      : 
[06/01 21:35:23  16351s] (I)       Honor partition pin guides: true
[06/01 21:35:23  16351s] (I)       Route selected nets only: false
[06/01 21:35:23  16351s] (I)       Route secondary PG pins: false
[06/01 21:35:23  16351s] (I)       Second PG max fanout   : 2147483647
[06/01 21:35:23  16351s] (I)       Assign partition pins  : false
[06/01 21:35:23  16351s] (I)       Support large GCell    : true
[06/01 21:35:23  16351s] (I)       Number of rows per GCell: 186
[06/01 21:35:23  16351s] (I)       Max num rows per GCell : 32
[06/01 21:35:23  16351s] (I)       Apply function for special wires: true
[06/01 21:35:23  16351s] (I)       Layer by layer blockage reading: true
[06/01 21:35:23  16351s] (I)       Offset calculation fix : true
[06/01 21:35:23  16351s] (I)       Route stripe layer range: 
[06/01 21:35:23  16351s] (I)       Honor partition fences : 
[06/01 21:35:23  16351s] (I)       Honor partition pin    : 
[06/01 21:35:23  16351s] (I)       Honor partition fences with feedthrough: 
[06/01 21:35:23  16351s] (I)       Counted 265475 PG shapes. We will not process PG shapes layer by layer.
[06/01 21:35:23  16351s] (I)       build grid graph
[06/01 21:35:23  16351s] (I)       build grid graph start
[06/01 21:35:23  16351s] [NR-eGR] Track table information for default rule: 
[06/01 21:35:23  16351s] [NR-eGR] M1 has no routable track
[06/01 21:35:23  16351s] [NR-eGR] M2 has single uniform track structure
[06/01 21:35:23  16351s] [NR-eGR] M3 has single uniform track structure
[06/01 21:35:23  16351s] [NR-eGR] M4 has single uniform track structure
[06/01 21:35:23  16351s] [NR-eGR] M5 has single uniform track structure
[06/01 21:35:23  16351s] [NR-eGR] M6 has single uniform track structure
[06/01 21:35:23  16351s] [NR-eGR] IA has single uniform track structure
[06/01 21:35:23  16351s] [NR-eGR] IB has single uniform track structure
[06/01 21:35:23  16351s] [NR-eGR] LB has single uniform track structure
[06/01 21:35:23  16351s] (I)       build grid graph end
[06/01 21:35:23  16351s] (I)       ===========================================================================
[06/01 21:35:23  16351s] (I)       == Report All Rule Vias ==
[06/01 21:35:23  16351s] (I)       ===========================================================================
[06/01 21:35:23  16351s] (I)        Via Rule : (Default)
[06/01 21:35:23  16351s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/01 21:35:23  16351s] (I)       ---------------------------------------------------------------------------
[06/01 21:35:23  16351s] (I)        1    3 : CDS_V12_1x1_VH              7 : CDS_V12_1x2_CENTER       
[06/01 21:35:23  16351s] (I)        2   40 : CDS_V23_1x1_HV             41 : CDS_V23_1x2_CENTER       
[06/01 21:35:23  16351s] (I)        3   95 : CDS_V34_1x1_VH             99 : CDS_V34_1x2_CENTER       
[06/01 21:35:23  16351s] (I)        4  156 : CDS_V45_1x1_HV            157 : CDS_V45_1x2_CENTER       
[06/01 21:35:23  16351s] (I)        5  211 : CDS_V56_1x1_VH            215 : CDS_V56_1x2_CENTER       
[06/01 21:35:23  16351s] (I)        6  271 : CDS_V67_1x1_HH            273 : CDS_V67_1x2_CENTER       
[06/01 21:35:23  16351s] (I)        7  291 : CDS_V78_1x1_HV            292 : CDS_V78_1x2_CENTER       
[06/01 21:35:23  16351s] (I)        8  298 : CDS_V89_1x1_VH            298 : CDS_V89_1x1_VH           
[06/01 21:35:23  16351s] (I)        9    0 : ---                         0 : ---                      
[06/01 21:35:23  16351s] (I)       ===========================================================================
[06/01 21:35:23  16351s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 9729.75 MB )
[06/01 21:35:23  16351s] (I)       Num PG vias on layer 1 : 0
[06/01 21:35:23  16351s] (I)       Num PG vias on layer 2 : 0
[06/01 21:35:23  16351s] (I)       Num PG vias on layer 3 : 0
[06/01 21:35:23  16351s] (I)       Num PG vias on layer 4 : 0
[06/01 21:35:23  16351s] (I)       Num PG vias on layer 5 : 0
[06/01 21:35:23  16351s] (I)       Num PG vias on layer 6 : 0
[06/01 21:35:23  16351s] (I)       Num PG vias on layer 7 : 0
[06/01 21:35:23  16351s] (I)       Num PG vias on layer 8 : 0
[06/01 21:35:23  16351s] (I)       Num PG vias on layer 9 : 0
[06/01 21:35:23  16351s] [NR-eGR] Read 339468 PG shapes
[06/01 21:35:23  16351s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 9729.75 MB )
[06/01 21:35:23  16351s] [NR-eGR] #Routing Blockages  : 0
[06/01 21:35:23  16351s] [NR-eGR] #Instance Blockages : 408354
[06/01 21:35:23  16351s] [NR-eGR] #PG Blockages       : 339468
[06/01 21:35:23  16351s] [NR-eGR] #Bump Blockages     : 0
[06/01 21:35:23  16351s] [NR-eGR] #Boundary Blockages : 0
[06/01 21:35:23  16351s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[06/01 21:35:23  16351s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/01 21:35:23  16351s] (I)       readDataFromPlaceDB
[06/01 21:35:23  16351s] (I)       Read net information..
[06/01 21:35:23  16351s] [NR-eGR] Read numTotalNets=71490  numIgnoredNets=0
[06/01 21:35:23  16351s] (I)       Read testcase time = 0.010 seconds
[06/01 21:35:23  16351s] 
[06/01 21:35:23  16351s] (I)       early_global_route_priority property id does not exist.
[06/01 21:35:23  16351s] (I)       Start initializing grid graph
[06/01 21:35:23  16351s] (I)       End initializing grid graph
[06/01 21:35:23  16351s] (I)       Model blockages into capacity
[06/01 21:35:23  16351s] (I)       Read Num Blocks=748074  Num Prerouted Wires=0  Num CS=0
[06/01 21:35:23  16351s] (I)       Started Modeling ( Curr Mem: 9729.75 MB )
[06/01 21:35:23  16351s] (I)       Started Modeling Layer 1 ( Curr Mem: 9729.75 MB )
[06/01 21:35:23  16351s] (I)       Started Modeling Layer 2 ( Curr Mem: 9729.75 MB )
[06/01 21:35:23  16351s] (I)       Layer 1 (H) : #blockages 240303 : #preroutes 0
[06/01 21:35:23  16351s] (I)       Finished Modeling Layer 2 ( CPU: 0.36 sec, Real: 0.36 sec, Curr Mem: 9729.75 MB )
[06/01 21:35:23  16351s] (I)       Started Modeling Layer 3 ( Curr Mem: 9729.75 MB )
[06/01 21:35:23  16352s] (I)       Layer 2 (V) : #blockages 62886 : #preroutes 0
[06/01 21:35:23  16352s] (I)       Finished Modeling Layer 3 ( CPU: 0.29 sec, Real: 0.29 sec, Curr Mem: 9729.75 MB )
[06/01 21:35:23  16352s] (I)       Started Modeling Layer 4 ( Curr Mem: 9729.75 MB )
[06/01 21:35:24  16352s] (I)       Layer 3 (H) : #blockages 48465 : #preroutes 0
[06/01 21:35:24  16352s] (I)       Finished Modeling Layer 4 ( CPU: 0.26 sec, Real: 0.27 sec, Curr Mem: 9729.75 MB )
[06/01 21:35:24  16352s] (I)       Started Modeling Layer 5 ( Curr Mem: 8174.75 MB )
[06/01 21:35:24  16352s] (I)       Layer 4 (V) : #blockages 257930 : #preroutes 0
[06/01 21:35:24  16352s] (I)       Finished Modeling Layer 5 ( CPU: 0.29 sec, Real: 0.29 sec, Curr Mem: 8174.75 MB )
[06/01 21:35:24  16352s] (I)       Started Modeling Layer 6 ( Curr Mem: 8174.75 MB )
[06/01 21:35:24  16352s] (I)       Layer 5 (H) : #blockages 23850 : #preroutes 0
[06/01 21:35:24  16352s] (I)       Finished Modeling Layer 6 ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 8174.75 MB )
[06/01 21:35:24  16352s] (I)       Started Modeling Layer 7 ( Curr Mem: 8174.75 MB )
[06/01 21:35:24  16352s] (I)       Layer 6 (H) : #blockages 87841 : #preroutes 0
[06/01 21:35:24  16352s] (I)       Finished Modeling Layer 7 ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 8174.75 MB )
[06/01 21:35:24  16352s] (I)       Started Modeling Layer 8 ( Curr Mem: 8174.75 MB )
[06/01 21:35:24  16353s] (I)       Layer 7 (V) : #blockages 23260 : #preroutes 0
[06/01 21:35:24  16353s] (I)       Finished Modeling Layer 8 ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 8174.75 MB )
[06/01 21:35:24  16353s] (I)       Started Modeling Layer 9 ( Curr Mem: 8174.75 MB )
[06/01 21:35:24  16353s] (I)       Layer 8 (H) : #blockages 3539 : #preroutes 0
[06/01 21:35:24  16353s] (I)       Finished Modeling Layer 9 ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 8174.75 MB )
[06/01 21:35:24  16353s] (I)       Finished Modeling ( CPU: 1.57 sec, Real: 1.57 sec, Curr Mem: 8174.75 MB )
[06/01 21:35:24  16353s] (I)       Number of ignored nets = 0
[06/01 21:35:24  16353s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/01 21:35:24  16353s] (I)       Number of clock nets = 2.  Ignored: No
[06/01 21:35:24  16353s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/01 21:35:24  16353s] (I)       Number of special nets = 0.  Ignored: Yes
[06/01 21:35:24  16353s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/01 21:35:24  16353s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/01 21:35:24  16353s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/01 21:35:24  16353s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/01 21:35:24  16353s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/01 21:35:24  16353s] [NR-eGR] WARNING: There are 69477 pins inside gCell located around position 8756.21 8295.40. This will make Early Global Router work slower, please verify if those pins are correctly placed.
[06/01 21:35:24  16353s] [NR-eGR] WARNING: There are 40890 pins inside gCell located around position 8794.61 8295.40. This will make Early Global Router work slower, please verify if those pins are correctly placed.
[06/01 21:35:24  16353s] (I)       Before initializing earlyGlobalRoute syMemory usage = 8174.8 MB
[06/01 21:35:24  16353s] (I)       Ndr track 0 does not exist
[06/01 21:35:24  16353s] (I)       Layer1  viaCost=100.00
[06/01 21:35:24  16353s] (I)       Layer2  viaCost=100.00
[06/01 21:35:24  16353s] (I)       Layer3  viaCost=100.00
[06/01 21:35:24  16353s] (I)       Layer4  viaCost=100.00
[06/01 21:35:24  16353s] (I)       Layer5  viaCost=100.00
[06/01 21:35:24  16353s] (I)       Layer6  viaCost=400.00
[06/01 21:35:24  16353s] (I)       Layer7  viaCost=100.00
[06/01 21:35:24  16353s] (I)       Layer8  viaCost=400.00
[06/01 21:35:24  16353s] (I)       ---------------------Grid Graph Info--------------------
[06/01 21:35:24  16353s] (I)       Routing area        : (0, 0) - (14461600, 14461600)
[06/01 21:35:24  16353s] (I)       Core area           : (115008, 115000) - (14346592, 14345800)
[06/01 21:35:24  16353s] (I)       Site width          :   136  (dbu)
[06/01 21:35:24  16353s] (I)       Row height          :  1200  (dbu)
[06/01 21:35:24  16353s] (I)       GCell width         : 38400  (dbu)
[06/01 21:35:24  16353s] (I)       GCell height        : 38400  (dbu)
[06/01 21:35:24  16353s] (I)       Grid                :   377   377     9
[06/01 21:35:24  16353s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9
[06/01 21:35:24  16353s] (I)       Vertical capacity   :     0     0 38400     0 38400     0     0 38400     0
[06/01 21:35:24  16353s] (I)       Horizontal capacity :     0 38400     0 38400     0 38400 38400     0 38400
[06/01 21:35:24  16353s] (I)       Default wire width  :    50    50    50    50    50    50   400   400  4000
[06/01 21:35:24  16353s] (I)       Default wire space  :    50    50    50    50    50    50   400   400  2000
[06/01 21:35:24  16353s] (I)       Default wire pitch  :   100   100   100   100   100   100   800   800  6000
[06/01 21:35:24  16353s] (I)       Default pitch size  :   100   100   100   100   100   100   800   800 10000
[06/01 21:35:24  16353s] (I)       First track coord   :     0   100   108   100   108   100   600   608  5000
[06/01 21:35:24  16353s] (I)       Num tracks per GCell: 384.00 384.00 384.00 384.00 384.00 384.00 48.00 48.00  3.84
[06/01 21:35:24  16353s] (I)       Total num of tracks :     0 144615 144615 144615 144615 144615 18077 18076  1446
[06/01 21:35:24  16353s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[06/01 21:35:24  16353s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[06/01 21:35:24  16353s] (I)       --------------------------------------------------------
[06/01 21:35:24  16353s] 
[06/01 21:35:24  16353s] [NR-eGR] ============ Routing rule table ============
[06/01 21:35:24  16353s] [NR-eGR] Rule id: 0  Nets: 70074 
[06/01 21:35:24  16353s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/01 21:35:24  16353s] (I)       Pitch:  L1=100  L2=100  L3=100  L4=100  L5=100  L6=100  L7=800  L8=800  L9=10000
[06/01 21:35:24  16353s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[06/01 21:35:24  16353s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[06/01 21:35:24  16353s] [NR-eGR] ========================================
[06/01 21:35:24  16353s] [NR-eGR] 
[06/01 21:35:24  16353s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/01 21:35:24  16353s] (I)       blocked tracks on layer2 : = 14891787 / 54519855 (27.31%)
[06/01 21:35:24  16353s] (I)       blocked tracks on layer3 : = 1713652 / 54519855 (3.14%)
[06/01 21:35:24  16353s] (I)       blocked tracks on layer4 : = 1697867 / 54519855 (3.11%)
[06/01 21:35:24  16353s] (I)       blocked tracks on layer5 : = 1683768 / 54519855 (3.09%)
[06/01 21:35:24  16353s] (I)       blocked tracks on layer6 : = 1673269 / 54519855 (3.07%)
[06/01 21:35:24  16353s] (I)       blocked tracks on layer7 : = 211918 / 6815029 (3.11%)
[06/01 21:35:24  16353s] (I)       blocked tracks on layer8 : = 220832 / 6814652 (3.24%)
[06/01 21:35:24  16353s] (I)       blocked tracks on layer9 : = 6629 / 545142 (1.22%)
[06/01 21:35:24  16353s] (I)       After initializing earlyGlobalRoute syMemory usage = 8180.4 MB
[06/01 21:35:24  16353s] (I)       Finished Loading and Dumping File ( CPU: 1.94 sec, Real: 1.94 sec, Curr Mem: 8180.45 MB )
[06/01 21:35:24  16353s] (I)       ============= Initialization =============
[06/01 21:35:24  16353s] (I)       numLocalWires=385684  numGlobalNetBranches=78806  numLocalNetBranches=114582
[06/01 21:35:24  16353s] (I)       totalPins=285568  totalGlobalPin=39410 (13.80%)
[06/01 21:35:24  16353s] (I)       Started Build MST ( Curr Mem: 8180.45 MB )
[06/01 21:35:24  16353s] (I)       Generate topology with single threads
[06/01 21:35:24  16353s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 8180.45 MB )
[06/01 21:35:24  16353s] (I)       total 2D Cap : 265975234 = (153170739 H, 112804495 V)
[06/01 21:35:24  16353s] (I)       ============  Phase 1a Route ============
[06/01 21:35:24  16353s] (I)       Started Phase 1a ( Curr Mem: 8180.45 MB )
[06/01 21:35:24  16353s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 8180.45 MB )
[06/01 21:35:24  16353s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 8180.45 MB )
[06/01 21:35:24  16353s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[06/01 21:35:24  16353s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 8180.45 MB )
[06/01 21:35:24  16353s] (I)       Usage: 314747 = (154488 H, 160259 V) = (0.10% H, 0.14% V) = (5.932e+06um H, 6.154e+06um V)
[06/01 21:35:24  16353s] (I)       
[06/01 21:35:24  16353s] (I)       ============  Phase 1b Route ============
[06/01 21:35:24  16353s] (I)       Started Phase 1b ( Curr Mem: 8180.45 MB )
[06/01 21:35:24  16353s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 8180.45 MB )
[06/01 21:35:24  16353s] (I)       Usage: 314773 = (154488 H, 160285 V) = (0.10% H, 0.14% V) = (5.932e+06um H, 6.155e+06um V)
[06/01 21:35:24  16353s] (I)       
[06/01 21:35:24  16353s] (I)       earlyGlobalRoute overflow: 0.07% H + 0.00% V
[06/01 21:35:24  16353s] 
[06/01 21:35:24  16353s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/01 21:35:24  16353s] Finished Early Global Route rough congestion estimation: mem = 8180.4M
[06/01 21:35:24  16353s] OPERPROF: Finished npCallHUMEst at level 1, CPU:2.040, REAL:2.046, MEM:8180.4M
[06/01 21:35:24  16353s] earlyGlobalRoute rough estimation gcell size 186 row height
[06/01 21:35:24  16353s] OPERPROF: Starting CDPad at level 1, MEM:8180.4M
[06/01 21:35:31  16360s] CDPadU 0.001 -> 0.001. R=0.000, N=66808, GS=226.800
[06/01 21:35:33  16361s] OPERPROF: Finished CDPad at level 1, CPU:8.500, REAL:8.500, MEM:8180.4M
[06/01 21:35:33  16361s] OPERPROF: Starting npMain at level 1, MEM:8180.4M
[06/01 21:35:33  16362s] OPERPROF:   Starting npPlace at level 2, MEM:8180.4M
[06/01 21:36:00  16388s] OPERPROF:   Finished npPlace at level 2, CPU:26.730, REAL:26.703, MEM:10728.4M
[06/01 21:36:00  16388s] OPERPROF: Finished npMain at level 1, CPU:27.240, REAL:27.226, MEM:9150.4M
[06/01 21:36:00  16388s] Global placement CDP skipped at cutLevel 11.
[06/01 21:36:00  16388s] Iteration 11: Total net bbox = 1.327e+07 (6.40e+06 6.87e+06)
[06/01 21:36:00  16388s]               Est.  stn bbox = 1.440e+07 (6.93e+06 7.47e+06)
[06/01 21:36:00  16388s]               cpu = 0:01:18 real = 0:01:17 mem = 9150.4M
[06/01 21:36:05  16393s] Legalizing MH Cells... 8 / 28 (level 12)
[06/01 21:36:05  16393s] OPERPROF: Starting CellHaloInit at level 1, MEM:9150.4M
[06/01 21:36:05  16393s] OPERPROF: Finished CellHaloInit at level 1, CPU:0.000, REAL:0.002, MEM:9150.4M
[06/01 21:36:05  16393s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=9150.4M, DRC: 0)
[06/01 21:36:05  16393s] 0 (out of 8) MH cells were successfully legalized.
[06/01 21:36:05  16393s] Iteration 12: Total net bbox = 1.327e+07 (6.40e+06 6.87e+06)
[06/01 21:36:05  16393s]               Est.  stn bbox = 1.440e+07 (6.93e+06 7.47e+06)
[06/01 21:36:05  16393s]               cpu = 0:00:04.5 real = 0:00:05.0 mem = 9150.4M
[06/01 21:36:09  16397s] OPERPROF: Starting npMain at level 1, MEM:9150.4M
[06/01 21:36:10  16398s] OPERPROF:   Starting npPlace at level 2, MEM:9150.4M
[06/01 21:36:53  16442s] OPERPROF:   Finished npPlace at level 2, CPU:43.780, REAL:43.734, MEM:10860.6M
[06/01 21:36:53  16442s] OPERPROF: Finished npMain at level 1, CPU:44.310, REAL:44.269, MEM:10175.6M
[06/01 21:36:53  16442s] Legalizing MH Cells... 8 / 28 (level 13)
[06/01 21:36:53  16442s] OPERPROF: Starting CellHaloInit at level 1, MEM:10175.6M
[06/01 21:36:53  16442s] OPERPROF: Finished CellHaloInit at level 1, CPU:0.000, REAL:0.002, MEM:10175.6M
[06/01 21:36:53  16442s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=10175.6M, DRC: 0)
[06/01 21:36:53  16442s] 0 (out of 8) MH cells were successfully legalized.
[06/01 21:36:53  16442s] OPERPROF: Starting npCallHUMEst at level 1, MEM:10175.6M
[06/01 21:36:53  16442s] Starting Early Global Route rough congestion estimation: mem = 10175.6M
[06/01 21:36:53  16442s] (I)       Started Loading and Dumping File ( Curr Mem: 10175.60 MB )
[06/01 21:36:53  16442s] (I)       Reading DB...
[06/01 21:36:53  16442s] (I)       Read data from FE... (mem=10175.6M)
[06/01 21:36:53  16442s] (I)       Read nodes and places... (mem=10175.6M)
[06/01 21:36:53  16442s] (I)       Done Read nodes and places (cpu=0.050s, mem=10175.6M)
[06/01 21:36:53  16442s] (I)       Read nets... (mem=10175.6M)
[06/01 21:36:54  16442s] (I)       Done Read nets (cpu=0.140s, mem=10175.6M)
[06/01 21:36:54  16442s] (I)       Done Read data from FE (cpu=0.190s, mem=10175.6M)
[06/01 21:36:54  16442s] (I)       before initializing RouteDB syMemory usage = 10175.6 MB
[06/01 21:36:54  16442s] (I)       Print mode             : 2
[06/01 21:36:54  16442s] (I)       Stop if highly congested: false
[06/01 21:36:54  16442s] (I)       Honor MSV route constraint: false
[06/01 21:36:54  16442s] (I)       Maximum routing layer  : 9
[06/01 21:36:54  16442s] (I)       Minimum routing layer  : 2
[06/01 21:36:54  16442s] (I)       Supply scale factor H  : 1.00
[06/01 21:36:54  16442s] (I)       Supply scale factor V  : 1.00
[06/01 21:36:54  16442s] (I)       Tracks used by clock wire: 0
[06/01 21:36:54  16442s] (I)       Reverse direction      : 
[06/01 21:36:54  16442s] (I)       Honor partition pin guides: true
[06/01 21:36:54  16442s] (I)       Route selected nets only: false
[06/01 21:36:54  16442s] (I)       Route secondary PG pins: false
[06/01 21:36:54  16442s] (I)       Second PG max fanout   : 2147483647
[06/01 21:36:54  16442s] (I)       Assign partition pins  : false
[06/01 21:36:54  16442s] (I)       Support large GCell    : true
[06/01 21:36:54  16442s] (I)       Number of rows per GCell: 93
[06/01 21:36:54  16442s] (I)       Max num rows per GCell : 32
[06/01 21:36:54  16442s] (I)       Apply function for special wires: true
[06/01 21:36:54  16442s] (I)       Layer by layer blockage reading: true
[06/01 21:36:54  16442s] (I)       Offset calculation fix : true
[06/01 21:36:54  16442s] (I)       Route stripe layer range: 
[06/01 21:36:54  16442s] (I)       Honor partition fences : 
[06/01 21:36:54  16442s] (I)       Honor partition pin    : 
[06/01 21:36:54  16442s] (I)       Honor partition fences with feedthrough: 
[06/01 21:36:54  16442s] (I)       Counted 265475 PG shapes. We will not process PG shapes layer by layer.
[06/01 21:36:54  16442s] (I)       build grid graph
[06/01 21:36:54  16442s] (I)       build grid graph start
[06/01 21:36:54  16442s] [NR-eGR] Track table information for default rule: 
[06/01 21:36:54  16442s] [NR-eGR] M1 has no routable track
[06/01 21:36:54  16442s] [NR-eGR] M2 has single uniform track structure
[06/01 21:36:54  16442s] [NR-eGR] M3 has single uniform track structure
[06/01 21:36:54  16442s] [NR-eGR] M4 has single uniform track structure
[06/01 21:36:54  16442s] [NR-eGR] M5 has single uniform track structure
[06/01 21:36:54  16442s] [NR-eGR] M6 has single uniform track structure
[06/01 21:36:54  16442s] [NR-eGR] IA has single uniform track structure
[06/01 21:36:54  16442s] [NR-eGR] IB has single uniform track structure
[06/01 21:36:54  16442s] [NR-eGR] LB has single uniform track structure
[06/01 21:36:54  16442s] (I)       build grid graph end
[06/01 21:36:54  16442s] (I)       ===========================================================================
[06/01 21:36:54  16442s] (I)       == Report All Rule Vias ==
[06/01 21:36:54  16442s] (I)       ===========================================================================
[06/01 21:36:54  16442s] (I)        Via Rule : (Default)
[06/01 21:36:54  16442s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/01 21:36:54  16442s] (I)       ---------------------------------------------------------------------------
[06/01 21:36:54  16442s] (I)        1    3 : CDS_V12_1x1_VH              7 : CDS_V12_1x2_CENTER       
[06/01 21:36:54  16442s] (I)        2   40 : CDS_V23_1x1_HV             41 : CDS_V23_1x2_CENTER       
[06/01 21:36:54  16442s] (I)        3   95 : CDS_V34_1x1_VH             99 : CDS_V34_1x2_CENTER       
[06/01 21:36:54  16442s] (I)        4  156 : CDS_V45_1x1_HV            157 : CDS_V45_1x2_CENTER       
[06/01 21:36:54  16442s] (I)        5  211 : CDS_V56_1x1_VH            215 : CDS_V56_1x2_CENTER       
[06/01 21:36:54  16442s] (I)        6  271 : CDS_V67_1x1_HH            273 : CDS_V67_1x2_CENTER       
[06/01 21:36:54  16442s] (I)        7  291 : CDS_V78_1x1_HV            292 : CDS_V78_1x2_CENTER       
[06/01 21:36:54  16442s] (I)        8  298 : CDS_V89_1x1_VH            298 : CDS_V89_1x1_VH           
[06/01 21:36:54  16442s] (I)        9    0 : ---                         0 : ---                      
[06/01 21:36:54  16442s] (I)       ===========================================================================
[06/01 21:36:54  16442s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 10175.60 MB )
[06/01 21:36:54  16442s] (I)       Num PG vias on layer 1 : 0
[06/01 21:36:54  16442s] (I)       Num PG vias on layer 2 : 0
[06/01 21:36:54  16442s] (I)       Num PG vias on layer 3 : 0
[06/01 21:36:54  16442s] (I)       Num PG vias on layer 4 : 0
[06/01 21:36:54  16442s] (I)       Num PG vias on layer 5 : 0
[06/01 21:36:54  16442s] (I)       Num PG vias on layer 6 : 0
[06/01 21:36:54  16442s] (I)       Num PG vias on layer 7 : 0
[06/01 21:36:54  16442s] (I)       Num PG vias on layer 8 : 0
[06/01 21:36:54  16442s] (I)       Num PG vias on layer 9 : 0
[06/01 21:36:54  16442s] [NR-eGR] Read 339468 PG shapes
[06/01 21:36:54  16442s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 10175.60 MB )
[06/01 21:36:54  16442s] [NR-eGR] #Routing Blockages  : 0
[06/01 21:36:54  16442s] [NR-eGR] #Instance Blockages : 408354
[06/01 21:36:54  16442s] [NR-eGR] #PG Blockages       : 339468
[06/01 21:36:54  16442s] [NR-eGR] #Bump Blockages     : 0
[06/01 21:36:54  16442s] [NR-eGR] #Boundary Blockages : 0
[06/01 21:36:54  16442s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[06/01 21:36:54  16442s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/01 21:36:54  16442s] (I)       readDataFromPlaceDB
[06/01 21:36:54  16442s] (I)       Read net information..
[06/01 21:36:54  16442s] [NR-eGR] Read numTotalNets=71490  numIgnoredNets=0
[06/01 21:36:54  16442s] (I)       Read testcase time = 0.020 seconds
[06/01 21:36:54  16442s] 
[06/01 21:36:54  16442s] (I)       early_global_route_priority property id does not exist.
[06/01 21:36:54  16442s] (I)       Start initializing grid graph
[06/01 21:36:54  16442s] (I)       End initializing grid graph
[06/01 21:36:54  16442s] (I)       Model blockages into capacity
[06/01 21:36:54  16442s] (I)       Read Num Blocks=748074  Num Prerouted Wires=0  Num CS=0
[06/01 21:36:54  16442s] (I)       Started Modeling ( Curr Mem: 10175.60 MB )
[06/01 21:36:54  16442s] (I)       Started Modeling Layer 1 ( Curr Mem: 10175.60 MB )
[06/01 21:36:54  16442s] (I)       Started Modeling Layer 2 ( Curr Mem: 10175.60 MB )
[06/01 21:36:54  16442s] (I)       Layer 1 (H) : #blockages 240303 : #preroutes 0
[06/01 21:36:54  16442s] (I)       Finished Modeling Layer 2 ( CPU: 0.33 sec, Real: 0.34 sec, Curr Mem: 10175.60 MB )
[06/01 21:36:54  16442s] (I)       Started Modeling Layer 3 ( Curr Mem: 9198.60 MB )
[06/01 21:36:54  16443s] (I)       Layer 2 (V) : #blockages 62886 : #preroutes 0
[06/01 21:36:54  16443s] (I)       Finished Modeling Layer 3 ( CPU: 0.30 sec, Real: 0.29 sec, Curr Mem: 9198.60 MB )
[06/01 21:36:54  16443s] (I)       Started Modeling Layer 4 ( Curr Mem: 9198.60 MB )
[06/01 21:36:55  16443s] (I)       Layer 3 (H) : #blockages 48465 : #preroutes 0
[06/01 21:36:55  16443s] (I)       Finished Modeling Layer 4 ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 9198.60 MB )
[06/01 21:36:55  16443s] (I)       Started Modeling Layer 5 ( Curr Mem: 9198.60 MB )
[06/01 21:36:55  16443s] (I)       Layer 4 (V) : #blockages 257930 : #preroutes 0
[06/01 21:36:55  16443s] (I)       Finished Modeling Layer 5 ( CPU: 0.29 sec, Real: 0.29 sec, Curr Mem: 9198.60 MB )
[06/01 21:36:55  16443s] (I)       Started Modeling Layer 6 ( Curr Mem: 9198.60 MB )
[06/01 21:36:55  16443s] (I)       Layer 5 (H) : #blockages 23850 : #preroutes 0
[06/01 21:36:55  16443s] (I)       Finished Modeling Layer 6 ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 9198.60 MB )
[06/01 21:36:55  16443s] (I)       Started Modeling Layer 7 ( Curr Mem: 9198.60 MB )
[06/01 21:36:55  16443s] (I)       Layer 6 (H) : #blockages 87841 : #preroutes 0
[06/01 21:36:55  16443s] (I)       Finished Modeling Layer 7 ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 9198.60 MB )
[06/01 21:36:55  16443s] (I)       Started Modeling Layer 8 ( Curr Mem: 9198.60 MB )
[06/01 21:36:55  16444s] (I)       Layer 7 (V) : #blockages 23260 : #preroutes 0
[06/01 21:36:55  16444s] (I)       Finished Modeling Layer 8 ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 9198.60 MB )
[06/01 21:36:55  16444s] (I)       Started Modeling Layer 9 ( Curr Mem: 9198.60 MB )
[06/01 21:36:55  16444s] (I)       Layer 8 (H) : #blockages 3539 : #preroutes 0
[06/01 21:36:55  16444s] (I)       Finished Modeling Layer 9 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 9198.60 MB )
[06/01 21:36:55  16444s] (I)       Finished Modeling ( CPU: 1.55 sec, Real: 1.55 sec, Curr Mem: 8174.60 MB )
[06/01 21:36:55  16444s] (I)       Number of ignored nets = 0
[06/01 21:36:55  16444s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/01 21:36:55  16444s] (I)       Number of clock nets = 2.  Ignored: No
[06/01 21:36:55  16444s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/01 21:36:55  16444s] (I)       Number of special nets = 0.  Ignored: Yes
[06/01 21:36:55  16444s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/01 21:36:55  16444s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/01 21:36:55  16444s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/01 21:36:55  16444s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/01 21:36:55  16444s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/01 21:36:55  16444s] (I)       Before initializing earlyGlobalRoute syMemory usage = 8174.6 MB
[06/01 21:36:55  16444s] (I)       Ndr track 0 does not exist
[06/01 21:36:55  16444s] (I)       Layer1  viaCost=100.00
[06/01 21:36:55  16444s] (I)       Layer2  viaCost=100.00
[06/01 21:36:55  16444s] (I)       Layer3  viaCost=100.00
[06/01 21:36:55  16444s] (I)       Layer4  viaCost=100.00
[06/01 21:36:55  16444s] (I)       Layer5  viaCost=100.00
[06/01 21:36:55  16444s] (I)       Layer6  viaCost=400.00
[06/01 21:36:55  16444s] (I)       Layer7  viaCost=100.00
[06/01 21:36:55  16444s] (I)       Layer8  viaCost=400.00
[06/01 21:36:55  16444s] (I)       ---------------------Grid Graph Info--------------------
[06/01 21:36:55  16444s] (I)       Routing area        : (0, 0) - (14461600, 14461600)
[06/01 21:36:55  16444s] (I)       Core area           : (115008, 115000) - (14346592, 14345800)
[06/01 21:36:55  16444s] (I)       Site width          :   136  (dbu)
[06/01 21:36:55  16444s] (I)       Row height          :  1200  (dbu)
[06/01 21:36:55  16444s] (I)       GCell width         : 38400  (dbu)
[06/01 21:36:55  16444s] (I)       GCell height        : 38400  (dbu)
[06/01 21:36:55  16444s] (I)       Grid                :   377   377     9
[06/01 21:36:55  16444s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9
[06/01 21:36:55  16444s] (I)       Vertical capacity   :     0     0 38400     0 38400     0     0 38400     0
[06/01 21:36:55  16444s] (I)       Horizontal capacity :     0 38400     0 38400     0 38400 38400     0 38400
[06/01 21:36:55  16444s] (I)       Default wire width  :    50    50    50    50    50    50   400   400  4000
[06/01 21:36:55  16444s] (I)       Default wire space  :    50    50    50    50    50    50   400   400  2000
[06/01 21:36:55  16444s] (I)       Default wire pitch  :   100   100   100   100   100   100   800   800  6000
[06/01 21:36:55  16444s] (I)       Default pitch size  :   100   100   100   100   100   100   800   800 10000
[06/01 21:36:55  16444s] (I)       First track coord   :     0   100   108   100   108   100   600   608  5000
[06/01 21:36:55  16444s] (I)       Num tracks per GCell: 384.00 384.00 384.00 384.00 384.00 384.00 48.00 48.00  3.84
[06/01 21:36:55  16444s] (I)       Total num of tracks :     0 144615 144615 144615 144615 144615 18077 18076  1446
[06/01 21:36:55  16444s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[06/01 21:36:55  16444s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[06/01 21:36:55  16444s] (I)       --------------------------------------------------------
[06/01 21:36:55  16444s] 
[06/01 21:36:55  16444s] [NR-eGR] ============ Routing rule table ============
[06/01 21:36:55  16444s] [NR-eGR] Rule id: 0  Nets: 70074 
[06/01 21:36:55  16444s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/01 21:36:55  16444s] (I)       Pitch:  L1=100  L2=100  L3=100  L4=100  L5=100  L6=100  L7=800  L8=800  L9=10000
[06/01 21:36:55  16444s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[06/01 21:36:55  16444s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[06/01 21:36:55  16444s] [NR-eGR] ========================================
[06/01 21:36:55  16444s] [NR-eGR] 
[06/01 21:36:55  16444s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/01 21:36:55  16444s] (I)       blocked tracks on layer2 : = 14923774 / 54519855 (27.37%)
[06/01 21:36:55  16444s] (I)       blocked tracks on layer3 : = 1756022 / 54519855 (3.22%)
[06/01 21:36:55  16444s] (I)       blocked tracks on layer4 : = 1742594 / 54519855 (3.20%)
[06/01 21:36:55  16444s] (I)       blocked tracks on layer5 : = 1683768 / 54519855 (3.09%)
[06/01 21:36:55  16444s] (I)       blocked tracks on layer6 : = 1673269 / 54519855 (3.07%)
[06/01 21:36:55  16444s] (I)       blocked tracks on layer7 : = 211918 / 6815029 (3.11%)
[06/01 21:36:55  16444s] (I)       blocked tracks on layer8 : = 220832 / 6814652 (3.24%)
[06/01 21:36:55  16444s] (I)       blocked tracks on layer9 : = 6629 / 545142 (1.22%)
[06/01 21:36:55  16444s] (I)       After initializing earlyGlobalRoute syMemory usage = 8180.3 MB
[06/01 21:36:55  16444s] (I)       Finished Loading and Dumping File ( CPU: 1.92 sec, Real: 1.92 sec, Curr Mem: 8180.30 MB )
[06/01 21:36:55  16444s] (I)       ============= Initialization =============
[06/01 21:36:55  16444s] (I)       numLocalWires=383992  numGlobalNetBranches=86326  numLocalNetBranches=105951
[06/01 21:36:55  16444s] (I)       totalPins=285568  totalGlobalPin=40933 (14.33%)
[06/01 21:36:55  16444s] (I)       Started Build MST ( Curr Mem: 8180.30 MB )
[06/01 21:36:55  16444s] (I)       Generate topology with single threads
[06/01 21:36:55  16444s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 8180.30 MB )
[06/01 21:36:55  16444s] (I)       total 2D Cap : 265885218 = (153113599 H, 112771619 V)
[06/01 21:36:55  16444s] (I)       ============  Phase 1a Route ============
[06/01 21:36:55  16444s] (I)       Started Phase 1a ( Curr Mem: 8180.30 MB )
[06/01 21:36:55  16444s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 8180.30 MB )
[06/01 21:36:55  16444s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 8180.30 MB )
[06/01 21:36:55  16444s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[06/01 21:36:55  16444s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 8180.30 MB )
[06/01 21:36:55  16444s] (I)       Usage: 320122 = (158618 H, 161504 V) = (0.10% H, 0.14% V) = (6.091e+06um H, 6.202e+06um V)
[06/01 21:36:55  16444s] (I)       
[06/01 21:36:55  16444s] (I)       ============  Phase 1b Route ============
[06/01 21:36:55  16444s] (I)       Started Phase 1b ( Curr Mem: 8180.30 MB )
[06/01 21:36:55  16444s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 8180.30 MB )
[06/01 21:36:55  16444s] (I)       Usage: 320148 = (158618 H, 161530 V) = (0.10% H, 0.14% V) = (6.091e+06um H, 6.203e+06um V)
[06/01 21:36:55  16444s] (I)       
[06/01 21:36:55  16444s] (I)       earlyGlobalRoute overflow: 0.12% H + 0.00% V
[06/01 21:36:55  16444s] 
[06/01 21:36:55  16444s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/01 21:36:55  16444s] Finished Early Global Route rough congestion estimation: mem = 8180.3M
[06/01 21:36:55  16444s] OPERPROF: Finished npCallHUMEst at level 1, CPU:2.030, REAL:2.025, MEM:8180.3M
[06/01 21:36:55  16444s] earlyGlobalRoute rough estimation gcell size 93 row height
[06/01 21:36:55  16444s] OPERPROF: Starting CDPad at level 1, MEM:8180.3M
[06/01 21:37:03  16451s] CDPadU 0.001 -> 0.001. R=0.000, N=66808, GS=115.200
[06/01 21:37:04  16452s] OPERPROF: Finished CDPad at level 1, CPU:8.770, REAL:8.773, MEM:8180.3M
[06/01 21:37:04  16452s] OPERPROF: Starting npMain at level 1, MEM:8180.3M
[06/01 21:37:05  16453s] OPERPROF:   Starting npPlace at level 2, MEM:8180.3M
[06/01 21:37:31  16480s] OPERPROF:   Finished npPlace at level 2, CPU:26.730, REAL:26.708, MEM:10732.3M
[06/01 21:37:31  16480s] OPERPROF: Finished npMain at level 1, CPU:27.260, REAL:27.240, MEM:9154.3M
[06/01 21:37:31  16480s] Global placement CDP skipped at cutLevel 13.
[06/01 21:37:32  16480s] Iteration 13: Total net bbox = 1.345e+07 (6.56e+06 6.89e+06)
[06/01 21:37:32  16480s]               Est.  stn bbox = 1.461e+07 (7.12e+06 7.49e+06)
[06/01 21:37:32  16480s]               cpu = 0:01:27 real = 0:01:27 mem = 9154.3M
[06/01 21:37:36  16484s] Legalizing MH Cells... 24 / 28 (level 14)
[06/01 21:37:36  16484s] OPERPROF: Starting CellHaloInit at level 1, MEM:9154.3M
[06/01 21:37:36  16484s] OPERPROF: Finished CellHaloInit at level 1, CPU:0.000, REAL:0.002, MEM:9154.3M
[06/01 21:37:36  16484s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=9154.3M, DRC: 0)
[06/01 21:37:36  16484s] 0 (out of 24) MH cells were successfully legalized.
[06/01 21:37:36  16484s] Iteration 14: Total net bbox = 1.345e+07 (6.56e+06 6.89e+06)
[06/01 21:37:36  16484s]               Est.  stn bbox = 1.461e+07 (7.12e+06 7.49e+06)
[06/01 21:37:36  16484s]               cpu = 0:00:04.3 real = 0:00:04.0 mem = 9154.3M
[06/01 21:37:40  16488s] OPERPROF: Starting npMain at level 1, MEM:9154.3M
[06/01 21:37:40  16489s] OPERPROF:   Starting npPlace at level 2, MEM:9154.3M
[06/01 21:38:27  16535s] OPERPROF:   Finished npPlace at level 2, CPU:46.230, REAL:46.236, MEM:10869.5M
[06/01 21:38:27  16535s] OPERPROF: Finished npMain at level 1, CPU:46.740, REAL:46.751, MEM:10183.5M
[06/01 21:38:27  16535s] Legalizing MH Cells... 28 / 28 (level 15)
[06/01 21:38:27  16535s] OPERPROF: Starting CellHaloInit at level 1, MEM:10183.5M
[06/01 21:38:27  16535s] OPERPROF: Finished CellHaloInit at level 1, CPU:0.000, REAL:0.002, MEM:10183.5M
[06/01 21:38:27  16535s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=10183.5M, DRC: 0)
[06/01 21:38:27  16535s] 0 (out of 28) MH cells were successfully legalized.
[06/01 21:38:27  16535s] OPERPROF: Starting npCallHUMEst at level 1, MEM:10183.5M
[06/01 21:38:27  16535s] Starting Early Global Route rough congestion estimation: mem = 10183.5M
[06/01 21:38:27  16535s] (I)       Started Loading and Dumping File ( Curr Mem: 10183.45 MB )
[06/01 21:38:27  16535s] (I)       Reading DB...
[06/01 21:38:27  16535s] (I)       Read data from FE... (mem=10183.5M)
[06/01 21:38:27  16535s] (I)       Read nodes and places... (mem=10183.5M)
[06/01 21:38:27  16535s] (I)       Done Read nodes and places (cpu=0.050s, mem=10183.5M)
[06/01 21:38:27  16535s] (I)       Read nets... (mem=10183.5M)
[06/01 21:38:27  16535s] (I)       Done Read nets (cpu=0.140s, mem=10183.5M)
[06/01 21:38:27  16535s] (I)       Done Read data from FE (cpu=0.190s, mem=10183.5M)
[06/01 21:38:27  16535s] (I)       before initializing RouteDB syMemory usage = 10183.5 MB
[06/01 21:38:27  16535s] (I)       Print mode             : 2
[06/01 21:38:27  16535s] (I)       Stop if highly congested: false
[06/01 21:38:27  16535s] (I)       Honor MSV route constraint: false
[06/01 21:38:27  16535s] (I)       Maximum routing layer  : 9
[06/01 21:38:27  16535s] (I)       Minimum routing layer  : 2
[06/01 21:38:27  16535s] (I)       Supply scale factor H  : 1.00
[06/01 21:38:27  16535s] (I)       Supply scale factor V  : 1.00
[06/01 21:38:27  16535s] (I)       Tracks used by clock wire: 0
[06/01 21:38:27  16535s] (I)       Reverse direction      : 
[06/01 21:38:27  16535s] (I)       Honor partition pin guides: true
[06/01 21:38:27  16535s] (I)       Route selected nets only: false
[06/01 21:38:27  16535s] (I)       Route secondary PG pins: false
[06/01 21:38:27  16535s] (I)       Second PG max fanout   : 2147483647
[06/01 21:38:27  16535s] (I)       Assign partition pins  : false
[06/01 21:38:27  16535s] (I)       Support large GCell    : true
[06/01 21:38:27  16535s] (I)       Number of rows per GCell: 47
[06/01 21:38:27  16535s] (I)       Max num rows per GCell : 32
[06/01 21:38:27  16535s] (I)       Apply function for special wires: true
[06/01 21:38:27  16535s] (I)       Layer by layer blockage reading: true
[06/01 21:38:27  16535s] (I)       Offset calculation fix : true
[06/01 21:38:27  16535s] (I)       Route stripe layer range: 
[06/01 21:38:27  16535s] (I)       Honor partition fences : 
[06/01 21:38:27  16535s] (I)       Honor partition pin    : 
[06/01 21:38:27  16535s] (I)       Honor partition fences with feedthrough: 
[06/01 21:38:27  16535s] (I)       Counted 265475 PG shapes. We will not process PG shapes layer by layer.
[06/01 21:38:27  16535s] (I)       build grid graph
[06/01 21:38:27  16535s] (I)       build grid graph start
[06/01 21:38:27  16535s] [NR-eGR] Track table information for default rule: 
[06/01 21:38:27  16535s] [NR-eGR] M1 has no routable track
[06/01 21:38:27  16535s] [NR-eGR] M2 has single uniform track structure
[06/01 21:38:27  16535s] [NR-eGR] M3 has single uniform track structure
[06/01 21:38:27  16535s] [NR-eGR] M4 has single uniform track structure
[06/01 21:38:27  16535s] [NR-eGR] M5 has single uniform track structure
[06/01 21:38:27  16535s] [NR-eGR] M6 has single uniform track structure
[06/01 21:38:27  16535s] [NR-eGR] IA has single uniform track structure
[06/01 21:38:27  16535s] [NR-eGR] IB has single uniform track structure
[06/01 21:38:27  16535s] [NR-eGR] LB has single uniform track structure
[06/01 21:38:27  16535s] (I)       build grid graph end
[06/01 21:38:27  16535s] (I)       ===========================================================================
[06/01 21:38:27  16535s] (I)       == Report All Rule Vias ==
[06/01 21:38:27  16535s] (I)       ===========================================================================
[06/01 21:38:27  16535s] (I)        Via Rule : (Default)
[06/01 21:38:27  16535s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/01 21:38:27  16535s] (I)       ---------------------------------------------------------------------------
[06/01 21:38:27  16535s] (I)        1    3 : CDS_V12_1x1_VH              7 : CDS_V12_1x2_CENTER       
[06/01 21:38:27  16535s] (I)        2   40 : CDS_V23_1x1_HV             41 : CDS_V23_1x2_CENTER       
[06/01 21:38:27  16535s] (I)        3   95 : CDS_V34_1x1_VH             99 : CDS_V34_1x2_CENTER       
[06/01 21:38:27  16535s] (I)        4  156 : CDS_V45_1x1_HV            157 : CDS_V45_1x2_CENTER       
[06/01 21:38:27  16535s] (I)        5  211 : CDS_V56_1x1_VH            215 : CDS_V56_1x2_CENTER       
[06/01 21:38:27  16535s] (I)        6  271 : CDS_V67_1x1_HH            273 : CDS_V67_1x2_CENTER       
[06/01 21:38:27  16535s] (I)        7  291 : CDS_V78_1x1_HV            292 : CDS_V78_1x2_CENTER       
[06/01 21:38:27  16535s] (I)        8  298 : CDS_V89_1x1_VH            298 : CDS_V89_1x1_VH           
[06/01 21:38:27  16535s] (I)        9    0 : ---                         0 : ---                      
[06/01 21:38:27  16535s] (I)       ===========================================================================
[06/01 21:38:27  16535s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 10183.45 MB )
[06/01 21:38:27  16535s] (I)       Num PG vias on layer 1 : 0
[06/01 21:38:27  16535s] (I)       Num PG vias on layer 2 : 0
[06/01 21:38:27  16535s] (I)       Num PG vias on layer 3 : 0
[06/01 21:38:27  16535s] (I)       Num PG vias on layer 4 : 0
[06/01 21:38:27  16535s] (I)       Num PG vias on layer 5 : 0
[06/01 21:38:27  16535s] (I)       Num PG vias on layer 6 : 0
[06/01 21:38:27  16535s] (I)       Num PG vias on layer 7 : 0
[06/01 21:38:27  16535s] (I)       Num PG vias on layer 8 : 0
[06/01 21:38:27  16535s] (I)       Num PG vias on layer 9 : 0
[06/01 21:38:27  16535s] [NR-eGR] Read 339468 PG shapes
[06/01 21:38:27  16535s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 10183.45 MB )
[06/01 21:38:27  16535s] [NR-eGR] #Routing Blockages  : 0
[06/01 21:38:27  16535s] [NR-eGR] #Instance Blockages : 408354
[06/01 21:38:27  16535s] [NR-eGR] #PG Blockages       : 339468
[06/01 21:38:27  16535s] [NR-eGR] #Bump Blockages     : 0
[06/01 21:38:27  16535s] [NR-eGR] #Boundary Blockages : 0
[06/01 21:38:27  16535s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[06/01 21:38:27  16535s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/01 21:38:27  16535s] (I)       readDataFromPlaceDB
[06/01 21:38:27  16535s] (I)       Read net information..
[06/01 21:38:27  16535s] [NR-eGR] Read numTotalNets=71490  numIgnoredNets=0
[06/01 21:38:27  16535s] (I)       Read testcase time = 0.010 seconds
[06/01 21:38:27  16535s] 
[06/01 21:38:27  16535s] (I)       early_global_route_priority property id does not exist.
[06/01 21:38:27  16535s] (I)       Start initializing grid graph
[06/01 21:38:27  16535s] (I)       End initializing grid graph
[06/01 21:38:27  16535s] (I)       Model blockages into capacity
[06/01 21:38:27  16535s] (I)       Read Num Blocks=748074  Num Prerouted Wires=0  Num CS=0
[06/01 21:38:27  16535s] (I)       Started Modeling ( Curr Mem: 10183.45 MB )
[06/01 21:38:27  16535s] (I)       Started Modeling Layer 1 ( Curr Mem: 10183.45 MB )
[06/01 21:38:27  16535s] (I)       Started Modeling Layer 2 ( Curr Mem: 10183.45 MB )
[06/01 21:38:28  16536s] (I)       Layer 1 (H) : #blockages 240303 : #preroutes 0
[06/01 21:38:28  16536s] (I)       Finished Modeling Layer 2 ( CPU: 0.32 sec, Real: 0.33 sec, Curr Mem: 10183.45 MB )
[06/01 21:38:28  16536s] (I)       Started Modeling Layer 3 ( Curr Mem: 9212.45 MB )
[06/01 21:38:28  16536s] (I)       Layer 2 (V) : #blockages 62886 : #preroutes 0
[06/01 21:38:28  16536s] (I)       Finished Modeling Layer 3 ( CPU: 0.29 sec, Real: 0.28 sec, Curr Mem: 9212.45 MB )
[06/01 21:38:28  16536s] (I)       Started Modeling Layer 4 ( Curr Mem: 9212.45 MB )
[06/01 21:38:28  16536s] (I)       Layer 3 (H) : #blockages 48465 : #preroutes 0
[06/01 21:38:28  16536s] (I)       Finished Modeling Layer 4 ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 9212.45 MB )
[06/01 21:38:28  16536s] (I)       Started Modeling Layer 5 ( Curr Mem: 9212.45 MB )
[06/01 21:38:28  16537s] (I)       Layer 4 (V) : #blockages 257930 : #preroutes 0
[06/01 21:38:28  16537s] (I)       Finished Modeling Layer 5 ( CPU: 0.29 sec, Real: 0.29 sec, Curr Mem: 9212.45 MB )
[06/01 21:38:28  16537s] (I)       Started Modeling Layer 6 ( Curr Mem: 9212.45 MB )
[06/01 21:38:29  16537s] (I)       Layer 5 (H) : #blockages 23850 : #preroutes 0
[06/01 21:38:29  16537s] (I)       Finished Modeling Layer 6 ( CPU: 0.26 sec, Real: 0.27 sec, Curr Mem: 9212.45 MB )
[06/01 21:38:29  16537s] (I)       Started Modeling Layer 7 ( Curr Mem: 9212.45 MB )
[06/01 21:38:29  16537s] (I)       Layer 6 (H) : #blockages 87841 : #preroutes 0
[06/01 21:38:29  16537s] (I)       Finished Modeling Layer 7 ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 9212.45 MB )
[06/01 21:38:29  16537s] (I)       Started Modeling Layer 8 ( Curr Mem: 9212.45 MB )
[06/01 21:38:29  16537s] (I)       Layer 7 (V) : #blockages 23260 : #preroutes 0
[06/01 21:38:29  16537s] (I)       Finished Modeling Layer 8 ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 9212.45 MB )
[06/01 21:38:29  16537s] (I)       Started Modeling Layer 9 ( Curr Mem: 8183.45 MB )
[06/01 21:38:29  16537s] (I)       Layer 8 (H) : #blockages 3539 : #preroutes 0
[06/01 21:38:29  16537s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 8183.45 MB )
[06/01 21:38:29  16537s] (I)       Finished Modeling ( CPU: 1.52 sec, Real: 1.53 sec, Curr Mem: 8183.45 MB )
[06/01 21:38:29  16537s] (I)       Number of ignored nets = 0
[06/01 21:38:29  16537s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/01 21:38:29  16537s] (I)       Number of clock nets = 2.  Ignored: No
[06/01 21:38:29  16537s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/01 21:38:29  16537s] (I)       Number of special nets = 0.  Ignored: Yes
[06/01 21:38:29  16537s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/01 21:38:29  16537s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/01 21:38:29  16537s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/01 21:38:29  16537s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/01 21:38:29  16537s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/01 21:38:29  16537s] (I)       Before initializing earlyGlobalRoute syMemory usage = 8183.5 MB
[06/01 21:38:29  16537s] (I)       Ndr track 0 does not exist
[06/01 21:38:29  16537s] (I)       Layer1  viaCost=100.00
[06/01 21:38:29  16537s] (I)       Layer2  viaCost=100.00
[06/01 21:38:29  16537s] (I)       Layer3  viaCost=100.00
[06/01 21:38:29  16537s] (I)       Layer4  viaCost=100.00
[06/01 21:38:29  16537s] (I)       Layer5  viaCost=100.00
[06/01 21:38:29  16537s] (I)       Layer6  viaCost=400.00
[06/01 21:38:29  16537s] (I)       Layer7  viaCost=100.00
[06/01 21:38:29  16537s] (I)       Layer8  viaCost=400.00
[06/01 21:38:29  16537s] (I)       ---------------------Grid Graph Info--------------------
[06/01 21:38:29  16537s] (I)       Routing area        : (0, 0) - (14461600, 14461600)
[06/01 21:38:29  16537s] (I)       Core area           : (115008, 115000) - (14346592, 14345800)
[06/01 21:38:29  16537s] (I)       Site width          :   136  (dbu)
[06/01 21:38:29  16537s] (I)       Row height          :  1200  (dbu)
[06/01 21:38:29  16537s] (I)       GCell width         : 38400  (dbu)
[06/01 21:38:29  16537s] (I)       GCell height        : 38400  (dbu)
[06/01 21:38:29  16537s] (I)       Grid                :   377   377     9
[06/01 21:38:29  16537s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9
[06/01 21:38:29  16537s] (I)       Vertical capacity   :     0     0 38400     0 38400     0     0 38400     0
[06/01 21:38:29  16537s] (I)       Horizontal capacity :     0 38400     0 38400     0 38400 38400     0 38400
[06/01 21:38:29  16537s] (I)       Default wire width  :    50    50    50    50    50    50   400   400  4000
[06/01 21:38:29  16537s] (I)       Default wire space  :    50    50    50    50    50    50   400   400  2000
[06/01 21:38:29  16537s] (I)       Default wire pitch  :   100   100   100   100   100   100   800   800  6000
[06/01 21:38:29  16537s] (I)       Default pitch size  :   100   100   100   100   100   100   800   800 10000
[06/01 21:38:29  16537s] (I)       First track coord   :     0   100   108   100   108   100   600   608  5000
[06/01 21:38:29  16537s] (I)       Num tracks per GCell: 384.00 384.00 384.00 384.00 384.00 384.00 48.00 48.00  3.84
[06/01 21:38:29  16537s] (I)       Total num of tracks :     0 144615 144615 144615 144615 144615 18077 18076  1446
[06/01 21:38:29  16537s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[06/01 21:38:29  16537s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[06/01 21:38:29  16537s] (I)       --------------------------------------------------------
[06/01 21:38:29  16537s] 
[06/01 21:38:29  16537s] [NR-eGR] ============ Routing rule table ============
[06/01 21:38:29  16537s] [NR-eGR] Rule id: 0  Nets: 70074 
[06/01 21:38:29  16537s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/01 21:38:29  16537s] (I)       Pitch:  L1=100  L2=100  L3=100  L4=100  L5=100  L6=100  L7=800  L8=800  L9=10000
[06/01 21:38:29  16537s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[06/01 21:38:29  16537s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[06/01 21:38:29  16537s] [NR-eGR] ========================================
[06/01 21:38:29  16537s] [NR-eGR] 
[06/01 21:38:29  16537s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/01 21:38:29  16537s] (I)       blocked tracks on layer2 : = 14935475 / 54519855 (27.39%)
[06/01 21:38:29  16537s] (I)       blocked tracks on layer3 : = 1780709 / 54519855 (3.27%)
[06/01 21:38:29  16537s] (I)       blocked tracks on layer4 : = 1749396 / 54519855 (3.21%)
[06/01 21:38:29  16537s] (I)       blocked tracks on layer5 : = 1683768 / 54519855 (3.09%)
[06/01 21:38:29  16537s] (I)       blocked tracks on layer6 : = 1673269 / 54519855 (3.07%)
[06/01 21:38:29  16537s] (I)       blocked tracks on layer7 : = 211918 / 6815029 (3.11%)
[06/01 21:38:29  16537s] (I)       blocked tracks on layer8 : = 220832 / 6814652 (3.24%)
[06/01 21:38:29  16537s] (I)       blocked tracks on layer9 : = 6629 / 545142 (1.22%)
[06/01 21:38:29  16537s] (I)       After initializing earlyGlobalRoute syMemory usage = 8189.1 MB
[06/01 21:38:29  16537s] (I)       Finished Loading and Dumping File ( CPU: 1.89 sec, Real: 1.89 sec, Curr Mem: 8189.15 MB )
[06/01 21:38:29  16537s] (I)       ============= Initialization =============
[06/01 21:38:29  16537s] (I)       numLocalWires=380491  numGlobalNetBranches=89176  numLocalNetBranches=101379
[06/01 21:38:29  16537s] (I)       totalPins=285568  totalGlobalPin=43157 (15.11%)
[06/01 21:38:29  16537s] (I)       Started Build MST ( Curr Mem: 8189.15 MB )
[06/01 21:38:29  16537s] (I)       Generate topology with single threads
[06/01 21:38:29  16537s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 8189.15 MB )
[06/01 21:38:29  16537s] (I)       total 2D Cap : 265849784 = (153086660 H, 112763124 V)
[06/01 21:38:29  16537s] (I)       ============  Phase 1a Route ============
[06/01 21:38:29  16537s] (I)       Started Phase 1a ( Curr Mem: 8189.15 MB )
[06/01 21:38:29  16537s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 8189.15 MB )
[06/01 21:38:29  16537s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 8189.15 MB )
[06/01 21:38:29  16537s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[06/01 21:38:29  16537s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 8189.15 MB )
[06/01 21:38:29  16537s] (I)       Usage: 325838 = (159284 H, 166554 V) = (0.10% H, 0.15% V) = (6.117e+06um H, 6.396e+06um V)
[06/01 21:38:29  16537s] (I)       
[06/01 21:38:29  16537s] (I)       ============  Phase 1b Route ============
[06/01 21:38:29  16537s] (I)       Started Phase 1b ( Curr Mem: 8189.15 MB )
[06/01 21:38:29  16537s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 8189.15 MB )
[06/01 21:38:29  16537s] (I)       Usage: 325838 = (159284 H, 166554 V) = (0.10% H, 0.15% V) = (6.117e+06um H, 6.396e+06um V)
[06/01 21:38:29  16537s] (I)       
[06/01 21:38:29  16537s] (I)       earlyGlobalRoute overflow: 0.01% H + 0.00% V
[06/01 21:38:29  16537s] 
[06/01 21:38:29  16537s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/01 21:38:29  16537s] Finished Early Global Route rough congestion estimation: mem = 8189.1M
[06/01 21:38:29  16537s] OPERPROF: Finished npCallHUMEst at level 1, CPU:1.990, REAL:1.994, MEM:8189.1M
[06/01 21:38:29  16537s] earlyGlobalRoute rough estimation gcell size 47 row height
[06/01 21:38:29  16537s] OPERPROF: Starting CDPad at level 1, MEM:8189.1M
[06/01 21:38:36  16545s] CDPadU 0.001 -> 0.001. R=0.000, N=66808, GS=60.000
[06/01 21:38:38  16546s] OPERPROF: Finished CDPad at level 1, CPU:9.100, REAL:9.096, MEM:8189.1M
[06/01 21:38:38  16546s] OPERPROF: Starting npMain at level 1, MEM:8189.1M
[06/01 21:38:38  16547s] OPERPROF:   Starting npPlace at level 2, MEM:8189.1M
[06/01 21:39:05  16573s] OPERPROF:   Finished npPlace at level 2, CPU:26.680, REAL:26.664, MEM:10748.7M
[06/01 21:39:05  16573s] OPERPROF: Finished npMain at level 1, CPU:27.210, REAL:27.198, MEM:9168.7M
[06/01 21:39:05  16573s] Global placement CDP skipped at cutLevel 15.
[06/01 21:39:05  16573s] Iteration 15: Total net bbox = 1.365e+07 (6.59e+06 7.06e+06)
[06/01 21:39:05  16573s]               Est.  stn bbox = 1.485e+07 (7.15e+06 7.70e+06)
[06/01 21:39:05  16573s]               cpu = 0:01:29 real = 0:01:29 mem = 9168.7M
[06/01 21:39:10  16578s] Legalizing MH Cells... 28 / 28 (level 16)
[06/01 21:39:10  16578s] OPERPROF: Starting CellHaloInit at level 1, MEM:9168.7M
[06/01 21:39:10  16578s] OPERPROF: Finished CellHaloInit at level 1, CPU:0.010, REAL:0.002, MEM:9168.7M
[06/01 21:39:10  16578s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=9168.7M, DRC: 0)
[06/01 21:39:10  16578s] 0 (out of 28) MH cells were successfully legalized.
[06/01 21:39:10  16578s] Iteration 16: Total net bbox = 1.365e+07 (6.59e+06 7.06e+06)
[06/01 21:39:10  16578s]               Est.  stn bbox = 1.485e+07 (7.15e+06 7.70e+06)
[06/01 21:39:10  16578s]               cpu = 0:00:04.5 real = 0:00:05.0 mem = 9168.7M
[06/01 21:39:14  16582s] OPERPROF: Starting npMain at level 1, MEM:9168.7M
[06/01 21:39:14  16583s] OPERPROF:   Starting npPlace at level 2, MEM:9168.7M
[06/01 21:39:58  16626s] OPERPROF:   Finished npPlace at level 2, CPU:43.650, REAL:43.675, MEM:10885.8M
[06/01 21:39:58  16626s] OPERPROF: Finished npMain at level 1, CPU:44.160, REAL:44.192, MEM:9750.8M
[06/01 21:39:58  16626s] Legalizing MH Cells... 28 / 28 (level 17)
[06/01 21:39:58  16626s] OPERPROF: Starting CellHaloInit at level 1, MEM:9750.8M
[06/01 21:39:58  16626s] OPERPROF: Finished CellHaloInit at level 1, CPU:0.000, REAL:0.002, MEM:9750.8M
[06/01 21:39:58  16626s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=9750.8M, DRC: 0)
[06/01 21:39:58  16626s] 0 (out of 28) MH cells were successfully legalized.
[06/01 21:39:58  16626s] OPERPROF: Starting npCallHUMEst at level 1, MEM:9750.8M
[06/01 21:39:58  16626s] Starting Early Global Route rough congestion estimation: mem = 9750.8M
[06/01 21:39:58  16626s] (I)       Started Loading and Dumping File ( Curr Mem: 9750.81 MB )
[06/01 21:39:58  16626s] (I)       Reading DB...
[06/01 21:39:58  16626s] (I)       Read data from FE... (mem=9750.8M)
[06/01 21:39:58  16626s] (I)       Read nodes and places... (mem=9750.8M)
[06/01 21:39:58  16627s] (I)       Done Read nodes and places (cpu=0.050s, mem=9750.8M)
[06/01 21:39:58  16627s] (I)       Read nets... (mem=9750.8M)
[06/01 21:39:58  16627s] (I)       Done Read nets (cpu=0.140s, mem=9750.8M)
[06/01 21:39:58  16627s] (I)       Done Read data from FE (cpu=0.190s, mem=9750.8M)
[06/01 21:39:58  16627s] (I)       before initializing RouteDB syMemory usage = 9750.8 MB
[06/01 21:39:58  16627s] (I)       Print mode             : 2
[06/01 21:39:58  16627s] (I)       Stop if highly congested: false
[06/01 21:39:58  16627s] (I)       Honor MSV route constraint: false
[06/01 21:39:58  16627s] (I)       Maximum routing layer  : 9
[06/01 21:39:58  16627s] (I)       Minimum routing layer  : 2
[06/01 21:39:58  16627s] (I)       Supply scale factor H  : 1.00
[06/01 21:39:58  16627s] (I)       Supply scale factor V  : 1.00
[06/01 21:39:58  16627s] (I)       Tracks used by clock wire: 0
[06/01 21:39:58  16627s] (I)       Reverse direction      : 
[06/01 21:39:58  16627s] (I)       Honor partition pin guides: true
[06/01 21:39:58  16627s] (I)       Route selected nets only: false
[06/01 21:39:58  16627s] (I)       Route secondary PG pins: false
[06/01 21:39:58  16627s] (I)       Second PG max fanout   : 2147483647
[06/01 21:39:58  16627s] (I)       Assign partition pins  : false
[06/01 21:39:58  16627s] (I)       Support large GCell    : true
[06/01 21:39:58  16627s] (I)       Number of rows per GCell: 24
[06/01 21:39:58  16627s] (I)       Max num rows per GCell : 32
[06/01 21:39:58  16627s] (I)       Apply function for special wires: true
[06/01 21:39:58  16627s] (I)       Layer by layer blockage reading: true
[06/01 21:39:58  16627s] (I)       Offset calculation fix : true
[06/01 21:39:58  16627s] (I)       Route stripe layer range: 
[06/01 21:39:58  16627s] (I)       Honor partition fences : 
[06/01 21:39:58  16627s] (I)       Honor partition pin    : 
[06/01 21:39:58  16627s] (I)       Honor partition fences with feedthrough: 
[06/01 21:39:58  16627s] (I)       Counted 265475 PG shapes. We will not process PG shapes layer by layer.
[06/01 21:39:58  16627s] (I)       build grid graph
[06/01 21:39:58  16627s] (I)       build grid graph start
[06/01 21:39:58  16627s] [NR-eGR] Track table information for default rule: 
[06/01 21:39:58  16627s] [NR-eGR] M1 has no routable track
[06/01 21:39:58  16627s] [NR-eGR] M2 has single uniform track structure
[06/01 21:39:58  16627s] [NR-eGR] M3 has single uniform track structure
[06/01 21:39:58  16627s] [NR-eGR] M4 has single uniform track structure
[06/01 21:39:58  16627s] [NR-eGR] M5 has single uniform track structure
[06/01 21:39:58  16627s] [NR-eGR] M6 has single uniform track structure
[06/01 21:39:58  16627s] [NR-eGR] IA has single uniform track structure
[06/01 21:39:58  16627s] [NR-eGR] IB has single uniform track structure
[06/01 21:39:58  16627s] [NR-eGR] LB has single uniform track structure
[06/01 21:39:58  16627s] (I)       build grid graph end
[06/01 21:39:58  16627s] (I)       ===========================================================================
[06/01 21:39:58  16627s] (I)       == Report All Rule Vias ==
[06/01 21:39:58  16627s] (I)       ===========================================================================
[06/01 21:39:58  16627s] (I)        Via Rule : (Default)
[06/01 21:39:58  16627s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/01 21:39:58  16627s] (I)       ---------------------------------------------------------------------------
[06/01 21:39:58  16627s] (I)        1    3 : CDS_V12_1x1_VH              7 : CDS_V12_1x2_CENTER       
[06/01 21:39:58  16627s] (I)        2   40 : CDS_V23_1x1_HV             41 : CDS_V23_1x2_CENTER       
[06/01 21:39:58  16627s] (I)        3   95 : CDS_V34_1x1_VH             99 : CDS_V34_1x2_CENTER       
[06/01 21:39:58  16627s] (I)        4  156 : CDS_V45_1x1_HV            157 : CDS_V45_1x2_CENTER       
[06/01 21:39:58  16627s] (I)        5  211 : CDS_V56_1x1_VH            215 : CDS_V56_1x2_CENTER       
[06/01 21:39:58  16627s] (I)        6  271 : CDS_V67_1x1_HH            273 : CDS_V67_1x2_CENTER       
[06/01 21:39:58  16627s] (I)        7  291 : CDS_V78_1x1_HV            292 : CDS_V78_1x2_CENTER       
[06/01 21:39:58  16627s] (I)        8  298 : CDS_V89_1x1_VH            298 : CDS_V89_1x1_VH           
[06/01 21:39:58  16627s] (I)        9    0 : ---                         0 : ---                      
[06/01 21:39:58  16627s] (I)       ===========================================================================
[06/01 21:39:59  16627s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 9750.81 MB )
[06/01 21:39:59  16627s] (I)       Num PG vias on layer 1 : 0
[06/01 21:39:59  16627s] (I)       Num PG vias on layer 2 : 0
[06/01 21:39:59  16627s] (I)       Num PG vias on layer 3 : 0
[06/01 21:39:59  16627s] (I)       Num PG vias on layer 4 : 0
[06/01 21:39:59  16627s] (I)       Num PG vias on layer 5 : 0
[06/01 21:39:59  16627s] (I)       Num PG vias on layer 6 : 0
[06/01 21:39:59  16627s] (I)       Num PG vias on layer 7 : 0
[06/01 21:39:59  16627s] (I)       Num PG vias on layer 8 : 0
[06/01 21:39:59  16627s] (I)       Num PG vias on layer 9 : 0
[06/01 21:39:59  16627s] [NR-eGR] Read 339468 PG shapes
[06/01 21:39:59  16627s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 9750.81 MB )
[06/01 21:39:59  16627s] [NR-eGR] #Routing Blockages  : 0
[06/01 21:39:59  16627s] [NR-eGR] #Instance Blockages : 408354
[06/01 21:39:59  16627s] [NR-eGR] #PG Blockages       : 339468
[06/01 21:39:59  16627s] [NR-eGR] #Bump Blockages     : 0
[06/01 21:39:59  16627s] [NR-eGR] #Boundary Blockages : 0
[06/01 21:39:59  16627s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[06/01 21:39:59  16627s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/01 21:39:59  16627s] (I)       readDataFromPlaceDB
[06/01 21:39:59  16627s] (I)       Read net information..
[06/01 21:39:59  16627s] [NR-eGR] Read numTotalNets=71490  numIgnoredNets=0
[06/01 21:39:59  16627s] (I)       Read testcase time = 0.010 seconds
[06/01 21:39:59  16627s] 
[06/01 21:39:59  16627s] (I)       early_global_route_priority property id does not exist.
[06/01 21:39:59  16627s] (I)       Start initializing grid graph
[06/01 21:39:59  16627s] (I)       End initializing grid graph
[06/01 21:39:59  16627s] (I)       Model blockages into capacity
[06/01 21:39:59  16627s] (I)       Read Num Blocks=748074  Num Prerouted Wires=0  Num CS=0
[06/01 21:39:59  16627s] (I)       Started Modeling ( Curr Mem: 9750.81 MB )
[06/01 21:39:59  16627s] (I)       Started Modeling Layer 1 ( Curr Mem: 9750.81 MB )
[06/01 21:39:59  16627s] (I)       Started Modeling Layer 2 ( Curr Mem: 9750.81 MB )
[06/01 21:39:59  16627s] (I)       Layer 1 (H) : #blockages 240303 : #preroutes 0
[06/01 21:39:59  16627s] (I)       Finished Modeling Layer 2 ( CPU: 0.46 sec, Real: 0.47 sec, Curr Mem: 9750.81 MB )
[06/01 21:39:59  16627s] (I)       Started Modeling Layer 3 ( Curr Mem: 9750.81 MB )
[06/01 21:39:59  16628s] (I)       Layer 2 (V) : #blockages 62886 : #preroutes 0
[06/01 21:39:59  16628s] (I)       Finished Modeling Layer 3 ( CPU: 0.39 sec, Real: 0.38 sec, Curr Mem: 9750.81 MB )
[06/01 21:39:59  16628s] (I)       Started Modeling Layer 4 ( Curr Mem: 8197.81 MB )
[06/01 21:40:00  16628s] (I)       Layer 3 (H) : #blockages 48465 : #preroutes 0
[06/01 21:40:00  16628s] (I)       Finished Modeling Layer 4 ( CPU: 0.36 sec, Real: 0.36 sec, Curr Mem: 8197.81 MB )
[06/01 21:40:00  16628s] (I)       Started Modeling Layer 5 ( Curr Mem: 8197.81 MB )
[06/01 21:40:00  16628s] (I)       Layer 4 (V) : #blockages 257930 : #preroutes 0
[06/01 21:40:00  16628s] (I)       Finished Modeling Layer 5 ( CPU: 0.39 sec, Real: 0.39 sec, Curr Mem: 8197.81 MB )
[06/01 21:40:00  16628s] (I)       Started Modeling Layer 6 ( Curr Mem: 8197.81 MB )
[06/01 21:40:01  16629s] (I)       Layer 5 (H) : #blockages 23850 : #preroutes 0
[06/01 21:40:01  16629s] (I)       Finished Modeling Layer 6 ( CPU: 0.35 sec, Real: 0.35 sec, Curr Mem: 8197.81 MB )
[06/01 21:40:01  16629s] (I)       Started Modeling Layer 7 ( Curr Mem: 8197.81 MB )
[06/01 21:40:01  16629s] (I)       Layer 6 (H) : #blockages 87841 : #preroutes 0
[06/01 21:40:01  16629s] (I)       Finished Modeling Layer 7 ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 8197.81 MB )
[06/01 21:40:01  16629s] (I)       Started Modeling Layer 8 ( Curr Mem: 8197.81 MB )
[06/01 21:40:01  16629s] (I)       Layer 7 (V) : #blockages 23260 : #preroutes 0
[06/01 21:40:01  16629s] (I)       Finished Modeling Layer 8 ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 8197.81 MB )
[06/01 21:40:01  16629s] (I)       Started Modeling Layer 9 ( Curr Mem: 8197.81 MB )
[06/01 21:40:01  16629s] (I)       Layer 8 (H) : #blockages 3539 : #preroutes 0
[06/01 21:40:01  16629s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 8197.81 MB )
[06/01 21:40:01  16629s] (I)       Finished Modeling ( CPU: 2.07 sec, Real: 2.07 sec, Curr Mem: 8197.81 MB )
[06/01 21:40:01  16629s] (I)       Number of ignored nets = 0
[06/01 21:40:01  16629s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/01 21:40:01  16629s] (I)       Number of clock nets = 2.  Ignored: No
[06/01 21:40:01  16629s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/01 21:40:01  16629s] (I)       Number of special nets = 0.  Ignored: Yes
[06/01 21:40:01  16629s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/01 21:40:01  16629s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/01 21:40:01  16629s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/01 21:40:01  16629s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/01 21:40:01  16629s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/01 21:40:01  16629s] (I)       Before initializing earlyGlobalRoute syMemory usage = 8197.8 MB
[06/01 21:40:01  16629s] (I)       Ndr track 0 does not exist
[06/01 21:40:01  16629s] (I)       Layer1  viaCost=100.00
[06/01 21:40:01  16629s] (I)       Layer2  viaCost=100.00
[06/01 21:40:01  16629s] (I)       Layer3  viaCost=100.00
[06/01 21:40:01  16629s] (I)       Layer4  viaCost=100.00
[06/01 21:40:01  16629s] (I)       Layer5  viaCost=100.00
[06/01 21:40:01  16629s] (I)       Layer6  viaCost=400.00
[06/01 21:40:01  16629s] (I)       Layer7  viaCost=100.00
[06/01 21:40:01  16629s] (I)       Layer8  viaCost=400.00
[06/01 21:40:01  16629s] (I)       ---------------------Grid Graph Info--------------------
[06/01 21:40:01  16629s] (I)       Routing area        : (0, 0) - (14461600, 14461600)
[06/01 21:40:01  16629s] (I)       Core area           : (115008, 115000) - (14346592, 14345800)
[06/01 21:40:01  16629s] (I)       Site width          :   136  (dbu)
[06/01 21:40:01  16629s] (I)       Row height          :  1200  (dbu)
[06/01 21:40:01  16629s] (I)       GCell width         : 28800  (dbu)
[06/01 21:40:01  16629s] (I)       GCell height        : 28800  (dbu)
[06/01 21:40:01  16629s] (I)       Grid                :   503   503     9
[06/01 21:40:01  16629s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9
[06/01 21:40:01  16629s] (I)       Vertical capacity   :     0     0 28800     0 28800     0     0 28800     0
[06/01 21:40:01  16629s] (I)       Horizontal capacity :     0 28800     0 28800     0 28800 28800     0 28800
[06/01 21:40:01  16629s] (I)       Default wire width  :    50    50    50    50    50    50   400   400  4000
[06/01 21:40:01  16629s] (I)       Default wire space  :    50    50    50    50    50    50   400   400  2000
[06/01 21:40:01  16629s] (I)       Default wire pitch  :   100   100   100   100   100   100   800   800  6000
[06/01 21:40:01  16629s] (I)       Default pitch size  :   100   100   100   100   100   100   800   800 10000
[06/01 21:40:01  16629s] (I)       First track coord   :     0   100   108   100   108   100   600   608  5000
[06/01 21:40:01  16629s] (I)       Num tracks per GCell: 288.00 288.00 288.00 288.00 288.00 288.00 36.00 36.00  2.88
[06/01 21:40:01  16629s] (I)       Total num of tracks :     0 144615 144615 144615 144615 144615 18077 18076  1446
[06/01 21:40:01  16629s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[06/01 21:40:01  16629s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[06/01 21:40:01  16629s] (I)       --------------------------------------------------------
[06/01 21:40:01  16629s] 
[06/01 21:40:01  16629s] [NR-eGR] ============ Routing rule table ============
[06/01 21:40:01  16629s] [NR-eGR] Rule id: 0  Nets: 70074 
[06/01 21:40:01  16629s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/01 21:40:01  16629s] (I)       Pitch:  L1=100  L2=100  L3=100  L4=100  L5=100  L6=100  L7=800  L8=800  L9=10000
[06/01 21:40:01  16629s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[06/01 21:40:01  16629s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[06/01 21:40:01  16629s] [NR-eGR] ========================================
[06/01 21:40:01  16629s] [NR-eGR] 
[06/01 21:40:01  16629s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/01 21:40:01  16629s] (I)       blocked tracks on layer2 : = 19898111 / 72741345 (27.35%)
[06/01 21:40:01  16629s] (I)       blocked tracks on layer3 : = 2365688 / 72741345 (3.25%)
[06/01 21:40:01  16629s] (I)       blocked tracks on layer4 : = 2313439 / 72741345 (3.18%)
[06/01 21:40:01  16629s] (I)       blocked tracks on layer5 : = 2247005 / 72741345 (3.09%)
[06/01 21:40:01  16629s] (I)       blocked tracks on layer6 : = 2217457 / 72741345 (3.05%)
[06/01 21:40:01  16629s] (I)       blocked tracks on layer7 : = 278299 / 9092731 (3.06%)
[06/01 21:40:01  16629s] (I)       blocked tracks on layer8 : = 288240 / 9092228 (3.17%)
[06/01 21:40:01  16629s] (I)       blocked tracks on layer9 : = 9414 / 727338 (1.29%)
[06/01 21:40:01  16629s] (I)       After initializing earlyGlobalRoute syMemory usage = 8208.0 MB
[06/01 21:40:01  16629s] (I)       Finished Loading and Dumping File ( CPU: 2.44 sec, Real: 2.44 sec, Curr Mem: 8207.95 MB )
[06/01 21:40:01  16629s] (I)       ============= Initialization =============
[06/01 21:40:01  16629s] (I)       numLocalWires=360760  numGlobalNetBranches=102215  numLocalNetBranches=78419
[06/01 21:40:01  16629s] (I)       totalPins=285568  totalGlobalPin=57627 (20.18%)
[06/01 21:40:01  16629s] (I)       Started Build MST ( Curr Mem: 8207.95 MB )
[06/01 21:40:01  16629s] (I)       Generate topology with single threads
[06/01 21:40:01  16629s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 8207.95 MB )
[06/01 21:40:01  16629s] (I)       total 2D Cap : 354733646 = (204272633 H, 150461013 V)
[06/01 21:40:01  16629s] (I)       ============  Phase 1a Route ============
[06/01 21:40:01  16629s] (I)       Started Phase 1a ( Curr Mem: 8207.95 MB )
[06/01 21:40:01  16629s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 8207.95 MB )
[06/01 21:40:01  16629s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 8207.95 MB )
[06/01 21:40:01  16629s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[06/01 21:40:01  16629s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 8207.95 MB )
[06/01 21:40:01  16629s] (I)       Usage: 440402 = (214409 H, 225993 V) = (0.10% H, 0.15% V) = (6.175e+06um H, 6.509e+06um V)
[06/01 21:40:01  16629s] (I)       
[06/01 21:40:01  16629s] (I)       ============  Phase 1b Route ============
[06/01 21:40:01  16629s] (I)       Usage: 440402 = (214409 H, 225993 V) = (0.10% H, 0.15% V) = (6.175e+06um H, 6.509e+06um V)
[06/01 21:40:01  16629s] (I)       
[06/01 21:40:01  16629s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[06/01 21:40:01  16629s] 
[06/01 21:40:01  16629s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/01 21:40:01  16629s] Finished Early Global Route rough congestion estimation: mem = 8208.0M
[06/01 21:40:01  16629s] OPERPROF: Finished npCallHUMEst at level 1, CPU:2.550, REAL:2.556, MEM:8189.0M
[06/01 21:40:01  16629s] earlyGlobalRoute rough estimation gcell size 24 row height
[06/01 21:40:01  16629s] OPERPROF: Starting CDPad at level 1, MEM:8189.0M
[06/01 21:40:09  16638s] CDPadU 0.001 -> 0.001. R=0.000, N=66808, GS=32.400
[06/01 21:40:11  16639s] OPERPROF: Finished CDPad at level 1, CPU:10.050, REAL:10.053, MEM:8189.0M
[06/01 21:40:11  16639s] OPERPROF: Starting npMain at level 1, MEM:8189.0M
[06/01 21:40:11  16639s] OPERPROF:   Starting npPlace at level 2, MEM:8189.0M
[06/01 21:40:38  16666s] OPERPROF:   Finished npPlace at level 2, CPU:26.740, REAL:26.723, MEM:10771.5M
[06/01 21:40:38  16666s] OPERPROF: Finished npMain at level 1, CPU:27.270, REAL:27.247, MEM:9433.5M
[06/01 21:40:38  16666s] Global placement CDP skipped at cutLevel 17.
[06/01 21:40:38  16666s] Iteration 17: Total net bbox = 1.380e+07 (6.66e+06 7.14e+06)
[06/01 21:40:38  16666s]               Est.  stn bbox = 1.506e+07 (7.25e+06 7.81e+06)
[06/01 21:40:38  16666s]               cpu = 0:01:28 real = 0:01:28 mem = 9433.5M
[06/01 21:40:43  16671s] Legalizing MH Cells... 28 / 28 (level 18)
[06/01 21:40:43  16671s] OPERPROF: Starting CellHaloInit at level 1, MEM:9433.5M
[06/01 21:40:43  16671s] OPERPROF: Finished CellHaloInit at level 1, CPU:0.000, REAL:0.002, MEM:9433.5M
[06/01 21:40:43  16671s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=9433.5M, DRC: 0)
[06/01 21:40:43  16671s] 0 (out of 28) MH cells were successfully legalized.
[06/01 21:40:43  16671s] Iteration 18: Total net bbox = 1.380e+07 (6.66e+06 7.14e+06)
[06/01 21:40:43  16671s]               Est.  stn bbox = 1.506e+07 (7.25e+06 7.81e+06)
[06/01 21:40:43  16671s]               cpu = 0:00:04.5 real = 0:00:05.0 mem = 9433.5M
[06/01 21:40:47  16675s] OPERPROF: Starting npMain at level 1, MEM:9433.5M
[06/01 21:40:48  16676s] OPERPROF:   Starting npPlace at level 2, MEM:9433.5M
[06/01 21:41:32  16720s] OPERPROF:   Finished npPlace at level 2, CPU:44.460, REAL:44.435, MEM:10895.6M
[06/01 21:41:32  16720s] OPERPROF: Finished npMain at level 1, CPU:44.990, REAL:44.971, MEM:9498.6M
[06/01 21:41:32  16720s] Legalizing MH Cells... 28 / 28 (level 19)
[06/01 21:41:32  16720s] OPERPROF: Starting CellHaloInit at level 1, MEM:9498.6M
[06/01 21:41:32  16720s] OPERPROF: Finished CellHaloInit at level 1, CPU:0.000, REAL:0.002, MEM:9498.6M
[06/01 21:41:32  16720s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=9498.6M, DRC: 0)
[06/01 21:41:32  16720s] 0 (out of 28) MH cells were successfully legalized.
[06/01 21:41:32  16720s] OPERPROF: Starting npCallHUMEst at level 1, MEM:9498.6M
[06/01 21:41:32  16720s] Starting Early Global Route rough congestion estimation: mem = 9498.6M
[06/01 21:41:32  16720s] (I)       Started Loading and Dumping File ( Curr Mem: 9498.62 MB )
[06/01 21:41:32  16720s] (I)       Reading DB...
[06/01 21:41:32  16720s] (I)       Read data from FE... (mem=9498.6M)
[06/01 21:41:32  16720s] (I)       Read nodes and places... (mem=9498.6M)
[06/01 21:41:32  16721s] (I)       Done Read nodes and places (cpu=0.050s, mem=9498.6M)
[06/01 21:41:32  16721s] (I)       Read nets... (mem=9498.6M)
[06/01 21:41:32  16721s] (I)       Done Read nets (cpu=0.140s, mem=9498.6M)
[06/01 21:41:32  16721s] (I)       Done Read data from FE (cpu=0.190s, mem=9498.6M)
[06/01 21:41:32  16721s] (I)       before initializing RouteDB syMemory usage = 9498.6 MB
[06/01 21:41:32  16721s] (I)       Print mode             : 2
[06/01 21:41:32  16721s] (I)       Stop if highly congested: false
[06/01 21:41:32  16721s] (I)       Honor MSV route constraint: false
[06/01 21:41:32  16721s] (I)       Maximum routing layer  : 9
[06/01 21:41:32  16721s] (I)       Minimum routing layer  : 2
[06/01 21:41:32  16721s] (I)       Supply scale factor H  : 1.00
[06/01 21:41:32  16721s] (I)       Supply scale factor V  : 1.00
[06/01 21:41:32  16721s] (I)       Tracks used by clock wire: 0
[06/01 21:41:32  16721s] (I)       Reverse direction      : 
[06/01 21:41:32  16721s] (I)       Honor partition pin guides: true
[06/01 21:41:32  16721s] (I)       Route selected nets only: false
[06/01 21:41:32  16721s] (I)       Route secondary PG pins: false
[06/01 21:41:32  16721s] (I)       Second PG max fanout   : 2147483647
[06/01 21:41:32  16721s] (I)       Assign partition pins  : false
[06/01 21:41:32  16721s] (I)       Support large GCell    : true
[06/01 21:41:32  16721s] (I)       Number of rows per GCell: 12
[06/01 21:41:32  16721s] (I)       Max num rows per GCell : 32
[06/01 21:41:32  16721s] (I)       Apply function for special wires: true
[06/01 21:41:32  16721s] (I)       Layer by layer blockage reading: true
[06/01 21:41:32  16721s] (I)       Offset calculation fix : true
[06/01 21:41:32  16721s] (I)       Route stripe layer range: 
[06/01 21:41:32  16721s] (I)       Honor partition fences : 
[06/01 21:41:32  16721s] (I)       Honor partition pin    : 
[06/01 21:41:32  16721s] (I)       Honor partition fences with feedthrough: 
[06/01 21:41:32  16721s] (I)       Counted 265475 PG shapes. We will not process PG shapes layer by layer.
[06/01 21:41:32  16721s] (I)       build grid graph
[06/01 21:41:32  16721s] (I)       build grid graph start
[06/01 21:41:32  16721s] [NR-eGR] Track table information for default rule: 
[06/01 21:41:32  16721s] [NR-eGR] M1 has no routable track
[06/01 21:41:32  16721s] [NR-eGR] M2 has single uniform track structure
[06/01 21:41:32  16721s] [NR-eGR] M3 has single uniform track structure
[06/01 21:41:32  16721s] [NR-eGR] M4 has single uniform track structure
[06/01 21:41:32  16721s] [NR-eGR] M5 has single uniform track structure
[06/01 21:41:32  16721s] [NR-eGR] M6 has single uniform track structure
[06/01 21:41:32  16721s] [NR-eGR] IA has single uniform track structure
[06/01 21:41:32  16721s] [NR-eGR] IB has single uniform track structure
[06/01 21:41:32  16721s] [NR-eGR] LB has single uniform track structure
[06/01 21:41:32  16721s] (I)       build grid graph end
[06/01 21:41:32  16721s] (I)       ===========================================================================
[06/01 21:41:32  16721s] (I)       == Report All Rule Vias ==
[06/01 21:41:32  16721s] (I)       ===========================================================================
[06/01 21:41:32  16721s] (I)        Via Rule : (Default)
[06/01 21:41:32  16721s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/01 21:41:32  16721s] (I)       ---------------------------------------------------------------------------
[06/01 21:41:32  16721s] (I)        1    3 : CDS_V12_1x1_VH              7 : CDS_V12_1x2_CENTER       
[06/01 21:41:32  16721s] (I)        2   40 : CDS_V23_1x1_HV             41 : CDS_V23_1x2_CENTER       
[06/01 21:41:32  16721s] (I)        3   95 : CDS_V34_1x1_VH             99 : CDS_V34_1x2_CENTER       
[06/01 21:41:32  16721s] (I)        4  156 : CDS_V45_1x1_HV            157 : CDS_V45_1x2_CENTER       
[06/01 21:41:32  16721s] (I)        5  211 : CDS_V56_1x1_VH            215 : CDS_V56_1x2_CENTER       
[06/01 21:41:32  16721s] (I)        6  271 : CDS_V67_1x1_HH            273 : CDS_V67_1x2_CENTER       
[06/01 21:41:32  16721s] (I)        7  291 : CDS_V78_1x1_HV            292 : CDS_V78_1x2_CENTER       
[06/01 21:41:32  16721s] (I)        8  298 : CDS_V89_1x1_VH            298 : CDS_V89_1x1_VH           
[06/01 21:41:32  16721s] (I)        9    0 : ---                         0 : ---                      
[06/01 21:41:32  16721s] (I)       ===========================================================================
[06/01 21:41:33  16721s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 9498.62 MB )
[06/01 21:41:33  16721s] (I)       Num PG vias on layer 1 : 0
[06/01 21:41:33  16721s] (I)       Num PG vias on layer 2 : 0
[06/01 21:41:33  16721s] (I)       Num PG vias on layer 3 : 0
[06/01 21:41:33  16721s] (I)       Num PG vias on layer 4 : 0
[06/01 21:41:33  16721s] (I)       Num PG vias on layer 5 : 0
[06/01 21:41:33  16721s] (I)       Num PG vias on layer 6 : 0
[06/01 21:41:33  16721s] (I)       Num PG vias on layer 7 : 0
[06/01 21:41:33  16721s] (I)       Num PG vias on layer 8 : 0
[06/01 21:41:33  16721s] (I)       Num PG vias on layer 9 : 0
[06/01 21:41:33  16721s] [NR-eGR] Read 339468 PG shapes
[06/01 21:41:33  16721s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 9498.62 MB )
[06/01 21:41:33  16721s] [NR-eGR] #Routing Blockages  : 0
[06/01 21:41:33  16721s] [NR-eGR] #Instance Blockages : 408354
[06/01 21:41:33  16721s] [NR-eGR] #PG Blockages       : 339468
[06/01 21:41:33  16721s] [NR-eGR] #Bump Blockages     : 0
[06/01 21:41:33  16721s] [NR-eGR] #Boundary Blockages : 0
[06/01 21:41:33  16721s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[06/01 21:41:33  16721s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/01 21:41:33  16721s] (I)       readDataFromPlaceDB
[06/01 21:41:33  16721s] (I)       Read net information..
[06/01 21:41:33  16721s] [NR-eGR] Read numTotalNets=71490  numIgnoredNets=0
[06/01 21:41:33  16721s] (I)       Read testcase time = 0.020 seconds
[06/01 21:41:33  16721s] 
[06/01 21:41:33  16721s] (I)       early_global_route_priority property id does not exist.
[06/01 21:41:33  16721s] (I)       Start initializing grid graph
[06/01 21:41:33  16721s] (I)       End initializing grid graph
[06/01 21:41:33  16721s] (I)       Model blockages into capacity
[06/01 21:41:33  16721s] (I)       Read Num Blocks=748074  Num Prerouted Wires=0  Num CS=0
[06/01 21:41:33  16721s] (I)       Started Modeling ( Curr Mem: 9498.62 MB )
[06/01 21:41:33  16721s] (I)       Started Modeling Layer 1 ( Curr Mem: 9498.62 MB )
[06/01 21:41:33  16721s] (I)       Started Modeling Layer 2 ( Curr Mem: 9498.62 MB )
[06/01 21:41:34  16722s] (I)       Layer 1 (H) : #blockages 240303 : #preroutes 0
[06/01 21:41:34  16722s] (I)       Finished Modeling Layer 2 ( CPU: 1.14 sec, Real: 1.13 sec, Curr Mem: 9498.62 MB )
[06/01 21:41:34  16722s] (I)       Started Modeling Layer 3 ( Curr Mem: 9498.62 MB )
[06/01 21:41:35  16723s] (I)       Layer 2 (V) : #blockages 62886 : #preroutes 0
[06/01 21:41:35  16723s] (I)       Finished Modeling Layer 3 ( CPU: 0.84 sec, Real: 0.84 sec, Curr Mem: 9498.62 MB )
[06/01 21:41:35  16723s] (I)       Started Modeling Layer 4 ( Curr Mem: 9356.62 MB )
[06/01 21:41:35  16724s] (I)       Layer 3 (H) : #blockages 48465 : #preroutes 0
[06/01 21:41:35  16724s] (I)       Finished Modeling Layer 4 ( CPU: 0.82 sec, Real: 0.81 sec, Curr Mem: 9356.62 MB )
[06/01 21:41:35  16724s] (I)       Started Modeling Layer 5 ( Curr Mem: 8321.62 MB )
[06/01 21:41:36  16724s] (I)       Layer 4 (V) : #blockages 257930 : #preroutes 0
[06/01 21:41:36  16724s] (I)       Finished Modeling Layer 5 ( CPU: 0.79 sec, Real: 0.78 sec, Curr Mem: 8321.62 MB )
[06/01 21:41:36  16724s] (I)       Started Modeling Layer 6 ( Curr Mem: 8321.62 MB )
[06/01 21:41:37  16725s] (I)       Layer 5 (H) : #blockages 23850 : #preroutes 0
[06/01 21:41:37  16725s] (I)       Finished Modeling Layer 6 ( CPU: 0.72 sec, Real: 0.72 sec, Curr Mem: 8321.62 MB )
[06/01 21:41:37  16725s] (I)       Started Modeling Layer 7 ( Curr Mem: 8321.62 MB )
[06/01 21:41:37  16725s] (I)       Layer 6 (H) : #blockages 87841 : #preroutes 0
[06/01 21:41:37  16725s] (I)       Finished Modeling Layer 7 ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 8321.62 MB )
[06/01 21:41:37  16725s] (I)       Started Modeling Layer 8 ( Curr Mem: 8321.62 MB )
[06/01 21:41:37  16725s] (I)       Layer 7 (V) : #blockages 23260 : #preroutes 0
[06/01 21:41:37  16725s] (I)       Finished Modeling Layer 8 ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 8321.62 MB )
[06/01 21:41:37  16725s] (I)       Started Modeling Layer 9 ( Curr Mem: 8321.62 MB )
[06/01 21:41:37  16725s] (I)       Layer 8 (H) : #blockages 3539 : #preroutes 0
[06/01 21:41:37  16725s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 8321.62 MB )
[06/01 21:41:37  16725s] (I)       Finished Modeling ( CPU: 4.58 sec, Real: 4.57 sec, Curr Mem: 8321.62 MB )
[06/01 21:41:37  16725s] (I)       Number of ignored nets = 0
[06/01 21:41:37  16725s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/01 21:41:37  16725s] (I)       Number of clock nets = 2.  Ignored: No
[06/01 21:41:37  16725s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/01 21:41:37  16725s] (I)       Number of special nets = 0.  Ignored: Yes
[06/01 21:41:37  16725s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/01 21:41:37  16725s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/01 21:41:37  16725s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/01 21:41:37  16725s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/01 21:41:37  16725s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/01 21:41:37  16725s] (I)       Before initializing earlyGlobalRoute syMemory usage = 8321.6 MB
[06/01 21:41:37  16725s] (I)       Ndr track 0 does not exist
[06/01 21:41:37  16725s] (I)       Layer1  viaCost=100.00
[06/01 21:41:37  16725s] (I)       Layer2  viaCost=100.00
[06/01 21:41:37  16725s] (I)       Layer3  viaCost=100.00
[06/01 21:41:37  16725s] (I)       Layer4  viaCost=100.00
[06/01 21:41:37  16725s] (I)       Layer5  viaCost=100.00
[06/01 21:41:37  16725s] (I)       Layer6  viaCost=400.00
[06/01 21:41:37  16725s] (I)       Layer7  viaCost=100.00
[06/01 21:41:37  16725s] (I)       Layer8  viaCost=400.00
[06/01 21:41:37  16725s] (I)       ---------------------Grid Graph Info--------------------
[06/01 21:41:37  16725s] (I)       Routing area        : (0, 0) - (14461600, 14461600)
[06/01 21:41:37  16725s] (I)       Core area           : (115008, 115000) - (14346592, 14345800)
[06/01 21:41:37  16725s] (I)       Site width          :   136  (dbu)
[06/01 21:41:37  16725s] (I)       Row height          :  1200  (dbu)
[06/01 21:41:37  16725s] (I)       GCell width         : 14400  (dbu)
[06/01 21:41:37  16725s] (I)       GCell height        : 14400  (dbu)
[06/01 21:41:37  16725s] (I)       Grid                :  1005  1005     9
[06/01 21:41:37  16725s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9
[06/01 21:41:37  16725s] (I)       Vertical capacity   :     0     0 14400     0 14400     0     0 14400     0
[06/01 21:41:37  16725s] (I)       Horizontal capacity :     0 14400     0 14400     0 14400 14400     0 14400
[06/01 21:41:37  16725s] (I)       Default wire width  :    50    50    50    50    50    50   400   400  4000
[06/01 21:41:37  16725s] (I)       Default wire space  :    50    50    50    50    50    50   400   400  2000
[06/01 21:41:37  16725s] (I)       Default wire pitch  :   100   100   100   100   100   100   800   800  6000
[06/01 21:41:37  16725s] (I)       Default pitch size  :   100   100   100   100   100   100   800   800 10000
[06/01 21:41:37  16725s] (I)       First track coord   :     0   100   108   100   108   100   600   608  5000
[06/01 21:41:37  16725s] (I)       Num tracks per GCell: 144.00 144.00 144.00 144.00 144.00 144.00 18.00 18.00  1.44
[06/01 21:41:37  16725s] (I)       Total num of tracks :     0 144615 144615 144615 144615 144615 18077 18076  1446
[06/01 21:41:37  16725s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[06/01 21:41:37  16725s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[06/01 21:41:37  16725s] (I)       --------------------------------------------------------
[06/01 21:41:37  16725s] 
[06/01 21:41:37  16725s] [NR-eGR] ============ Routing rule table ============
[06/01 21:41:37  16725s] [NR-eGR] Rule id: 0  Nets: 70074 
[06/01 21:41:37  16725s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/01 21:41:37  16725s] (I)       Pitch:  L1=100  L2=100  L3=100  L4=100  L5=100  L6=100  L7=800  L8=800  L9=10000
[06/01 21:41:37  16725s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[06/01 21:41:37  16725s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[06/01 21:41:37  16725s] [NR-eGR] ========================================
[06/01 21:41:37  16725s] [NR-eGR] 
[06/01 21:41:37  16725s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/01 21:41:37  16725s] (I)       blocked tracks on layer2 : = 39645314 / 145338075 (27.28%)
[06/01 21:41:37  16725s] (I)       blocked tracks on layer3 : = 4456407 / 145338075 (3.07%)
[06/01 21:41:37  16725s] (I)       blocked tracks on layer4 : = 4412746 / 145338075 (3.04%)
[06/01 21:41:37  16725s] (I)       blocked tracks on layer5 : = 4249266 / 145338075 (2.92%)
[06/01 21:41:37  16725s] (I)       blocked tracks on layer6 : = 4198238 / 145338075 (2.89%)
[06/01 21:41:37  16725s] (I)       blocked tracks on layer7 : = 529740 / 18167385 (2.92%)
[06/01 21:41:37  16725s] (I)       blocked tracks on layer8 : = 549634 / 18166380 (3.03%)
[06/01 21:41:37  16725s] (I)       blocked tracks on layer9 : = 13844 / 1453230 (0.95%)
[06/01 21:41:37  16725s] (I)       After initializing earlyGlobalRoute syMemory usage = 8321.6 MB
[06/01 21:41:37  16725s] (I)       Finished Loading and Dumping File ( CPU: 4.99 sec, Real: 4.99 sec, Curr Mem: 8321.62 MB )
[06/01 21:41:37  16725s] (I)       ============= Initialization =============
[06/01 21:41:37  16725s] (I)       numLocalWires=302224  numGlobalNetBranches=101218  numLocalNetBranches=50065
[06/01 21:41:37  16725s] (I)       totalPins=285568  totalGlobalPin=98320 (34.43%)
[06/01 21:41:37  16725s] (I)       Started Build MST ( Curr Mem: 8321.62 MB )
[06/01 21:41:37  16725s] (I)       Generate topology with single threads
[06/01 21:41:37  16725s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 8321.62 MB )
[06/01 21:41:37  16726s] (I)       total 2D Cap : 708753589 = (408120541 H, 300633048 V)
[06/01 21:41:37  16726s] (I)       ============  Phase 1a Route ============
[06/01 21:41:37  16726s] (I)       Started Phase 1a ( Curr Mem: 8321.62 MB )
[06/01 21:41:37  16726s] (I)       Finished Phase 1a ( CPU: 0.08 sec, Real: 0.07 sec, Curr Mem: 8321.62 MB )
[06/01 21:41:37  16726s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 8321.62 MB )
[06/01 21:41:37  16726s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[06/01 21:41:37  16726s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 8321.62 MB )
[06/01 21:41:37  16726s] (I)       Usage: 893913 = (434996 H, 458917 V) = (0.11% H, 0.15% V) = (6.264e+06um H, 6.608e+06um V)
[06/01 21:41:37  16726s] (I)       
[06/01 21:41:37  16726s] (I)       ============  Phase 1b Route ============
[06/01 21:41:37  16726s] (I)       Usage: 893913 = (434996 H, 458917 V) = (0.11% H, 0.15% V) = (6.264e+06um H, 6.608e+06um V)
[06/01 21:41:37  16726s] (I)       
[06/01 21:41:37  16726s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[06/01 21:41:37  16726s] 
[06/01 21:41:37  16726s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/01 21:41:37  16726s] Finished Early Global Route rough congestion estimation: mem = 8321.6M
[06/01 21:41:37  16726s] OPERPROF: Finished npCallHUMEst at level 1, CPU:5.260, REAL:5.252, MEM:8321.6M
[06/01 21:41:37  16726s] earlyGlobalRoute rough estimation gcell size 12 row height
[06/01 21:41:37  16726s] OPERPROF: Starting CDPad at level 1, MEM:8321.6M
[06/01 21:41:49  16737s] CDPadU 0.001 -> 0.001. R=0.000, N=66808, GS=18.000
[06/01 21:41:51  16739s] OPERPROF: Finished CDPad at level 1, CPU:13.330, REAL:13.312, MEM:8321.6M
[06/01 21:41:51  16739s] OPERPROF: Starting npMain at level 1, MEM:8321.6M
[06/01 21:41:51  16739s] OPERPROF:   Starting npPlace at level 2, MEM:8321.6M
[06/01 21:42:18  16766s] OPERPROF:   Finished npPlace at level 2, CPU:26.790, REAL:26.800, MEM:10845.7M
[06/01 21:42:18  16766s] OPERPROF: Finished npMain at level 1, CPU:27.330, REAL:27.334, MEM:10199.7M
[06/01 21:42:18  16766s] Global placement CDP skipped at cutLevel 19.
[06/01 21:42:18  16766s] Iteration 19: Total net bbox = 1.390e+07 (6.70e+06 7.20e+06)
[06/01 21:42:18  16766s]               Est.  stn bbox = 1.519e+07 (7.30e+06 7.88e+06)
[06/01 21:42:18  16766s]               cpu = 0:01:36 real = 0:01:35 mem = 10199.7M
[06/01 21:42:23  16771s] Legalizing MH Cells... 28 / 28 (level 20)
[06/01 21:42:23  16771s] OPERPROF: Starting CellHaloInit at level 1, MEM:10199.7M
[06/01 21:42:23  16771s] OPERPROF: Finished CellHaloInit at level 1, CPU:0.000, REAL:0.002, MEM:10199.7M
[06/01 21:42:23  16771s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=10199.7M, DRC: 0)
[06/01 21:42:23  16771s] 0 (out of 28) MH cells were successfully legalized.
[06/01 21:42:23  16771s] Iteration 20: Total net bbox = 1.390e+07 (6.70e+06 7.20e+06)
[06/01 21:42:23  16771s]               Est.  stn bbox = 1.519e+07 (7.30e+06 7.88e+06)
[06/01 21:42:23  16771s]               cpu = 0:00:04.6 real = 0:00:05.0 mem = 10199.7M
[06/01 21:42:27  16776s] OPERPROF: Starting npMain at level 1, MEM:10199.7M
[06/01 21:42:28  16776s] OPERPROF:   Starting npPlace at level 2, MEM:10199.7M
[06/01 21:43:57  16865s] OPERPROF:   Finished npPlace at level 2, CPU:88.920, REAL:88.889, MEM:11070.1M
[06/01 21:43:57  16865s] OPERPROF: Finished npMain at level 1, CPU:89.450, REAL:89.417, MEM:8514.1M
[06/01 21:43:57  16865s] Legalizing MH Cells... 28 / 28 (level 21)
[06/01 21:43:57  16865s] OPERPROF: Starting CellHaloInit at level 1, MEM:8514.1M
[06/01 21:43:57  16865s] OPERPROF: Finished CellHaloInit at level 1, CPU:0.000, REAL:0.002, MEM:8514.1M
[06/01 21:43:57  16865s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=8514.1M, DRC: 0)
[06/01 21:43:57  16865s] 0 (out of 28) MH cells were successfully legalized.
[06/01 21:43:57  16865s] Iteration 21: Total net bbox = 1.391e+07 (6.70e+06 7.21e+06)
[06/01 21:43:57  16865s]               Est.  stn bbox = 1.521e+07 (7.31e+06 7.90e+06)
[06/01 21:43:57  16865s]               cpu = 0:01:34 real = 0:01:34 mem = 8514.1M
[06/01 21:43:57  16865s] [adp] clock
[06/01 21:43:57  16865s] [adp] weight, nr nets, wire length
[06/01 21:43:57  16865s] [adp]      0        2  0.000000
[06/01 21:43:57  16865s] [adp] data
[06/01 21:43:57  16865s] [adp] weight, nr nets, wire length
[06/01 21:43:57  16865s] [adp]      0    71608  12680943.715000
[06/01 21:43:57  16865s] [adp] 0.000000|0.000000|0.000000
[06/01 21:43:57  16865s] Iteration 22: Total net bbox = 1.391e+07 (6.70e+06 7.21e+06)
[06/01 21:43:57  16865s]               Est.  stn bbox = 1.521e+07 (7.31e+06 7.90e+06)
[06/01 21:43:57  16865s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 8514.1M
[06/01 21:43:57  16865s] Clear WL Bound Manager after Global Placement... 
[06/01 21:43:57  16865s] Clear Wl Manager.
[06/01 21:43:57  16865s] Finished Global Placement (cpu=0:11:57, real=0:11:57, mem=8514.1M)
[06/01 21:43:57  16865s] 0 delay mode for cte disabled.
[06/01 21:43:57  16865s] SKP cleared!
[06/01 21:43:57  16865s] Info: 0 clock gating cells identified, 0 (on average) moved 0/13
[06/01 21:43:58  16867s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:8514.1M
[06/01 21:43:58  16867s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.020, REAL:0.012, MEM:3777.5M
[06/01 21:43:58  16867s] Solver runtime cpu: 0:02:30 real: 0:02:30
[06/01 21:43:58  16867s] Core Placement runtime cpu: 0:09:37 real: 0:09:36
[06/01 21:43:58  16867s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[06/01 21:43:58  16867s] Type 'man IMPSP-9025' for more detail.
[06/01 21:43:58  16867s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3777.5M
[06/01 21:43:58  16867s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3777.5M
[06/01 21:43:58  16867s] #spOpts: N=28 minPadR=1.1 mergeVia=F 
[06/01 21:43:58  16867s] All LLGs are deleted
[06/01 21:43:58  16867s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3777.5M
[06/01 21:43:58  16867s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:3777.5M
[06/01 21:43:58  16867s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3777.5M
[06/01 21:43:58  16867s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:3777.5M
[06/01 21:43:58  16867s] Core basic site is CORE12T
[06/01 21:43:59  16867s] SiteArray: non-trimmed site array dimensions = 11859 x 104644
[06/01 21:43:59  16867s] SiteArray: use 4,966,739,968 bytes
[06/01 21:43:59  16867s] SiteArray: current memory after site array memory allocation 8514.1M
[06/01 21:43:59  16867s] SiteArray: FP blocked sites are writable
[06/01 21:44:08  16876s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[06/01 21:44:08  16876s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:8514.1M
[06/01 21:44:08  16876s] Process 35580 wires and vias for routing blockage and capacity analysis
[06/01 21:44:08  16876s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.010, REAL:0.007, MEM:8514.1M
[06/01 21:44:09  16877s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:10.100, REAL:10.095, MEM:8514.1M
[06/01 21:44:10  16879s] OPERPROF:       Starting CMU at level 4, MEM:8514.1M
[06/01 21:44:10  16879s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.005, MEM:8514.1M
[06/01 21:44:11  16879s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:12.460, REAL:12.462, MEM:8514.1M
[06/01 21:44:17  16886s] [CPU] DPlace-Init (cpu=0:00:18.8, real=0:00:19.0, mem=8514.1MB).
[06/01 21:44:17  16886s] OPERPROF:   Finished DPlace-Init at level 2, CPU:18.790, REAL:18.800, MEM:8514.1M
[06/01 21:44:17  16886s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:18.790, REAL:18.800, MEM:8514.1M
[06/01 21:44:17  16886s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.17768.1
[06/01 21:44:17  16886s] OPERPROF: Starting RefinePlace at level 1, MEM:8514.1M
[06/01 21:44:17  16886s] *** Starting refinePlace (4:41:26 mem=8514.1M) ***
[06/01 21:44:17  16886s] Total net bbox length = 1.268e+07 (6.171e+06 6.510e+06) (ext = 7.917e+06)
[06/01 21:44:18  16886s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/01 21:44:18  16886s] OPERPROF:   Starting CellHaloInit at level 2, MEM:8514.1M
[06/01 21:44:18  16886s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.002, MEM:8514.1M
[06/01 21:44:18  16886s] OPERPROF:   Starting CellHaloInit at level 2, MEM:8514.1M
[06/01 21:44:18  16886s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.002, MEM:8514.1M
[06/01 21:44:18  16886s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:8514.1M
[06/01 21:44:18  16886s] Starting refinePlace ...
[06/01 21:44:18  16886s] 
[06/01 21:44:18  16886s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[06/01 21:44:22  16890s]   Spread Effort: high, standalone mode, useDDP on.
[06/01 21:44:22  16890s] [CPU] RefinePlace/preRPlace (cpu=0:00:04.1, real=0:00:04.0, mem=8514.1MB) @(4:41:27 - 4:41:31).
[06/01 21:44:22  16890s] Move report: preRPlace moves 28 insts, mean move: 0.39 um, max move: 0.64 um
[06/01 21:44:22  16890s] 	Max move on inst (mem/Gen_dccm_enable.dccm_mem_bank[2].dccm_bank_i_mem): (8474.56, 8015.19) --> (8474.52, 8014.60)
[06/01 21:44:22  16890s] 	Length: 878 sites, height: 130 rows, site name: NULL, cell type: ST_SPHD_HIPERF_2048x39m4_Tl
[06/01 21:44:22  16890s] 	Violation at original loc: Placement Blockage Violation
[06/01 21:44:22  16890s] wireLenOptFixPriorityInst 0 inst fixed
[06/01 21:44:22  16890s] Placement tweakage begins.
[06/01 21:44:23  16891s] wire length = 1.305e+07
[06/01 21:44:26  16894s] wire length = 1.302e+07
[06/01 21:44:26  16894s] Placement tweakage ends.
[06/01 21:44:26  16894s] Move report: tweak moves 9558 insts, mean move: 1.09 um, max move: 40.25 um
[06/01 21:44:26  16894s] 	Max move on inst (swerv/dec_tlu_g122815): (8838.82, 8418.79) --> (8833.94, 8383.42)
[06/01 21:44:26  16894s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:03.9, real=0:00:04.0, mem=8514.1MB) @(4:41:31 - 4:41:35).
[06/01 21:44:26  16895s] 
[06/01 21:44:26  16895s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[06/01 21:44:28  16897s] Move report: legalization moves 66806 insts, mean move: 1.64 um, max move: 63.99 um
[06/01 21:44:28  16897s] 	Max move on inst (mem/tie_0_cell183): (8364.94, 8579.64) --> (8304.38, 8576.20)
[06/01 21:44:28  16897s] [CPU] RefinePlace/Legalization (cpu=0:00:02.2, real=0:00:02.0, mem=8514.1MB) @(4:41:35 - 4:41:37).
[06/01 21:44:28  16897s] Move report: Detail placement moves 66806 insts, mean move: 1.73 um, max move: 63.99 um
[06/01 21:44:28  16897s] 	Max move on inst (mem/tie_0_cell183): (8364.94, 8579.64) --> (8304.38, 8576.20)
[06/01 21:44:28  16897s] 	Runtime: CPU: 0:00:10.3 REAL: 0:00:10.0 MEM: 8514.1MB
[06/01 21:44:28  16897s] Statistics of distance of Instance movement in refine placement:
[06/01 21:44:28  16897s]   maximum (X+Y) =        63.99 um
[06/01 21:44:28  16897s]   inst (mem/tie_0_cell183) with max move: (8364.94, 8579.64) -> (8304.38, 8576.2)
[06/01 21:44:28  16897s]   mean    (X+Y) =         1.73 um
[06/01 21:44:28  16897s] Total instances flipped for legalization: 2
[06/01 21:44:28  16897s] Summary Report:
[06/01 21:44:28  16897s] Instances move: 66834 (out of 66836 movable)
[06/01 21:44:28  16897s] Instances flipped: 2
[06/01 21:44:28  16897s] Mean displacement: 1.73 um
[06/01 21:44:28  16897s] Max displacement: 63.99 um (Instance: mem/tie_0_cell183) (8364.94, 8579.64) -> (8304.38, 8576.2)
[06/01 21:44:28  16897s] 	Length: 3 sites, height: 1 rows, site name: CORE12T, cell type: C12T28SOI_LR_TOLX8
[06/01 21:44:28  16897s] 	Violation at original loc: Placement Blockage Violation
[06/01 21:44:28  16897s] Total instances moved : 66834
[06/01 21:44:28  16897s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:10.300, REAL:10.290, MEM:8514.1M
[06/01 21:44:28  16897s] Total net bbox length = 1.272e+07 (6.177e+06 6.540e+06) (ext = 7.917e+06)
[06/01 21:44:28  16897s] Runtime: CPU: 0:00:11.1 REAL: 0:00:11.0 MEM: 8514.1MB
[06/01 21:44:28  16897s] [CPU] RefinePlace/total (cpu=0:00:11.1, real=0:00:11.0, mem=8514.1MB) @(4:41:26 - 4:41:37).
[06/01 21:44:28  16897s] *** Finished refinePlace (4:41:37 mem=8514.1M) ***
[06/01 21:44:28  16897s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.17768.1
[06/01 21:44:28  16897s] OPERPROF: Finished RefinePlace at level 1, CPU:11.130, REAL:11.111, MEM:8514.1M
[06/01 21:44:30  16898s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:8514.1M
[06/01 21:44:30  16898s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.030, REAL:0.033, MEM:3777.5M
[06/01 21:44:30  16898s] All LLGs are deleted
[06/01 21:44:30  16898s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3777.5M
[06/01 21:44:30  16898s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3777.5M
[06/01 21:44:30  16898s] *** Finished Initial Placement (cpu=0:14:43, real=0:14:45, mem=3777.5M) ***
[06/01 21:44:30  16898s] #spOpts: N=28 minPadR=1.1 mergeVia=F 
[06/01 21:44:30  16898s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3777.5M
[06/01 21:44:30  16898s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3777.5M
[06/01 21:44:30  16898s] Core basic site is CORE12T
[06/01 21:44:30  16898s] SiteArray: non-trimmed site array dimensions = 11859 x 104644
[06/01 21:44:30  16898s] SiteArray: use 4,966,739,968 bytes
[06/01 21:44:30  16898s] SiteArray: current memory after site array memory allocation 8514.1M
[06/01 21:44:30  16898s] SiteArray: FP blocked sites are writable
[06/01 21:44:39  16907s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[06/01 21:44:39  16907s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:8514.1M
[06/01 21:44:39  16907s] Process 35580 wires and vias for routing blockage and capacity analysis
[06/01 21:44:39  16907s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.007, MEM:8514.1M
[06/01 21:44:40  16908s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:9.930, REAL:9.935, MEM:8514.1M
[06/01 21:44:42  16910s] OPERPROF: Finished spInitSiteArr at level 1, CPU:12.230, REAL:12.241, MEM:8514.1M
[06/01 21:44:49  16917s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:8514.1M
[06/01 21:44:55  16923s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:6.070, REAL:6.054, MEM:8514.1M
[06/01 21:44:55  16923s] default core: bins with density > 0.750 =  0.10 % ( 1387 / 1411340 )
[06/01 21:44:55  16923s] Density distribution unevenness ratio = 99.724%
[06/01 21:44:56  16924s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:8514.1M
[06/01 21:44:56  16924s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.020, REAL:0.014, MEM:3777.5M
[06/01 21:44:56  16924s] All LLGs are deleted
[06/01 21:44:56  16924s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3777.5M
[06/01 21:44:56  16924s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3777.5M
[06/01 21:44:56  16924s] Some Macros are marked as preplaced.
[06/01 21:44:56  16924s] Effort level <high> specified for tdgp_reg2reg_default path_group
[06/01 21:44:56  16924s] 
[06/01 21:44:56  16924s] *** Start incrementalPlace ***
[06/01 21:44:56  16924s] User Input Parameters:
[06/01 21:44:56  16924s] - Congestion Driven    : On
[06/01 21:44:56  16924s] - Timing Driven        : On
[06/01 21:44:56  16924s] - Area-Violation Based : On
[06/01 21:44:56  16924s] - Start Rollback Level : -5
[06/01 21:44:56  16924s] - Legalized            : On
[06/01 21:44:56  16924s] - Window Based         : Off
[06/01 21:44:56  16924s] - eDen incr mode       : Off
[06/01 21:44:56  16924s] 
[06/01 21:44:56  16924s] Init WL Bound for IncrIp in placeDesign ... 
[06/01 21:44:56  16924s] No Views given, use default active views for adaptive view pruning
[06/01 21:44:56  16924s] SKP will enable view:
[06/01 21:44:56  16924s]   nominal_analysis_view
[06/01 21:44:56  16924s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3777.5M
[06/01 21:44:56  16924s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.023, MEM:3777.5M
[06/01 21:44:56  16924s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3777.5M
[06/01 21:44:56  16924s] Starting Early Global Route congestion estimation: mem = 3777.5M
[06/01 21:44:56  16924s] (I)       Started Loading and Dumping File ( Curr Mem: 3777.46 MB )
[06/01 21:44:56  16924s] (I)       Reading DB...
[06/01 21:44:56  16924s] (I)       Read data from FE... (mem=3777.5M)
[06/01 21:44:56  16924s] (I)       Read nodes and places... (mem=3777.5M)
[06/01 21:44:56  16924s] (I)       Done Read nodes and places (cpu=0.050s, mem=3777.5M)
[06/01 21:44:56  16924s] (I)       Read nets... (mem=3777.5M)
[06/01 21:44:56  16925s] (I)       Done Read nets (cpu=0.160s, mem=3777.5M)
[06/01 21:44:56  16925s] (I)       Done Read data from FE (cpu=0.210s, mem=3777.5M)
[06/01 21:44:56  16925s] (I)       before initializing RouteDB syMemory usage = 3777.5 MB
[06/01 21:44:56  16925s] (I)       Honor MSV route constraint: false
[06/01 21:44:56  16925s] (I)       Maximum routing layer  : 9
[06/01 21:44:56  16925s] (I)       Minimum routing layer  : 2
[06/01 21:44:56  16925s] (I)       Supply scale factor H  : 1.00
[06/01 21:44:56  16925s] (I)       Supply scale factor V  : 1.00
[06/01 21:44:56  16925s] (I)       Tracks used by clock wire: 0
[06/01 21:44:56  16925s] (I)       Reverse direction      : 
[06/01 21:44:56  16925s] (I)       Honor partition pin guides: true
[06/01 21:44:56  16925s] (I)       Route selected nets only: false
[06/01 21:44:56  16925s] (I)       Route secondary PG pins: false
[06/01 21:44:56  16925s] (I)       Second PG max fanout   : 2147483647
[06/01 21:44:56  16925s] (I)       Apply function for special wires: true
[06/01 21:44:56  16925s] (I)       Layer by layer blockage reading: true
[06/01 21:44:56  16925s] (I)       Offset calculation fix : true
[06/01 21:44:56  16925s] (I)       Route stripe layer range: 
[06/01 21:44:56  16925s] (I)       Honor partition fences : 
[06/01 21:44:56  16925s] (I)       Honor partition pin    : 
[06/01 21:44:56  16925s] (I)       Honor partition fences with feedthrough: 
[06/01 21:44:56  16925s] (I)       Counted 265475 PG shapes. We will not process PG shapes layer by layer.
[06/01 21:44:56  16925s] (I)       build grid graph
[06/01 21:44:56  16925s] (I)       build grid graph start
[06/01 21:44:56  16925s] [NR-eGR] Track table information for default rule: 
[06/01 21:44:56  16925s] [NR-eGR] M1 has no routable track
[06/01 21:44:56  16925s] [NR-eGR] M2 has single uniform track structure
[06/01 21:44:56  16925s] [NR-eGR] M3 has single uniform track structure
[06/01 21:44:56  16925s] [NR-eGR] M4 has single uniform track structure
[06/01 21:44:56  16925s] [NR-eGR] M5 has single uniform track structure
[06/01 21:44:56  16925s] [NR-eGR] M6 has single uniform track structure
[06/01 21:44:56  16925s] [NR-eGR] IA has single uniform track structure
[06/01 21:44:56  16925s] [NR-eGR] IB has single uniform track structure
[06/01 21:44:56  16925s] [NR-eGR] LB has single uniform track structure
[06/01 21:44:56  16925s] (I)       build grid graph end
[06/01 21:44:56  16925s] (I)       ===========================================================================
[06/01 21:44:56  16925s] (I)       == Report All Rule Vias ==
[06/01 21:44:56  16925s] (I)       ===========================================================================
[06/01 21:44:56  16925s] (I)        Via Rule : (Default)
[06/01 21:44:56  16925s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/01 21:44:56  16925s] (I)       ---------------------------------------------------------------------------
[06/01 21:44:56  16925s] (I)        1    3 : CDS_V12_1x1_VH              7 : CDS_V12_1x2_CENTER       
[06/01 21:44:56  16925s] (I)        2   40 : CDS_V23_1x1_HV             41 : CDS_V23_1x2_CENTER       
[06/01 21:44:56  16925s] (I)        3   95 : CDS_V34_1x1_VH             99 : CDS_V34_1x2_CENTER       
[06/01 21:44:56  16925s] (I)        4  156 : CDS_V45_1x1_HV            157 : CDS_V45_1x2_CENTER       
[06/01 21:44:56  16925s] (I)        5  211 : CDS_V56_1x1_VH            215 : CDS_V56_1x2_CENTER       
[06/01 21:44:56  16925s] (I)        6  271 : CDS_V67_1x1_HH            273 : CDS_V67_1x2_CENTER       
[06/01 21:44:56  16925s] (I)        7  291 : CDS_V78_1x1_HV            292 : CDS_V78_1x2_CENTER       
[06/01 21:44:56  16925s] (I)        8  298 : CDS_V89_1x1_VH            298 : CDS_V89_1x1_VH           
[06/01 21:44:56  16925s] (I)        9    0 : ---                         0 : ---                      
[06/01 21:44:56  16925s] (I)       ===========================================================================
[06/01 21:44:56  16925s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 3777.46 MB )
[06/01 21:44:56  16925s] (I)       Num PG vias on layer 1 : 0
[06/01 21:44:56  16925s] (I)       Num PG vias on layer 2 : 0
[06/01 21:44:56  16925s] (I)       Num PG vias on layer 3 : 0
[06/01 21:44:56  16925s] (I)       Num PG vias on layer 4 : 0
[06/01 21:44:56  16925s] (I)       Num PG vias on layer 5 : 0
[06/01 21:44:56  16925s] (I)       Num PG vias on layer 6 : 0
[06/01 21:44:56  16925s] (I)       Num PG vias on layer 7 : 0
[06/01 21:44:56  16925s] (I)       Num PG vias on layer 8 : 0
[06/01 21:44:56  16925s] (I)       Num PG vias on layer 9 : 0
[06/01 21:44:56  16925s] [NR-eGR] Read 339468 PG shapes
[06/01 21:44:56  16925s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 3777.46 MB )
[06/01 21:44:56  16925s] [NR-eGR] #Routing Blockages  : 0
[06/01 21:44:56  16925s] [NR-eGR] #Instance Blockages : 408354
[06/01 21:44:56  16925s] [NR-eGR] #PG Blockages       : 339468
[06/01 21:44:56  16925s] [NR-eGR] #Bump Blockages     : 0
[06/01 21:44:56  16925s] [NR-eGR] #Boundary Blockages : 0
[06/01 21:44:56  16925s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[06/01 21:44:56  16925s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/01 21:44:57  16925s] (I)       readDataFromPlaceDB
[06/01 21:44:57  16925s] (I)       Read net information..
[06/01 21:44:57  16925s] [NR-eGR] Read numTotalNets=71490  numIgnoredNets=0
[06/01 21:44:57  16925s] (I)       Read testcase time = 0.020 seconds
[06/01 21:44:57  16925s] 
[06/01 21:44:57  16925s] (I)       early_global_route_priority property id does not exist.
[06/01 21:44:57  16925s] (I)       Start initializing grid graph
[06/01 21:44:57  16925s] (I)       !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
[06/01 21:44:57  16925s] (I)       GridGraph is too big, grid merging is triggered
[06/01 21:44:57  16925s] (I)       Orig grid = 12051 x 12051
[06/01 21:44:57  16925s] (I)       New grid = 6026 x 6026
[06/01 21:44:57  16925s] (I)       !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
[06/01 21:44:58  16926s] (I)       End initializing grid graph
[06/01 21:44:58  16926s] (I)       Model blockages into capacity
[06/01 21:44:58  16926s] (I)       Read Num Blocks=748074  Num Prerouted Wires=0  Num CS=0
[06/01 21:44:58  16926s] (I)       Started Modeling ( Curr Mem: 4681.46 MB )
[06/01 21:44:58  16926s] (I)       Started Modeling Layer 1 ( Curr Mem: 4681.46 MB )
[06/01 21:44:58  16926s] (I)       Started Modeling Layer 2 ( Curr Mem: 4681.46 MB )
[06/01 21:45:06  16934s] (I)       Layer 1 (H) : #blockages 240303 : #preroutes 0
[06/01 21:45:06  16934s] (I)       Finished Modeling Layer 2 ( CPU: 8.14 sec, Real: 8.14 sec, Curr Mem: 10707.46 MB )
[06/01 21:45:06  16934s] (I)       Started Modeling Layer 3 ( Curr Mem: 9864.46 MB )
[06/01 21:45:13  16942s] (I)       Layer 2 (V) : #blockages 62886 : #preroutes 0
[06/01 21:45:13  16942s] (I)       Finished Modeling Layer 3 ( CPU: 7.62 sec, Real: 7.63 sec, Curr Mem: 9864.46 MB )
[06/01 21:45:13  16942s] (I)       Started Modeling Layer 4 ( Curr Mem: 8637.46 MB )
[06/01 21:45:18  16946s] (I)       Layer 3 (H) : #blockages 48465 : #preroutes 0
[06/01 21:45:18  16946s] (I)       Finished Modeling Layer 4 ( CPU: 4.44 sec, Real: 4.44 sec, Curr Mem: 10410.46 MB )
[06/01 21:45:18  16946s] (I)       Started Modeling Layer 5 ( Curr Mem: 9333.46 MB )
[06/01 21:45:25  16953s] (I)       Layer 4 (V) : #blockages 257930 : #preroutes 0
[06/01 21:45:25  16953s] (I)       Finished Modeling Layer 5 ( CPU: 7.29 sec, Real: 7.26 sec, Curr Mem: 10135.46 MB )
[06/01 21:45:25  16954s] (I)       Started Modeling Layer 6 ( Curr Mem: 9457.46 MB )
[06/01 21:45:30  16958s] (I)       Layer 5 (H) : #blockages 23850 : #preroutes 0
[06/01 21:45:30  16958s] (I)       Finished Modeling Layer 6 ( CPU: 4.59 sec, Real: 4.58 sec, Curr Mem: 9571.46 MB )
[06/01 21:45:30  16958s] (I)       Started Modeling Layer 7 ( Curr Mem: 8187.46 MB )
[06/01 21:45:30  16959s] (I)       Layer 6 (H) : #blockages 87841 : #preroutes 0
[06/01 21:45:30  16959s] (I)       Finished Modeling Layer 7 ( CPU: 0.61 sec, Real: 0.61 sec, Curr Mem: 8187.46 MB )
[06/01 21:45:31  16959s] (I)       Started Modeling Layer 8 ( Curr Mem: 8187.46 MB )
[06/01 21:45:33  16961s] (I)       Layer 7 (V) : #blockages 23260 : #preroutes 0
[06/01 21:45:33  16961s] (I)       Finished Modeling Layer 8 ( CPU: 2.12 sec, Real: 2.12 sec, Curr Mem: 8187.46 MB )
[06/01 21:45:33  16961s] (I)       Started Modeling Layer 9 ( Curr Mem: 8187.46 MB )
[06/01 21:45:33  16961s] (I)       Layer 8 (H) : #blockages 3539 : #preroutes 0
[06/01 21:45:33  16961s] (I)       Finished Modeling Layer 9 ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 8187.46 MB )
[06/01 21:45:33  16961s] (I)       Finished Modeling ( CPU: 35.20 sec, Real: 35.18 sec, Curr Mem: 8187.46 MB )
[06/01 21:45:33  16961s] (I)       Number of ignored nets = 0
[06/01 21:45:33  16961s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/01 21:45:33  16961s] (I)       Number of clock nets = 2.  Ignored: No
[06/01 21:45:33  16961s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/01 21:45:33  16961s] (I)       Number of special nets = 0.  Ignored: Yes
[06/01 21:45:33  16961s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/01 21:45:33  16961s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/01 21:45:33  16961s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/01 21:45:33  16961s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/01 21:45:33  16961s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/01 21:45:33  16962s] (I)       Before initializing earlyGlobalRoute syMemory usage = 8143.5 MB
[06/01 21:45:33  16962s] (I)       Ndr track 0 does not exist
[06/01 21:45:33  16962s] (I)       Layer1  viaCost=100.00
[06/01 21:45:33  16962s] (I)       Layer2  viaCost=100.00
[06/01 21:45:33  16962s] (I)       Layer3  viaCost=100.00
[06/01 21:45:33  16962s] (I)       Layer4  viaCost=100.00
[06/01 21:45:33  16962s] (I)       Layer5  viaCost=100.00
[06/01 21:45:33  16962s] (I)       Layer6  viaCost=400.00
[06/01 21:45:33  16962s] (I)       Layer7  viaCost=100.00
[06/01 21:45:33  16962s] (I)       Layer8  viaCost=400.00
[06/01 21:45:34  16962s] (I)       ---------------------Grid Graph Info--------------------
[06/01 21:45:34  16962s] (I)       Routing area        : (0, 0) - (14461600, 14461600)
[06/01 21:45:34  16962s] (I)       Core area           : (115008, 115000) - (14346592, 14345800)
[06/01 21:45:34  16962s] (I)       Site width          :   136  (dbu)
[06/01 21:45:34  16962s] (I)       Row height          :  1200  (dbu)
[06/01 21:45:34  16962s] (I)       GCell width         :  2400  (dbu)
[06/01 21:45:34  16962s] (I)       GCell height        :  2400  (dbu)
[06/01 21:45:34  16962s] (I)       Grid                :  6026  6026     9
[06/01 21:45:34  16962s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9
[06/01 21:45:34  16962s] (I)       Vertical capacity   :     0     0  2400     0  2400     0     0  2400     0
[06/01 21:45:34  16962s] (I)       Horizontal capacity :     0  2400     0  2400     0  2400  2400     0  2400
[06/01 21:45:34  16962s] (I)       Default wire width  :    50    50    50    50    50    50   400   400  4000
[06/01 21:45:34  16962s] (I)       Default wire space  :    50    50    50    50    50    50   400   400  2000
[06/01 21:45:34  16962s] (I)       Default wire pitch  :   100   100   100   100   100   100   800   800  6000
[06/01 21:45:34  16962s] (I)       Default pitch size  :   100   100   100   100   100   100   800   800 10000
[06/01 21:45:34  16962s] (I)       First track coord   :     0   100   108   100   108   100   600   608  5000
[06/01 21:45:34  16962s] (I)       Num tracks per GCell: 24.00 24.00 24.00 24.00 24.00 24.00  3.00  3.00  0.24
[06/01 21:45:34  16962s] (I)       Total num of tracks :     0 144615 144615 144615 144615 144615 18077 18076  1446
[06/01 21:45:34  16962s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[06/01 21:45:34  16962s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[06/01 21:45:34  16962s] (I)       --------------------------------------------------------
[06/01 21:45:34  16962s] 
[06/01 21:45:34  16962s] [NR-eGR] ============ Routing rule table ============
[06/01 21:45:34  16962s] [NR-eGR] Rule id: 0  Nets: 70074 
[06/01 21:45:34  16962s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/01 21:45:34  16962s] (I)       Pitch:  L1=100  L2=100  L3=100  L4=100  L5=100  L6=100  L7=800  L8=800  L9=10000
[06/01 21:45:34  16962s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[06/01 21:45:34  16962s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[06/01 21:45:34  16962s] [NR-eGR] ========================================
[06/01 21:45:34  16962s] [NR-eGR] 
[06/01 21:45:34  16962s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/01 21:45:34  16962s] (I)       blocked tracks on layer2 : = 235789970 / 871449990 (27.06%)
[06/01 21:45:34  16962s] (I)       blocked tracks on layer3 : = 23753952 / 871449990 (2.73%)
[06/01 21:45:34  16962s] (I)       blocked tracks on layer4 : = 24090689 / 871449990 (2.76%)
[06/01 21:45:34  16962s] (I)       blocked tracks on layer5 : = 22704340 / 871449990 (2.61%)
[06/01 21:45:34  16962s] (I)       blocked tracks on layer6 : = 22771707 / 871449990 (2.61%)
[06/01 21:45:34  16962s] (I)       blocked tracks on layer7 : = 2950997 / 108932002 (2.71%)
[06/01 21:45:34  16962s] (I)       blocked tracks on layer8 : = 3094313 / 108925976 (2.84%)
[06/01 21:45:34  16962s] (I)       blocked tracks on layer9 : = 55869 / 8713596 (0.64%)
[06/01 21:45:34  16962s] (I)       After initializing earlyGlobalRoute syMemory usage = 10437.1 MB
[06/01 21:45:34  16962s] (I)       Finished Loading and Dumping File ( CPU: 37.67 sec, Real: 37.64 sec, Curr Mem: 10437.08 MB )
[06/01 21:45:34  16962s] (I)       Started Global Routing ( Curr Mem: 10437.08 MB )
[06/01 21:45:34  16962s] (I)       ============= Initialization =============
[06/01 21:45:34  16962s] (I)       totalPins=285568  totalGlobalPin=238680 (83.58%)
[06/01 21:45:34  16962s] (I)       Started Build MST ( Curr Mem: 10389.08 MB )
[06/01 21:45:34  16962s] (I)       Generate topology with single threads
[06/01 21:45:34  16962s] (I)       Finished Build MST ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 10389.08 MB )
[06/01 21:45:36  16964s] (I)       total 2D Cap : 4250785373 = (2447801487 H, 1802983886 V)
[06/01 21:45:38  16966s] [NR-eGR] Layer group 1: route 70074 net(s) in layer range [2, 9]
[06/01 21:45:38  16966s] (I)       ============  Phase 1a Route ============
[06/01 21:45:38  16966s] (I)       Started Phase 1a ( Curr Mem: 10943.18 MB )
[06/01 21:45:39  16967s] (I)       Finished Phase 1a ( CPU: 0.82 sec, Real: 0.82 sec, Curr Mem: 10943.18 MB )
[06/01 21:45:39  16967s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 10943.18 MB )
[06/01 21:45:40  16969s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 34
[06/01 21:45:40  16969s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 1.54 sec, Real: 1.54 sec, Curr Mem: 10943.18 MB )
[06/01 21:45:40  16969s] (I)       Usage: 5428623 = (2640994 H, 2787629 V) = (0.11% H, 0.15% V) = (6.338e+06um H, 6.690e+06um V)
[06/01 21:45:40  16969s] (I)       
[06/01 21:45:41  16969s] (I)       ============  Phase 1b Route ============
[06/01 21:45:41  16969s] (I)       Started Phase 1b ( Curr Mem: 10943.18 MB )
[06/01 21:45:41  16969s] (I)       Finished Phase 1b ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 10943.18 MB )
[06/01 21:45:41  16969s] (I)       Usage: 5429087 = (2640994 H, 2788093 V) = (0.11% H, 0.15% V) = (6.338e+06um H, 6.691e+06um V)
[06/01 21:45:41  16969s] (I)       
[06/01 21:45:41  16969s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.302981e+07um
[06/01 21:45:41  16969s] (I)       ============  Phase 1c Route ============
[06/01 21:45:41  16969s] (I)       Started Phase 1c ( Curr Mem: 10943.18 MB )
[06/01 21:45:41  16969s] (I)       Level2 Grid: 1206 x 1206
[06/01 21:45:41  16970s] (I)       Started Two Level Routing ( Curr Mem: 10943.18 MB )
[06/01 21:45:44  16972s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 10943.18 MB )
[06/01 21:45:44  16973s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.17 sec, Real: 0.18 sec, Curr Mem: 10943.18 MB )
[06/01 21:45:44  16973s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.17 sec, Real: 0.18 sec, Curr Mem: 10943.18 MB )
[06/01 21:45:44  16973s] (I)       Finished Phase 1c ( CPU: 3.30 sec, Real: 3.30 sec, Curr Mem: 10943.18 MB )
[06/01 21:45:44  16973s] (I)       Usage: 5429295 = (2641192 H, 2788103 V) = (0.11% H, 0.15% V) = (6.339e+06um H, 6.691e+06um V)
[06/01 21:45:44  16973s] (I)       
[06/01 21:45:44  16973s] (I)       ============  Phase 1d Route ============
[06/01 21:45:44  16973s] (I)       Started Phase 1d ( Curr Mem: 10943.18 MB )
[06/01 21:45:45  16973s] (I)       Finished Phase 1d ( CPU: 0.33 sec, Real: 0.32 sec, Curr Mem: 10943.18 MB )
[06/01 21:45:45  16973s] (I)       Usage: 5429295 = (2641192 H, 2788103 V) = (0.11% H, 0.15% V) = (6.339e+06um H, 6.691e+06um V)
[06/01 21:45:45  16973s] (I)       
[06/01 21:45:45  16973s] (I)       ============  Phase 1e Route ============
[06/01 21:45:45  16973s] (I)       Started Phase 1e ( Curr Mem: 10943.18 MB )
[06/01 21:45:45  16973s] (I)       Started Legalize Blockage Violations ( Curr Mem: 10943.18 MB )
[06/01 21:45:45  16973s] (I)       Finished Legalize Blockage Violations ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 10943.18 MB )
[06/01 21:45:45  16973s] (I)       Finished Phase 1e ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 10943.18 MB )
[06/01 21:45:45  16973s] (I)       Usage: 5429295 = (2641192 H, 2788103 V) = (0.11% H, 0.15% V) = (6.339e+06um H, 6.691e+06um V)
[06/01 21:45:45  16973s] (I)       
[06/01 21:45:45  16973s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.303031e+07um
[06/01 21:45:45  16973s] [NR-eGR] 
[06/01 21:45:46  16974s] (I)       Current Phase 1l[Initialization] ( CPU: 0.33 sec, Real: 0.31 sec, Curr Mem: 10298.18 MB )
[06/01 21:45:46  16974s] (I)       Run Multi-thread layer assignment with 1 threads
[06/01 21:45:48  16977s] (I)       Finished Phase 1l ( CPU: 2.99 sec, Real: 2.99 sec, Curr Mem: 6661.18 MB )
[06/01 21:45:48  16977s] (I)       ============  Phase 1l Route ============
[06/01 21:45:50  16978s] (I)       
[06/01 21:45:50  16978s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/01 21:45:50  16978s] [NR-eGR]                        OverCon           OverCon           OverCon            
[06/01 21:45:50  16978s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[06/01 21:45:50  16978s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[06/01 21:45:50  16978s] [NR-eGR] --------------------------------------------------------------------------------
[06/01 21:45:50  16978s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/01 21:45:50  16978s] [NR-eGR]      M2  (2)        30( 0.00%)         4( 0.00%)         1( 0.00%)   ( 0.00%) 
[06/01 21:45:50  16979s] [NR-eGR]      M3  (3)        25( 0.00%)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/01 21:45:51  16979s] [NR-eGR]      M4  (4)        12( 0.00%)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/01 21:45:51  16979s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/01 21:45:51  16979s] [NR-eGR]      M6  (6)        12( 0.00%)         2( 0.00%)         1( 0.00%)   ( 0.00%) 
[06/01 21:45:51  16980s] [NR-eGR]      IA  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/01 21:45:52  16980s] [NR-eGR]      IB  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/01 21:45:52  16980s] [NR-eGR]      LB  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/01 21:45:52  16980s] [NR-eGR] --------------------------------------------------------------------------------
[06/01 21:45:52  16980s] [NR-eGR] Total               79( 0.00%)         9( 0.00%)         2( 0.00%)   ( 0.00%) 
[06/01 21:45:52  16980s] [NR-eGR] 
[06/01 21:45:52  16980s] (I)       Finished Global Routing ( CPU: 17.82 sec, Real: 17.80 sec, Curr Mem: 6661.18 MB )
[06/01 21:45:53  16981s] (I)       total 2D Cap : 4250882898 = (2447868236 H, 1803014662 V)
[06/01 21:46:04  16993s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/01 21:46:04  16993s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/01 21:46:04  16993s] Early Global Route congestion estimation runtime: 68.29 seconds, mem = 7673.6M
[06/01 21:46:04  16993s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:68.290, REAL:68.247, MEM:7673.6M
[06/01 21:46:04  16993s] OPERPROF: Starting HotSpotCal at level 1, MEM:7673.6M
[06/01 21:46:04  16993s] [hotspot] +------------+---------------+---------------+
[06/01 21:46:04  16993s] [hotspot] |            |   max hotspot | total hotspot |
[06/01 21:46:04  16993s] [hotspot] +------------+---------------+---------------+
[06/01 21:46:06  16995s] [hotspot] | normalized |          0.00 |          0.00 |
[06/01 21:46:06  16995s] [hotspot] +------------+---------------+---------------+
[06/01 21:46:06  16995s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/01 21:46:06  16995s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/01 21:46:06  16995s] OPERPROF: Finished HotSpotCal at level 1, CPU:2.010, REAL:2.028, MEM:8253.7M
[06/01 21:46:06  16995s] Skipped repairing congestion.
[06/01 21:46:06  16995s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:8253.7M
[06/01 21:46:06  16995s] Starting Early Global Route wiring: mem = 8253.7M
[06/01 21:46:06  16995s] (I)       ============= track Assignment ============
[06/01 21:46:06  16995s] (I)       Started Extract Global 3D Wires ( Curr Mem: 8253.69 MB )
[06/01 21:46:06  16995s] (I)       Finished Extract Global 3D Wires ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 8159.69 MB )
[06/01 21:46:06  16995s] (I)       Started Greedy Track Assignment ( Curr Mem: 8159.69 MB )
[06/01 21:46:06  16995s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[06/01 21:46:06  16995s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 8159.69 MB )
[06/01 21:46:06  16995s] (I)       Run Multi-thread track assignment
[06/01 21:47:07  17055s] (I)       Finished Greedy Track Assignment ( CPU: 60.19 sec, Real: 60.15 sec, Curr Mem: 7488.32 MB )
[06/01 21:47:07  17055s] [NR-eGR] --------------------------------------------------------------------------
[06/01 21:47:07  17055s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 279552
[06/01 21:47:07  17055s] [NR-eGR]     M2  (2H) length: 1.255462e+06um, number of vias: 407670
[06/01 21:47:07  17055s] [NR-eGR]     M3  (3V) length: 2.804943e+06um, number of vias: 41469
[06/01 21:47:07  17055s] [NR-eGR]     M4  (4H) length: 2.947778e+06um, number of vias: 13009
[06/01 21:47:07  17055s] [NR-eGR]     M5  (5V) length: 3.900184e+06um, number of vias: 6029
[06/01 21:47:07  17055s] [NR-eGR]     M6  (6H) length: 2.179570e+06um, number of vias: 102
[06/01 21:47:07  17055s] [NR-eGR]     IA  (7H) length: 6.043498e+03um, number of vias: 56
[06/01 21:47:07  17055s] [NR-eGR]     IB  (8V) length: 9.524900e+03um, number of vias: 0
[06/01 21:47:07  17055s] [NR-eGR]     LB  (9H) length: 0.000000e+00um, number of vias: 0
[06/01 21:47:07  17055s] [NR-eGR] Total length: 1.310351e+07um, number of vias: 747887
[06/01 21:47:07  17055s] [NR-eGR] --------------------------------------------------------------------------
[06/01 21:47:07  17055s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[06/01 21:47:07  17055s] [NR-eGR] --------------------------------------------------------------------------
[06/01 21:47:07  17056s] Early Global Route wiring runtime: 60.79 seconds, mem = 7137.3M
[06/01 21:47:07  17056s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:60.790, REAL:60.747, MEM:7137.3M
[06/01 21:47:07  17056s] Tdgp not successfully inited but do clear!
[06/01 21:47:07  17056s] 0 delay mode for cte disabled.
[06/01 21:47:07  17056s] SKP cleared!
[06/01 21:47:07  17056s] Clear WL bound data that no need be kept to net call of ip
[06/01 21:47:07  17056s] Clear Wl Manager.
[06/01 21:47:07  17056s] 
[06/01 21:47:07  17056s] *** Finished incrementalPlace (cpu=0:02:11, real=0:02:11)***
[06/01 21:47:07  17056s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 9.44% flops. Placement and timing QoR can be severely impacted in this case!
[06/01 21:47:07  17056s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[06/01 21:47:07  17056s] **placeDesign ... cpu = 0:17:27, real = 0:17:27, mem = 6404.3M **
[06/01 21:47:07  17056s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/01 21:47:07  17056s] VSMManager cleared!
[06/01 21:47:07  17056s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3357.0M, totSessionCpu=4:44:16 **
[06/01 21:47:07  17056s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/01 21:47:08  17056s] GigaOpt running with 1 threads.
[06/01 21:47:08  17056s] Info: 1 threads available for lower-level modules during optimization.
[06/01 21:47:08  17056s] OPERPROF: Starting DPlace-Init at level 1, MEM:6404.3M
[06/01 21:47:08  17056s] #spOpts: N=28 minPadR=1.1 
[06/01 21:47:08  17056s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:6404.3M
[06/01 21:47:08  17056s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:6404.3M
[06/01 21:47:08  17056s] Core basic site is CORE12T
[06/01 21:47:08  17056s] SiteArray: non-trimmed site array dimensions = 11859 x 104644
[06/01 21:47:08  17056s] SiteArray: use 4,966,739,968 bytes
[06/01 21:47:08  17056s] SiteArray: current memory after site array memory allocation 11141.0M
[06/01 21:47:08  17056s] SiteArray: FP blocked sites are writable
[06/01 21:47:17  17065s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[06/01 21:47:17  17065s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:11141.0M
[06/01 21:47:17  17065s] Process 35580 wires and vias for routing blockage and capacity analysis
[06/01 21:47:17  17065s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.006, MEM:11141.0M
[06/01 21:47:18  17066s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:9.910, REAL:9.905, MEM:11141.0M
[06/01 21:47:19  17067s] OPERPROF:     Starting CMU at level 3, MEM:11141.0M
[06/01 21:47:19  17067s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:11141.0M
[06/01 21:47:20  17068s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:12.240, REAL:12.221, MEM:11141.0M
[06/01 21:47:26  17074s] [CPU] DPlace-Init (cpu=0:00:18.5, real=0:00:18.0, mem=11141.0MB).
[06/01 21:47:26  17074s] OPERPROF: Finished DPlace-Init at level 1, CPU:18.520, REAL:18.507, MEM:11141.0M
[06/01 21:47:26  17074s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[06/01 21:47:26  17074s] 	Cell C12T28SOIDV_LRBR0P6_NAND3X18_P0, site CORE12T_DV.
[06/01 21:47:26  17074s] 	Cell C12T28SOIDV_LR_CNGFMUX21X15_P0, site CORE12T_DV.
[06/01 21:47:26  17074s] 	Cell C12T28SOIDV_LR_CNGFMUX21X15_P10, site CORE12T_DV.
[06/01 21:47:26  17074s] 	Cell C12T28SOIDV_LR_CNGFMUX21X15_P16, site CORE12T_DV.
[06/01 21:47:26  17074s] 	Cell C12T28SOIDV_LR_CNGFMUX21X15_P4, site CORE12T_DV.
[06/01 21:47:26  17074s] 	Cell C12T28SOIDV_LR_CNGFMUX21X30_P0, site CORE12T_DV.
[06/01 21:47:26  17074s] 	Cell C12T28SOIDV_LR_CNGFMUX21X30_P10, site CORE12T_DV.
[06/01 21:47:26  17074s] 	Cell C12T28SOIDV_LR_CNGFMUX21X30_P16, site CORE12T_DV.
[06/01 21:47:26  17074s] 	Cell C12T28SOIDV_LR_CNGFMUX21X30_P4, site CORE12T_DV.
[06/01 21:47:26  17074s] 	Cell C12T28SOIDV_LR_CNMUX41X17_P0, site CORE12T_DV.
[06/01 21:47:26  17074s] 	Cell C12T28SOIDV_LR_CNMUX41X17_P10, site CORE12T_DV.
[06/01 21:47:26  17074s] 	Cell C12T28SOIDV_LR_CNMUX41X17_P16, site CORE12T_DV.
[06/01 21:47:26  17074s] 	Cell C12T28SOIDV_LR_CNMUX41X17_P4, site CORE12T_DV.
[06/01 21:47:26  17074s] 	Cell C12T28SOIDV_LR_CNMUX41X27_P0, site CORE12T_DV.
[06/01 21:47:26  17074s] 	Cell C12T28SOIDV_LR_CNMUX41X27_P10, site CORE12T_DV.
[06/01 21:47:26  17074s] 	Cell C12T28SOIDV_LR_CNMUX41X27_P16, site CORE12T_DV.
[06/01 21:47:26  17074s] 	Cell C12T28SOIDV_LR_CNMUX41X27_P4, site CORE12T_DV.
[06/01 21:47:26  17074s] 	Cell GNDCORE_EXT_3V3SF_CL_LIN, site SITE_IO_106300.
[06/01 21:47:26  17074s] 	Cell GNDCORE_EXT_CSF_CL_LIN, site SITE_IO_106300.
[06/01 21:47:26  17074s] 	Cell IO_NMOSBIAS_EXT_1V8_NEG_CSF_CL_LIN, site SITE_IO_106300.
[06/01 21:47:26  17074s] 	...
[06/01 21:47:26  17074s] 	Reporting only the 20 first cells found...
[06/01 21:47:26  17074s] .
[06/01 21:47:28  17076s] LayerId::1 widthSet size::1
[06/01 21:47:28  17076s] LayerId::2 widthSet size::1
[06/01 21:47:28  17076s] LayerId::3 widthSet size::1
[06/01 21:47:28  17076s] LayerId::4 widthSet size::1
[06/01 21:47:28  17076s] LayerId::5 widthSet size::1
[06/01 21:47:28  17076s] LayerId::6 widthSet size::1
[06/01 21:47:28  17076s] LayerId::7 widthSet size::1
[06/01 21:47:28  17076s] LayerId::8 widthSet size::1
[06/01 21:47:28  17076s] LayerId::9 widthSet size::1
[06/01 21:47:28  17076s] Updating RC grid for preRoute extraction ...
[06/01 21:47:28  17076s] Initializing multi-corner resistance tables ...
[06/01 21:47:33  17081s] 
[06/01 21:47:33  17081s] Creating Lib Analyzer ...
[06/01 21:47:33  17081s] Total number of usable buffers from Lib Analyzer: 65 ( C12T28SOI_LR_BFX8_P0 C12T28SOI_LR_BFX6_P0 C12T28SOI_LR_BFX4_P0 C12T28SOI_LR_CNBFX7_P4 C12T28SOI_LR_CNBFX7_P16 C12T28SOI_LR_CNBFX7_P10 C12T28SOI_LR_CNBFX7_P0 C12T28SOI_LR_CNBFX4_P4 C12T28SOI_LR_CNBFX4_P16 C12T28SOI_LR_CNBFX4_P10 C12T28SOI_LR_CNBFX4_P0 C12T28SOI_LR_BFX16_P0 C12T28SOI_LR_BFX13_P0 C12T28SOI_LR_CNBFX15_P4 C12T28SOI_LR_CNBFX15_P16 C12T28SOI_LR_CNBFX15_P10 C12T28SOI_LR_CNBFX15_P0 C12T28SOI_LR_BFX25_P0 C12T28SOI_LR_BFX21_P0 C12T28SOI_LR_CNBFX22_P4 C12T28SOI_LR_CNBFX22_P16 C12T28SOI_LR_CNBFX22_P10 C12T28SOI_LR_CNBFX22_P0 C12T28SOI_LR_BFX33_P0 C12T28SOI_LR_BFX29_P0 C12T28SOI_LR_CNBFX30_P4 C12T28SOI_LR_CNBFX30_P16 C12T28SOI_LR_CNBFX30_P10 C12T28SOI_LR_CNBFX30_P0 C12T28SOI_LR_BFX42_P0 C12T28SOI_LR_CNBFX38_P4 C12T28SOI_LR_CNBFX38_P16 C12T28SOI_LR_CNBFX38_P10 C12T28SOI_LR_CNBFX38_P0 C12T28SOI_LR_BFX50_P0 C12T28SOI_LR_CNBFX44_P4 C12T28SOI_LR_CNBFX44_P16 C12T28SOI_LR_CNBFX44_P10 C12T28SOI_LR_CNBFX44_P0 C12T28SOI_LR_BFX58_P0 C12T28SOI_LR_CNBFX52_P4 C12T28SOI_LR_CNBFX52_P16 C12T28SOI_LR_CNBFX52_P10 C12T28SOI_LR_CNBFX52_P0 C12T28SOI_LR_BFX67_P0 C12T28SOI_LR_CNBFX59_P4 C12T28SOI_LR_CNBFX59_P16 C12T28SOI_LR_CNBFX59_P10 C12T28SOI_LR_CNBFX59_P0 C12T28SOI_LR_BFX75_P0 C12T28SOI_LR_CNBFX70_P4 C12T28SOI_LR_CNBFX70_P16 C12T28SOI_LR_CNBFX70_P10 C12T28SOI_LR_CNBFX70_P0 C12T28SOI_LR_BFX84_P0 C12T28SOI_LR_BFX100_P0 C12T28SOI_LR_CNBFX94_P4 C12T28SOI_LR_CNBFX94_P16 C12T28SOI_LR_CNBFX94_P10 C12T28SOI_LR_CNBFX94_P0 C12T28SOI_LR_BFX134_P0 C12T28SOI_LR_CNBFX133_P4 C12T28SOI_LR_CNBFX133_P16 C12T28SOI_LR_CNBFX133_P10 C12T28SOI_LR_CNBFX133_P0)
[06/01 21:47:33  17081s] Total number of usable inverters from Lib Analyzer: 64 ( C12T28SOI_LR_IVX8_P0 C12T28SOI_LR_IVX6_P0 C12T28SOI_LR_IVX4_P0 C12T28SOI_LR_CNIVX8_P4 C12T28SOI_LR_CNIVX8_P16 C12T28SOI_LR_CNIVX8_P10 C12T28SOI_LR_CNIVX8_P0 C12T28SOI_LR_CNIVX5_P4 C12T28SOI_LR_CNIVX5_P16 C12T28SOI_LR_CNIVX5_P10 C12T28SOI_LR_CNIVX5_P0 C12T28SOI_LR_IVX17_P0 C12T28SOI_LR_IVX13_P0 C12T28SOI_LR_CNIVX16_P4 C12T28SOI_LR_CNIVX16_P16 C12T28SOI_LR_CNIVX16_P10 C12T28SOI_LR_CNIVX16_P0 C12T28SOI_LR_IVX25_P0 C12T28SOI_LR_IVX21_P0 C12T28SOI_LR_CNIVX23_P4 C12T28SOI_LR_CNIVX23_P16 C12T28SOI_LR_CNIVX23_P10 C12T28SOI_LR_CNIVX23_P0 C12T28SOI_LR_IVX33_P0 C12T28SOI_LR_IVX29_P0 C12T28SOI_LR_CNIVX31_P4 C12T28SOI_LR_CNIVX31_P16 C12T28SOI_LR_CNIVX31_P10 C12T28SOI_LR_CNIVX31_P0 C12T28SOI_LR_CNIVX39_P4 C12T28SOI_LR_CNIVX39_P16 C12T28SOI_LR_CNIVX39_P10 C12T28SOI_LR_CNIVX39_P0 C12T28SOI_LR_IVX50_P0 C12T28SOI_LR_CNIVX47_P4 C12T28SOI_LR_CNIVX47_P16 C12T28SOI_LR_CNIVX47_P10 C12T28SOI_LR_CNIVX47_P0 C12T28SOI_LR_IVX58_P0 C12T28SOI_LR_CNIVX55_P4 C12T28SOI_LR_CNIVX55_P16 C12T28SOI_LR_CNIVX55_P10 C12T28SOI_LR_CNIVX55_P0 C12T28SOI_LR_IVX67_P0 C12T28SOI_LR_CNIVX61_P4 C12T28SOI_LR_CNIVX61_P16 C12T28SOI_LR_CNIVX61_P10 C12T28SOI_LR_CNIVX61_P0 C12T28SOI_LR_IVX75_P0 C12T28SOI_LR_CNIVX70_P4 C12T28SOI_LR_CNIVX70_P16 C12T28SOI_LR_CNIVX70_P10 C12T28SOI_LR_CNIVX70_P0 C12T28SOI_LR_IVX84_P0 C12T28SOI_LR_IVX100_P0 C12T28SOI_LR_CNIVX94_P4 C12T28SOI_LR_CNIVX94_P16 C12T28SOI_LR_CNIVX94_P10 C12T28SOI_LR_CNIVX94_P0 C12T28SOI_LR_IVX134_P0 C12T28SOI_LR_CNIVX133_P4 C12T28SOI_LR_CNIVX133_P16 C12T28SOI_LR_CNIVX133_P10 C12T28SOI_LR_CNIVX133_P0)
[06/01 21:47:33  17081s] Total number of usable delay cells from Lib Analyzer: 20 ( C12T28SOI_LR_DLYHFM4X7_P4 C12T28SOI_LR_DLYHFM4X7_P16 C12T28SOI_LR_DLYHFM4X7_P10 C12T28SOI_LR_DLYHFM4X7_P0 C12T28SOI_LR_DLYHFM4X15_P4 C12T28SOI_LR_DLYHFM4X15_P16 C12T28SOI_LR_DLYHFM4X15_P10 C12T28SOI_LR_DLYHFM4X15_P0 C12T28SOI_LR_DLYHFM8X7_P4 C12T28SOI_LR_DLYHFM8X7_P16 C12T28SOI_LR_DLYHFM8X7_P10 C12T28SOI_LR_DLYHFM8X7_P0 C12T28SOI_LR_DLYHFM8X15_P4 C12T28SOI_LR_DLYHFM8X15_P16 C12T28SOI_LR_DLYHFM8X15_P10 C12T28SOI_LR_DLYHFM8X15_P0 C12T28SOI_LR_DLYHFM8X54_P4 C12T28SOI_LR_DLYHFM8X54_P16 C12T28SOI_LR_DLYHFM8X54_P10 C12T28SOI_LR_DLYHFM8X54_P0)
[06/01 21:47:33  17081s] 
[06/01 21:47:34  17083s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=4:44:43 mem=11167.0M
[06/01 21:47:34  17083s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=4:44:43 mem=11167.0M
[06/01 21:47:34  17083s] Creating Lib Analyzer, finished. 
[06/01 21:47:35  17083s] #optDebug: fT-S <1 2 3 1 0>
[06/01 21:47:35  17083s] **WARN: (IMPOPT-7233):	Resetting setDelayCalMode -SIAware in preRoute mode.
[06/01 21:47:35  17083s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[06/01 21:47:35  17083s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[06/01 21:47:35  17083s] 			Cell C12T28SOI_LRPHP_CNHLSX29_P0 is dont_touch but not dont_use
[06/01 21:47:35  17083s] 	...
[06/01 21:47:35  17083s] 	Reporting only the 20 first cells found...
[06/01 21:47:35  17083s] 
[06/01 21:47:35  17083s] **optDesign ... cpu = 0:00:27, real = 0:00:28, mem = 8602.1M, totSessionCpu=4:44:44 **
[06/01 21:47:35  17083s] *** optDesign -preCTS ***
[06/01 21:47:35  17083s] DRC Margin: user margin 0.0; extra margin 0.2
[06/01 21:47:35  17083s] Setup Target Slack: user slack 0; extra slack 0.0
[06/01 21:47:35  17083s] Hold Target Slack: user slack 0
[06/01 21:47:35  17083s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[06/01 21:47:35  17083s] Type 'man IMPOPT-3195' for more detail.
[06/01 21:47:35  17083s] OPERPROF: Starting spInitSiteArr at level 1, MEM:11119.9M
[06/01 21:47:41  17089s] OPERPROF: Finished spInitSiteArr at level 1, CPU:5.810, REAL:5.820, MEM:11119.9M
[06/01 21:47:48  17096s] Deleting Cell Server ...
[06/01 21:47:48  17096s] Deleting Lib Analyzer.
[06/01 21:47:48  17096s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/01 21:47:48  17096s] Creating Cell Server ...(0, 0, 0, 0)
[06/01 21:47:48  17096s] Summary for sequential cells identification: 
[06/01 21:47:48  17096s]   Identified SBFF number: 106
[06/01 21:47:48  17096s]   Identified MBFF number: 0
[06/01 21:47:48  17096s]   Identified SB Latch number: 0
[06/01 21:47:48  17096s]   Identified MB Latch number: 0
[06/01 21:47:48  17096s]   Not identified SBFF number: 0
[06/01 21:47:48  17096s]   Not identified MBFF number: 0
[06/01 21:47:48  17096s]   Not identified SB Latch number: 0
[06/01 21:47:48  17096s]   Not identified MB Latch number: 0
[06/01 21:47:48  17096s]   Number of sequential cells which are not FFs: 84
[06/01 21:47:48  17096s]  Visiting view : nominal_analysis_view
[06/01 21:47:48  17096s]    : PowerDomain = none : Weighted F : unweighted  = 8.00 (1.000) with rcCorner = 0
[06/01 21:47:48  17096s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/01 21:47:48  17096s]  Visiting view : nominal_analysis_view
[06/01 21:47:48  17096s]    : PowerDomain = none : Weighted F : unweighted  = 8.00 (1.000) with rcCorner = 0
[06/01 21:47:48  17096s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/01 21:47:48  17096s]  Setting StdDelay to 8.00
[06/01 21:47:48  17096s] Creating Cell Server, finished. 
[06/01 21:47:48  17096s] 
[06/01 21:47:48  17096s] Deleting Cell Server ...
[06/01 21:47:48  17096s] 
[06/01 21:47:48  17096s] Creating Lib Analyzer ...
[06/01 21:47:48  17096s] Creating Cell Server ...(0, 0, 0, 0)
[06/01 21:47:48  17096s] Summary for sequential cells identification: 
[06/01 21:47:48  17096s]   Identified SBFF number: 106
[06/01 21:47:48  17096s]   Identified MBFF number: 0
[06/01 21:47:48  17096s]   Identified SB Latch number: 0
[06/01 21:47:48  17096s]   Identified MB Latch number: 0
[06/01 21:47:48  17096s]   Not identified SBFF number: 0
[06/01 21:47:48  17096s]   Not identified MBFF number: 0
[06/01 21:47:48  17096s]   Not identified SB Latch number: 0
[06/01 21:47:48  17096s]   Not identified MB Latch number: 0
[06/01 21:47:48  17096s]   Number of sequential cells which are not FFs: 84
[06/01 21:47:48  17096s]  Visiting view : nominal_analysis_view
[06/01 21:47:48  17096s]    : PowerDomain = none : Weighted F : unweighted  = 8.00 (1.000) with rcCorner = 0
[06/01 21:47:48  17096s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/01 21:47:48  17096s]  Visiting view : nominal_analysis_view
[06/01 21:47:48  17096s]    : PowerDomain = none : Weighted F : unweighted  = 8.00 (1.000) with rcCorner = 0
[06/01 21:47:48  17096s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/01 21:47:48  17096s]  Setting StdDelay to 8.00
[06/01 21:47:48  17096s] Creating Cell Server, finished. 
[06/01 21:47:48  17096s] 
[06/01 21:47:48  17097s] Total number of usable buffers from Lib Analyzer: 20 ( C12T28SOI_LR_BFX8_P0 C12T28SOI_LR_CNBFX7_P4 C12T28SOI_LR_CNBFX7_P0 C12T28SOI_LR_CNBFX15_P4 C12T28SOI_LR_CNBFX15_P0 C12T28SOI_LR_BFX21_P0 C12T28SOI_LR_CNBFX22_P0 C12T28SOI_LR_BFX33_P0 C12T28SOI_LR_CNBFX30_P0 C12T28SOI_LR_CNBFX38_P0 C12T28SOI_LR_BFX50_P0 C12T28SOI_LR_CNBFX44_P0 C12T28SOI_LR_CNBFX52_P0 C12T28SOI_LR_BFX67_P0 C12T28SOI_LR_CNBFX59_P0 C12T28SOI_LR_CNBFX70_P0 C12T28SOI_LR_BFX100_P0 C12T28SOI_LR_CNBFX94_P0 C12T28SOI_LR_BFX134_P0 C12T28SOI_LR_CNBFX133_P0)
[06/01 21:47:48  17097s] Total number of usable inverters from Lib Analyzer: 20 ( C12T28SOI_LR_CNIVX8_P4 C12T28SOI_LR_CNIVX8_P0 C12T28SOI_LR_CNIVX5_P0 C12T28SOI_LR_IVX17_P0 C12T28SOI_LR_CNIVX16_P0 C12T28SOI_LR_CNIVX23_P4 C12T28SOI_LR_CNIVX23_P0 C12T28SOI_LR_CNIVX31_P0 C12T28SOI_LR_CNIVX39_P4 C12T28SOI_LR_CNIVX39_P0 C12T28SOI_LR_CNIVX47_P0 C12T28SOI_LR_IVX58_P0 C12T28SOI_LR_CNIVX55_P0 C12T28SOI_LR_CNIVX61_P0 C12T28SOI_LR_IVX75_P0 C12T28SOI_LR_CNIVX70_P0 C12T28SOI_LR_IVX100_P0 C12T28SOI_LR_CNIVX94_P0 C12T28SOI_LR_IVX134_P0 C12T28SOI_LR_CNIVX133_P0)
[06/01 21:47:48  17097s] Total number of usable delay cells from Lib Analyzer: 20 ( C12T28SOI_LR_DLYHFM4X7_P4 C12T28SOI_LR_DLYHFM4X7_P16 C12T28SOI_LR_DLYHFM4X7_P10 C12T28SOI_LR_DLYHFM4X7_P0 C12T28SOI_LR_DLYHFM4X15_P4 C12T28SOI_LR_DLYHFM4X15_P16 C12T28SOI_LR_DLYHFM4X15_P10 C12T28SOI_LR_DLYHFM4X15_P0 C12T28SOI_LR_DLYHFM8X7_P4 C12T28SOI_LR_DLYHFM8X7_P16 C12T28SOI_LR_DLYHFM8X7_P10 C12T28SOI_LR_DLYHFM8X7_P0 C12T28SOI_LR_DLYHFM8X15_P4 C12T28SOI_LR_DLYHFM8X15_P16 C12T28SOI_LR_DLYHFM8X15_P10 C12T28SOI_LR_DLYHFM8X15_P0 C12T28SOI_LR_DLYHFM8X54_P4 C12T28SOI_LR_DLYHFM8X54_P16 C12T28SOI_LR_DLYHFM8X54_P10 C12T28SOI_LR_DLYHFM8X54_P0)
[06/01 21:47:48  17097s] 
[06/01 21:47:49  17097s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=4:44:58 mem=11119.9M
[06/01 21:47:49  17097s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=4:44:58 mem=11119.9M
[06/01 21:47:49  17097s] Creating Lib Analyzer, finished. 
[06/01 21:47:49  17097s] All LLGs are deleted
[06/01 21:47:49  17097s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:11119.9M
[06/01 21:47:49  17097s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.020, REAL:0.018, MEM:6383.3M
[06/01 21:47:49  17097s] ### Creating LA Mngr. totSessionCpu=4:44:58 mem=6383.3M
[06/01 21:47:49  17097s] ### Creating LA Mngr, finished. totSessionCpu=4:44:58 mem=6383.3M
[06/01 21:47:49  17097s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 6383.27 MB )
[06/01 21:47:49  17097s] (I)       Started Loading and Dumping File ( Curr Mem: 6383.27 MB )
[06/01 21:47:49  17097s] (I)       Reading DB...
[06/01 21:47:49  17097s] (I)       Read data from FE... (mem=6383.3M)
[06/01 21:47:49  17097s] (I)       Read nodes and places... (mem=6383.3M)
[06/01 21:47:49  17097s] (I)       Number of ignored instance 0
[06/01 21:47:49  17097s] (I)       Number of inbound cells 1456
[06/01 21:47:49  17097s] (I)       numMoveCells=66808, numMacros=3056  numPads=1416  numMultiRowHeightInsts=0
[06/01 21:47:49  17097s] (I)       Done Read nodes and places (cpu=0.060s, mem=6415.1M)
[06/01 21:47:49  17097s] (I)       Read nets... (mem=6415.1M)
[06/01 21:47:49  17098s] (I)       numNets=71490  ignoredNets=24244
[06/01 21:47:49  17098s] (I)       Done Read nets (cpu=0.160s, mem=6449.1M)
[06/01 21:47:49  17098s] (I)       Read rows... (mem=6449.1M)
[06/01 21:47:49  17098s] (I)       Done Read rows (cpu=0.000s, mem=6449.1M)
[06/01 21:47:49  17098s] (I)       Identified Clock instances: Flop 14556, Clock buffer/inverter 0, Gate 0, Logic 2
[06/01 21:47:49  17098s] (I)       Read module constraints... (mem=6449.1M)
[06/01 21:47:49  17098s] (I)       Done Read module constraints (cpu=0.000s, mem=6449.1M)
[06/01 21:47:49  17098s] (I)       Done Read data from FE (cpu=0.240s, mem=6449.1M)
[06/01 21:47:49  17098s] (I)       before initializing RouteDB syMemory usage = 6449.1 MB
[06/01 21:47:49  17098s] (I)       Honor MSV route constraint: false
[06/01 21:47:49  17098s] (I)       Maximum routing layer  : 9
[06/01 21:47:49  17098s] (I)       Minimum routing layer  : 2
[06/01 21:47:49  17098s] (I)       Supply scale factor H  : 1.00
[06/01 21:47:49  17098s] (I)       Supply scale factor V  : 1.00
[06/01 21:47:49  17098s] (I)       Tracks used by clock wire: 0
[06/01 21:47:49  17098s] (I)       Reverse direction      : 
[06/01 21:47:49  17098s] (I)       Honor partition pin guides: true
[06/01 21:47:49  17098s] (I)       Route selected nets only: false
[06/01 21:47:49  17098s] (I)       Route secondary PG pins: false
[06/01 21:47:49  17098s] (I)       Second PG max fanout   : 2147483647
[06/01 21:47:49  17098s] (I)       Buffering-aware routing: true
[06/01 21:47:49  17098s] (I)       Spread congestion away from blockages: true
[06/01 21:47:49  17098s] (I)       Overflow penalty cost  : 10
[06/01 21:47:49  17098s] (I)       punchThroughDistance   : 2.74
[06/01 21:47:49  17098s] (I)       source-to-sink ratio   : 0.30
[06/01 21:47:49  17098s] (I)       Apply function for special wires: true
[06/01 21:47:49  17098s] (I)       Layer by layer blockage reading: true
[06/01 21:47:49  17098s] (I)       Offset calculation fix : true
[06/01 21:47:49  17098s] (I)       Route stripe layer range: 
[06/01 21:47:49  17098s] (I)       Honor partition fences : 
[06/01 21:47:49  17098s] (I)       Honor partition pin    : 
[06/01 21:47:49  17098s] (I)       Honor partition fences with feedthrough: 
[06/01 21:47:49  17098s] (I)       Counted 265475 PG shapes. We will not process PG shapes layer by layer.
[06/01 21:47:49  17098s] (I)       build grid graph
[06/01 21:47:49  17098s] (I)       build grid graph start
[06/01 21:47:49  17098s] [NR-eGR] Track table information for default rule: 
[06/01 21:47:49  17098s] [NR-eGR] M1 has no routable track
[06/01 21:47:49  17098s] [NR-eGR] M2 has single uniform track structure
[06/01 21:47:49  17098s] [NR-eGR] M3 has single uniform track structure
[06/01 21:47:49  17098s] [NR-eGR] M4 has single uniform track structure
[06/01 21:47:49  17098s] [NR-eGR] M5 has single uniform track structure
[06/01 21:47:49  17098s] [NR-eGR] M6 has single uniform track structure
[06/01 21:47:49  17098s] [NR-eGR] IA has single uniform track structure
[06/01 21:47:49  17098s] [NR-eGR] IB has single uniform track structure
[06/01 21:47:49  17098s] [NR-eGR] LB has single uniform track structure
[06/01 21:47:49  17098s] (I)       build grid graph end
[06/01 21:47:49  17098s] (I)       ===========================================================================
[06/01 21:47:49  17098s] (I)       == Report All Rule Vias ==
[06/01 21:47:49  17098s] (I)       ===========================================================================
[06/01 21:47:49  17098s] (I)        Via Rule : (Default)
[06/01 21:47:49  17098s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/01 21:47:49  17098s] (I)       ---------------------------------------------------------------------------
[06/01 21:47:49  17098s] (I)        1    3 : CDS_V12_1x1_VH              7 : CDS_V12_1x2_CENTER       
[06/01 21:47:49  17098s] (I)        2   40 : CDS_V23_1x1_HV             41 : CDS_V23_1x2_CENTER       
[06/01 21:47:49  17098s] (I)        3   95 : CDS_V34_1x1_VH             99 : CDS_V34_1x2_CENTER       
[06/01 21:47:49  17098s] (I)        4  156 : CDS_V45_1x1_HV            157 : CDS_V45_1x2_CENTER       
[06/01 21:47:49  17098s] (I)        5  211 : CDS_V56_1x1_VH            215 : CDS_V56_1x2_CENTER       
[06/01 21:47:49  17098s] (I)        6  271 : CDS_V67_1x1_HH            273 : CDS_V67_1x2_CENTER       
[06/01 21:47:49  17098s] (I)        7  291 : CDS_V78_1x1_HV            292 : CDS_V78_1x2_CENTER       
[06/01 21:47:49  17098s] (I)        8  298 : CDS_V89_1x1_VH            298 : CDS_V89_1x1_VH           
[06/01 21:47:49  17098s] (I)        9    0 : ---                         0 : ---                      
[06/01 21:47:49  17098s] (I)       ===========================================================================
[06/01 21:47:49  17098s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 6449.15 MB )
[06/01 21:47:49  17098s] (I)       Num PG vias on layer 1 : 0
[06/01 21:47:49  17098s] (I)       Num PG vias on layer 2 : 0
[06/01 21:47:49  17098s] (I)       Num PG vias on layer 3 : 0
[06/01 21:47:49  17098s] (I)       Num PG vias on layer 4 : 0
[06/01 21:47:49  17098s] (I)       Num PG vias on layer 5 : 0
[06/01 21:47:49  17098s] (I)       Num PG vias on layer 6 : 0
[06/01 21:47:49  17098s] (I)       Num PG vias on layer 7 : 0
[06/01 21:47:49  17098s] (I)       Num PG vias on layer 8 : 0
[06/01 21:47:49  17098s] (I)       Num PG vias on layer 9 : 0
[06/01 21:47:49  17098s] [NR-eGR] Read 339468 PG shapes
[06/01 21:47:49  17098s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 6449.15 MB )
[06/01 21:47:49  17098s] [NR-eGR] #Routing Blockages  : 0
[06/01 21:47:49  17098s] [NR-eGR] #Instance Blockages : 408354
[06/01 21:47:49  17098s] [NR-eGR] #PG Blockages       : 339468
[06/01 21:47:49  17098s] [NR-eGR] #Bump Blockages     : 0
[06/01 21:47:49  17098s] [NR-eGR] #Boundary Blockages : 0
[06/01 21:47:49  17098s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[06/01 21:47:49  17098s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/01 21:47:49  17098s] (I)       readDataFromPlaceDB
[06/01 21:47:49  17098s] (I)       Read net information..
[06/01 21:47:49  17098s] [NR-eGR] Read numTotalNets=71490  numIgnoredNets=0
[06/01 21:47:49  17098s] (I)       Read testcase time = 0.020 seconds
[06/01 21:47:49  17098s] 
[06/01 21:47:49  17098s] (I)       early_global_route_priority property id does not exist.
[06/01 21:47:49  17098s] (I)       Start initializing grid graph
[06/01 21:47:49  17098s] (I)       !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
[06/01 21:47:49  17098s] (I)       GridGraph is too big, grid merging is triggered
[06/01 21:47:49  17098s] (I)       Orig grid = 12051 x 12051
[06/01 21:47:49  17098s] (I)       New grid = 6026 x 6026
[06/01 21:47:49  17098s] (I)       !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
[06/01 21:47:50  17099s] (I)       End initializing grid graph
[06/01 21:47:50  17099s] (I)       Model blockages into capacity
[06/01 21:47:50  17099s] (I)       Read Num Blocks=748074  Num Prerouted Wires=0  Num CS=0
[06/01 21:47:50  17099s] (I)       Started Modeling ( Curr Mem: 6461.15 MB )
[06/01 21:47:50  17099s] (I)       Started Modeling Layer 1 ( Curr Mem: 6461.15 MB )
[06/01 21:47:50  17099s] (I)       Started Modeling Layer 2 ( Curr Mem: 6461.15 MB )
[06/01 21:47:58  17106s] (I)       Layer 1 (H) : #blockages 240303 : #preroutes 0
[06/01 21:47:58  17106s] (I)       Finished Modeling Layer 2 ( CPU: 7.64 sec, Real: 7.64 sec, Curr Mem: 12186.15 MB )
[06/01 21:47:58  17106s] (I)       Started Modeling Layer 3 ( Curr Mem: 10750.15 MB )
[06/01 21:48:06  17114s] (I)       Layer 2 (V) : #blockages 62886 : #preroutes 0
[06/01 21:48:06  17114s] (I)       Finished Modeling Layer 3 ( CPU: 7.59 sec, Real: 7.59 sec, Curr Mem: 10922.15 MB )
[06/01 21:48:06  17114s] (I)       Started Modeling Layer 4 ( Curr Mem: 9791.15 MB )
[06/01 21:48:10  17119s] (I)       Layer 3 (H) : #blockages 48465 : #preroutes 0
[06/01 21:48:10  17119s] (I)       Finished Modeling Layer 4 ( CPU: 4.51 sec, Real: 4.52 sec, Curr Mem: 11859.15 MB )
[06/01 21:48:10  17119s] (I)       Started Modeling Layer 5 ( Curr Mem: 11042.15 MB )
[06/01 21:48:18  17126s] (I)       Layer 4 (V) : #blockages 257930 : #preroutes 0
[06/01 21:48:18  17126s] (I)       Finished Modeling Layer 5 ( CPU: 7.42 sec, Real: 7.42 sec, Curr Mem: 11207.15 MB )
[06/01 21:48:18  17126s] (I)       Started Modeling Layer 6 ( Curr Mem: 10181.15 MB )
[06/01 21:48:22  17131s] (I)       Layer 5 (H) : #blockages 23850 : #preroutes 0
[06/01 21:48:22  17131s] (I)       Finished Modeling Layer 6 ( CPU: 4.58 sec, Real: 4.54 sec, Curr Mem: 12044.15 MB )
[06/01 21:48:22  17131s] (I)       Started Modeling Layer 7 ( Curr Mem: 11689.15 MB )
[06/01 21:48:23  17131s] (I)       Layer 6 (H) : #blockages 87841 : #preroutes 0
[06/01 21:48:23  17131s] (I)       Finished Modeling Layer 7 ( CPU: 0.62 sec, Real: 0.62 sec, Curr Mem: 11689.15 MB )
[06/01 21:48:23  17131s] (I)       Started Modeling Layer 8 ( Curr Mem: 11185.15 MB )
[06/01 21:48:25  17134s] (I)       Layer 7 (V) : #blockages 23260 : #preroutes 0
[06/01 21:48:25  17134s] (I)       Finished Modeling Layer 8 ( CPU: 2.17 sec, Real: 2.17 sec, Curr Mem: 11185.15 MB )
[06/01 21:48:25  17134s] (I)       Started Modeling Layer 9 ( Curr Mem: 11008.15 MB )
[06/01 21:48:25  17134s] (I)       Layer 8 (H) : #blockages 3539 : #preroutes 0
[06/01 21:48:25  17134s] (I)       Finished Modeling Layer 9 ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 11008.15 MB )
[06/01 21:48:25  17134s] (I)       Finished Modeling ( CPU: 34.85 sec, Real: 34.83 sec, Curr Mem: 10806.15 MB )
[06/01 21:48:26  17134s] (I)       Number of ignored nets = 0
[06/01 21:48:26  17134s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/01 21:48:26  17134s] (I)       Number of clock nets = 2.  Ignored: No
[06/01 21:48:26  17134s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/01 21:48:26  17134s] (I)       Number of special nets = 0.  Ignored: Yes
[06/01 21:48:26  17134s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/01 21:48:26  17134s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/01 21:48:26  17134s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/01 21:48:26  17134s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/01 21:48:26  17134s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/01 21:48:26  17134s] (I)       Constructing bin map
[06/01 21:48:26  17134s] (I)       Initialize bin information with width=4800 height=4800
[06/01 21:48:27  17136s] (I)       Done constructing bin map
[06/01 21:48:27  17136s] (I)       Before initializing earlyGlobalRoute syMemory usage = 11530.7 MB
[06/01 21:48:27  17136s] (I)       Ndr track 0 does not exist
[06/01 21:48:27  17136s] (I)       Layer1  viaCost=100.00
[06/01 21:48:27  17136s] (I)       Layer2  viaCost=100.00
[06/01 21:48:27  17136s] (I)       Layer3  viaCost=100.00
[06/01 21:48:27  17136s] (I)       Layer4  viaCost=100.00
[06/01 21:48:27  17136s] (I)       Layer5  viaCost=100.00
[06/01 21:48:27  17136s] (I)       Layer6  viaCost=400.00
[06/01 21:48:27  17136s] (I)       Layer7  viaCost=100.00
[06/01 21:48:27  17136s] (I)       Layer8  viaCost=400.00
[06/01 21:48:28  17136s] (I)       ---------------------Grid Graph Info--------------------
[06/01 21:48:28  17136s] (I)       Routing area        : (0, 0) - (14461600, 14461600)
[06/01 21:48:28  17136s] (I)       Core area           : (115008, 115000) - (14346592, 14345800)
[06/01 21:48:28  17136s] (I)       Site width          :   136  (dbu)
[06/01 21:48:28  17136s] (I)       Row height          :  1200  (dbu)
[06/01 21:48:28  17136s] (I)       GCell width         :  2400  (dbu)
[06/01 21:48:28  17136s] (I)       GCell height        :  2400  (dbu)
[06/01 21:48:28  17136s] (I)       Grid                :  6026  6026     9
[06/01 21:48:28  17136s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9
[06/01 21:48:28  17136s] (I)       Vertical capacity   :     0     0  2400     0  2400     0     0  2400     0
[06/01 21:48:28  17136s] (I)       Horizontal capacity :     0  2400     0  2400     0  2400  2400     0  2400
[06/01 21:48:28  17136s] (I)       Default wire width  :    50    50    50    50    50    50   400   400  4000
[06/01 21:48:28  17136s] (I)       Default wire space  :    50    50    50    50    50    50   400   400  2000
[06/01 21:48:28  17136s] (I)       Default wire pitch  :   100   100   100   100   100   100   800   800  6000
[06/01 21:48:28  17136s] (I)       Default pitch size  :   100   100   100   100   100   100   800   800 10000
[06/01 21:48:28  17136s] (I)       First track coord   :     0   100   108   100   108   100   600   608  5000
[06/01 21:48:28  17136s] (I)       Num tracks per GCell: 24.00 24.00 24.00 24.00 24.00 24.00  3.00  3.00  0.24
[06/01 21:48:28  17136s] (I)       Total num of tracks :     0 144615 144615 144615 144615 144615 18077 18076  1446
[06/01 21:48:28  17136s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[06/01 21:48:28  17136s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[06/01 21:48:28  17136s] (I)       --------------------------------------------------------
[06/01 21:48:28  17136s] 
[06/01 21:48:28  17136s] [NR-eGR] ============ Routing rule table ============
[06/01 21:48:28  17136s] [NR-eGR] Rule id: 0  Nets: 70074 
[06/01 21:48:28  17136s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/01 21:48:28  17136s] (I)       Pitch:  L1=100  L2=100  L3=100  L4=100  L5=100  L6=100  L7=800  L8=800  L9=10000
[06/01 21:48:28  17136s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[06/01 21:48:28  17136s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[06/01 21:48:28  17136s] [NR-eGR] ========================================
[06/01 21:48:28  17136s] [NR-eGR] 
[06/01 21:48:28  17136s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/01 21:48:28  17136s] (I)       blocked tracks on layer2 : = 235789970 / 871449990 (27.06%)
[06/01 21:48:28  17136s] (I)       blocked tracks on layer3 : = 23753952 / 871449990 (2.73%)
[06/01 21:48:28  17136s] (I)       blocked tracks on layer4 : = 24090689 / 871449990 (2.76%)
[06/01 21:48:28  17136s] (I)       blocked tracks on layer5 : = 22704340 / 871449990 (2.61%)
[06/01 21:48:28  17136s] (I)       blocked tracks on layer6 : = 22771707 / 871449990 (2.61%)
[06/01 21:48:28  17136s] (I)       blocked tracks on layer7 : = 2950997 / 108932002 (2.71%)
[06/01 21:48:28  17136s] (I)       blocked tracks on layer8 : = 3094313 / 108925976 (2.84%)
[06/01 21:48:28  17136s] (I)       blocked tracks on layer9 : = 55869 / 8713596 (0.64%)
[06/01 21:48:28  17136s] (I)       After initializing earlyGlobalRoute syMemory usage = 13816.4 MB
[06/01 21:48:28  17136s] (I)       Finished Loading and Dumping File ( CPU: 39.15 sec, Real: 39.10 sec, Curr Mem: 13816.35 MB )
[06/01 21:48:28  17136s] (I)       Started Global Routing ( Curr Mem: 13327.35 MB )
[06/01 21:48:28  17136s] (I)       ============= Initialization =============
[06/01 21:48:28  17137s] (I)       totalPins=285568  totalGlobalPin=238680 (83.58%)
[06/01 21:48:29  17137s] (I)       Started Build MST ( Curr Mem: 11531.35 MB )
[06/01 21:48:29  17137s] (I)       Generate topology with single threads
[06/01 21:48:29  17138s] (I)       Finished Build MST ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 11531.35 MB )
[06/01 21:48:31  17139s] (I)       total 2D Cap : 4250785373 = (2447801487 H, 1802983886 V)
[06/01 21:48:34  17142s] (I)       #blocked areas for congestion spreading : 364
[06/01 21:48:34  17142s] [NR-eGR] Layer group 1: route 70074 net(s) in layer range [2, 9]
[06/01 21:48:34  17142s] (I)       ============  Phase 1a Route ============
[06/01 21:48:34  17142s] (I)       Started Phase 1a ( Curr Mem: 12085.45 MB )
[06/01 21:48:35  17143s] (I)       Finished Phase 1a ( CPU: 0.79 sec, Real: 0.79 sec, Curr Mem: 12085.45 MB )
[06/01 21:48:35  17143s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 12085.45 MB )
[06/01 21:48:36  17145s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 34
[06/01 21:48:36  17145s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 1.64 sec, Real: 1.64 sec, Curr Mem: 12085.45 MB )
[06/01 21:48:36  17145s] (I)       Usage: 5435727 = (2649929 H, 2785798 V) = (0.11% H, 0.15% V) = (6.360e+06um H, 6.686e+06um V)
[06/01 21:48:36  17145s] (I)       
[06/01 21:48:37  17145s] (I)       ============  Phase 1b Route ============
[06/01 21:48:37  17145s] (I)       Started Phase 1b ( Curr Mem: 12085.45 MB )
[06/01 21:48:37  17145s] (I)       Finished Phase 1b ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 12085.45 MB )
[06/01 21:48:37  17145s] (I)       Usage: 5436487 = (2649928 H, 2786559 V) = (0.11% H, 0.15% V) = (6.360e+06um H, 6.688e+06um V)
[06/01 21:48:37  17145s] (I)       
[06/01 21:48:37  17145s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.304757e+07um
[06/01 21:48:37  17145s] (I)       ============  Phase 1c Route ============
[06/01 21:48:37  17145s] (I)       Started Phase 1c ( Curr Mem: 12085.45 MB )
[06/01 21:48:37  17145s] (I)       Level2 Grid: 1206 x 1206
[06/01 21:48:37  17146s] (I)       Started Two Level Routing ( Curr Mem: 12118.74 MB )
[06/01 21:48:40  17148s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 12118.74 MB )
[06/01 21:48:40  17149s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.69 sec, Real: 0.70 sec, Curr Mem: 12118.74 MB )
[06/01 21:48:40  17149s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.69 sec, Real: 0.70 sec, Curr Mem: 12118.74 MB )
[06/01 21:48:40  17149s] (I)       Started Two Level Routing ( Reach Aware Clean ) ( Curr Mem: 12118.74 MB )
[06/01 21:48:45  17154s] (I)       Finished Phase 1c ( CPU: 8.33 sec, Real: 8.34 sec, Curr Mem: 12118.74 MB )
[06/01 21:48:45  17154s] (I)       Usage: 5436507 = (2649941 H, 2786566 V) = (0.11% H, 0.15% V) = (6.360e+06um H, 6.688e+06um V)
[06/01 21:48:45  17154s] (I)       
[06/01 21:48:45  17154s] (I)       ============  Phase 1d Route ============
[06/01 21:48:45  17154s] (I)       Started Phase 1d ( Curr Mem: 12118.74 MB )
[06/01 21:48:46  17154s] (I)       Finished Phase 1d ( CPU: 0.33 sec, Real: 0.33 sec, Curr Mem: 12118.74 MB )
[06/01 21:48:46  17154s] (I)       Usage: 5436507 = (2649941 H, 2786566 V) = (0.11% H, 0.15% V) = (6.360e+06um H, 6.688e+06um V)
[06/01 21:48:46  17154s] (I)       
[06/01 21:48:46  17154s] (I)       ============  Phase 1e Route ============
[06/01 21:48:46  17154s] (I)       Started Phase 1e ( Curr Mem: 12118.74 MB )
[06/01 21:48:46  17154s] (I)       Started Legalize Blockage Violations ( Curr Mem: 12118.74 MB )
[06/01 21:48:46  17154s] (I)       Finished Legalize Blockage Violations ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 12118.74 MB )
[06/01 21:48:46  17154s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 12118.74 MB )
[06/01 21:57:26  17675s] (I)       Finished Legalize Reach Aware Violations ( CPU: 521.20 sec, Real: 520.76 sec, Curr Mem: 12118.74 MB )
[06/01 21:57:26  17675s] (I)       Finished Phase 1e ( CPU: 521.27 sec, Real: 520.82 sec, Curr Mem: 12118.74 MB )
[06/01 21:57:26  17675s] (I)       Usage: 5465818 = (2667977 H, 2797841 V) = (0.11% H, 0.16% V) = (6.403e+06um H, 6.715e+06um V)
[06/01 21:57:26  17675s] (I)       
[06/01 21:57:27  17675s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.311796e+07um
[06/01 21:57:27  17675s] [NR-eGR] 
[06/01 21:57:27  17676s] (I)       Current Phase 1l[Initialization] ( CPU: 0.32 sec, Real: 0.31 sec, Curr Mem: 10177.48 MB )
[06/01 21:57:27  17676s] (I)       Run Multi-thread layer assignment with 1 threads
[06/01 21:57:30  17679s] (I)       Finished Phase 1l ( CPU: 3.03 sec, Real: 3.03 sec, Curr Mem: 10177.48 MB )
[06/01 21:57:30  17679s] (I)       ============  Phase 1l Route ============
[06/01 21:57:32  17680s] (I)       
[06/01 21:57:32  17680s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/01 21:57:32  17680s] [NR-eGR]                        OverCon           OverCon           OverCon            
[06/01 21:57:32  17680s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[06/01 21:57:32  17680s] [NR-eGR]       Layer              (1-4)             (5-8)            (9-10)    OverCon 
[06/01 21:57:32  17680s] [NR-eGR] --------------------------------------------------------------------------------
[06/01 21:57:32  17680s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/01 21:57:32  17681s] [NR-eGR]      M2  (2)       119( 0.00%)         7( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/01 21:57:32  17681s] [NR-eGR]      M3  (3)       147( 0.00%)         8( 0.00%)         3( 0.00%)   ( 0.00%) 
[06/01 21:57:32  17681s] [NR-eGR]      M4  (4)        36( 0.00%)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/01 21:57:33  17681s] [NR-eGR]      M5  (5)       108( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/01 21:57:33  17682s] [NR-eGR]      M6  (6)        51( 0.00%)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/01 21:57:33  17682s] [NR-eGR]      IA  (7)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/01 21:57:33  17682s] [NR-eGR]      IB  (8)        10( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/01 21:57:33  17682s] [NR-eGR]      LB  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/01 21:57:33  17682s] [NR-eGR] --------------------------------------------------------------------------------
[06/01 21:57:33  17682s] [NR-eGR] Total              473( 0.00%)        17( 0.00%)         3( 0.00%)   ( 0.00%) 
[06/01 21:57:33  17682s] [NR-eGR] 
[06/01 21:57:33  17682s] (I)       Finished Global Routing ( CPU: 545.81 sec, Real: 545.37 sec, Curr Mem: 10177.48 MB )
[06/01 21:57:35  17684s] (I)       total 2D Cap : 4250882898 = (2447868236 H, 1803014662 V)
[06/01 21:57:47  17695s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/01 21:57:47  17695s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/01 21:57:47  17695s] (I)       ============= track Assignment ============
[06/01 21:57:47  17695s] (I)       Started Extract Global 3D Wires ( Curr Mem: 11112.61 MB )
[06/01 21:57:47  17696s] (I)       Finished Extract Global 3D Wires ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 11112.61 MB )
[06/01 21:57:47  17696s] (I)       Started Greedy Track Assignment ( Curr Mem: 11112.61 MB )
[06/01 21:57:47  17696s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[06/01 21:57:47  17696s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 11112.61 MB )
[06/01 21:57:47  17696s] (I)       Run Multi-thread track assignment
[06/01 21:58:48  17757s] (I)       Finished Greedy Track Assignment ( CPU: 61.20 sec, Real: 61.15 sec, Curr Mem: 11083.61 MB )
[06/01 21:58:48  17757s] [NR-eGR] --------------------------------------------------------------------------
[06/01 21:58:48  17757s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 279552
[06/01 21:58:48  17757s] [NR-eGR]     M2  (2H) length: 1.564254e+06um, number of vias: 408502
[06/01 21:58:48  17757s] [NR-eGR]     M3  (3V) length: 3.763259e+06um, number of vias: 43350
[06/01 21:58:48  17757s] [NR-eGR]     M4  (4H) length: 3.188931e+06um, number of vias: 11941
[06/01 21:58:48  17757s] [NR-eGR]     M5  (5V) length: 2.902772e+06um, number of vias: 5171
[06/01 21:58:48  17757s] [NR-eGR]     M6  (6H) length: 1.661689e+06um, number of vias: 180
[06/01 21:58:48  17757s] [NR-eGR]     IA  (7H) length: 3.821296e+04um, number of vias: 285
[06/01 21:58:48  17757s] [NR-eGR]     IB  (8V) length: 7.242840e+04um, number of vias: 0
[06/01 21:58:48  17757s] [NR-eGR]     LB  (9H) length: 0.000000e+00um, number of vias: 0
[06/01 21:58:48  17757s] [NR-eGR] Total length: 1.319155e+07um, number of vias: 748981
[06/01 21:58:48  17757s] [NR-eGR] --------------------------------------------------------------------------
[06/01 21:58:48  17757s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[06/01 21:58:48  17757s] [NR-eGR] --------------------------------------------------------------------------
[06/01 21:58:49  17757s] [NR-eGR] Finished Early Global Route kernel ( CPU: 660.05 sec, Real: 659.54 sec, Curr Mem: 9866.61 MB )
[06/01 21:58:49  17758s] Extraction called for design 'swerv_wrapper' of instances=69864 and nets=123275 using extraction engine 'preRoute' .
[06/01 21:58:49  17758s] PreRoute RC Extraction called for design swerv_wrapper.
[06/01 21:58:49  17758s] RC Extraction called in multi-corner(1) mode.
[06/01 21:58:49  17758s] RCMode: PreRoute
[06/01 21:58:49  17758s]       RC Corner Indexes            0   
[06/01 21:58:49  17758s] Capacitance Scaling Factor   : 1.00000 
[06/01 21:58:49  17758s] Resistance Scaling Factor    : 1.00000 
[06/01 21:58:49  17758s] Clock Cap. Scaling Factor    : 1.00000 
[06/01 21:58:49  17758s] Clock Res. Scaling Factor    : 1.00000 
[06/01 21:58:49  17758s] Shrink Factor                : 0.90000
[06/01 21:58:49  17758s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/01 21:58:49  17758s] Using Quantus QRC technology file ...
[06/01 21:58:49  17758s] LayerId::1 widthSet size::1
[06/01 21:58:49  17758s] LayerId::2 widthSet size::1
[06/01 21:58:49  17758s] LayerId::3 widthSet size::1
[06/01 21:58:49  17758s] LayerId::4 widthSet size::1
[06/01 21:58:49  17758s] LayerId::5 widthSet size::1
[06/01 21:58:49  17758s] LayerId::6 widthSet size::1
[06/01 21:58:49  17758s] LayerId::7 widthSet size::1
[06/01 21:58:49  17758s] LayerId::8 widthSet size::1
[06/01 21:58:49  17758s] LayerId::9 widthSet size::1
[06/01 21:58:49  17758s] Updating RC grid for preRoute extraction ...
[06/01 21:58:49  17758s] Initializing multi-corner resistance tables ...
[06/01 21:58:55  17764s] PreRoute RC Extraction DONE (CPU Time: 0:00:06.6  Real Time: 0:00:06.0  MEM: 6806.352M)
[06/01 21:58:55  17764s] OPERPROF: Starting spInitSiteArr at level 1, MEM:6806.4M
[06/01 21:58:55  17764s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:6806.4M
[06/01 21:59:04  17773s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:11543.0M
[06/01 21:59:04  17773s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.006, MEM:11543.0M
[06/01 21:59:05  17774s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:9.900, REAL:9.903, MEM:11543.0M
[06/01 21:59:08  17776s] OPERPROF: Finished spInitSiteArr at level 1, CPU:12.260, REAL:12.259, MEM:11543.0M
[06/01 21:59:15  17784s] Starting delay calculation for Setup views
[06/01 21:59:15  17784s] AAE DB initialization (MEM=11571.6 CPU=0:00:00.2 REAL=0:00:00.0) 
[06/01 21:59:15  17784s] #################################################################################
[06/01 21:59:15  17784s] # Design Stage: PreRoute
[06/01 21:59:15  17784s] # Design Name: swerv_wrapper
[06/01 21:59:15  17784s] # Design Mode: 28nm
[06/01 21:59:15  17784s] # Analysis Mode: MMMC OCV 
[06/01 21:59:15  17784s] # Parasitics Mode: No SPEF/RCDB
[06/01 21:59:15  17784s] # Signoff Settings: SI Off 
[06/01 21:59:15  17784s] #################################################################################
[06/01 21:59:17  17786s] Calculate early delays in OCV mode...
[06/01 21:59:17  17786s] Calculate late delays in OCV mode...
[06/01 21:59:17  17786s] Topological Sorting (REAL = 0:00:00.0, MEM = 11595.1M, InitMEM = 11584.7M)
[06/01 21:59:17  17786s] Start delay calculation (fullDC) (1 T). (MEM=11595.1)
[06/01 21:59:18  17786s] Start AAE Lib Loading. (MEM=11620.9)
[06/01 21:59:18  17787s] End AAE Lib Loading. (MEM=11640 CPU=0:00:00.0 Real=0:00:00.0)
[06/01 21:59:18  17787s] End AAE Lib Interpolated Model. (MEM=11640 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/01 21:59:18  17787s] First Iteration Infinite Tw... 
[06/01 21:59:21  17790s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[38], driver swerv/lsu/g119573/Z voltage 1 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[7].dccm_bank_i_mem/D[38] voltage 0.9.
[06/01 21:59:21  17790s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[38], driver swerv/lsu/g119573/Z voltage 1 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[6].dccm_bank_i_mem/D[38] voltage 0.9.
[06/01 21:59:21  17790s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[38], driver swerv/lsu/g119573/Z voltage 1 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[38] voltage 0.9.
[06/01 21:59:21  17790s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[38], driver swerv/lsu/g119573/Z voltage 1 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[4].dccm_bank_i_mem/D[38] voltage 0.9.
[06/01 21:59:21  17790s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[38], driver swerv/lsu/g119573/Z voltage 1 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[38] voltage 0.9.
[06/01 21:59:21  17790s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[38], driver swerv/lsu/g119573/Z voltage 1 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[2].dccm_bank_i_mem/D[38] voltage 0.9.
[06/01 21:59:21  17790s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[38], driver swerv/lsu/g119573/Z voltage 1 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[38] voltage 0.9.
[06/01 21:59:21  17790s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[38], driver swerv/lsu/g119573/Z voltage 1 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[0].dccm_bank_i_mem/D[38] voltage 0.9.
[06/01 21:59:21  17790s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[37], driver swerv/lsu/g119721/Z voltage 1 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[7].dccm_bank_i_mem/D[37] voltage 0.9.
[06/01 21:59:21  17790s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[37], driver swerv/lsu/g119721/Z voltage 1 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[6].dccm_bank_i_mem/D[37] voltage 0.9.
[06/01 21:59:21  17790s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[37], driver swerv/lsu/g119721/Z voltage 1 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[37] voltage 0.9.
[06/01 21:59:21  17790s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[37], driver swerv/lsu/g119721/Z voltage 1 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[4].dccm_bank_i_mem/D[37] voltage 0.9.
[06/01 21:59:21  17790s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[37], driver swerv/lsu/g119721/Z voltage 1 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[37] voltage 0.9.
[06/01 21:59:21  17790s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[37], driver swerv/lsu/g119721/Z voltage 1 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[2].dccm_bank_i_mem/D[37] voltage 0.9.
[06/01 21:59:21  17790s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[37], driver swerv/lsu/g119721/Z voltage 1 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[37] voltage 0.9.
[06/01 21:59:21  17790s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[37], driver swerv/lsu/g119721/Z voltage 1 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[0].dccm_bank_i_mem/D[37] voltage 0.9.
[06/01 21:59:21  17790s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[36], driver swerv/lsu/g119610/Z voltage 1 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[7].dccm_bank_i_mem/D[36] voltage 0.9.
[06/01 21:59:21  17790s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[36], driver swerv/lsu/g119610/Z voltage 1 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[6].dccm_bank_i_mem/D[36] voltage 0.9.
[06/01 21:59:21  17790s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[36], driver swerv/lsu/g119610/Z voltage 1 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[36] voltage 0.9.
[06/01 21:59:21  17790s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[36], driver swerv/lsu/g119610/Z voltage 1 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[4].dccm_bank_i_mem/D[36] voltage 0.9.
[06/01 21:59:21  17790s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[06/01 21:59:21  17790s] To increase the message display limit, refer to the product command reference manual.
[06/01 21:59:36  17805s] Total number of fetched objects 100851
[06/01 21:59:37  17806s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:01.0)
[06/01 21:59:37  17806s] End delay calculation. (MEM=11865.8 CPU=0:00:15.4 REAL=0:00:16.0)
[06/01 21:59:37  17806s] End delay calculation (fullDC). (MEM=11838.8 CPU=0:00:19.6 REAL=0:00:20.0)
[06/01 21:59:37  17806s] *** CDM Built up (cpu=0:00:21.6  real=0:00:22.0  mem= 11838.8M) ***
[06/01 21:59:38  17807s] *** Done Building Timing Graph (cpu=0:00:22.9 real=0:00:23.0 totSessionCpu=4:56:47 mem=11838.8M)
[06/01 21:59:40  17809s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 nominal_analysis_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -7.927  |
|           TNS (ns):| -1642.9 |
|    Violating Paths:|   216   |
|          All Paths:|   216   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1427 (1427)    |  -22.126   |   1902 (1902)    |
|   max_tran     |   1573 (14083)   |  -183.262  |   1709 (14423)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.049%
------------------------------------------------------------
**optDesign ... cpu = 0:12:33, real = 0:12:33, mem = 8752.2M, totSessionCpu=4:56:50 **
[06/01 21:59:40  17809s] ** INFO : this run is activating medium effort placeOptDesign flow
[06/01 21:59:40  17809s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/01 21:59:40  17809s] ### Creating PhyDesignMc. totSessionCpu=4:56:50 mem=11658.8M
[06/01 21:59:40  17809s] OPERPROF: Starting DPlace-Init at level 1, MEM:11658.8M
[06/01 21:59:40  17809s] #spOpts: N=28 minPadR=1.1 mergeVia=F 
[06/01 21:59:40  17809s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:11658.8M
[06/01 21:59:45  17814s] OPERPROF:     Starting CMU at level 3, MEM:11658.8M
[06/01 21:59:45  17814s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:11658.8M
[06/01 21:59:46  17815s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:5.800, REAL:5.802, MEM:11658.8M
[06/01 21:59:46  17815s] [CPU] DPlace-Init (cpu=0:00:05.9, real=0:00:06.0, mem=11658.8MB).
[06/01 21:59:46  17815s] OPERPROF: Finished DPlace-Init at level 1, CPU:5.850, REAL:5.854, MEM:11658.8M
[06/01 21:59:47  17816s] ### Creating PhyDesignMc, finished. totSessionCpu=4:56:56 mem=11658.8M
[06/01 21:59:48  17817s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/01 21:59:48  17817s] ### Creating PhyDesignMc. totSessionCpu=4:56:58 mem=11658.8M
[06/01 21:59:48  17817s] OPERPROF: Starting DPlace-Init at level 1, MEM:11658.8M
[06/01 21:59:48  17817s] #spOpts: N=28 minPadR=1.1 mergeVia=F 
[06/01 21:59:48  17817s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:11658.8M
[06/01 21:59:53  17822s] OPERPROF:     Starting CMU at level 3, MEM:11658.8M
[06/01 21:59:53  17822s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:11658.8M
[06/01 21:59:54  17823s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:5.820, REAL:5.808, MEM:11658.8M
[06/01 21:59:54  17823s] [CPU] DPlace-Init (cpu=0:00:05.9, real=0:00:06.0, mem=11658.8MB).
[06/01 21:59:54  17823s] OPERPROF: Finished DPlace-Init at level 1, CPU:5.870, REAL:5.858, MEM:11658.8M
[06/01 21:59:55  17824s] ### Creating PhyDesignMc, finished. totSessionCpu=4:57:04 mem=11658.8M
[06/01 21:59:56  17825s] *** Starting optimizing excluded clock nets MEM= 11658.8M) ***
[06/01 21:59:56  17825s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 11658.8M) ***
[06/01 21:59:56  17825s] The useful skew maximum allowed delay is: 0.2
[06/01 21:59:57  17826s] Deleting Cell Server ...
[06/01 21:59:57  17826s] Deleting Lib Analyzer.
[06/01 21:59:57  17826s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/01 21:59:57  17826s] Creating Cell Server ...(0, 0, 0, 0)
[06/01 21:59:57  17826s] Summary for sequential cells identification: 
[06/01 21:59:57  17826s]   Identified SBFF number: 106
[06/01 21:59:57  17826s]   Identified MBFF number: 0
[06/01 21:59:57  17826s]   Identified SB Latch number: 0
[06/01 21:59:57  17826s]   Identified MB Latch number: 0
[06/01 21:59:57  17826s]   Not identified SBFF number: 0
[06/01 21:59:57  17826s]   Not identified MBFF number: 0
[06/01 21:59:57  17826s]   Not identified SB Latch number: 0
[06/01 21:59:57  17826s]   Not identified MB Latch number: 0
[06/01 21:59:57  17826s]   Number of sequential cells which are not FFs: 84
[06/01 21:59:57  17826s]  Visiting view : nominal_analysis_view
[06/01 21:59:57  17826s]    : PowerDomain = none : Weighted F : unweighted  = 8.00 (1.000) with rcCorner = 0
[06/01 21:59:57  17826s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/01 21:59:57  17826s]  Visiting view : nominal_analysis_view
[06/01 21:59:57  17826s]    : PowerDomain = none : Weighted F : unweighted  = 8.00 (1.000) with rcCorner = 0
[06/01 21:59:57  17826s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/01 21:59:57  17826s]  Setting StdDelay to 8.00
[06/01 21:59:57  17826s] Creating Cell Server, finished. 
[06/01 21:59:57  17826s] 
[06/01 21:59:57  17826s] Deleting Cell Server ...
[06/01 21:59:57  17826s] Info: 1416 io nets excluded
[06/01 21:59:57  17826s] Info: 2 clock nets excluded from IPO operation.
[06/01 21:59:57  17826s] ### Creating LA Mngr. totSessionCpu=4:57:06 mem=11658.8M
[06/01 21:59:57  17826s] ### Creating LA Mngr, finished. totSessionCpu=4:57:06 mem=11658.8M
[06/01 21:59:57  17826s] Creating Cell Server ...(0, 0, 0, 0)
[06/01 21:59:57  17826s] Summary for sequential cells identification: 
[06/01 21:59:57  17826s]   Identified SBFF number: 106
[06/01 21:59:57  17826s]   Identified MBFF number: 0
[06/01 21:59:57  17826s]   Identified SB Latch number: 0
[06/01 21:59:57  17826s]   Identified MB Latch number: 0
[06/01 21:59:57  17826s]   Not identified SBFF number: 0
[06/01 21:59:57  17826s]   Not identified MBFF number: 0
[06/01 21:59:57  17826s]   Not identified SB Latch number: 0
[06/01 21:59:57  17826s]   Not identified MB Latch number: 0
[06/01 21:59:57  17826s]   Number of sequential cells which are not FFs: 84
[06/01 21:59:57  17826s]  Visiting view : nominal_analysis_view
[06/01 21:59:57  17826s]    : PowerDomain = none : Weighted F : unweighted  = 8.00 (1.000) with rcCorner = 0
[06/01 21:59:57  17826s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/01 21:59:57  17826s]  Visiting view : nominal_analysis_view
[06/01 21:59:57  17826s]    : PowerDomain = none : Weighted F : unweighted  = 8.00 (1.000) with rcCorner = 0
[06/01 21:59:57  17826s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/01 21:59:57  17826s]  Setting StdDelay to 8.00
[06/01 21:59:57  17826s] Creating Cell Server, finished. 
[06/01 21:59:57  17826s] 
[06/01 21:59:57  17826s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:57:06.3/7:51:32.1 (0.6), mem = 11658.8M
[06/01 21:59:57  17826s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.17768.1
[06/01 21:59:57  17826s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/01 21:59:57  17826s] ### Creating PhyDesignMc. totSessionCpu=4:57:06 mem=11666.8M
[06/01 21:59:57  17826s] OPERPROF: Starting DPlace-Init at level 1, MEM:11666.8M
[06/01 21:59:57  17826s] #spOpts: N=28 minPadR=1.1 mergeVia=F 
[06/01 21:59:57  17826s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:11666.8M
[06/01 22:00:02  17831s] OPERPROF:     Starting CMU at level 3, MEM:11666.8M
[06/01 22:00:02  17831s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:11666.8M
[06/01 22:00:03  17832s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:5.890, REAL:5.888, MEM:11666.8M
[06/01 22:00:03  17832s] [CPU] DPlace-Init (cpu=0:00:05.9, real=0:00:06.0, mem=11666.8MB).
[06/01 22:00:03  17832s] OPERPROF: Finished DPlace-Init at level 1, CPU:5.930, REAL:5.938, MEM:11666.8M
[06/01 22:00:20  17849s] ### Creating PhyDesignMc, finished. totSessionCpu=4:57:30 mem=11688.3M
[06/01 22:00:20  17849s] 
[06/01 22:00:20  17849s] Footprint cell information for calculating maxBufDist
[06/01 22:00:20  17849s] *info: There are 20 candidate Buffer cells
[06/01 22:00:20  17849s] *info: There are 20 candidate Inverter cells
[06/01 22:00:20  17849s] 
[06/01 22:00:40  17869s] 
[06/01 22:00:40  17869s] Creating Lib Analyzer ...
[06/01 22:00:40  17869s] Total number of usable buffers from Lib Analyzer: 20 ( C12T28SOI_LR_BFX8_P0 C12T28SOI_LR_CNBFX7_P4 C12T28SOI_LR_CNBFX7_P0 C12T28SOI_LR_CNBFX15_P4 C12T28SOI_LR_CNBFX15_P0 C12T28SOI_LR_BFX21_P0 C12T28SOI_LR_CNBFX22_P0 C12T28SOI_LR_BFX33_P0 C12T28SOI_LR_CNBFX30_P0 C12T28SOI_LR_CNBFX38_P0 C12T28SOI_LR_BFX50_P0 C12T28SOI_LR_CNBFX44_P0 C12T28SOI_LR_CNBFX52_P0 C12T28SOI_LR_BFX67_P0 C12T28SOI_LR_CNBFX59_P0 C12T28SOI_LR_CNBFX70_P0 C12T28SOI_LR_BFX100_P0 C12T28SOI_LR_CNBFX94_P0 C12T28SOI_LR_BFX134_P0 C12T28SOI_LR_CNBFX133_P0)
[06/01 22:00:40  17869s] Total number of usable inverters from Lib Analyzer: 20 ( C12T28SOI_LR_CNIVX8_P4 C12T28SOI_LR_CNIVX8_P0 C12T28SOI_LR_CNIVX5_P0 C12T28SOI_LR_IVX17_P0 C12T28SOI_LR_CNIVX16_P0 C12T28SOI_LR_CNIVX23_P4 C12T28SOI_LR_CNIVX23_P0 C12T28SOI_LR_CNIVX31_P0 C12T28SOI_LR_CNIVX39_P4 C12T28SOI_LR_CNIVX39_P0 C12T28SOI_LR_CNIVX47_P0 C12T28SOI_LR_IVX58_P0 C12T28SOI_LR_CNIVX55_P0 C12T28SOI_LR_CNIVX61_P0 C12T28SOI_LR_IVX75_P0 C12T28SOI_LR_CNIVX70_P0 C12T28SOI_LR_IVX100_P0 C12T28SOI_LR_CNIVX94_P0 C12T28SOI_LR_IVX134_P0 C12T28SOI_LR_CNIVX133_P0)
[06/01 22:00:40  17869s] Total number of usable delay cells from Lib Analyzer: 20 ( C12T28SOI_LR_DLYHFM4X7_P4 C12T28SOI_LR_DLYHFM4X7_P16 C12T28SOI_LR_DLYHFM4X7_P10 C12T28SOI_LR_DLYHFM4X7_P0 C12T28SOI_LR_DLYHFM4X15_P4 C12T28SOI_LR_DLYHFM4X15_P16 C12T28SOI_LR_DLYHFM4X15_P10 C12T28SOI_LR_DLYHFM4X15_P0 C12T28SOI_LR_DLYHFM8X7_P4 C12T28SOI_LR_DLYHFM8X7_P16 C12T28SOI_LR_DLYHFM8X7_P10 C12T28SOI_LR_DLYHFM8X7_P0 C12T28SOI_LR_DLYHFM8X15_P4 C12T28SOI_LR_DLYHFM8X15_P16 C12T28SOI_LR_DLYHFM8X15_P10 C12T28SOI_LR_DLYHFM8X15_P0 C12T28SOI_LR_DLYHFM8X54_P4 C12T28SOI_LR_DLYHFM8X54_P16 C12T28SOI_LR_DLYHFM8X54_P10 C12T28SOI_LR_DLYHFM8X54_P0)
[06/01 22:00:40  17869s] 
[06/01 22:00:41  17870s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=4:57:50 mem=16927.1M
[06/01 22:00:41  17870s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=4:57:50 mem=16927.1M
[06/01 22:00:41  17870s] Creating Lib Analyzer, finished. 
[06/01 22:00:41  17870s] 
[06/01 22:00:41  17870s] #optDebug: {2, 1.000, 0.8500} {3, 0.810, 0.8500} {4, 0.620, 0.8500} {5, 0.430, 0.8500} {6, 0.051, 0.4519} {7, 0.051, 0.4519} {8, 0.003, 0.4032} {9, 0.003, 0.4032} 
[06/01 22:00:43  17872s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:16946.2M
[06/01 22:00:43  17872s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:16946.2M
[06/01 22:00:44  17873s] 
[06/01 22:00:44  17873s] Netlist preparation processing... 
[06/01 22:00:44  17873s] Removed 3 instances
[06/01 22:00:44  17873s] *info: Marking 0 isolation instances dont touch
[06/01 22:00:44  17873s] *info: Marking 0 level shifter instances dont touch
[06/01 22:00:46  17875s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.17768.1
[06/01 22:00:46  17875s] *** AreaOpt [finish] : cpu/real = 0:00:48.7/0:00:48.7 (1.0), totSession cpu/real = 4:57:55.0/7:52:20.8 (0.6), mem = 16041.1M
[06/01 22:00:48  17877s] Deleting Cell Server ...
[06/01 22:00:48  17877s] Deleting Lib Analyzer.
[06/01 22:00:48  17877s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/01 22:00:48  17877s] Creating Cell Server ...(0, 0, 0, 0)
[06/01 22:00:48  17877s] Summary for sequential cells identification: 
[06/01 22:00:48  17877s]   Identified SBFF number: 106
[06/01 22:00:48  17877s]   Identified MBFF number: 0
[06/01 22:00:48  17877s]   Identified SB Latch number: 0
[06/01 22:00:48  17877s]   Identified MB Latch number: 0
[06/01 22:00:48  17877s]   Not identified SBFF number: 0
[06/01 22:00:48  17877s]   Not identified MBFF number: 0
[06/01 22:00:48  17877s]   Not identified SB Latch number: 0
[06/01 22:00:48  17877s]   Not identified MB Latch number: 0
[06/01 22:00:48  17877s]   Number of sequential cells which are not FFs: 84
[06/01 22:00:48  17877s]  Visiting view : nominal_analysis_view
[06/01 22:00:48  17877s]    : PowerDomain = none : Weighted F : unweighted  = 8.70 (1.000) with rcCorner = 0
[06/01 22:00:48  17877s]    : PowerDomain = none : Weighted F : unweighted  = 4.70 (1.000) with rcCorner = -1
[06/01 22:00:48  17877s]  Visiting view : nominal_analysis_view
[06/01 22:00:48  17877s]    : PowerDomain = none : Weighted F : unweighted  = 8.70 (1.000) with rcCorner = 0
[06/01 22:00:48  17877s]    : PowerDomain = none : Weighted F : unweighted  = 4.70 (1.000) with rcCorner = -1
[06/01 22:00:48  17877s]  Setting StdDelay to 8.70
[06/01 22:00:48  17877s] Creating Cell Server, finished. 
[06/01 22:00:48  17877s] 
[06/01 22:00:48  17877s] Deleting Cell Server ...
[06/01 22:00:48  17877s] Begin: GigaOpt high fanout net optimization
[06/01 22:00:48  17877s] GigaOpt HFN: use maxLocalDensity 1.2
[06/01 22:00:48  17877s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[06/01 22:00:48  17877s] Info: 1416 io nets excluded
[06/01 22:00:48  17877s] Info: 2 clock nets excluded from IPO operation.
[06/01 22:00:48  17877s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:57:57.5/7:52:23.2 (0.6), mem = 15963.1M
[06/01 22:00:48  17877s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.17768.2
[06/01 22:00:48  17877s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/01 22:00:48  17877s] ### Creating PhyDesignMc. totSessionCpu=4:57:58 mem=15963.1M
[06/01 22:00:48  17877s] OPERPROF: Starting DPlace-Init at level 1, MEM:15963.1M
[06/01 22:00:48  17877s] #spOpts: N=28 minPadR=1.1 mergeVia=F 
[06/01 22:00:48  17877s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:15963.1M
[06/01 22:00:53  17882s] OPERPROF:     Starting CMU at level 3, MEM:15963.1M
[06/01 22:00:53  17882s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:15963.1M
[06/01 22:00:54  17883s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:5.880, REAL:5.856, MEM:15963.1M
[06/01 22:00:54  17883s] [CPU] DPlace-Init (cpu=0:00:05.9, real=0:00:06.0, mem=15963.1MB).
[06/01 22:00:54  17883s] OPERPROF: Finished DPlace-Init at level 1, CPU:5.930, REAL:5.905, MEM:15963.1M
[06/01 22:01:11  17900s] ### Creating PhyDesignMc, finished. totSessionCpu=4:58:21 mem=15984.7M
[06/01 22:01:24  17913s] 
[06/01 22:01:24  17913s] Creating Lib Analyzer ...
[06/01 22:01:24  17913s] Creating Cell Server ...(0, 0, 0, 0)
[06/01 22:01:24  17913s] Summary for sequential cells identification: 
[06/01 22:01:24  17913s]   Identified SBFF number: 106
[06/01 22:01:24  17913s]   Identified MBFF number: 0
[06/01 22:01:24  17913s]   Identified SB Latch number: 0
[06/01 22:01:24  17913s]   Identified MB Latch number: 0
[06/01 22:01:24  17913s]   Not identified SBFF number: 0
[06/01 22:01:24  17913s]   Not identified MBFF number: 0
[06/01 22:01:24  17913s]   Not identified SB Latch number: 0
[06/01 22:01:24  17913s]   Not identified MB Latch number: 0
[06/01 22:01:24  17913s]   Number of sequential cells which are not FFs: 84
[06/01 22:01:24  17913s]  Visiting view : nominal_analysis_view
[06/01 22:01:24  17913s]    : PowerDomain = none : Weighted F : unweighted  = 8.70 (1.000) with rcCorner = 0
[06/01 22:01:24  17913s]    : PowerDomain = none : Weighted F : unweighted  = 4.70 (1.000) with rcCorner = -1
[06/01 22:01:24  17913s]  Visiting view : nominal_analysis_view
[06/01 22:01:24  17913s]    : PowerDomain = none : Weighted F : unweighted  = 8.70 (1.000) with rcCorner = 0
[06/01 22:01:24  17913s]    : PowerDomain = none : Weighted F : unweighted  = 4.70 (1.000) with rcCorner = -1
[06/01 22:01:24  17913s]  Setting StdDelay to 8.70
[06/01 22:01:24  17913s] Creating Cell Server, finished. 
[06/01 22:01:24  17913s] 
[06/01 22:01:24  17913s] Total number of usable buffers from Lib Analyzer: 16 ( C12T28SOI_LR_BFX8_P0 C12T28SOI_LR_BFX6_P0 C12T28SOI_LR_BFX16_P0 C12T28SOI_LR_BFX13_P0 C12T28SOI_LR_BFX25_P0 C12T28SOI_LR_BFX21_P0 C12T28SOI_LR_BFX33_P0 C12T28SOI_LR_BFX29_P0 C12T28SOI_LR_BFX42_P0 C12T28SOI_LR_BFX50_P0 C12T28SOI_LR_BFX58_P0 C12T28SOI_LR_BFX67_P0 C12T28SOI_LR_BFX75_P0 C12T28SOI_LR_BFX84_P0 C12T28SOI_LR_BFX100_P0 C12T28SOI_LR_BFX134_P0)
[06/01 22:01:24  17913s] Total number of usable inverters from Lib Analyzer: 16 ( C12T28SOI_LR_IVX8_P0 C12T28SOI_LR_IVX6_P0 C12T28SOI_LR_IVX4_P0 C12T28SOI_LR_IVX17_P0 C12T28SOI_LR_IVX13_P0 C12T28SOI_LR_IVX25_P0 C12T28SOI_LR_IVX21_P0 C12T28SOI_LR_IVX33_P0 C12T28SOI_LR_IVX29_P0 C12T28SOI_LR_IVX50_P0 C12T28SOI_LR_IVX58_P0 C12T28SOI_LR_IVX67_P0 C12T28SOI_LR_IVX75_P0 C12T28SOI_LR_IVX84_P0 C12T28SOI_LR_IVX100_P0 C12T28SOI_LR_IVX134_P0)
[06/01 22:01:24  17913s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/01 22:01:24  17913s] 
[06/01 22:01:24  17913s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=4:58:34 mem=15984.7M
[06/01 22:01:24  17913s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=4:58:34 mem=15984.7M
[06/01 22:01:24  17913s] Creating Lib Analyzer, finished. 
[06/01 22:01:24  17913s] 
[06/01 22:01:24  17913s] #optDebug: {2, 1.000, 0.8500} {3, 0.810, 0.8500} {4, 0.620, 0.8500} {5, 0.430, 0.7503} {6, 0.051, 0.3615} {7, 0.051, 0.3615} {8, 0.003, 0.3225} {9, 0.003, 0.3225} 
[06/01 22:01:28  17917s] Info: violation cost 26.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 26.000000, glitch 0.000000)
[06/01 22:01:28  17917s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:16003.7M
[06/01 22:01:28  17917s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:16003.7M
[06/01 22:01:30  17919s] +----------+---------+--------+---------+------------+--------+
[06/01 22:01:30  17919s] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[06/01 22:01:30  17919s] +----------+---------+--------+---------+------------+--------+
[06/01 22:01:30  17919s] |     0.05%|        -|  -7.841|-1091.290|   0:00:00.0|16003.7M|
[06/01 22:01:30  17919s] Info: violation cost 26.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 26.000000, glitch 0.000000)
[06/01 22:01:36  17924s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/01 22:01:36  17924s] |     0.05%|      434|  -7.857|-1091.546|   0:00:06.0|16049.9M|
[06/01 22:01:36  17924s] +----------+---------+--------+---------+------------+--------+
[06/01 22:01:36  17924s] 
[06/01 22:01:36  17924s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:05.8 real=0:00:06.0 mem=16049.9M) ***
[06/01 22:01:36  17924s] 
[06/01 22:01:36  17924s] ###############################################################################
[06/01 22:01:36  17924s] #
[06/01 22:01:36  17924s] #  Large fanout net report:  
[06/01 22:01:36  17924s] #     - there are 3 high fanout ( > 75) nets in the design. (excluding clock nets)
[06/01 22:01:36  17924s] #     - current density: 0.05
[06/01 22:01:36  17924s] #
[06/01 22:01:36  17924s] #  List of high fanout nets:
[06/01 22:01:36  17924s] #        Net(1):  swerv/ifu_mem_ctl/n_2: (fanouts = 128)
[06/01 22:01:36  17924s] #        Net(2):  mem/n_341: (fanouts = 110)
[06/01 22:01:36  17924s] #        Net(3):  swerv/dec_tlu_flush_lower_wb: (fanouts = 79)
[06/01 22:01:36  17924s] #
[06/01 22:01:36  17924s] ###############################################################################
[06/01 22:01:36  17924s] **** Begin NDR-Layer Usage Statistics ****
[06/01 22:01:36  17924s] 0 Ndr or Layer constraints added by optimization 
[06/01 22:01:36  17924s] **** End NDR-Layer Usage Statistics ****
[06/01 22:01:36  17924s] 
[06/01 22:01:36  17924s] 
[06/01 22:01:36  17924s] =======================================================================
[06/01 22:01:36  17924s]                 Reasons for remaining drv violations
[06/01 22:01:36  17924s] =======================================================================
[06/01 22:01:36  17924s] *info: Total 3 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[06/01 22:01:36  17924s] 
[06/01 22:01:37  17926s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.17768.2
[06/01 22:01:37  17926s] *** DrvOpt [finish] : cpu/real = 0:00:48.8/0:00:48.7 (1.0), totSession cpu/real = 4:58:46.3/7:53:12.0 (0.6), mem = 16030.8M
[06/01 22:01:37  17926s] GigaOpt HFN: restore maxLocalDensity to 0.98
[06/01 22:01:37  17926s] End: GigaOpt high fanout net optimization
[06/01 22:01:37  17926s] Begin: GigaOpt DRV Optimization
[06/01 22:01:37  17926s] Begin: Processing multi-driver nets
[06/01 22:01:37  17926s] Info: 1416 io nets excluded
[06/01 22:01:37  17926s] Info: 2 clock nets excluded from IPO operation.
[06/01 22:01:37  17926s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:58:46.4/7:53:12.1 (0.6), mem = 16030.8M
[06/01 22:01:37  17926s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.17768.3
[06/01 22:01:37  17926s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/01 22:01:37  17926s] ### Creating PhyDesignMc. totSessionCpu=4:58:46 mem=16030.8M
[06/01 22:01:37  17926s] OPERPROF: Starting DPlace-Init at level 1, MEM:16030.8M
[06/01 22:01:37  17926s] #spOpts: N=28 minPadR=1.1 mergeVia=F 
[06/01 22:01:37  17926s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:16030.8M
[06/01 22:01:42  17931s] OPERPROF:     Starting CMU at level 3, MEM:16030.8M
[06/01 22:01:42  17931s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:16030.8M
[06/01 22:01:43  17932s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:5.920, REAL:5.925, MEM:16030.8M
[06/01 22:01:43  17932s] [CPU] DPlace-Init (cpu=0:00:06.0, real=0:00:06.0, mem=16030.8MB).
[06/01 22:01:43  17932s] OPERPROF: Finished DPlace-Init at level 1, CPU:5.970, REAL:5.973, MEM:16030.8M
[06/01 22:02:00  17949s] ### Creating PhyDesignMc, finished. totSessionCpu=4:59:09 mem=16030.8M
[06/01 22:02:12  17961s] 
[06/01 22:02:12  17961s] #optDebug: {2, 1.000, 0.8500} {3, 0.810, 0.8500} {4, 0.620, 0.8500} {5, 0.430, 0.7503} {6, 0.051, 0.3615} {7, 0.051, 0.3615} {8, 0.003, 0.3225} {9, 0.003, 0.3225} 
[06/01 22:02:16  17965s] *** Starting multi-driver net buffering ***
[06/01 22:02:18  17967s] #spOpts: N=28 minPadR=1.1 mergeVia=F 
[06/01 22:02:18  17967s] OPERPROF: Starting spInitSiteArr at level 1, MEM:16049.9M
[06/01 22:02:24  17973s] OPERPROF: Finished spInitSiteArr at level 1, CPU:5.850, REAL:5.812, MEM:16049.9M
[06/01 22:02:31  17980s] OPERPROF: Starting DPlace-Init at level 1, MEM:16049.9M
[06/01 22:02:31  17980s] #spOpts: N=28 minPadR=1.1 mergeVia=F 
[06/01 22:02:31  17980s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:16049.9M
[06/01 22:02:36  17985s] OPERPROF:     Starting CMU at level 3, MEM:16049.9M
[06/01 22:02:36  17985s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:16049.9M
[06/01 22:02:37  17986s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:5.770, REAL:5.776, MEM:16049.9M
[06/01 22:02:37  17986s] [CPU] DPlace-Init (cpu=0:00:05.8, real=0:00:06.0, mem=16049.9MB).
[06/01 22:02:37  17986s] OPERPROF: Finished DPlace-Init at level 1, CPU:5.820, REAL:5.824, MEM:16049.9M
[06/01 22:02:44  17993s] *summary: 777 non-ignored multi-driver nets.
[06/01 22:02:44  17993s] *       : 777 unbuffered.
[06/01 22:02:44  17993s] *       : 120 bufferable.
[06/01 22:02:44  17993s] *       : 0 targeted for timing fix; 0 buffered.
[06/01 22:02:44  17993s] *       : 120 targeted for DRV fix; 120 buffered.
[06/01 22:02:44  17993s] *       : buffered 120 multi-driver nets total:
[06/01 22:02:44  17993s] *       : used 7 buffers of type 'C12T28SOI_LR_BFX8_P0'.
[06/01 22:02:44  17993s] *       : used 63 buffers of type 'C12T28SOI_LR_BFX6_P0'.
[06/01 22:02:44  17993s] *       : used 49 buffers of type 'C12T28SOI_LR_BFX21_P0'.
[06/01 22:02:44  17993s] *       : used 1 buffers of type 'C12T28SOI_LR_BFX16_P0'.
[06/01 22:02:44  17993s] *** Finished buffering multi-driver nets (CPU=0:00:27.6, MEM=16049.9M) ***
[06/01 22:02:44  17993s] 
[06/01 22:02:44  17993s] *** Finish Multi Driver Net Fixing (cpu=0:00:28.5 real=0:00:28.0 mem=16074.7M) ***
[06/01 22:02:44  17993s] 
[06/01 22:02:44  17993s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.17768.3
[06/01 22:02:44  17993s] *** DrvOpt [finish] : cpu/real = 0:01:07.6/0:01:07.5 (1.0), totSession cpu/real = 4:59:54.0/7:54:19.6 (0.6), mem = 16030.8M
[06/01 22:02:44  17993s] End: Processing multi-driver nets
[06/01 22:02:44  17993s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[06/01 22:02:45  17994s] Info: 1416 io nets excluded
[06/01 22:02:45  17994s] Info: 2 clock nets excluded from IPO operation.
[06/01 22:02:45  17994s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:59:54.1/7:54:19.8 (0.6), mem = 16030.8M
[06/01 22:02:45  17994s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.17768.4
[06/01 22:02:45  17994s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/01 22:02:45  17994s] ### Creating PhyDesignMc. totSessionCpu=4:59:54 mem=16030.8M
[06/01 22:02:45  17994s] OPERPROF: Starting DPlace-Init at level 1, MEM:16030.8M
[06/01 22:02:45  17994s] #spOpts: N=28 minPadR=1.1 mergeVia=F 
[06/01 22:02:45  17994s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:16030.8M
[06/01 22:02:50  17999s] OPERPROF:     Starting CMU at level 3, MEM:16030.8M
[06/01 22:02:50  17999s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:16030.8M
[06/01 22:02:50  17999s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:5.780, REAL:5.782, MEM:16030.8M
[06/01 22:02:50  17999s] [CPU] DPlace-Init (cpu=0:00:05.8, real=0:00:05.0, mem=16030.8MB).
[06/01 22:02:50  17999s] OPERPROF: Finished DPlace-Init at level 1, CPU:5.830, REAL:5.831, MEM:16030.8M
[06/01 22:03:08  18017s] ### Creating PhyDesignMc, finished. totSessionCpu=5:00:17 mem=16030.8M
[06/01 22:03:20  18029s] 
[06/01 22:03:20  18029s] #optDebug: {2, 1.000, 0.8500} {3, 0.810, 0.8500} {4, 0.620, 0.8500} {5, 0.430, 0.7503} {6, 0.051, 0.3615} {7, 0.051, 0.3615} {8, 0.003, 0.3225} {9, 0.003, 0.3225} 
[06/01 22:03:24  18033s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:16049.9M
[06/01 22:03:24  18033s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:16049.9M
[06/01 22:03:25  18034s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/01 22:03:25  18034s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/01 22:03:25  18034s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/01 22:03:25  18034s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/01 22:03:25  18034s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/01 22:03:26  18035s] Info: violation cost 131835.968750 (cap = 13542.791992, tran = 118258.929688, len = 0.000000, fanout load = 0.000000, fanout count = 34.000000, glitch 0.000000)
[06/01 22:03:26  18035s] |  2066| 18771|   -97.68|  2407|  2407|    -2.19|     3|     3|     0|     0|   -50.24| -4157.31|       0|       0|       0|   0.05|          |         |
[06/01 22:04:33  18102s] Info: violation cost 14363.624023 (cap = 8309.191406, tran = 6054.435547, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/01 22:04:33  18102s] |   283|   613|   -19.89|   830|   830|    -2.19|     1|     1|     0|     0|   -30.56| -2845.13|     805|    4297|    1167|   0.05|   0:01:07| 16069.0M|
[06/01 22:04:40  18109s] Info: violation cost 14332.359375 (cap = 8289.504883, tran = 6042.856445, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/01 22:04:40  18109s] |   234|   529|   -19.89|   566|   566|    -2.19|     1|     1|     0|     0|   -30.47| -2843.29|      52|       0|     262|   0.05| 0:00:07.0| 16069.0M|
[06/01 22:04:40  18109s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/01 22:04:40  18109s] 
[06/01 22:04:40  18109s] ###############################################################################
[06/01 22:04:40  18109s] #
[06/01 22:04:40  18109s] #  Large fanout net report:  
[06/01 22:04:40  18109s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[06/01 22:04:40  18109s] #     - current density: 0.05
[06/01 22:04:40  18109s] #
[06/01 22:04:40  18109s] #  List of high fanout nets:
[06/01 22:04:40  18109s] #        Net(1):  pad_scan_mode: (fanouts = 138)
[06/01 22:04:40  18109s] #
[06/01 22:04:40  18109s] ###############################################################################
[06/01 22:04:40  18109s] **** Begin NDR-Layer Usage Statistics ****
[06/01 22:04:40  18109s] 0 Ndr or Layer constraints added by optimization 
[06/01 22:04:40  18109s] **** End NDR-Layer Usage Statistics ****
[06/01 22:04:40  18109s] 
[06/01 22:04:40  18109s] 
[06/01 22:04:40  18109s] =======================================================================
[06/01 22:04:40  18109s]                 Reasons for remaining drv violations
[06/01 22:04:40  18109s] =======================================================================
[06/01 22:04:40  18109s] *info: Total 637 net(s) have violations which can't be fixed by DRV optimization.
[06/01 22:04:40  18109s] 
[06/01 22:04:40  18109s] MultiBuffering failure reasons
[06/01 22:04:40  18109s] ------------------------------------------------
[06/01 22:04:40  18109s] *info:   476 net(s): Could not be fixed because it is multi driver net.
[06/01 22:04:40  18109s] 
[06/01 22:04:40  18109s] 
[06/01 22:04:40  18109s] *** Finish DRV Fixing (cpu=0:01:17 real=0:01:16 mem=16069.0M) ***
[06/01 22:04:40  18109s] 
[06/01 22:04:42  18111s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.17768.4
[06/01 22:04:42  18111s] *** DrvOpt [finish] : cpu/real = 0:01:57.1/0:01:57.0 (1.0), totSession cpu/real = 5:01:51.2/7:56:16.8 (0.6), mem = 16049.9M
[06/01 22:04:42  18111s] End: GigaOpt DRV Optimization
[06/01 22:04:42  18111s] GigaOpt DRV: restore maxLocalDensity to 0.98
[06/01 22:04:42  18111s] **optDesign ... cpu = 0:17:35, real = 0:17:35, mem = 13479.3M, totSessionCpu=5:01:51 **
[06/01 22:04:42  18111s] 
[06/01 22:04:42  18111s] Active setup views:
[06/01 22:04:42  18111s]  nominal_analysis_view
[06/01 22:04:42  18111s]   Dominating endpoints: 0
[06/01 22:04:42  18111s]   Dominating TNS: -0.000
[06/01 22:04:42  18111s] 
[06/01 22:04:42  18111s] Deleting Cell Server ...
[06/01 22:04:42  18111s] Deleting Lib Analyzer.
[06/01 22:04:42  18111s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/01 22:04:42  18111s] Creating Cell Server ...(0, 0, 0, 0)
[06/01 22:04:42  18111s] Summary for sequential cells identification: 
[06/01 22:04:42  18111s]   Identified SBFF number: 106
[06/01 22:04:42  18111s]   Identified MBFF number: 0
[06/01 22:04:42  18111s]   Identified SB Latch number: 0
[06/01 22:04:42  18111s]   Identified MB Latch number: 0
[06/01 22:04:42  18111s]   Not identified SBFF number: 0
[06/01 22:04:42  18111s]   Not identified MBFF number: 0
[06/01 22:04:42  18111s]   Not identified SB Latch number: 0
[06/01 22:04:42  18111s]   Not identified MB Latch number: 0
[06/01 22:04:42  18111s]   Number of sequential cells which are not FFs: 84
[06/01 22:04:42  18111s]  Visiting view : nominal_analysis_view
[06/01 22:04:42  18111s]    : PowerDomain = none : Weighted F : unweighted  = 8.70 (1.000) with rcCorner = 0
[06/01 22:04:42  18111s]    : PowerDomain = none : Weighted F : unweighted  = 4.70 (1.000) with rcCorner = -1
[06/01 22:04:42  18111s]  Visiting view : nominal_analysis_view
[06/01 22:04:42  18111s]    : PowerDomain = none : Weighted F : unweighted  = 8.70 (1.000) with rcCorner = 0
[06/01 22:04:42  18111s]    : PowerDomain = none : Weighted F : unweighted  = 4.70 (1.000) with rcCorner = -1
[06/01 22:04:42  18111s]  Setting StdDelay to 8.70
[06/01 22:04:42  18111s] Creating Cell Server, finished. 
[06/01 22:04:42  18111s] 
[06/01 22:04:42  18111s] Deleting Cell Server ...
[06/01 22:04:42  18111s] Begin: GigaOpt Global Optimization
[06/01 22:04:42  18111s] *info: use new DP (enabled)
[06/01 22:04:42  18111s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[06/01 22:04:42  18111s] Info: 1416 io nets excluded
[06/01 22:04:42  18111s] Info: 2 clock nets excluded from IPO operation.
[06/01 22:04:42  18111s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:01:51.6/7:56:17.2 (0.6), mem = 15975.9M
[06/01 22:04:42  18111s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.17768.5
[06/01 22:04:42  18111s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/01 22:04:42  18111s] ### Creating PhyDesignMc. totSessionCpu=5:01:52 mem=15975.9M
[06/01 22:04:42  18111s] OPERPROF: Starting DPlace-Init at level 1, MEM:15975.9M
[06/01 22:04:42  18111s] #spOpts: N=28 minPadR=1.1 mergeVia=F 
[06/01 22:04:42  18111s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:15975.9M
[06/01 22:04:47  18116s] OPERPROF:     Starting CMU at level 3, MEM:15975.9M
[06/01 22:04:47  18116s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:15975.9M
[06/01 22:04:48  18117s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:5.800, REAL:5.801, MEM:15975.9M
[06/01 22:04:48  18117s] [CPU] DPlace-Init (cpu=0:00:05.9, real=0:00:06.0, mem=15975.9MB).
[06/01 22:04:48  18117s] OPERPROF: Finished DPlace-Init at level 1, CPU:5.850, REAL:5.854, MEM:15975.9M
[06/01 22:05:05  18134s] ### Creating PhyDesignMc, finished. totSessionCpu=5:02:15 mem=15997.4M
[06/01 22:05:17  18146s] 
[06/01 22:05:17  18146s] Creating Lib Analyzer ...
[06/01 22:05:17  18146s] Creating Cell Server ...(0, 0, 0, 0)
[06/01 22:05:17  18146s] Summary for sequential cells identification: 
[06/01 22:05:17  18146s]   Identified SBFF number: 106
[06/01 22:05:17  18146s]   Identified MBFF number: 0
[06/01 22:05:17  18146s]   Identified SB Latch number: 0
[06/01 22:05:17  18146s]   Identified MB Latch number: 0
[06/01 22:05:17  18146s]   Not identified SBFF number: 0
[06/01 22:05:17  18146s]   Not identified MBFF number: 0
[06/01 22:05:17  18146s]   Not identified SB Latch number: 0
[06/01 22:05:17  18146s]   Not identified MB Latch number: 0
[06/01 22:05:17  18146s]   Number of sequential cells which are not FFs: 84
[06/01 22:05:17  18146s]  Visiting view : nominal_analysis_view
[06/01 22:05:17  18146s]    : PowerDomain = none : Weighted F : unweighted  = 8.70 (1.000) with rcCorner = 0
[06/01 22:05:17  18146s]    : PowerDomain = none : Weighted F : unweighted  = 4.70 (1.000) with rcCorner = -1
[06/01 22:05:17  18146s]  Visiting view : nominal_analysis_view
[06/01 22:05:17  18146s]    : PowerDomain = none : Weighted F : unweighted  = 8.70 (1.000) with rcCorner = 0
[06/01 22:05:17  18146s]    : PowerDomain = none : Weighted F : unweighted  = 4.70 (1.000) with rcCorner = -1
[06/01 22:05:17  18146s]  Setting StdDelay to 8.70
[06/01 22:05:17  18146s] Creating Cell Server, finished. 
[06/01 22:05:17  18146s] 
[06/01 22:05:17  18147s] Total number of usable buffers from Lib Analyzer: 16 ( C12T28SOI_LR_BFX8_P0 C12T28SOI_LR_BFX6_P0 C12T28SOI_LR_BFX16_P0 C12T28SOI_LR_BFX13_P0 C12T28SOI_LR_BFX25_P0 C12T28SOI_LR_BFX21_P0 C12T28SOI_LR_BFX33_P0 C12T28SOI_LR_BFX29_P0 C12T28SOI_LR_BFX42_P0 C12T28SOI_LR_BFX50_P0 C12T28SOI_LR_BFX58_P0 C12T28SOI_LR_BFX67_P0 C12T28SOI_LR_BFX75_P0 C12T28SOI_LR_BFX84_P0 C12T28SOI_LR_BFX100_P0 C12T28SOI_LR_BFX134_P0)
[06/01 22:05:17  18147s] Total number of usable inverters from Lib Analyzer: 16 ( C12T28SOI_LR_IVX8_P0 C12T28SOI_LR_IVX6_P0 C12T28SOI_LR_IVX4_P0 C12T28SOI_LR_IVX17_P0 C12T28SOI_LR_IVX13_P0 C12T28SOI_LR_IVX25_P0 C12T28SOI_LR_IVX21_P0 C12T28SOI_LR_IVX33_P0 C12T28SOI_LR_IVX29_P0 C12T28SOI_LR_IVX50_P0 C12T28SOI_LR_IVX58_P0 C12T28SOI_LR_IVX67_P0 C12T28SOI_LR_IVX75_P0 C12T28SOI_LR_IVX84_P0 C12T28SOI_LR_IVX100_P0 C12T28SOI_LR_IVX134_P0)
[06/01 22:05:17  18147s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/01 22:05:17  18147s] 
[06/01 22:05:18  18147s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=5:02:28 mem=15997.4M
[06/01 22:05:18  18147s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=5:02:28 mem=15997.4M
[06/01 22:05:18  18147s] Creating Lib Analyzer, finished. 
[06/01 22:05:18  18147s] 
[06/01 22:05:18  18147s] #optDebug: {2, 1.000, 0.8500} {3, 0.810, 0.8500} {4, 0.620, 0.8500} {5, 0.430, 0.8500} {6, 0.051, 0.4519} {7, 0.051, 0.4519} {8, 0.003, 0.4032} {9, 0.003, 0.4032} 
[06/01 22:05:21  18150s] *info: 1416 io nets excluded
[06/01 22:05:21  18150s] *info: 2 clock nets excluded
[06/01 22:05:21  18150s] *info: 6 special nets excluded.
[06/01 22:05:21  18150s] *info: 1311 multi-driver nets excluded.
[06/01 22:05:21  18150s] *info: 27543 no-driver nets excluded.
[06/01 22:05:22  18151s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:16016.5M
[06/01 22:05:22  18151s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.003, MEM:16016.5M
[06/01 22:05:23  18152s] ** GigaOpt Global Opt WNS Slack -30.466  TNS Slack -2843.293 
[06/01 22:05:23  18152s] +--------+---------+----------+------------+--------+---------------------+---------+----------------------------------------------------+
[06/01 22:05:23  18152s] |  WNS   |   TNS   | Density  |    Real    |  Mem   |     Worst View      |Pathgroup|                     End Point                      |
[06/01 22:05:23  18152s] +--------+---------+----------+------------+--------+---------------------+---------+----------------------------------------------------+
[06/01 22:05:23  18152s] | -30.466|-2843.293|     0.05%|   0:00:00.0|16032.5M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221704/Z            |
[06/01 22:05:24  18153s] | -27.675|-2816.423|     0.05%|   0:00:01.0|16070.7M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221704/Z            |
[06/01 22:05:26  18155s] | -27.623|-2740.058|     0.05%|   0:00:02.0|16070.7M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221704/Z            |
[06/01 22:05:26  18155s] | -27.623|-2740.058|     0.05%|   0:00:00.0|16070.7M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221704/Z            |
[06/01 22:05:28  18157s] | -22.874|-2587.467|     0.05%|   0:00:02.0|16070.7M|nominal_analysis_view|  default| swerv/g60835/Z                                     |
[06/01 22:05:29  18158s] | -22.522|-2550.486|     0.05%|   0:00:01.0|16070.7M|nominal_analysis_view|  default| swerv/g60835/Z                                     |
[06/01 22:05:31  18160s] | -22.187|-2536.754|     0.05%|   0:00:02.0|16070.7M|nominal_analysis_view|  default| swerv/g60647/Z                                     |
[06/01 22:05:31  18160s] | -22.187|-2536.754|     0.05%|   0:00:00.0|16070.7M|nominal_analysis_view|  default| swerv/g60647/Z                                     |
[06/01 22:05:32  18161s] | -22.138|-2528.486|     0.05%|   0:00:01.0|16070.7M|nominal_analysis_view|  default| swerv/g60647/Z                                     |
[06/01 22:05:33  18162s] | -22.039|-2520.601|     0.05%|   0:00:01.0|16070.7M|nominal_analysis_view|  default| swerv/g60835/Z                                     |
[06/01 22:05:33  18163s] | -22.039|-2520.565|     0.05%|   0:00:00.0|16070.7M|nominal_analysis_view|  default| swerv/g60835/Z                                     |
[06/01 22:05:34  18163s] | -22.039|-2520.565|     0.05%|   0:00:01.0|16070.7M|nominal_analysis_view|  default| swerv/g60835/Z                                     |
[06/01 22:05:34  18163s] | -21.971|-2515.742|     0.05%|   0:00:00.0|16070.7M|nominal_analysis_view|  default| swerv/g60835/Z                                     |
[06/01 22:05:35  18164s] | -21.897|-2514.569|     0.05%|   0:00:01.0|16070.7M|nominal_analysis_view|  default| swerv/g60647/Z                                     |
[06/01 22:05:35  18165s] | -21.897|-2514.282|     0.05%|   0:00:00.0|16070.7M|nominal_analysis_view|  default| swerv/g60647/Z                                     |
[06/01 22:05:36  18165s] | -21.897|-2514.282|     0.05%|   0:00:01.0|16070.7M|nominal_analysis_view|  default| swerv/g60647/Z                                     |
[06/01 22:05:36  18165s] | -21.899|-2512.028|     0.05%|   0:00:00.0|16070.7M|nominal_analysis_view|  default| swerv/g60647/Z                                     |
[06/01 22:05:37  18166s] | -21.880|-2510.969|     0.05%|   0:00:01.0|16070.7M|nominal_analysis_view|  default| swerv/g60647/Z                                     |
[06/01 22:05:37  18166s] | -21.880|-2510.755|     0.05%|   0:00:00.0|16070.7M|nominal_analysis_view|  default| swerv/g60647/Z                                     |
[06/01 22:05:37  18166s] | -21.880|-2510.755|     0.05%|   0:00:00.0|16070.7M|nominal_analysis_view|  default| swerv/g60647/Z                                     |
[06/01 22:05:37  18166s] | -21.865|-2510.325|     0.05%|   0:00:00.0|16070.7M|nominal_analysis_view|  default| swerv/g60647/Z                                     |
[06/01 22:05:38  18167s] | -21.867|-2509.436|     0.05%|   0:00:01.0|16070.7M|nominal_analysis_view|  default| swerv/g60647/Z                                     |
[06/01 22:05:38  18167s] +--------+---------+----------+------------+--------+---------------------+---------+----------------------------------------------------+
[06/01 22:05:38  18167s] 
[06/01 22:05:38  18167s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:14.8 real=0:00:15.0 mem=16070.7M) ***
[06/01 22:05:38  18167s] 
[06/01 22:05:38  18167s] *** Finish pre-CTS Setup Fixing (cpu=0:00:14.8 real=0:00:15.0 mem=16070.7M) ***
[06/01 22:05:38  18167s] **** Begin NDR-Layer Usage Statistics ****
[06/01 22:05:38  18167s] 0 Ndr or Layer constraints added by optimization 
[06/01 22:05:38  18167s] **** End NDR-Layer Usage Statistics ****
[06/01 22:05:38  18167s] ** GigaOpt Global Opt End WNS Slack -21.867  TNS Slack -2509.436 
[06/01 22:05:39  18169s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.17768.5
[06/01 22:05:39  18169s] *** SetupOpt [finish] : cpu/real = 0:00:57.4/0:00:57.4 (1.0), totSession cpu/real = 5:02:49.0/7:57:14.6 (0.6), mem = 16035.6M
[06/01 22:05:39  18169s] End: GigaOpt Global Optimization
[06/01 22:05:40  18169s] *** Timing NOT met, worst failing slack is -21.867
[06/01 22:05:40  18169s] *** Check timing (0:00:00.1)
[06/01 22:05:40  18169s] Deleting Cell Server ...
[06/01 22:05:40  18169s] Deleting Lib Analyzer.
[06/01 22:05:40  18169s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/01 22:05:40  18169s] Creating Cell Server ...(0, 0, 0, 0)
[06/01 22:05:40  18169s] Summary for sequential cells identification: 
[06/01 22:05:40  18169s]   Identified SBFF number: 106
[06/01 22:05:40  18169s]   Identified MBFF number: 0
[06/01 22:05:40  18169s]   Identified SB Latch number: 0
[06/01 22:05:40  18169s]   Identified MB Latch number: 0
[06/01 22:05:40  18169s]   Not identified SBFF number: 0
[06/01 22:05:40  18169s]   Not identified MBFF number: 0
[06/01 22:05:40  18169s]   Not identified SB Latch number: 0
[06/01 22:05:40  18169s]   Not identified MB Latch number: 0
[06/01 22:05:40  18169s]   Number of sequential cells which are not FFs: 84
[06/01 22:05:40  18169s]  Visiting view : nominal_analysis_view
[06/01 22:05:40  18169s]    : PowerDomain = none : Weighted F : unweighted  = 8.00 (1.000) with rcCorner = 0
[06/01 22:05:40  18169s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/01 22:05:40  18169s]  Visiting view : nominal_analysis_view
[06/01 22:05:40  18169s]    : PowerDomain = none : Weighted F : unweighted  = 8.00 (1.000) with rcCorner = 0
[06/01 22:05:40  18169s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/01 22:05:40  18169s]  Setting StdDelay to 8.00
[06/01 22:05:40  18169s] Creating Cell Server, finished. 
[06/01 22:05:40  18169s] 
[06/01 22:05:40  18169s] Deleting Cell Server ...
[06/01 22:05:40  18169s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[06/01 22:05:40  18169s] Info: 1416 io nets excluded
[06/01 22:05:40  18169s] Info: 2 clock nets excluded from IPO operation.
[06/01 22:05:40  18169s] ### Creating LA Mngr. totSessionCpu=5:02:49 mem=15970.6M
[06/01 22:05:40  18169s] ### Creating LA Mngr, finished. totSessionCpu=5:02:49 mem=15970.6M
[06/01 22:05:40  18169s] Creating Cell Server ...(0, 0, 0, 0)
[06/01 22:05:40  18169s] Summary for sequential cells identification: 
[06/01 22:05:40  18169s]   Identified SBFF number: 106
[06/01 22:05:40  18169s]   Identified MBFF number: 0
[06/01 22:05:40  18169s]   Identified SB Latch number: 0
[06/01 22:05:40  18169s]   Identified MB Latch number: 0
[06/01 22:05:40  18169s]   Not identified SBFF number: 0
[06/01 22:05:40  18169s]   Not identified MBFF number: 0
[06/01 22:05:40  18169s]   Not identified SB Latch number: 0
[06/01 22:05:40  18169s]   Not identified MB Latch number: 0
[06/01 22:05:40  18169s]   Number of sequential cells which are not FFs: 84
[06/01 22:05:40  18169s]  Visiting view : nominal_analysis_view
[06/01 22:05:40  18169s]    : PowerDomain = none : Weighted F : unweighted  = 8.00 (1.000) with rcCorner = 0
[06/01 22:05:40  18169s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/01 22:05:40  18169s]  Visiting view : nominal_analysis_view
[06/01 22:05:40  18169s]    : PowerDomain = none : Weighted F : unweighted  = 8.00 (1.000) with rcCorner = 0
[06/01 22:05:40  18169s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/01 22:05:40  18169s]  Setting StdDelay to 8.00
[06/01 22:05:40  18169s] Creating Cell Server, finished. 
[06/01 22:05:40  18169s] 
[06/01 22:05:40  18169s] OPERPROF: Starting spInitSiteArr at level 1, MEM:15970.6M
[06/01 22:05:46  18175s] OPERPROF: Finished spInitSiteArr at level 1, CPU:5.780, REAL:5.789, MEM:15970.6M
[06/01 22:05:53  18182s] OPERPROF: Starting spInitSiteArr at level 1, MEM:15961.6M
[06/01 22:05:59  18188s] OPERPROF: Finished spInitSiteArr at level 1, CPU:5.770, REAL:5.766, MEM:15961.6M
[06/01 22:06:06  18196s] -node unspecified                       # enums={N12 N10 N7 N7Plus N6 N5 N3 S11 S10 S8 S7 S5 S4 S3 G7 G5 ICF unspecified}, default=unspecified, private
[06/01 22:06:07  18196s] 
[06/01 22:06:07  18196s] *** Start incrementalPlace ***
[06/01 22:06:07  18196s] User Input Parameters:
[06/01 22:06:07  18196s] - Congestion Driven    : On
[06/01 22:06:07  18196s] - Timing Driven        : On
[06/01 22:06:07  18196s] - Area-Violation Based : On
[06/01 22:06:07  18196s] - Start Rollback Level : -5
[06/01 22:06:07  18196s] - Legalized            : On
[06/01 22:06:07  18196s] - Window Based         : Off
[06/01 22:06:07  18196s] - eDen incr mode       : Off
[06/01 22:06:07  18196s] 
[06/01 22:06:07  18196s] no activity file in design. spp won't run.
[06/01 22:06:07  18196s] Effort level <high> specified for reg2reg path_group
[06/01 22:06:07  18196s] Effort level <high> specified for reg2cgate path_group
[06/01 22:06:07  18196s] Collecting buffer chain nets ...
[06/01 22:06:07  18196s] No Views given, use default active views for adaptive view pruning
[06/01 22:06:07  18196s] SKP will enable view:
[06/01 22:06:07  18196s]   nominal_analysis_view
[06/01 22:06:07  18196s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:15963.6M
[06/01 22:06:07  18196s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.021, MEM:15963.6M
[06/01 22:06:07  18196s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:15963.6M
[06/01 22:06:07  18196s] Starting Early Global Route congestion estimation: mem = 15963.6M
[06/01 22:06:07  18196s] (I)       Started Loading and Dumping File ( Curr Mem: 15963.58 MB )
[06/01 22:06:07  18196s] (I)       Reading DB...
[06/01 22:06:07  18196s] (I)       Read data from FE... (mem=15963.6M)
[06/01 22:06:07  18196s] (I)       Read nodes and places... (mem=15963.6M)
[06/01 22:06:07  18197s] (I)       Done Read nodes and places (cpu=0.050s, mem=15995.5M)
[06/01 22:06:07  18197s] (I)       Read nets... (mem=15995.5M)
[06/01 22:06:08  18197s] (I)       Done Read nets (cpu=0.170s, mem=16029.5M)
[06/01 22:06:08  18197s] (I)       Done Read data from FE (cpu=0.220s, mem=16029.5M)
[06/01 22:06:08  18197s] (I)       before initializing RouteDB syMemory usage = 16029.5 MB
[06/01 22:06:08  18197s] (I)       Honor MSV route constraint: false
[06/01 22:06:08  18197s] (I)       Maximum routing layer  : 9
[06/01 22:06:08  18197s] (I)       Minimum routing layer  : 2
[06/01 22:06:08  18197s] (I)       Supply scale factor H  : 1.00
[06/01 22:06:08  18197s] (I)       Supply scale factor V  : 1.00
[06/01 22:06:08  18197s] (I)       Tracks used by clock wire: 0
[06/01 22:06:08  18197s] (I)       Reverse direction      : 
[06/01 22:06:08  18197s] (I)       Honor partition pin guides: true
[06/01 22:06:08  18197s] (I)       Route selected nets only: false
[06/01 22:06:08  18197s] (I)       Route secondary PG pins: false
[06/01 22:06:08  18197s] (I)       Second PG max fanout   : 2147483647
[06/01 22:06:08  18197s] (I)       Apply function for special wires: true
[06/01 22:06:08  18197s] (I)       Layer by layer blockage reading: true
[06/01 22:06:08  18197s] (I)       Offset calculation fix : true
[06/01 22:06:08  18197s] (I)       Route stripe layer range: 
[06/01 22:06:08  18197s] (I)       Honor partition fences : 
[06/01 22:06:08  18197s] (I)       Honor partition pin    : 
[06/01 22:06:08  18197s] (I)       Honor partition fences with feedthrough: 
[06/01 22:06:08  18197s] (I)       Counted 265475 PG shapes. We will not process PG shapes layer by layer.
[06/01 22:06:08  18197s] (I)       build grid graph
[06/01 22:06:08  18197s] (I)       build grid graph start
[06/01 22:06:08  18197s] [NR-eGR] Track table information for default rule: 
[06/01 22:06:08  18197s] [NR-eGR] M1 has no routable track
[06/01 22:06:08  18197s] [NR-eGR] M2 has single uniform track structure
[06/01 22:06:08  18197s] [NR-eGR] M3 has single uniform track structure
[06/01 22:06:08  18197s] [NR-eGR] M4 has single uniform track structure
[06/01 22:06:08  18197s] [NR-eGR] M5 has single uniform track structure
[06/01 22:06:08  18197s] [NR-eGR] M6 has single uniform track structure
[06/01 22:06:08  18197s] [NR-eGR] IA has single uniform track structure
[06/01 22:06:08  18197s] [NR-eGR] IB has single uniform track structure
[06/01 22:06:08  18197s] [NR-eGR] LB has single uniform track structure
[06/01 22:06:08  18197s] (I)       build grid graph end
[06/01 22:06:08  18197s] (I)       ===========================================================================
[06/01 22:06:08  18197s] (I)       == Report All Rule Vias ==
[06/01 22:06:08  18197s] (I)       ===========================================================================
[06/01 22:06:08  18197s] (I)        Via Rule : (Default)
[06/01 22:06:08  18197s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/01 22:06:08  18197s] (I)       ---------------------------------------------------------------------------
[06/01 22:06:08  18197s] (I)        1    3 : CDS_V12_1x1_VH              7 : CDS_V12_1x2_CENTER       
[06/01 22:06:08  18197s] (I)        2   40 : CDS_V23_1x1_HV             41 : CDS_V23_1x2_CENTER       
[06/01 22:06:08  18197s] (I)        3   95 : CDS_V34_1x1_VH             99 : CDS_V34_1x2_CENTER       
[06/01 22:06:08  18197s] (I)        4  156 : CDS_V45_1x1_HV            157 : CDS_V45_1x2_CENTER       
[06/01 22:06:08  18197s] (I)        5  211 : CDS_V56_1x1_VH            215 : CDS_V56_1x2_CENTER       
[06/01 22:06:08  18197s] (I)        6  271 : CDS_V67_1x1_HH            273 : CDS_V67_1x2_CENTER       
[06/01 22:06:08  18197s] (I)        7  291 : CDS_V78_1x1_HV            292 : CDS_V78_1x2_CENTER       
[06/01 22:06:08  18197s] (I)        8  298 : CDS_V89_1x1_VH            298 : CDS_V89_1x1_VH           
[06/01 22:06:08  18197s] (I)        9    0 : ---                         0 : ---                      
[06/01 22:06:08  18197s] (I)       ===========================================================================
[06/01 22:06:08  18197s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 16029.46 MB )
[06/01 22:06:08  18197s] (I)       Num PG vias on layer 1 : 0
[06/01 22:06:08  18197s] (I)       Num PG vias on layer 2 : 0
[06/01 22:06:08  18197s] (I)       Num PG vias on layer 3 : 0
[06/01 22:06:08  18197s] (I)       Num PG vias on layer 4 : 0
[06/01 22:06:08  18197s] (I)       Num PG vias on layer 5 : 0
[06/01 22:06:08  18197s] (I)       Num PG vias on layer 6 : 0
[06/01 22:06:08  18197s] (I)       Num PG vias on layer 7 : 0
[06/01 22:06:08  18197s] (I)       Num PG vias on layer 8 : 0
[06/01 22:06:08  18197s] (I)       Num PG vias on layer 9 : 0
[06/01 22:06:08  18197s] [NR-eGR] Read 339468 PG shapes
[06/01 22:06:08  18197s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 16029.46 MB )
[06/01 22:06:08  18197s] [NR-eGR] #Routing Blockages  : 0
[06/01 22:06:08  18197s] [NR-eGR] #Instance Blockages : 420260
[06/01 22:06:08  18197s] [NR-eGR] #PG Blockages       : 339468
[06/01 22:06:08  18197s] [NR-eGR] #Bump Blockages     : 0
[06/01 22:06:08  18197s] [NR-eGR] #Boundary Blockages : 0
[06/01 22:06:08  18197s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[06/01 22:06:08  18197s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/01 22:06:08  18197s] (I)       readDataFromPlaceDB
[06/01 22:06:08  18197s] (I)       Read net information..
[06/01 22:06:08  18197s] [NR-eGR] Read numTotalNets=77440  numIgnoredNets=0
[06/01 22:06:08  18197s] (I)       Read testcase time = 0.030 seconds
[06/01 22:06:08  18197s] 
[06/01 22:06:08  18197s] (I)       early_global_route_priority property id does not exist.
[06/01 22:06:08  18197s] (I)       Start initializing grid graph
[06/01 22:06:08  18197s] (I)       !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
[06/01 22:06:08  18197s] (I)       GridGraph is too big, grid merging is triggered
[06/01 22:06:08  18197s] (I)       Orig grid = 12051 x 12051
[06/01 22:06:08  18197s] (I)       New grid = 6026 x 6026
[06/01 22:06:08  18197s] (I)       !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
[06/01 22:06:09  18198s] (I)       End initializing grid graph
[06/01 22:06:09  18198s] (I)       Model blockages into capacity
[06/01 22:06:09  18198s] (I)       Read Num Blocks=759980  Num Prerouted Wires=0  Num CS=0
[06/01 22:06:09  18198s] (I)       Started Modeling ( Curr Mem: 16042.46 MB )
[06/01 22:06:09  18198s] (I)       Started Modeling Layer 1 ( Curr Mem: 16042.46 MB )
[06/01 22:06:09  18198s] (I)       Started Modeling Layer 2 ( Curr Mem: 16042.46 MB )
[06/01 22:06:16  18205s] (I)       Layer 1 (H) : #blockages 252209 : #preroutes 0
[06/01 22:06:16  18205s] (I)       Finished Modeling Layer 2 ( CPU: 7.36 sec, Real: 7.36 sec, Curr Mem: 21986.46 MB )
[06/01 22:06:16  18205s] (I)       Started Modeling Layer 3 ( Curr Mem: 20304.46 MB )
[06/01 22:06:24  18213s] (I)       Layer 2 (V) : #blockages 62886 : #preroutes 0
[06/01 22:06:24  18213s] (I)       Finished Modeling Layer 3 ( CPU: 7.58 sec, Real: 7.55 sec, Curr Mem: 20304.46 MB )
[06/01 22:06:24  18213s] (I)       Started Modeling Layer 4 ( Curr Mem: 19465.46 MB )
[06/01 22:06:28  18217s] (I)       Layer 3 (H) : #blockages 48465 : #preroutes 0
[06/01 22:06:28  18217s] (I)       Finished Modeling Layer 4 ( CPU: 4.32 sec, Real: 4.33 sec, Curr Mem: 20617.46 MB )
[06/01 22:06:28  18217s] (I)       Started Modeling Layer 5 ( Curr Mem: 20465.46 MB )
[06/01 22:06:36  18225s] (I)       Layer 4 (V) : #blockages 257930 : #preroutes 0
[06/01 22:06:36  18225s] (I)       Finished Modeling Layer 5 ( CPU: 7.37 sec, Real: 7.38 sec, Curr Mem: 20465.46 MB )
[06/01 22:06:36  18225s] (I)       Started Modeling Layer 6 ( Curr Mem: 19492.46 MB )
[06/01 22:06:40  18229s] (I)       Layer 5 (H) : #blockages 23850 : #preroutes 0
[06/01 22:06:40  18229s] (I)       Finished Modeling Layer 6 ( CPU: 4.36 sec, Real: 4.37 sec, Curr Mem: 20879.46 MB )
[06/01 22:06:40  18229s] (I)       Started Modeling Layer 7 ( Curr Mem: 20670.46 MB )
[06/01 22:06:41  18230s] (I)       Layer 6 (H) : #blockages 87841 : #preroutes 0
[06/01 22:06:41  18230s] (I)       Finished Modeling Layer 7 ( CPU: 0.60 sec, Real: 0.61 sec, Curr Mem: 20670.46 MB )
[06/01 22:06:41  18230s] (I)       Started Modeling Layer 8 ( Curr Mem: 20352.46 MB )
[06/01 22:06:43  18232s] (I)       Layer 7 (V) : #blockages 23260 : #preroutes 0
[06/01 22:06:43  18232s] (I)       Finished Modeling Layer 8 ( CPU: 2.04 sec, Real: 2.05 sec, Curr Mem: 20352.46 MB )
[06/01 22:06:43  18232s] (I)       Started Modeling Layer 9 ( Curr Mem: 20063.46 MB )
[06/01 22:06:43  18232s] (I)       Layer 8 (H) : #blockages 3539 : #preroutes 0
[06/01 22:06:43  18232s] (I)       Finished Modeling Layer 9 ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 20063.46 MB )
[06/01 22:06:43  18232s] (I)       Finished Modeling ( CPU: 33.97 sec, Real: 33.94 sec, Curr Mem: 19914.46 MB )
[06/01 22:06:43  18232s] (I)       Number of ignored nets = 0
[06/01 22:06:43  18232s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/01 22:06:43  18232s] (I)       Number of clock nets = 2.  Ignored: No
[06/01 22:06:43  18232s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/01 22:06:43  18232s] (I)       Number of special nets = 0.  Ignored: Yes
[06/01 22:06:43  18232s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/01 22:06:43  18232s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/01 22:06:43  18232s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/01 22:06:43  18232s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/01 22:06:43  18232s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/01 22:06:43  18232s] (I)       Before initializing earlyGlobalRoute syMemory usage = 19914.5 MB
[06/01 22:06:43  18232s] (I)       Ndr track 0 does not exist
[06/01 22:06:43  18232s] (I)       Layer1  viaCost=100.00
[06/01 22:06:43  18232s] (I)       Layer2  viaCost=100.00
[06/01 22:06:43  18232s] (I)       Layer3  viaCost=100.00
[06/01 22:06:43  18232s] (I)       Layer4  viaCost=100.00
[06/01 22:06:43  18232s] (I)       Layer5  viaCost=100.00
[06/01 22:06:43  18232s] (I)       Layer6  viaCost=400.00
[06/01 22:06:43  18232s] (I)       Layer7  viaCost=100.00
[06/01 22:06:43  18232s] (I)       Layer8  viaCost=400.00
[06/01 22:06:44  18234s] (I)       ---------------------Grid Graph Info--------------------
[06/01 22:06:44  18234s] (I)       Routing area        : (0, 0) - (14461600, 14461600)
[06/01 22:06:44  18234s] (I)       Core area           : (115008, 115000) - (14346592, 14345800)
[06/01 22:06:44  18234s] (I)       Site width          :   136  (dbu)
[06/01 22:06:44  18234s] (I)       Row height          :  1200  (dbu)
[06/01 22:06:44  18234s] (I)       GCell width         :  2400  (dbu)
[06/01 22:06:44  18234s] (I)       GCell height        :  2400  (dbu)
[06/01 22:06:44  18234s] (I)       Grid                :  6026  6026     9
[06/01 22:06:44  18234s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9
[06/01 22:06:44  18234s] (I)       Vertical capacity   :     0     0  2400     0  2400     0     0  2400     0
[06/01 22:06:44  18234s] (I)       Horizontal capacity :     0  2400     0  2400     0  2400  2400     0  2400
[06/01 22:06:44  18234s] (I)       Default wire width  :    50    50    50    50    50    50   400   400  4000
[06/01 22:06:44  18234s] (I)       Default wire space  :    50    50    50    50    50    50   400   400  2000
[06/01 22:06:44  18234s] (I)       Default wire pitch  :   100   100   100   100   100   100   800   800  6000
[06/01 22:06:44  18234s] (I)       Default pitch size  :   100   100   100   100   100   100   800   800 10000
[06/01 22:06:44  18234s] (I)       First track coord   :     0   100   108   100   108   100   600   608  5000
[06/01 22:06:44  18234s] (I)       Num tracks per GCell: 24.00 24.00 24.00 24.00 24.00 24.00  3.00  3.00  0.24
[06/01 22:06:44  18234s] (I)       Total num of tracks :     0 144615 144615 144615 144615 144615 18077 18076  1446
[06/01 22:06:44  18234s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[06/01 22:06:44  18234s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[06/01 22:06:44  18234s] (I)       --------------------------------------------------------
[06/01 22:06:44  18234s] 
[06/01 22:06:44  18234s] [NR-eGR] ============ Routing rule table ============
[06/01 22:06:44  18234s] [NR-eGR] Rule id: 0  Nets: 76024 
[06/01 22:06:44  18234s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/01 22:06:44  18234s] (I)       Pitch:  L1=100  L2=100  L3=100  L4=100  L5=100  L6=100  L7=800  L8=800  L9=10000
[06/01 22:06:44  18234s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[06/01 22:06:44  18234s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[06/01 22:06:44  18234s] [NR-eGR] ========================================
[06/01 22:06:44  18234s] [NR-eGR] 
[06/01 22:06:44  18234s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/01 22:06:44  18234s] (I)       blocked tracks on layer2 : = 235789994 / 871449990 (27.06%)
[06/01 22:06:44  18234s] (I)       blocked tracks on layer3 : = 23753952 / 871449990 (2.73%)
[06/01 22:06:44  18234s] (I)       blocked tracks on layer4 : = 24090689 / 871449990 (2.76%)
[06/01 22:06:44  18234s] (I)       blocked tracks on layer5 : = 22704340 / 871449990 (2.61%)
[06/01 22:06:44  18234s] (I)       blocked tracks on layer6 : = 22771707 / 871449990 (2.61%)
[06/01 22:06:44  18234s] (I)       blocked tracks on layer7 : = 2950997 / 108932002 (2.71%)
[06/01 22:06:44  18234s] (I)       blocked tracks on layer8 : = 3094313 / 108925976 (2.84%)
[06/01 22:06:44  18234s] (I)       blocked tracks on layer9 : = 55869 / 8713596 (0.64%)
[06/01 22:06:44  18234s] (I)       After initializing earlyGlobalRoute syMemory usage = 22200.1 MB
[06/01 22:06:44  18234s] (I)       Finished Loading and Dumping File ( CPU: 37.11 sec, Real: 37.09 sec, Curr Mem: 22200.08 MB )
[06/01 22:06:45  18234s] (I)       Started Global Routing ( Curr Mem: 21494.08 MB )
[06/01 22:06:45  18234s] (I)       ============= Initialization =============
[06/01 22:06:45  18234s] (I)       totalPins=297468  totalGlobalPin=250100 (84.08%)
[06/01 22:06:45  18234s] (I)       Started Build MST ( Curr Mem: 21154.08 MB )
[06/01 22:06:45  18234s] (I)       Generate topology with single threads
[06/01 22:06:45  18234s] (I)       Finished Build MST ( CPU: 0.08 sec, Real: 0.07 sec, Curr Mem: 21154.08 MB )
[06/01 22:06:46  18235s] (I)       total 2D Cap : 4250785356 = (2447801470 H, 1802983886 V)
[06/01 22:06:49  18238s] [NR-eGR] Layer group 1: route 76024 net(s) in layer range [2, 9]
[06/01 22:06:49  18238s] (I)       ============  Phase 1a Route ============
[06/01 22:06:49  18238s] (I)       Started Phase 1a ( Curr Mem: 21154.08 MB )
[06/01 22:06:49  18239s] (I)       Finished Phase 1a ( CPU: 0.67 sec, Real: 0.67 sec, Curr Mem: 21154.08 MB )
[06/01 22:06:49  18239s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 21154.08 MB )
[06/01 22:06:51  18240s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 26
[06/01 22:06:51  18240s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 1.56 sec, Real: 1.53 sec, Curr Mem: 21154.08 MB )
[06/01 22:06:51  18240s] (I)       Usage: 5648975 = (2742894 H, 2906081 V) = (0.11% H, 0.16% V) = (6.583e+06um H, 6.975e+06um V)
[06/01 22:06:51  18240s] (I)       
[06/01 22:06:51  18240s] (I)       ============  Phase 1b Route ============
[06/01 22:06:51  18240s] (I)       Started Phase 1b ( Curr Mem: 21066.08 MB )
[06/01 22:06:51  18241s] (I)       Finished Phase 1b ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 21066.08 MB )
[06/01 22:06:51  18241s] (I)       Usage: 5649361 = (2742894 H, 2906467 V) = (0.11% H, 0.16% V) = (6.583e+06um H, 6.976e+06um V)
[06/01 22:06:51  18241s] (I)       
[06/01 22:06:52  18241s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.355847e+07um
[06/01 22:06:52  18241s] (I)       ============  Phase 1c Route ============
[06/01 22:06:52  18241s] (I)       Started Phase 1c ( Curr Mem: 21066.08 MB )
[06/01 22:06:52  18241s] (I)       Level2 Grid: 1206 x 1206
[06/01 22:06:52  18241s] (I)       Started Two Level Routing ( Curr Mem: 21066.08 MB )
[06/01 22:06:54  18243s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 21066.08 MB )
[06/01 22:06:54  18243s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 21066.08 MB )
[06/01 22:06:54  18243s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 21066.08 MB )
[06/01 22:06:54  18243s] (I)       Finished Phase 1c ( CPU: 2.32 sec, Real: 2.33 sec, Curr Mem: 21066.08 MB )
[06/01 22:06:54  18243s] (I)       Usage: 5650530 = (2744057 H, 2906473 V) = (0.11% H, 0.16% V) = (6.586e+06um H, 6.976e+06um V)
[06/01 22:06:54  18243s] (I)       
[06/01 22:06:54  18243s] (I)       ============  Phase 1d Route ============
[06/01 22:06:54  18243s] (I)       Started Phase 1d ( Curr Mem: 21066.08 MB )
[06/01 22:06:58  18247s] (I)       Finished Phase 1d ( CPU: 4.17 sec, Real: 4.17 sec, Curr Mem: 21066.08 MB )
[06/01 22:06:58  18247s] (I)       Usage: 5650530 = (2744057 H, 2906473 V) = (0.11% H, 0.16% V) = (6.586e+06um H, 6.976e+06um V)
[06/01 22:06:58  18247s] (I)       
[06/01 22:06:58  18247s] (I)       ============  Phase 1e Route ============
[06/01 22:06:58  18247s] (I)       Started Phase 1e ( Curr Mem: 21066.08 MB )
[06/01 22:06:58  18247s] (I)       Started Legalize Blockage Violations ( Curr Mem: 21066.08 MB )
[06/01 22:06:58  18247s] (I)       Finished Legalize Blockage Violations ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 21066.08 MB )
[06/01 22:06:58  18247s] (I)       Finished Phase 1e ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 21066.08 MB )
[06/01 22:06:58  18247s] (I)       Usage: 5650530 = (2744057 H, 2906473 V) = (0.11% H, 0.16% V) = (6.586e+06um H, 6.976e+06um V)
[06/01 22:06:58  18247s] (I)       
[06/01 22:06:58  18247s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.356127e+07um
[06/01 22:06:58  18247s] [NR-eGR] 
[06/01 22:06:59  18248s] (I)       Current Phase 1l[Initialization] ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 20416.08 MB )
[06/01 22:06:59  18248s] (I)       Run Multi-thread layer assignment with 1 threads
[06/01 22:07:02  18251s] (I)       Finished Phase 1l ( CPU: 2.86 sec, Real: 2.87 sec, Curr Mem: 20416.08 MB )
[06/01 22:07:02  18251s] (I)       ============  Phase 1l Route ============
[06/01 22:07:03  18252s] (I)       
[06/01 22:07:03  18252s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/01 22:07:03  18252s] [NR-eGR]                        OverCon           OverCon           OverCon            
[06/01 22:07:03  18252s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[06/01 22:07:03  18252s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[06/01 22:07:03  18252s] [NR-eGR] --------------------------------------------------------------------------------
[06/01 22:07:03  18252s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/01 22:07:03  18252s] [NR-eGR]      M2  (2)        27( 0.00%)         3( 0.00%)         1( 0.00%)   ( 0.00%) 
[06/01 22:07:04  18253s] [NR-eGR]      M3  (3)        22( 0.00%)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/01 22:07:04  18253s] [NR-eGR]      M4  (4)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/01 22:07:04  18253s] [NR-eGR]      M5  (5)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/01 22:07:04  18254s] [NR-eGR]      M6  (6)        15( 0.00%)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/01 22:07:05  18254s] [NR-eGR]      IA  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/01 22:07:05  18254s] [NR-eGR]      IB  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/01 22:07:05  18254s] [NR-eGR]      LB  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/01 22:07:05  18254s] [NR-eGR] --------------------------------------------------------------------------------
[06/01 22:07:05  18254s] [NR-eGR] Total               66( 0.00%)         6( 0.00%)         1( 0.00%)   ( 0.00%) 
[06/01 22:07:05  18254s] [NR-eGR] 
[06/01 22:07:05  18254s] (I)       Finished Global Routing ( CPU: 20.46 sec, Real: 20.42 sec, Curr Mem: 20416.08 MB )
[06/01 22:07:06  18256s] (I)       total 2D Cap : 4250882887 = (2447868225 H, 1803014662 V)
[06/01 22:07:18  18267s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/01 22:07:18  18267s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/01 22:07:18  18267s] Early Global Route congestion estimation runtime: 70.39 seconds, mem = 19240.1M
[06/01 22:07:18  18267s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:70.390, REAL:70.339, MEM:19240.1M
[06/01 22:07:18  18267s] OPERPROF: Starting HotSpotCal at level 1, MEM:19240.1M
[06/01 22:07:18  18267s] [hotspot] +------------+---------------+---------------+
[06/01 22:07:18  18267s] [hotspot] |            |   max hotspot | total hotspot |
[06/01 22:07:18  18267s] [hotspot] +------------+---------------+---------------+
[06/01 22:07:20  18269s] [hotspot] | normalized |          0.00 |          0.00 |
[06/01 22:07:20  18269s] [hotspot] +------------+---------------+---------------+
[06/01 22:07:20  18269s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/01 22:07:20  18269s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/01 22:07:20  18269s] OPERPROF: Finished HotSpotCal at level 1, CPU:2.010, REAL:2.004, MEM:19240.1M
[06/01 22:07:20  18269s] 
[06/01 22:07:20  18269s] === incrementalPlace Internal Loop 1 ===
[06/01 22:07:20  18269s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[06/01 22:07:20  18269s] OPERPROF: Starting IPInitSPData at level 1, MEM:19240.1M
[06/01 22:07:20  18269s] #spOpts: N=28 minPadR=1.1 
[06/01 22:07:20  18269s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:19240.1M
[06/01 22:13:07  18616s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:347.550, REAL:347.264, MEM:19240.1M
[06/01 22:13:07  18616s] OPERPROF:   Starting post-place ADS at level 2, MEM:19240.1M
[06/01 22:13:30  18640s] ADSU 0.001 -> 0.001. GS 9.600
[06/01 22:13:30  18640s] OPERPROF:   Finished post-place ADS at level 2, CPU:23.040, REAL:23.012, MEM:19240.1M
[06/01 22:13:30  18640s] OPERPROF:   Starting spMPad at level 2, MEM:19240.1M
[06/01 22:13:30  18640s] OPERPROF:     Starting spContextMPad at level 3, MEM:19240.1M
[06/01 22:13:30  18640s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:19240.1M
[06/01 22:13:39  18649s] OPERPROF:   Finished spMPad at level 2, CPU:9.040, REAL:9.037, MEM:19240.1M
[06/01 22:13:46  18656s] OPERPROF:   Starting spInitNetWt at level 2, MEM:19240.1M
[06/01 22:13:46  18656s] no activity file in design. spp won't run.
[06/01 22:13:46  18656s] [spp] 0
[06/01 22:13:46  18656s] [adp] 0:1:1:3
[06/01 22:13:46  18656s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.020, REAL:0.020, MEM:19240.1M
[06/01 22:13:46  18656s] SP #FI/SF FL/PI 0/0 72755/0
[06/01 22:13:46  18656s] OPERPROF: Finished IPInitSPData at level 1, CPU:386.710, REAL:386.404, MEM:19240.1M
[06/01 22:13:46  18656s] PP off. flexM 0
[06/01 22:13:58  18668s] OPERPROF: Starting CDPad at level 1, MEM:19944.4M
[06/01 22:13:58  18668s] 3DP is on.
[06/01 22:13:58  18668s] 3DP OF M2 0.000, M4 0.000. Diff 0
[06/01 22:14:17  18687s] design sh 0.000.
[06/01 22:14:24  18694s] design sh 0.000.
[06/01 22:14:24  18694s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000
[06/01 22:14:43  18713s] design sh 0.000.
[06/01 22:14:43  18713s] CDPadU 0.001 -> 0.001. R=0.001, N=72755, GS=6.000
[06/01 22:14:45  18714s] OPERPROF: Finished CDPad at level 1, CPU:46.450, REAL:46.442, MEM:19944.4M
[06/01 22:14:45  18714s] OPERPROF: Starting InitSKP at level 1, MEM:19944.4M
[06/01 22:14:45  18714s] no activity file in design. spp won't run.
[06/01 22:14:46  18716s] no activity file in design. spp won't run.
[06/01 22:14:51  18721s] *** Finished SKP initialization (cpu=0:00:06.8, real=0:00:06.0)***
[06/01 22:14:51  18721s] OPERPROF: Finished InitSKP at level 1, CPU:6.790, REAL:6.782, MEM:19944.4M
[06/01 22:14:51  18721s] NP #FI/FS/SF FL/PI: 28/3028/0 72755/0
[06/01 22:14:52  18721s] no activity file in design. spp won't run.
[06/01 22:14:52  18721s] 
[06/01 22:14:52  18721s] AB Est...
[06/01 22:14:52  18721s] OPERPROF: Starting npPlace at level 1, MEM:19944.4M
[06/01 22:15:09  18739s] OPERPROF: Finished npPlace at level 1, CPU:17.630, REAL:17.638, MEM:19944.4M
[06/01 22:15:09  18739s] Iteration  7: Skipped, with CDP Off
[06/01 22:15:09  18739s] 
[06/01 22:15:09  18739s] AB Est...
[06/01 22:15:09  18739s] OPERPROF: Starting npPlace at level 1, MEM:19944.4M
[06/01 22:15:27  18757s] OPERPROF: Finished npPlace at level 1, CPU:17.610, REAL:17.582, MEM:19944.4M
[06/01 22:15:27  18757s] Iteration  8: Skipped, with CDP Off
[06/01 22:15:27  18757s] 
[06/01 22:15:27  18757s] AB Est...
[06/01 22:15:27  18757s] OPERPROF: Starting npPlace at level 1, MEM:19944.4M
[06/01 22:15:45  18774s] OPERPROF: Finished npPlace at level 1, CPU:17.440, REAL:17.451, MEM:19944.4M
[06/01 22:15:45  18774s] Iteration  9: Skipped, with CDP Off
[06/01 22:15:45  18774s] OPERPROF: Starting npPlace at level 1, MEM:19944.4M
[06/01 22:16:03  18792s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[06/01 22:16:03  18792s] No instances found in the vector
[06/01 22:16:03  18792s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=19944.4M, DRC: 0)
[06/01 22:16:03  18792s] 0 (out of 0) MH cells were successfully legalized.
[06/01 22:16:06  18795s] Iteration 10: Total net bbox = 1.303e+07 (6.37e+06 6.66e+06)
[06/01 22:16:06  18795s]               Est.  stn bbox = 1.355e+07 (6.66e+06 6.89e+06)
[06/01 22:16:06  18795s]               cpu = 0:00:03.1 real = 0:00:03.0 mem = 18409.4M
[06/01 22:16:06  18795s] OPERPROF: Finished npPlace at level 1, CPU:20.860, REAL:20.858, MEM:18409.4M
[06/01 22:16:06  18795s] OPERPROF: Starting npCallHUMEst at level 1, MEM:18409.4M
[06/01 22:16:06  18795s] Starting Early Global Route rough congestion estimation: mem = 18409.4M
[06/01 22:16:06  18795s] (I)       Started Loading and Dumping File ( Curr Mem: 18409.38 MB )
[06/01 22:16:06  18795s] (I)       Reading DB...
[06/01 22:16:06  18795s] (I)       Read data from FE... (mem=18409.4M)
[06/01 22:16:06  18795s] (I)       Read nodes and places... (mem=18409.4M)
[06/01 22:16:06  18796s] (I)       Done Read nodes and places (cpu=0.060s, mem=18409.4M)
[06/01 22:16:06  18796s] (I)       Read nets... (mem=18409.4M)
[06/01 22:16:06  18796s] (I)       Done Read nets (cpu=0.170s, mem=18409.4M)
[06/01 22:16:06  18796s] (I)       Done Read data from FE (cpu=0.230s, mem=18409.4M)
[06/01 22:16:06  18796s] (I)       before initializing RouteDB syMemory usage = 18409.4 MB
[06/01 22:16:06  18796s] (I)       Print mode             : 2
[06/01 22:16:06  18796s] (I)       Stop if highly congested: false
[06/01 22:16:06  18796s] (I)       Honor MSV route constraint: false
[06/01 22:16:06  18796s] (I)       Maximum routing layer  : 9
[06/01 22:16:06  18796s] (I)       Minimum routing layer  : 2
[06/01 22:16:06  18796s] (I)       Supply scale factor H  : 1.00
[06/01 22:16:06  18796s] (I)       Supply scale factor V  : 1.00
[06/01 22:16:06  18796s] (I)       Tracks used by clock wire: 0
[06/01 22:16:06  18796s] (I)       Reverse direction      : 
[06/01 22:16:06  18796s] (I)       Honor partition pin guides: true
[06/01 22:16:06  18796s] (I)       Route selected nets only: false
[06/01 22:16:06  18796s] (I)       Route secondary PG pins: false
[06/01 22:16:06  18796s] (I)       Second PG max fanout   : 2147483647
[06/01 22:16:06  18796s] (I)       Assign partition pins  : false
[06/01 22:16:06  18796s] (I)       Support large GCell    : true
[06/01 22:16:06  18796s] (I)       Number of rows per GCell: 46
[06/01 22:16:06  18796s] (I)       Max num rows per GCell : 32
[06/01 22:16:06  18796s] (I)       Apply function for special wires: true
[06/01 22:16:06  18796s] (I)       Layer by layer blockage reading: true
[06/01 22:16:06  18796s] (I)       Offset calculation fix : true
[06/01 22:16:06  18796s] (I)       Route stripe layer range: 
[06/01 22:16:06  18796s] (I)       Honor partition fences : 
[06/01 22:16:06  18796s] (I)       Honor partition pin    : 
[06/01 22:16:06  18796s] (I)       Honor partition fences with feedthrough: 
[06/01 22:16:06  18796s] (I)       Counted 265475 PG shapes. We will not process PG shapes layer by layer.
[06/01 22:16:06  18796s] (I)       build grid graph
[06/01 22:16:06  18796s] (I)       build grid graph start
[06/01 22:16:06  18796s] [NR-eGR] Track table information for default rule: 
[06/01 22:16:06  18796s] [NR-eGR] M1 has no routable track
[06/01 22:16:06  18796s] [NR-eGR] M2 has single uniform track structure
[06/01 22:16:06  18796s] [NR-eGR] M3 has single uniform track structure
[06/01 22:16:06  18796s] [NR-eGR] M4 has single uniform track structure
[06/01 22:16:06  18796s] [NR-eGR] M5 has single uniform track structure
[06/01 22:16:06  18796s] [NR-eGR] M6 has single uniform track structure
[06/01 22:16:06  18796s] [NR-eGR] IA has single uniform track structure
[06/01 22:16:06  18796s] [NR-eGR] IB has single uniform track structure
[06/01 22:16:06  18796s] [NR-eGR] LB has single uniform track structure
[06/01 22:16:06  18796s] (I)       build grid graph end
[06/01 22:16:06  18796s] (I)       ===========================================================================
[06/01 22:16:06  18796s] (I)       == Report All Rule Vias ==
[06/01 22:16:06  18796s] (I)       ===========================================================================
[06/01 22:16:06  18796s] (I)        Via Rule : (Default)
[06/01 22:16:06  18796s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/01 22:16:06  18796s] (I)       ---------------------------------------------------------------------------
[06/01 22:16:06  18796s] (I)        1    3 : CDS_V12_1x1_VH              7 : CDS_V12_1x2_CENTER       
[06/01 22:16:06  18796s] (I)        2   40 : CDS_V23_1x1_HV             41 : CDS_V23_1x2_CENTER       
[06/01 22:16:06  18796s] (I)        3   95 : CDS_V34_1x1_VH             99 : CDS_V34_1x2_CENTER       
[06/01 22:16:06  18796s] (I)        4  156 : CDS_V45_1x1_HV            157 : CDS_V45_1x2_CENTER       
[06/01 22:16:06  18796s] (I)        5  211 : CDS_V56_1x1_VH            215 : CDS_V56_1x2_CENTER       
[06/01 22:16:06  18796s] (I)        6  271 : CDS_V67_1x1_HH            273 : CDS_V67_1x2_CENTER       
[06/01 22:16:06  18796s] (I)        7  291 : CDS_V78_1x1_HV            292 : CDS_V78_1x2_CENTER       
[06/01 22:16:06  18796s] (I)        8  298 : CDS_V89_1x1_VH            298 : CDS_V89_1x1_VH           
[06/01 22:16:06  18796s] (I)        9    0 : ---                         0 : ---                      
[06/01 22:16:06  18796s] (I)       ===========================================================================
[06/01 22:16:06  18796s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 18409.38 MB )
[06/01 22:16:06  18796s] (I)       Num PG vias on layer 1 : 0
[06/01 22:16:06  18796s] (I)       Num PG vias on layer 2 : 0
[06/01 22:16:06  18796s] (I)       Num PG vias on layer 3 : 0
[06/01 22:16:06  18796s] (I)       Num PG vias on layer 4 : 0
[06/01 22:16:06  18796s] (I)       Num PG vias on layer 5 : 0
[06/01 22:16:06  18796s] (I)       Num PG vias on layer 6 : 0
[06/01 22:16:06  18796s] (I)       Num PG vias on layer 7 : 0
[06/01 22:16:06  18796s] (I)       Num PG vias on layer 8 : 0
[06/01 22:16:06  18796s] (I)       Num PG vias on layer 9 : 0
[06/01 22:16:06  18796s] [NR-eGR] Read 339468 PG shapes
[06/01 22:16:06  18796s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 18409.38 MB )
[06/01 22:16:06  18796s] [NR-eGR] #Routing Blockages  : 0
[06/01 22:16:06  18796s] [NR-eGR] #Instance Blockages : 420260
[06/01 22:16:06  18796s] [NR-eGR] #PG Blockages       : 339468
[06/01 22:16:06  18796s] [NR-eGR] #Bump Blockages     : 0
[06/01 22:16:06  18796s] [NR-eGR] #Boundary Blockages : 0
[06/01 22:16:06  18796s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[06/01 22:16:06  18796s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/01 22:16:06  18796s] (I)       readDataFromPlaceDB
[06/01 22:16:06  18796s] (I)       Read net information..
[06/01 22:16:06  18796s] [NR-eGR] Read numTotalNets=77440  numIgnoredNets=0
[06/01 22:16:06  18796s] (I)       Read testcase time = 0.010 seconds
[06/01 22:16:06  18796s] 
[06/01 22:16:06  18796s] (I)       early_global_route_priority property id does not exist.
[06/01 22:16:06  18796s] (I)       Start initializing grid graph
[06/01 22:16:06  18796s] (I)       End initializing grid graph
[06/01 22:16:06  18796s] (I)       Model blockages into capacity
[06/01 22:16:06  18796s] (I)       Read Num Blocks=759980  Num Prerouted Wires=0  Num CS=0
[06/01 22:16:06  18796s] (I)       Started Modeling ( Curr Mem: 18409.38 MB )
[06/01 22:16:06  18796s] (I)       Started Modeling Layer 1 ( Curr Mem: 18409.38 MB )
[06/01 22:16:06  18796s] (I)       Started Modeling Layer 2 ( Curr Mem: 18409.38 MB )
[06/01 22:16:07  18796s] (I)       Layer 1 (H) : #blockages 252209 : #preroutes 0
[06/01 22:16:07  18796s] (I)       Finished Modeling Layer 2 ( CPU: 0.34 sec, Real: 0.34 sec, Curr Mem: 18409.38 MB )
[06/01 22:16:07  18796s] (I)       Started Modeling Layer 3 ( Curr Mem: 18409.38 MB )
[06/01 22:16:07  18797s] (I)       Layer 2 (V) : #blockages 62886 : #preroutes 0
[06/01 22:16:07  18797s] (I)       Finished Modeling Layer 3 ( CPU: 0.29 sec, Real: 0.28 sec, Curr Mem: 18409.38 MB )
[06/01 22:16:07  18797s] (I)       Started Modeling Layer 4 ( Curr Mem: 18409.38 MB )
[06/01 22:16:07  18797s] (I)       Layer 3 (H) : #blockages 48465 : #preroutes 0
[06/01 22:16:07  18797s] (I)       Finished Modeling Layer 4 ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 18409.38 MB )
[06/01 22:16:07  18797s] (I)       Started Modeling Layer 5 ( Curr Mem: 18409.38 MB )
[06/01 22:16:08  18797s] (I)       Layer 4 (V) : #blockages 257930 : #preroutes 0
[06/01 22:16:08  18797s] (I)       Finished Modeling Layer 5 ( CPU: 0.29 sec, Real: 0.29 sec, Curr Mem: 18409.38 MB )
[06/01 22:16:08  18797s] (I)       Started Modeling Layer 6 ( Curr Mem: 18409.38 MB )
[06/01 22:16:08  18797s] (I)       Layer 5 (H) : #blockages 23850 : #preroutes 0
[06/01 22:16:08  18797s] (I)       Finished Modeling Layer 6 ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 18409.38 MB )
[06/01 22:16:08  18797s] (I)       Started Modeling Layer 7 ( Curr Mem: 18409.38 MB )
[06/01 22:16:08  18797s] (I)       Layer 6 (H) : #blockages 87841 : #preroutes 0
[06/01 22:16:08  18797s] (I)       Finished Modeling Layer 7 ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 18409.38 MB )
[06/01 22:16:08  18797s] (I)       Started Modeling Layer 8 ( Curr Mem: 18409.38 MB )
[06/01 22:16:08  18797s] (I)       Layer 7 (V) : #blockages 23260 : #preroutes 0
[06/01 22:16:08  18797s] (I)       Finished Modeling Layer 8 ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 18409.38 MB )
[06/01 22:16:08  18797s] (I)       Started Modeling Layer 9 ( Curr Mem: 18409.38 MB )
[06/01 22:16:08  18797s] (I)       Layer 8 (H) : #blockages 3539 : #preroutes 0
[06/01 22:16:08  18797s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 18409.38 MB )
[06/01 22:16:08  18797s] (I)       Finished Modeling ( CPU: 1.51 sec, Real: 1.51 sec, Curr Mem: 18409.38 MB )
[06/01 22:16:08  18797s] (I)       Number of ignored nets = 0
[06/01 22:16:08  18797s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/01 22:16:08  18797s] (I)       Number of clock nets = 2.  Ignored: No
[06/01 22:16:08  18797s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/01 22:16:08  18797s] (I)       Number of special nets = 0.  Ignored: Yes
[06/01 22:16:08  18797s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/01 22:16:08  18797s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/01 22:16:08  18797s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/01 22:16:08  18797s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/01 22:16:08  18797s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/01 22:16:08  18797s] (I)       Before initializing earlyGlobalRoute syMemory usage = 18409.4 MB
[06/01 22:16:08  18797s] (I)       Ndr track 0 does not exist
[06/01 22:16:08  18797s] (I)       Layer1  viaCost=100.00
[06/01 22:16:08  18797s] (I)       Layer2  viaCost=100.00
[06/01 22:16:08  18797s] (I)       Layer3  viaCost=100.00
[06/01 22:16:08  18797s] (I)       Layer4  viaCost=100.00
[06/01 22:16:08  18797s] (I)       Layer5  viaCost=100.00
[06/01 22:16:08  18797s] (I)       Layer6  viaCost=400.00
[06/01 22:16:08  18797s] (I)       Layer7  viaCost=100.00
[06/01 22:16:08  18797s] (I)       Layer8  viaCost=400.00
[06/01 22:16:08  18797s] (I)       ---------------------Grid Graph Info--------------------
[06/01 22:16:08  18797s] (I)       Routing area        : (0, 0) - (14461600, 14461600)
[06/01 22:16:08  18797s] (I)       Core area           : (115008, 115000) - (14346592, 14345800)
[06/01 22:16:08  18797s] (I)       Site width          :   136  (dbu)
[06/01 22:16:08  18797s] (I)       Row height          :  1200  (dbu)
[06/01 22:16:08  18797s] (I)       GCell width         : 38400  (dbu)
[06/01 22:16:08  18797s] (I)       GCell height        : 38400  (dbu)
[06/01 22:16:08  18797s] (I)       Grid                :   377   377     9
[06/01 22:16:08  18797s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9
[06/01 22:16:08  18797s] (I)       Vertical capacity   :     0     0 38400     0 38400     0     0 38400     0
[06/01 22:16:08  18797s] (I)       Horizontal capacity :     0 38400     0 38400     0 38400 38400     0 38400
[06/01 22:16:08  18797s] (I)       Default wire width  :    50    50    50    50    50    50   400   400  4000
[06/01 22:16:08  18797s] (I)       Default wire space  :    50    50    50    50    50    50   400   400  2000
[06/01 22:16:08  18797s] (I)       Default wire pitch  :   100   100   100   100   100   100   800   800  6000
[06/01 22:16:08  18797s] (I)       Default pitch size  :   100   100   100   100   100   100   800   800 10000
[06/01 22:16:08  18797s] (I)       First track coord   :     0   100   108   100   108   100   600   608  5000
[06/01 22:16:08  18797s] (I)       Num tracks per GCell: 384.00 384.00 384.00 384.00 384.00 384.00 48.00 48.00  3.84
[06/01 22:16:08  18797s] (I)       Total num of tracks :     0 144615 144615 144615 144615 144615 18077 18076  1446
[06/01 22:16:08  18797s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[06/01 22:16:08  18797s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[06/01 22:16:08  18797s] (I)       --------------------------------------------------------
[06/01 22:16:08  18797s] 
[06/01 22:16:08  18797s] [NR-eGR] ============ Routing rule table ============
[06/01 22:16:08  18797s] [NR-eGR] Rule id: 0  Nets: 76024 
[06/01 22:16:08  18797s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/01 22:16:08  18797s] (I)       Pitch:  L1=100  L2=100  L3=100  L4=100  L5=100  L6=100  L7=800  L8=800  L9=10000
[06/01 22:16:08  18797s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[06/01 22:16:08  18797s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[06/01 22:16:08  18797s] [NR-eGR] ========================================
[06/01 22:16:08  18797s] [NR-eGR] 
[06/01 22:16:08  18797s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/01 22:16:08  18797s] (I)       blocked tracks on layer2 : = 14979706 / 54519855 (27.48%)
[06/01 22:16:08  18797s] (I)       blocked tracks on layer3 : = 1776271 / 54519855 (3.26%)
[06/01 22:16:08  18797s] (I)       blocked tracks on layer4 : = 1759109 / 54519855 (3.23%)
[06/01 22:16:08  18797s] (I)       blocked tracks on layer5 : = 1683768 / 54519855 (3.09%)
[06/01 22:16:08  18797s] (I)       blocked tracks on layer6 : = 1673269 / 54519855 (3.07%)
[06/01 22:16:08  18797s] (I)       blocked tracks on layer7 : = 211918 / 6815029 (3.11%)
[06/01 22:16:08  18797s] (I)       blocked tracks on layer8 : = 220832 / 6814652 (3.24%)
[06/01 22:16:08  18797s] (I)       blocked tracks on layer9 : = 6629 / 545142 (1.22%)
[06/01 22:16:08  18797s] (I)       After initializing earlyGlobalRoute syMemory usage = 18409.4 MB
[06/01 22:16:08  18797s] (I)       Finished Loading and Dumping File ( CPU: 1.94 sec, Real: 1.94 sec, Curr Mem: 18409.38 MB )
[06/01 22:16:08  18797s] (I)       ============= Initialization =============
[06/01 22:16:08  18797s] (I)       numLocalWires=371246  numGlobalNetBranches=97979  numLocalNetBranches=87726
[06/01 22:16:08  18797s] (I)       totalPins=297468  totalGlobalPin=62186 (20.91%)
[06/01 22:16:08  18797s] (I)       Started Build MST ( Curr Mem: 18409.38 MB )
[06/01 22:16:08  18797s] (I)       Generate topology with single threads
[06/01 22:16:08  18797s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 18409.38 MB )
[06/01 22:16:08  18797s] (I)       total 2D Cap : 265834165 = (153072046 H, 112762119 V)
[06/01 22:16:08  18797s] (I)       ============  Phase 1a Route ============
[06/01 22:16:08  18797s] (I)       Started Phase 1a ( Curr Mem: 18409.38 MB )
[06/01 22:16:08  18798s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 18409.38 MB )
[06/01 22:16:08  18798s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 18409.38 MB )
[06/01 22:16:08  18798s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[06/01 22:16:08  18798s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 18409.38 MB )
[06/01 22:16:08  18798s] (I)       Usage: 342573 = (166368 H, 176205 V) = (0.11% H, 0.16% V) = (6.389e+06um H, 6.766e+06um V)
[06/01 22:16:08  18798s] (I)       
[06/01 22:16:08  18798s] (I)       ============  Phase 1b Route ============
[06/01 22:16:08  18798s] (I)       Usage: 342573 = (166368 H, 176205 V) = (0.11% H, 0.16% V) = (6.389e+06um H, 6.766e+06um V)
[06/01 22:16:08  18798s] (I)       
[06/01 22:16:08  18798s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[06/01 22:16:08  18798s] 
[06/01 22:16:08  18798s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/01 22:16:08  18798s] Finished Early Global Route rough congestion estimation: mem = 18384.4M
[06/01 22:16:08  18798s] OPERPROF: Finished npCallHUMEst at level 1, CPU:2.050, REAL:2.048, MEM:18384.4M
[06/01 22:16:08  18798s] earlyGlobalRoute rough estimation gcell size 46 row height
[06/01 22:16:08  18798s] OPERPROF: Starting CDPad at level 1, MEM:18384.4M
[06/01 22:16:15  18805s] CDPadU 0.001 -> 0.001. R=0.001, N=72755, GS=58.800
[06/01 22:16:17  18807s] OPERPROF: Finished CDPad at level 1, CPU:8.960, REAL:8.964, MEM:18384.4M
[06/01 22:16:17  18807s] no activity file in design. spp won't run.
[06/01 22:16:17  18807s] NP #FI/FS/SF FL/PI: 28/3028/0 72755/0
[06/01 22:16:17  18807s] no activity file in design. spp won't run.
[06/01 22:16:17  18807s] OPERPROF: Starting npPlace at level 1, MEM:18384.4M
[06/01 22:16:35  18824s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[06/01 22:16:35  18824s] No instances found in the vector
[06/01 22:16:35  18824s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=18384.4M, DRC: 0)
[06/01 22:16:35  18824s] 0 (out of 0) MH cells were successfully legalized.
[06/01 22:16:38  18827s] OPERPROF: Finished npPlace at level 1, CPU:20.200, REAL:20.186, MEM:16868.2M
[06/01 22:16:38  18827s] no activity file in design. spp won't run.
[06/01 22:16:38  18827s] NP #FI/FS/SF FL/PI: 28/3028/0 72755/0
[06/01 22:16:38  18828s] no activity file in design. spp won't run.
[06/01 22:16:38  18828s] OPERPROF: Starting npPlace at level 1, MEM:16868.2M
[06/01 22:16:56  18845s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[06/01 22:16:56  18845s] No instances found in the vector
[06/01 22:16:56  18845s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=16868.2M, DRC: 0)
[06/01 22:16:56  18845s] 0 (out of 0) MH cells were successfully legalized.
[06/01 22:17:16  18865s] Iteration 11: Total net bbox = 1.270e+07 (6.22e+06 6.48e+06)
[06/01 22:17:16  18865s]               Est.  stn bbox = 1.322e+07 (6.51e+06 6.71e+06)
[06/01 22:17:16  18865s]               cpu = 0:00:20.3 real = 0:00:20.0 mem = 16865.6M
[06/01 22:17:16  18865s] OPERPROF: Finished npPlace at level 1, CPU:37.620, REAL:37.671, MEM:16865.6M
[06/01 22:17:16  18866s] no activity file in design. spp won't run.
[06/01 22:17:16  18866s] NP #FI/FS/SF FL/PI: 28/3028/0 72755/0
[06/01 22:17:16  18866s] no activity file in design. spp won't run.
[06/01 22:17:17  18866s] OPERPROF: Starting npPlace at level 1, MEM:16848.6M
[06/01 22:17:34  18883s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[06/01 22:17:34  18883s] No instances found in the vector
[06/01 22:17:34  18883s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=16848.6M, DRC: 0)
[06/01 22:17:34  18883s] 0 (out of 0) MH cells were successfully legalized.
[06/01 22:17:57  18907s] Iteration 12: Total net bbox = 1.282e+07 (6.26e+06 6.55e+06)
[06/01 22:17:57  18907s]               Est.  stn bbox = 1.341e+07 (6.59e+06 6.82e+06)
[06/01 22:17:57  18907s]               cpu = 0:00:23.3 real = 0:00:23.0 mem = 16876.0M
[06/01 22:17:57  18907s] OPERPROF: Finished npPlace at level 1, CPU:40.650, REAL:40.664, MEM:16876.0M
[06/01 22:17:57  18907s] OPERPROF: Starting npCallHUMEst at level 1, MEM:16876.0M
[06/01 22:17:57  18907s] Starting Early Global Route rough congestion estimation: mem = 16876.0M
[06/01 22:17:57  18907s] (I)       Started Loading and Dumping File ( Curr Mem: 16876.05 MB )
[06/01 22:17:57  18907s] (I)       Reading DB...
[06/01 22:17:57  18907s] (I)       Read data from FE... (mem=16876.0M)
[06/01 22:17:57  18907s] (I)       Read nodes and places... (mem=16876.0M)
[06/01 22:17:57  18907s] (I)       Done Read nodes and places (cpu=0.060s, mem=16876.0M)
[06/01 22:17:57  18907s] (I)       Read nets... (mem=16876.0M)
[06/01 22:17:58  18907s] (I)       Done Read nets (cpu=0.160s, mem=16876.0M)
[06/01 22:17:58  18907s] (I)       Done Read data from FE (cpu=0.220s, mem=16876.0M)
[06/01 22:17:58  18907s] (I)       before initializing RouteDB syMemory usage = 16876.0 MB
[06/01 22:17:58  18907s] (I)       Print mode             : 2
[06/01 22:17:58  18907s] (I)       Stop if highly congested: false
[06/01 22:17:58  18907s] (I)       Honor MSV route constraint: false
[06/01 22:17:58  18907s] (I)       Maximum routing layer  : 9
[06/01 22:17:58  18907s] (I)       Minimum routing layer  : 2
[06/01 22:17:58  18907s] (I)       Supply scale factor H  : 1.00
[06/01 22:17:58  18907s] (I)       Supply scale factor V  : 1.00
[06/01 22:17:58  18907s] (I)       Tracks used by clock wire: 0
[06/01 22:17:58  18907s] (I)       Reverse direction      : 
[06/01 22:17:58  18907s] (I)       Honor partition pin guides: true
[06/01 22:17:58  18907s] (I)       Route selected nets only: false
[06/01 22:17:58  18907s] (I)       Route secondary PG pins: false
[06/01 22:17:58  18907s] (I)       Second PG max fanout   : 2147483647
[06/01 22:17:58  18907s] (I)       Assign partition pins  : false
[06/01 22:17:58  18907s] (I)       Support large GCell    : true
[06/01 22:17:58  18907s] (I)       Number of rows per GCell: 12
[06/01 22:17:58  18907s] (I)       Max num rows per GCell : 32
[06/01 22:17:58  18907s] (I)       Apply function for special wires: true
[06/01 22:17:58  18907s] (I)       Layer by layer blockage reading: true
[06/01 22:17:58  18907s] (I)       Offset calculation fix : true
[06/01 22:17:58  18907s] (I)       Route stripe layer range: 
[06/01 22:17:58  18907s] (I)       Honor partition fences : 
[06/01 22:17:58  18907s] (I)       Honor partition pin    : 
[06/01 22:17:58  18907s] (I)       Honor partition fences with feedthrough: 
[06/01 22:17:58  18907s] (I)       Counted 265475 PG shapes. We will not process PG shapes layer by layer.
[06/01 22:17:58  18907s] (I)       build grid graph
[06/01 22:17:58  18907s] (I)       build grid graph start
[06/01 22:17:58  18907s] [NR-eGR] Track table information for default rule: 
[06/01 22:17:58  18907s] [NR-eGR] M1 has no routable track
[06/01 22:17:58  18907s] [NR-eGR] M2 has single uniform track structure
[06/01 22:17:58  18907s] [NR-eGR] M3 has single uniform track structure
[06/01 22:17:58  18907s] [NR-eGR] M4 has single uniform track structure
[06/01 22:17:58  18907s] [NR-eGR] M5 has single uniform track structure
[06/01 22:17:58  18907s] [NR-eGR] M6 has single uniform track structure
[06/01 22:17:58  18907s] [NR-eGR] IA has single uniform track structure
[06/01 22:17:58  18907s] [NR-eGR] IB has single uniform track structure
[06/01 22:17:58  18907s] [NR-eGR] LB has single uniform track structure
[06/01 22:17:58  18907s] (I)       build grid graph end
[06/01 22:17:58  18907s] (I)       ===========================================================================
[06/01 22:17:58  18907s] (I)       == Report All Rule Vias ==
[06/01 22:17:58  18907s] (I)       ===========================================================================
[06/01 22:17:58  18907s] (I)        Via Rule : (Default)
[06/01 22:17:58  18907s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/01 22:17:58  18907s] (I)       ---------------------------------------------------------------------------
[06/01 22:17:58  18907s] (I)        1    3 : CDS_V12_1x1_VH              7 : CDS_V12_1x2_CENTER       
[06/01 22:17:58  18907s] (I)        2   40 : CDS_V23_1x1_HV             41 : CDS_V23_1x2_CENTER       
[06/01 22:17:58  18907s] (I)        3   95 : CDS_V34_1x1_VH             99 : CDS_V34_1x2_CENTER       
[06/01 22:17:58  18907s] (I)        4  156 : CDS_V45_1x1_HV            157 : CDS_V45_1x2_CENTER       
[06/01 22:17:58  18907s] (I)        5  211 : CDS_V56_1x1_VH            215 : CDS_V56_1x2_CENTER       
[06/01 22:17:58  18907s] (I)        6  271 : CDS_V67_1x1_HH            273 : CDS_V67_1x2_CENTER       
[06/01 22:17:58  18907s] (I)        7  291 : CDS_V78_1x1_HV            292 : CDS_V78_1x2_CENTER       
[06/01 22:17:58  18907s] (I)        8  298 : CDS_V89_1x1_VH            298 : CDS_V89_1x1_VH           
[06/01 22:17:58  18907s] (I)        9    0 : ---                         0 : ---                      
[06/01 22:17:58  18907s] (I)       ===========================================================================
[06/01 22:17:58  18907s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 16876.05 MB )
[06/01 22:17:58  18907s] (I)       Num PG vias on layer 1 : 0
[06/01 22:17:58  18907s] (I)       Num PG vias on layer 2 : 0
[06/01 22:17:58  18907s] (I)       Num PG vias on layer 3 : 0
[06/01 22:17:58  18907s] (I)       Num PG vias on layer 4 : 0
[06/01 22:17:58  18907s] (I)       Num PG vias on layer 5 : 0
[06/01 22:17:58  18907s] (I)       Num PG vias on layer 6 : 0
[06/01 22:17:58  18907s] (I)       Num PG vias on layer 7 : 0
[06/01 22:17:58  18907s] (I)       Num PG vias on layer 8 : 0
[06/01 22:17:58  18907s] (I)       Num PG vias on layer 9 : 0
[06/01 22:17:58  18907s] [NR-eGR] Read 339468 PG shapes
[06/01 22:17:58  18907s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 16876.05 MB )
[06/01 22:17:58  18907s] [NR-eGR] #Routing Blockages  : 0
[06/01 22:17:58  18907s] [NR-eGR] #Instance Blockages : 420260
[06/01 22:17:58  18907s] [NR-eGR] #PG Blockages       : 339468
[06/01 22:17:58  18907s] [NR-eGR] #Bump Blockages     : 0
[06/01 22:17:58  18907s] [NR-eGR] #Boundary Blockages : 0
[06/01 22:17:58  18907s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[06/01 22:17:58  18907s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/01 22:17:58  18907s] (I)       readDataFromPlaceDB
[06/01 22:17:58  18907s] (I)       Read net information..
[06/01 22:17:58  18907s] [NR-eGR] Read numTotalNets=77440  numIgnoredNets=0
[06/01 22:17:58  18907s] (I)       Read testcase time = 0.020 seconds
[06/01 22:17:58  18907s] 
[06/01 22:17:58  18907s] (I)       early_global_route_priority property id does not exist.
[06/01 22:17:58  18907s] (I)       Start initializing grid graph
[06/01 22:17:58  18907s] (I)       End initializing grid graph
[06/01 22:17:58  18907s] (I)       Model blockages into capacity
[06/01 22:17:58  18907s] (I)       Read Num Blocks=759980  Num Prerouted Wires=0  Num CS=0
[06/01 22:17:58  18907s] (I)       Started Modeling ( Curr Mem: 16876.05 MB )
[06/01 22:17:58  18907s] (I)       Started Modeling Layer 1 ( Curr Mem: 16876.05 MB )
[06/01 22:17:58  18907s] (I)       Started Modeling Layer 2 ( Curr Mem: 16876.05 MB )
[06/01 22:17:59  18908s] (I)       Layer 1 (H) : #blockages 252209 : #preroutes 0
[06/01 22:17:59  18908s] (I)       Finished Modeling Layer 2 ( CPU: 1.14 sec, Real: 1.14 sec, Curr Mem: 16876.05 MB )
[06/01 22:17:59  18908s] (I)       Started Modeling Layer 3 ( Curr Mem: 16876.05 MB )
[06/01 22:18:00  18909s] (I)       Layer 2 (V) : #blockages 62886 : #preroutes 0
[06/01 22:18:00  18909s] (I)       Finished Modeling Layer 3 ( CPU: 0.75 sec, Real: 0.75 sec, Curr Mem: 16876.05 MB )
[06/01 22:18:00  18909s] (I)       Started Modeling Layer 4 ( Curr Mem: 16876.05 MB )
[06/01 22:18:00  18910s] (I)       Layer 3 (H) : #blockages 48465 : #preroutes 0
[06/01 22:18:00  18910s] (I)       Finished Modeling Layer 4 ( CPU: 0.70 sec, Real: 0.69 sec, Curr Mem: 16876.05 MB )
[06/01 22:18:00  18910s] (I)       Started Modeling Layer 5 ( Curr Mem: 16819.05 MB )
[06/01 22:18:01  18911s] (I)       Layer 4 (V) : #blockages 257930 : #preroutes 0
[06/01 22:18:01  18911s] (I)       Finished Modeling Layer 5 ( CPU: 0.76 sec, Real: 0.77 sec, Curr Mem: 16819.05 MB )
[06/01 22:18:01  18911s] (I)       Started Modeling Layer 6 ( Curr Mem: 16819.05 MB )
[06/01 22:18:02  18911s] (I)       Layer 5 (H) : #blockages 23850 : #preroutes 0
[06/01 22:18:02  18911s] (I)       Finished Modeling Layer 6 ( CPU: 0.69 sec, Real: 0.69 sec, Curr Mem: 16819.05 MB )
[06/01 22:18:02  18911s] (I)       Started Modeling Layer 7 ( Curr Mem: 16819.05 MB )
[06/01 22:18:02  18911s] (I)       Layer 6 (H) : #blockages 87841 : #preroutes 0
[06/01 22:18:02  18911s] (I)       Finished Modeling Layer 7 ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 16819.05 MB )
[06/01 22:18:02  18911s] (I)       Started Modeling Layer 8 ( Curr Mem: 16819.05 MB )
[06/01 22:18:02  18912s] (I)       Layer 7 (V) : #blockages 23260 : #preroutes 0
[06/01 22:18:02  18912s] (I)       Finished Modeling Layer 8 ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 16819.05 MB )
[06/01 22:18:02  18912s] (I)       Started Modeling Layer 9 ( Curr Mem: 16819.05 MB )
[06/01 22:18:02  18912s] (I)       Layer 8 (H) : #blockages 3539 : #preroutes 0
[06/01 22:18:02  18912s] (I)       Finished Modeling Layer 9 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 16819.05 MB )
[06/01 22:18:02  18912s] (I)       Finished Modeling ( CPU: 4.26 sec, Real: 4.26 sec, Curr Mem: 16819.05 MB )
[06/01 22:18:02  18912s] (I)       Number of ignored nets = 0
[06/01 22:18:02  18912s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/01 22:18:02  18912s] (I)       Number of clock nets = 2.  Ignored: No
[06/01 22:18:02  18912s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/01 22:18:02  18912s] (I)       Number of special nets = 0.  Ignored: Yes
[06/01 22:18:02  18912s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/01 22:18:02  18912s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/01 22:18:02  18912s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/01 22:18:02  18912s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/01 22:18:02  18912s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/01 22:18:02  18912s] (I)       Before initializing earlyGlobalRoute syMemory usage = 16819.0 MB
[06/01 22:18:02  18912s] (I)       Ndr track 0 does not exist
[06/01 22:18:02  18912s] (I)       Layer1  viaCost=100.00
[06/01 22:18:02  18912s] (I)       Layer2  viaCost=100.00
[06/01 22:18:02  18912s] (I)       Layer3  viaCost=100.00
[06/01 22:18:02  18912s] (I)       Layer4  viaCost=100.00
[06/01 22:18:02  18912s] (I)       Layer5  viaCost=100.00
[06/01 22:18:02  18912s] (I)       Layer6  viaCost=400.00
[06/01 22:18:02  18912s] (I)       Layer7  viaCost=100.00
[06/01 22:18:02  18912s] (I)       Layer8  viaCost=400.00
[06/01 22:18:02  18912s] (I)       ---------------------Grid Graph Info--------------------
[06/01 22:18:02  18912s] (I)       Routing area        : (0, 0) - (14461600, 14461600)
[06/01 22:18:02  18912s] (I)       Core area           : (115008, 115000) - (14346592, 14345800)
[06/01 22:18:02  18912s] (I)       Site width          :   136  (dbu)
[06/01 22:18:02  18912s] (I)       Row height          :  1200  (dbu)
[06/01 22:18:02  18912s] (I)       GCell width         : 14400  (dbu)
[06/01 22:18:02  18912s] (I)       GCell height        : 14400  (dbu)
[06/01 22:18:02  18912s] (I)       Grid                :  1005  1005     9
[06/01 22:18:02  18912s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9
[06/01 22:18:02  18912s] (I)       Vertical capacity   :     0     0 14400     0 14400     0     0 14400     0
[06/01 22:18:02  18912s] (I)       Horizontal capacity :     0 14400     0 14400     0 14400 14400     0 14400
[06/01 22:18:02  18912s] (I)       Default wire width  :    50    50    50    50    50    50   400   400  4000
[06/01 22:18:02  18912s] (I)       Default wire space  :    50    50    50    50    50    50   400   400  2000
[06/01 22:18:02  18912s] (I)       Default wire pitch  :   100   100   100   100   100   100   800   800  6000
[06/01 22:18:02  18912s] (I)       Default pitch size  :   100   100   100   100   100   100   800   800 10000
[06/01 22:18:02  18912s] (I)       First track coord   :     0   100   108   100   108   100   600   608  5000
[06/01 22:18:02  18912s] (I)       Num tracks per GCell: 144.00 144.00 144.00 144.00 144.00 144.00 18.00 18.00  1.44
[06/01 22:18:02  18912s] (I)       Total num of tracks :     0 144615 144615 144615 144615 144615 18077 18076  1446
[06/01 22:18:02  18912s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[06/01 22:18:02  18912s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[06/01 22:18:02  18912s] (I)       --------------------------------------------------------
[06/01 22:18:02  18912s] 
[06/01 22:18:02  18912s] [NR-eGR] ============ Routing rule table ============
[06/01 22:18:02  18912s] [NR-eGR] Rule id: 0  Nets: 76024 
[06/01 22:18:02  18912s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/01 22:18:02  18912s] (I)       Pitch:  L1=100  L2=100  L3=100  L4=100  L5=100  L6=100  L7=800  L8=800  L9=10000
[06/01 22:18:02  18912s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[06/01 22:18:02  18912s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[06/01 22:18:02  18912s] [NR-eGR] ========================================
[06/01 22:18:02  18912s] [NR-eGR] 
[06/01 22:18:02  18912s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/01 22:18:02  18912s] (I)       blocked tracks on layer2 : = 39652152 / 145338075 (27.28%)
[06/01 22:18:02  18912s] (I)       blocked tracks on layer3 : = 4456170 / 145338075 (3.07%)
[06/01 22:18:02  18912s] (I)       blocked tracks on layer4 : = 4411232 / 145338075 (3.04%)
[06/01 22:18:02  18912s] (I)       blocked tracks on layer5 : = 4249266 / 145338075 (2.92%)
[06/01 22:18:02  18912s] (I)       blocked tracks on layer6 : = 4198238 / 145338075 (2.89%)
[06/01 22:18:02  18912s] (I)       blocked tracks on layer7 : = 529740 / 18167385 (2.92%)
[06/01 22:18:02  18912s] (I)       blocked tracks on layer8 : = 549634 / 18166380 (3.03%)
[06/01 22:18:02  18912s] (I)       blocked tracks on layer9 : = 13844 / 1453230 (0.95%)
[06/01 22:18:02  18912s] (I)       After initializing earlyGlobalRoute syMemory usage = 16819.0 MB
[06/01 22:18:02  18912s] (I)       Finished Loading and Dumping File ( CPU: 4.73 sec, Real: 4.74 sec, Curr Mem: 16819.05 MB )
[06/01 22:18:02  18912s] (I)       ============= Initialization =============
[06/01 22:18:02  18912s] (I)       numLocalWires=328671  numGlobalNetBranches=102761  numLocalNetBranches=61686
[06/01 22:18:02  18912s] (I)       totalPins=297468  totalGlobalPin=90835 (30.54%)
[06/01 22:18:02  18912s] (I)       Started Build MST ( Curr Mem: 16819.05 MB )
[06/01 22:18:02  18912s] (I)       Generate topology with single threads
[06/01 22:18:02  18912s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 16819.05 MB )
[06/01 22:18:02  18912s] (I)       total 2D Cap : 708759756 = (408126643 H, 300633113 V)
[06/01 22:18:02  18912s] (I)       ============  Phase 1a Route ============
[06/01 22:18:02  18912s] (I)       Started Phase 1a ( Curr Mem: 16819.05 MB )
[06/01 22:18:02  18912s] (I)       Finished Phase 1a ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 16819.05 MB )
[06/01 22:18:02  18912s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 16819.05 MB )
[06/01 22:18:02  18912s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[06/01 22:18:02  18912s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 16819.05 MB )
[06/01 22:18:02  18912s] (I)       Usage: 898931 = (438947 H, 459984 V) = (0.11% H, 0.15% V) = (6.321e+06um H, 6.624e+06um V)
[06/01 22:18:02  18912s] (I)       
[06/01 22:18:02  18912s] (I)       ============  Phase 1b Route ============
[06/01 22:18:02  18912s] (I)       Usage: 898931 = (438947 H, 459984 V) = (0.11% H, 0.15% V) = (6.321e+06um H, 6.624e+06um V)
[06/01 22:18:02  18912s] (I)       
[06/01 22:18:02  18912s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[06/01 22:18:02  18912s] 
[06/01 22:18:02  18912s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/01 22:18:02  18912s] Finished Early Global Route rough congestion estimation: mem = 16819.0M
[06/01 22:18:02  18912s] OPERPROF: Finished npCallHUMEst at level 1, CPU:4.980, REAL:4.980, MEM:16819.0M
[06/01 22:18:02  18912s] earlyGlobalRoute rough estimation gcell size 12 row height
[06/01 22:18:02  18912s] OPERPROF: Starting CDPad at level 1, MEM:16819.0M
[06/01 22:18:14  18923s] CDPadU 0.001 -> 0.001. R=0.001, N=72755, GS=18.000
[06/01 22:18:15  18925s] OPERPROF: Finished CDPad at level 1, CPU:12.750, REAL:12.752, MEM:16819.0M
[06/01 22:18:15  18925s] no activity file in design. spp won't run.
[06/01 22:18:15  18925s] NP #FI/FS/SF FL/PI: 28/3028/0 72755/0
[06/01 22:18:15  18925s] no activity file in design. spp won't run.
[06/01 22:18:16  18925s] OPERPROF: Starting npPlace at level 1, MEM:16819.0M
[06/01 22:18:33  18942s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[06/01 22:18:33  18942s] No instances found in the vector
[06/01 22:18:33  18942s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=16883.0M, DRC: 0)
[06/01 22:18:33  18942s] 0 (out of 0) MH cells were successfully legalized.
[06/01 22:18:35  18944s] OPERPROF: Finished npPlace at level 1, CPU:18.980, REAL:18.969, MEM:16893.5M
[06/01 22:18:35  18944s] no activity file in design. spp won't run.
[06/01 22:18:35  18944s] NP #FI/FS/SF FL/PI: 28/3028/0 72755/0
[06/01 22:18:35  18944s] no activity file in design. spp won't run.
[06/01 22:18:35  18945s] OPERPROF: Starting npPlace at level 1, MEM:16893.5M
[06/01 22:18:53  18962s] Legalizing MH Cells... 0 / 0 / 0 (level 11)
[06/01 22:18:53  18962s] No instances found in the vector
[06/01 22:18:53  18962s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=16893.5M, DRC: 0)
[06/01 22:18:53  18962s] 0 (out of 0) MH cells were successfully legalized.
[06/01 22:19:26  18995s] Iteration 13: Total net bbox = 1.292e+07 (6.31e+06 6.61e+06)
[06/01 22:19:26  18995s]               Est.  stn bbox = 1.354e+07 (6.65e+06 6.89e+06)
[06/01 22:19:26  18995s]               cpu = 0:00:33.1 real = 0:00:33.0 mem = 16884.9M
[06/01 22:19:26  18995s] OPERPROF: Finished npPlace at level 1, CPU:50.350, REAL:50.378, MEM:16884.9M
[06/01 22:19:26  18995s] no activity file in design. spp won't run.
[06/01 22:19:26  18995s] NP #FI/FS/SF FL/PI: 28/3028/0 72755/0
[06/01 22:19:26  18995s] no activity file in design. spp won't run.
[06/01 22:19:26  18996s] OPERPROF: Starting npPlace at level 1, MEM:16884.9M
[06/01 22:19:44  19013s] Legalizing MH Cells... 0 / 0 / 0 (level 12)
[06/01 22:19:44  19013s] No instances found in the vector
[06/01 22:19:44  19013s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=16884.9M, DRC: 0)
[06/01 22:19:44  19013s] 0 (out of 0) MH cells were successfully legalized.
[06/01 22:20:12  19041s] Iteration 14: Total net bbox = 1.294e+07 (6.32e+06 6.62e+06)
[06/01 22:20:12  19041s]               Est.  stn bbox = 1.357e+07 (6.66e+06 6.91e+06)
[06/01 22:20:12  19041s]               cpu = 0:00:27.9 real = 0:00:28.0 mem = 16933.7M
[06/01 22:20:12  19041s] OPERPROF: Finished npPlace at level 1, CPU:45.220, REAL:45.241, MEM:16933.7M
[06/01 22:20:12  19041s] Move report: Timing Driven Placement moves 72749 insts, mean move: 96.93 um, max move: 8023.06 um
[06/01 22:20:12  19041s] 	Max move on inst (swerv/dec_tlu_mtval_ff_dout_reg[6]): (8849.47, 8409.40) --> (12884.48, 12397.44)
[06/01 22:20:12  19041s] no activity file in design. spp won't run.
[06/01 22:20:12  19041s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:16914.7M
[06/01 22:20:12  19041s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:16914.7M
[06/01 22:21:14  19104s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:62.470, REAL:62.442, MEM:16914.7M
[06/01 22:21:20  19109s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:16914.7M
[06/01 22:21:20  19109s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.020, REAL:0.011, MEM:12178.1M
[06/01 22:21:20  19109s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:68.210, REAL:68.183, MEM:12178.1M
[06/01 22:21:20  19109s] 
[06/01 22:21:20  19109s] Finished Incremental Placement (cpu=0:14:00, real=0:14:00, mem=12178.1M)
[06/01 22:21:20  19109s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[06/01 22:21:20  19109s] Type 'man IMPSP-9025' for more detail.
[06/01 22:21:20  19109s] CongRepair sets shifter mode to gplace
[06/01 22:21:20  19109s] OPERPROF: Starting RefinePlace2 at level 1, MEM:12178.1M
[06/01 22:21:20  19109s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:12178.1M
[06/01 22:21:20  19109s] OPERPROF:     Starting DPlace-Init at level 3, MEM:12178.1M
[06/01 22:21:20  19109s] #spOpts: N=28 minPadR=1.1 mergeVia=F 
[06/01 22:21:20  19109s] All LLGs are deleted
[06/01 22:21:20  19109s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:12178.1M
[06/01 22:21:20  19109s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:12178.1M
[06/01 22:21:20  19109s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:12178.1M
[06/01 22:21:20  19109s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:12178.1M
[06/01 22:21:20  19109s] Core basic site is CORE12T
[06/01 22:21:20  19110s] SiteArray: non-trimmed site array dimensions = 11859 x 104644
[06/01 22:21:20  19110s] SiteArray: use 4,966,739,968 bytes
[06/01 22:21:20  19110s] SiteArray: current memory after site array memory allocation 16914.7M
[06/01 22:21:20  19110s] SiteArray: FP blocked sites are writable
[06/01 22:21:29  19118s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[06/01 22:21:29  19118s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:16914.7M
[06/01 22:21:29  19118s] Process 35580 wires and vias for routing blockage and capacity analysis
[06/01 22:21:29  19118s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.010, REAL:0.007, MEM:16914.7M
[06/01 22:21:30  19119s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:10.080, REAL:10.046, MEM:16914.7M
[06/01 22:21:32  19121s] OPERPROF:         Starting CMU at level 5, MEM:16914.7M
[06/01 22:21:32  19121s] OPERPROF:         Finished CMU at level 5, CPU:0.010, REAL:0.004, MEM:16914.7M
[06/01 22:21:32  19122s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:12.430, REAL:12.407, MEM:16914.7M
[06/01 22:21:32  19122s] [CPU] DPlace-Init (cpu=0:00:12.5, real=0:00:12.0, mem=16914.7MB).
[06/01 22:21:32  19122s] OPERPROF:     Finished DPlace-Init at level 3, CPU:12.480, REAL:12.460, MEM:16914.7M
[06/01 22:21:32  19122s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:12.480, REAL:12.460, MEM:16914.7M
[06/01 22:21:32  19122s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.17768.2
[06/01 22:21:32  19122s] OPERPROF:   Starting RefinePlace at level 2, MEM:16914.7M
[06/01 22:21:32  19122s] *** Starting refinePlace (5:18:42 mem=16914.7M) ***
[06/01 22:21:32  19122s] Total net bbox length = 1.296e+07 (6.338e+06 6.624e+06) (ext = 4.132e+06)
[06/01 22:21:33  19123s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/01 22:21:33  19123s] OPERPROF:     Starting CellHaloInit at level 3, MEM:16914.7M
[06/01 22:21:33  19123s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.010, REAL:0.003, MEM:16914.7M
[06/01 22:21:33  19123s] OPERPROF:     Starting CellHaloInit at level 3, MEM:16914.7M
[06/01 22:21:33  19123s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.002, MEM:16914.7M
[06/01 22:21:33  19123s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:16914.7M
[06/01 22:21:33  19123s] Starting refinePlace ...
[06/01 22:21:37  19127s]   Spread Effort: high, pre-route mode, useDDP on.
[06/01 22:21:37  19127s] [CPU] RefinePlace/preRPlace (cpu=0:00:04.0, real=0:00:04.0, mem=16914.7MB) @(5:18:43 - 5:18:47).
[06/01 22:21:37  19127s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/01 22:21:37  19127s] wireLenOptFixPriorityInst 0 inst fixed
[06/01 22:21:37  19127s] Placement tweakage begins.
[06/01 22:21:38  19127s] wire length = 1.322e+07
[06/01 22:21:39  19128s] wire length = 1.319e+07
[06/01 22:21:39  19128s] Placement tweakage ends.
[06/01 22:21:39  19128s] Move report: tweak moves 165 insts, mean move: 0.51 um, max move: 16.65 um
[06/01 22:21:39  19128s] 	Max move on inst (swerv/ifu_mem_ctl/FE_MDBC46_g26985): (12231.29, 14344.60) --> (12247.94, 14344.60)
[06/01 22:21:39  19128s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.6, real=0:00:02.0, mem=16914.7MB) @(5:18:47 - 5:18:49).
[06/01 22:21:39  19129s] 
[06/01 22:21:39  19129s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[06/01 22:21:42  19131s] Move report: legalization moves 72749 insts, mean move: 1.74 um, max move: 17.38 um
[06/01 22:21:42  19131s] 	Max move on inst (swerv/lsu/bus_intf/FE_MDBC105_bus_buffer_g142620): (8226.83, 8066.67) --> (8226.73, 8049.40)
[06/01 22:21:42  19131s] [CPU] RefinePlace/Legalization (cpu=0:00:02.6, real=0:00:03.0, mem=16914.7MB) @(5:18:49 - 5:18:52).
[06/01 22:21:42  19131s] Move report: Detail placement moves 72749 insts, mean move: 1.74 um, max move: 17.38 um
[06/01 22:21:42  19131s] 	Max move on inst (swerv/lsu/bus_intf/FE_MDBC105_bus_buffer_g142620): (8226.83, 8066.67) --> (8226.73, 8049.40)
[06/01 22:21:42  19131s] 	Runtime: CPU: 0:00:08.4 REAL: 0:00:09.0 MEM: 16914.7MB
[06/01 22:21:42  19131s] Statistics of distance of Instance movement in refine placement:
[06/01 22:21:42  19131s]   maximum (X+Y) =        17.38 um
[06/01 22:21:42  19131s]   inst (swerv/lsu/bus_intf/FE_MDBC105_bus_buffer_g142620) with max move: (8226.83, 8066.67) -> (8226.73, 8049.4)
[06/01 22:21:42  19131s]   mean    (X+Y) =         1.74 um
[06/01 22:21:42  19131s] Total instances flipped for legalization: 5
[06/01 22:21:42  19131s] Summary Report:
[06/01 22:21:42  19131s] Instances move: 72749 (out of 72755 movable)
[06/01 22:21:42  19131s] Instances flipped: 5
[06/01 22:21:42  19131s] Mean displacement: 1.74 um
[06/01 22:21:42  19131s] Max displacement: 17.38 um (Instance: swerv/lsu/bus_intf/FE_MDBC105_bus_buffer_g142620) (8226.83, 8066.67) -> (8226.73, 8049.4)
[06/01 22:21:42  19131s] 	Length: 17 sites, height: 1 rows, site name: CORE12T, cell type: C12T28SOI_LR_BFX100_P0
[06/01 22:21:42  19131s] 	Violation at original loc: Placement Blockage Violation
[06/01 22:21:42  19131s] Total instances moved : 72749
[06/01 22:21:42  19131s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:8.370, REAL:8.385, MEM:16914.7M
[06/01 22:21:42  19131s] Total net bbox length = 1.303e+07 (6.352e+06 6.677e+06) (ext = 4.131e+06)
[06/01 22:21:42  19131s] Runtime: CPU: 0:00:09.2 REAL: 0:00:10.0 MEM: 16914.7MB
[06/01 22:21:42  19131s] [CPU] RefinePlace/total (cpu=0:00:09.2, real=0:00:10.0, mem=16914.7MB) @(5:18:42 - 5:18:52).
[06/01 22:21:42  19131s] *** Finished refinePlace (5:18:52 mem=16914.7M) ***
[06/01 22:21:42  19131s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.17768.2
[06/01 22:21:42  19131s] OPERPROF:   Finished RefinePlace at level 2, CPU:9.220, REAL:9.221, MEM:16914.7M
[06/01 22:21:43  19132s] OPERPROF: Finished RefinePlace2 at level 1, CPU:22.950, REAL:22.936, MEM:16914.7M
[06/01 22:21:43  19132s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:16914.7M
[06/01 22:21:43  19132s] Starting Early Global Route congestion estimation: mem = 16914.7M
[06/01 22:21:43  19132s] (I)       Started Loading and Dumping File ( Curr Mem: 16914.72 MB )
[06/01 22:21:43  19132s] (I)       Reading DB...
[06/01 22:21:43  19132s] (I)       Read data from FE... (mem=16914.7M)
[06/01 22:21:43  19132s] (I)       Read nodes and places... (mem=16914.7M)
[06/01 22:21:43  19132s] (I)       Done Read nodes and places (cpu=0.050s, mem=16914.7M)
[06/01 22:21:43  19132s] (I)       Read nets... (mem=16914.7M)
[06/01 22:21:43  19133s] (I)       Done Read nets (cpu=0.160s, mem=16914.7M)
[06/01 22:21:43  19133s] (I)       Done Read data from FE (cpu=0.210s, mem=16914.7M)
[06/01 22:21:43  19133s] (I)       before initializing RouteDB syMemory usage = 16914.7 MB
[06/01 22:21:43  19133s] (I)       Honor MSV route constraint: false
[06/01 22:21:43  19133s] (I)       Maximum routing layer  : 9
[06/01 22:21:43  19133s] (I)       Minimum routing layer  : 2
[06/01 22:21:43  19133s] (I)       Supply scale factor H  : 1.00
[06/01 22:21:43  19133s] (I)       Supply scale factor V  : 1.00
[06/01 22:21:43  19133s] (I)       Tracks used by clock wire: 0
[06/01 22:21:43  19133s] (I)       Reverse direction      : 
[06/01 22:21:43  19133s] (I)       Honor partition pin guides: true
[06/01 22:21:43  19133s] (I)       Route selected nets only: false
[06/01 22:21:43  19133s] (I)       Route secondary PG pins: false
[06/01 22:21:43  19133s] (I)       Second PG max fanout   : 2147483647
[06/01 22:21:43  19133s] (I)       Apply function for special wires: true
[06/01 22:21:43  19133s] (I)       Layer by layer blockage reading: true
[06/01 22:21:43  19133s] (I)       Offset calculation fix : true
[06/01 22:21:43  19133s] (I)       Route stripe layer range: 
[06/01 22:21:43  19133s] (I)       Honor partition fences : 
[06/01 22:21:43  19133s] (I)       Honor partition pin    : 
[06/01 22:21:43  19133s] (I)       Honor partition fences with feedthrough: 
[06/01 22:21:43  19133s] (I)       Counted 265475 PG shapes. We will not process PG shapes layer by layer.
[06/01 22:21:43  19133s] (I)       build grid graph
[06/01 22:21:43  19133s] (I)       build grid graph start
[06/01 22:21:43  19133s] [NR-eGR] Track table information for default rule: 
[06/01 22:21:43  19133s] [NR-eGR] M1 has no routable track
[06/01 22:21:43  19133s] [NR-eGR] M2 has single uniform track structure
[06/01 22:21:43  19133s] [NR-eGR] M3 has single uniform track structure
[06/01 22:21:43  19133s] [NR-eGR] M4 has single uniform track structure
[06/01 22:21:43  19133s] [NR-eGR] M5 has single uniform track structure
[06/01 22:21:43  19133s] [NR-eGR] M6 has single uniform track structure
[06/01 22:21:43  19133s] [NR-eGR] IA has single uniform track structure
[06/01 22:21:43  19133s] [NR-eGR] IB has single uniform track structure
[06/01 22:21:43  19133s] [NR-eGR] LB has single uniform track structure
[06/01 22:21:43  19133s] (I)       build grid graph end
[06/01 22:21:43  19133s] (I)       ===========================================================================
[06/01 22:21:43  19133s] (I)       == Report All Rule Vias ==
[06/01 22:21:43  19133s] (I)       ===========================================================================
[06/01 22:21:43  19133s] (I)        Via Rule : (Default)
[06/01 22:21:43  19133s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/01 22:21:43  19133s] (I)       ---------------------------------------------------------------------------
[06/01 22:21:43  19133s] (I)        1    3 : CDS_V12_1x1_VH              7 : CDS_V12_1x2_CENTER       
[06/01 22:21:43  19133s] (I)        2   40 : CDS_V23_1x1_HV             41 : CDS_V23_1x2_CENTER       
[06/01 22:21:43  19133s] (I)        3   95 : CDS_V34_1x1_VH             99 : CDS_V34_1x2_CENTER       
[06/01 22:21:43  19133s] (I)        4  156 : CDS_V45_1x1_HV            157 : CDS_V45_1x2_CENTER       
[06/01 22:21:43  19133s] (I)        5  211 : CDS_V56_1x1_VH            215 : CDS_V56_1x2_CENTER       
[06/01 22:21:43  19133s] (I)        6  271 : CDS_V67_1x1_HH            273 : CDS_V67_1x2_CENTER       
[06/01 22:21:43  19133s] (I)        7  291 : CDS_V78_1x1_HV            292 : CDS_V78_1x2_CENTER       
[06/01 22:21:43  19133s] (I)        8  298 : CDS_V89_1x1_VH            298 : CDS_V89_1x1_VH           
[06/01 22:21:43  19133s] (I)        9    0 : ---                         0 : ---                      
[06/01 22:21:43  19133s] (I)       ===========================================================================
[06/01 22:21:43  19133s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 16914.72 MB )
[06/01 22:21:43  19133s] (I)       Num PG vias on layer 1 : 0
[06/01 22:21:43  19133s] (I)       Num PG vias on layer 2 : 0
[06/01 22:21:43  19133s] (I)       Num PG vias on layer 3 : 0
[06/01 22:21:43  19133s] (I)       Num PG vias on layer 4 : 0
[06/01 22:21:43  19133s] (I)       Num PG vias on layer 5 : 0
[06/01 22:21:43  19133s] (I)       Num PG vias on layer 6 : 0
[06/01 22:21:43  19133s] (I)       Num PG vias on layer 7 : 0
[06/01 22:21:43  19133s] (I)       Num PG vias on layer 8 : 0
[06/01 22:21:43  19133s] (I)       Num PG vias on layer 9 : 0
[06/01 22:21:43  19133s] [NR-eGR] Read 339468 PG shapes
[06/01 22:21:43  19133s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 16914.72 MB )
[06/01 22:21:43  19133s] [NR-eGR] #Routing Blockages  : 0
[06/01 22:21:43  19133s] [NR-eGR] #Instance Blockages : 420260
[06/01 22:21:43  19133s] [NR-eGR] #PG Blockages       : 339468
[06/01 22:21:43  19133s] [NR-eGR] #Bump Blockages     : 0
[06/01 22:21:43  19133s] [NR-eGR] #Boundary Blockages : 0
[06/01 22:21:43  19133s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[06/01 22:21:43  19133s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/01 22:21:43  19133s] (I)       readDataFromPlaceDB
[06/01 22:21:43  19133s] (I)       Read net information..
[06/01 22:21:43  19133s] [NR-eGR] Read numTotalNets=77440  numIgnoredNets=0
[06/01 22:21:43  19133s] (I)       Read testcase time = 0.020 seconds
[06/01 22:21:43  19133s] 
[06/01 22:21:43  19133s] (I)       early_global_route_priority property id does not exist.
[06/01 22:21:43  19133s] (I)       Start initializing grid graph
[06/01 22:21:43  19133s] (I)       !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
[06/01 22:21:43  19133s] (I)       GridGraph is too big, grid merging is triggered
[06/01 22:21:43  19133s] (I)       Orig grid = 12051 x 12051
[06/01 22:21:43  19133s] (I)       New grid = 6026 x 6026
[06/01 22:21:43  19133s] (I)       !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
[06/01 22:21:44  19134s] (I)       End initializing grid graph
[06/01 22:21:44  19134s] (I)       Model blockages into capacity
[06/01 22:21:44  19134s] (I)       Read Num Blocks=759980  Num Prerouted Wires=0  Num CS=0
[06/01 22:21:44  19134s] (I)       Started Modeling ( Curr Mem: 16914.72 MB )
[06/01 22:21:44  19134s] (I)       Started Modeling Layer 1 ( Curr Mem: 16914.72 MB )
[06/01 22:21:44  19134s] (I)       Started Modeling Layer 2 ( Curr Mem: 16914.72 MB )
[06/01 22:21:52  19141s] (I)       Layer 1 (H) : #blockages 252209 : #preroutes 0
[06/01 22:21:52  19141s] (I)       Finished Modeling Layer 2 ( CPU: 7.56 sec, Real: 7.54 sec, Curr Mem: 20561.72 MB )
[06/01 22:21:52  19141s] (I)       Started Modeling Layer 3 ( Curr Mem: 20139.72 MB )
[06/01 22:22:00  19149s] (I)       Layer 2 (V) : #blockages 62886 : #preroutes 0
[06/01 22:22:00  19149s] (I)       Finished Modeling Layer 3 ( CPU: 7.82 sec, Real: 7.82 sec, Curr Mem: 20139.72 MB )
[06/01 22:22:00  19149s] (I)       Started Modeling Layer 4 ( Curr Mem: 19981.72 MB )
[06/01 22:22:04  19154s] (I)       Layer 3 (H) : #blockages 48465 : #preroutes 0
[06/01 22:22:04  19154s] (I)       Finished Modeling Layer 4 ( CPU: 4.53 sec, Real: 4.53 sec, Curr Mem: 19981.72 MB )
[06/01 22:22:04  19154s] (I)       Started Modeling Layer 5 ( Curr Mem: 19751.72 MB )
[06/01 22:22:12  19161s] (I)       Layer 4 (V) : #blockages 257930 : #preroutes 0
[06/01 22:22:12  19161s] (I)       Finished Modeling Layer 5 ( CPU: 7.67 sec, Real: 7.67 sec, Curr Mem: 19751.72 MB )
[06/01 22:22:12  19161s] (I)       Started Modeling Layer 6 ( Curr Mem: 19512.72 MB )
[06/01 22:22:16  19166s] (I)       Layer 5 (H) : #blockages 23850 : #preroutes 0
[06/01 22:22:16  19166s] (I)       Finished Modeling Layer 6 ( CPU: 4.43 sec, Real: 4.43 sec, Curr Mem: 19512.72 MB )
[06/01 22:22:16  19166s] (I)       Started Modeling Layer 7 ( Curr Mem: 19203.72 MB )
[06/01 22:22:17  19167s] (I)       Layer 6 (H) : #blockages 87841 : #preroutes 0
[06/01 22:22:17  19167s] (I)       Finished Modeling Layer 7 ( CPU: 0.63 sec, Real: 0.63 sec, Curr Mem: 19203.72 MB )
[06/01 22:22:17  19167s] (I)       Started Modeling Layer 8 ( Curr Mem: 19068.72 MB )
[06/01 22:22:19  19169s] (I)       Layer 7 (V) : #blockages 23260 : #preroutes 0
[06/01 22:22:19  19169s] (I)       Finished Modeling Layer 8 ( CPU: 2.18 sec, Real: 2.18 sec, Curr Mem: 19068.72 MB )
[06/01 22:22:19  19169s] (I)       Started Modeling Layer 9 ( Curr Mem: 18942.72 MB )
[06/01 22:22:19  19169s] (I)       Layer 8 (H) : #blockages 3539 : #preroutes 0
[06/01 22:22:19  19169s] (I)       Finished Modeling Layer 9 ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 18942.72 MB )
[06/01 22:22:19  19169s] (I)       Finished Modeling ( CPU: 35.31 sec, Real: 35.24 sec, Curr Mem: 18942.72 MB )
[06/01 22:22:20  19169s] (I)       Number of ignored nets = 0
[06/01 22:22:20  19169s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/01 22:22:20  19169s] (I)       Number of clock nets = 2.  Ignored: No
[06/01 22:22:20  19169s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/01 22:22:20  19169s] (I)       Number of special nets = 0.  Ignored: Yes
[06/01 22:22:20  19169s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/01 22:22:20  19169s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/01 22:22:20  19169s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/01 22:22:20  19169s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/01 22:22:20  19169s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/01 22:22:20  19169s] (I)       Before initializing earlyGlobalRoute syMemory usage = 18902.7 MB
[06/01 22:22:20  19169s] (I)       Ndr track 0 does not exist
[06/01 22:22:20  19169s] (I)       Layer1  viaCost=100.00
[06/01 22:22:20  19169s] (I)       Layer2  viaCost=100.00
[06/01 22:22:20  19169s] (I)       Layer3  viaCost=100.00
[06/01 22:22:20  19169s] (I)       Layer4  viaCost=100.00
[06/01 22:22:20  19169s] (I)       Layer5  viaCost=100.00
[06/01 22:22:20  19169s] (I)       Layer6  viaCost=400.00
[06/01 22:22:20  19169s] (I)       Layer7  viaCost=100.00
[06/01 22:22:20  19169s] (I)       Layer8  viaCost=400.00
[06/01 22:22:20  19170s] (I)       ---------------------Grid Graph Info--------------------
[06/01 22:22:20  19170s] (I)       Routing area        : (0, 0) - (14461600, 14461600)
[06/01 22:22:20  19170s] (I)       Core area           : (115008, 115000) - (14346592, 14345800)
[06/01 22:22:20  19170s] (I)       Site width          :   136  (dbu)
[06/01 22:22:20  19170s] (I)       Row height          :  1200  (dbu)
[06/01 22:22:20  19170s] (I)       GCell width         :  2400  (dbu)
[06/01 22:22:20  19170s] (I)       GCell height        :  2400  (dbu)
[06/01 22:22:20  19170s] (I)       Grid                :  6026  6026     9
[06/01 22:22:20  19170s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9
[06/01 22:22:20  19170s] (I)       Vertical capacity   :     0     0  2400     0  2400     0     0  2400     0
[06/01 22:22:20  19170s] (I)       Horizontal capacity :     0  2400     0  2400     0  2400  2400     0  2400
[06/01 22:22:20  19170s] (I)       Default wire width  :    50    50    50    50    50    50   400   400  4000
[06/01 22:22:20  19170s] (I)       Default wire space  :    50    50    50    50    50    50   400   400  2000
[06/01 22:22:20  19170s] (I)       Default wire pitch  :   100   100   100   100   100   100   800   800  6000
[06/01 22:22:20  19170s] (I)       Default pitch size  :   100   100   100   100   100   100   800   800 10000
[06/01 22:22:20  19170s] (I)       First track coord   :     0   100   108   100   108   100   600   608  5000
[06/01 22:22:20  19170s] (I)       Num tracks per GCell: 24.00 24.00 24.00 24.00 24.00 24.00  3.00  3.00  0.24
[06/01 22:22:20  19170s] (I)       Total num of tracks :     0 144615 144615 144615 144615 144615 18077 18076  1446
[06/01 22:22:20  19170s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[06/01 22:22:20  19170s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[06/01 22:22:20  19170s] (I)       --------------------------------------------------------
[06/01 22:22:20  19170s] 
[06/01 22:22:20  19170s] [NR-eGR] ============ Routing rule table ============
[06/01 22:22:20  19170s] [NR-eGR] Rule id: 0  Nets: 76024 
[06/01 22:22:20  19170s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/01 22:22:20  19170s] (I)       Pitch:  L1=100  L2=100  L3=100  L4=100  L5=100  L6=100  L7=800  L8=800  L9=10000
[06/01 22:22:20  19170s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[06/01 22:22:20  19170s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[06/01 22:22:20  19170s] [NR-eGR] ========================================
[06/01 22:22:20  19170s] [NR-eGR] 
[06/01 22:22:20  19170s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/01 22:22:20  19170s] (I)       blocked tracks on layer2 : = 235789884 / 871449990 (27.06%)
[06/01 22:22:20  19170s] (I)       blocked tracks on layer3 : = 23753952 / 871449990 (2.73%)
[06/01 22:22:20  19170s] (I)       blocked tracks on layer4 : = 24090689 / 871449990 (2.76%)
[06/01 22:22:21  19170s] (I)       blocked tracks on layer5 : = 22704340 / 871449990 (2.61%)
[06/01 22:22:21  19170s] (I)       blocked tracks on layer6 : = 22771707 / 871449990 (2.61%)
[06/01 22:22:21  19170s] (I)       blocked tracks on layer7 : = 2950997 / 108932002 (2.71%)
[06/01 22:22:21  19170s] (I)       blocked tracks on layer8 : = 3094313 / 108925976 (2.84%)
[06/01 22:22:21  19170s] (I)       blocked tracks on layer9 : = 55869 / 8713596 (0.64%)
[06/01 22:22:21  19170s] (I)       After initializing earlyGlobalRoute syMemory usage = 21088.3 MB
[06/01 22:22:21  19170s] (I)       Finished Loading and Dumping File ( CPU: 37.70 sec, Real: 37.65 sec, Curr Mem: 21088.34 MB )
[06/01 22:22:21  19170s] (I)       Started Global Routing ( Curr Mem: 21088.34 MB )
[06/01 22:22:21  19170s] (I)       ============= Initialization =============
[06/01 22:22:21  19170s] (I)       totalPins=297468  totalGlobalPin=254867 (85.68%)
[06/01 22:22:21  19170s] (I)       Started Build MST ( Curr Mem: 21088.34 MB )
[06/01 22:22:21  19170s] (I)       Generate topology with single threads
[06/01 22:22:21  19170s] (I)       Finished Build MST ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 21088.34 MB )
[06/01 22:22:22  19172s] (I)       total 2D Cap : 4250785432 = (2447801546 H, 1802983886 V)
[06/01 22:22:25  19174s] [NR-eGR] Layer group 1: route 76024 net(s) in layer range [2, 9]
[06/01 22:22:25  19174s] (I)       ============  Phase 1a Route ============
[06/01 22:22:25  19174s] (I)       Started Phase 1a ( Curr Mem: 21642.44 MB )
[06/01 22:22:26  19175s] (I)       Finished Phase 1a ( CPU: 0.76 sec, Real: 0.76 sec, Curr Mem: 21642.44 MB )
[06/01 22:22:26  19175s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 21642.44 MB )
[06/01 22:22:27  19177s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 39
[06/01 22:22:27  19177s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 1.54 sec, Real: 1.55 sec, Curr Mem: 21642.44 MB )
[06/01 22:22:27  19177s] (I)       Usage: 5525467 = (2691454 H, 2834013 V) = (0.11% H, 0.16% V) = (6.459e+06um H, 6.802e+06um V)
[06/01 22:22:27  19177s] (I)       
[06/01 22:22:27  19177s] (I)       ============  Phase 1b Route ============
[06/01 22:22:27  19177s] (I)       Started Phase 1b ( Curr Mem: 21642.44 MB )
[06/01 22:22:28  19177s] (I)       Finished Phase 1b ( CPU: 0.25 sec, Real: 0.26 sec, Curr Mem: 21642.44 MB )
[06/01 22:22:28  19177s] (I)       Usage: 5525869 = (2691454 H, 2834415 V) = (0.11% H, 0.16% V) = (6.459e+06um H, 6.803e+06um V)
[06/01 22:22:28  19177s] (I)       
[06/01 22:22:28  19177s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.326209e+07um
[06/01 22:22:28  19177s] (I)       ============  Phase 1c Route ============
[06/01 22:22:28  19177s] (I)       Started Phase 1c ( Curr Mem: 21642.44 MB )
[06/01 22:22:28  19177s] (I)       Level2 Grid: 1206 x 1206
[06/01 22:22:28  19178s] (I)       Started Two Level Routing ( Curr Mem: 21642.44 MB )
[06/01 22:22:30  19179s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 21642.44 MB )
[06/01 22:22:30  19180s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 21642.44 MB )
[06/01 22:22:30  19180s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 21642.44 MB )
[06/01 22:22:30  19180s] (I)       Finished Phase 1c ( CPU: 2.24 sec, Real: 2.23 sec, Curr Mem: 21642.44 MB )
[06/01 22:22:30  19180s] (I)       Usage: 5526571 = (2692148 H, 2834423 V) = (0.11% H, 0.16% V) = (6.461e+06um H, 6.803e+06um V)
[06/01 22:22:30  19180s] (I)       
[06/01 22:22:30  19180s] (I)       ============  Phase 1d Route ============
[06/01 22:22:30  19180s] (I)       Started Phase 1d ( Curr Mem: 21642.44 MB )
[06/01 22:22:30  19180s] (I)       Finished Phase 1d ( CPU: 0.33 sec, Real: 0.34 sec, Curr Mem: 21642.44 MB )
[06/01 22:22:30  19180s] (I)       Usage: 5526571 = (2692148 H, 2834423 V) = (0.11% H, 0.16% V) = (6.461e+06um H, 6.803e+06um V)
[06/01 22:22:30  19180s] (I)       
[06/01 22:22:30  19180s] (I)       ============  Phase 1e Route ============
[06/01 22:22:30  19180s] (I)       Started Phase 1e ( Curr Mem: 21642.44 MB )
[06/01 22:22:30  19180s] (I)       Started Legalize Blockage Violations ( Curr Mem: 21642.44 MB )
[06/01 22:22:30  19180s] (I)       Finished Legalize Blockage Violations ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 21642.44 MB )
[06/01 22:22:30  19180s] (I)       Finished Phase 1e ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 21642.44 MB )
[06/01 22:22:30  19180s] (I)       Usage: 5526571 = (2692148 H, 2834423 V) = (0.11% H, 0.16% V) = (6.461e+06um H, 6.803e+06um V)
[06/01 22:22:30  19180s] (I)       
[06/01 22:22:31  19180s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.326377e+07um
[06/01 22:22:31  19180s] [NR-eGR] 
[06/01 22:22:31  19181s] (I)       Current Phase 1l[Initialization] ( CPU: 0.28 sec, Real: 0.26 sec, Curr Mem: 21323.44 MB )
[06/01 22:22:31  19181s] (I)       Run Multi-thread layer assignment with 1 threads
[06/01 22:22:34  19184s] (I)       Finished Phase 1l ( CPU: 2.95 sec, Real: 2.94 sec, Curr Mem: 21323.44 MB )
[06/01 22:22:34  19184s] (I)       ============  Phase 1l Route ============
[06/01 22:22:36  19185s] (I)       
[06/01 22:22:36  19185s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/01 22:22:36  19185s] [NR-eGR]                        OverCon           OverCon            
[06/01 22:22:36  19185s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[06/01 22:22:36  19185s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[06/01 22:22:36  19185s] [NR-eGR] ---------------------------------------------------------------
[06/01 22:22:36  19185s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/01 22:22:36  19185s] [NR-eGR]      M2  (2)        53( 0.00%)         3( 0.00%)   ( 0.00%) 
[06/01 22:22:36  19186s] [NR-eGR]      M3  (3)        11( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/01 22:22:36  19186s] [NR-eGR]      M4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/01 22:22:37  19186s] [NR-eGR]      M5  (5)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/01 22:22:37  19186s] [NR-eGR]      M6  (6)         5( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/01 22:22:37  19187s] [NR-eGR]      IA  (7)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/01 22:22:37  19187s] [NR-eGR]      IB  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/01 22:22:37  19187s] [NR-eGR]      LB  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/01 22:22:37  19187s] [NR-eGR] ---------------------------------------------------------------
[06/01 22:22:37  19187s] [NR-eGR] Total               71( 0.00%)         3( 0.00%)   ( 0.00%) 
[06/01 22:22:37  19187s] [NR-eGR] 
[06/01 22:22:37  19187s] (I)       Finished Global Routing ( CPU: 16.92 sec, Real: 16.88 sec, Curr Mem: 21323.44 MB )
[06/01 22:22:39  19188s] (I)       total 2D Cap : 4250882881 = (2447868219 H, 1803014662 V)
[06/01 22:22:50  19200s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/01 22:22:50  19200s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/01 22:22:51  19200s] Early Global Route congestion estimation runtime: 67.76 seconds, mem = 19122.4M
[06/01 22:22:51  19200s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:67.760, REAL:67.671, MEM:19122.4M
[06/01 22:22:51  19200s] OPERPROF: Starting HotSpotCal at level 1, MEM:19122.4M
[06/01 22:22:51  19200s] [hotspot] +------------+---------------+---------------+
[06/01 22:22:51  19200s] [hotspot] |            |   max hotspot | total hotspot |
[06/01 22:22:51  19200s] [hotspot] +------------+---------------+---------------+
[06/01 22:22:53  19202s] [hotspot] | normalized |          0.00 |          0.00 |
[06/01 22:22:53  19202s] [hotspot] +------------+---------------+---------------+
[06/01 22:22:53  19202s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/01 22:22:53  19202s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/01 22:22:53  19202s] OPERPROF: Finished HotSpotCal at level 1, CPU:2.070, REAL:2.044, MEM:19503.4M
[06/01 22:22:53  19202s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:19503.4M
[06/01 22:22:53  19202s] Starting Early Global Route wiring: mem = 19503.4M
[06/01 22:23:05  19215s] (I)       ============= track Assignment ============
[06/01 22:23:05  19215s] (I)       Started Extract Global 3D Wires ( Curr Mem: 19503.38 MB )
[06/01 22:23:05  19215s] (I)       Finished Extract Global 3D Wires ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 19503.38 MB )
[06/01 22:23:05  19215s] (I)       Started Greedy Track Assignment ( Curr Mem: 19503.38 MB )
[06/01 22:23:05  19215s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[06/01 22:23:05  19215s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 19503.38 MB )
[06/01 22:23:05  19215s] (I)       Run Multi-thread track assignment
[06/01 22:24:08  19278s] (I)       Finished Greedy Track Assignment ( CPU: 62.77 sec, Real: 62.73 sec, Curr Mem: 19450.38 MB )
[06/01 22:24:08  19278s] [NR-eGR] --------------------------------------------------------------------------
[06/01 22:24:08  19278s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 291452
[06/01 22:24:08  19278s] [NR-eGR]     M2  (2H) length: 3.119763e+06um, number of vias: 414200
[06/01 22:24:08  19278s] [NR-eGR]     M3  (3V) length: 4.588042e+06um, number of vias: 56503
[06/01 22:24:08  19278s] [NR-eGR]     M4  (4H) length: 2.137187e+06um, number of vias: 19513
[06/01 22:24:08  19278s] [NR-eGR]     M5  (5V) length: 2.231832e+06um, number of vias: 6301
[06/01 22:24:08  19278s] [NR-eGR]     M6  (6H) length: 1.249905e+06um, number of vias: 103
[06/01 22:24:08  19278s] [NR-eGR]     IA  (7H) length: 9.808200e+03um, number of vias: 75
[06/01 22:24:08  19278s] [NR-eGR]     IB  (8V) length: 6.228600e+03um, number of vias: 0
[06/01 22:24:08  19278s] [NR-eGR]     LB  (9H) length: 0.000000e+00um, number of vias: 0
[06/01 22:24:08  19278s] [NR-eGR] Total length: 1.334277e+07um, number of vias: 788147
[06/01 22:24:08  19278s] [NR-eGR] --------------------------------------------------------------------------
[06/01 22:24:08  19278s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[06/01 22:24:08  19278s] [NR-eGR] --------------------------------------------------------------------------
[06/01 22:24:09  19278s] Early Global Route wiring runtime: 76.21 seconds, mem = 17851.4M
[06/01 22:24:09  19278s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:76.210, REAL:76.161, MEM:17851.4M
[06/01 22:24:09  19278s] 0 delay mode for cte disabled.
[06/01 22:24:09  19278s] SKP cleared!
[06/01 22:24:09  19278s] Clear WL bound data that no need be kept to net call of ip
[06/01 22:24:09  19278s] Clear Wl Manager.
[06/01 22:24:09  19278s] 
[06/01 22:24:09  19278s] *** Finished incrementalPlace (cpu=0:18:03, real=0:18:02)***
[06/01 22:24:09  19278s] -node unspecified                       # enums={N12 N10 N7 N7Plus N6 N5 N3 S11 S10 S8 S7 S5 S4 S3 G7 G5 ICF unspecified}, default=unspecified, private
[06/01 22:24:09  19278s] All LLGs are deleted
[06/01 22:24:09  19278s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:17823.4M
[06/01 22:24:09  19279s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.040, REAL:0.031, MEM:13086.7M
[06/01 22:24:09  19279s] Start to check current routing status for nets...
[06/01 22:24:09  19279s] All nets are already routed correctly.
[06/01 22:24:09  19279s] End to check current routing status for nets (mem=13086.7M)
[06/01 22:24:09  19279s] Extraction called for design 'swerv_wrapper' of instances=75811 and nets=129225 using extraction engine 'preRoute' .
[06/01 22:24:09  19279s] PreRoute RC Extraction called for design swerv_wrapper.
[06/01 22:24:09  19279s] RC Extraction called in multi-corner(1) mode.
[06/01 22:24:09  19279s] RCMode: PreRoute
[06/01 22:24:09  19279s]       RC Corner Indexes            0   
[06/01 22:24:09  19279s] Capacitance Scaling Factor   : 1.00000 
[06/01 22:24:09  19279s] Resistance Scaling Factor    : 1.00000 
[06/01 22:24:09  19279s] Clock Cap. Scaling Factor    : 1.00000 
[06/01 22:24:09  19279s] Clock Res. Scaling Factor    : 1.00000 
[06/01 22:24:09  19279s] Shrink Factor                : 0.90000
[06/01 22:24:09  19279s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/01 22:24:09  19279s] Using Quantus QRC technology file ...
[06/01 22:24:10  19280s] LayerId::1 widthSet size::1
[06/01 22:24:10  19280s] LayerId::2 widthSet size::1
[06/01 22:24:10  19280s] LayerId::3 widthSet size::1
[06/01 22:24:10  19280s] LayerId::4 widthSet size::1
[06/01 22:24:10  19280s] LayerId::5 widthSet size::1
[06/01 22:24:10  19280s] LayerId::6 widthSet size::1
[06/01 22:24:10  19280s] LayerId::7 widthSet size::1
[06/01 22:24:10  19280s] LayerId::8 widthSet size::1
[06/01 22:24:10  19280s] LayerId::9 widthSet size::1
[06/01 22:24:10  19280s] Updating RC grid for preRoute extraction ...
[06/01 22:24:10  19280s] Initializing multi-corner resistance tables ...
[06/01 22:24:16  19286s] PreRoute RC Extraction DONE (CPU Time: 0:00:07.1  Real Time: 0:00:07.0  MEM: 13086.723M)
[06/01 22:24:25  19295s] Compute RC Scale Done ...
[06/01 22:24:25  19295s] **optDesign ... cpu = 0:37:19, real = 0:37:18, mem = 8644.8M, totSessionCpu=5:21:35 **
[06/01 22:24:25  19295s] #################################################################################
[06/01 22:24:25  19295s] # Design Stage: PreRoute
[06/01 22:24:25  19295s] # Design Name: swerv_wrapper
[06/01 22:24:25  19295s] # Design Mode: 28nm
[06/01 22:24:25  19295s] # Analysis Mode: MMMC OCV 
[06/01 22:24:25  19295s] # Parasitics Mode: No SPEF/RCDB
[06/01 22:24:25  19295s] # Signoff Settings: SI Off 
[06/01 22:24:25  19295s] #################################################################################
[06/01 22:24:27  19297s] Calculate early delays in OCV mode...
[06/01 22:24:27  19297s] Calculate late delays in OCV mode...
[06/01 22:24:27  19297s] Topological Sorting (REAL = 0:00:00.0, MEM = 12455.1M, InitMEM = 12443.8M)
[06/01 22:24:27  19297s] Start delay calculation (fullDC) (1 T). (MEM=12455.1)
[06/01 22:24:28  19297s] End AAE Lib Interpolated Model. (MEM=12480.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/01 22:24:48  19317s] Total number of fetched objects 106557
[06/01 22:24:48  19318s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[06/01 22:24:48  19318s] End delay calculation. (MEM=12519.1 CPU=0:00:16.3 REAL=0:00:16.0)
[06/01 22:24:48  19318s] End delay calculation (fullDC). (MEM=12519.1 CPU=0:00:20.8 REAL=0:00:21.0)
[06/01 22:24:48  19318s] *** CDM Built up (cpu=0:00:23.1  real=0:00:23.0  mem= 12519.1M) ***
[06/01 22:24:52  19321s] Deleting Cell Server ...
[06/01 22:24:52  19321s] Creating Cell Server ...(0, 0, 0, 0)
[06/01 22:24:52  19321s] Summary for sequential cells identification: 
[06/01 22:24:52  19321s]   Identified SBFF number: 106
[06/01 22:24:52  19321s]   Identified MBFF number: 0
[06/01 22:24:52  19321s]   Identified SB Latch number: 0
[06/01 22:24:52  19321s]   Identified MB Latch number: 0
[06/01 22:24:52  19321s]   Not identified SBFF number: 0
[06/01 22:24:52  19321s]   Not identified MBFF number: 0
[06/01 22:24:52  19321s]   Not identified SB Latch number: 0
[06/01 22:24:52  19321s]   Not identified MB Latch number: 0
[06/01 22:24:52  19321s]   Number of sequential cells which are not FFs: 84
[06/01 22:24:52  19321s]  Visiting view : nominal_analysis_view
[06/01 22:24:52  19321s]    : PowerDomain = none : Weighted F : unweighted  = 8.70 (1.000) with rcCorner = 0
[06/01 22:24:52  19321s]    : PowerDomain = none : Weighted F : unweighted  = 4.70 (1.000) with rcCorner = -1
[06/01 22:24:52  19321s]  Visiting view : nominal_analysis_view
[06/01 22:24:52  19321s]    : PowerDomain = none : Weighted F : unweighted  = 8.70 (1.000) with rcCorner = 0
[06/01 22:24:52  19321s]    : PowerDomain = none : Weighted F : unweighted  = 4.70 (1.000) with rcCorner = -1
[06/01 22:24:52  19321s]  Setting StdDelay to 8.70
[06/01 22:24:52  19321s] Creating Cell Server, finished. 
[06/01 22:24:52  19321s] 
[06/01 22:24:52  19321s] Deleting Cell Server ...
[06/01 22:24:52  19321s] Begin: GigaOpt DRV Optimization
[06/01 22:24:52  19321s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[06/01 22:24:52  19321s] Info: 1416 io nets excluded
[06/01 22:24:52  19321s] Info: 2 clock nets excluded from IPO operation.
[06/01 22:24:52  19321s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:22:01.9/8:16:26.8 (0.6), mem = 12519.1M
[06/01 22:24:52  19321s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.17768.6
[06/01 22:24:52  19321s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/01 22:24:52  19321s] ### Creating PhyDesignMc. totSessionCpu=5:22:02 mem=12519.1M
[06/01 22:24:52  19321s] OPERPROF: Starting DPlace-Init at level 1, MEM:12519.1M
[06/01 22:24:52  19321s] #spOpts: N=28 minPadR=1.1 
[06/01 22:24:52  19321s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:12519.1M
[06/01 22:24:52  19321s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:12519.1M
[06/01 22:24:52  19321s] Core basic site is CORE12T
[06/01 22:24:52  19322s] SiteArray: non-trimmed site array dimensions = 11859 x 104644
[06/01 22:24:52  19322s] SiteArray: use 4,966,739,968 bytes
[06/01 22:24:52  19322s] SiteArray: current memory after site array memory allocation 17255.7M
[06/01 22:24:52  19322s] SiteArray: FP blocked sites are writable
[06/01 22:25:01  19331s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[06/01 22:25:01  19331s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:17255.7M
[06/01 22:25:01  19331s] Process 35580 wires and vias for routing blockage and capacity analysis
[06/01 22:25:01  19331s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.007, MEM:17255.7M
[06/01 22:25:02  19332s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:10.110, REAL:10.086, MEM:17255.7M
[06/01 22:25:03  19333s] OPERPROF:     Starting CMU at level 3, MEM:17255.7M
[06/01 22:25:03  19333s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.005, MEM:17255.7M
[06/01 22:25:04  19334s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:12.470, REAL:12.451, MEM:17255.7M
[06/01 22:25:04  19334s] [CPU] DPlace-Init (cpu=0:00:12.5, real=0:00:12.0, mem=17255.7MB).
[06/01 22:25:04  19334s] OPERPROF: Finished DPlace-Init at level 1, CPU:12.530, REAL:12.506, MEM:17255.7M
[06/01 22:25:22  19352s] ### Creating PhyDesignMc, finished. totSessionCpu=5:22:32 mem=17255.7M
[06/01 22:25:35  19365s] 
[06/01 22:25:35  19365s] Creating Lib Analyzer ...
[06/01 22:25:35  19365s] Creating Cell Server ...(0, 0, 0, 0)
[06/01 22:25:35  19365s] Summary for sequential cells identification: 
[06/01 22:25:35  19365s]   Identified SBFF number: 106
[06/01 22:25:35  19365s]   Identified MBFF number: 0
[06/01 22:25:35  19365s]   Identified SB Latch number: 0
[06/01 22:25:35  19365s]   Identified MB Latch number: 0
[06/01 22:25:35  19365s]   Not identified SBFF number: 0
[06/01 22:25:35  19365s]   Not identified MBFF number: 0
[06/01 22:25:35  19365s]   Not identified SB Latch number: 0
[06/01 22:25:35  19365s]   Not identified MB Latch number: 0
[06/01 22:25:35  19365s]   Number of sequential cells which are not FFs: 84
[06/01 22:25:35  19365s]  Visiting view : nominal_analysis_view
[06/01 22:25:35  19365s]    : PowerDomain = none : Weighted F : unweighted  = 8.70 (1.000) with rcCorner = 0
[06/01 22:25:35  19365s]    : PowerDomain = none : Weighted F : unweighted  = 4.70 (1.000) with rcCorner = -1
[06/01 22:25:35  19365s]  Visiting view : nominal_analysis_view
[06/01 22:25:35  19365s]    : PowerDomain = none : Weighted F : unweighted  = 8.70 (1.000) with rcCorner = 0
[06/01 22:25:35  19365s]    : PowerDomain = none : Weighted F : unweighted  = 4.70 (1.000) with rcCorner = -1
[06/01 22:25:35  19365s]  Setting StdDelay to 8.70
[06/01 22:25:35  19365s] Creating Cell Server, finished. 
[06/01 22:25:35  19365s] 
[06/01 22:25:35  19365s] Total number of usable buffers from Lib Analyzer: 16 ( C12T28SOI_LR_BFX8_P0 C12T28SOI_LR_BFX6_P0 C12T28SOI_LR_BFX16_P0 C12T28SOI_LR_BFX13_P0 C12T28SOI_LR_BFX25_P0 C12T28SOI_LR_BFX21_P0 C12T28SOI_LR_BFX33_P0 C12T28SOI_LR_BFX29_P0 C12T28SOI_LR_BFX42_P0 C12T28SOI_LR_BFX50_P0 C12T28SOI_LR_BFX58_P0 C12T28SOI_LR_BFX67_P0 C12T28SOI_LR_BFX75_P0 C12T28SOI_LR_BFX84_P0 C12T28SOI_LR_BFX100_P0 C12T28SOI_LR_BFX134_P0)
[06/01 22:25:35  19365s] Total number of usable inverters from Lib Analyzer: 16 ( C12T28SOI_LR_IVX8_P0 C12T28SOI_LR_IVX6_P0 C12T28SOI_LR_IVX4_P0 C12T28SOI_LR_IVX17_P0 C12T28SOI_LR_IVX13_P0 C12T28SOI_LR_IVX25_P0 C12T28SOI_LR_IVX21_P0 C12T28SOI_LR_IVX33_P0 C12T28SOI_LR_IVX29_P0 C12T28SOI_LR_IVX50_P0 C12T28SOI_LR_IVX58_P0 C12T28SOI_LR_IVX67_P0 C12T28SOI_LR_IVX75_P0 C12T28SOI_LR_IVX84_P0 C12T28SOI_LR_IVX100_P0 C12T28SOI_LR_IVX134_P0)
[06/01 22:25:35  19365s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/01 22:25:35  19365s] 
[06/01 22:25:36  19365s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=5:22:46 mem=17255.7M
[06/01 22:25:36  19365s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=5:22:46 mem=17255.7M
[06/01 22:25:36  19365s] Creating Lib Analyzer, finished. 
[06/01 22:25:36  19365s] 
[06/01 22:25:36  19365s] #optDebug: {2, 1.000, 0.8500} {3, 0.810, 0.8500} {4, 0.620, 0.8500} {5, 0.430, 0.7503} {6, 0.051, 0.3615} {7, 0.051, 0.3615} {8, 0.003, 0.3225} {9, 0.003, 0.3225} 
[06/01 22:25:36  19365s] ### Creating LA Mngr. totSessionCpu=5:22:46 mem=17255.7M
[06/01 22:25:36  19365s] ### Creating LA Mngr, finished. totSessionCpu=5:22:46 mem=17255.7M
[06/01 22:25:41  19371s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:17274.8M
[06/01 22:25:41  19371s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.003, MEM:17274.8M
[06/01 22:25:43  19373s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/01 22:25:43  19373s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/01 22:25:43  19373s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/01 22:25:43  19373s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/01 22:25:43  19373s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/01 22:25:44  19374s] Info: violation cost 22353.029297 (cap = 7994.269531, tran = 14358.769531, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/01 22:25:44  19374s] |   611|  1458|   -11.88|   952|   952|    -1.69|     1|     1|     0|     0|   -25.46| -2768.28|       0|       0|       0|   0.05|          |         |
[06/01 22:25:56  19386s] Info: violation cost 6809.025879 (cap = 6362.208984, tran = 446.816010, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/01 22:25:56  19386s] |    91|    94|    -7.69|   556|   556|    -1.69|     1|     1|     0|     0|   -22.01| -2484.79|     246|     976|     230|   0.05| 0:00:12.0| 17321.0M|
[06/01 22:25:57  19386s] Info: violation cost 6739.721680 (cap = 6356.866211, tran = 382.855438, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/01 22:25:57  19387s] |    78|    78|    -7.69|   469|   469|    -1.69|     1|     1|     0|     0|   -21.26| -2430.61|      11|       6|      87|   0.05| 0:00:01.0| 17321.0M|
[06/01 22:25:57  19387s] Info: violation cost 6739.721680 (cap = 6356.866211, tran = 382.855438, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/01 22:25:57  19387s] |    78|    78|    -7.69|   469|   469|    -1.69|     1|     1|     0|     0|   -21.26| -2430.61|       0|       0|       0|   0.05| 0:00:00.0| 17321.0M|
[06/01 22:25:57  19387s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/01 22:25:57  19387s] 
[06/01 22:25:57  19387s] ###############################################################################
[06/01 22:25:57  19387s] #
[06/01 22:25:57  19387s] #  Large fanout net report:  
[06/01 22:25:57  19387s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[06/01 22:25:57  19387s] #     - current density: 0.05
[06/01 22:25:57  19387s] #
[06/01 22:25:57  19387s] #  List of high fanout nets:
[06/01 22:25:57  19387s] #        Net(1):  pad_scan_mode: (fanouts = 138)
[06/01 22:25:57  19387s] #
[06/01 22:25:57  19387s] ###############################################################################
[06/01 22:25:57  19387s] **** Begin NDR-Layer Usage Statistics ****
[06/01 22:25:57  19387s] 0 Ndr or Layer constraints added by optimization 
[06/01 22:25:57  19387s] **** End NDR-Layer Usage Statistics ****
[06/01 22:25:58  19388s] 
[06/01 22:25:58  19388s] 
[06/01 22:25:58  19388s] =======================================================================
[06/01 22:25:58  19388s]                 Reasons for remaining drv violations
[06/01 22:25:58  19388s] =======================================================================
[06/01 22:25:58  19388s] *info: Total 500 net(s) have violations which can't be fixed by DRV optimization.
[06/01 22:25:58  19388s] 
[06/01 22:25:58  19388s] MultiBuffering failure reasons
[06/01 22:25:58  19388s] ------------------------------------------------
[06/01 22:25:58  19388s] *info:   469 net(s): Could not be fixed because it is multi driver net.
[06/01 22:25:58  19388s] 
[06/01 22:25:58  19388s] 
[06/01 22:25:58  19388s] *** Finish DRV Fixing (cpu=0:00:16.8 real=0:00:17.0 mem=17321.0M) ***
[06/01 22:25:58  19388s] 
[06/01 22:25:59  19389s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.17768.6
[06/01 22:25:59  19389s] *** DrvOpt [finish] : cpu/real = 0:01:07.8/0:01:07.7 (1.0), totSession cpu/real = 5:23:09.6/8:17:34.5 (0.6), mem = 17301.9M
[06/01 22:25:59  19389s] End: GigaOpt DRV Optimization
[06/01 22:25:59  19389s] GigaOpt DRV: restore maxLocalDensity to 0.98
[06/01 22:25:59  19389s] **optDesign ... cpu = 0:38:53, real = 0:38:52, mem = 13516.0M, totSessionCpu=5:23:10 **
[06/01 22:26:00  19389s] *** Timing NOT met, worst failing slack is -21.261
[06/01 22:26:00  19389s] *** Check timing (0:00:00.1)
[06/01 22:26:00  19389s] Deleting Cell Server ...
[06/01 22:26:00  19389s] Deleting Lib Analyzer.
[06/01 22:26:00  19389s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/01 22:26:00  19389s] Creating Cell Server ...(0, 0, 0, 0)
[06/01 22:26:00  19389s] Summary for sequential cells identification: 
[06/01 22:26:00  19389s]   Identified SBFF number: 106
[06/01 22:26:00  19389s]   Identified MBFF number: 0
[06/01 22:26:00  19389s]   Identified SB Latch number: 0
[06/01 22:26:00  19389s]   Identified MB Latch number: 0
[06/01 22:26:00  19389s]   Not identified SBFF number: 0
[06/01 22:26:00  19389s]   Not identified MBFF number: 0
[06/01 22:26:00  19389s]   Not identified SB Latch number: 0
[06/01 22:26:00  19389s]   Not identified MB Latch number: 0
[06/01 22:26:00  19389s]   Number of sequential cells which are not FFs: 84
[06/01 22:26:00  19389s]  Visiting view : nominal_analysis_view
[06/01 22:26:00  19389s]    : PowerDomain = none : Weighted F : unweighted  = 8.00 (1.000) with rcCorner = 0
[06/01 22:26:00  19389s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/01 22:26:00  19389s]  Visiting view : nominal_analysis_view
[06/01 22:26:00  19389s]    : PowerDomain = none : Weighted F : unweighted  = 8.00 (1.000) with rcCorner = 0
[06/01 22:26:00  19389s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/01 22:26:00  19389s]  Setting StdDelay to 8.00
[06/01 22:26:00  19389s] Creating Cell Server, finished. 
[06/01 22:26:00  19389s] 
[06/01 22:26:00  19389s] Deleting Cell Server ...
[06/01 22:26:00  19389s] Begin: GigaOpt Optimization in TNS mode
[06/01 22:26:02  19392s] **INFO: Flow update: Low effort is not optimizable.
[06/01 22:26:02  19392s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -lowEffort -ftns -integratedAreaOpt -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -skipLowEffortCategoryOptimization -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[06/01 22:26:02  19392s] Info: 1416 io nets excluded
[06/01 22:26:02  19392s] Info: 2 clock nets excluded from IPO operation.
[06/01 22:26:02  19392s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:23:12.3/8:17:37.2 (0.6), mem = 17195.9M
[06/01 22:26:02  19392s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.17768.7
[06/01 22:26:02  19392s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/01 22:26:02  19392s] ### Creating PhyDesignMc. totSessionCpu=5:23:12 mem=17195.9M
[06/01 22:26:02  19392s] OPERPROF: Starting DPlace-Init at level 1, MEM:17195.9M
[06/01 22:26:02  19392s] #spOpts: N=28 minPadR=1.1 mergeVia=F 
[06/01 22:26:02  19392s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:17195.9M
[06/01 22:26:07  19397s] OPERPROF:     Starting CMU at level 3, MEM:17195.9M
[06/01 22:26:07  19397s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.005, MEM:17195.9M
[06/01 22:26:08  19398s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:5.780, REAL:5.784, MEM:17195.9M
[06/01 22:26:08  19398s] [CPU] DPlace-Init (cpu=0:00:05.8, real=0:00:06.0, mem=17195.9MB).
[06/01 22:26:08  19398s] OPERPROF: Finished DPlace-Init at level 1, CPU:5.840, REAL:5.839, MEM:17195.9M
[06/01 22:26:25  19415s] ### Creating PhyDesignMc, finished. totSessionCpu=5:23:36 mem=17217.5M
[06/01 22:26:39  19428s] 
[06/01 22:26:39  19428s] Creating Lib Analyzer ...
[06/01 22:26:39  19428s] Creating Cell Server ...(0, 0, 0, 0)
[06/01 22:26:39  19428s] Summary for sequential cells identification: 
[06/01 22:26:39  19428s]   Identified SBFF number: 106
[06/01 22:26:39  19428s]   Identified MBFF number: 0
[06/01 22:26:39  19428s]   Identified SB Latch number: 0
[06/01 22:26:39  19428s]   Identified MB Latch number: 0
[06/01 22:26:39  19428s]   Not identified SBFF number: 0
[06/01 22:26:39  19428s]   Not identified MBFF number: 0
[06/01 22:26:39  19428s]   Not identified SB Latch number: 0
[06/01 22:26:39  19428s]   Not identified MB Latch number: 0
[06/01 22:26:39  19428s]   Number of sequential cells which are not FFs: 84
[06/01 22:26:39  19428s]  Visiting view : nominal_analysis_view
[06/01 22:26:39  19428s]    : PowerDomain = none : Weighted F : unweighted  = 8.00 (1.000) with rcCorner = 0
[06/01 22:26:39  19428s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/01 22:26:39  19428s]  Visiting view : nominal_analysis_view
[06/01 22:26:39  19428s]    : PowerDomain = none : Weighted F : unweighted  = 8.00 (1.000) with rcCorner = 0
[06/01 22:26:39  19428s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/01 22:26:39  19428s]  Setting StdDelay to 8.00
[06/01 22:26:39  19428s] Creating Cell Server, finished. 
[06/01 22:26:39  19428s] 
[06/01 22:26:39  19428s] Total number of usable buffers from Lib Analyzer: 20 ( C12T28SOI_LR_BFX8_P0 C12T28SOI_LR_CNBFX7_P4 C12T28SOI_LR_CNBFX7_P0 C12T28SOI_LR_CNBFX15_P4 C12T28SOI_LR_CNBFX15_P0 C12T28SOI_LR_BFX21_P0 C12T28SOI_LR_CNBFX22_P0 C12T28SOI_LR_BFX33_P0 C12T28SOI_LR_CNBFX30_P0 C12T28SOI_LR_CNBFX38_P0 C12T28SOI_LR_BFX50_P0 C12T28SOI_LR_CNBFX44_P0 C12T28SOI_LR_CNBFX52_P0 C12T28SOI_LR_BFX67_P0 C12T28SOI_LR_CNBFX59_P0 C12T28SOI_LR_CNBFX70_P0 C12T28SOI_LR_BFX100_P0 C12T28SOI_LR_CNBFX94_P0 C12T28SOI_LR_BFX134_P0 C12T28SOI_LR_CNBFX133_P0)
[06/01 22:26:39  19428s] Total number of usable inverters from Lib Analyzer: 20 ( C12T28SOI_LR_CNIVX8_P4 C12T28SOI_LR_CNIVX8_P0 C12T28SOI_LR_CNIVX5_P0 C12T28SOI_LR_IVX17_P0 C12T28SOI_LR_CNIVX16_P0 C12T28SOI_LR_CNIVX23_P4 C12T28SOI_LR_CNIVX23_P0 C12T28SOI_LR_CNIVX31_P0 C12T28SOI_LR_CNIVX39_P4 C12T28SOI_LR_CNIVX39_P0 C12T28SOI_LR_CNIVX47_P0 C12T28SOI_LR_IVX58_P0 C12T28SOI_LR_CNIVX55_P0 C12T28SOI_LR_CNIVX61_P0 C12T28SOI_LR_IVX75_P0 C12T28SOI_LR_CNIVX70_P0 C12T28SOI_LR_IVX100_P0 C12T28SOI_LR_CNIVX94_P0 C12T28SOI_LR_IVX134_P0 C12T28SOI_LR_CNIVX133_P0)
[06/01 22:26:39  19428s] Total number of usable delay cells from Lib Analyzer: 20 ( C12T28SOI_LR_DLYHFM4X7_P4 C12T28SOI_LR_DLYHFM4X7_P16 C12T28SOI_LR_DLYHFM4X7_P10 C12T28SOI_LR_DLYHFM4X7_P0 C12T28SOI_LR_DLYHFM4X15_P4 C12T28SOI_LR_DLYHFM4X15_P16 C12T28SOI_LR_DLYHFM4X15_P10 C12T28SOI_LR_DLYHFM4X15_P0 C12T28SOI_LR_DLYHFM8X7_P4 C12T28SOI_LR_DLYHFM8X7_P16 C12T28SOI_LR_DLYHFM8X7_P10 C12T28SOI_LR_DLYHFM8X7_P0 C12T28SOI_LR_DLYHFM8X15_P4 C12T28SOI_LR_DLYHFM8X15_P16 C12T28SOI_LR_DLYHFM8X15_P10 C12T28SOI_LR_DLYHFM8X15_P0 C12T28SOI_LR_DLYHFM8X54_P4 C12T28SOI_LR_DLYHFM8X54_P16 C12T28SOI_LR_DLYHFM8X54_P10 C12T28SOI_LR_DLYHFM8X54_P0)
[06/01 22:26:39  19428s] 
[06/01 22:26:39  19429s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=5:23:50 mem=17217.5M
[06/01 22:26:39  19429s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=5:23:50 mem=17217.5M
[06/01 22:26:39  19429s] Creating Lib Analyzer, finished. 
[06/01 22:26:39  19429s] 
[06/01 22:26:39  19429s] #optDebug: {2, 1.000, 0.8500} {3, 0.810, 0.8500} {4, 0.620, 0.8500} {5, 0.430, 0.8500} {6, 0.051, 0.8500} {7, 0.051, 0.8500} {8, 0.003, 0.8500} {9, 0.003, 0.8500} 
[06/01 22:26:39  19429s] ### Creating LA Mngr. totSessionCpu=5:23:50 mem=17217.5M
[06/01 22:26:39  19429s] ### Creating LA Mngr, finished. totSessionCpu=5:23:50 mem=17217.5M
[06/01 22:26:43  19433s] *info: 1416 io nets excluded
[06/01 22:26:43  19433s] *info: 2 clock nets excluded
[06/01 22:26:43  19433s] *info: 6 special nets excluded.
[06/01 22:26:43  19433s] *info: 1311 multi-driver nets excluded.
[06/01 22:26:43  19433s] *info: 27543 no-driver nets excluded.
[06/01 22:26:44  19434s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.17768.1
[06/01 22:26:44  19434s] PathGroup :  reg2cgate  TargetSlack : 0 
[06/01 22:26:44  19434s] PathGroup :  reg2reg  TargetSlack : 0 
[06/01 22:26:44  19434s] ** GigaOpt Optimizer WNS Slack -21.261 TNS Slack -2430.612 Density 0.05
[06/01 22:26:44  19434s] Optimizer TNS Opt
[06/01 22:26:44  19434s] OptDebug: Start of Optimizer TNS Pass: default* WNS -21.261 TNS -2430.612; reg2cgate* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS - TNS 0.000; all paths WNS -21.261 TNS -2430.612
[06/01 22:26:44  19434s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:17236.6M
[06/01 22:26:45  19434s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:17236.6M
[06/01 22:26:46  19436s] 
[06/01 22:26:46  19436s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=17252.6M) ***
[06/01 22:26:46  19436s] OptDebug: End of Optimizer TNS Pass: default* WNS -21.261 TNS -2430.612; reg2cgate* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS - TNS 0.000; all paths WNS -21.261 TNS -2430.612
[06/01 22:26:46  19436s] **** Begin NDR-Layer Usage Statistics ****
[06/01 22:26:46  19436s] 0 Ndr or Layer constraints added by optimization 
[06/01 22:26:46  19436s] **** End NDR-Layer Usage Statistics ****
[06/01 22:26:46  19436s] 
[06/01 22:26:46  19436s] *** Finish pre-CTS Setup Fixing (cpu=0:00:01.7 real=0:00:02.0 mem=17252.6M) ***
[06/01 22:26:46  19436s] 
[06/01 22:26:46  19436s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.17768.1
[06/01 22:26:47  19437s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.17768.7
[06/01 22:26:47  19437s] *** SetupOpt [finish] : cpu/real = 0:00:45.2/0:00:45.2 (1.0), totSession cpu/real = 5:23:57.5/8:18:22.4 (0.7), mem = 17204.5M
[06/01 22:26:47  19437s] End: GigaOpt Optimization in TNS mode
[06/01 22:26:48  19438s] OPERPROF: Starting spInitSiteArr at level 1, MEM:17192.5M
[06/01 22:26:54  19443s] OPERPROF: Finished spInitSiteArr at level 1, CPU:5.830, REAL:5.813, MEM:17192.5M
[06/01 22:27:01  19451s] -node unspecified                       # enums={N12 N10 N7 N7Plus N6 N5 N3 S11 S10 S8 S7 S5 S4 S3 G7 G5 ICF unspecified}, default=unspecified, private
[06/01 22:27:01  19451s] 
[06/01 22:27:01  19451s] *** Start incrementalPlace ***
[06/01 22:27:01  19451s] User Input Parameters:
[06/01 22:27:01  19451s] - Congestion Driven    : On
[06/01 22:27:01  19451s] - Timing Driven        : On
[06/01 22:27:01  19451s] - Area-Violation Based : On
[06/01 22:27:01  19451s] - Start Rollback Level : -5
[06/01 22:27:01  19451s] - Legalized            : On
[06/01 22:27:01  19451s] - Window Based         : Off
[06/01 22:27:01  19451s] - eDen incr mode       : Off
[06/01 22:27:01  19451s] 
[06/01 22:27:01  19451s] no activity file in design. spp won't run.
[06/01 22:27:01  19451s] Collecting buffer chain nets ...
[06/01 22:27:01  19451s] No Views given, use default active views for adaptive view pruning
[06/01 22:27:01  19451s] SKP will enable view:
[06/01 22:27:01  19451s]   nominal_analysis_view
[06/01 22:27:01  19451s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:17192.5M
[06/01 22:27:01  19451s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.021, MEM:17192.5M
[06/01 22:27:01  19451s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:17192.5M
[06/01 22:27:01  19451s] Starting Early Global Route congestion estimation: mem = 17192.5M
[06/01 22:27:01  19451s] (I)       Started Loading and Dumping File ( Curr Mem: 17192.48 MB )
[06/01 22:27:01  19451s] (I)       Reading DB...
[06/01 22:27:01  19451s] (I)       Read data from FE... (mem=17192.5M)
[06/01 22:27:01  19451s] (I)       Read nodes and places... (mem=17192.5M)
[06/01 22:27:01  19451s] (I)       Done Read nodes and places (cpu=0.060s, mem=17224.4M)
[06/01 22:27:01  19451s] (I)       Read nets... (mem=17224.4M)
[06/01 22:27:01  19451s] (I)       Done Read nets (cpu=0.180s, mem=17258.4M)
[06/01 22:27:01  19451s] (I)       Done Read data from FE (cpu=0.240s, mem=17258.4M)
[06/01 22:27:01  19451s] (I)       before initializing RouteDB syMemory usage = 17258.4 MB
[06/01 22:27:01  19451s] (I)       Honor MSV route constraint: false
[06/01 22:27:01  19451s] (I)       Maximum routing layer  : 9
[06/01 22:27:01  19451s] (I)       Minimum routing layer  : 2
[06/01 22:27:01  19451s] (I)       Supply scale factor H  : 1.00
[06/01 22:27:01  19451s] (I)       Supply scale factor V  : 1.00
[06/01 22:27:01  19451s] (I)       Tracks used by clock wire: 0
[06/01 22:27:01  19451s] (I)       Reverse direction      : 
[06/01 22:27:01  19451s] (I)       Honor partition pin guides: true
[06/01 22:27:01  19451s] (I)       Route selected nets only: false
[06/01 22:27:01  19451s] (I)       Route secondary PG pins: false
[06/01 22:27:01  19451s] (I)       Second PG max fanout   : 2147483647
[06/01 22:27:01  19451s] (I)       Apply function for special wires: true
[06/01 22:27:01  19451s] (I)       Layer by layer blockage reading: true
[06/01 22:27:01  19451s] (I)       Offset calculation fix : true
[06/01 22:27:01  19451s] (I)       Route stripe layer range: 
[06/01 22:27:01  19451s] (I)       Honor partition fences : 
[06/01 22:27:01  19451s] (I)       Honor partition pin    : 
[06/01 22:27:01  19451s] (I)       Honor partition fences with feedthrough: 
[06/01 22:27:01  19451s] (I)       Counted 265475 PG shapes. We will not process PG shapes layer by layer.
[06/01 22:27:01  19451s] (I)       build grid graph
[06/01 22:27:01  19451s] (I)       build grid graph start
[06/01 22:27:01  19451s] [NR-eGR] Track table information for default rule: 
[06/01 22:27:01  19451s] [NR-eGR] M1 has no routable track
[06/01 22:27:01  19451s] [NR-eGR] M2 has single uniform track structure
[06/01 22:27:01  19451s] [NR-eGR] M3 has single uniform track structure
[06/01 22:27:01  19451s] [NR-eGR] M4 has single uniform track structure
[06/01 22:27:01  19451s] [NR-eGR] M5 has single uniform track structure
[06/01 22:27:01  19451s] [NR-eGR] M6 has single uniform track structure
[06/01 22:27:01  19451s] [NR-eGR] IA has single uniform track structure
[06/01 22:27:01  19451s] [NR-eGR] IB has single uniform track structure
[06/01 22:27:01  19451s] [NR-eGR] LB has single uniform track structure
[06/01 22:27:01  19451s] (I)       build grid graph end
[06/01 22:27:01  19451s] (I)       ===========================================================================
[06/01 22:27:01  19451s] (I)       == Report All Rule Vias ==
[06/01 22:27:01  19451s] (I)       ===========================================================================
[06/01 22:27:01  19451s] (I)        Via Rule : (Default)
[06/01 22:27:01  19451s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/01 22:27:01  19451s] (I)       ---------------------------------------------------------------------------
[06/01 22:27:01  19451s] (I)        1    3 : CDS_V12_1x1_VH              7 : CDS_V12_1x2_CENTER       
[06/01 22:27:01  19451s] (I)        2   40 : CDS_V23_1x1_HV             41 : CDS_V23_1x2_CENTER       
[06/01 22:27:01  19451s] (I)        3   95 : CDS_V34_1x1_VH             99 : CDS_V34_1x2_CENTER       
[06/01 22:27:01  19451s] (I)        4  156 : CDS_V45_1x1_HV            157 : CDS_V45_1x2_CENTER       
[06/01 22:27:01  19451s] (I)        5  211 : CDS_V56_1x1_VH            215 : CDS_V56_1x2_CENTER       
[06/01 22:27:01  19451s] (I)        6  271 : CDS_V67_1x1_HH            273 : CDS_V67_1x2_CENTER       
[06/01 22:27:01  19451s] (I)        7  291 : CDS_V78_1x1_HV            292 : CDS_V78_1x2_CENTER       
[06/01 22:27:01  19451s] (I)        8  298 : CDS_V89_1x1_VH            298 : CDS_V89_1x1_VH           
[06/01 22:27:01  19451s] (I)        9    0 : ---                         0 : ---                      
[06/01 22:27:01  19451s] (I)       ===========================================================================
[06/01 22:27:01  19451s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 17258.35 MB )
[06/01 22:27:01  19451s] (I)       Num PG vias on layer 1 : 0
[06/01 22:27:01  19451s] (I)       Num PG vias on layer 2 : 0
[06/01 22:27:01  19451s] (I)       Num PG vias on layer 3 : 0
[06/01 22:27:01  19451s] (I)       Num PG vias on layer 4 : 0
[06/01 22:27:01  19451s] (I)       Num PG vias on layer 5 : 0
[06/01 22:27:01  19451s] (I)       Num PG vias on layer 6 : 0
[06/01 22:27:01  19451s] (I)       Num PG vias on layer 7 : 0
[06/01 22:27:01  19451s] (I)       Num PG vias on layer 8 : 0
[06/01 22:27:01  19451s] (I)       Num PG vias on layer 9 : 0
[06/01 22:27:01  19451s] [NR-eGR] Read 339468 PG shapes
[06/01 22:27:01  19451s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 17258.35 MB )
[06/01 22:27:01  19451s] [NR-eGR] #Routing Blockages  : 0
[06/01 22:27:01  19451s] [NR-eGR] #Instance Blockages : 422738
[06/01 22:27:01  19451s] [NR-eGR] #PG Blockages       : 339468
[06/01 22:27:01  19451s] [NR-eGR] #Bump Blockages     : 0
[06/01 22:27:01  19451s] [NR-eGR] #Boundary Blockages : 0
[06/01 22:27:01  19451s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[06/01 22:27:02  19451s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/01 22:27:02  19451s] (I)       readDataFromPlaceDB
[06/01 22:27:02  19451s] (I)       Read net information..
[06/01 22:27:02  19451s] [NR-eGR] Read numTotalNets=78679  numIgnoredNets=0
[06/01 22:27:02  19451s] (I)       Read testcase time = 0.010 seconds
[06/01 22:27:02  19451s] 
[06/01 22:27:02  19451s] (I)       early_global_route_priority property id does not exist.
[06/01 22:27:02  19451s] (I)       Start initializing grid graph
[06/01 22:27:02  19451s] (I)       !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
[06/01 22:27:02  19451s] (I)       GridGraph is too big, grid merging is triggered
[06/01 22:27:02  19451s] (I)       Orig grid = 12051 x 12051
[06/01 22:27:02  19451s] (I)       New grid = 6026 x 6026
[06/01 22:27:02  19451s] (I)       !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
[06/01 22:27:03  19452s] (I)       End initializing grid graph
[06/01 22:27:03  19452s] (I)       Model blockages into capacity
[06/01 22:27:03  19452s] (I)       Read Num Blocks=762458  Num Prerouted Wires=0  Num CS=0
[06/01 22:27:03  19452s] (I)       Started Modeling ( Curr Mem: 17271.56 MB )
[06/01 22:27:03  19452s] (I)       Started Modeling Layer 1 ( Curr Mem: 17271.56 MB )
[06/01 22:27:03  19452s] (I)       Started Modeling Layer 2 ( Curr Mem: 17271.56 MB )
[06/01 22:27:10  19460s] (I)       Layer 1 (H) : #blockages 254687 : #preroutes 0
[06/01 22:27:10  19460s] (I)       Finished Modeling Layer 2 ( CPU: 7.60 sec, Real: 7.61 sec, Curr Mem: 21492.56 MB )
[06/01 22:27:10  19460s] (I)       Started Modeling Layer 3 ( Curr Mem: 21360.56 MB )
[06/01 22:27:18  19468s] (I)       Layer 2 (V) : #blockages 62886 : #preroutes 0
[06/01 22:27:18  19468s] (I)       Finished Modeling Layer 3 ( CPU: 7.98 sec, Real: 7.99 sec, Curr Mem: 21360.56 MB )
[06/01 22:27:18  19468s] (I)       Started Modeling Layer 4 ( Curr Mem: 21293.56 MB )
[06/01 22:27:23  19473s] (I)       Layer 3 (H) : #blockages 48465 : #preroutes 0
[06/01 22:27:23  19473s] (I)       Finished Modeling Layer 4 ( CPU: 4.58 sec, Real: 4.52 sec, Curr Mem: 21293.56 MB )
[06/01 22:27:23  19473s] (I)       Started Modeling Layer 5 ( Curr Mem: 21285.56 MB )
[06/01 22:27:30  19480s] (I)       Layer 4 (V) : #blockages 257930 : #preroutes 0
[06/01 22:27:30  19480s] (I)       Finished Modeling Layer 5 ( CPU: 7.56 sec, Real: 7.56 sec, Curr Mem: 21285.56 MB )
[06/01 22:27:30  19480s] (I)       Started Modeling Layer 6 ( Curr Mem: 21285.56 MB )
[06/01 22:27:35  19485s] (I)       Layer 5 (H) : #blockages 23850 : #preroutes 0
[06/01 22:27:35  19485s] (I)       Finished Modeling Layer 6 ( CPU: 4.44 sec, Real: 4.43 sec, Curr Mem: 21285.56 MB )
[06/01 22:27:35  19485s] (I)       Started Modeling Layer 7 ( Curr Mem: 21201.56 MB )
[06/01 22:27:36  19485s] (I)       Layer 6 (H) : #blockages 87841 : #preroutes 0
[06/01 22:27:36  19485s] (I)       Finished Modeling Layer 7 ( CPU: 0.62 sec, Real: 0.62 sec, Curr Mem: 21201.56 MB )
[06/01 22:27:36  19485s] (I)       Started Modeling Layer 8 ( Curr Mem: 21113.56 MB )
[06/01 22:27:38  19488s] (I)       Layer 7 (V) : #blockages 23260 : #preroutes 0
[06/01 22:27:38  19488s] (I)       Finished Modeling Layer 8 ( CPU: 2.20 sec, Real: 2.20 sec, Curr Mem: 21113.56 MB )
[06/01 22:27:38  19488s] (I)       Started Modeling Layer 9 ( Curr Mem: 21041.56 MB )
[06/01 22:27:38  19488s] (I)       Layer 8 (H) : #blockages 3539 : #preroutes 0
[06/01 22:27:38  19488s] (I)       Finished Modeling Layer 9 ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 21041.56 MB )
[06/01 22:27:38  19488s] (I)       Finished Modeling ( CPU: 35.37 sec, Real: 35.32 sec, Curr Mem: 21041.56 MB )
[06/01 22:27:38  19488s] (I)       Number of ignored nets = 0
[06/01 22:27:38  19488s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/01 22:27:38  19488s] (I)       Number of clock nets = 2.  Ignored: No
[06/01 22:27:38  19488s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/01 22:27:38  19488s] (I)       Number of special nets = 0.  Ignored: Yes
[06/01 22:27:38  19488s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/01 22:27:38  19488s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/01 22:27:38  19488s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/01 22:27:38  19488s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/01 22:27:38  19488s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/01 22:27:38  19488s] (I)       Before initializing earlyGlobalRoute syMemory usage = 21041.6 MB
[06/01 22:27:38  19488s] (I)       Ndr track 0 does not exist
[06/01 22:27:38  19488s] (I)       Layer1  viaCost=100.00
[06/01 22:27:38  19488s] (I)       Layer2  viaCost=100.00
[06/01 22:27:38  19488s] (I)       Layer3  viaCost=100.00
[06/01 22:27:38  19488s] (I)       Layer4  viaCost=100.00
[06/01 22:27:38  19488s] (I)       Layer5  viaCost=100.00
[06/01 22:27:38  19488s] (I)       Layer6  viaCost=400.00
[06/01 22:27:38  19488s] (I)       Layer7  viaCost=100.00
[06/01 22:27:38  19488s] (I)       Layer8  viaCost=400.00
[06/01 22:27:39  19489s] (I)       ---------------------Grid Graph Info--------------------
[06/01 22:27:39  19489s] (I)       Routing area        : (0, 0) - (14461600, 14461600)
[06/01 22:27:39  19489s] (I)       Core area           : (115008, 115000) - (14346592, 14345800)
[06/01 22:27:39  19489s] (I)       Site width          :   136  (dbu)
[06/01 22:27:39  19489s] (I)       Row height          :  1200  (dbu)
[06/01 22:27:39  19489s] (I)       GCell width         :  2400  (dbu)
[06/01 22:27:39  19489s] (I)       GCell height        :  2400  (dbu)
[06/01 22:27:39  19489s] (I)       Grid                :  6026  6026     9
[06/01 22:27:39  19489s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9
[06/01 22:27:39  19489s] (I)       Vertical capacity   :     0     0  2400     0  2400     0     0  2400     0
[06/01 22:27:39  19489s] (I)       Horizontal capacity :     0  2400     0  2400     0  2400  2400     0  2400
[06/01 22:27:39  19489s] (I)       Default wire width  :    50    50    50    50    50    50   400   400  4000
[06/01 22:27:39  19489s] (I)       Default wire space  :    50    50    50    50    50    50   400   400  2000
[06/01 22:27:39  19489s] (I)       Default wire pitch  :   100   100   100   100   100   100   800   800  6000
[06/01 22:27:39  19489s] (I)       Default pitch size  :   100   100   100   100   100   100   800   800 10000
[06/01 22:27:39  19489s] (I)       First track coord   :     0   100   108   100   108   100   600   608  5000
[06/01 22:27:39  19489s] (I)       Num tracks per GCell: 24.00 24.00 24.00 24.00 24.00 24.00  3.00  3.00  0.24
[06/01 22:27:39  19489s] (I)       Total num of tracks :     0 144615 144615 144615 144615 144615 18077 18076  1446
[06/01 22:27:39  19489s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[06/01 22:27:39  19489s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[06/01 22:27:39  19489s] (I)       --------------------------------------------------------
[06/01 22:27:39  19489s] 
[06/01 22:27:39  19489s] [NR-eGR] ============ Routing rule table ============
[06/01 22:27:39  19489s] [NR-eGR] Rule id: 0  Nets: 77263 
[06/01 22:27:39  19489s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/01 22:27:39  19489s] (I)       Pitch:  L1=100  L2=100  L3=100  L4=100  L5=100  L6=100  L7=800  L8=800  L9=10000
[06/01 22:27:39  19489s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[06/01 22:27:39  19489s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[06/01 22:27:39  19489s] [NR-eGR] ========================================
[06/01 22:27:39  19489s] [NR-eGR] 
[06/01 22:27:39  19489s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/01 22:27:39  19489s] (I)       blocked tracks on layer2 : = 235789884 / 871449990 (27.06%)
[06/01 22:27:39  19489s] (I)       blocked tracks on layer3 : = 23753952 / 871449990 (2.73%)
[06/01 22:27:39  19489s] (I)       blocked tracks on layer4 : = 24090689 / 871449990 (2.76%)
[06/01 22:27:39  19489s] (I)       blocked tracks on layer5 : = 22704340 / 871449990 (2.61%)
[06/01 22:27:39  19489s] (I)       blocked tracks on layer6 : = 22771707 / 871449990 (2.61%)
[06/01 22:27:39  19489s] (I)       blocked tracks on layer7 : = 2950997 / 108932002 (2.71%)
[06/01 22:27:39  19489s] (I)       blocked tracks on layer8 : = 3094313 / 108925976 (2.84%)
[06/01 22:27:39  19489s] (I)       blocked tracks on layer9 : = 55869 / 8713596 (0.64%)
[06/01 22:27:39  19489s] (I)       After initializing earlyGlobalRoute syMemory usage = 23267.2 MB
[06/01 22:27:39  19489s] (I)       Finished Loading and Dumping File ( CPU: 37.94 sec, Real: 37.90 sec, Curr Mem: 23267.19 MB )
[06/01 22:27:39  19489s] (I)       Started Global Routing ( Curr Mem: 22611.19 MB )
[06/01 22:27:39  19489s] (I)       ============= Initialization =============
[06/01 22:27:39  19489s] (I)       totalPins=299946  totalGlobalPin=257328 (85.79%)
[06/01 22:27:39  19489s] (I)       Started Build MST ( Curr Mem: 22600.19 MB )
[06/01 22:27:39  19489s] (I)       Generate topology with single threads
[06/01 22:27:39  19489s] (I)       Finished Build MST ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 22600.19 MB )
[06/01 22:27:41  19491s] (I)       total 2D Cap : 4250785432 = (2447801546 H, 1802983886 V)
[06/01 22:27:43  19493s] [NR-eGR] Layer group 1: route 77263 net(s) in layer range [2, 9]
[06/01 22:27:43  19493s] (I)       ============  Phase 1a Route ============
[06/01 22:27:43  19493s] (I)       Started Phase 1a ( Curr Mem: 22600.19 MB )
[06/01 22:27:44  19494s] (I)       Finished Phase 1a ( CPU: 0.72 sec, Real: 0.72 sec, Curr Mem: 22600.19 MB )
[06/01 22:27:44  19494s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 22600.19 MB )
[06/01 22:27:46  19495s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 39
[06/01 22:27:46  19495s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 1.57 sec, Real: 1.57 sec, Curr Mem: 22600.19 MB )
[06/01 22:27:46  19495s] (I)       Usage: 5529024 = (2693267 H, 2835757 V) = (0.11% H, 0.16% V) = (6.464e+06um H, 6.806e+06um V)
[06/01 22:27:46  19495s] (I)       
[06/01 22:27:46  19496s] (I)       ============  Phase 1b Route ============
[06/01 22:27:46  19496s] (I)       Started Phase 1b ( Curr Mem: 22600.19 MB )
[06/01 22:27:46  19496s] (I)       Finished Phase 1b ( CPU: 0.26 sec, Real: 0.25 sec, Curr Mem: 22600.19 MB )
[06/01 22:27:46  19496s] (I)       Usage: 5529433 = (2693267 H, 2836166 V) = (0.11% H, 0.16% V) = (6.464e+06um H, 6.807e+06um V)
[06/01 22:27:46  19496s] (I)       
[06/01 22:27:46  19496s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.327064e+07um
[06/01 22:27:46  19496s] (I)       ============  Phase 1c Route ============
[06/01 22:27:46  19496s] (I)       Started Phase 1c ( Curr Mem: 22600.19 MB )
[06/01 22:27:46  19496s] (I)       Level2 Grid: 1206 x 1206
[06/01 22:27:47  19496s] (I)       Started Two Level Routing ( Curr Mem: 22600.19 MB )
[06/01 22:27:48  19498s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 22600.19 MB )
[06/01 22:27:48  19498s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.16 sec, Real: 0.17 sec, Curr Mem: 22600.19 MB )
[06/01 22:27:48  19498s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.16 sec, Real: 0.17 sec, Curr Mem: 22600.19 MB )
[06/01 22:27:48  19498s] (I)       Finished Phase 1c ( CPU: 2.18 sec, Real: 2.19 sec, Curr Mem: 22600.19 MB )
[06/01 22:27:48  19498s] (I)       Usage: 5530135 = (2693961 H, 2836174 V) = (0.11% H, 0.16% V) = (6.466e+06um H, 6.807e+06um V)
[06/01 22:27:48  19498s] (I)       
[06/01 22:27:48  19498s] (I)       ============  Phase 1d Route ============
[06/01 22:27:48  19498s] (I)       Started Phase 1d ( Curr Mem: 22600.19 MB )
[06/01 22:27:49  19499s] (I)       Finished Phase 1d ( CPU: 0.33 sec, Real: 0.33 sec, Curr Mem: 22600.19 MB )
[06/01 22:27:49  19499s] (I)       Usage: 5530135 = (2693961 H, 2836174 V) = (0.11% H, 0.16% V) = (6.466e+06um H, 6.807e+06um V)
[06/01 22:27:49  19499s] (I)       
[06/01 22:27:49  19499s] (I)       ============  Phase 1e Route ============
[06/01 22:27:49  19499s] (I)       Started Phase 1e ( Curr Mem: 22600.19 MB )
[06/01 22:27:49  19499s] (I)       Started Legalize Blockage Violations ( Curr Mem: 22600.19 MB )
[06/01 22:27:49  19499s] (I)       Finished Legalize Blockage Violations ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 22600.19 MB )
[06/01 22:27:49  19499s] (I)       Finished Phase 1e ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 22600.19 MB )
[06/01 22:27:49  19499s] (I)       Usage: 5530135 = (2693961 H, 2836174 V) = (0.11% H, 0.16% V) = (6.466e+06um H, 6.807e+06um V)
[06/01 22:27:49  19499s] (I)       
[06/01 22:27:49  19499s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.327232e+07um
[06/01 22:27:49  19499s] [NR-eGR] 
[06/01 22:27:50  19500s] (I)       Current Phase 1l[Initialization] ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 21628.19 MB )
[06/01 22:27:50  19500s] (I)       Run Multi-thread layer assignment with 1 threads
[06/01 22:27:53  19502s] (I)       Finished Phase 1l ( CPU: 3.02 sec, Real: 2.98 sec, Curr Mem: 17162.19 MB )
[06/01 22:27:53  19502s] (I)       ============  Phase 1l Route ============
[06/01 22:27:54  19504s] (I)       
[06/01 22:27:54  19504s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/01 22:27:54  19504s] [NR-eGR]                        OverCon           OverCon            
[06/01 22:27:54  19504s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[06/01 22:27:54  19504s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[06/01 22:27:54  19504s] [NR-eGR] ---------------------------------------------------------------
[06/01 22:27:54  19504s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/01 22:27:54  19504s] [NR-eGR]      M2  (2)        56( 0.00%)         4( 0.00%)   ( 0.00%) 
[06/01 22:27:55  19504s] [NR-eGR]      M3  (3)        12( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/01 22:27:55  19505s] [NR-eGR]      M4  (4)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/01 22:27:55  19505s] [NR-eGR]      M5  (5)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/01 22:27:55  19505s] [NR-eGR]      M6  (6)        11( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/01 22:27:55  19505s] [NR-eGR]      IA  (7)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/01 22:27:56  19506s] [NR-eGR]      IB  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/01 22:27:56  19506s] [NR-eGR]      LB  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/01 22:27:56  19506s] [NR-eGR] ---------------------------------------------------------------
[06/01 22:27:56  19506s] [NR-eGR] Total               82( 0.00%)         4( 0.00%)   ( 0.00%) 
[06/01 22:27:56  19506s] [NR-eGR] 
[06/01 22:27:56  19506s] (I)       Finished Global Routing ( CPU: 16.83 sec, Real: 16.80 sec, Curr Mem: 17162.19 MB )
[06/01 22:27:57  19507s] (I)       total 2D Cap : 4250882881 = (2447868219 H, 1803014662 V)
[06/01 22:28:09  19519s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/01 22:28:09  19519s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/01 22:28:09  19519s] Early Global Route congestion estimation runtime: 68.12 seconds, mem = 18166.6M
[06/01 22:28:09  19519s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:68.120, REAL:68.056, MEM:18166.6M
[06/01 22:28:09  19519s] OPERPROF: Starting HotSpotCal at level 1, MEM:18166.6M
[06/01 22:28:09  19519s] [hotspot] +------------+---------------+---------------+
[06/01 22:28:09  19519s] [hotspot] |            |   max hotspot | total hotspot |
[06/01 22:28:09  19519s] [hotspot] +------------+---------------+---------------+
[06/01 22:28:11  19521s] [hotspot] | normalized |          0.00 |          0.00 |
[06/01 22:28:11  19521s] [hotspot] +------------+---------------+---------------+
[06/01 22:28:11  19521s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/01 22:28:11  19521s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/01 22:28:11  19521s] OPERPROF: Finished HotSpotCal at level 1, CPU:2.040, REAL:2.043, MEM:19073.6M
[06/01 22:28:11  19521s] 
[06/01 22:28:11  19521s] === incrementalPlace Internal Loop 1 ===
[06/01 22:28:11  19521s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[06/01 22:28:11  19521s] OPERPROF: Starting IPInitSPData at level 1, MEM:19073.6M
[06/01 22:28:11  19521s] #spOpts: N=28 minPadR=1.1 
[06/01 22:28:11  19521s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:19073.6M
[06/01 22:34:39  19909s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:387.650, REAL:387.338, MEM:19073.6M
[06/01 22:34:39  19909s] OPERPROF:   Starting post-place ADS at level 2, MEM:19073.6M
[06/01 22:35:01  19932s] ADSU 0.001 -> 0.001. GS 9.600
[06/01 22:35:01  19932s] OPERPROF:   Finished post-place ADS at level 2, CPU:22.820, REAL:22.795, MEM:19342.0M
[06/01 22:35:01  19932s] OPERPROF:   Starting spMPad at level 2, MEM:19342.0M
[06/01 22:35:01  19932s] OPERPROF:     Starting spContextMPad at level 3, MEM:19342.0M
[06/01 22:35:01  19932s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:19342.0M
[06/01 22:35:10  19940s] OPERPROF:   Finished spMPad at level 2, CPU:8.910, REAL:8.917, MEM:19342.0M
[06/01 22:35:17  19947s] OPERPROF:   Starting spInitNetWt at level 2, MEM:19342.0M
[06/01 22:35:17  19947s] no activity file in design. spp won't run.
[06/01 22:35:17  19947s] [spp] 0
[06/01 22:35:17  19947s] [adp] 0:1:1:3
[06/01 22:35:17  19947s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.020, REAL:0.019, MEM:19342.0M
[06/01 22:35:17  19947s] SP #FI/SF FL/PI 0/0 73994/0
[06/01 22:35:17  19947s] OPERPROF: Finished IPInitSPData at level 1, CPU:426.430, REAL:426.094, MEM:19342.0M
[06/01 22:35:17  19947s] PP off. flexM 0
[06/01 22:35:29  19959s] OPERPROF: Starting CDPad at level 1, MEM:19778.0M
[06/01 22:35:29  19959s] 3DP is on.
[06/01 22:35:29  19959s] 3DP OF M2 0.000, M4 0.000. Diff 0
[06/01 22:35:47  19978s] design sh 0.000.
[06/01 22:35:54  19984s] design sh 0.000.
[06/01 22:35:54  19984s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000
[06/01 22:36:13  20003s] design sh 0.000.
[06/01 22:36:13  20003s] CDPadU 0.001 -> 0.001. R=0.001, N=73994, GS=6.000
[06/01 22:36:14  20004s] OPERPROF: Finished CDPad at level 1, CPU:45.350, REAL:45.342, MEM:19769.0M
[06/01 22:36:14  20004s] OPERPROF: Starting InitSKP at level 1, MEM:19769.0M
[06/01 22:36:14  20004s] no activity file in design. spp won't run.
[06/01 22:36:16  20007s] no activity file in design. spp won't run.
[06/01 22:36:21  20012s] *** Finished SKP initialization (cpu=0:00:07.1, real=0:00:07.0)***
[06/01 22:36:21  20012s] OPERPROF: Finished InitSKP at level 1, CPU:7.140, REAL:7.138, MEM:19769.0M
[06/01 22:36:21  20012s] NP #FI/FS/SF FL/PI: 28/3028/0 73994/0
[06/01 22:36:22  20012s] no activity file in design. spp won't run.
[06/01 22:36:22  20012s] 
[06/01 22:36:22  20012s] AB Est...
[06/01 22:36:22  20012s] OPERPROF: Starting npPlace at level 1, MEM:19769.0M
[06/01 22:36:39  20029s] OPERPROF: Finished npPlace at level 1, CPU:17.540, REAL:17.518, MEM:19769.0M
[06/01 22:36:39  20030s] Iteration  7: Skipped, with CDP Off
[06/01 22:36:39  20030s] 
[06/01 22:36:39  20030s] AB Est...
[06/01 22:36:39  20030s] OPERPROF: Starting npPlace at level 1, MEM:19769.0M
[06/01 22:36:57  20047s] OPERPROF: Finished npPlace at level 1, CPU:17.540, REAL:17.511, MEM:19769.0M
[06/01 22:36:57  20047s] Iteration  8: Skipped, with CDP Off
[06/01 22:36:57  20047s] 
[06/01 22:36:57  20047s] AB Est...
[06/01 22:36:57  20047s] OPERPROF: Starting npPlace at level 1, MEM:19769.0M
[06/01 22:37:15  20065s] OPERPROF: Finished npPlace at level 1, CPU:17.470, REAL:17.472, MEM:19769.0M
[06/01 22:37:15  20065s] Iteration  9: Skipped, with CDP Off
[06/01 22:37:15  20065s] OPERPROF: Starting npPlace at level 1, MEM:19769.0M
[06/01 22:37:32  20083s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[06/01 22:37:32  20083s] No instances found in the vector
[06/01 22:37:32  20083s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=19769.0M, DRC: 0)
[06/01 22:37:32  20083s] 0 (out of 0) MH cells were successfully legalized.
[06/01 22:37:36  20086s] Iteration 10: Total net bbox = 1.295e+07 (6.33e+06 6.62e+06)
[06/01 22:37:36  20086s]               Est.  stn bbox = 1.343e+07 (6.60e+06 6.83e+06)
[06/01 22:37:36  20086s]               cpu = 0:00:03.4 real = 0:00:04.0 mem = 19190.1M
[06/01 22:37:36  20086s] OPERPROF: Finished npPlace at level 1, CPU:20.870, REAL:20.838, MEM:19190.1M
[06/01 22:37:36  20086s] OPERPROF: Starting npCallHUMEst at level 1, MEM:19190.1M
[06/01 22:37:36  20086s] Starting Early Global Route rough congestion estimation: mem = 19190.1M
[06/01 22:37:36  20086s] (I)       Started Loading and Dumping File ( Curr Mem: 19190.09 MB )
[06/01 22:37:36  20086s] (I)       Reading DB...
[06/01 22:37:36  20086s] (I)       Read data from FE... (mem=19190.1M)
[06/01 22:37:36  20086s] (I)       Read nodes and places... (mem=19190.1M)
[06/01 22:37:36  20086s] (I)       Done Read nodes and places (cpu=0.050s, mem=19190.1M)
[06/01 22:37:36  20086s] (I)       Read nets... (mem=19190.1M)
[06/01 22:37:36  20086s] (I)       Done Read nets (cpu=0.170s, mem=19190.1M)
[06/01 22:37:36  20086s] (I)       Done Read data from FE (cpu=0.220s, mem=19190.1M)
[06/01 22:37:36  20086s] (I)       before initializing RouteDB syMemory usage = 19190.1 MB
[06/01 22:37:36  20086s] (I)       Print mode             : 2
[06/01 22:37:36  20086s] (I)       Stop if highly congested: false
[06/01 22:37:36  20086s] (I)       Honor MSV route constraint: false
[06/01 22:37:36  20086s] (I)       Maximum routing layer  : 9
[06/01 22:37:36  20086s] (I)       Minimum routing layer  : 2
[06/01 22:37:36  20086s] (I)       Supply scale factor H  : 1.00
[06/01 22:37:36  20086s] (I)       Supply scale factor V  : 1.00
[06/01 22:37:36  20086s] (I)       Tracks used by clock wire: 0
[06/01 22:37:36  20086s] (I)       Reverse direction      : 
[06/01 22:37:36  20086s] (I)       Honor partition pin guides: true
[06/01 22:37:36  20086s] (I)       Route selected nets only: false
[06/01 22:37:36  20086s] (I)       Route secondary PG pins: false
[06/01 22:37:36  20086s] (I)       Second PG max fanout   : 2147483647
[06/01 22:37:36  20086s] (I)       Assign partition pins  : false
[06/01 22:37:36  20086s] (I)       Support large GCell    : true
[06/01 22:37:36  20086s] (I)       Number of rows per GCell: 46
[06/01 22:37:36  20086s] (I)       Max num rows per GCell : 32
[06/01 22:37:36  20086s] (I)       Apply function for special wires: true
[06/01 22:37:36  20086s] (I)       Layer by layer blockage reading: true
[06/01 22:37:36  20086s] (I)       Offset calculation fix : true
[06/01 22:37:36  20086s] (I)       Route stripe layer range: 
[06/01 22:37:36  20086s] (I)       Honor partition fences : 
[06/01 22:37:36  20086s] (I)       Honor partition pin    : 
[06/01 22:37:36  20086s] (I)       Honor partition fences with feedthrough: 
[06/01 22:37:36  20086s] (I)       Counted 265475 PG shapes. We will not process PG shapes layer by layer.
[06/01 22:37:36  20086s] (I)       build grid graph
[06/01 22:37:36  20086s] (I)       build grid graph start
[06/01 22:37:36  20086s] [NR-eGR] Track table information for default rule: 
[06/01 22:37:36  20086s] [NR-eGR] M1 has no routable track
[06/01 22:37:36  20086s] [NR-eGR] M2 has single uniform track structure
[06/01 22:37:36  20086s] [NR-eGR] M3 has single uniform track structure
[06/01 22:37:36  20086s] [NR-eGR] M4 has single uniform track structure
[06/01 22:37:36  20086s] [NR-eGR] M5 has single uniform track structure
[06/01 22:37:36  20086s] [NR-eGR] M6 has single uniform track structure
[06/01 22:37:36  20086s] [NR-eGR] IA has single uniform track structure
[06/01 22:37:36  20086s] [NR-eGR] IB has single uniform track structure
[06/01 22:37:36  20086s] [NR-eGR] LB has single uniform track structure
[06/01 22:37:36  20086s] (I)       build grid graph end
[06/01 22:37:36  20086s] (I)       ===========================================================================
[06/01 22:37:36  20086s] (I)       == Report All Rule Vias ==
[06/01 22:37:36  20086s] (I)       ===========================================================================
[06/01 22:37:36  20086s] (I)        Via Rule : (Default)
[06/01 22:37:36  20086s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/01 22:37:36  20086s] (I)       ---------------------------------------------------------------------------
[06/01 22:37:36  20086s] (I)        1    3 : CDS_V12_1x1_VH              7 : CDS_V12_1x2_CENTER       
[06/01 22:37:36  20086s] (I)        2   40 : CDS_V23_1x1_HV             41 : CDS_V23_1x2_CENTER       
[06/01 22:37:36  20086s] (I)        3   95 : CDS_V34_1x1_VH             99 : CDS_V34_1x2_CENTER       
[06/01 22:37:36  20086s] (I)        4  156 : CDS_V45_1x1_HV            157 : CDS_V45_1x2_CENTER       
[06/01 22:37:36  20086s] (I)        5  211 : CDS_V56_1x1_VH            215 : CDS_V56_1x2_CENTER       
[06/01 22:37:36  20086s] (I)        6  271 : CDS_V67_1x1_HH            273 : CDS_V67_1x2_CENTER       
[06/01 22:37:36  20086s] (I)        7  291 : CDS_V78_1x1_HV            292 : CDS_V78_1x2_CENTER       
[06/01 22:37:36  20086s] (I)        8  298 : CDS_V89_1x1_VH            298 : CDS_V89_1x1_VH           
[06/01 22:37:36  20086s] (I)        9    0 : ---                         0 : ---                      
[06/01 22:37:36  20086s] (I)       ===========================================================================
[06/01 22:37:36  20086s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 19190.09 MB )
[06/01 22:37:36  20086s] (I)       Num PG vias on layer 1 : 0
[06/01 22:37:36  20086s] (I)       Num PG vias on layer 2 : 0
[06/01 22:37:36  20086s] (I)       Num PG vias on layer 3 : 0
[06/01 22:37:36  20086s] (I)       Num PG vias on layer 4 : 0
[06/01 22:37:36  20086s] (I)       Num PG vias on layer 5 : 0
[06/01 22:37:36  20086s] (I)       Num PG vias on layer 6 : 0
[06/01 22:37:36  20086s] (I)       Num PG vias on layer 7 : 0
[06/01 22:37:36  20086s] (I)       Num PG vias on layer 8 : 0
[06/01 22:37:36  20086s] (I)       Num PG vias on layer 9 : 0
[06/01 22:37:36  20086s] [NR-eGR] Read 339468 PG shapes
[06/01 22:37:36  20086s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 19190.09 MB )
[06/01 22:37:36  20086s] [NR-eGR] #Routing Blockages  : 0
[06/01 22:37:36  20086s] [NR-eGR] #Instance Blockages : 422738
[06/01 22:37:36  20086s] [NR-eGR] #PG Blockages       : 339468
[06/01 22:37:36  20086s] [NR-eGR] #Bump Blockages     : 0
[06/01 22:37:36  20086s] [NR-eGR] #Boundary Blockages : 0
[06/01 22:37:36  20086s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[06/01 22:37:36  20086s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/01 22:37:36  20086s] (I)       readDataFromPlaceDB
[06/01 22:37:36  20086s] (I)       Read net information..
[06/01 22:37:36  20086s] [NR-eGR] Read numTotalNets=78679  numIgnoredNets=0
[06/01 22:37:36  20086s] (I)       Read testcase time = 0.010 seconds
[06/01 22:37:36  20086s] 
[06/01 22:37:36  20087s] (I)       early_global_route_priority property id does not exist.
[06/01 22:37:36  20087s] (I)       Start initializing grid graph
[06/01 22:37:36  20087s] (I)       End initializing grid graph
[06/01 22:37:36  20087s] (I)       Model blockages into capacity
[06/01 22:37:36  20087s] (I)       Read Num Blocks=762458  Num Prerouted Wires=0  Num CS=0
[06/01 22:37:36  20087s] (I)       Started Modeling ( Curr Mem: 19190.09 MB )
[06/01 22:37:36  20087s] (I)       Started Modeling Layer 1 ( Curr Mem: 19190.09 MB )
[06/01 22:37:36  20087s] (I)       Started Modeling Layer 2 ( Curr Mem: 19190.09 MB )
[06/01 22:37:37  20087s] (I)       Layer 1 (H) : #blockages 254687 : #preroutes 0
[06/01 22:37:37  20087s] (I)       Finished Modeling Layer 2 ( CPU: 0.34 sec, Real: 0.34 sec, Curr Mem: 19190.09 MB )
[06/01 22:37:37  20087s] (I)       Started Modeling Layer 3 ( Curr Mem: 19190.09 MB )
[06/01 22:37:37  20087s] (I)       Layer 2 (V) : #blockages 62886 : #preroutes 0
[06/01 22:37:37  20087s] (I)       Finished Modeling Layer 3 ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 19190.09 MB )
[06/01 22:37:37  20087s] (I)       Started Modeling Layer 4 ( Curr Mem: 19190.09 MB )
[06/01 22:37:37  20087s] (I)       Layer 3 (H) : #blockages 48465 : #preroutes 0
[06/01 22:37:37  20087s] (I)       Finished Modeling Layer 4 ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 19190.09 MB )
[06/01 22:37:37  20087s] (I)       Started Modeling Layer 5 ( Curr Mem: 19190.09 MB )
[06/01 22:37:37  20088s] (I)       Layer 4 (V) : #blockages 257930 : #preroutes 0
[06/01 22:37:37  20088s] (I)       Finished Modeling Layer 5 ( CPU: 0.30 sec, Real: 0.29 sec, Curr Mem: 19190.09 MB )
[06/01 22:37:37  20088s] (I)       Started Modeling Layer 6 ( Curr Mem: 19190.09 MB )
[06/01 22:37:38  20088s] (I)       Layer 5 (H) : #blockages 23850 : #preroutes 0
[06/01 22:37:38  20088s] (I)       Finished Modeling Layer 6 ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 19190.09 MB )
[06/01 22:37:38  20088s] (I)       Started Modeling Layer 7 ( Curr Mem: 19190.09 MB )
[06/01 22:37:38  20088s] (I)       Layer 6 (H) : #blockages 87841 : #preroutes 0
[06/01 22:37:38  20088s] (I)       Finished Modeling Layer 7 ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 19190.09 MB )
[06/01 22:37:38  20088s] (I)       Started Modeling Layer 8 ( Curr Mem: 19190.09 MB )
[06/01 22:37:38  20088s] (I)       Layer 7 (V) : #blockages 23260 : #preroutes 0
[06/01 22:37:38  20088s] (I)       Finished Modeling Layer 8 ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 19190.09 MB )
[06/01 22:37:38  20088s] (I)       Started Modeling Layer 9 ( Curr Mem: 19190.09 MB )
[06/01 22:37:38  20088s] (I)       Layer 8 (H) : #blockages 3539 : #preroutes 0
[06/01 22:37:38  20088s] (I)       Finished Modeling Layer 9 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 19190.09 MB )
[06/01 22:37:38  20088s] (I)       Finished Modeling ( CPU: 1.53 sec, Real: 1.52 sec, Curr Mem: 19190.09 MB )
[06/01 22:37:38  20088s] (I)       Number of ignored nets = 0
[06/01 22:37:38  20088s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/01 22:37:38  20088s] (I)       Number of clock nets = 2.  Ignored: No
[06/01 22:37:38  20088s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/01 22:37:38  20088s] (I)       Number of special nets = 0.  Ignored: Yes
[06/01 22:37:38  20088s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/01 22:37:38  20088s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/01 22:37:38  20088s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/01 22:37:38  20088s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/01 22:37:38  20088s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/01 22:37:38  20088s] (I)       Before initializing earlyGlobalRoute syMemory usage = 19190.1 MB
[06/01 22:37:38  20088s] (I)       Ndr track 0 does not exist
[06/01 22:37:38  20088s] (I)       Layer1  viaCost=100.00
[06/01 22:37:38  20088s] (I)       Layer2  viaCost=100.00
[06/01 22:37:38  20088s] (I)       Layer3  viaCost=100.00
[06/01 22:37:38  20088s] (I)       Layer4  viaCost=100.00
[06/01 22:37:38  20088s] (I)       Layer5  viaCost=100.00
[06/01 22:37:38  20088s] (I)       Layer6  viaCost=400.00
[06/01 22:37:38  20088s] (I)       Layer7  viaCost=100.00
[06/01 22:37:38  20088s] (I)       Layer8  viaCost=400.00
[06/01 22:37:38  20088s] (I)       ---------------------Grid Graph Info--------------------
[06/01 22:37:38  20088s] (I)       Routing area        : (0, 0) - (14461600, 14461600)
[06/01 22:37:38  20088s] (I)       Core area           : (115008, 115000) - (14346592, 14345800)
[06/01 22:37:38  20088s] (I)       Site width          :   136  (dbu)
[06/01 22:37:38  20088s] (I)       Row height          :  1200  (dbu)
[06/01 22:37:38  20088s] (I)       GCell width         : 38400  (dbu)
[06/01 22:37:38  20088s] (I)       GCell height        : 38400  (dbu)
[06/01 22:37:38  20088s] (I)       Grid                :   377   377     9
[06/01 22:37:38  20088s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9
[06/01 22:37:38  20088s] (I)       Vertical capacity   :     0     0 38400     0 38400     0     0 38400     0
[06/01 22:37:38  20088s] (I)       Horizontal capacity :     0 38400     0 38400     0 38400 38400     0 38400
[06/01 22:37:38  20088s] (I)       Default wire width  :    50    50    50    50    50    50   400   400  4000
[06/01 22:37:38  20088s] (I)       Default wire space  :    50    50    50    50    50    50   400   400  2000
[06/01 22:37:38  20088s] (I)       Default wire pitch  :   100   100   100   100   100   100   800   800  6000
[06/01 22:37:38  20088s] (I)       Default pitch size  :   100   100   100   100   100   100   800   800 10000
[06/01 22:37:38  20088s] (I)       First track coord   :     0   100   108   100   108   100   600   608  5000
[06/01 22:37:38  20088s] (I)       Num tracks per GCell: 384.00 384.00 384.00 384.00 384.00 384.00 48.00 48.00  3.84
[06/01 22:37:38  20088s] (I)       Total num of tracks :     0 144615 144615 144615 144615 144615 18077 18076  1446
[06/01 22:37:38  20088s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[06/01 22:37:38  20088s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[06/01 22:37:38  20088s] (I)       --------------------------------------------------------
[06/01 22:37:38  20088s] 
[06/01 22:37:38  20088s] [NR-eGR] ============ Routing rule table ============
[06/01 22:37:38  20088s] [NR-eGR] Rule id: 0  Nets: 77263 
[06/01 22:37:38  20088s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/01 22:37:38  20088s] (I)       Pitch:  L1=100  L2=100  L3=100  L4=100  L5=100  L6=100  L7=800  L8=800  L9=10000
[06/01 22:37:38  20088s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[06/01 22:37:38  20088s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[06/01 22:37:38  20088s] [NR-eGR] ========================================
[06/01 22:37:38  20088s] [NR-eGR] 
[06/01 22:37:38  20088s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/01 22:37:38  20088s] (I)       blocked tracks on layer2 : = 14984590 / 54519855 (27.48%)
[06/01 22:37:38  20088s] (I)       blocked tracks on layer3 : = 1776271 / 54519855 (3.26%)
[06/01 22:37:38  20088s] (I)       blocked tracks on layer4 : = 1759109 / 54519855 (3.23%)
[06/01 22:37:38  20088s] (I)       blocked tracks on layer5 : = 1683768 / 54519855 (3.09%)
[06/01 22:37:38  20088s] (I)       blocked tracks on layer6 : = 1673269 / 54519855 (3.07%)
[06/01 22:37:38  20088s] (I)       blocked tracks on layer7 : = 211918 / 6815029 (3.11%)
[06/01 22:37:38  20088s] (I)       blocked tracks on layer8 : = 220832 / 6814652 (3.24%)
[06/01 22:37:38  20088s] (I)       blocked tracks on layer9 : = 6629 / 545142 (1.22%)
[06/01 22:37:38  20088s] (I)       After initializing earlyGlobalRoute syMemory usage = 19190.1 MB
[06/01 22:37:38  20088s] (I)       Finished Loading and Dumping File ( CPU: 1.95 sec, Real: 1.96 sec, Curr Mem: 19190.09 MB )
[06/01 22:37:38  20088s] (I)       ============= Initialization =============
[06/01 22:37:38  20088s] (I)       numLocalWires=371522  numGlobalNetBranches=101974  numLocalNetBranches=83880
[06/01 22:37:38  20088s] (I)       totalPins=299946  totalGlobalPin=64059 (21.36%)
[06/01 22:37:38  20088s] (I)       Started Build MST ( Curr Mem: 19190.09 MB )
[06/01 22:37:38  20088s] (I)       Generate topology with single threads
[06/01 22:37:38  20088s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 19190.09 MB )
[06/01 22:37:38  20088s] (I)       total 2D Cap : 265833073 = (153070954 H, 112762119 V)
[06/01 22:37:38  20088s] (I)       ============  Phase 1a Route ============
[06/01 22:37:38  20088s] (I)       Started Phase 1a ( Curr Mem: 19190.09 MB )
[06/01 22:37:38  20088s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 19190.09 MB )
[06/01 22:37:38  20088s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 19190.09 MB )
[06/01 22:37:38  20088s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[06/01 22:37:38  20088s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 19190.09 MB )
[06/01 22:37:38  20088s] (I)       Usage: 339429 = (165275 H, 174154 V) = (0.11% H, 0.15% V) = (6.347e+06um H, 6.688e+06um V)
[06/01 22:37:38  20088s] (I)       
[06/01 22:37:38  20088s] (I)       ============  Phase 1b Route ============
[06/01 22:37:38  20088s] (I)       Usage: 339429 = (165275 H, 174154 V) = (0.11% H, 0.15% V) = (6.347e+06um H, 6.688e+06um V)
[06/01 22:37:38  20088s] (I)       
[06/01 22:37:38  20088s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[06/01 22:37:38  20088s] 
[06/01 22:37:38  20088s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/01 22:37:38  20088s] Finished Early Global Route rough congestion estimation: mem = 19151.1M
[06/01 22:37:38  20088s] OPERPROF: Finished npCallHUMEst at level 1, CPU:2.050, REAL:2.066, MEM:19151.1M
[06/01 22:37:38  20088s] earlyGlobalRoute rough estimation gcell size 46 row height
[06/01 22:37:38  20088s] OPERPROF: Starting CDPad at level 1, MEM:19151.1M
[06/01 22:37:45  20096s] CDPadU 0.001 -> 0.001. R=0.001, N=73994, GS=58.800
[06/01 22:37:47  20097s] OPERPROF: Finished CDPad at level 1, CPU:8.970, REAL:8.971, MEM:19151.1M
[06/01 22:37:47  20097s] no activity file in design. spp won't run.
[06/01 22:37:47  20097s] NP #FI/FS/SF FL/PI: 28/3028/0 73994/0
[06/01 22:37:47  20097s] no activity file in design. spp won't run.
[06/01 22:37:47  20098s] OPERPROF: Starting npPlace at level 1, MEM:19151.1M
[06/01 22:38:05  20115s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[06/01 22:38:05  20115s] No instances found in the vector
[06/01 22:38:05  20115s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=19151.1M, DRC: 0)
[06/01 22:38:05  20115s] 0 (out of 0) MH cells were successfully legalized.
[06/01 22:38:06  20117s] OPERPROF: Finished npPlace at level 1, CPU:18.930, REAL:18.910, MEM:17646.0M
[06/01 22:38:06  20117s] no activity file in design. spp won't run.
[06/01 22:38:06  20117s] NP #FI/FS/SF FL/PI: 28/3028/0 73994/0
[06/01 22:38:07  20117s] no activity file in design. spp won't run.
[06/01 22:38:07  20117s] OPERPROF: Starting npPlace at level 1, MEM:17646.0M
[06/01 22:38:24  20135s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[06/01 22:38:24  20135s] No instances found in the vector
[06/01 22:38:24  20135s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=17646.0M, DRC: 0)
[06/01 22:38:24  20135s] 0 (out of 0) MH cells were successfully legalized.
[06/01 22:38:29  20139s] Iteration 11: Total net bbox = 1.287e+07 (6.30e+06 6.58e+06)
[06/01 22:38:29  20139s]               Est.  stn bbox = 1.335e+07 (6.56e+06 6.78e+06)
[06/01 22:38:29  20139s]               cpu = 0:00:04.7 real = 0:00:05.0 mem = 17643.0M
[06/01 22:38:29  20139s] OPERPROF: Finished npPlace at level 1, CPU:22.090, REAL:22.079, MEM:17643.0M
[06/01 22:38:29  20140s] no activity file in design. spp won't run.
[06/01 22:38:29  20140s] NP #FI/FS/SF FL/PI: 28/3028/0 73994/0
[06/01 22:38:29  20140s] no activity file in design. spp won't run.
[06/01 22:38:30  20140s] OPERPROF: Starting npPlace at level 1, MEM:17594.0M
[06/01 22:38:47  20157s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[06/01 22:38:47  20157s] No instances found in the vector
[06/01 22:38:47  20157s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=17658.0M, DRC: 0)
[06/01 22:38:47  20157s] 0 (out of 0) MH cells were successfully legalized.
[06/01 22:38:56  20167s] Iteration 12: Total net bbox = 1.287e+07 (6.29e+06 6.58e+06)
[06/01 22:38:56  20167s]               Est.  stn bbox = 1.335e+07 (6.57e+06 6.79e+06)
[06/01 22:38:56  20167s]               cpu = 0:00:09.2 real = 0:00:09.0 mem = 17651.0M
[06/01 22:38:56  20167s] OPERPROF: Finished npPlace at level 1, CPU:26.620, REAL:26.631, MEM:17651.0M
[06/01 22:38:56  20167s] OPERPROF: Starting npCallHUMEst at level 1, MEM:17651.0M
[06/01 22:38:56  20167s] Starting Early Global Route rough congestion estimation: mem = 17651.0M
[06/01 22:38:56  20167s] (I)       Started Loading and Dumping File ( Curr Mem: 17650.96 MB )
[06/01 22:38:56  20167s] (I)       Reading DB...
[06/01 22:38:56  20167s] (I)       Read data from FE... (mem=17651.0M)
[06/01 22:38:56  20167s] (I)       Read nodes and places... (mem=17651.0M)
[06/01 22:38:57  20167s] (I)       Done Read nodes and places (cpu=0.060s, mem=17651.0M)
[06/01 22:38:57  20167s] (I)       Read nets... (mem=17651.0M)
[06/01 22:38:57  20167s] (I)       Done Read nets (cpu=0.170s, mem=17651.0M)
[06/01 22:38:57  20167s] (I)       Done Read data from FE (cpu=0.240s, mem=17651.0M)
[06/01 22:38:57  20167s] (I)       before initializing RouteDB syMemory usage = 17651.0 MB
[06/01 22:38:57  20167s] (I)       Print mode             : 2
[06/01 22:38:57  20167s] (I)       Stop if highly congested: false
[06/01 22:38:57  20167s] (I)       Honor MSV route constraint: false
[06/01 22:38:57  20167s] (I)       Maximum routing layer  : 9
[06/01 22:38:57  20167s] (I)       Minimum routing layer  : 2
[06/01 22:38:57  20167s] (I)       Supply scale factor H  : 1.00
[06/01 22:38:57  20167s] (I)       Supply scale factor V  : 1.00
[06/01 22:38:57  20167s] (I)       Tracks used by clock wire: 0
[06/01 22:38:57  20167s] (I)       Reverse direction      : 
[06/01 22:38:57  20167s] (I)       Honor partition pin guides: true
[06/01 22:38:57  20167s] (I)       Route selected nets only: false
[06/01 22:38:57  20167s] (I)       Route secondary PG pins: false
[06/01 22:38:57  20167s] (I)       Second PG max fanout   : 2147483647
[06/01 22:38:57  20167s] (I)       Assign partition pins  : false
[06/01 22:38:57  20167s] (I)       Support large GCell    : true
[06/01 22:38:57  20167s] (I)       Number of rows per GCell: 12
[06/01 22:38:57  20167s] (I)       Max num rows per GCell : 32
[06/01 22:38:57  20167s] (I)       Apply function for special wires: true
[06/01 22:38:57  20167s] (I)       Layer by layer blockage reading: true
[06/01 22:38:57  20167s] (I)       Offset calculation fix : true
[06/01 22:38:57  20167s] (I)       Route stripe layer range: 
[06/01 22:38:57  20167s] (I)       Honor partition fences : 
[06/01 22:38:57  20167s] (I)       Honor partition pin    : 
[06/01 22:38:57  20167s] (I)       Honor partition fences with feedthrough: 
[06/01 22:38:57  20167s] (I)       Counted 265475 PG shapes. We will not process PG shapes layer by layer.
[06/01 22:38:57  20167s] (I)       build grid graph
[06/01 22:38:57  20167s] (I)       build grid graph start
[06/01 22:38:57  20167s] [NR-eGR] Track table information for default rule: 
[06/01 22:38:57  20167s] [NR-eGR] M1 has no routable track
[06/01 22:38:57  20167s] [NR-eGR] M2 has single uniform track structure
[06/01 22:38:57  20167s] [NR-eGR] M3 has single uniform track structure
[06/01 22:38:57  20167s] [NR-eGR] M4 has single uniform track structure
[06/01 22:38:57  20167s] [NR-eGR] M5 has single uniform track structure
[06/01 22:38:57  20167s] [NR-eGR] M6 has single uniform track structure
[06/01 22:38:57  20167s] [NR-eGR] IA has single uniform track structure
[06/01 22:38:57  20167s] [NR-eGR] IB has single uniform track structure
[06/01 22:38:57  20167s] [NR-eGR] LB has single uniform track structure
[06/01 22:38:57  20167s] (I)       build grid graph end
[06/01 22:38:57  20167s] (I)       ===========================================================================
[06/01 22:38:57  20167s] (I)       == Report All Rule Vias ==
[06/01 22:38:57  20167s] (I)       ===========================================================================
[06/01 22:38:57  20167s] (I)        Via Rule : (Default)
[06/01 22:38:57  20167s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/01 22:38:57  20167s] (I)       ---------------------------------------------------------------------------
[06/01 22:38:57  20167s] (I)        1    3 : CDS_V12_1x1_VH              7 : CDS_V12_1x2_CENTER       
[06/01 22:38:57  20167s] (I)        2   40 : CDS_V23_1x1_HV             41 : CDS_V23_1x2_CENTER       
[06/01 22:38:57  20167s] (I)        3   95 : CDS_V34_1x1_VH             99 : CDS_V34_1x2_CENTER       
[06/01 22:38:57  20167s] (I)        4  156 : CDS_V45_1x1_HV            157 : CDS_V45_1x2_CENTER       
[06/01 22:38:57  20167s] (I)        5  211 : CDS_V56_1x1_VH            215 : CDS_V56_1x2_CENTER       
[06/01 22:38:57  20167s] (I)        6  271 : CDS_V67_1x1_HH            273 : CDS_V67_1x2_CENTER       
[06/01 22:38:57  20167s] (I)        7  291 : CDS_V78_1x1_HV            292 : CDS_V78_1x2_CENTER       
[06/01 22:38:57  20167s] (I)        8  298 : CDS_V89_1x1_VH            298 : CDS_V89_1x1_VH           
[06/01 22:38:57  20167s] (I)        9    0 : ---                         0 : ---                      
[06/01 22:38:57  20167s] (I)       ===========================================================================
[06/01 22:38:57  20167s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 17650.96 MB )
[06/01 22:38:57  20167s] (I)       Num PG vias on layer 1 : 0
[06/01 22:38:57  20167s] (I)       Num PG vias on layer 2 : 0
[06/01 22:38:57  20167s] (I)       Num PG vias on layer 3 : 0
[06/01 22:38:57  20167s] (I)       Num PG vias on layer 4 : 0
[06/01 22:38:57  20167s] (I)       Num PG vias on layer 5 : 0
[06/01 22:38:57  20167s] (I)       Num PG vias on layer 6 : 0
[06/01 22:38:57  20167s] (I)       Num PG vias on layer 7 : 0
[06/01 22:38:57  20167s] (I)       Num PG vias on layer 8 : 0
[06/01 22:38:57  20167s] (I)       Num PG vias on layer 9 : 0
[06/01 22:38:57  20167s] [NR-eGR] Read 339468 PG shapes
[06/01 22:38:57  20167s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 17650.96 MB )
[06/01 22:38:57  20167s] [NR-eGR] #Routing Blockages  : 0
[06/01 22:38:57  20167s] [NR-eGR] #Instance Blockages : 422738
[06/01 22:38:57  20167s] [NR-eGR] #PG Blockages       : 339468
[06/01 22:38:57  20167s] [NR-eGR] #Bump Blockages     : 0
[06/01 22:38:57  20167s] [NR-eGR] #Boundary Blockages : 0
[06/01 22:38:57  20167s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[06/01 22:38:57  20167s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/01 22:38:57  20167s] (I)       readDataFromPlaceDB
[06/01 22:38:57  20167s] (I)       Read net information..
[06/01 22:38:57  20167s] [NR-eGR] Read numTotalNets=78679  numIgnoredNets=0
[06/01 22:38:57  20167s] (I)       Read testcase time = 0.020 seconds
[06/01 22:38:57  20167s] 
[06/01 22:38:57  20167s] (I)       early_global_route_priority property id does not exist.
[06/01 22:38:57  20167s] (I)       Start initializing grid graph
[06/01 22:38:57  20167s] (I)       End initializing grid graph
[06/01 22:38:57  20167s] (I)       Model blockages into capacity
[06/01 22:38:57  20167s] (I)       Read Num Blocks=762458  Num Prerouted Wires=0  Num CS=0
[06/01 22:38:57  20167s] (I)       Started Modeling ( Curr Mem: 17650.96 MB )
[06/01 22:38:57  20167s] (I)       Started Modeling Layer 1 ( Curr Mem: 17650.96 MB )
[06/01 22:38:57  20167s] (I)       Started Modeling Layer 2 ( Curr Mem: 17650.96 MB )
[06/01 22:38:58  20168s] (I)       Layer 1 (H) : #blockages 254687 : #preroutes 0
[06/01 22:38:58  20168s] (I)       Finished Modeling Layer 2 ( CPU: 1.20 sec, Real: 1.19 sec, Curr Mem: 17650.96 MB )
[06/01 22:38:58  20168s] (I)       Started Modeling Layer 3 ( Curr Mem: 17650.96 MB )
[06/01 22:38:59  20169s] (I)       Layer 2 (V) : #blockages 62886 : #preroutes 0
[06/01 22:38:59  20169s] (I)       Finished Modeling Layer 3 ( CPU: 0.75 sec, Real: 0.76 sec, Curr Mem: 17650.96 MB )
[06/01 22:38:59  20169s] (I)       Started Modeling Layer 4 ( Curr Mem: 17650.96 MB )
[06/01 22:39:00  20170s] (I)       Layer 3 (H) : #blockages 48465 : #preroutes 0
[06/01 22:39:00  20170s] (I)       Finished Modeling Layer 4 ( CPU: 0.70 sec, Real: 0.70 sec, Curr Mem: 17650.96 MB )
[06/01 22:39:00  20170s] (I)       Started Modeling Layer 5 ( Curr Mem: 17637.96 MB )
[06/01 22:39:00  20171s] (I)       Layer 4 (V) : #blockages 257930 : #preroutes 0
[06/01 22:39:00  20171s] (I)       Finished Modeling Layer 5 ( CPU: 0.78 sec, Real: 0.77 sec, Curr Mem: 17637.96 MB )
[06/01 22:39:00  20171s] (I)       Started Modeling Layer 6 ( Curr Mem: 17637.96 MB )
[06/01 22:39:01  20171s] (I)       Layer 5 (H) : #blockages 23850 : #preroutes 0
[06/01 22:39:01  20171s] (I)       Finished Modeling Layer 6 ( CPU: 0.68 sec, Real: 0.69 sec, Curr Mem: 17637.96 MB )
[06/01 22:39:01  20171s] (I)       Started Modeling Layer 7 ( Curr Mem: 17637.96 MB )
[06/01 22:39:01  20171s] (I)       Layer 6 (H) : #blockages 87841 : #preroutes 0
[06/01 22:39:01  20171s] (I)       Finished Modeling Layer 7 ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 17637.96 MB )
[06/01 22:39:01  20171s] (I)       Started Modeling Layer 8 ( Curr Mem: 17637.96 MB )
[06/01 22:39:01  20172s] (I)       Layer 7 (V) : #blockages 23260 : #preroutes 0
[06/01 22:39:01  20172s] (I)       Finished Modeling Layer 8 ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 17637.96 MB )
[06/01 22:39:01  20172s] (I)       Started Modeling Layer 9 ( Curr Mem: 17637.96 MB )
[06/01 22:39:01  20172s] (I)       Layer 8 (H) : #blockages 3539 : #preroutes 0
[06/01 22:39:01  20172s] (I)       Finished Modeling Layer 9 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 17637.96 MB )
[06/01 22:39:01  20172s] (I)       Finished Modeling ( CPU: 4.35 sec, Real: 4.35 sec, Curr Mem: 17637.96 MB )
[06/01 22:39:01  20172s] (I)       Number of ignored nets = 0
[06/01 22:39:01  20172s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/01 22:39:01  20172s] (I)       Number of clock nets = 2.  Ignored: No
[06/01 22:39:01  20172s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/01 22:39:01  20172s] (I)       Number of special nets = 0.  Ignored: Yes
[06/01 22:39:01  20172s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/01 22:39:01  20172s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/01 22:39:01  20172s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/01 22:39:01  20172s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/01 22:39:01  20172s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/01 22:39:01  20172s] (I)       Before initializing earlyGlobalRoute syMemory usage = 17638.0 MB
[06/01 22:39:01  20172s] (I)       Ndr track 0 does not exist
[06/01 22:39:01  20172s] (I)       Layer1  viaCost=100.00
[06/01 22:39:01  20172s] (I)       Layer2  viaCost=100.00
[06/01 22:39:01  20172s] (I)       Layer3  viaCost=100.00
[06/01 22:39:01  20172s] (I)       Layer4  viaCost=100.00
[06/01 22:39:01  20172s] (I)       Layer5  viaCost=100.00
[06/01 22:39:01  20172s] (I)       Layer6  viaCost=400.00
[06/01 22:39:01  20172s] (I)       Layer7  viaCost=100.00
[06/01 22:39:01  20172s] (I)       Layer8  viaCost=400.00
[06/01 22:39:01  20172s] (I)       ---------------------Grid Graph Info--------------------
[06/01 22:39:01  20172s] (I)       Routing area        : (0, 0) - (14461600, 14461600)
[06/01 22:39:01  20172s] (I)       Core area           : (115008, 115000) - (14346592, 14345800)
[06/01 22:39:01  20172s] (I)       Site width          :   136  (dbu)
[06/01 22:39:01  20172s] (I)       Row height          :  1200  (dbu)
[06/01 22:39:01  20172s] (I)       GCell width         : 14400  (dbu)
[06/01 22:39:01  20172s] (I)       GCell height        : 14400  (dbu)
[06/01 22:39:01  20172s] (I)       Grid                :  1005  1005     9
[06/01 22:39:01  20172s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9
[06/01 22:39:01  20172s] (I)       Vertical capacity   :     0     0 14400     0 14400     0     0 14400     0
[06/01 22:39:01  20172s] (I)       Horizontal capacity :     0 14400     0 14400     0 14400 14400     0 14400
[06/01 22:39:01  20172s] (I)       Default wire width  :    50    50    50    50    50    50   400   400  4000
[06/01 22:39:01  20172s] (I)       Default wire space  :    50    50    50    50    50    50   400   400  2000
[06/01 22:39:01  20172s] (I)       Default wire pitch  :   100   100   100   100   100   100   800   800  6000
[06/01 22:39:01  20172s] (I)       Default pitch size  :   100   100   100   100   100   100   800   800 10000
[06/01 22:39:01  20172s] (I)       First track coord   :     0   100   108   100   108   100   600   608  5000
[06/01 22:39:01  20172s] (I)       Num tracks per GCell: 144.00 144.00 144.00 144.00 144.00 144.00 18.00 18.00  1.44
[06/01 22:39:01  20172s] (I)       Total num of tracks :     0 144615 144615 144615 144615 144615 18077 18076  1446
[06/01 22:39:01  20172s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[06/01 22:39:01  20172s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[06/01 22:39:01  20172s] (I)       --------------------------------------------------------
[06/01 22:39:01  20172s] 
[06/01 22:39:01  20172s] [NR-eGR] ============ Routing rule table ============
[06/01 22:39:01  20172s] [NR-eGR] Rule id: 0  Nets: 77263 
[06/01 22:39:01  20172s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/01 22:39:01  20172s] (I)       Pitch:  L1=100  L2=100  L3=100  L4=100  L5=100  L6=100  L7=800  L8=800  L9=10000
[06/01 22:39:01  20172s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[06/01 22:39:01  20172s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[06/01 22:39:01  20172s] [NR-eGR] ========================================
[06/01 22:39:01  20172s] [NR-eGR] 
[06/01 22:39:01  20172s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/01 22:39:01  20172s] (I)       blocked tracks on layer2 : = 39660872 / 145338075 (27.29%)
[06/01 22:39:01  20172s] (I)       blocked tracks on layer3 : = 4456170 / 145338075 (3.07%)
[06/01 22:39:01  20172s] (I)       blocked tracks on layer4 : = 4411232 / 145338075 (3.04%)
[06/01 22:39:01  20172s] (I)       blocked tracks on layer5 : = 4249266 / 145338075 (2.92%)
[06/01 22:39:01  20172s] (I)       blocked tracks on layer6 : = 4198238 / 145338075 (2.89%)
[06/01 22:39:01  20172s] (I)       blocked tracks on layer7 : = 529740 / 18167385 (2.92%)
[06/01 22:39:01  20172s] (I)       blocked tracks on layer8 : = 549634 / 18166380 (3.03%)
[06/01 22:39:01  20172s] (I)       blocked tracks on layer9 : = 13844 / 1453230 (0.95%)
[06/01 22:39:01  20172s] (I)       After initializing earlyGlobalRoute syMemory usage = 17638.0 MB
[06/01 22:39:01  20172s] (I)       Finished Loading and Dumping File ( CPU: 4.85 sec, Real: 4.85 sec, Curr Mem: 17637.96 MB )
[06/01 22:39:01  20172s] (I)       ============= Initialization =============
[06/01 22:39:01  20172s] (I)       numLocalWires=329387  numGlobalNetBranches=102040  numLocalNetBranches=62780
[06/01 22:39:01  20172s] (I)       totalPins=299946  totalGlobalPin=92420 (30.81%)
[06/01 22:39:01  20172s] (I)       Started Build MST ( Curr Mem: 17637.96 MB )
[06/01 22:39:01  20172s] (I)       Generate topology with single threads
[06/01 22:39:01  20172s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 17637.96 MB )
[06/01 22:39:01  20172s] (I)       total 2D Cap : 708757271 = (408124158 H, 300633113 V)
[06/01 22:39:01  20172s] (I)       ============  Phase 1a Route ============
[06/01 22:39:01  20172s] (I)       Started Phase 1a ( Curr Mem: 17637.96 MB )
[06/01 22:39:01  20172s] (I)       Finished Phase 1a ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 17637.96 MB )
[06/01 22:39:01  20172s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 17637.96 MB )
[06/01 22:39:01  20172s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[06/01 22:39:01  20172s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 17637.96 MB )
[06/01 22:39:01  20172s] (I)       Usage: 902414 = (440369 H, 462045 V) = (0.11% H, 0.15% V) = (6.341e+06um H, 6.653e+06um V)
[06/01 22:39:01  20172s] (I)       
[06/01 22:39:02  20172s] (I)       ============  Phase 1b Route ============
[06/01 22:39:02  20172s] (I)       Usage: 902414 = (440369 H, 462045 V) = (0.11% H, 0.15% V) = (6.341e+06um H, 6.653e+06um V)
[06/01 22:39:02  20172s] (I)       
[06/01 22:39:02  20172s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[06/01 22:39:02  20172s] 
[06/01 22:39:02  20172s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/01 22:39:02  20172s] Finished Early Global Route rough congestion estimation: mem = 17638.0M
[06/01 22:39:02  20172s] OPERPROF: Finished npCallHUMEst at level 1, CPU:5.100, REAL:5.100, MEM:17638.0M
[06/01 22:39:02  20172s] earlyGlobalRoute rough estimation gcell size 12 row height
[06/01 22:39:02  20172s] OPERPROF: Starting CDPad at level 1, MEM:17638.0M
[06/01 22:39:13  20183s] CDPadU 0.001 -> 0.001. R=0.001, N=73994, GS=18.000
[06/01 22:39:14  20185s] OPERPROF: Finished CDPad at level 1, CPU:12.800, REAL:12.803, MEM:17638.0M
[06/01 22:39:14  20185s] no activity file in design. spp won't run.
[06/01 22:39:14  20185s] NP #FI/FS/SF FL/PI: 28/3028/0 73994/0
[06/01 22:39:15  20185s] no activity file in design. spp won't run.
[06/01 22:39:15  20185s] OPERPROF: Starting npPlace at level 1, MEM:17638.0M
[06/01 22:39:32  20203s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[06/01 22:39:32  20203s] No instances found in the vector
[06/01 22:39:32  20203s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=17638.0M, DRC: 0)
[06/01 22:39:32  20203s] 0 (out of 0) MH cells were successfully legalized.
[06/01 22:39:34  20204s] OPERPROF: Finished npPlace at level 1, CPU:18.970, REAL:18.963, MEM:17666.0M
[06/01 22:39:34  20204s] no activity file in design. spp won't run.
[06/01 22:39:34  20204s] NP #FI/FS/SF FL/PI: 28/3028/0 73994/0
[06/01 22:39:34  20204s] no activity file in design. spp won't run.
[06/01 22:39:35  20205s] OPERPROF: Starting npPlace at level 1, MEM:17666.0M
[06/01 22:39:52  20222s] Legalizing MH Cells... 0 / 0 / 0 (level 11)
[06/01 22:39:52  20222s] No instances found in the vector
[06/01 22:39:52  20222s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=17666.0M, DRC: 0)
[06/01 22:39:52  20222s] 0 (out of 0) MH cells were successfully legalized.
[06/01 22:40:09  20239s] Iteration 13: Total net bbox = 1.294e+07 (6.33e+06 6.62e+06)
[06/01 22:40:09  20239s]               Est.  stn bbox = 1.344e+07 (6.60e+06 6.83e+06)
[06/01 22:40:09  20239s]               cpu = 0:00:16.8 real = 0:00:17.0 mem = 17660.0M
[06/01 22:40:09  20239s] OPERPROF: Finished npPlace at level 1, CPU:34.080, REAL:34.083, MEM:17660.0M
[06/01 22:40:09  20239s] no activity file in design. spp won't run.
[06/01 22:40:09  20239s] NP #FI/FS/SF FL/PI: 28/3028/0 73994/0
[06/01 22:40:09  20239s] no activity file in design. spp won't run.
[06/01 22:40:09  20240s] OPERPROF: Starting npPlace at level 1, MEM:17660.0M
[06/01 22:40:27  20257s] Legalizing MH Cells... 0 / 0 / 0 (level 12)
[06/01 22:40:27  20257s] No instances found in the vector
[06/01 22:40:27  20257s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=17660.0M, DRC: 0)
[06/01 22:40:27  20257s] 0 (out of 0) MH cells were successfully legalized.
[06/01 22:40:53  20284s] Iteration 14: Total net bbox = 1.297e+07 (6.34e+06 6.63e+06)
[06/01 22:40:53  20284s]               Est.  stn bbox = 1.347e+07 (6.62e+06 6.85e+06)
[06/01 22:40:53  20284s]               cpu = 0:00:26.8 real = 0:00:26.0 mem = 17708.9M
[06/01 22:40:53  20284s] OPERPROF: Finished npPlace at level 1, CPU:44.220, REAL:44.191, MEM:17708.9M
[06/01 22:40:54  20284s] Move report: Timing Driven Placement moves 73988 insts, mean move: 20.93 um, max move: 900.35 um
[06/01 22:40:54  20284s] 	Max move on inst (swerv/FE_MDBC1_dec_tlu_g122815): (12735.81, 12325.00) --> (13192.81, 12768.35)
[06/01 22:40:54  20284s] no activity file in design. spp won't run.
[06/01 22:40:54  20284s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:17689.9M
[06/01 22:40:54  20284s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:17689.9M
[06/01 22:42:05  20356s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:71.700, REAL:71.665, MEM:17689.9M
[06/01 22:42:11  20361s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:17689.9M
[06/01 22:42:11  20361s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.012, MEM:12953.3M
[06/01 22:42:11  20361s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:77.320, REAL:77.293, MEM:12953.3M
[06/01 22:42:11  20361s] 
[06/01 22:42:11  20361s] Finished Incremental Placement (cpu=0:14:00, real=0:14:00, mem=12953.3M)
[06/01 22:42:11  20361s] CongRepair sets shifter mode to gplace
[06/01 22:42:11  20361s] OPERPROF: Starting RefinePlace2 at level 1, MEM:12953.3M
[06/01 22:42:11  20361s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:12953.3M
[06/01 22:42:11  20361s] OPERPROF:     Starting DPlace-Init at level 3, MEM:12953.3M
[06/01 22:42:11  20361s] #spOpts: N=28 minPadR=1.1 mergeVia=F 
[06/01 22:42:11  20361s] All LLGs are deleted
[06/01 22:42:11  20361s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:12953.3M
[06/01 22:42:11  20361s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:12953.3M
[06/01 22:42:11  20361s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:12953.3M
[06/01 22:42:11  20361s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:12953.3M
[06/01 22:42:11  20361s] Core basic site is CORE12T
[06/01 22:42:11  20362s] SiteArray: non-trimmed site array dimensions = 11859 x 104644
[06/01 22:42:11  20362s] SiteArray: use 4,966,739,968 bytes
[06/01 22:42:11  20362s] SiteArray: current memory after site array memory allocation 17689.9M
[06/01 22:42:11  20362s] SiteArray: FP blocked sites are writable
[06/01 22:42:20  20370s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[06/01 22:42:20  20370s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:17689.9M
[06/01 22:42:20  20370s] Process 35580 wires and vias for routing blockage and capacity analysis
[06/01 22:42:20  20370s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.010, REAL:0.007, MEM:17689.9M
[06/01 22:42:21  20371s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:9.850, REAL:9.852, MEM:17689.9M
[06/01 22:42:22  20373s] OPERPROF:         Starting CMU at level 5, MEM:17689.9M
[06/01 22:42:22  20373s] OPERPROF:         Finished CMU at level 5, CPU:0.010, REAL:0.004, MEM:17689.9M
[06/01 22:42:23  20374s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:12.170, REAL:12.171, MEM:17689.9M
[06/01 22:42:23  20374s] [CPU] DPlace-Init (cpu=0:00:12.2, real=0:00:12.0, mem=17689.9MB).
[06/01 22:42:23  20374s] OPERPROF:     Finished DPlace-Init at level 3, CPU:12.230, REAL:12.226, MEM:17689.9M
[06/01 22:42:23  20374s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:12.230, REAL:12.226, MEM:17689.9M
[06/01 22:42:23  20374s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.17768.3
[06/01 22:42:23  20374s] OPERPROF:   Starting RefinePlace at level 2, MEM:17689.9M
[06/01 22:42:23  20374s] *** Starting refinePlace (5:39:34 mem=17689.9M) ***
[06/01 22:42:23  20374s] Total net bbox length = 1.299e+07 (6.353e+06 6.635e+06) (ext = 4.087e+06)
[06/01 22:42:24  20374s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/01 22:42:24  20374s] OPERPROF:     Starting CellHaloInit at level 3, MEM:17689.9M
[06/01 22:42:24  20374s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.010, REAL:0.003, MEM:17689.9M
[06/01 22:42:24  20374s] OPERPROF:     Starting CellHaloInit at level 3, MEM:17689.9M
[06/01 22:42:24  20374s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.003, MEM:17689.9M
[06/01 22:42:24  20374s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:17689.9M
[06/01 22:42:24  20374s] Starting refinePlace ...
[06/01 22:42:28  20378s]   Spread Effort: high, pre-route mode, useDDP on.
[06/01 22:42:28  20378s] [CPU] RefinePlace/preRPlace (cpu=0:00:04.0, real=0:00:04.0, mem=17689.9MB) @(5:39:35 - 5:39:39).
[06/01 22:42:28  20378s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/01 22:42:28  20378s] wireLenOptFixPriorityInst 0 inst fixed
[06/01 22:42:28  20378s] Placement tweakage begins.
[06/01 22:42:28  20379s] wire length = 1.324e+07
[06/01 22:42:30  20380s] wire length = 1.321e+07
[06/01 22:42:30  20380s] Placement tweakage ends.
[06/01 22:42:30  20380s] Move report: tweak moves 165 insts, mean move: 0.67 um, max move: 16.90 um
[06/01 22:42:30  20380s] 	Max move on inst (mem/g77237__8428): (8893.54, 8296.36) --> (8876.64, 8296.36)
[06/01 22:42:30  20380s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.7, real=0:00:02.0, mem=17689.9MB) @(5:39:39 - 5:39:41).
[06/01 22:42:30  20380s] 
[06/01 22:42:30  20380s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[06/01 22:42:32  20383s] Move report: legalization moves 73986 insts, mean move: 1.77 um, max move: 11.44 um
[06/01 22:42:32  20383s] 	Max move on inst (swerv/dec_arf_g220641): (8549.22, 8317.66) --> (8545.65, 8309.80)
[06/01 22:42:32  20383s] [CPU] RefinePlace/Legalization (cpu=0:00:02.6, real=0:00:02.0, mem=17689.9MB) @(5:39:41 - 5:39:43).
[06/01 22:42:32  20383s] Move report: Detail placement moves 73986 insts, mean move: 1.77 um, max move: 21.21 um
[06/01 22:42:32  20383s] 	Max move on inst (mem/g77091__6783): (8876.64, 8296.36) --> (8894.49, 8293.00)
[06/01 22:42:32  20383s] 	Runtime: CPU: 0:00:08.3 REAL: 0:00:08.0 MEM: 17689.9MB
[06/01 22:42:32  20383s] Statistics of distance of Instance movement in refine placement:
[06/01 22:42:32  20383s]   maximum (X+Y) =        21.21 um
[06/01 22:42:32  20383s]   inst (mem/g77091__6783) with max move: (8876.64, 8296.36) -> (8894.49, 8293)
[06/01 22:42:32  20383s]   mean    (X+Y) =         1.77 um
[06/01 22:42:32  20383s] Total instances flipped for legalization: 7
[06/01 22:42:32  20383s] Summary Report:
[06/01 22:42:32  20383s] Instances move: 73986 (out of 73994 movable)
[06/01 22:42:32  20383s] Instances flipped: 7
[06/01 22:42:32  20383s] Mean displacement: 1.77 um
[06/01 22:42:32  20383s] Max displacement: 21.21 um (Instance: mem/g77091__6783) (8876.64, 8296.36) -> (8894.49, 8293)
[06/01 22:42:32  20383s] 	Length: 5 sites, height: 1 rows, site name: CORE12T, cell type: C12T28SOI_LR_AOI22X4_P0
[06/01 22:42:32  20383s] Total instances moved : 73986
[06/01 22:42:32  20383s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:8.340, REAL:8.344, MEM:17689.9M
[06/01 22:42:32  20383s] Total net bbox length = 1.306e+07 (6.369e+06 6.690e+06) (ext = 4.086e+06)
[06/01 22:42:32  20383s] Runtime: CPU: 0:00:09.2 REAL: 0:00:09.0 MEM: 17689.9MB
[06/01 22:42:32  20383s] [CPU] RefinePlace/total (cpu=0:00:09.2, real=0:00:09.0, mem=17689.9MB) @(5:39:34 - 5:39:43).
[06/01 22:42:32  20383s] *** Finished refinePlace (5:39:43 mem=17689.9M) ***
[06/01 22:42:32  20383s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.17768.3
[06/01 22:42:32  20383s] OPERPROF:   Finished RefinePlace at level 2, CPU:9.200, REAL:9.170, MEM:17689.9M
[06/01 22:42:34  20384s] OPERPROF: Finished RefinePlace2 at level 1, CPU:22.700, REAL:22.676, MEM:17689.9M
[06/01 22:42:34  20384s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:17689.9M
[06/01 22:42:34  20384s] Starting Early Global Route congestion estimation: mem = 17689.9M
[06/01 22:42:34  20384s] (I)       Started Loading and Dumping File ( Curr Mem: 17689.94 MB )
[06/01 22:42:34  20384s] (I)       Reading DB...
[06/01 22:42:34  20384s] (I)       Read data from FE... (mem=17689.9M)
[06/01 22:42:34  20384s] (I)       Read nodes and places... (mem=17689.9M)
[06/01 22:42:34  20384s] (I)       Done Read nodes and places (cpu=0.050s, mem=17689.9M)
[06/01 22:42:34  20384s] (I)       Read nets... (mem=17689.9M)
[06/01 22:42:34  20384s] (I)       Done Read nets (cpu=0.170s, mem=17689.9M)
[06/01 22:42:34  20384s] (I)       Done Read data from FE (cpu=0.220s, mem=17689.9M)
[06/01 22:42:34  20384s] (I)       before initializing RouteDB syMemory usage = 17689.9 MB
[06/01 22:42:34  20384s] (I)       Honor MSV route constraint: false
[06/01 22:42:34  20384s] (I)       Maximum routing layer  : 9
[06/01 22:42:34  20384s] (I)       Minimum routing layer  : 2
[06/01 22:42:34  20384s] (I)       Supply scale factor H  : 1.00
[06/01 22:42:34  20384s] (I)       Supply scale factor V  : 1.00
[06/01 22:42:34  20384s] (I)       Tracks used by clock wire: 0
[06/01 22:42:34  20384s] (I)       Reverse direction      : 
[06/01 22:42:34  20384s] (I)       Honor partition pin guides: true
[06/01 22:42:34  20384s] (I)       Route selected nets only: false
[06/01 22:42:34  20384s] (I)       Route secondary PG pins: false
[06/01 22:42:34  20384s] (I)       Second PG max fanout   : 2147483647
[06/01 22:42:34  20384s] (I)       Apply function for special wires: true
[06/01 22:42:34  20384s] (I)       Layer by layer blockage reading: true
[06/01 22:42:34  20384s] (I)       Offset calculation fix : true
[06/01 22:42:34  20384s] (I)       Route stripe layer range: 
[06/01 22:42:34  20384s] (I)       Honor partition fences : 
[06/01 22:42:34  20384s] (I)       Honor partition pin    : 
[06/01 22:42:34  20384s] (I)       Honor partition fences with feedthrough: 
[06/01 22:42:34  20384s] (I)       Counted 265475 PG shapes. We will not process PG shapes layer by layer.
[06/01 22:42:34  20384s] (I)       build grid graph
[06/01 22:42:34  20384s] (I)       build grid graph start
[06/01 22:42:34  20384s] [NR-eGR] Track table information for default rule: 
[06/01 22:42:34  20384s] [NR-eGR] M1 has no routable track
[06/01 22:42:34  20384s] [NR-eGR] M2 has single uniform track structure
[06/01 22:42:34  20384s] [NR-eGR] M3 has single uniform track structure
[06/01 22:42:34  20384s] [NR-eGR] M4 has single uniform track structure
[06/01 22:42:34  20384s] [NR-eGR] M5 has single uniform track structure
[06/01 22:42:34  20384s] [NR-eGR] M6 has single uniform track structure
[06/01 22:42:34  20384s] [NR-eGR] IA has single uniform track structure
[06/01 22:42:34  20384s] [NR-eGR] IB has single uniform track structure
[06/01 22:42:34  20384s] [NR-eGR] LB has single uniform track structure
[06/01 22:42:34  20384s] (I)       build grid graph end
[06/01 22:42:34  20384s] (I)       ===========================================================================
[06/01 22:42:34  20384s] (I)       == Report All Rule Vias ==
[06/01 22:42:34  20384s] (I)       ===========================================================================
[06/01 22:42:34  20384s] (I)        Via Rule : (Default)
[06/01 22:42:34  20384s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/01 22:42:34  20384s] (I)       ---------------------------------------------------------------------------
[06/01 22:42:34  20384s] (I)        1    3 : CDS_V12_1x1_VH              7 : CDS_V12_1x2_CENTER       
[06/01 22:42:34  20384s] (I)        2   40 : CDS_V23_1x1_HV             41 : CDS_V23_1x2_CENTER       
[06/01 22:42:34  20384s] (I)        3   95 : CDS_V34_1x1_VH             99 : CDS_V34_1x2_CENTER       
[06/01 22:42:34  20384s] (I)        4  156 : CDS_V45_1x1_HV            157 : CDS_V45_1x2_CENTER       
[06/01 22:42:34  20384s] (I)        5  211 : CDS_V56_1x1_VH            215 : CDS_V56_1x2_CENTER       
[06/01 22:42:34  20384s] (I)        6  271 : CDS_V67_1x1_HH            273 : CDS_V67_1x2_CENTER       
[06/01 22:42:34  20384s] (I)        7  291 : CDS_V78_1x1_HV            292 : CDS_V78_1x2_CENTER       
[06/01 22:42:34  20384s] (I)        8  298 : CDS_V89_1x1_VH            298 : CDS_V89_1x1_VH           
[06/01 22:42:34  20384s] (I)        9    0 : ---                         0 : ---                      
[06/01 22:42:34  20384s] (I)       ===========================================================================
[06/01 22:42:34  20384s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 17689.94 MB )
[06/01 22:42:34  20384s] (I)       Num PG vias on layer 1 : 0
[06/01 22:42:34  20384s] (I)       Num PG vias on layer 2 : 0
[06/01 22:42:34  20384s] (I)       Num PG vias on layer 3 : 0
[06/01 22:42:34  20384s] (I)       Num PG vias on layer 4 : 0
[06/01 22:42:34  20384s] (I)       Num PG vias on layer 5 : 0
[06/01 22:42:34  20384s] (I)       Num PG vias on layer 6 : 0
[06/01 22:42:34  20384s] (I)       Num PG vias on layer 7 : 0
[06/01 22:42:34  20384s] (I)       Num PG vias on layer 8 : 0
[06/01 22:42:34  20384s] (I)       Num PG vias on layer 9 : 0
[06/01 22:42:34  20384s] [NR-eGR] Read 339468 PG shapes
[06/01 22:42:34  20384s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 17689.94 MB )
[06/01 22:42:34  20384s] [NR-eGR] #Routing Blockages  : 0
[06/01 22:42:34  20384s] [NR-eGR] #Instance Blockages : 422738
[06/01 22:42:34  20384s] [NR-eGR] #PG Blockages       : 339468
[06/01 22:42:34  20384s] [NR-eGR] #Bump Blockages     : 0
[06/01 22:42:34  20384s] [NR-eGR] #Boundary Blockages : 0
[06/01 22:42:34  20384s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[06/01 22:42:34  20384s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/01 22:42:34  20384s] (I)       readDataFromPlaceDB
[06/01 22:42:34  20384s] (I)       Read net information..
[06/01 22:42:34  20384s] [NR-eGR] Read numTotalNets=78679  numIgnoredNets=0
[06/01 22:42:34  20384s] (I)       Read testcase time = 0.020 seconds
[06/01 22:42:34  20384s] 
[06/01 22:42:34  20384s] (I)       early_global_route_priority property id does not exist.
[06/01 22:42:34  20384s] (I)       Start initializing grid graph
[06/01 22:42:34  20384s] (I)       !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
[06/01 22:42:34  20384s] (I)       GridGraph is too big, grid merging is triggered
[06/01 22:42:34  20384s] (I)       Orig grid = 12051 x 12051
[06/01 22:42:34  20384s] (I)       New grid = 6026 x 6026
[06/01 22:42:34  20384s] (I)       !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
[06/01 22:42:35  20385s] (I)       End initializing grid graph
[06/01 22:42:35  20385s] (I)       Model blockages into capacity
[06/01 22:42:35  20385s] (I)       Read Num Blocks=762458  Num Prerouted Wires=0  Num CS=0
[06/01 22:42:35  20385s] (I)       Started Modeling ( Curr Mem: 17689.94 MB )
[06/01 22:42:35  20385s] (I)       Started Modeling Layer 1 ( Curr Mem: 17689.94 MB )
[06/01 22:42:35  20385s] (I)       Started Modeling Layer 2 ( Curr Mem: 17689.94 MB )
[06/01 22:42:42  20393s] (I)       Layer 1 (H) : #blockages 254687 : #preroutes 0
[06/01 22:42:42  20393s] (I)       Finished Modeling Layer 2 ( CPU: 7.46 sec, Real: 7.46 sec, Curr Mem: 19900.94 MB )
[06/01 22:42:42  20393s] (I)       Started Modeling Layer 3 ( Curr Mem: 19900.94 MB )
[06/01 22:42:50  20401s] (I)       Layer 2 (V) : #blockages 62886 : #preroutes 0
[06/01 22:42:50  20401s] (I)       Finished Modeling Layer 3 ( CPU: 7.77 sec, Real: 7.78 sec, Curr Mem: 19900.94 MB )
[06/01 22:42:50  20401s] (I)       Started Modeling Layer 4 ( Curr Mem: 19843.94 MB )
[06/01 22:42:55  20405s] (I)       Layer 3 (H) : #blockages 48465 : #preroutes 0
[06/01 22:42:55  20405s] (I)       Finished Modeling Layer 4 ( CPU: 4.46 sec, Real: 4.42 sec, Curr Mem: 19843.94 MB )
[06/01 22:42:55  20405s] (I)       Started Modeling Layer 5 ( Curr Mem: 19795.94 MB )
[06/01 22:43:02  20413s] (I)       Layer 4 (V) : #blockages 257930 : #preroutes 0
[06/01 22:43:02  20413s] (I)       Finished Modeling Layer 5 ( CPU: 7.66 sec, Real: 7.66 sec, Curr Mem: 19795.94 MB )
[06/01 22:43:02  20413s] (I)       Started Modeling Layer 6 ( Curr Mem: 19736.94 MB )
[06/01 22:43:07  20417s] (I)       Layer 5 (H) : #blockages 23850 : #preroutes 0
[06/01 22:43:07  20417s] (I)       Finished Modeling Layer 6 ( CPU: 4.35 sec, Real: 4.35 sec, Curr Mem: 19736.94 MB )
[06/01 22:43:07  20417s] (I)       Started Modeling Layer 7 ( Curr Mem: 19680.94 MB )
[06/01 22:43:07  20418s] (I)       Layer 6 (H) : #blockages 87841 : #preroutes 0
[06/01 22:43:07  20418s] (I)       Finished Modeling Layer 7 ( CPU: 0.61 sec, Real: 0.62 sec, Curr Mem: 19680.94 MB )
[06/01 22:43:08  20418s] (I)       Started Modeling Layer 8 ( Curr Mem: 19680.94 MB )
[06/01 22:43:10  20420s] (I)       Layer 7 (V) : #blockages 23260 : #preroutes 0
[06/01 22:43:10  20420s] (I)       Finished Modeling Layer 8 ( CPU: 2.19 sec, Real: 2.20 sec, Curr Mem: 19680.94 MB )
[06/01 22:43:10  20420s] (I)       Started Modeling Layer 9 ( Curr Mem: 19680.94 MB )
[06/01 22:43:10  20420s] (I)       Layer 8 (H) : #blockages 3539 : #preroutes 0
[06/01 22:43:10  20420s] (I)       Finished Modeling Layer 9 ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 19680.94 MB )
[06/01 22:43:10  20420s] (I)       Finished Modeling ( CPU: 34.86 sec, Real: 34.83 sec, Curr Mem: 19680.94 MB )
[06/01 22:43:10  20421s] (I)       Number of ignored nets = 0
[06/01 22:43:10  20421s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/01 22:43:10  20421s] (I)       Number of clock nets = 2.  Ignored: No
[06/01 22:43:10  20421s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/01 22:43:10  20421s] (I)       Number of special nets = 0.  Ignored: Yes
[06/01 22:43:10  20421s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/01 22:43:10  20421s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/01 22:43:10  20421s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/01 22:43:10  20421s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/01 22:43:10  20421s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/01 22:43:10  20421s] (I)       Before initializing earlyGlobalRoute syMemory usage = 19680.9 MB
[06/01 22:43:10  20421s] (I)       Ndr track 0 does not exist
[06/01 22:43:10  20421s] (I)       Layer1  viaCost=100.00
[06/01 22:43:10  20421s] (I)       Layer2  viaCost=100.00
[06/01 22:43:10  20421s] (I)       Layer3  viaCost=100.00
[06/01 22:43:10  20421s] (I)       Layer4  viaCost=100.00
[06/01 22:43:10  20421s] (I)       Layer5  viaCost=100.00
[06/01 22:43:10  20421s] (I)       Layer6  viaCost=400.00
[06/01 22:43:10  20421s] (I)       Layer7  viaCost=100.00
[06/01 22:43:10  20421s] (I)       Layer8  viaCost=400.00
[06/01 22:43:11  20421s] (I)       ---------------------Grid Graph Info--------------------
[06/01 22:43:11  20421s] (I)       Routing area        : (0, 0) - (14461600, 14461600)
[06/01 22:43:11  20421s] (I)       Core area           : (115008, 115000) - (14346592, 14345800)
[06/01 22:43:11  20421s] (I)       Site width          :   136  (dbu)
[06/01 22:43:11  20421s] (I)       Row height          :  1200  (dbu)
[06/01 22:43:11  20421s] (I)       GCell width         :  2400  (dbu)
[06/01 22:43:11  20421s] (I)       GCell height        :  2400  (dbu)
[06/01 22:43:11  20421s] (I)       Grid                :  6026  6026     9
[06/01 22:43:11  20421s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9
[06/01 22:43:11  20421s] (I)       Vertical capacity   :     0     0  2400     0  2400     0     0  2400     0
[06/01 22:43:11  20421s] (I)       Horizontal capacity :     0  2400     0  2400     0  2400  2400     0  2400
[06/01 22:43:11  20421s] (I)       Default wire width  :    50    50    50    50    50    50   400   400  4000
[06/01 22:43:11  20421s] (I)       Default wire space  :    50    50    50    50    50    50   400   400  2000
[06/01 22:43:11  20421s] (I)       Default wire pitch  :   100   100   100   100   100   100   800   800  6000
[06/01 22:43:11  20421s] (I)       Default pitch size  :   100   100   100   100   100   100   800   800 10000
[06/01 22:43:11  20421s] (I)       First track coord   :     0   100   108   100   108   100   600   608  5000
[06/01 22:43:11  20421s] (I)       Num tracks per GCell: 24.00 24.00 24.00 24.00 24.00 24.00  3.00  3.00  0.24
[06/01 22:43:11  20421s] (I)       Total num of tracks :     0 144615 144615 144615 144615 144615 18077 18076  1446
[06/01 22:43:11  20421s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[06/01 22:43:11  20421s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[06/01 22:43:11  20421s] (I)       --------------------------------------------------------
[06/01 22:43:11  20421s] 
[06/01 22:43:11  20421s] [NR-eGR] ============ Routing rule table ============
[06/01 22:43:11  20421s] [NR-eGR] Rule id: 0  Nets: 77263 
[06/01 22:43:11  20421s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/01 22:43:11  20421s] (I)       Pitch:  L1=100  L2=100  L3=100  L4=100  L5=100  L6=100  L7=800  L8=800  L9=10000
[06/01 22:43:11  20421s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[06/01 22:43:11  20421s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[06/01 22:43:11  20421s] [NR-eGR] ========================================
[06/01 22:43:11  20421s] [NR-eGR] 
[06/01 22:43:11  20421s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/01 22:43:11  20421s] (I)       blocked tracks on layer2 : = 235789914 / 871449990 (27.06%)
[06/01 22:43:11  20421s] (I)       blocked tracks on layer3 : = 23753952 / 871449990 (2.73%)
[06/01 22:43:11  20421s] (I)       blocked tracks on layer4 : = 24090689 / 871449990 (2.76%)
[06/01 22:43:11  20421s] (I)       blocked tracks on layer5 : = 22704340 / 871449990 (2.61%)
[06/01 22:43:11  20421s] (I)       blocked tracks on layer6 : = 22771707 / 871449990 (2.61%)
[06/01 22:43:11  20421s] (I)       blocked tracks on layer7 : = 2950997 / 108932002 (2.71%)
[06/01 22:43:11  20421s] (I)       blocked tracks on layer8 : = 3094313 / 108925976 (2.84%)
[06/01 22:43:11  20421s] (I)       blocked tracks on layer9 : = 55869 / 8713596 (0.64%)
[06/01 22:43:11  20421s] (I)       After initializing earlyGlobalRoute syMemory usage = 21966.6 MB
[06/01 22:43:11  20421s] (I)       Finished Loading and Dumping File ( CPU: 37.31 sec, Real: 37.29 sec, Curr Mem: 21966.56 MB )
[06/01 22:43:11  20421s] (I)       Started Global Routing ( Curr Mem: 21966.56 MB )
[06/01 22:43:11  20421s] (I)       ============= Initialization =============
[06/01 22:43:11  20422s] (I)       totalPins=299946  totalGlobalPin=257353 (85.80%)
[06/01 22:43:11  20422s] (I)       Started Build MST ( Curr Mem: 21921.56 MB )
[06/01 22:43:11  20422s] (I)       Generate topology with single threads
[06/01 22:43:11  20422s] (I)       Finished Build MST ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 21921.56 MB )
[06/01 22:43:13  20423s] (I)       total 2D Cap : 4250785425 = (2447801539 H, 1802983886 V)
[06/01 22:43:15  20426s] [NR-eGR] Layer group 1: route 77263 net(s) in layer range [2, 9]
[06/01 22:43:15  20426s] (I)       ============  Phase 1a Route ============
[06/01 22:43:15  20426s] (I)       Started Phase 1a ( Curr Mem: 22475.66 MB )
[06/01 22:43:16  20426s] (I)       Finished Phase 1a ( CPU: 0.74 sec, Real: 0.75 sec, Curr Mem: 22475.66 MB )
[06/01 22:43:16  20426s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 22475.66 MB )
[06/01 22:43:18  20428s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 40
[06/01 22:43:18  20428s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 1.54 sec, Real: 1.54 sec, Curr Mem: 22475.66 MB )
[06/01 22:43:18  20428s] (I)       Usage: 5536139 = (2698397 H, 2837742 V) = (0.11% H, 0.16% V) = (6.476e+06um H, 6.811e+06um V)
[06/01 22:43:18  20428s] (I)       
[06/01 22:43:18  20428s] (I)       ============  Phase 1b Route ============
[06/01 22:43:18  20428s] (I)       Started Phase 1b ( Curr Mem: 22475.66 MB )
[06/01 22:43:18  20428s] (I)       Finished Phase 1b ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 22475.66 MB )
[06/01 22:43:18  20428s] (I)       Usage: 5536694 = (2698397 H, 2838297 V) = (0.11% H, 0.16% V) = (6.476e+06um H, 6.812e+06um V)
[06/01 22:43:18  20428s] (I)       
[06/01 22:43:18  20429s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.328807e+07um
[06/01 22:43:18  20429s] (I)       ============  Phase 1c Route ============
[06/01 22:43:18  20429s] (I)       Started Phase 1c ( Curr Mem: 22475.66 MB )
[06/01 22:43:18  20429s] (I)       Level2 Grid: 1206 x 1206
[06/01 22:43:18  20429s] (I)       Started Two Level Routing ( Curr Mem: 22475.66 MB )
[06/01 22:43:21  20431s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 22475.66 MB )
[06/01 22:43:21  20431s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.16 sec, Real: 0.17 sec, Curr Mem: 22475.66 MB )
[06/01 22:43:21  20431s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.16 sec, Real: 0.17 sec, Curr Mem: 22475.66 MB )
[06/01 22:43:21  20431s] (I)       Finished Phase 1c ( CPU: 2.68 sec, Real: 2.69 sec, Curr Mem: 22475.66 MB )
[06/01 22:43:21  20431s] (I)       Usage: 5537403 = (2699102 H, 2838301 V) = (0.11% H, 0.16% V) = (6.478e+06um H, 6.812e+06um V)
[06/01 22:43:21  20431s] (I)       
[06/01 22:43:21  20431s] (I)       ============  Phase 1d Route ============
[06/01 22:43:21  20431s] (I)       Started Phase 1d ( Curr Mem: 22475.66 MB )
[06/01 22:43:25  20435s] (I)       Finished Phase 1d ( CPU: 3.92 sec, Real: 3.87 sec, Curr Mem: 22475.66 MB )
[06/01 22:43:25  20435s] (I)       Usage: 5537403 = (2699102 H, 2838301 V) = (0.11% H, 0.16% V) = (6.478e+06um H, 6.812e+06um V)
[06/01 22:43:25  20435s] (I)       
[06/01 22:43:25  20435s] (I)       ============  Phase 1e Route ============
[06/01 22:43:25  20435s] (I)       Started Phase 1e ( Curr Mem: 22475.66 MB )
[06/01 22:43:25  20435s] (I)       Started Legalize Blockage Violations ( Curr Mem: 22475.66 MB )
[06/01 22:43:25  20435s] (I)       Finished Legalize Blockage Violations ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 22475.66 MB )
[06/01 22:43:25  20435s] (I)       Finished Phase 1e ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 22475.66 MB )
[06/01 22:43:25  20435s] (I)       Usage: 5537403 = (2699102 H, 2838301 V) = (0.11% H, 0.16% V) = (6.478e+06um H, 6.812e+06um V)
[06/01 22:43:25  20435s] (I)       
[06/01 22:43:25  20435s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.328977e+07um
[06/01 22:43:25  20435s] [NR-eGR] 
[06/01 22:43:26  20436s] (I)       Current Phase 1l[Initialization] ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 22076.66 MB )
[06/01 22:43:26  20436s] (I)       Run Multi-thread layer assignment with 1 threads
[06/01 22:43:29  20439s] (I)       Finished Phase 1l ( CPU: 2.97 sec, Real: 2.97 sec, Curr Mem: 22076.66 MB )
[06/01 22:43:29  20439s] (I)       ============  Phase 1l Route ============
[06/01 22:43:30  20440s] (I)       
[06/01 22:43:30  20440s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/01 22:43:30  20440s] [NR-eGR]                        OverCon           OverCon           OverCon            
[06/01 22:43:30  20440s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[06/01 22:43:30  20440s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[06/01 22:43:30  20440s] [NR-eGR] --------------------------------------------------------------------------------
[06/01 22:43:30  20440s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/01 22:43:30  20441s] [NR-eGR]      M2  (2)        55( 0.00%)         4( 0.00%)         1( 0.00%)   ( 0.00%) 
[06/01 22:43:30  20441s] [NR-eGR]      M3  (3)        11( 0.00%)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/01 22:43:31  20441s] [NR-eGR]      M4  (4)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/01 22:43:31  20441s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/01 22:43:31  20442s] [NR-eGR]      M6  (6)        13( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/01 22:43:31  20442s] [NR-eGR]      IA  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/01 22:43:32  20442s] [NR-eGR]      IB  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/01 22:43:32  20442s] [NR-eGR]      LB  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/01 22:43:32  20442s] [NR-eGR] --------------------------------------------------------------------------------
[06/01 22:43:32  20442s] [NR-eGR] Total               81( 0.00%)         6( 0.00%)         1( 0.00%)   ( 0.00%) 
[06/01 22:43:32  20442s] [NR-eGR] 
[06/01 22:43:32  20442s] (I)       Finished Global Routing ( CPU: 20.87 sec, Real: 20.84 sec, Curr Mem: 22076.66 MB )
[06/01 22:43:33  20444s] (I)       total 2D Cap : 4250882882 = (2447868220 H, 1803014662 V)
[06/01 22:43:45  20455s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/01 22:43:45  20455s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/01 22:43:45  20455s] Early Global Route congestion estimation runtime: 71.40 seconds, mem = 20302.7M
[06/01 22:43:45  20455s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:71.400, REAL:71.356, MEM:20302.7M
[06/01 22:43:45  20455s] OPERPROF: Starting HotSpotCal at level 1, MEM:20302.7M
[06/01 22:43:45  20455s] [hotspot] +------------+---------------+---------------+
[06/01 22:43:45  20455s] [hotspot] |            |   max hotspot | total hotspot |
[06/01 22:43:45  20455s] [hotspot] +------------+---------------+---------------+
[06/01 22:43:47  20457s] [hotspot] | normalized |          0.00 |          0.00 |
[06/01 22:43:47  20457s] [hotspot] +------------+---------------+---------------+
[06/01 22:43:47  20457s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/01 22:43:47  20457s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/01 22:43:47  20457s] OPERPROF: Finished HotSpotCal at level 1, CPU:1.960, REAL:1.958, MEM:19983.2M
[06/01 22:43:47  20457s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:19983.2M
[06/01 22:43:47  20457s] Starting Early Global Route wiring: mem = 19983.2M
[06/01 22:43:57  20467s] (I)       ============= track Assignment ============
[06/01 22:43:57  20467s] (I)       Started Extract Global 3D Wires ( Curr Mem: 19983.18 MB )
[06/01 22:43:57  20467s] (I)       Finished Extract Global 3D Wires ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 19912.18 MB )
[06/01 22:43:57  20467s] (I)       Started Greedy Track Assignment ( Curr Mem: 19912.18 MB )
[06/01 22:43:57  20467s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[06/01 22:43:57  20467s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 19912.18 MB )
[06/01 22:43:57  20467s] (I)       Run Multi-thread track assignment
[06/01 22:44:59  20529s] (I)       Finished Greedy Track Assignment ( CPU: 61.92 sec, Real: 61.88 sec, Curr Mem: 19755.18 MB )
[06/01 22:44:59  20530s] [NR-eGR] --------------------------------------------------------------------------
[06/01 22:44:59  20530s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 293930
[06/01 22:44:59  20530s] [NR-eGR]     M2  (2H) length: 3.488043e+06um, number of vias: 415756
[06/01 22:44:59  20530s] [NR-eGR]     M3  (3V) length: 4.992786e+06um, number of vias: 56774
[06/01 22:44:59  20530s] [NR-eGR]     M4  (4H) length: 1.944786e+06um, number of vias: 19333
[06/01 22:44:59  20530s] [NR-eGR]     M5  (5V) length: 1.836199e+06um, number of vias: 6276
[06/01 22:44:59  20530s] [NR-eGR]     M6  (6H) length: 1.092223e+06um, number of vias: 106
[06/01 22:44:59  20530s] [NR-eGR]     IA  (7H) length: 8.010738e+03um, number of vias: 79
[06/01 22:44:59  20530s] [NR-eGR]     IB  (8V) length: 5.593200e+03um, number of vias: 0
[06/01 22:44:59  20530s] [NR-eGR]     LB  (9H) length: 0.000000e+00um, number of vias: 0
[06/01 22:44:59  20530s] [NR-eGR] Total length: 1.336764e+07um, number of vias: 792254
[06/01 22:44:59  20530s] [NR-eGR] --------------------------------------------------------------------------
[06/01 22:44:59  20530s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[06/01 22:44:59  20530s] [NR-eGR] --------------------------------------------------------------------------
[06/01 22:44:59  20530s] Early Global Route wiring runtime: 72.46 seconds, mem = 17800.2M
[06/01 22:44:59  20530s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:72.460, REAL:72.395, MEM:17800.2M
[06/01 22:44:59  20530s] 0 delay mode for cte disabled.
[06/01 22:44:59  20530s] SKP cleared!
[06/01 22:44:59  20530s] Clear WL bound data that no need be kept to net call of ip
[06/01 22:44:59  20530s] Clear Wl Manager.
[06/01 22:44:59  20530s] 
[06/01 22:44:59  20530s] *** Finished incrementalPlace (cpu=0:17:59, real=0:17:58)***
[06/01 22:44:59  20530s] -node unspecified                       # enums={N12 N10 N7 N7Plus N6 N5 N3 S11 S10 S8 S7 S5 S4 S3 G7 G5 ICF unspecified}, default=unspecified, private
[06/01 22:44:59  20530s] All LLGs are deleted
[06/01 22:44:59  20530s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:17787.2M
[06/01 22:44:59  20530s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.040, REAL:0.031, MEM:13050.5M
[06/01 22:44:59  20530s] Start to check current routing status for nets...
[06/01 22:45:00  20530s] All nets are already routed correctly.
[06/01 22:45:00  20530s] End to check current routing status for nets (mem=13050.5M)
[06/01 22:45:00  20530s] Extraction called for design 'swerv_wrapper' of instances=77050 and nets=130464 using extraction engine 'preRoute' .
[06/01 22:45:00  20530s] PreRoute RC Extraction called for design swerv_wrapper.
[06/01 22:45:00  20530s] RC Extraction called in multi-corner(1) mode.
[06/01 22:45:00  20530s] RCMode: PreRoute
[06/01 22:45:00  20530s]       RC Corner Indexes            0   
[06/01 22:45:00  20530s] Capacitance Scaling Factor   : 1.00000 
[06/01 22:45:00  20530s] Resistance Scaling Factor    : 1.00000 
[06/01 22:45:00  20530s] Clock Cap. Scaling Factor    : 1.00000 
[06/01 22:45:00  20530s] Clock Res. Scaling Factor    : 1.00000 
[06/01 22:45:00  20530s] Shrink Factor                : 0.90000
[06/01 22:45:00  20530s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/01 22:45:00  20530s] Using Quantus QRC technology file ...
[06/01 22:45:01  20531s] LayerId::1 widthSet size::1
[06/01 22:45:01  20531s] LayerId::2 widthSet size::1
[06/01 22:45:01  20531s] LayerId::3 widthSet size::1
[06/01 22:45:01  20531s] LayerId::4 widthSet size::1
[06/01 22:45:01  20531s] LayerId::5 widthSet size::1
[06/01 22:45:01  20531s] LayerId::6 widthSet size::1
[06/01 22:45:01  20531s] LayerId::7 widthSet size::1
[06/01 22:45:01  20531s] LayerId::8 widthSet size::1
[06/01 22:45:01  20531s] LayerId::9 widthSet size::1
[06/01 22:45:01  20531s] Updating RC grid for preRoute extraction ...
[06/01 22:45:01  20531s] Initializing multi-corner resistance tables ...
[06/01 22:45:07  20538s] PreRoute RC Extraction DONE (CPU Time: 0:00:07.2  Real Time: 0:00:07.0  MEM: 13050.527M)
[06/01 22:45:13  20543s] Compute RC Scale Done ...
[06/01 22:45:13  20543s] **optDesign ... cpu = 0:58:07, real = 0:58:06, mem = 8671.9M, totSessionCpu=5:42:24 **
[06/01 22:45:13  20543s] #################################################################################
[06/01 22:45:13  20543s] # Design Stage: PreRoute
[06/01 22:45:13  20543s] # Design Name: swerv_wrapper
[06/01 22:45:13  20543s] # Design Mode: 28nm
[06/01 22:45:13  20543s] # Analysis Mode: MMMC OCV 
[06/01 22:45:13  20543s] # Parasitics Mode: No SPEF/RCDB
[06/01 22:45:13  20543s] # Signoff Settings: SI Off 
[06/01 22:45:13  20543s] #################################################################################
[06/01 22:45:15  20545s] Calculate early delays in OCV mode...
[06/01 22:45:15  20545s] Calculate late delays in OCV mode...
[06/01 22:45:15  20546s] Topological Sorting (REAL = 0:00:00.0, MEM = 12393.1M, InitMEM = 12381.6M)
[06/01 22:45:15  20546s] Start delay calculation (fullDC) (1 T). (MEM=12393.1)
[06/01 22:45:16  20546s] End AAE Lib Interpolated Model. (MEM=12419 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/01 22:45:35  20565s] Total number of fetched objects 107796
[06/01 22:45:35  20566s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[06/01 22:45:35  20566s] End delay calculation. (MEM=12457.1 CPU=0:00:15.4 REAL=0:00:15.0)
[06/01 22:45:35  20566s] End delay calculation (fullDC). (MEM=12457.1 CPU=0:00:20.1 REAL=0:00:20.0)
[06/01 22:45:35  20566s] *** CDM Built up (cpu=0:00:22.5  real=0:00:22.0  mem= 12457.1M) ***
[06/01 22:45:39  20569s] Deleting Cell Server ...
[06/01 22:45:39  20569s] Deleting Lib Analyzer.
[06/01 22:45:39  20569s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/01 22:45:39  20569s] Creating Cell Server ...(0, 0, 0, 0)
[06/01 22:45:39  20569s] Summary for sequential cells identification: 
[06/01 22:45:39  20569s]   Identified SBFF number: 106
[06/01 22:45:39  20569s]   Identified MBFF number: 0
[06/01 22:45:39  20569s]   Identified SB Latch number: 0
[06/01 22:45:39  20569s]   Identified MB Latch number: 0
[06/01 22:45:39  20569s]   Not identified SBFF number: 0
[06/01 22:45:39  20569s]   Not identified MBFF number: 0
[06/01 22:45:39  20569s]   Not identified SB Latch number: 0
[06/01 22:45:39  20569s]   Not identified MB Latch number: 0
[06/01 22:45:39  20569s]   Number of sequential cells which are not FFs: 84
[06/01 22:45:39  20569s]  Visiting view : nominal_analysis_view
[06/01 22:45:39  20569s]    : PowerDomain = none : Weighted F : unweighted  = 8.70 (1.000) with rcCorner = 0
[06/01 22:45:39  20569s]    : PowerDomain = none : Weighted F : unweighted  = 4.70 (1.000) with rcCorner = -1
[06/01 22:45:39  20569s]  Visiting view : nominal_analysis_view
[06/01 22:45:39  20569s]    : PowerDomain = none : Weighted F : unweighted  = 8.70 (1.000) with rcCorner = 0
[06/01 22:45:39  20569s]    : PowerDomain = none : Weighted F : unweighted  = 4.70 (1.000) with rcCorner = -1
[06/01 22:45:39  20569s]  Setting StdDelay to 8.70
[06/01 22:45:39  20569s] Creating Cell Server, finished. 
[06/01 22:45:39  20569s] 
[06/01 22:45:39  20569s] Deleting Cell Server ...
[06/01 22:45:39  20569s] Begin: GigaOpt DRV Optimization
[06/01 22:45:39  20569s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
[06/01 22:45:39  20569s] Info: 1416 io nets excluded
[06/01 22:45:39  20569s] Info: 2 clock nets excluded from IPO operation.
[06/01 22:45:39  20569s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:42:49.9/8:37:14.0 (0.7), mem = 12457.1M
[06/01 22:45:39  20569s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.17768.8
[06/01 22:45:39  20569s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/01 22:45:39  20569s] ### Creating PhyDesignMc. totSessionCpu=5:42:50 mem=12457.1M
[06/01 22:45:39  20569s] OPERPROF: Starting DPlace-Init at level 1, MEM:12457.1M
[06/01 22:45:39  20569s] #spOpts: N=28 minPadR=1.1 
[06/01 22:45:39  20569s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:12457.1M
[06/01 22:45:39  20569s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:12457.1M
[06/01 22:45:39  20569s] Core basic site is CORE12T
[06/01 22:45:39  20570s] SiteArray: non-trimmed site array dimensions = 11859 x 104644
[06/01 22:45:39  20570s] SiteArray: use 4,966,739,968 bytes
[06/01 22:45:39  20570s] SiteArray: current memory after site array memory allocation 17193.8M
[06/01 22:45:39  20570s] SiteArray: FP blocked sites are writable
[06/01 22:45:48  20578s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[06/01 22:45:48  20578s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:17193.8M
[06/01 22:45:48  20578s] Process 35580 wires and vias for routing blockage and capacity analysis
[06/01 22:45:48  20578s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.007, MEM:17193.8M
[06/01 22:45:49  20579s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:9.860, REAL:9.865, MEM:17193.8M
[06/01 22:45:50  20581s] OPERPROF:     Starting CMU at level 3, MEM:17193.8M
[06/01 22:45:50  20581s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:17193.8M
[06/01 22:45:51  20582s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:12.170, REAL:12.179, MEM:17193.8M
[06/01 22:45:51  20582s] [CPU] DPlace-Init (cpu=0:00:12.2, real=0:00:12.0, mem=17193.8MB).
[06/01 22:45:51  20582s] OPERPROF: Finished DPlace-Init at level 1, CPU:12.230, REAL:12.237, MEM:17193.8M
[06/01 22:46:08  20599s] ### Creating PhyDesignMc, finished. totSessionCpu=5:43:19 mem=17193.8M
[06/01 22:46:21  20612s] 
[06/01 22:46:21  20612s] Creating Lib Analyzer ...
[06/01 22:46:21  20612s] Creating Cell Server ...(0, 0, 0, 0)
[06/01 22:46:21  20612s] Summary for sequential cells identification: 
[06/01 22:46:21  20612s]   Identified SBFF number: 106
[06/01 22:46:21  20612s]   Identified MBFF number: 0
[06/01 22:46:21  20612s]   Identified SB Latch number: 0
[06/01 22:46:21  20612s]   Identified MB Latch number: 0
[06/01 22:46:21  20612s]   Not identified SBFF number: 0
[06/01 22:46:21  20612s]   Not identified MBFF number: 0
[06/01 22:46:21  20612s]   Not identified SB Latch number: 0
[06/01 22:46:21  20612s]   Not identified MB Latch number: 0
[06/01 22:46:21  20612s]   Number of sequential cells which are not FFs: 84
[06/01 22:46:21  20612s]  Visiting view : nominal_analysis_view
[06/01 22:46:21  20612s]    : PowerDomain = none : Weighted F : unweighted  = 8.70 (1.000) with rcCorner = 0
[06/01 22:46:21  20612s]    : PowerDomain = none : Weighted F : unweighted  = 4.70 (1.000) with rcCorner = -1
[06/01 22:46:21  20612s]  Visiting view : nominal_analysis_view
[06/01 22:46:21  20612s]    : PowerDomain = none : Weighted F : unweighted  = 8.70 (1.000) with rcCorner = 0
[06/01 22:46:21  20612s]    : PowerDomain = none : Weighted F : unweighted  = 4.70 (1.000) with rcCorner = -1
[06/01 22:46:21  20612s]  Setting StdDelay to 8.70
[06/01 22:46:21  20612s] Creating Cell Server, finished. 
[06/01 22:46:21  20612s] 
[06/01 22:46:21  20612s] Total number of usable buffers from Lib Analyzer: 16 ( C12T28SOI_LR_BFX8_P0 C12T28SOI_LR_BFX6_P0 C12T28SOI_LR_BFX16_P0 C12T28SOI_LR_BFX13_P0 C12T28SOI_LR_BFX25_P0 C12T28SOI_LR_BFX21_P0 C12T28SOI_LR_BFX33_P0 C12T28SOI_LR_BFX29_P0 C12T28SOI_LR_BFX42_P0 C12T28SOI_LR_BFX50_P0 C12T28SOI_LR_BFX58_P0 C12T28SOI_LR_BFX67_P0 C12T28SOI_LR_BFX75_P0 C12T28SOI_LR_BFX84_P0 C12T28SOI_LR_BFX100_P0 C12T28SOI_LR_BFX134_P0)
[06/01 22:46:21  20612s] Total number of usable inverters from Lib Analyzer: 16 ( C12T28SOI_LR_IVX8_P0 C12T28SOI_LR_IVX6_P0 C12T28SOI_LR_IVX4_P0 C12T28SOI_LR_IVX17_P0 C12T28SOI_LR_IVX13_P0 C12T28SOI_LR_IVX25_P0 C12T28SOI_LR_IVX21_P0 C12T28SOI_LR_IVX33_P0 C12T28SOI_LR_IVX29_P0 C12T28SOI_LR_IVX50_P0 C12T28SOI_LR_IVX58_P0 C12T28SOI_LR_IVX67_P0 C12T28SOI_LR_IVX75_P0 C12T28SOI_LR_IVX84_P0 C12T28SOI_LR_IVX100_P0 C12T28SOI_LR_IVX134_P0)
[06/01 22:46:21  20612s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/01 22:46:21  20612s] 
[06/01 22:46:22  20613s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=5:43:33 mem=17193.8M
[06/01 22:46:22  20613s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=5:43:33 mem=17193.8M
[06/01 22:46:22  20613s] Creating Lib Analyzer, finished. 
[06/01 22:46:22  20613s] 
[06/01 22:46:22  20613s] #optDebug: {2, 1.000, 0.8500} {3, 0.810, 0.8500} {4, 0.620, 0.8500} {5, 0.430, 0.7503} {6, 0.051, 0.3615} {7, 0.051, 0.3615} {8, 0.003, 0.3225} {9, 0.003, 0.3225} 
[06/01 22:46:22  20613s] ### Creating LA Mngr. totSessionCpu=5:43:33 mem=17193.8M
[06/01 22:46:22  20613s] ### Creating LA Mngr, finished. totSessionCpu=5:43:33 mem=17193.8M
[06/01 22:46:28  20618s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:17212.9M
[06/01 22:46:28  20618s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:17212.9M
[06/01 22:46:29  20620s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/01 22:46:29  20620s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/01 22:46:29  20620s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/01 22:46:29  20620s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/01 22:46:29  20620s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/01 22:46:30  20621s] Info: violation cost 7122.115234 (cap = 6428.590820, tran = 693.525574, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/01 22:46:31  20621s] |   308|   579|    -7.62|   802|   802|    -1.69|     1|     1|     0|     0|   -21.00| -2417.29|       0|       0|       0|   0.05|          |         |
[06/01 22:46:33  20624s] Info: violation cost 6725.034668 (cap = 6343.496582, tran = 381.537903, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/01 22:46:34  20624s] |    81|    81|    -7.62|   469|   469|    -1.69|     1|     1|     0|     0|   -21.00| -2416.46|     262|       0|     156|   0.05| 0:00:02.0| 17231.9M|
[06/01 22:46:34  20624s] Info: violation cost 6725.034668 (cap = 6343.496582, tran = 381.537903, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/01 22:46:34  20624s] |    81|    81|    -7.62|   469|   469|    -1.69|     1|     1|     0|     0|   -21.00| -2416.46|       0|       0|       0|   0.05| 0:00:00.0| 17231.9M|
[06/01 22:46:34  20624s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/01 22:46:34  20624s] 
[06/01 22:46:34  20624s] ###############################################################################
[06/01 22:46:34  20624s] #
[06/01 22:46:34  20624s] #  Large fanout net report:  
[06/01 22:46:34  20624s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[06/01 22:46:34  20624s] #     - current density: 0.05
[06/01 22:46:34  20624s] #
[06/01 22:46:34  20624s] #  List of high fanout nets:
[06/01 22:46:34  20624s] #        Net(1):  pad_scan_mode: (fanouts = 138)
[06/01 22:46:34  20624s] #
[06/01 22:46:34  20624s] ###############################################################################
[06/01 22:46:34  20624s] **** Begin NDR-Layer Usage Statistics ****
[06/01 22:46:34  20624s] 0 Ndr or Layer constraints added by optimization 
[06/01 22:46:34  20624s] **** End NDR-Layer Usage Statistics ****
[06/01 22:46:34  20625s] 
[06/01 22:46:34  20625s] 
[06/01 22:46:34  20625s] =======================================================================
[06/01 22:46:34  20625s]                 Reasons for remaining drv violations
[06/01 22:46:34  20625s] =======================================================================
[06/01 22:46:34  20625s] *info: Total 503 net(s) have violations which can't be fixed by DRV optimization.
[06/01 22:46:34  20625s] 
[06/01 22:46:34  20625s] MultiBuffering failure reasons
[06/01 22:46:34  20625s] ------------------------------------------------
[06/01 22:46:34  20625s] *info:   469 net(s): Could not be fixed because it is multi driver net.
[06/01 22:46:34  20625s] 
[06/01 22:46:34  20625s] 
[06/01 22:46:34  20625s] *** Finish DRV Fixing (cpu=0:00:06.8 real=0:00:06.0 mem=17231.9M) ***
[06/01 22:46:34  20625s] 
[06/01 22:46:36  20627s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:17247.9M
[06/01 22:46:36  20627s] OPERPROF:   Starting DPlace-Init at level 2, MEM:17247.9M
[06/01 22:46:36  20627s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:17247.9M
[06/01 22:46:42  20632s] OPERPROF:       Starting CMU at level 4, MEM:17247.9M
[06/01 22:46:42  20632s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.004, MEM:17247.9M
[06/01 22:46:42  20633s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:5.780, REAL:5.790, MEM:17247.9M
[06/01 22:46:42  20633s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:17247.9M
[06/01 22:46:42  20633s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.010, REAL:0.003, MEM:17247.9M
[06/01 22:46:42  20633s] OPERPROF:   Finished DPlace-Init at level 2, CPU:5.840, REAL:5.846, MEM:17247.9M
[06/01 22:46:42  20633s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:5.840, REAL:5.846, MEM:17247.9M
[06/01 22:46:42  20633s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.17768.4
[06/01 22:46:42  20633s] OPERPROF: Starting RefinePlace at level 1, MEM:17247.9M
[06/01 22:46:42  20633s] *** Starting refinePlace (5:43:53 mem=17247.9M) ***
[06/01 22:46:42  20633s] Total net bbox length = 1.306e+07 (6.369e+06 6.690e+06) (ext = 4.086e+06)
[06/01 22:46:43  20634s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/01 22:46:43  20634s] OPERPROF:   Starting CellHaloInit at level 2, MEM:17247.9M
[06/01 22:46:43  20634s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.003, MEM:17247.9M
[06/01 22:46:43  20634s] OPERPROF:   Starting CellHaloInit at level 2, MEM:17247.9M
[06/01 22:46:43  20634s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.003, MEM:17247.9M
[06/01 22:46:43  20634s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:17247.9M
[06/01 22:46:43  20634s] Starting refinePlace ...
[06/01 22:46:47  20638s]   Spread Effort: high, pre-route mode, useDDP on.
[06/01 22:46:47  20638s] [CPU] RefinePlace/preRPlace (cpu=0:00:04.0, real=0:00:04.0, mem=17247.9MB) @(5:43:54 - 5:43:58).
[06/01 22:46:47  20638s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/01 22:46:47  20638s] wireLenOptFixPriorityInst 0 inst fixed
[06/01 22:46:47  20638s] 
[06/01 22:46:47  20638s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[06/01 22:46:48  20639s] Move report: legalization moves 86 insts, mean move: 0.97 um, max move: 3.78 um
[06/01 22:46:48  20639s] 	Max move on inst (swerv/ifu_mem_ctl/FE_OFC7357_FE_OFN5249_ifu_ifc_fetch_addr_f1_13): (9711.30, 10823.80) --> (9708.72, 10822.60)
[06/01 22:46:48  20639s] [CPU] RefinePlace/Legalization (cpu=0:00:01.2, real=0:00:01.0, mem=17247.9MB) @(5:43:58 - 5:43:59).
[06/01 22:46:48  20639s] Move report: Detail placement moves 86 insts, mean move: 0.97 um, max move: 3.78 um
[06/01 22:46:48  20639s] 	Max move on inst (swerv/ifu_mem_ctl/FE_OFC7357_FE_OFN5249_ifu_ifc_fetch_addr_f1_13): (9711.30, 10823.80) --> (9708.72, 10822.60)
[06/01 22:46:48  20639s] 	Runtime: CPU: 0:00:05.2 REAL: 0:00:05.0 MEM: 17247.9MB
[06/01 22:46:48  20639s] Statistics of distance of Instance movement in refine placement:
[06/01 22:46:48  20639s]   maximum (X+Y) =         3.78 um
[06/01 22:46:48  20639s]   inst (swerv/ifu_mem_ctl/FE_OFC7357_FE_OFN5249_ifu_ifc_fetch_addr_f1_13) with max move: (9711.3, 10823.8) -> (9708.72, 10822.6)
[06/01 22:46:48  20639s]   mean    (X+Y) =         0.97 um
[06/01 22:46:48  20639s] Summary Report:
[06/01 22:46:48  20639s] Instances move: 86 (out of 74256 movable)
[06/01 22:46:48  20639s] Instances flipped: 0
[06/01 22:46:48  20639s] Mean displacement: 0.97 um
[06/01 22:46:48  20639s] Max displacement: 3.78 um (Instance: swerv/ifu_mem_ctl/FE_OFC7357_FE_OFN5249_ifu_ifc_fetch_addr_f1_13) (9711.3, 10823.8) -> (9708.72, 10822.6)
[06/01 22:46:48  20639s] 	Length: 5 sites, height: 1 rows, site name: CORE12T, cell type: C12T28SOI_LR_BFX25_P0
[06/01 22:46:48  20639s] Total instances moved : 86
[06/01 22:46:48  20639s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:5.230, REAL:5.229, MEM:17247.9M
[06/01 22:46:48  20639s] Total net bbox length = 1.306e+07 (6.369e+06 6.690e+06) (ext = 4.086e+06)
[06/01 22:46:48  20639s] Runtime: CPU: 0:00:06.0 REAL: 0:00:06.0 MEM: 17247.9MB
[06/01 22:46:48  20639s] [CPU] RefinePlace/total (cpu=0:00:06.0, real=0:00:06.0, mem=17247.9MB) @(5:43:53 - 5:43:59).
[06/01 22:46:48  20639s] *** Finished refinePlace (5:43:59 mem=17247.9M) ***
[06/01 22:46:48  20639s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.17768.4
[06/01 22:46:48  20639s] OPERPROF: Finished RefinePlace at level 1, CPU:6.050, REAL:6.045, MEM:17247.9M
[06/01 22:46:50  20640s] *** maximum move = 3.78 um ***
[06/01 22:46:50  20640s] *** Finished re-routing un-routed nets (17247.9M) ***
[06/01 22:46:50  20641s] OPERPROF: Starting DPlace-Init at level 1, MEM:17247.9M
[06/01 22:46:50  20641s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:17247.9M
[06/01 22:46:55  20646s] OPERPROF:     Starting CMU at level 3, MEM:17247.9M
[06/01 22:46:55  20646s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.005, MEM:17247.9M
[06/01 22:46:56  20647s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:5.840, REAL:5.808, MEM:17247.9M
[06/01 22:46:56  20647s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:17247.9M
[06/01 22:46:56  20647s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.003, MEM:17247.9M
[06/01 22:46:56  20647s] OPERPROF: Finished DPlace-Init at level 1, CPU:5.890, REAL:5.865, MEM:17247.9M
[06/01 22:47:13  20664s] 
[06/01 22:47:13  20664s] *** Finish Physical Update (cpu=0:00:38.7 real=0:00:39.0 mem=17258.7M) ***
[06/01 22:47:14  20665s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.17768.8
[06/01 22:47:14  20665s] *** DrvOpt [finish] : cpu/real = 0:01:35.6/0:01:35.6 (1.0), totSession cpu/real = 5:44:25.5/8:38:49.5 (0.7), mem = 17223.6M
[06/01 22:47:14  20665s] End: GigaOpt DRV Optimization
[06/01 22:47:14  20665s] GigaOpt DRV: restore maxLocalDensity to 0.98
[06/01 22:47:15  20665s] OPERPROF: Starting spInitSiteArr at level 1, MEM:17146.6M
[06/01 22:47:20  20671s] OPERPROF: Finished spInitSiteArr at level 1, CPU:5.810, REAL:5.808, MEM:17146.6M
[06/01 22:47:30  20681s] 
------------------------------------------------------------
     Summary (cpu=1.60min real=1.58min mem=17146.6M)                             
------------------------------------------------------------

Setup views included:
 nominal_analysis_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -20.999 |   N/A   |   N/A   | -20.999 |
|           TNS (ns):| -2963.0 |   N/A   |   N/A   | -2963.0 |
|    Violating Paths:|   293   |   N/A   |   N/A   |   293   |
|          All Paths:|   293   |   N/A   |   N/A   |   293   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |    445 (445)     |
|   max_tran     |     17 (17)      |   -0.593   |     63 (63)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.052%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 1:00:25, real = 1:00:23, mem = 13505.5M, totSessionCpu=5:44:41 **
[06/01 22:47:30  20681s] *** Timing NOT met, worst failing slack is -20.999
[06/01 22:47:30  20681s] *** Check timing (0:00:00.0)
[06/01 22:47:30  20681s] Deleting Cell Server ...
[06/01 22:47:30  20681s] Deleting Lib Analyzer.
[06/01 22:47:30  20681s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/01 22:47:30  20681s] Creating Cell Server ...(0, 0, 0, 0)
[06/01 22:47:30  20681s] Summary for sequential cells identification: 
[06/01 22:47:30  20681s]   Identified SBFF number: 106
[06/01 22:47:30  20681s]   Identified MBFF number: 0
[06/01 22:47:30  20681s]   Identified SB Latch number: 0
[06/01 22:47:30  20681s]   Identified MB Latch number: 0
[06/01 22:47:30  20681s]   Not identified SBFF number: 0
[06/01 22:47:30  20681s]   Not identified MBFF number: 0
[06/01 22:47:30  20681s]   Not identified SB Latch number: 0
[06/01 22:47:30  20681s]   Not identified MB Latch number: 0
[06/01 22:47:30  20681s]   Number of sequential cells which are not FFs: 84
[06/01 22:47:30  20681s]  Visiting view : nominal_analysis_view
[06/01 22:47:30  20681s]    : PowerDomain = none : Weighted F : unweighted  = 8.00 (1.000) with rcCorner = 0
[06/01 22:47:30  20681s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/01 22:47:30  20681s]  Visiting view : nominal_analysis_view
[06/01 22:47:30  20681s]    : PowerDomain = none : Weighted F : unweighted  = 8.00 (1.000) with rcCorner = 0
[06/01 22:47:30  20681s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/01 22:47:30  20681s]  Setting StdDelay to 8.00
[06/01 22:47:30  20681s] Creating Cell Server, finished. 
[06/01 22:47:30  20681s] 
[06/01 22:47:30  20681s] Deleting Cell Server ...
[06/01 22:47:30  20681s] Begin: GigaOpt Optimization in WNS mode
[06/01 22:47:30  20681s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[06/01 22:47:30  20681s] Info: 1416 io nets excluded
[06/01 22:47:30  20681s] Info: 2 clock nets excluded from IPO operation.
[06/01 22:47:30  20681s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:44:41.5/8:39:05.5 (0.7), mem = 17146.6M
[06/01 22:47:30  20681s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.17768.9
[06/01 22:47:30  20681s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/01 22:47:30  20681s] ### Creating PhyDesignMc. totSessionCpu=5:44:42 mem=17146.6M
[06/01 22:47:30  20681s] OPERPROF: Starting DPlace-Init at level 1, MEM:17146.6M
[06/01 22:47:30  20681s] #spOpts: N=28 minPadR=1.1 mergeVia=F 
[06/01 22:47:30  20681s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:17146.6M
[06/01 22:47:36  20686s] OPERPROF:     Starting CMU at level 3, MEM:17146.6M
[06/01 22:47:36  20686s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:17146.6M
[06/01 22:47:36  20687s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:5.840, REAL:5.840, MEM:17146.6M
[06/01 22:47:36  20687s] [CPU] DPlace-Init (cpu=0:00:05.9, real=0:00:06.0, mem=17146.6MB).
[06/01 22:47:36  20687s] OPERPROF: Finished DPlace-Init at level 1, CPU:5.890, REAL:5.895, MEM:17146.6M
[06/01 22:47:54  20704s] ### Creating PhyDesignMc, finished. totSessionCpu=5:45:05 mem=17168.2M
[06/01 22:48:07  20717s] 
[06/01 22:48:07  20717s] Creating Lib Analyzer ...
[06/01 22:48:07  20717s] Creating Cell Server ...(0, 0, 0, 0)
[06/01 22:48:07  20717s] Summary for sequential cells identification: 
[06/01 22:48:07  20717s]   Identified SBFF number: 106
[06/01 22:48:07  20717s]   Identified MBFF number: 0
[06/01 22:48:07  20717s]   Identified SB Latch number: 0
[06/01 22:48:07  20717s]   Identified MB Latch number: 0
[06/01 22:48:07  20717s]   Not identified SBFF number: 0
[06/01 22:48:07  20717s]   Not identified MBFF number: 0
[06/01 22:48:07  20717s]   Not identified SB Latch number: 0
[06/01 22:48:07  20717s]   Not identified MB Latch number: 0
[06/01 22:48:07  20717s]   Number of sequential cells which are not FFs: 84
[06/01 22:48:07  20717s]  Visiting view : nominal_analysis_view
[06/01 22:48:07  20717s]    : PowerDomain = none : Weighted F : unweighted  = 8.00 (1.000) with rcCorner = 0
[06/01 22:48:07  20717s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/01 22:48:07  20717s]  Visiting view : nominal_analysis_view
[06/01 22:48:07  20717s]    : PowerDomain = none : Weighted F : unweighted  = 8.00 (1.000) with rcCorner = 0
[06/01 22:48:07  20717s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/01 22:48:07  20717s]  Setting StdDelay to 8.00
[06/01 22:48:07  20717s] Creating Cell Server, finished. 
[06/01 22:48:07  20717s] 
[06/01 22:48:07  20717s] Total number of usable buffers from Lib Analyzer: 20 ( C12T28SOI_LR_BFX8_P0 C12T28SOI_LR_CNBFX7_P4 C12T28SOI_LR_CNBFX7_P0 C12T28SOI_LR_CNBFX15_P4 C12T28SOI_LR_CNBFX15_P0 C12T28SOI_LR_BFX21_P0 C12T28SOI_LR_CNBFX22_P0 C12T28SOI_LR_BFX33_P0 C12T28SOI_LR_CNBFX30_P0 C12T28SOI_LR_CNBFX38_P0 C12T28SOI_LR_BFX50_P0 C12T28SOI_LR_CNBFX44_P0 C12T28SOI_LR_CNBFX52_P0 C12T28SOI_LR_BFX67_P0 C12T28SOI_LR_CNBFX59_P0 C12T28SOI_LR_CNBFX70_P0 C12T28SOI_LR_BFX100_P0 C12T28SOI_LR_CNBFX94_P0 C12T28SOI_LR_BFX134_P0 C12T28SOI_LR_CNBFX133_P0)
[06/01 22:48:07  20717s] Total number of usable inverters from Lib Analyzer: 20 ( C12T28SOI_LR_CNIVX8_P4 C12T28SOI_LR_CNIVX8_P0 C12T28SOI_LR_CNIVX5_P0 C12T28SOI_LR_IVX17_P0 C12T28SOI_LR_CNIVX16_P0 C12T28SOI_LR_CNIVX23_P4 C12T28SOI_LR_CNIVX23_P0 C12T28SOI_LR_CNIVX31_P0 C12T28SOI_LR_CNIVX39_P4 C12T28SOI_LR_CNIVX39_P0 C12T28SOI_LR_CNIVX47_P0 C12T28SOI_LR_IVX58_P0 C12T28SOI_LR_CNIVX55_P0 C12T28SOI_LR_CNIVX61_P0 C12T28SOI_LR_IVX75_P0 C12T28SOI_LR_CNIVX70_P0 C12T28SOI_LR_IVX100_P0 C12T28SOI_LR_CNIVX94_P0 C12T28SOI_LR_IVX134_P0 C12T28SOI_LR_CNIVX133_P0)
[06/01 22:48:07  20717s] Total number of usable delay cells from Lib Analyzer: 20 ( C12T28SOI_LR_DLYHFM4X7_P4 C12T28SOI_LR_DLYHFM4X7_P16 C12T28SOI_LR_DLYHFM4X7_P10 C12T28SOI_LR_DLYHFM4X7_P0 C12T28SOI_LR_DLYHFM4X15_P4 C12T28SOI_LR_DLYHFM4X15_P16 C12T28SOI_LR_DLYHFM4X15_P10 C12T28SOI_LR_DLYHFM4X15_P0 C12T28SOI_LR_DLYHFM8X7_P4 C12T28SOI_LR_DLYHFM8X7_P16 C12T28SOI_LR_DLYHFM8X7_P10 C12T28SOI_LR_DLYHFM8X7_P0 C12T28SOI_LR_DLYHFM8X15_P4 C12T28SOI_LR_DLYHFM8X15_P16 C12T28SOI_LR_DLYHFM8X15_P10 C12T28SOI_LR_DLYHFM8X15_P0 C12T28SOI_LR_DLYHFM8X54_P4 C12T28SOI_LR_DLYHFM8X54_P16 C12T28SOI_LR_DLYHFM8X54_P10 C12T28SOI_LR_DLYHFM8X54_P0)
[06/01 22:48:07  20717s] 
[06/01 22:48:07  20718s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=5:45:19 mem=17168.2M
[06/01 22:48:07  20718s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=5:45:19 mem=17168.2M
[06/01 22:48:07  20718s] Creating Lib Analyzer, finished. 
[06/01 22:48:07  20718s] 
[06/01 22:48:07  20718s] #optDebug: {2, 1.000, 0.8500} {3, 0.810, 0.8500} {4, 0.620, 0.8500} {5, 0.430, 0.8500} {6, 0.051, 0.8500} {7, 0.051, 0.8500} {8, 0.003, 0.8500} {9, 0.003, 0.8500} 
[06/01 22:48:07  20718s] ### Creating LA Mngr. totSessionCpu=5:45:19 mem=17168.2M
[06/01 22:48:07  20718s] ### Creating LA Mngr, finished. totSessionCpu=5:45:19 mem=17168.2M
[06/01 22:48:11  20722s] *info: 1416 io nets excluded
[06/01 22:48:11  20722s] *info: 2 clock nets excluded
[06/01 22:48:11  20722s] *info: 6 special nets excluded.
[06/01 22:48:11  20722s] *info: 1311 multi-driver nets excluded.
[06/01 22:48:11  20722s] *info: 27543 no-driver nets excluded.
[06/01 22:48:12  20723s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.17768.2
[06/01 22:48:12  20723s] PathGroup :  reg2cgate  TargetSlack : 0.008 
[06/01 22:48:12  20723s] PathGroup :  reg2reg  TargetSlack : 0.008 
[06/01 22:48:13  20723s] ** GigaOpt Optimizer WNS Slack -20.999 TNS Slack -2416.464 Density 0.05
[06/01 22:48:13  20723s] Optimizer WNS Pass 0
[06/01 22:48:13  20723s] OptDebug: Start of Optimizer WNS Pass 0: default* WNS -20.999 TNS -2416.464; reg2cgate* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS -922337203685477.625 TNS 0.000; all paths WNS -20.999 TNS -2416.464
[06/01 22:48:13  20723s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:17187.2M
[06/01 22:48:13  20723s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:17187.2M
[06/01 22:48:14  20725s] Active Path Group: default 
[06/01 22:48:14  20725s] +--------+---------+---------+---------+----------+------------+--------+---------------------+---------+----------------------------------------------------+
[06/01 22:48:14  20725s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View      |Pathgroup|                     End Point                      |
[06/01 22:48:14  20725s] +--------+---------+---------+---------+----------+------------+--------+---------------------+---------+----------------------------------------------------+
[06/01 22:48:14  20725s] | -20.999|  -20.999|-2416.464|-2416.464|     0.05%|   0:00:00.0|17203.2M|nominal_analysis_view|  default| swerv/g60647/Z                                     |
[06/01 22:48:14  20725s] | -20.969|  -20.969|-2414.260|-2414.260|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60647/Z                                     |
[06/01 22:48:14  20725s] | -20.958|  -20.958|-2413.469|-2413.469|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60647/Z                                     |
[06/01 22:48:14  20725s] | -20.677|  -20.677|-2393.222|-2393.222|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60647/Z                                     |
[06/01 22:48:14  20725s] | -20.644|  -20.644|-2390.861|-2390.861|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60647/Z                                     |
[06/01 22:48:14  20725s] | -20.631|  -20.631|-2389.917|-2389.917|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60647/Z                                     |
[06/01 22:48:14  20725s] | -20.586|  -20.586|-2386.699|-2386.699|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60647/Z                                     |
[06/01 22:48:14  20725s] | -20.547|  -20.547|-2383.826|-2383.826|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60647/Z                                     |
[06/01 22:48:14  20725s] | -20.539|  -20.539|-2383.229|-2383.229|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60647/Z                                     |
[06/01 22:48:14  20725s] | -20.530|  -20.530|-2382.533|-2382.533|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60647/Z                                     |
[06/01 22:48:14  20725s] | -20.522|  -20.522|-2381.921|-2381.921|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60647/Z                                     |
[06/01 22:48:15  20725s] | -20.396|  -20.396|-2380.637|-2380.637|     0.05%|   0:00:01.0|17249.4M|nominal_analysis_view|  default| swerv/g60835/Z                                     |
[06/01 22:48:15  20725s] | -19.864|  -19.864|-2378.783|-2378.783|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:15  20725s] | -19.843|  -19.843|-2378.076|-2378.076|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:15  20725s] | -19.838|  -19.838|-2378.027|-2378.027|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:15  20725s] | -19.837|  -19.837|-2378.227|-2378.227|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:15  20725s] | -19.811|  -19.811|-2377.606|-2377.606|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:15  20725s] | -19.806|  -19.806|-2377.279|-2377.279|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:15  20725s] | -19.797|  -19.797|-2376.917|-2376.917|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:15  20725s] | -19.719|  -19.719|-2376.342|-2376.342|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60646/Z                                     |
[06/01 22:48:15  20725s] | -19.715|  -19.715|-2375.467|-2375.467|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60651/Z                                     |
[06/01 22:48:15  20725s] | -19.576|  -19.576|-2374.873|-2374.873|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60647/Z                                     |
[06/01 22:48:15  20725s] | -19.501|  -19.501|-2374.024|-2374.024|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60649/Z                                     |
[06/01 22:48:15  20726s] | -19.420|  -19.420|-2373.387|-2373.387|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60648/Z                                     |
[06/01 22:48:15  20726s] | -19.316|  -19.316|-2372.679|-2372.679|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60616/Z                                     |
[06/01 22:48:15  20726s] | -19.235|  -19.235|-2371.252|-2371.252|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:15  20726s] | -19.228|  -19.228|-2369.608|-2369.608|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:15  20726s] | -19.223|  -19.223|-2369.493|-2369.493|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:15  20726s] | -19.212|  -19.212|-2369.344|-2369.344|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:15  20726s] | -19.209|  -19.209|-2369.309|-2369.309|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:15  20726s] | -19.151|  -19.151|-2362.759|-2362.759|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:15  20726s] | -18.955|  -18.955|-2348.654|-2348.654|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:15  20726s] | -18.939|  -18.939|-2347.502|-2347.502|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:15  20726s] | -18.929|  -18.929|-2346.775|-2346.775|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:15  20726s] | -18.920|  -18.920|-2346.141|-2346.141|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:15  20726s] | -18.911|  -18.911|-2345.048|-2345.048|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:15  20726s] | -18.897|  -18.897|-2344.047|-2344.047|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:15  20726s] | -18.890|  -18.890|-2343.757|-2343.757|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:15  20726s] | -18.854|  -18.854|-2339.308|-2339.308|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:15  20726s] | -18.839|  -18.839|-2338.524|-2338.524|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:15  20726s] | -18.624|  -18.624|-2323.087|-2323.087|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:15  20726s] | -18.606|  -18.606|-2322.258|-2322.258|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:15  20726s] | -18.596|  -18.596|-2321.931|-2321.931|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:15  20726s] | -18.591|  -18.591|-2321.781|-2321.781|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:16  20726s] | -18.581|  -18.581|-2321.571|-2321.571|     0.05%|   0:00:01.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:16  20726s] | -18.576|  -18.576|-2321.722|-2321.722|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:16  20726s] | -18.574|  -18.574|-2321.649|-2321.649|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:16  20726s] | -18.566|  -18.566|-2321.514|-2321.514|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:16  20726s] | -18.560|  -18.560|-2321.465|-2321.465|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:16  20726s] | -18.555|  -18.555|-2321.229|-2321.229|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:16  20726s] | -18.550|  -18.550|-2321.228|-2321.228|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:16  20726s] | -18.545|  -18.545|-2321.100|-2321.100|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:16  20726s] | -18.547|  -18.547|-2319.382|-2319.382|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:16  20726s] | -18.545|  -18.545|-2319.254|-2319.254|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:16  20726s] | -18.539|  -18.539|-2319.104|-2319.104|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:16  20727s] | -18.536|  -18.536|-2319.076|-2319.076|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:16  20727s] | -18.533|  -18.533|-2318.832|-2318.832|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:16  20727s] | -18.517|  -18.517|-2318.639|-2318.639|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:16  20727s] | -18.517|  -18.517|-2318.666|-2318.666|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:16  20727s] | -18.510|  -18.510|-2318.522|-2318.522|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:16  20727s] | -18.508|  -18.508|-2318.525|-2318.525|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:16  20727s] | -18.503|  -18.503|-2318.400|-2318.400|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:16  20727s] | -18.496|  -18.496|-2318.519|-2318.519|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:16  20727s] | -18.498|  -18.498|-2318.262|-2318.262|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:16  20727s] | -18.492|  -18.492|-2318.067|-2318.067|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:16  20727s] | -18.489|  -18.489|-2318.171|-2318.171|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:16  20727s] | -18.444|  -18.444|-2315.958|-2315.958|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:16  20727s] | -18.405|  -18.405|-2314.153|-2314.153|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:16  20727s] | -18.402|  -18.402|-2313.792|-2313.792|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:16  20727s] | -18.400|  -18.400|-2313.738|-2313.738|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:16  20727s] | -18.394|  -18.394|-2313.209|-2313.209|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:16  20727s] | -18.387|  -18.387|-2312.928|-2312.928|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:16  20727s] | -18.381|  -18.381|-2312.604|-2312.604|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:17  20727s] | -18.381|  -18.381|-2312.515|-2312.515|     0.05%|   0:00:01.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:17  20727s] | -18.372|  -18.372|-2312.298|-2312.298|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:17  20727s] | -18.358|  -18.358|-2312.067|-2312.067|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:17  20727s] | -18.350|  -18.350|-2311.921|-2311.921|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:17  20727s] | -18.349|  -18.349|-2311.844|-2311.844|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:17  20728s] | -18.338|  -18.338|-2307.463|-2307.463|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:17  20728s] | -18.333|  -18.333|-2307.400|-2307.400|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:17  20728s] | -18.324|  -18.324|-2307.395|-2307.395|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:17  20728s] | -18.318|  -18.318|-2307.305|-2307.305|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:17  20728s] | -18.315|  -18.315|-2307.247|-2307.247|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:17  20728s] | -18.308|  -18.308|-2307.150|-2307.150|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:17  20728s] | -18.303|  -18.303|-2307.091|-2307.091|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:17  20728s] | -18.296|  -18.296|-2306.997|-2306.997|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:17  20728s] | -18.292|  -18.292|-2306.956|-2306.956|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:17  20728s] | -18.223|  -18.223|-2298.987|-2298.987|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:17  20728s] | -18.198|  -18.198|-2294.594|-2294.594|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:17  20728s] | -18.081|  -18.081|-2291.097|-2291.097|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:17  20728s] | -18.064|  -18.064|-2289.994|-2289.994|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:17  20728s] | -18.038|  -18.038|-2288.811|-2288.811|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:17  20728s] | -18.026|  -18.026|-2287.987|-2287.987|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:17  20728s] | -18.019|  -18.019|-2287.491|-2287.491|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:17  20728s] | -18.010|  -18.010|-2286.925|-2286.925|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:17  20728s] | -18.001|  -18.001|-2286.714|-2286.714|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:17  20728s] | -17.995|  -17.995|-2286.579|-2286.579|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:17  20728s] | -17.994|  -17.994|-2286.551|-2286.551|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:17  20728s] | -17.957|  -17.957|-2285.667|-2285.667|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:17  20728s] | -17.921|  -17.921|-2283.383|-2283.383|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:17  20728s] | -17.901|  -17.901|-2282.090|-2282.090|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:17  20728s] | -17.879|  -17.879|-2280.688|-2280.688|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:17  20728s] | -17.864|  -17.864|-2279.715|-2279.715|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:17  20728s] | -17.856|  -17.856|-2279.178|-2279.178|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:17  20728s] | -17.848|  -17.848|-2278.678|-2278.678|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:17  20728s] | -17.839|  -17.839|-2278.090|-2278.090|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:17  20728s] | -17.833|  -17.833|-2277.699|-2277.699|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:17  20728s] | -17.827|  -17.827|-2277.360|-2277.360|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:17  20728s] | -17.825|  -17.825|-2277.239|-2277.239|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:17  20728s] | -17.817|  -17.817|-2276.688|-2276.688|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:18  20728s] | -17.812|  -17.812|-2276.438|-2276.438|     0.05%|   0:00:01.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:18  20728s] | -17.806|  -17.806|-2275.821|-2275.821|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:18  20728s] | -17.801|  -17.801|-2275.812|-2275.812|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:18  20728s] | -17.788|  -17.788|-2275.094|-2275.094|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:18  20728s] | -17.753|  -17.753|-2274.275|-2274.275|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:18  20728s] | -17.741|  -17.741|-2274.010|-2274.010|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:18  20728s] | -17.716|  -17.716|-2273.438|-2273.438|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:18  20728s] | -17.713|  -17.713|-2273.418|-2273.418|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:18  20728s] | -17.684|  -17.684|-2272.949|-2272.949|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:18  20728s] | -17.673|  -17.673|-2272.780|-2272.780|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:18  20728s] | -17.638|  -17.638|-2272.110|-2272.110|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:18  20728s] | -17.615|  -17.615|-2271.851|-2271.851|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:18  20728s] | -17.589|  -17.589|-2271.436|-2271.436|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:18  20728s] | -17.584|  -17.584|-2271.361|-2271.361|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:18  20729s] | -17.517|  -17.517|-2270.273|-2270.273|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:18  20729s] | -17.506|  -17.506|-2270.102|-2270.102|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:18  20729s] | -17.499|  -17.499|-2269.985|-2269.985|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:18  20729s] | -17.453|  -17.453|-2269.258|-2269.258|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:18  20729s] | -17.441|  -17.441|-2269.056|-2269.056|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:18  20729s] | -17.431|  -17.431|-2268.898|-2268.898|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:18  20729s] | -17.423|  -17.423|-2268.783|-2268.783|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:18  20729s] | -17.419|  -17.419|-2268.714|-2268.714|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:18  20729s] | -17.412|  -17.412|-2268.596|-2268.596|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:18  20729s] | -17.411|  -17.411|-2268.579|-2268.579|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:18  20729s] | -17.407|  -17.407|-2268.528|-2268.528|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:18  20729s] | -17.373|  -17.373|-2267.182|-2267.182|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60800/Z                                     |
[06/01 22:48:18  20729s] | -17.356|  -17.356|-2265.786|-2265.786|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:18  20729s] | -17.343|  -17.343|-2265.350|-2265.350|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:18  20729s] | -17.338|  -17.338|-2265.203|-2265.203|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:18  20729s] | -17.332|  -17.332|-2265.182|-2265.182|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60801/Z                                     |
[06/01 22:48:18  20729s] | -17.328|  -17.328|-2263.777|-2263.777|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:18  20729s] | -17.315|  -17.315|-2263.768|-2263.768|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:18  20729s] | -17.305|  -17.305|-2263.094|-2263.094|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:18  20729s] | -17.293|  -17.293|-2263.070|-2263.070|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:18  20729s] | -17.282|  -17.282|-2261.611|-2261.611|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60887/Z                                     |
[06/01 22:48:18  20729s] | -17.272|  -17.272|-2261.573|-2261.573|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:18  20729s] | -17.270|  -17.270|-2261.360|-2261.360|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:18  20729s] | -17.265|  -17.265|-2261.360|-2261.360|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60887/Z                                     |
[06/01 22:48:18  20729s] | -17.261|  -17.261|-2261.362|-2261.362|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60887/Z                                     |
[06/01 22:48:19  20729s] | -17.258|  -17.258|-2261.263|-2261.263|     0.05%|   0:00:01.0|17249.4M|nominal_analysis_view|  default| swerv/g60887/Z                                     |
[06/01 22:48:19  20729s] | -17.254|  -17.254|-2261.206|-2261.206|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60887/Z                                     |
[06/01 22:48:19  20729s] | -17.251|  -17.251|-2261.182|-2261.182|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60887/Z                                     |
[06/01 22:48:19  20729s] | -17.237|  -17.237|-2260.357|-2260.357|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:19  20729s] | -17.227|  -17.227|-2259.541|-2259.541|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:19  20729s] | -17.208|  -17.208|-2258.338|-2258.338|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:19  20729s] | -17.199|  -17.199|-2258.243|-2258.243|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:19  20730s] | -17.195|  -17.195|-2258.044|-2258.044|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:19  20730s] | -17.190|  -17.190|-2257.788|-2257.788|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:19  20730s] | -17.174|  -17.174|-2256.561|-2256.561|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:19  20730s] | -17.168|  -17.168|-2256.146|-2256.146|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:19  20730s] | -17.160|  -17.160|-2255.737|-2255.737|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:19  20730s] | -17.151|  -17.151|-2255.176|-2255.176|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60887/Z                                     |
[06/01 22:48:19  20730s] | -17.144|  -17.144|-2254.951|-2254.951|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:19  20730s] | -17.136|  -17.136|-2254.569|-2254.569|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60887/Z                                     |
[06/01 22:48:20  20731s] | -17.133|  -17.133|-2252.976|-2252.976|     0.05%|   0:00:01.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:20  20731s] | -17.126|  -17.126|-2252.817|-2252.817|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:20  20731s] | -17.121|  -17.121|-2253.390|-2253.390|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:21  20732s] | -17.116|  -17.116|-2252.985|-2252.985|     0.05%|   0:00:01.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:21  20732s] | -17.109|  -17.109|-2252.951|-2252.951|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:21  20732s] | -17.108|  -17.108|-2252.797|-2252.797|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:21  20732s] | -17.098|  -17.098|-2252.598|-2252.598|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:23  20733s] | -17.093|  -17.093|-2252.541|-2252.541|     0.05%|   0:00:02.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:24  20734s] | -17.093|  -17.093|-2252.524|-2252.524|     0.05%|   0:00:01.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:24  20735s] | -17.089|  -17.089|-2252.335|-2252.335|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:25  20735s] | -17.088|  -17.088|-2252.469|-2252.469|     0.05%|   0:00:01.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:25  20736s] | -17.088|  -17.088|-2252.461|-2252.461|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:25  20736s] | -17.084|  -17.084|-2252.447|-2252.447|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:26  20737s] | -17.084|  -17.084|-2252.302|-2252.302|     0.05%|   0:00:01.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:26  20737s] | -17.084|  -17.084|-2252.295|-2252.295|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:26  20737s] | -17.084|  -17.084|-2252.160|-2252.160|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:26  20737s] | -17.084|  -17.084|-2252.151|-2252.151|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:26  20737s] | -17.084|  -17.084|-2252.151|-2252.151|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:48:26  20737s] +--------+---------+---------+---------+----------+------------+--------+---------------------+---------+----------------------------------------------------+
[06/01 22:48:26  20737s] 
[06/01 22:48:26  20737s] *** Finish Core Optimize Step (cpu=0:00:12.1 real=0:00:12.0 mem=17249.4M) ***
[06/01 22:48:26  20737s] 
[06/01 22:48:26  20737s] *** Finished Optimize Step Cumulative (cpu=0:00:12.2 real=0:00:12.0 mem=17249.4M) ***
[06/01 22:48:26  20737s] OptDebug: End of Optimizer WNS Pass 0: default* WNS -17.084 TNS -2252.151; reg2cgate* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS -922337203685477.625 TNS 0.000; all paths WNS -17.084 TNS -2252.151
[06/01 22:48:26  20737s] ** GigaOpt Optimizer WNS Slack -17.084 TNS Slack -2252.151 Density 0.05
[06/01 22:48:26  20737s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.17768.1
[06/01 22:48:28  20739s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:17249.4M
[06/01 22:48:28  20739s] OPERPROF:   Starting DPlace-Init at level 2, MEM:17249.4M
[06/01 22:48:28  20739s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:17249.4M
[06/01 22:48:33  20744s] OPERPROF:       Starting CMU at level 4, MEM:17249.4M
[06/01 22:48:33  20744s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.004, MEM:17249.4M
[06/01 22:48:34  20745s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:5.790, REAL:5.798, MEM:17249.4M
[06/01 22:48:34  20745s] OPERPROF:   Finished DPlace-Init at level 2, CPU:5.850, REAL:5.850, MEM:17249.4M
[06/01 22:48:34  20745s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:5.850, REAL:5.851, MEM:17249.4M
[06/01 22:48:34  20745s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.17768.5
[06/01 22:48:34  20745s] OPERPROF: Starting RefinePlace at level 1, MEM:17249.4M
[06/01 22:48:34  20745s] *** Starting refinePlace (5:45:45 mem=17249.4M) ***
[06/01 22:48:34  20745s] Total net bbox length = 1.306e+07 (6.369e+06 6.692e+06) (ext = 4.086e+06)
[06/01 22:48:35  20746s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/01 22:48:35  20746s] OPERPROF:   Starting CellHaloInit at level 2, MEM:17249.4M
[06/01 22:48:35  20746s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.003, MEM:17249.4M
[06/01 22:48:35  20746s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:17249.4M
[06/01 22:48:36  20746s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:17249.4M
[06/01 22:48:39  20749s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:3.090, REAL:3.090, MEM:17249.4M
[06/01 22:48:39  20749s] default core: bins with density > 0.750 =  0.02 % ( 246 / 1411340 )
[06/01 22:48:39  20749s] Density distribution unevenness ratio = 99.485%
[06/01 22:48:39  20749s] RPlace IncrNP Skipped
[06/01 22:48:39  20749s] [CPU] RefinePlace/IncrNP (cpu=0:00:03.8, real=0:00:04.0, mem=17249.4MB) @(5:45:46 - 5:45:50).
[06/01 22:48:39  20749s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:3.810, REAL:3.806, MEM:17249.4M
[06/01 22:48:39  20749s] OPERPROF:   Starting CellHaloInit at level 2, MEM:17249.4M
[06/01 22:48:39  20749s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.003, MEM:17249.4M
[06/01 22:48:39  20749s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:17249.4M
[06/01 22:48:39  20749s] Starting refinePlace ...
[06/01 22:48:43  20753s]   Spread Effort: high, pre-route mode, useDDP on.
[06/01 22:48:43  20753s] [CPU] RefinePlace/preRPlace (cpu=0:00:04.0, real=0:00:04.0, mem=17249.4MB) @(5:45:50 - 5:45:54).
[06/01 22:48:43  20753s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/01 22:48:43  20753s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/01 22:48:43  20753s] 	Runtime: CPU: 0:00:04.0 REAL: 0:00:04.0 MEM: 17249.4MB
[06/01 22:48:43  20753s] Statistics of distance of Instance movement in refine placement:
[06/01 22:48:43  20753s]   maximum (X+Y) =         0.00 um
[06/01 22:48:43  20753s]   mean    (X+Y) =         0.00 um
[06/01 22:48:43  20753s] Summary Report:
[06/01 22:48:43  20753s] Instances move: 0 (out of 74245 movable)
[06/01 22:48:43  20753s] Instances flipped: 0
[06/01 22:48:43  20753s] Mean displacement: 0.00 um
[06/01 22:48:43  20753s] Max displacement: 0.00 um 
[06/01 22:48:43  20753s] Total instances moved : 0
[06/01 22:48:43  20753s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:4.050, REAL:4.048, MEM:17249.4M
[06/01 22:48:43  20753s] Total net bbox length = 1.306e+07 (6.369e+06 6.692e+06) (ext = 4.086e+06)
[06/01 22:48:43  20753s] Runtime: CPU: 0:00:08.6 REAL: 0:00:09.0 MEM: 17249.4MB
[06/01 22:48:43  20753s] [CPU] RefinePlace/total (cpu=0:00:08.6, real=0:00:09.0, mem=17249.4MB) @(5:45:45 - 5:45:54).
[06/01 22:48:43  20753s] *** Finished refinePlace (5:45:54 mem=17249.4M) ***
[06/01 22:48:43  20753s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.17768.5
[06/01 22:48:43  20753s] OPERPROF: Finished RefinePlace at level 1, CPU:8.670, REAL:8.672, MEM:17249.4M
[06/01 22:48:44  20755s] *** maximum move = 0.00 um ***
[06/01 22:48:44  20755s] *** Finished re-routing un-routed nets (17249.4M) ***
[06/01 22:48:45  20755s] OPERPROF: Starting DPlace-Init at level 1, MEM:17249.4M
[06/01 22:48:45  20755s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:17249.4M
[06/01 22:48:50  20760s] OPERPROF:     Starting CMU at level 3, MEM:17249.4M
[06/01 22:48:50  20760s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:17249.4M
[06/01 22:48:50  20761s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:5.790, REAL:5.781, MEM:17249.4M
[06/01 22:48:50  20761s] OPERPROF: Finished DPlace-Init at level 1, CPU:5.840, REAL:5.835, MEM:17249.4M
[06/01 22:49:08  20778s] 
[06/01 22:49:08  20778s] *** Finish Physical Update (cpu=0:00:41.3 real=0:00:42.0 mem=17249.4M) ***
[06/01 22:49:08  20778s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.17768.1
[06/01 22:49:08  20778s] ** GigaOpt Optimizer WNS Slack -17.084 TNS Slack -2252.151 Density 0.05
[06/01 22:49:08  20778s] Optimizer WNS Pass 1
[06/01 22:49:08  20778s] OptDebug: Start of Optimizer WNS Pass 1: default* WNS -17.084 TNS -2252.151; reg2cgate* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS -922337203685477.625 TNS 0.000; all paths WNS -17.084 TNS -2252.151
[06/01 22:49:08  20778s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:17249.4M
[06/01 22:49:08  20778s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:17249.4M
[06/01 22:49:09  20780s] Active Path Group: default 
[06/01 22:49:09  20780s] +--------+---------+---------+---------+----------+------------+--------+---------------------+---------+----------------------------------------------------+
[06/01 22:49:09  20780s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View      |Pathgroup|                     End Point                      |
[06/01 22:49:09  20780s] +--------+---------+---------+---------+----------+------------+--------+---------------------+---------+----------------------------------------------------+
[06/01 22:49:09  20780s] | -17.084|  -17.084|-2252.151|-2252.151|     0.05%|   0:00:00.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:49:12  20783s] | -17.083|  -17.083|-2252.090|-2252.090|     0.05%|   0:00:03.0|17249.4M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/01 22:49:12  20783s] +--------+---------+---------+---------+----------+------------+--------+---------------------+---------+----------------------------------------------------+
[06/01 22:49:12  20783s] 
[06/01 22:49:12  20783s] *** Finish Core Optimize Step (cpu=0:00:03.1 real=0:00:03.0 mem=17249.4M) ***
[06/01 22:49:12  20783s] 
[06/01 22:49:12  20783s] *** Finished Optimize Step Cumulative (cpu=0:00:03.2 real=0:00:03.0 mem=17249.4M) ***
[06/01 22:49:12  20783s] OptDebug: End of Optimizer WNS Pass 1: default* WNS -17.083 TNS -2252.090; reg2cgate* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS -922337203685477.625 TNS 0.000; all paths WNS -17.083 TNS -2252.090
[06/01 22:49:12  20783s] ** GigaOpt Optimizer WNS Slack -17.083 TNS Slack -2252.090 Density 0.05
[06/01 22:49:12  20783s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.17768.2
[06/01 22:49:15  20785s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:17249.4M
[06/01 22:49:15  20785s] OPERPROF:   Starting DPlace-Init at level 2, MEM:17249.4M
[06/01 22:49:15  20785s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:17249.4M
[06/01 22:49:20  20790s] OPERPROF:       Starting CMU at level 4, MEM:17249.4M
[06/01 22:49:20  20790s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.004, MEM:17249.4M
[06/01 22:49:20  20791s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:5.890, REAL:5.900, MEM:17249.4M
[06/01 22:49:20  20791s] OPERPROF:   Finished DPlace-Init at level 2, CPU:5.940, REAL:5.953, MEM:17249.4M
[06/01 22:49:20  20791s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:5.940, REAL:5.953, MEM:17249.4M
[06/01 22:49:20  20791s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.17768.6
[06/01 22:49:20  20791s] OPERPROF: Starting RefinePlace at level 1, MEM:17249.4M
[06/01 22:49:20  20791s] *** Starting refinePlace (5:46:32 mem=17249.4M) ***
[06/01 22:49:20  20791s] Total net bbox length = 1.306e+07 (6.369e+06 6.692e+06) (ext = 4.086e+06)
[06/01 22:49:21  20792s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/01 22:49:21  20792s] OPERPROF:   Starting CellHaloInit at level 2, MEM:17249.4M
[06/01 22:49:21  20792s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.003, MEM:17249.4M
[06/01 22:49:21  20792s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:17249.4M
[06/01 22:49:22  20793s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:17249.4M
[06/01 22:49:25  20796s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:3.170, REAL:3.140, MEM:17249.4M
[06/01 22:49:25  20796s] default core: bins with density > 0.750 =  0.02 % ( 246 / 1411340 )
[06/01 22:49:25  20796s] Density distribution unevenness ratio = 99.485%
[06/01 22:49:25  20796s] RPlace IncrNP Skipped
[06/01 22:49:25  20796s] [CPU] RefinePlace/IncrNP (cpu=0:00:03.9, real=0:00:04.0, mem=17249.4MB) @(5:46:32 - 5:46:36).
[06/01 22:49:25  20796s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:3.890, REAL:3.871, MEM:17249.4M
[06/01 22:49:25  20796s] OPERPROF:   Starting CellHaloInit at level 2, MEM:17249.4M
[06/01 22:49:25  20796s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.003, MEM:17249.4M
[06/01 22:49:25  20796s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:17249.4M
[06/01 22:49:25  20796s] Starting refinePlace ...
[06/01 22:49:29  20800s]   Spread Effort: high, pre-route mode, useDDP on.
[06/01 22:49:29  20800s] [CPU] RefinePlace/preRPlace (cpu=0:00:04.1, real=0:00:04.0, mem=17249.4MB) @(5:46:36 - 5:46:40).
[06/01 22:49:29  20800s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/01 22:49:29  20800s] wireLenOptFixPriorityInst 0 inst fixed
[06/01 22:49:29  20800s] 
[06/01 22:49:29  20800s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[06/01 22:49:30  20801s] Move report: legalization moves 73 insts, mean move: 1.76 um, max move: 7.43 um
[06/01 22:49:30  20801s] 	Max move on inst (swerv/g60802): (9522.94, 7063.00) --> (9527.98, 7065.40)
[06/01 22:49:30  20801s] [CPU] RefinePlace/Legalization (cpu=0:00:01.1, real=0:00:01.0, mem=17249.4MB) @(5:46:40 - 5:46:42).
[06/01 22:49:30  20801s] Move report: Detail placement moves 73 insts, mean move: 1.76 um, max move: 7.43 um
[06/01 22:49:30  20801s] 	Max move on inst (swerv/g60802): (9522.94, 7063.00) --> (9527.98, 7065.40)
[06/01 22:49:30  20801s] 	Runtime: CPU: 0:00:05.3 REAL: 0:00:05.0 MEM: 17249.4MB
[06/01 22:49:30  20801s] Statistics of distance of Instance movement in refine placement:
[06/01 22:49:30  20801s]   maximum (X+Y) =         7.43 um
[06/01 22:49:30  20801s]   inst (swerv/g60802) with max move: (9522.94, 7063) -> (9527.98, 7065.4)
[06/01 22:49:30  20801s]   mean    (X+Y) =         1.76 um
[06/01 22:49:30  20801s] Summary Report:
[06/01 22:49:30  20801s] Instances move: 73 (out of 74244 movable)
[06/01 22:49:30  20801s] Instances flipped: 0
[06/01 22:49:30  20801s] Mean displacement: 1.76 um
[06/01 22:49:30  20801s] Max displacement: 7.43 um (Instance: swerv/g60802) (9522.94, 7063) -> (9527.98, 7065.4)
[06/01 22:49:30  20801s] 	Length: 3 sites, height: 1 rows, site name: CORE12T, cell type: C12T28SOI_LR_NAND2X3_P0
[06/01 22:49:30  20801s] Total instances moved : 73
[06/01 22:49:30  20801s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:5.270, REAL:5.272, MEM:17249.4M
[06/01 22:49:30  20801s] Total net bbox length = 1.306e+07 (6.369e+06 6.692e+06) (ext = 4.086e+06)
[06/01 22:49:30  20801s] Runtime: CPU: 0:00:10.0 REAL: 0:00:10.0 MEM: 17249.4MB
[06/01 22:49:30  20801s] [CPU] RefinePlace/total (cpu=0:00:10.0, real=0:00:10.0, mem=17249.4MB) @(5:46:32 - 5:46:42).
[06/01 22:49:30  20801s] *** Finished refinePlace (5:46:42 mem=17249.4M) ***
[06/01 22:49:30  20801s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.17768.6
[06/01 22:49:30  20801s] OPERPROF: Finished RefinePlace at level 1, CPU:10.010, REAL:9.977, MEM:17249.4M
[06/01 22:49:32  20803s] *** maximum move = 7.43 um ***
[06/01 22:49:32  20803s] *** Finished re-routing un-routed nets (17249.4M) ***
[06/01 22:49:32  20803s] OPERPROF: Starting DPlace-Init at level 1, MEM:17249.4M
[06/01 22:49:32  20803s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:17249.4M
[06/01 22:49:37  20808s] OPERPROF:     Starting CMU at level 3, MEM:17249.4M
[06/01 22:49:37  20808s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:17249.4M
[06/01 22:49:38  20809s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:5.800, REAL:5.797, MEM:17249.4M
[06/01 22:49:38  20809s] OPERPROF: Finished DPlace-Init at level 1, CPU:5.850, REAL:5.851, MEM:17249.4M
[06/01 22:49:55  20826s] 
[06/01 22:49:55  20826s] *** Finish Physical Update (cpu=0:00:42.8 real=0:00:43.0 mem=17249.4M) ***
[06/01 22:49:55  20826s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.17768.2
[06/01 22:49:55  20826s] ** GigaOpt Optimizer WNS Slack -17.083 TNS Slack -2252.090 Density 0.05
[06/01 22:49:55  20826s] **** Begin NDR-Layer Usage Statistics ****
[06/01 22:49:55  20826s] Layer 7 has 17 constrained nets 
[06/01 22:49:55  20826s] **** End NDR-Layer Usage Statistics ****
[06/01 22:49:55  20826s] 
[06/01 22:49:55  20826s] *** Finish pre-CTS Setup Fixing (cpu=0:01:43 real=0:01:43 mem=17249.4M) ***
[06/01 22:49:55  20826s] 
[06/01 22:49:55  20826s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.17768.2
[06/01 22:49:57  20827s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.17768.9
[06/01 22:49:57  20827s] *** SetupOpt [finish] : cpu/real = 0:02:26.5/0:02:26.4 (1.0), totSession cpu/real = 5:47:08.0/8:41:31.9 (0.7), mem = 17214.3M
[06/01 22:49:57  20827s] End: GigaOpt Optimization in WNS mode
[06/01 22:49:57  20828s] *** Timing NOT met, worst failing slack is -17.083
[06/01 22:49:57  20828s] *** Check timing (0:00:00.0)
[06/01 22:49:57  20828s] Deleting Cell Server ...
[06/01 22:49:57  20828s] Deleting Lib Analyzer.
[06/01 22:49:57  20828s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/01 22:49:57  20828s] Creating Cell Server ...(0, 0, 0, 0)
[06/01 22:49:57  20828s] Summary for sequential cells identification: 
[06/01 22:49:57  20828s]   Identified SBFF number: 106
[06/01 22:49:57  20828s]   Identified MBFF number: 0
[06/01 22:49:57  20828s]   Identified SB Latch number: 0
[06/01 22:49:57  20828s]   Identified MB Latch number: 0
[06/01 22:49:57  20828s]   Not identified SBFF number: 0
[06/01 22:49:57  20828s]   Not identified MBFF number: 0
[06/01 22:49:57  20828s]   Not identified SB Latch number: 0
[06/01 22:49:57  20828s]   Not identified MB Latch number: 0
[06/01 22:49:57  20828s]   Number of sequential cells which are not FFs: 84
[06/01 22:49:57  20828s]  Visiting view : nominal_analysis_view
[06/01 22:49:57  20828s]    : PowerDomain = none : Weighted F : unweighted  = 8.00 (1.000) with rcCorner = 0
[06/01 22:49:57  20828s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/01 22:49:57  20828s]  Visiting view : nominal_analysis_view
[06/01 22:49:57  20828s]    : PowerDomain = none : Weighted F : unweighted  = 8.00 (1.000) with rcCorner = 0
[06/01 22:49:57  20828s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/01 22:49:57  20828s]  Setting StdDelay to 8.00
[06/01 22:49:57  20828s] Creating Cell Server, finished. 
[06/01 22:49:57  20828s] 
[06/01 22:49:57  20828s] Deleting Cell Server ...
[06/01 22:49:57  20828s] Begin: GigaOpt Optimization in TNS mode
[06/01 22:49:57  20828s] **INFO: Flow update: Low effort is not optimizable.
[06/01 22:49:57  20828s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[06/01 22:49:57  20828s] Info: 1416 io nets excluded
[06/01 22:49:57  20828s] Info: 2 clock nets excluded from IPO operation.
[06/01 22:49:57  20828s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:47:08.6/8:41:32.5 (0.7), mem = 17149.3M
[06/01 22:49:57  20828s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.17768.10
[06/01 22:49:57  20828s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/01 22:49:57  20828s] ### Creating PhyDesignMc. totSessionCpu=5:47:09 mem=17149.3M
[06/01 22:49:57  20828s] OPERPROF: Starting DPlace-Init at level 1, MEM:17149.3M
[06/01 22:49:57  20828s] #spOpts: N=28 minPadR=1.1 mergeVia=F 
[06/01 22:49:57  20828s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:17149.3M
[06/01 22:50:03  20833s] OPERPROF:     Starting CMU at level 3, MEM:17149.3M
[06/01 22:50:03  20833s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.005, MEM:17149.3M
[06/01 22:50:03  20834s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:5.860, REAL:5.865, MEM:17149.3M
[06/01 22:50:03  20834s] [CPU] DPlace-Init (cpu=0:00:05.9, real=0:00:06.0, mem=17149.3MB).
[06/01 22:50:03  20834s] OPERPROF: Finished DPlace-Init at level 1, CPU:5.910, REAL:5.921, MEM:17149.3M
[06/01 22:50:21  20852s] ### Creating PhyDesignMc, finished. totSessionCpu=5:47:32 mem=17170.9M
[06/01 22:50:34  20865s] 
[06/01 22:50:34  20865s] Creating Lib Analyzer ...
[06/01 22:50:34  20865s] Creating Cell Server ...(0, 0, 0, 0)
[06/01 22:50:34  20865s] Summary for sequential cells identification: 
[06/01 22:50:34  20865s]   Identified SBFF number: 106
[06/01 22:50:34  20865s]   Identified MBFF number: 0
[06/01 22:50:34  20865s]   Identified SB Latch number: 0
[06/01 22:50:34  20865s]   Identified MB Latch number: 0
[06/01 22:50:34  20865s]   Not identified SBFF number: 0
[06/01 22:50:34  20865s]   Not identified MBFF number: 0
[06/01 22:50:34  20865s]   Not identified SB Latch number: 0
[06/01 22:50:34  20865s]   Not identified MB Latch number: 0
[06/01 22:50:34  20865s]   Number of sequential cells which are not FFs: 84
[06/01 22:50:34  20865s]  Visiting view : nominal_analysis_view
[06/01 22:50:34  20865s]    : PowerDomain = none : Weighted F : unweighted  = 8.00 (1.000) with rcCorner = 0
[06/01 22:50:34  20865s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/01 22:50:34  20865s]  Visiting view : nominal_analysis_view
[06/01 22:50:34  20865s]    : PowerDomain = none : Weighted F : unweighted  = 8.00 (1.000) with rcCorner = 0
[06/01 22:50:34  20865s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/01 22:50:34  20865s]  Setting StdDelay to 8.00
[06/01 22:50:34  20865s] Creating Cell Server, finished. 
[06/01 22:50:34  20865s] 
[06/01 22:50:34  20865s] Total number of usable buffers from Lib Analyzer: 20 ( C12T28SOI_LR_BFX8_P0 C12T28SOI_LR_CNBFX7_P4 C12T28SOI_LR_CNBFX7_P0 C12T28SOI_LR_CNBFX15_P4 C12T28SOI_LR_CNBFX15_P0 C12T28SOI_LR_BFX21_P0 C12T28SOI_LR_CNBFX22_P0 C12T28SOI_LR_BFX33_P0 C12T28SOI_LR_CNBFX30_P0 C12T28SOI_LR_CNBFX38_P0 C12T28SOI_LR_BFX50_P0 C12T28SOI_LR_CNBFX44_P0 C12T28SOI_LR_CNBFX52_P0 C12T28SOI_LR_BFX67_P0 C12T28SOI_LR_CNBFX59_P0 C12T28SOI_LR_CNBFX70_P0 C12T28SOI_LR_BFX100_P0 C12T28SOI_LR_CNBFX94_P0 C12T28SOI_LR_BFX134_P0 C12T28SOI_LR_CNBFX133_P0)
[06/01 22:50:34  20865s] Total number of usable inverters from Lib Analyzer: 20 ( C12T28SOI_LR_CNIVX8_P4 C12T28SOI_LR_CNIVX8_P0 C12T28SOI_LR_CNIVX5_P0 C12T28SOI_LR_IVX17_P0 C12T28SOI_LR_CNIVX16_P0 C12T28SOI_LR_CNIVX23_P4 C12T28SOI_LR_CNIVX23_P0 C12T28SOI_LR_CNIVX31_P0 C12T28SOI_LR_CNIVX39_P4 C12T28SOI_LR_CNIVX39_P0 C12T28SOI_LR_CNIVX47_P0 C12T28SOI_LR_IVX58_P0 C12T28SOI_LR_CNIVX55_P0 C12T28SOI_LR_CNIVX61_P0 C12T28SOI_LR_IVX75_P0 C12T28SOI_LR_CNIVX70_P0 C12T28SOI_LR_IVX100_P0 C12T28SOI_LR_CNIVX94_P0 C12T28SOI_LR_IVX134_P0 C12T28SOI_LR_CNIVX133_P0)
[06/01 22:50:34  20865s] Total number of usable delay cells from Lib Analyzer: 20 ( C12T28SOI_LR_DLYHFM4X7_P4 C12T28SOI_LR_DLYHFM4X7_P16 C12T28SOI_LR_DLYHFM4X7_P10 C12T28SOI_LR_DLYHFM4X7_P0 C12T28SOI_LR_DLYHFM4X15_P4 C12T28SOI_LR_DLYHFM4X15_P16 C12T28SOI_LR_DLYHFM4X15_P10 C12T28SOI_LR_DLYHFM4X15_P0 C12T28SOI_LR_DLYHFM8X7_P4 C12T28SOI_LR_DLYHFM8X7_P16 C12T28SOI_LR_DLYHFM8X7_P10 C12T28SOI_LR_DLYHFM8X7_P0 C12T28SOI_LR_DLYHFM8X15_P4 C12T28SOI_LR_DLYHFM8X15_P16 C12T28SOI_LR_DLYHFM8X15_P10 C12T28SOI_LR_DLYHFM8X15_P0 C12T28SOI_LR_DLYHFM8X54_P4 C12T28SOI_LR_DLYHFM8X54_P16 C12T28SOI_LR_DLYHFM8X54_P10 C12T28SOI_LR_DLYHFM8X54_P0)
[06/01 22:50:34  20865s] 
[06/01 22:50:35  20865s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=5:47:46 mem=17170.9M
[06/01 22:50:35  20865s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=5:47:46 mem=17170.9M
[06/01 22:50:35  20865s] Creating Lib Analyzer, finished. 
[06/01 22:50:35  20865s] 
[06/01 22:50:35  20865s] #optDebug: {2, 1.000, 0.8500} {3, 0.810, 0.8500} {4, 0.620, 0.8500} {5, 0.430, 0.8500} {6, 0.051, 0.8500} {7, 0.051, 0.8500} {8, 0.003, 0.8500} {9, 0.003, 0.8500} 
[06/01 22:50:35  20865s] ### Creating LA Mngr. totSessionCpu=5:47:46 mem=17170.9M
[06/01 22:50:35  20865s] ### Creating LA Mngr, finished. totSessionCpu=5:47:46 mem=17170.9M
[06/01 22:50:38  20869s] *info: 1416 io nets excluded
[06/01 22:50:38  20869s] *info: 2 clock nets excluded
[06/01 22:50:38  20869s] *info: 6 special nets excluded.
[06/01 22:50:38  20869s] *info: 1311 multi-driver nets excluded.
[06/01 22:50:38  20869s] *info: 27543 no-driver nets excluded.
[06/01 22:50:40  20870s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.17768.3
[06/01 22:50:40  20870s] PathGroup :  reg2cgate  TargetSlack : 0.008 
[06/01 22:50:40  20870s] PathGroup :  reg2reg  TargetSlack : 0.008 
[06/01 22:50:40  20871s] ** GigaOpt Optimizer WNS Slack -17.083 TNS Slack -2252.090 Density 0.05
[06/01 22:50:40  20871s] Optimizer TNS Opt
[06/01 22:50:40  20871s] OptDebug: Start of Optimizer TNS Pass: default* WNS -17.083 TNS -2252.090; reg2cgate* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS -922337203685477.625 TNS 0.000; all paths WNS -17.083 TNS -2252.090
[06/01 22:50:40  20871s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:17189.9M
[06/01 22:50:40  20871s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.003, MEM:17189.9M
[06/01 22:50:41  20872s] 
[06/01 22:50:41  20872s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=17205.9M) ***
[06/01 22:50:41  20872s] OptDebug: End of Optimizer TNS Pass: default* WNS -17.083 TNS -2252.090; reg2cgate* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS -922337203685477.625 TNS 0.000; all paths WNS -17.083 TNS -2252.090
[06/01 22:50:41  20872s] **** Begin NDR-Layer Usage Statistics ****
[06/01 22:50:41  20872s] Layer 7 has 17 constrained nets 
[06/01 22:50:41  20872s] **** End NDR-Layer Usage Statistics ****
[06/01 22:50:41  20872s] 
[06/01 22:50:41  20872s] *** Finish pre-CTS Setup Fixing (cpu=0:00:01.7 real=0:00:01.0 mem=17205.9M) ***
[06/01 22:50:41  20872s] 
[06/01 22:50:41  20872s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.17768.3
[06/01 22:50:43  20873s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.17768.10
[06/01 22:50:43  20873s] *** SetupOpt [finish] : cpu/real = 0:00:45.2/0:00:45.2 (1.0), totSession cpu/real = 5:47:53.8/8:42:17.7 (0.7), mem = 17170.9M
[06/01 22:50:43  20873s] End: GigaOpt Optimization in TNS mode
[06/01 22:50:43  20874s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[06/01 22:50:43  20874s] Info: 1416 io nets excluded
[06/01 22:50:43  20874s] Info: 2 clock nets excluded from IPO operation.
[06/01 22:50:43  20874s] ### Creating LA Mngr. totSessionCpu=5:47:54 mem=17147.9M
[06/01 22:50:43  20874s] ### Creating LA Mngr, finished. totSessionCpu=5:47:54 mem=17147.9M
[06/01 22:50:43  20874s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/01 22:50:43  20874s] ### Creating PhyDesignMc. totSessionCpu=5:47:54 mem=17166.9M
[06/01 22:50:43  20874s] OPERPROF: Starting DPlace-Init at level 1, MEM:17166.9M
[06/01 22:50:43  20874s] #spOpts: N=28 minPadR=1.1 mergeVia=F 
[06/01 22:50:43  20874s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:17166.9M
[06/01 22:50:48  20879s] OPERPROF:     Starting CMU at level 3, MEM:17166.9M
[06/01 22:50:48  20879s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:17166.9M
[06/01 22:50:49  20880s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:5.880, REAL:5.878, MEM:17166.9M
[06/01 22:50:49  20880s] [CPU] DPlace-Init (cpu=0:00:05.9, real=0:00:06.0, mem=17166.9MB).
[06/01 22:50:49  20880s] OPERPROF: Finished DPlace-Init at level 1, CPU:5.930, REAL:5.933, MEM:17166.9M
[06/01 22:51:07  20897s] ### Creating PhyDesignMc, finished. totSessionCpu=5:48:18 mem=17188.5M
[06/01 22:51:07  20897s] Begin: Area Reclaim Optimization
[06/01 22:51:07  20897s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:48:17.8/8:42:41.7 (0.7), mem = 17188.5M
[06/01 22:51:07  20897s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.17768.11
[06/01 22:51:20  20911s] 
[06/01 22:51:20  20911s] #optDebug: {2, 1.000, 0.8500} {3, 0.810, 0.8500} {4, 0.620, 0.8500} {5, 0.430, 0.8500} {6, 0.051, 0.4519} {7, 0.051, 0.4519} {8, 0.003, 0.4032} {9, 0.003, 0.4032} 
[06/01 22:51:20  20911s] ### Creating LA Mngr. totSessionCpu=5:48:31 mem=17188.5M
[06/01 22:51:20  20911s] ### Creating LA Mngr, finished. totSessionCpu=5:48:31 mem=17188.5M
[06/01 22:51:20  20911s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:17188.5M
[06/01 22:51:20  20911s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:17188.5M
[06/01 22:51:23  20914s] Reclaim Optimization WNS Slack -17.083  TNS Slack -2252.090 Density 0.05
[06/01 22:51:23  20914s] +----------+---------+--------+---------+------------+--------+
[06/01 22:51:23  20914s] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[06/01 22:51:23  20914s] +----------+---------+--------+---------+------------+--------+
[06/01 22:51:23  20914s] |     0.05%|        -| -17.083|-2252.090|   0:00:00.0|17188.5M|
[06/01 22:51:23  20914s] #optDebug: <stH: 1.2000 MiSeL: 23.0540>
[06/01 22:51:24  20914s] |     0.05%|        2| -17.083|-2252.087|   0:00:01.0|17226.6M|
[06/01 22:51:27  20918s] |     0.05%|      315| -17.086|-2244.306|   0:00:03.0|17226.6M|
[06/01 22:51:50  20941s] |     0.05%|     2795| -17.086|-2244.242|   0:00:23.0|17226.6M|
[06/01 22:51:52  20943s] |     0.05%|      105| -17.086|-2244.129|   0:00:02.0|17226.6M|
[06/01 22:51:53  20944s] |     0.05%|       76| -17.086|-2244.130|   0:00:01.0|17226.6M|
[06/01 22:51:54  20944s] |     0.05%|       75| -17.086|-2244.130|   0:00:01.0|17226.6M|
[06/01 22:51:54  20945s] |     0.05%|       75| -17.086|-2244.130|   0:00:00.0|17226.6M|
[06/01 22:51:54  20945s] #optDebug: <stH: 1.2000 MiSeL: 23.0540>
[06/01 22:51:55  20945s] |     0.05%|        0| -17.086|-2244.130|   0:00:01.0|17226.6M|
[06/01 22:51:55  20945s] +----------+---------+--------+---------+------------+--------+
[06/01 22:51:55  20945s] Reclaim Optimization End WNS Slack -17.086  TNS Slack -2244.130 Density 0.05
[06/01 22:51:55  20945s] 
[06/01 22:51:55  20945s] ** Summary: Restruct = 0 Buffer Deletion = 305 Declone = 16 Resize = 2731 **
[06/01 22:51:55  20945s] --------------------------------------------------------------
[06/01 22:51:55  20945s] |                                   | Total     | Sequential |
[06/01 22:51:55  20945s] --------------------------------------------------------------
[06/01 22:51:55  20945s] | Num insts resized                 |    2709  |       0    |
[06/01 22:51:55  20945s] | Num insts undone                  |     392  |       0    |
[06/01 22:51:55  20945s] | Num insts Downsized               |    2709  |       0    |
[06/01 22:51:55  20945s] | Num insts Samesized               |       0  |       0    |
[06/01 22:51:55  20945s] | Num insts Upsized                 |       0  |       0    |
[06/01 22:51:55  20945s] | Num multiple commits+uncommits    |      28  |       -    |
[06/01 22:51:55  20945s] --------------------------------------------------------------
[06/01 22:51:55  20945s] **** Begin NDR-Layer Usage Statistics ****
[06/01 22:51:55  20945s] Layer 7 has 15 constrained nets 
[06/01 22:51:55  20945s] **** End NDR-Layer Usage Statistics ****
[06/01 22:51:55  20945s] End: Core Area Reclaim Optimization (cpu = 0:00:48.0) (real = 0:00:48.0) **
[06/01 22:51:57  20947s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:17242.6M
[06/01 22:51:57  20947s] OPERPROF:   Starting DPlace-Init at level 2, MEM:17242.6M
[06/01 22:51:57  20947s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:17242.6M
[06/01 22:52:02  20953s] OPERPROF:       Starting CMU at level 4, MEM:17242.6M
[06/01 22:52:02  20953s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.005, MEM:17242.6M
[06/01 22:52:03  20953s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:5.850, REAL:5.846, MEM:17242.6M
[06/01 22:52:03  20953s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:17242.6M
[06/01 22:52:03  20953s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.010, REAL:0.003, MEM:17242.6M
[06/01 22:52:03  20953s] OPERPROF:   Finished DPlace-Init at level 2, CPU:5.900, REAL:5.901, MEM:17242.6M
[06/01 22:52:03  20953s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:5.900, REAL:5.901, MEM:17242.6M
[06/01 22:52:03  20953s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.17768.7
[06/01 22:52:03  20953s] OPERPROF: Starting RefinePlace at level 1, MEM:17242.6M
[06/01 22:52:03  20953s] *** Starting refinePlace (5:49:14 mem=17242.6M) ***
[06/01 22:52:03  20953s] Total net bbox length = 1.306e+07 (6.369e+06 6.692e+06) (ext = 4.087e+06)
[06/01 22:52:03  20954s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/01 22:52:03  20954s] OPERPROF:   Starting CellHaloInit at level 2, MEM:17242.6M
[06/01 22:52:03  20954s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.003, MEM:17242.6M
[06/01 22:52:03  20954s] OPERPROF:   Starting CellHaloInit at level 2, MEM:17242.6M
[06/01 22:52:03  20954s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.003, MEM:17242.6M
[06/01 22:52:03  20954s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:17242.6M
[06/01 22:52:03  20954s] Starting refinePlace ...
[06/01 22:52:04  20954s] 
[06/01 22:52:04  20954s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[06/01 22:52:04  20955s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/01 22:52:04  20955s] [CPU] RefinePlace/Legalization (cpu=0:00:01.1, real=0:00:01.0, mem=17242.6MB) @(5:49:15 - 5:49:16).
[06/01 22:52:04  20955s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/01 22:52:04  20955s] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 17242.6MB
[06/01 22:52:05  20955s] Statistics of distance of Instance movement in refine placement:
[06/01 22:52:05  20955s]   maximum (X+Y) =         0.00 um
[06/01 22:52:05  20955s]   mean    (X+Y) =         0.00 um
[06/01 22:52:05  20955s] Summary Report:
[06/01 22:52:05  20955s] Instances move: 0 (out of 73923 movable)
[06/01 22:52:05  20955s] Instances flipped: 0
[06/01 22:52:05  20955s] Mean displacement: 0.00 um
[06/01 22:52:05  20955s] Max displacement: 0.00 um 
[06/01 22:52:05  20955s] Total instances moved : 0
[06/01 22:52:05  20955s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.160, REAL:1.164, MEM:17242.6M
[06/01 22:52:05  20955s] Total net bbox length = 1.306e+07 (6.369e+06 6.692e+06) (ext = 4.087e+06)
[06/01 22:52:05  20955s] Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 17242.6MB
[06/01 22:52:05  20955s] [CPU] RefinePlace/total (cpu=0:00:01.9, real=0:00:02.0, mem=17242.6MB) @(5:49:14 - 5:49:16).
[06/01 22:52:05  20955s] *** Finished refinePlace (5:49:16 mem=17242.6M) ***
[06/01 22:52:05  20955s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.17768.7
[06/01 22:52:05  20955s] OPERPROF: Finished RefinePlace at level 1, CPU:1.970, REAL:1.980, MEM:17242.6M
[06/01 22:52:06  20957s] *** maximum move = 0.00 um ***
[06/01 22:52:06  20957s] *** Finished re-routing un-routed nets (17242.6M) ***
[06/01 22:52:06  20957s] OPERPROF: Starting DPlace-Init at level 1, MEM:17242.6M
[06/01 22:52:06  20957s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:17242.6M
[06/01 22:52:12  20962s] OPERPROF:     Starting CMU at level 3, MEM:17242.6M
[06/01 22:52:12  20962s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.005, MEM:17242.6M
[06/01 22:52:12  20963s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:5.910, REAL:5.917, MEM:17242.6M
[06/01 22:52:12  20963s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:17242.6M
[06/01 22:52:12  20963s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.003, MEM:17242.6M
[06/01 22:52:12  20963s] OPERPROF: Finished DPlace-Init at level 1, CPU:5.970, REAL:5.972, MEM:17242.6M
[06/01 22:52:30  20980s] 
[06/01 22:52:30  20980s] *** Finish Physical Update (cpu=0:00:35.0 real=0:00:35.0 mem=17242.6M) ***
[06/01 22:52:30  20980s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.17768.11
[06/01 22:52:30  20980s] *** AreaOpt [finish] : cpu/real = 0:01:23.1/0:01:23.1 (1.0), totSession cpu/real = 5:49:40.8/8:44:04.8 (0.7), mem = 17242.6M
[06/01 22:52:31  20982s] End: Area Reclaim Optimization (cpu=0:01:24, real=0:01:24, mem=17146.54M, totSessionCpu=5:49:42).
[06/01 22:52:32  20982s] 
[06/01 22:52:32  20982s] Active setup views:
[06/01 22:52:32  20982s]  nominal_analysis_view
[06/01 22:52:32  20982s]   Dominating endpoints: 0
[06/01 22:52:32  20982s]   Dominating TNS: -0.000
[06/01 22:52:32  20982s] 
[06/01 22:52:32  20983s] Extraction called for design 'swerv_wrapper' of instances=76979 and nets=130393 using extraction engine 'preRoute' .
[06/01 22:52:32  20983s] PreRoute RC Extraction called for design swerv_wrapper.
[06/01 22:52:32  20983s] RC Extraction called in multi-corner(1) mode.
[06/01 22:52:32  20983s] RCMode: PreRoute
[06/01 22:52:32  20983s]       RC Corner Indexes            0   
[06/01 22:52:32  20983s] Capacitance Scaling Factor   : 1.00000 
[06/01 22:52:32  20983s] Resistance Scaling Factor    : 1.00000 
[06/01 22:52:32  20983s] Clock Cap. Scaling Factor    : 1.00000 
[06/01 22:52:32  20983s] Clock Res. Scaling Factor    : 1.00000 
[06/01 22:52:32  20983s] Shrink Factor                : 0.90000
[06/01 22:52:32  20983s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/01 22:52:32  20983s] Using Quantus QRC technology file ...
[06/01 22:52:32  20983s] RC Grid backup saved.
[06/01 22:52:33  20983s] LayerId::1 widthSet size::1
[06/01 22:52:33  20983s] LayerId::2 widthSet size::1
[06/01 22:52:33  20983s] LayerId::3 widthSet size::1
[06/01 22:52:33  20983s] LayerId::4 widthSet size::1
[06/01 22:52:33  20983s] LayerId::5 widthSet size::1
[06/01 22:52:33  20983s] LayerId::6 widthSet size::1
[06/01 22:52:33  20983s] LayerId::7 widthSet size::1
[06/01 22:52:33  20983s] LayerId::8 widthSet size::1
[06/01 22:52:33  20983s] LayerId::9 widthSet size::1
[06/01 22:52:33  20983s] Skipped RC grid update for preRoute extraction.
[06/01 22:52:33  20983s] Initializing multi-corner resistance tables ...
[06/01 22:52:39  20990s] PreRoute RC Extraction DONE (CPU Time: 0:00:07.4  Real Time: 0:00:07.0  MEM: 16808.672M)
[06/01 22:52:39  20990s] Skewing Data Summary (End_of_FINAL)
[06/01 22:52:41  20992s] --------------------------------------------------
[06/01 22:52:41  20992s]  Total skewed count:0
[06/01 22:52:41  20992s] --------------------------------------------------
[06/01 22:52:41  20992s] [PSP]    Started Early Global Route kernel ( Curr Mem: 16821.71 MB )
[06/01 22:52:41  20992s] (I)       Started Loading and Dumping File ( Curr Mem: 16821.71 MB )
[06/01 22:52:41  20992s] (I)       Reading DB...
[06/01 22:52:41  20992s] (I)       Read data from FE... (mem=16821.7M)
[06/01 22:52:41  20992s] (I)       Read nodes and places... (mem=16821.7M)
[06/01 22:52:41  20992s] (I)       Done Read nodes and places (cpu=0.060s, mem=16853.6M)
[06/01 22:52:41  20992s] (I)       Read nets... (mem=16853.6M)
[06/01 22:52:41  20992s] (I)       Done Read nets (cpu=0.190s, mem=16887.6M)
[06/01 22:52:41  20992s] (I)       Done Read data from FE (cpu=0.250s, mem=16887.6M)
[06/01 22:52:41  20992s] (I)       before initializing RouteDB syMemory usage = 16887.6 MB
[06/01 22:52:41  20992s] (I)       Build term to term wires: false
[06/01 22:52:41  20992s] (I)       Honor MSV route constraint: false
[06/01 22:52:41  20992s] (I)       Maximum routing layer  : 9
[06/01 22:52:41  20992s] (I)       Minimum routing layer  : 2
[06/01 22:52:41  20992s] (I)       Supply scale factor H  : 1.00
[06/01 22:52:41  20992s] (I)       Supply scale factor V  : 1.00
[06/01 22:52:41  20992s] (I)       Tracks used by clock wire: 0
[06/01 22:52:41  20992s] (I)       Reverse direction      : 
[06/01 22:52:41  20992s] (I)       Honor partition pin guides: true
[06/01 22:52:41  20992s] (I)       Route selected nets only: false
[06/01 22:52:41  20992s] (I)       Route secondary PG pins: false
[06/01 22:52:41  20992s] (I)       Second PG max fanout   : 2147483647
[06/01 22:52:41  20992s] (I)       Apply function for special wires: true
[06/01 22:52:41  20992s] (I)       Layer by layer blockage reading: true
[06/01 22:52:41  20992s] (I)       Offset calculation fix : true
[06/01 22:52:41  20992s] (I)       Route stripe layer range: 
[06/01 22:52:41  20992s] (I)       Honor partition fences : 
[06/01 22:52:41  20992s] (I)       Honor partition pin    : 
[06/01 22:52:41  20992s] (I)       Honor partition fences with feedthrough: 
[06/01 22:52:41  20992s] (I)       Counted 265475 PG shapes. We will not process PG shapes layer by layer.
[06/01 22:52:41  20992s] (I)       build grid graph
[06/01 22:52:41  20992s] (I)       build grid graph start
[06/01 22:52:41  20992s] [NR-eGR] Track table information for default rule: 
[06/01 22:52:41  20992s] [NR-eGR] M1 has no routable track
[06/01 22:52:41  20992s] [NR-eGR] M2 has single uniform track structure
[06/01 22:52:41  20992s] [NR-eGR] M3 has single uniform track structure
[06/01 22:52:41  20992s] [NR-eGR] M4 has single uniform track structure
[06/01 22:52:41  20992s] [NR-eGR] M5 has single uniform track structure
[06/01 22:52:41  20992s] [NR-eGR] M6 has single uniform track structure
[06/01 22:52:41  20992s] [NR-eGR] IA has single uniform track structure
[06/01 22:52:41  20992s] [NR-eGR] IB has single uniform track structure
[06/01 22:52:41  20992s] [NR-eGR] LB has single uniform track structure
[06/01 22:52:41  20992s] (I)       build grid graph end
[06/01 22:52:41  20992s] (I)       ===========================================================================
[06/01 22:52:41  20992s] (I)       == Report All Rule Vias ==
[06/01 22:52:41  20992s] (I)       ===========================================================================
[06/01 22:52:41  20992s] (I)        Via Rule : (Default)
[06/01 22:52:41  20992s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/01 22:52:41  20992s] (I)       ---------------------------------------------------------------------------
[06/01 22:52:41  20992s] (I)        1    3 : CDS_V12_1x1_VH              7 : CDS_V12_1x2_CENTER       
[06/01 22:52:41  20992s] (I)        2   40 : CDS_V23_1x1_HV             41 : CDS_V23_1x2_CENTER       
[06/01 22:52:41  20992s] (I)        3   95 : CDS_V34_1x1_VH             99 : CDS_V34_1x2_CENTER       
[06/01 22:52:41  20992s] (I)        4  156 : CDS_V45_1x1_HV            157 : CDS_V45_1x2_CENTER       
[06/01 22:52:41  20992s] (I)        5  211 : CDS_V56_1x1_VH            215 : CDS_V56_1x2_CENTER       
[06/01 22:52:41  20992s] (I)        6  271 : CDS_V67_1x1_HH            273 : CDS_V67_1x2_CENTER       
[06/01 22:52:41  20992s] (I)        7  291 : CDS_V78_1x1_HV            292 : CDS_V78_1x2_CENTER       
[06/01 22:52:41  20992s] (I)        8  298 : CDS_V89_1x1_VH            298 : CDS_V89_1x1_VH           
[06/01 22:52:41  20992s] (I)        9    0 : ---                         0 : ---                      
[06/01 22:52:41  20992s] (I)       ===========================================================================
[06/01 22:52:41  20992s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 16887.59 MB )
[06/01 22:52:41  20992s] (I)       Num PG vias on layer 1 : 0
[06/01 22:52:41  20992s] (I)       Num PG vias on layer 2 : 0
[06/01 22:52:41  20992s] (I)       Num PG vias on layer 3 : 0
[06/01 22:52:41  20992s] (I)       Num PG vias on layer 4 : 0
[06/01 22:52:41  20992s] (I)       Num PG vias on layer 5 : 0
[06/01 22:52:41  20992s] (I)       Num PG vias on layer 6 : 0
[06/01 22:52:41  20992s] (I)       Num PG vias on layer 7 : 0
[06/01 22:52:41  20992s] (I)       Num PG vias on layer 8 : 0
[06/01 22:52:41  20992s] (I)       Num PG vias on layer 9 : 0
[06/01 22:52:41  20992s] [NR-eGR] Read 339468 PG shapes
[06/01 22:52:41  20992s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 16887.59 MB )
[06/01 22:52:41  20992s] [NR-eGR] #Routing Blockages  : 0
[06/01 22:52:41  20992s] [NR-eGR] #Instance Blockages : 422594
[06/01 22:52:41  20992s] [NR-eGR] #PG Blockages       : 339468
[06/01 22:52:41  20992s] [NR-eGR] #Bump Blockages     : 0
[06/01 22:52:41  20992s] [NR-eGR] #Boundary Blockages : 0
[06/01 22:52:41  20992s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[06/01 22:52:41  20992s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/01 22:52:41  20992s] (I)       readDataFromPlaceDB
[06/01 22:52:41  20992s] (I)       Read net information..
[06/01 22:52:41  20992s] [NR-eGR] Read numTotalNets=78608  numIgnoredNets=0
[06/01 22:52:41  20992s] (I)       Read testcase time = 0.020 seconds
[06/01 22:52:41  20992s] 
[06/01 22:52:41  20992s] (I)       early_global_route_priority property id does not exist.
[06/01 22:52:41  20992s] (I)       Start initializing grid graph
[06/01 22:52:41  20992s] (I)       !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
[06/01 22:52:41  20992s] (I)       GridGraph is too big, grid merging is triggered
[06/01 22:52:41  20992s] (I)       Orig grid = 12051 x 12051
[06/01 22:52:41  20992s] (I)       New grid = 6026 x 6026
[06/01 22:52:41  20992s] (I)       !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
[06/01 22:52:43  20993s] (I)       End initializing grid graph
[06/01 22:52:43  20993s] (I)       Model blockages into capacity
[06/01 22:52:43  20993s] (I)       Read Num Blocks=762314  Num Prerouted Wires=0  Num CS=0
[06/01 22:52:43  20993s] (I)       Started Modeling ( Curr Mem: 16900.78 MB )
[06/01 22:52:43  20993s] (I)       Started Modeling Layer 1 ( Curr Mem: 16900.78 MB )
[06/01 22:52:43  20993s] (I)       Started Modeling Layer 2 ( Curr Mem: 16900.78 MB )
[06/01 22:52:50  21001s] (I)       Layer 1 (H) : #blockages 254543 : #preroutes 0
[06/01 22:52:50  21001s] (I)       Finished Modeling Layer 2 ( CPU: 7.70 sec, Real: 7.70 sec, Curr Mem: 21899.78 MB )
[06/01 22:52:50  21001s] (I)       Started Modeling Layer 3 ( Curr Mem: 20174.78 MB )
[06/01 22:52:58  21009s] (I)       Layer 2 (V) : #blockages 62886 : #preroutes 0
[06/01 22:52:58  21009s] (I)       Finished Modeling Layer 3 ( CPU: 7.99 sec, Real: 7.95 sec, Curr Mem: 20174.78 MB )
[06/01 22:52:58  21009s] (I)       Started Modeling Layer 4 ( Curr Mem: 19966.78 MB )
[06/01 22:53:03  21014s] (I)       Layer 3 (H) : #blockages 48465 : #preroutes 0
[06/01 22:53:03  21014s] (I)       Finished Modeling Layer 4 ( CPU: 4.47 sec, Real: 4.48 sec, Curr Mem: 20015.78 MB )
[06/01 22:53:03  21014s] (I)       Started Modeling Layer 5 ( Curr Mem: 19847.78 MB )
[06/01 22:53:11  21021s] (I)       Layer 4 (V) : #blockages 257930 : #preroutes 0
[06/01 22:53:11  21021s] (I)       Finished Modeling Layer 5 ( CPU: 7.72 sec, Real: 7.73 sec, Curr Mem: 20115.78 MB )
[06/01 22:53:11  21021s] (I)       Started Modeling Layer 6 ( Curr Mem: 19845.78 MB )
[06/01 22:53:15  21026s] (I)       Layer 5 (H) : #blockages 23850 : #preroutes 0
[06/01 22:53:15  21026s] (I)       Finished Modeling Layer 6 ( CPU: 4.49 sec, Real: 4.49 sec, Curr Mem: 20328.78 MB )
[06/01 22:53:15  21026s] (I)       Started Modeling Layer 7 ( Curr Mem: 20328.78 MB )
[06/01 22:53:16  21026s] (I)       Layer 6 (H) : #blockages 87841 : #preroutes 0
[06/01 22:53:16  21026s] (I)       Finished Modeling Layer 7 ( CPU: 0.54 sec, Real: 0.54 sec, Curr Mem: 20328.78 MB )
[06/01 22:53:16  21026s] (I)       Started Modeling Layer 8 ( Curr Mem: 20328.78 MB )
[06/01 22:53:18  21029s] (I)       Layer 7 (V) : #blockages 23260 : #preroutes 0
[06/01 22:53:18  21029s] (I)       Finished Modeling Layer 8 ( CPU: 2.12 sec, Real: 2.13 sec, Curr Mem: 20328.78 MB )
[06/01 22:53:18  21029s] (I)       Started Modeling Layer 9 ( Curr Mem: 20328.78 MB )
[06/01 22:53:18  21029s] (I)       Layer 8 (H) : #blockages 3539 : #preroutes 0
[06/01 22:53:18  21029s] (I)       Finished Modeling Layer 9 ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 20328.78 MB )
[06/01 22:53:18  21029s] (I)       Finished Modeling ( CPU: 35.39 sec, Real: 35.37 sec, Curr Mem: 20328.78 MB )
[06/01 22:53:18  21029s] (I)       Number of ignored nets = 0
[06/01 22:53:18  21029s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/01 22:53:18  21029s] (I)       Number of clock nets = 2.  Ignored: No
[06/01 22:53:18  21029s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/01 22:53:18  21029s] (I)       Number of special nets = 0.  Ignored: Yes
[06/01 22:53:18  21029s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/01 22:53:18  21029s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/01 22:53:18  21029s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/01 22:53:18  21029s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/01 22:53:18  21029s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/01 22:53:18  21029s] (I)       Before initializing earlyGlobalRoute syMemory usage = 20328.8 MB
[06/01 22:53:18  21029s] (I)       Ndr track 0 does not exist
[06/01 22:53:18  21029s] (I)       Layer1  viaCost=100.00
[06/01 22:53:18  21029s] (I)       Layer2  viaCost=100.00
[06/01 22:53:18  21029s] (I)       Layer3  viaCost=100.00
[06/01 22:53:18  21029s] (I)       Layer4  viaCost=100.00
[06/01 22:53:18  21029s] (I)       Layer5  viaCost=100.00
[06/01 22:53:18  21029s] (I)       Layer6  viaCost=400.00
[06/01 22:53:18  21029s] (I)       Layer7  viaCost=100.00
[06/01 22:53:18  21029s] (I)       Layer8  viaCost=400.00
[06/01 22:53:19  21030s] (I)       ---------------------Grid Graph Info--------------------
[06/01 22:53:19  21030s] (I)       Routing area        : (0, 0) - (14461600, 14461600)
[06/01 22:53:19  21030s] (I)       Core area           : (115008, 115000) - (14346592, 14345800)
[06/01 22:53:19  21030s] (I)       Site width          :   136  (dbu)
[06/01 22:53:19  21030s] (I)       Row height          :  1200  (dbu)
[06/01 22:53:19  21030s] (I)       GCell width         :  2400  (dbu)
[06/01 22:53:19  21030s] (I)       GCell height        :  2400  (dbu)
[06/01 22:53:19  21030s] (I)       Grid                :  6026  6026     9
[06/01 22:53:19  21030s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9
[06/01 22:53:19  21030s] (I)       Vertical capacity   :     0     0  2400     0  2400     0     0  2400     0
[06/01 22:53:19  21030s] (I)       Horizontal capacity :     0  2400     0  2400     0  2400  2400     0  2400
[06/01 22:53:19  21030s] (I)       Default wire width  :    50    50    50    50    50    50   400   400  4000
[06/01 22:53:19  21030s] (I)       Default wire space  :    50    50    50    50    50    50   400   400  2000
[06/01 22:53:19  21030s] (I)       Default wire pitch  :   100   100   100   100   100   100   800   800  6000
[06/01 22:53:19  21030s] (I)       Default pitch size  :   100   100   100   100   100   100   800   800 10000
[06/01 22:53:19  21030s] (I)       First track coord   :     0   100   108   100   108   100   600   608  5000
[06/01 22:53:19  21030s] (I)       Num tracks per GCell: 24.00 24.00 24.00 24.00 24.00 24.00  3.00  3.00  0.24
[06/01 22:53:19  21030s] (I)       Total num of tracks :     0 144615 144615 144615 144615 144615 18077 18076  1446
[06/01 22:53:19  21030s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[06/01 22:53:19  21030s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[06/01 22:53:19  21030s] (I)       --------------------------------------------------------
[06/01 22:53:19  21030s] 
[06/01 22:53:19  21030s] [NR-eGR] ============ Routing rule table ============
[06/01 22:53:19  21030s] [NR-eGR] Rule id: 0  Nets: 77192 
[06/01 22:53:19  21030s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/01 22:53:19  21030s] (I)       Pitch:  L1=100  L2=100  L3=100  L4=100  L5=100  L6=100  L7=800  L8=800  L9=10000
[06/01 22:53:19  21030s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[06/01 22:53:19  21030s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[06/01 22:53:19  21030s] [NR-eGR] ========================================
[06/01 22:53:19  21030s] [NR-eGR] 
[06/01 22:53:19  21030s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/01 22:53:19  21030s] (I)       blocked tracks on layer2 : = 235789910 / 871449990 (27.06%)
[06/01 22:53:19  21030s] (I)       blocked tracks on layer3 : = 23753952 / 871449990 (2.73%)
[06/01 22:53:19  21030s] (I)       blocked tracks on layer4 : = 24090689 / 871449990 (2.76%)
[06/01 22:53:19  21030s] (I)       blocked tracks on layer5 : = 22704340 / 871449990 (2.61%)
[06/01 22:53:19  21030s] (I)       blocked tracks on layer6 : = 22771707 / 871449990 (2.61%)
[06/01 22:53:19  21030s] (I)       blocked tracks on layer7 : = 2950997 / 108932002 (2.71%)
[06/01 22:53:19  21030s] (I)       blocked tracks on layer8 : = 3094313 / 108925976 (2.84%)
[06/01 22:53:19  21030s] (I)       blocked tracks on layer9 : = 55869 / 8713596 (0.64%)
[06/01 22:53:19  21030s] (I)       After initializing earlyGlobalRoute syMemory usage = 22614.4 MB
[06/01 22:53:19  21030s] (I)       Finished Loading and Dumping File ( CPU: 37.96 sec, Real: 37.93 sec, Curr Mem: 22614.41 MB )
[06/01 22:53:19  21030s] (I)       Started Global Routing ( Curr Mem: 21964.41 MB )
[06/01 22:53:19  21030s] (I)       ============= Initialization =============
[06/01 22:53:19  21030s] (I)       totalPins=299805  totalGlobalPin=257277 (85.81%)
[06/01 22:53:19  21030s] (I)       Started Build MST ( Curr Mem: 21784.41 MB )
[06/01 22:53:19  21030s] (I)       Generate topology with single threads
[06/01 22:53:19  21030s] (I)       Finished Build MST ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 21784.41 MB )
[06/01 22:53:21  21031s] (I)       total 2D Cap : 4250785427 = (2447801541 H, 1802983886 V)
[06/01 22:53:23  21034s] [NR-eGR] Layer group 1: route 77192 net(s) in layer range [2, 9]
[06/01 22:53:23  21034s] (I)       ============  Phase 1a Route ============
[06/01 22:53:23  21034s] (I)       Started Phase 1a ( Curr Mem: 21784.41 MB )
[06/01 22:53:24  21035s] (I)       Finished Phase 1a ( CPU: 0.73 sec, Real: 0.73 sec, Curr Mem: 21784.41 MB )
[06/01 22:53:24  21035s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 21784.41 MB )
[06/01 22:53:25  21036s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 40
[06/01 22:53:25  21036s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 1.58 sec, Real: 1.53 sec, Curr Mem: 21659.41 MB )
[06/01 22:53:26  21036s] (I)       Usage: 5537329 = (2698494 H, 2838835 V) = (0.11% H, 0.16% V) = (6.476e+06um H, 6.813e+06um V)
[06/01 22:53:26  21036s] (I)       
[06/01 22:53:26  21036s] (I)       ============  Phase 1b Route ============
[06/01 22:53:26  21036s] (I)       Started Phase 1b ( Curr Mem: 21432.41 MB )
[06/01 22:53:26  21037s] (I)       Finished Phase 1b ( CPU: 0.26 sec, Real: 0.25 sec, Curr Mem: 21432.41 MB )
[06/01 22:53:26  21037s] (I)       Usage: 5537833 = (2698494 H, 2839339 V) = (0.11% H, 0.16% V) = (6.476e+06um H, 6.814e+06um V)
[06/01 22:53:26  21037s] (I)       
[06/01 22:53:26  21037s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.329080e+07um
[06/01 22:53:26  21037s] (I)       ============  Phase 1c Route ============
[06/01 22:53:26  21037s] (I)       Started Phase 1c ( Curr Mem: 21432.41 MB )
[06/01 22:53:26  21037s] (I)       Level2 Grid: 1206 x 1206
[06/01 22:53:26  21037s] (I)       Started Two Level Routing ( Curr Mem: 21432.41 MB )
[06/01 22:53:29  21039s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 21432.41 MB )
[06/01 22:53:29  21040s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.19 sec, Real: 0.20 sec, Curr Mem: 21432.41 MB )
[06/01 22:53:29  21040s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.19 sec, Real: 0.20 sec, Curr Mem: 21432.41 MB )
[06/01 22:53:29  21040s] (I)       Finished Phase 1c ( CPU: 2.72 sec, Real: 2.73 sec, Curr Mem: 21432.41 MB )
[06/01 22:53:29  21040s] (I)       Usage: 5538542 = (2699199 H, 2839343 V) = (0.11% H, 0.16% V) = (6.478e+06um H, 6.814e+06um V)
[06/01 22:53:29  21040s] (I)       
[06/01 22:53:29  21040s] (I)       ============  Phase 1d Route ============
[06/01 22:53:29  21040s] (I)       Started Phase 1d ( Curr Mem: 21432.41 MB )
[06/01 22:53:33  21043s] (I)       Finished Phase 1d ( CPU: 3.89 sec, Real: 3.89 sec, Curr Mem: 21432.41 MB )
[06/01 22:53:33  21043s] (I)       Usage: 5538542 = (2699199 H, 2839343 V) = (0.11% H, 0.16% V) = (6.478e+06um H, 6.814e+06um V)
[06/01 22:53:33  21043s] (I)       
[06/01 22:53:33  21043s] (I)       ============  Phase 1e Route ============
[06/01 22:53:33  21043s] (I)       Started Phase 1e ( Curr Mem: 21432.41 MB )
[06/01 22:53:33  21043s] (I)       Started Legalize Blockage Violations ( Curr Mem: 21432.41 MB )
[06/01 22:53:33  21043s] (I)       Finished Legalize Blockage Violations ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 21432.41 MB )
[06/01 22:53:33  21043s] (I)       Finished Phase 1e ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 21432.41 MB )
[06/01 22:53:33  21043s] (I)       Usage: 5538542 = (2699199 H, 2839343 V) = (0.11% H, 0.16% V) = (6.478e+06um H, 6.814e+06um V)
[06/01 22:53:33  21043s] (I)       
[06/01 22:53:33  21044s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.329250e+07um
[06/01 22:53:33  21044s] [NR-eGR] 
[06/01 22:53:34  21044s] (I)       Current Phase 1l[Initialization] ( CPU: 0.22 sec, Real: 0.21 sec, Curr Mem: 20497.41 MB )
[06/01 22:53:34  21044s] (I)       Run Multi-thread layer assignment with 1 threads
[06/01 22:53:36  21047s] (I)       Finished Phase 1l ( CPU: 2.88 sec, Real: 2.87 sec, Curr Mem: 20497.41 MB )
[06/01 22:53:36  21047s] (I)       ============  Phase 1l Route ============
[06/01 22:53:38  21049s] (I)       
[06/01 22:53:38  21049s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/01 22:53:38  21049s] [NR-eGR]                        OverCon           OverCon           OverCon            
[06/01 22:53:38  21049s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[06/01 22:53:38  21049s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[06/01 22:53:38  21049s] [NR-eGR] --------------------------------------------------------------------------------
[06/01 22:53:38  21049s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/01 22:53:38  21049s] [NR-eGR]      M2  (2)        55( 0.00%)         4( 0.00%)         1( 0.00%)   ( 0.00%) 
[06/01 22:53:38  21049s] [NR-eGR]      M3  (3)        11( 0.00%)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/01 22:53:39  21049s] [NR-eGR]      M4  (4)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/01 22:53:39  21050s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/01 22:53:39  21050s] [NR-eGR]      M6  (6)        12( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/01 22:53:39  21050s] [NR-eGR]      IA  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/01 22:53:40  21050s] [NR-eGR]      IB  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/01 22:53:40  21050s] [NR-eGR]      LB  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/01 22:53:40  21050s] [NR-eGR] --------------------------------------------------------------------------------
[06/01 22:53:40  21050s] [NR-eGR] Total               79( 0.00%)         6( 0.00%)         1( 0.00%)   ( 0.00%) 
[06/01 22:53:40  21050s] [NR-eGR] 
[06/01 22:53:40  21050s] (I)       Finished Global Routing ( CPU: 20.63 sec, Real: 20.59 sec, Curr Mem: 20497.41 MB )
[06/01 22:53:41  21052s] (I)       total 2D Cap : 4250882884 = (2447868222 H, 1803014662 V)
[06/01 22:53:53  21063s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/01 22:53:53  21063s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/01 22:53:53  21064s] [NR-eGR] Finished Early Global Route kernel ( CPU: 71.78 sec, Real: 71.71 sec, Curr Mem: 18420.41 MB )
[06/01 22:53:53  21064s] OPERPROF: Starting HotSpotCal at level 1, MEM:18420.4M
[06/01 22:53:53  21064s] [hotspot] +------------+---------------+---------------+
[06/01 22:53:53  21064s] [hotspot] |            |   max hotspot | total hotspot |
[06/01 22:53:53  21064s] [hotspot] +------------+---------------+---------------+
[06/01 22:53:55  21066s] [hotspot] | normalized |          0.00 |          0.00 |
[06/01 22:53:55  21066s] [hotspot] +------------+---------------+---------------+
[06/01 22:53:55  21066s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/01 22:53:55  21066s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/01 22:53:55  21066s] OPERPROF: Finished HotSpotCal at level 1, CPU:2.080, REAL:2.058, MEM:19327.4M
[06/01 22:53:55  21066s] Starting delay calculation for Setup views
[06/01 22:53:55  21066s] #################################################################################
[06/01 22:53:55  21066s] # Design Stage: PreRoute
[06/01 22:53:55  21066s] # Design Name: swerv_wrapper
[06/01 22:53:55  21066s] # Design Mode: 28nm
[06/01 22:53:55  21066s] # Analysis Mode: MMMC OCV 
[06/01 22:53:55  21066s] # Parasitics Mode: No SPEF/RCDB
[06/01 22:53:55  21066s] # Signoff Settings: SI Off 
[06/01 22:53:55  21066s] #################################################################################
[06/01 22:53:56  21067s] Calculate early delays in OCV mode...
[06/01 22:53:56  21067s] Calculate late delays in OCV mode...
[06/01 22:53:56  21067s] Topological Sorting (REAL = 0:00:00.0, MEM = 19317.4M, InitMEM = 19317.4M)
[06/01 22:53:56  21067s] Start delay calculation (fullDC) (1 T). (MEM=19317.4)
[06/01 22:53:56  21067s] End AAE Lib Interpolated Model. (MEM=19343.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/01 22:54:16  21087s] Total number of fetched objects 107735
[06/01 22:54:16  21087s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[06/01 22:54:16  21087s] End delay calculation. (MEM=19343.3 CPU=0:00:15.6 REAL=0:00:15.0)
[06/01 22:54:16  21087s] End delay calculation (fullDC). (MEM=19343.3 CPU=0:00:20.1 REAL=0:00:20.0)
[06/01 22:54:16  21087s] *** CDM Built up (cpu=0:00:21.3  real=0:00:21.0  mem= 19343.3M) ***
[06/01 22:54:17  21088s] *** Done Building Timing Graph (cpu=0:00:22.6 real=0:00:22.0 totSessionCpu=5:51:29 mem=19343.3M)
[06/01 22:54:17  21088s] Reported timing to dir ./timingReports
[06/01 22:54:18  21088s] **optDesign ... cpu = 1:07:12, real = 1:07:10, mem = 13803.8M, totSessionCpu=5:51:29 **
[06/01 22:54:18  21088s] OPERPROF: Starting spInitSiteArr at level 1, MEM:17153.3M
[06/01 22:54:23  21094s] OPERPROF: Finished spInitSiteArr at level 1, CPU:5.850, REAL:5.855, MEM:17153.3M
[06/01 22:54:35  21106s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 nominal_analysis_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -17.093 |   N/A   |   N/A   | -17.093 |
|           TNS (ns):| -2790.6 |   N/A   |   N/A   | -2790.6 |
|    Violating Paths:|   293   |   N/A   |   N/A   |   293   |
|          All Paths:|   293   |   N/A   |   N/A   |   293   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |    445 (445)     |
|   max_tran     |     17 (17)      |   -0.593   |     63 (63)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.052%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 1:07:30, real = 1:07:28, mem = 13796.3M, totSessionCpu=5:51:46 **
[06/01 22:54:35  21106s] Deleting Cell Server ...
[06/01 22:54:35  21106s] Deleting Lib Analyzer.
[06/01 22:54:35  21106s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[06/01 22:54:35  21106s] Type 'man IMPOPT-3195' for more detail.
[06/01 22:54:35  21106s] *** Finished optDesign ***
[06/01 22:54:35  21106s] 
[06/01 22:54:35  21106s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  1:19:33 real=  1:19:30)
[06/01 22:54:35  21106s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:49.0 real=0:00:49.0)
[06/01 22:54:35  21106s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:57.7 real=0:00:57.6)
[06/01 22:54:35  21106s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=  0:02:01 real=  0:02:01)
[06/01 22:54:35  21106s] 	OPT_RUNTIME:            rePlace (count =  2): (cpu=  0:36:31 real=  0:36:30)
[06/01 22:54:35  21106s] 	OPT_RUNTIME:                tns (count =  2): (cpu=  0:01:31 real=  0:01:31)
[06/01 22:54:35  21106s] 	OPT_RUNTIME:                wns (count =  1): (cpu=  0:02:27 real=  0:02:27)
[06/01 22:54:35  21106s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/01 22:54:35  21106s] Info: pop threads available for lower-level modules during optimization.
[06/01 22:54:36  21106s] clean pInstBBox. size 0
[06/01 22:54:36  21106s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[06/01 22:54:36  21106s] All LLGs are deleted
[06/01 22:54:36  21106s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:15255.3M
[06/01 22:54:36  21106s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.012, MEM:10518.6M
[06/01 22:54:36  21106s] #optDebug: fT-D <X 1 0 0 0>
[06/01 22:54:36  21106s] VSMManager cleared!
[06/01 22:54:36  21106s] **place_opt_design ... cpu = 1:25:20, real = 1:25:19, mem = 7938.6M **
[06/01 22:54:36  21106s] *** Finished GigaPlace ***
[06/01 22:54:36  21106s] 
[06/01 22:54:36  21106s] *** Summary of all messages that are not suppressed in this session:
[06/01 22:54:36  21106s] Severity  ID               Count  Summary                                  
[06/01 22:54:36  21106s] WARNING   IMPMSMV-1810     13444  Net %s, driver %s voltage %g does not ma...
[06/01 22:54:36  21106s] WARNING   IMPSP-157           28  Macro '%s' is not placed within core bou...
[06/01 22:54:36  21106s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[06/01 22:54:36  21106s] WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
[06/01 22:54:36  21106s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[06/01 22:54:36  21106s] WARNING   IMPOPT-7233          1  Resetting setDelayCalMode -SIAware in pr...
[06/01 22:54:36  21106s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[06/01 22:54:36  21106s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[06/01 22:54:36  21106s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[06/01 22:54:36  21106s] *** Message Summary: 13480 warning(s), 2 error(s)
[06/01 22:54:36  21106s] 
[06/02 07:03:28  24618s] <CMD> saveDesign swerv_wrapper_postPlace
[06/02 07:03:28  24618s] #% Begin save design ... (date=06/02 07:03:28, mem=5974.1M)
[06/02 07:03:28  24619s] % Begin Save ccopt configuration ... (date=06/02 07:03:28, mem=5974.1M)
[06/02 07:03:28  24619s] % End Save ccopt configuration ... (date=06/02 07:03:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=5974.8M, current mem=5974.8M)
[06/02 07:03:28  24619s] % Begin Save netlist data ... (date=06/02 07:03:28, mem=5974.8M)
[06/02 07:03:28  24619s] Writing Binary DB to swerv_wrapper_postPlace.dat/swerv_wrapper.v.bin in single-threaded mode...
[06/02 07:03:29  24619s] % End Save netlist data ... (date=06/02 07:03:29, total cpu=0:00:00.2, real=0:00:01.0, peak res=5974.8M, current mem=5974.8M)
[06/02 07:03:29  24619s] Saving congestion map file swerv_wrapper_postPlace.dat/swerv_wrapper.route.congmap.gz ...
[06/02 07:03:31  24620s] % Begin Save AAE data ... (date=06/02 07:03:31, mem=5975.1M)
[06/02 07:03:31  24620s] Saving AAE Data ...
[06/02 07:03:31  24620s] % End Save AAE data ... (date=06/02 07:03:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=5975.2M, current mem=5975.2M)
[06/02 07:03:31  24620s] % Begin Save clock tree data ... (date=06/02 07:03:31, mem=5975.7M)
[06/02 07:03:31  24620s] % End Save clock tree data ... (date=06/02 07:03:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=5975.7M, current mem=5975.7M)
[06/02 07:03:31  24620s] Saving preference file swerv_wrapper_postPlace.dat/gui.pref.tcl ...
[06/02 07:03:31  24620s] Saving mode setting ...
[06/02 07:03:31  24620s] Saving global file ...
[06/02 07:03:31  24620s] % Begin Save floorplan data ... (date=06/02 07:03:31, mem=5975.9M)
[06/02 07:03:31  24620s] Saving floorplan file ...
[06/02 07:03:32  24621s] % End Save floorplan data ... (date=06/02 07:03:32, total cpu=0:00:00.2, real=0:00:01.0, peak res=5976.1M, current mem=5976.1M)
[06/02 07:03:32  24621s] Saving PG file swerv_wrapper_postPlace.dat/swerv_wrapper.pg.gz
[06/02 07:03:32  24621s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=7946.8M) ***
[06/02 07:03:32  24621s] Saving Drc markers ...
[06/02 07:03:32  24621s] ... 3754 markers are saved ...
[06/02 07:03:32  24621s] ... 0 geometry drc markers are saved ...
[06/02 07:03:32  24621s] ... 0 antenna drc markers are saved ...
[06/02 07:03:32  24621s] % Begin Save placement data ... (date=06/02 07:03:32, mem=5976.1M)
[06/02 07:03:32  24621s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/02 07:03:32  24621s] Save Adaptive View Pruing View Names to Binary file
[06/02 07:03:32  24621s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=7949.8M) ***
[06/02 07:03:32  24621s] % End Save placement data ... (date=06/02 07:03:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=5976.2M, current mem=5976.2M)
[06/02 07:03:32  24621s] % Begin Save routing data ... (date=06/02 07:03:32, mem=5976.2M)
[06/02 07:03:32  24621s] Saving route file ...
[06/02 07:03:33  24621s] *** Completed saveRoute (cpu=0:00:00.6 real=0:00:01.0 mem=7946.8M) ***
[06/02 07:03:33  24621s] % End Save routing data ... (date=06/02 07:03:33, total cpu=0:00:00.6, real=0:00:01.0, peak res=5976.2M, current mem=5976.2M)
[06/02 07:03:33  24621s] Saving property file swerv_wrapper_postPlace.dat/swerv_wrapper.prop
[06/02 07:03:33  24621s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=7949.8M) ***
[06/02 07:03:33  24621s] Saving rc congestion map swerv_wrapper_postPlace.dat/swerv_wrapper.congmap.gz ...
[06/02 07:03:44  24633s] Saving preRoute extracted patterns in file 'swerv_wrapper_postPlace.dat/swerv_wrapper.techData.gz' ...
[06/02 07:03:44  24633s] Saving preRoute extraction data in directory 'swerv_wrapper_postPlace.dat/extraction/' ...
[06/02 07:03:45  24633s] Checksum of RCGrid density data::180
[06/02 07:03:46  24634s] % Begin Save power constraints data ... (date=06/02 07:03:46, mem=5975.7M)
[06/02 07:03:46  24634s] % End Save power constraints data ... (date=06/02 07:03:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=5975.8M, current mem=5975.8M)
[06/02 07:03:46  24635s] Generated self-contained design swerv_wrapper_postPlace.dat
[06/02 07:03:47  24635s] #% End save design ... (date=06/02 07:03:47, total cpu=0:00:16.8, real=0:00:19.0, peak res=5976.2M, current mem=5951.5M)
[06/02 07:03:47  24635s] *** Message Summary: 0 warning(s), 0 error(s)
[06/02 07:03:47  24635s] 
[06/02 07:04:57  24645s] <CMD> update_constraint_mode -name nominal_constraints -sdc_files swerv_wrapper.sdc
[06/02 07:04:58  24645s] Reading timing constraints file 'swerv_wrapper.sdc' ...
[06/02 07:04:58  24645s] Current (total cpu=6:50:46, real=16:56:34, peak res=20840.4M, current mem=5761.5M)
[06/02 07:04:58  24645s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File swerv_wrapper.sdc, Line 9).
[06/02 07:04:58  24645s] 
[06/02 07:04:58  24645s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File swerv_wrapper.sdc, Line 10).
[06/02 07:04:58  24645s] 
[06/02 07:04:58  24646s] Number of path exceptions in the constraint file = 4
[06/02 07:04:58  24646s] Number of paths exceptions after getting compressed = 2
[06/02 07:04:58  24646s] INFO (CTE): Reading of timing constraints file swerv_wrapper.sdc completed, with 2 WARNING
[06/02 07:04:58  24646s] Ending "Constraint file reading stats" (total cpu=0:00:00.4, real=0:00:00.0, peak res=5783.5M, current mem=5783.5M)
[06/02 07:04:58  24646s] Current (total cpu=6:50:46, real=16:56:34, peak res=20840.4M, current mem=5783.5M)
[06/02 07:04:58  24646s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[06/02 07:04:58  24646s] <CMD> set_analysis_view -setup nominal_analysis_view -hold nominal_analysis_view
[06/02 07:04:59  24647s] Extraction setup Started 
[06/02 07:04:59  24647s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[06/02 07:04:59  24647s] Process node set using 'setDesignMode' is less than or equal to 32nm, for which captable file(s) would be ignored as preRoute extraction would instead use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[06/02 07:05:00  24647s] Generating auto layer map file.
[06/02 07:05:00  24647s] Restore PreRoute Pattern Extraction data failed.
[06/02 07:05:00  24647s] Importing multi-corner technology file(s) for preRoute extraction...
[06/02 07:05:00  24647s] /usr/local/cmos28fdsoi_12/Foundation_Cadence_TechnoKit_cmos028FDSOI_6U1x_2T8x_LB/3.3-04/QRC_TECHFILE/nominal/qrcTechFile
[06/02 07:05:01  24648s] Generating auto layer map file.
[06/02 07:05:05  24652s] Completed (cpu: 0:00:05.4 real: 0:00:06.0)
[06/02 07:05:05  24652s] Set Shrink Factor to 0.90000 (from technology file)
[06/02 07:05:05  24652s] Summary of Active RC-Corners : 
[06/02 07:05:05  24652s]  
[06/02 07:05:05  24652s]  Analysis View: nominal_analysis_view
[06/02 07:05:05  24652s]     RC-Corner Name        : nominal_rc_corner
[06/02 07:05:05  24652s]     RC-Corner Index       : 0
[06/02 07:05:05  24652s]     RC-Corner Temperature : 25 Celsius
[06/02 07:05:05  24652s]     RC-Corner Cap Table   : ''
[06/02 07:05:05  24652s]     RC-Corner PreRoute Res Factor         : 1
[06/02 07:05:05  24652s]     RC-Corner PreRoute Cap Factor         : 1
[06/02 07:05:05  24652s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/02 07:05:05  24652s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/02 07:05:05  24652s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/02 07:05:05  24652s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[06/02 07:05:05  24652s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[06/02 07:05:05  24652s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/02 07:05:05  24652s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/02 07:05:05  24652s]     RC-Corner Technology file: '/usr/local/cmos28fdsoi_12/Foundation_Cadence_TechnoKit_cmos028FDSOI_6U1x_2T8x_LB/3.3-04/QRC_TECHFILE/nominal/qrcTechFile'
[06/02 07:05:05  24652s] set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
[06/02 07:05:06  24653s] LayerId::1 widthSet size::1
[06/02 07:05:06  24653s] LayerId::2 widthSet size::1
[06/02 07:05:06  24653s] LayerId::3 widthSet size::1
[06/02 07:05:06  24653s] LayerId::4 widthSet size::1
[06/02 07:05:06  24653s] LayerId::5 widthSet size::1
[06/02 07:05:06  24653s] LayerId::6 widthSet size::1
[06/02 07:05:06  24653s] LayerId::7 widthSet size::1
[06/02 07:05:06  24653s] LayerId::8 widthSet size::1
[06/02 07:05:06  24653s] LayerId::9 widthSet size::1
[06/02 07:05:06  24653s] Skipped RC grid update for preRoute extraction.
[06/02 07:05:06  24653s] Initializing multi-corner resistance tables ...
[06/02 07:05:12  24659s] Reading timing constraints file '/tmp/innovus_temp_17768_portatil_cadence_L5EsbY/.mmmcVq72hz/modes/nominal_constraints/nominal_constraints.sdc' ...
[06/02 07:05:12  24659s] Current (total cpu=6:50:59, real=16:56:48, peak res=20840.4M, current mem=5493.4M)
[06/02 07:05:12  24659s] Number of path exceptions in the constraint file = 2
[06/02 07:05:12  24659s] Number of paths exceptions after getting compressed = 2
[06/02 07:05:12  24659s] INFO (CTE): Constraints read successfully.
[06/02 07:05:12  24659s] Ending "Constraint file reading stats" (total cpu=0:00:00.4, real=0:00:00.0, peak res=5514.6M, current mem=5514.6M)
[06/02 07:05:12  24659s] Current (total cpu=6:51:00, real=16:56:48, peak res=20840.4M, current mem=5514.6M)
[06/02 07:05:12  24659s] Reading latency file '/tmp/innovus_temp_17768_portatil_cadence_L5EsbY/.mmmcVq72hz/views/nominal_analysis_view/latency.sdc' ...
[06/02 07:05:12  24659s] Creating Cell Server ...(0, 1, 1, 1)
[06/02 07:05:12  24659s] Summary for sequential cells identification: 
[06/02 07:05:12  24659s]   Identified SBFF number: 106
[06/02 07:05:12  24659s]   Identified MBFF number: 0
[06/02 07:05:12  24659s]   Identified SB Latch number: 0
[06/02 07:05:12  24659s]   Identified MB Latch number: 0
[06/02 07:05:12  24659s]   Not identified SBFF number: 0
[06/02 07:05:12  24659s]   Not identified MBFF number: 0
[06/02 07:05:12  24659s]   Not identified SB Latch number: 0
[06/02 07:05:12  24659s]   Not identified MB Latch number: 0
[06/02 07:05:12  24659s]   Number of sequential cells which are not FFs: 84
[06/02 07:05:12  24659s] Total number of combinational cells: 557
[06/02 07:05:12  24659s] Total number of sequential cells: 190
[06/02 07:05:12  24659s] Total number of tristate cells: 0
[06/02 07:05:12  24659s] Total number of level shifter cells: 0
[06/02 07:05:12  24659s] Total number of power gating cells: 0
[06/02 07:05:12  24659s] Total number of isolation cells: 0
[06/02 07:05:12  24659s] Total number of power switch cells: 0
[06/02 07:05:12  24659s] Total number of pulse generator cells: 0
[06/02 07:05:12  24659s] Total number of always on buffers: 0
[06/02 07:05:12  24659s] Total number of retention cells: 0
[06/02 07:05:12  24659s] List of usable buffers: C12T28SOI_LR_BFX100_P0 C12T28SOI_LR_BFX134_P0 C12T28SOI_LR_BFX16_P0 C12T28SOI_LR_BFX13_P0 C12T28SOI_LR_BFX25_P0 C12T28SOI_LR_BFX21_P0 C12T28SOI_LR_BFX29_P0 C12T28SOI_LR_BFX4_P0 C12T28SOI_LR_BFX33_P0 C12T28SOI_LR_BFX42_P0 C12T28SOI_LR_BFX50_P0 C12T28SOI_LR_BFX58_P0 C12T28SOI_LR_BFX67_P0 C12T28SOI_LR_BFX8_P0 C12T28SOI_LR_BFX6_P0 C12T28SOI_LR_BFX75_P0 C12T28SOI_LR_BFX84_P0 C12T28SOI_LR_CNBFX133_P0 C12T28SOI_LR_CNBFX133_P10 C12T28SOI_LR_CNBFX133_P16 C12T28SOI_LR_CNBFX133_P4 C12T28SOI_LR_CNBFX15_P0 C12T28SOI_LR_CNBFX15_P10 C12T28SOI_LR_CNBFX15_P4 C12T28SOI_LR_CNBFX15_P16 C12T28SOI_LR_CNBFX22_P0 C12T28SOI_LR_CNBFX22_P10 C12T28SOI_LR_CNBFX22_P4 C12T28SOI_LR_CNBFX22_P16 C12T28SOI_LR_CNBFX30_P0 C12T28SOI_LR_CNBFX30_P10 C12T28SOI_LR_CNBFX30_P4 C12T28SOI_LR_CNBFX30_P16 C12T28SOI_LR_CNBFX38_P0 C12T28SOI_LR_CNBFX38_P10 C12T28SOI_LR_CNBFX38_P4 C12T28SOI_LR_CNBFX38_P16 C12T28SOI_LR_CNBFX44_P0 C12T28SOI_LR_CNBFX44_P10 C12T28SOI_LR_CNBFX44_P16 C12T28SOI_LR_CNBFX44_P4 C12T28SOI_LR_CNBFX4_P0 C12T28SOI_LR_CNBFX4_P10 C12T28SOI_LR_CNBFX4_P4 C12T28SOI_LR_CNBFX4_P16 C12T28SOI_LR_CNBFX52_P0 C12T28SOI_LR_CNBFX52_P10 C12T28SOI_LR_CNBFX52_P4 C12T28SOI_LR_CNBFX52_P16 C12T28SOI_LR_CNBFX59_P0 C12T28SOI_LR_CNBFX59_P10 C12T28SOI_LR_CNBFX59_P4 C12T28SOI_LR_CNBFX59_P16 C12T28SOI_LR_CNBFX70_P0 C12T28SOI_LR_CNBFX70_P10 C12T28SOI_LR_CNBFX70_P16 C12T28SOI_LR_CNBFX70_P4 C12T28SOI_LR_CNBFX7_P0 C12T28SOI_LR_CNBFX7_P10 C12T28SOI_LR_CNBFX7_P4 C12T28SOI_LR_CNBFX7_P16 C12T28SOI_LR_CNBFX94_P0 C12T28SOI_LR_CNBFX94_P10 C12T28SOI_LR_CNBFX94_P16 C12T28SOI_LR_CNBFX94_P4
[06/02 07:05:12  24659s] Total number of usable buffers: 65
[06/02 07:05:12  24659s] List of unusable buffers:
[06/02 07:05:12  24659s] Total number of unusable buffers: 0
[06/02 07:05:12  24659s] List of usable inverters: C12T28SOI_LR_IVX100_P0 C12T28SOI_LR_IVX134_P0 C12T28SOI_LR_IVX17_P0 C12T28SOI_LR_IVX13_P0 C12T28SOI_LR_IVX25_P0 C12T28SOI_LR_IVX21_P0 C12T28SOI_LR_IVX29_P0 C12T28SOI_LR_IVX4_P0 C12T28SOI_LR_IVX33_P0 C12T28SOI_LR_IVX50_P0 C12T28SOI_LR_IVX58_P0 C12T28SOI_LR_IVX67_P0 C12T28SOI_LR_IVX8_P0 C12T28SOI_LR_IVX6_P0 C12T28SOI_LR_IVX75_P0 C12T28SOI_LR_IVX84_P0 C12T28SOI_LR_CNIVX133_P0 C12T28SOI_LR_CNIVX133_P10 C12T28SOI_LR_CNIVX133_P16 C12T28SOI_LR_CNIVX133_P4 C12T28SOI_LR_CNIVX16_P0 C12T28SOI_LR_CNIVX16_P10 C12T28SOI_LR_CNIVX16_P4 C12T28SOI_LR_CNIVX16_P16 C12T28SOI_LR_CNIVX23_P0 C12T28SOI_LR_CNIVX23_P10 C12T28SOI_LR_CNIVX23_P4 C12T28SOI_LR_CNIVX23_P16 C12T28SOI_LR_CNIVX31_P0 C12T28SOI_LR_CNIVX31_P10 C12T28SOI_LR_CNIVX31_P4 C12T28SOI_LR_CNIVX31_P16 C12T28SOI_LR_CNIVX39_P0 C12T28SOI_LR_CNIVX39_P10 C12T28SOI_LR_CNIVX39_P4 C12T28SOI_LR_CNIVX39_P16 C12T28SOI_LR_CNIVX47_P0 C12T28SOI_LR_CNIVX47_P10 C12T28SOI_LR_CNIVX47_P4 C12T28SOI_LR_CNIVX47_P16 C12T28SOI_LR_CNIVX55_P0 C12T28SOI_LR_CNIVX55_P10 C12T28SOI_LR_CNIVX55_P16 C12T28SOI_LR_CNIVX55_P4 C12T28SOI_LR_CNIVX5_P0 C12T28SOI_LR_CNIVX5_P10 C12T28SOI_LR_CNIVX5_P4 C12T28SOI_LR_CNIVX5_P16 C12T28SOI_LR_CNIVX61_P0 C12T28SOI_LR_CNIVX61_P10 C12T28SOI_LR_CNIVX61_P4 C12T28SOI_LR_CNIVX61_P16 C12T28SOI_LR_CNIVX70_P0 C12T28SOI_LR_CNIVX70_P10 C12T28SOI_LR_CNIVX70_P16 C12T28SOI_LR_CNIVX70_P4 C12T28SOI_LR_CNIVX8_P0 C12T28SOI_LR_CNIVX8_P10 C12T28SOI_LR_CNIVX8_P4 C12T28SOI_LR_CNIVX8_P16 C12T28SOI_LR_CNIVX94_P0 C12T28SOI_LR_CNIVX94_P10 C12T28SOI_LR_CNIVX94_P4 C12T28SOI_LR_CNIVX94_P16
[06/02 07:05:12  24659s] Total number of usable inverters: 64
[06/02 07:05:12  24659s] List of unusable inverters:
[06/02 07:05:12  24659s] Total number of unusable inverters: 0
[06/02 07:05:12  24659s] List of identified usable delay cells: C12T28SOI_LR_DLYHFM4X15_P0 C12T28SOI_LR_DLYHFM4X15_P10 C12T28SOI_LR_DLYHFM4X15_P16 C12T28SOI_LR_DLYHFM4X15_P4 C12T28SOI_LR_DLYHFM4X7_P0 C12T28SOI_LR_DLYHFM4X7_P10 C12T28SOI_LR_DLYHFM4X7_P4 C12T28SOI_LR_DLYHFM4X7_P16 C12T28SOI_LR_DLYHFM8X15_P0 C12T28SOI_LR_DLYHFM8X15_P10 C12T28SOI_LR_DLYHFM8X15_P4 C12T28SOI_LR_DLYHFM8X15_P16 C12T28SOI_LR_DLYHFM8X54_P0 C12T28SOI_LR_DLYHFM8X54_P10 C12T28SOI_LR_DLYHFM8X54_P16 C12T28SOI_LR_DLYHFM8X54_P4 C12T28SOI_LR_DLYHFM8X7_P0 C12T28SOI_LR_DLYHFM8X7_P10 C12T28SOI_LR_DLYHFM8X7_P4 C12T28SOI_LR_DLYHFM8X7_P16
[06/02 07:05:12  24659s] Total number of identified usable delay cells: 20
[06/02 07:05:12  24659s] List of identified unusable delay cells:
[06/02 07:05:12  24659s] Total number of identified unusable delay cells: 0
[06/02 07:05:12  24659s] Creating Cell Server, finished. 
[06/02 07:05:12  24659s] 
[06/02 07:05:12  24659s] Deleting Cell Server ...
[06/02 07:05:13  24660s] <CMD> set_ccopt_property clock_gating_cells C12T28SOI_LRPHP_CNHLSX29_P0
[06/02 07:05:13  24660s] <CMD> set_ccopt_property buffer_cells C12T28SOI_LR_CNBF*
[06/02 07:05:13  24660s] <CMD> set_ccopt_property inverter_cells C12T28SOI_LR_CNIV*
[06/02 07:05:13  24660s] <CMD> set_ccopt_property target_max_trans 100ps
[06/02 07:05:13  24660s] <CMD> set_ccopt_property target_skew 50ps
[06/02 07:05:13  24660s] <CMD> create_ccopt_clock_tree_spec -file ccopt.spec
[06/02 07:05:13  24660s] Creating clock tree spec for modes (timing configs): nominal_constraints
[06/02 07:05:13  24660s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[06/02 07:05:13  24660s] Creating Cell Server ...(0, 0, 0, 0)
[06/02 07:05:13  24660s] Summary for sequential cells identification: 
[06/02 07:05:13  24660s]   Identified SBFF number: 106
[06/02 07:05:13  24660s]   Identified MBFF number: 0
[06/02 07:05:13  24660s]   Identified SB Latch number: 0
[06/02 07:05:13  24660s]   Identified MB Latch number: 0
[06/02 07:05:13  24660s]   Not identified SBFF number: 0
[06/02 07:05:13  24660s]   Not identified MBFF number: 0
[06/02 07:05:13  24660s]   Not identified SB Latch number: 0
[06/02 07:05:13  24660s]   Not identified MB Latch number: 0
[06/02 07:05:13  24660s]   Number of sequential cells which are not FFs: 84
[06/02 07:05:13  24660s]  Visiting view : nominal_analysis_view
[06/02 07:05:13  24660s]    : PowerDomain = none : Weighted F : unweighted  = 8.00 (1.000) with rcCorner = 0
[06/02 07:05:13  24660s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/02 07:05:13  24660s]  Visiting view : nominal_analysis_view
[06/02 07:05:13  24660s]    : PowerDomain = none : Weighted F : unweighted  = 8.00 (1.000) with rcCorner = 0
[06/02 07:05:13  24660s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/02 07:05:13  24660s]  Setting StdDelay to 8.00
[06/02 07:05:13  24660s] Creating Cell Server, finished. 
[06/02 07:05:13  24660s] 
[06/02 07:05:13  24660s] Reset timing graph...
[06/02 07:05:13  24660s] Ignoring AAE DB Resetting ...
[06/02 07:05:13  24660s] Reset timing graph done.
[06/02 07:05:13  24660s] Ignoring AAE DB Resetting ...
[06/02 07:05:15  24662s] Analyzing clock structure...
[06/02 07:05:15  24662s] Analyzing clock structure done.
[06/02 07:05:15  24662s] Reset timing graph...
[06/02 07:05:15  24662s] Ignoring AAE DB Resetting ...
[06/02 07:05:15  24662s] Reset timing graph done.
[06/02 07:05:15  24662s] Wrote: ccopt.spec
[06/02 07:05:29  24664s] <CMD> ccopt_design -cts -outDir clock_report
[06/02 07:05:29  24664s] #% Begin ccopt_design (date=06/02 07:05:29, mem=5543.0M)
[06/02 07:05:29  24664s] Setting ::DelayCal::PrerouteDcFastMode 0
[06/02 07:05:29  24664s] Runtime...
[06/02 07:05:29  24664s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[06/02 07:05:29  24664s] (ccopt_design): create_ccopt_clock_tree_spec
[06/02 07:05:29  24664s] Creating clock tree spec for modes (timing configs): nominal_constraints
[06/02 07:05:29  24664s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[06/02 07:05:29  24664s] Reset timing graph...
[06/02 07:05:29  24664s] Ignoring AAE DB Resetting ...
[06/02 07:05:29  24664s] Reset timing graph done.
[06/02 07:05:29  24664s] Ignoring AAE DB Resetting ...
[06/02 07:05:31  24666s] Analyzing clock structure...
[06/02 07:05:31  24666s] Analyzing clock structure done.
[06/02 07:05:31  24666s] Reset timing graph...
[06/02 07:05:31  24666s] Ignoring AAE DB Resetting ...
[06/02 07:05:31  24666s] Reset timing graph done.
[06/02 07:05:31  24666s] Extracting original clock gating for jtag_tck...
[06/02 07:05:31  24666s]   clock_tree jtag_tck contains 1 sinks and 0 clock gates.
[06/02 07:05:31  24666s]     Found 1 implicit ignore or stop or exclude pin - run report_ccopt_clock_trees -list_special_pins for more details.
[06/02 07:05:31  24666s]   Extraction for jtag_tck complete.
[06/02 07:05:31  24666s] Extracting original clock gating for jtag_tck done.
[06/02 07:05:31  24666s] Extracting original clock gating for clk...
[06/02 07:05:31  24666s]   clock_tree clk contains 1 sinks and 0 clock gates.
[06/02 07:05:31  24666s]     Found 1 implicit ignore or stop or exclude pin - run report_ccopt_clock_trees -list_special_pins for more details.
[06/02 07:05:31  24666s]   Extraction for clk complete.
[06/02 07:05:31  24666s] Extracting original clock gating for clk done.
[06/02 07:05:31  24666s] The skew group clk/nominal_constraints was created. It contains 1 sinks and 1 sources.
[06/02 07:05:31  24666s] The skew group jtag_tck/nominal_constraints was created. It contains 1 sinks and 1 sources.
[06/02 07:05:31  24666s] Checking clock tree convergence...
[06/02 07:05:31  24666s] Checking clock tree convergence done.
[06/02 07:05:31  24666s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[06/02 07:05:31  24666s] Set place::cacheFPlanSiteMark to 1
[06/02 07:05:31  24666s] CCOpt::Phase::Initialization...
[06/02 07:05:31  24666s] Check Prerequisites...
[06/02 07:05:31  24666s] Leaving CCOpt scope - CheckPlace...
[06/02 07:05:31  24666s] OPERPROF: Starting checkPlace at level 1, MEM:7726.9M
[06/02 07:05:31  24666s] #spOpts: N=28 autoPA advPA 
[06/02 07:05:31  24666s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:7726.9M
[06/02 07:05:31  24666s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:7726.9M
[06/02 07:05:31  24666s] Core basic site is CORE12T
[06/02 07:05:33  24668s] SiteArray: non-trimmed site array dimensions = 11859 x 104644
[06/02 07:05:33  24668s] SiteArray: use 4,966,739,968 bytes
[06/02 07:05:33  24668s] SiteArray: current memory after site array memory allocation 12463.6M
[06/02 07:05:33  24668s] SiteArray: FP blocked sites are writable
[06/02 07:05:43  24678s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:11.420, REAL:11.420, MEM:12463.6M
[06/02 07:05:45  24679s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:13.050, REAL:13.055, MEM:12463.6M
[06/02 07:05:51  24686s] Begin checking placement ... (start mem=7726.9M, init mem=12463.6M)
[06/02 07:05:51  24686s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:12463.6M
[06/02 07:05:51  24686s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.020, REAL:0.012, MEM:12463.6M
[06/02 07:05:52  24686s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:12463.6M
[06/02 07:05:52  24686s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.003, MEM:12463.6M
[06/02 07:05:52  24686s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:12463.6M
[06/02 07:05:52  24687s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.200, REAL:0.192, MEM:12463.6M
[06/02 07:05:52  24687s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:12463.6M
[06/02 07:05:52  24687s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.040, REAL:0.041, MEM:12463.6M
[06/02 07:05:52  24687s] *info: Placed = 73951          (Fixed = 28)
[06/02 07:05:52  24687s] *info: Unplaced = 0           
[06/02 07:05:52  24687s] Placement Density:0.05%(104470/202297954)
[06/02 07:05:52  24687s] Placement Density (including fixed std cells):0.05%(104470/202297954)
[06/02 07:05:53  24688s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:12463.6M
[06/02 07:05:53  24688s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.020, REAL:0.026, MEM:7726.9M
[06/02 07:05:53  24688s] Finished checkPlace (total: cpu=0:00:21.8, real=0:00:22.0; vio checks: cpu=0:00:01.1, real=0:00:01.0; mem=7726.9M)
[06/02 07:05:53  24688s] OPERPROF: Finished checkPlace at level 1, CPU:21.830, REAL:21.809, MEM:7726.9M
[06/02 07:05:53  24688s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:21.8 real=0:00:21.8)
[06/02 07:05:53  24688s] External - Set all clocks to propagated mode...
[06/02 07:05:53  24688s] Innovus will update I/O latencies
[06/02 07:05:53  24688s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:05:53  24688s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[06/02 07:05:53  24688s] 
[06/02 07:05:53  24688s] 
[06/02 07:05:53  24688s] 
[06/02 07:05:53  24688s] Check Prerequisites done. (took cpu=0:00:21.8 real=0:00:21.8)
[06/02 07:05:53  24688s] CCOpt::Phase::Initialization done. (took cpu=0:00:21.8 real=0:00:21.8)
[06/02 07:05:53  24688s] Executing ccopt post-processing.
[06/02 07:05:53  24688s] Synthesizing clock trees with CCOpt...
[06/02 07:05:53  24688s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/02 07:05:53  24688s] CCOpt::Phase::PreparingToBalance...
[06/02 07:05:53  24688s] 
[06/02 07:05:53  24688s] Positive (advancing) pin insertion delays
[06/02 07:05:53  24688s] =========================================
[06/02 07:05:53  24688s] 
[06/02 07:05:53  24688s] Found 0 pin insertion delay advances (0 of 2 clock tree sinks)
[06/02 07:05:53  24688s] 
[06/02 07:05:53  24688s] Negative (delaying) pin insertion delays
[06/02 07:05:53  24688s] ========================================
[06/02 07:05:53  24688s] 
[06/02 07:05:53  24688s] Found 0 pin insertion delay delays (0 of 2 clock tree sinks)
[06/02 07:05:53  24688s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[06/02 07:05:53  24688s] All LLGs are deleted
[06/02 07:05:53  24688s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:7726.9M
[06/02 07:05:53  24688s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:7726.9M
[06/02 07:05:53  24688s] ### Creating LA Mngr. totSessionCpu=6:51:29 mem=7726.9M
[06/02 07:05:53  24688s] ### Creating LA Mngr, finished. totSessionCpu=6:51:29 mem=7726.9M
[06/02 07:05:53  24688s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 7726.91 MB )
[06/02 07:05:53  24688s] (I)       Started Loading and Dumping File ( Curr Mem: 7726.91 MB )
[06/02 07:05:53  24688s] (I)       Reading DB...
[06/02 07:05:53  24688s] (I)       Read data from FE... (mem=7726.9M)
[06/02 07:05:53  24688s] (I)       Read nodes and places... (mem=7726.9M)
[06/02 07:05:53  24688s] (I)       Done Read nodes and places (cpu=0.070s, mem=7756.7M)
[06/02 07:05:53  24688s] (I)       Read nets... (mem=7756.7M)
[06/02 07:05:54  24688s] (I)       Done Read nets (cpu=0.190s, mem=7787.7M)
[06/02 07:05:54  24688s] (I)       Done Read data from FE (cpu=0.260s, mem=7787.7M)
[06/02 07:05:54  24688s] (I)       before initializing RouteDB syMemory usage = 7787.7 MB
[06/02 07:05:54  24688s] (I)       Honor MSV route constraint: false
[06/02 07:05:54  24688s] (I)       Maximum routing layer  : 9
[06/02 07:05:54  24688s] (I)       Minimum routing layer  : 2
[06/02 07:05:54  24688s] (I)       Supply scale factor H  : 1.00
[06/02 07:05:54  24688s] (I)       Supply scale factor V  : 1.00
[06/02 07:05:54  24688s] (I)       Tracks used by clock wire: 0
[06/02 07:05:54  24688s] (I)       Reverse direction      : 
[06/02 07:05:54  24688s] (I)       Honor partition pin guides: true
[06/02 07:05:54  24688s] (I)       Route selected nets only: false
[06/02 07:05:54  24688s] (I)       Route secondary PG pins: false
[06/02 07:05:54  24688s] (I)       Second PG max fanout   : 2147483647
[06/02 07:05:54  24688s] (I)       Apply function for special wires: true
[06/02 07:05:54  24688s] (I)       Layer by layer blockage reading: true
[06/02 07:05:54  24688s] (I)       Offset calculation fix : true
[06/02 07:05:54  24688s] (I)       Route stripe layer range: 
[06/02 07:05:54  24688s] (I)       Honor partition fences : 
[06/02 07:05:54  24688s] (I)       Honor partition pin    : 
[06/02 07:05:54  24688s] (I)       Honor partition fences with feedthrough: 
[06/02 07:05:54  24688s] (I)       Counted 265475 PG shapes. We will not process PG shapes layer by layer.
[06/02 07:05:54  24688s] (I)       build grid graph
[06/02 07:05:54  24688s] (I)       build grid graph start
[06/02 07:05:54  24688s] [NR-eGR] Track table information for default rule: 
[06/02 07:05:54  24688s] [NR-eGR] M1 has no routable track
[06/02 07:05:54  24688s] [NR-eGR] M2 has single uniform track structure
[06/02 07:05:54  24688s] [NR-eGR] M3 has single uniform track structure
[06/02 07:05:54  24688s] [NR-eGR] M4 has single uniform track structure
[06/02 07:05:54  24688s] [NR-eGR] M5 has single uniform track structure
[06/02 07:05:54  24688s] [NR-eGR] M6 has single uniform track structure
[06/02 07:05:54  24688s] [NR-eGR] IA has single uniform track structure
[06/02 07:05:54  24688s] [NR-eGR] IB has single uniform track structure
[06/02 07:05:54  24688s] [NR-eGR] LB has single uniform track structure
[06/02 07:05:54  24688s] (I)       build grid graph end
[06/02 07:05:54  24688s] (I)       ===========================================================================
[06/02 07:05:54  24688s] (I)       == Report All Rule Vias ==
[06/02 07:05:54  24688s] (I)       ===========================================================================
[06/02 07:05:54  24688s] (I)        Via Rule : (Default)
[06/02 07:05:54  24688s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/02 07:05:54  24688s] (I)       ---------------------------------------------------------------------------
[06/02 07:05:54  24688s] (I)        1    3 : CDS_V12_1x1_VH              7 : CDS_V12_1x2_CENTER       
[06/02 07:05:54  24688s] (I)        2   40 : CDS_V23_1x1_HV             41 : CDS_V23_1x2_CENTER       
[06/02 07:05:54  24688s] (I)        3   95 : CDS_V34_1x1_VH             99 : CDS_V34_1x2_CENTER       
[06/02 07:05:54  24688s] (I)        4  156 : CDS_V45_1x1_HV            157 : CDS_V45_1x2_CENTER       
[06/02 07:05:54  24688s] (I)        5  211 : CDS_V56_1x1_VH            215 : CDS_V56_1x2_CENTER       
[06/02 07:05:54  24688s] (I)        6  271 : CDS_V67_1x1_HH            273 : CDS_V67_1x2_CENTER       
[06/02 07:05:54  24688s] (I)        7  291 : CDS_V78_1x1_HV            292 : CDS_V78_1x2_CENTER       
[06/02 07:05:54  24688s] (I)        8  298 : CDS_V89_1x1_VH            298 : CDS_V89_1x1_VH           
[06/02 07:05:54  24688s] (I)        9    0 : ---                         0 : ---                      
[06/02 07:05:54  24688s] (I)       ===========================================================================
[06/02 07:05:54  24688s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 7787.66 MB )
[06/02 07:05:54  24688s] (I)       Num PG vias on layer 1 : 0
[06/02 07:05:54  24688s] (I)       Num PG vias on layer 2 : 0
[06/02 07:05:54  24688s] (I)       Num PG vias on layer 3 : 0
[06/02 07:05:54  24688s] (I)       Num PG vias on layer 4 : 0
[06/02 07:05:54  24688s] (I)       Num PG vias on layer 5 : 0
[06/02 07:05:54  24688s] (I)       Num PG vias on layer 6 : 0
[06/02 07:05:54  24688s] (I)       Num PG vias on layer 7 : 0
[06/02 07:05:54  24688s] (I)       Num PG vias on layer 8 : 0
[06/02 07:05:54  24688s] (I)       Num PG vias on layer 9 : 0
[06/02 07:05:54  24688s] [NR-eGR] Read 339468 PG shapes
[06/02 07:05:54  24688s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 7787.66 MB )
[06/02 07:05:54  24688s] [NR-eGR] #Routing Blockages  : 0
[06/02 07:05:54  24688s] [NR-eGR] #Instance Blockages : 422594
[06/02 07:05:54  24688s] [NR-eGR] #PG Blockages       : 339468
[06/02 07:05:54  24688s] [NR-eGR] #Bump Blockages     : 0
[06/02 07:05:54  24688s] [NR-eGR] #Boundary Blockages : 0
[06/02 07:05:54  24688s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[06/02 07:05:54  24688s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/02 07:05:54  24688s] (I)       readDataFromPlaceDB
[06/02 07:05:54  24688s] (I)       Read net information..
[06/02 07:05:54  24689s] [NR-eGR] Read numTotalNets=78608  numIgnoredNets=0
[06/02 07:05:54  24689s] (I)       Read testcase time = 0.020 seconds
[06/02 07:05:54  24689s] 
[06/02 07:05:54  24689s] (I)       early_global_route_priority property id does not exist.
[06/02 07:05:54  24689s] (I)       Start initializing grid graph
[06/02 07:05:54  24689s] (I)       !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
[06/02 07:05:54  24689s] (I)       GridGraph is too big, grid merging is triggered
[06/02 07:05:54  24689s] (I)       Orig grid = 12051 x 12051
[06/02 07:05:54  24689s] (I)       New grid = 6026 x 6026
[06/02 07:05:54  24689s] (I)       !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
[06/02 07:05:55  24690s] (I)       End initializing grid graph
[06/02 07:05:55  24690s] (I)       Model blockages into capacity
[06/02 07:05:55  24690s] (I)       Read Num Blocks=762314  Num Prerouted Wires=0  Num CS=0
[06/02 07:05:55  24690s] (I)       Started Modeling ( Curr Mem: 7800.86 MB )
[06/02 07:05:55  24690s] (I)       Started Modeling Layer 1 ( Curr Mem: 7800.86 MB )
[06/02 07:05:55  24690s] (I)       Started Modeling Layer 2 ( Curr Mem: 7800.86 MB )
[06/02 07:06:04  24699s] (I)       Layer 1 (H) : #blockages 254543 : #preroutes 0
[06/02 07:06:04  24699s] (I)       Finished Modeling Layer 2 ( CPU: 9.01 sec, Real: 9.01 sec, Curr Mem: 12599.86 MB )
[06/02 07:06:04  24699s] (I)       Started Modeling Layer 3 ( Curr Mem: 11132.86 MB )
[06/02 07:06:12  24707s] (I)       Layer 2 (V) : #blockages 62886 : #preroutes 0
[06/02 07:06:12  24707s] (I)       Finished Modeling Layer 3 ( CPU: 7.79 sec, Real: 7.78 sec, Curr Mem: 11082.86 MB )
[06/02 07:06:12  24707s] (I)       Started Modeling Layer 4 ( Curr Mem: 11004.86 MB )
[06/02 07:06:17  24711s] (I)       Layer 3 (H) : #blockages 48465 : #preroutes 0
[06/02 07:06:17  24711s] (I)       Finished Modeling Layer 4 ( CPU: 4.55 sec, Real: 4.54 sec, Curr Mem: 11004.86 MB )
[06/02 07:06:17  24712s] (I)       Started Modeling Layer 5 ( Curr Mem: 10943.86 MB )
[06/02 07:06:24  24719s] (I)       Layer 4 (V) : #blockages 257930 : #preroutes 0
[06/02 07:06:24  24719s] (I)       Finished Modeling Layer 5 ( CPU: 7.49 sec, Real: 7.44 sec, Curr Mem: 10943.86 MB )
[06/02 07:06:24  24719s] (I)       Started Modeling Layer 6 ( Curr Mem: 10744.86 MB )
[06/02 07:06:29  24724s] (I)       Layer 5 (H) : #blockages 23850 : #preroutes 0
[06/02 07:06:29  24724s] (I)       Finished Modeling Layer 6 ( CPU: 4.44 sec, Real: 4.43 sec, Curr Mem: 10917.86 MB )
[06/02 07:06:29  24724s] (I)       Started Modeling Layer 7 ( Curr Mem: 10678.86 MB )
[06/02 07:06:29  24724s] (I)       Layer 6 (H) : #blockages 87841 : #preroutes 0
[06/02 07:06:29  24724s] (I)       Finished Modeling Layer 7 ( CPU: 0.61 sec, Real: 0.61 sec, Curr Mem: 10678.86 MB )
[06/02 07:06:29  24724s] (I)       Started Modeling Layer 8 ( Curr Mem: 10519.86 MB )
[06/02 07:06:32  24726s] (I)       Layer 7 (V) : #blockages 23260 : #preroutes 0
[06/02 07:06:32  24726s] (I)       Finished Modeling Layer 8 ( CPU: 2.13 sec, Real: 2.13 sec, Curr Mem: 10519.86 MB )
[06/02 07:06:32  24726s] (I)       Started Modeling Layer 9 ( Curr Mem: 10368.86 MB )
[06/02 07:06:32  24726s] (I)       Layer 8 (H) : #blockages 3539 : #preroutes 0
[06/02 07:06:32  24726s] (I)       Finished Modeling Layer 9 ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 10368.86 MB )
[06/02 07:06:32  24726s] (I)       Finished Modeling ( CPU: 36.43 sec, Real: 36.38 sec, Curr Mem: 10368.86 MB )
[06/02 07:06:32  24727s] (I)       Number of ignored nets = 0
[06/02 07:06:32  24727s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/02 07:06:32  24727s] (I)       Number of clock nets = 2.  Ignored: No
[06/02 07:06:32  24727s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/02 07:06:32  24727s] (I)       Number of special nets = 0.  Ignored: Yes
[06/02 07:06:32  24727s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/02 07:06:32  24727s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/02 07:06:32  24727s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/02 07:06:32  24727s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/02 07:06:32  24727s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/02 07:06:32  24727s] (I)       Before initializing earlyGlobalRoute syMemory usage = 10358.9 MB
[06/02 07:06:32  24727s] (I)       Ndr track 0 does not exist
[06/02 07:06:32  24727s] (I)       Layer1  viaCost=100.00
[06/02 07:06:32  24727s] (I)       Layer2  viaCost=100.00
[06/02 07:06:32  24727s] (I)       Layer3  viaCost=100.00
[06/02 07:06:32  24727s] (I)       Layer4  viaCost=100.00
[06/02 07:06:32  24727s] (I)       Layer5  viaCost=100.00
[06/02 07:06:32  24727s] (I)       Layer6  viaCost=400.00
[06/02 07:06:32  24727s] (I)       Layer7  viaCost=100.00
[06/02 07:06:32  24727s] (I)       Layer8  viaCost=400.00
[06/02 07:06:33  24727s] (I)       ---------------------Grid Graph Info--------------------
[06/02 07:06:33  24727s] (I)       Routing area        : (0, 0) - (14461600, 14461600)
[06/02 07:06:33  24727s] (I)       Core area           : (115008, 115000) - (14346592, 14345800)
[06/02 07:06:33  24727s] (I)       Site width          :   136  (dbu)
[06/02 07:06:33  24727s] (I)       Row height          :  1200  (dbu)
[06/02 07:06:33  24727s] (I)       GCell width         :  2400  (dbu)
[06/02 07:06:33  24727s] (I)       GCell height        :  2400  (dbu)
[06/02 07:06:33  24727s] (I)       Grid                :  6026  6026     9
[06/02 07:06:33  24727s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9
[06/02 07:06:33  24727s] (I)       Vertical capacity   :     0     0  2400     0  2400     0     0  2400     0
[06/02 07:06:33  24727s] (I)       Horizontal capacity :     0  2400     0  2400     0  2400  2400     0  2400
[06/02 07:06:33  24727s] (I)       Default wire width  :    50    50    50    50    50    50   400   400  4000
[06/02 07:06:33  24727s] (I)       Default wire space  :    50    50    50    50    50    50   400   400  2000
[06/02 07:06:33  24727s] (I)       Default wire pitch  :   100   100   100   100   100   100   800   800  6000
[06/02 07:06:33  24727s] (I)       Default pitch size  :   100   100   100   100   100   100   800   800 10000
[06/02 07:06:33  24727s] (I)       First track coord   :     0   100   108   100   108   100   600   608  5000
[06/02 07:06:33  24727s] (I)       Num tracks per GCell: 24.00 24.00 24.00 24.00 24.00 24.00  3.00  3.00  0.24
[06/02 07:06:33  24727s] (I)       Total num of tracks :     0 144615 144615 144615 144615 144615 18077 18076  1446
[06/02 07:06:33  24727s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[06/02 07:06:33  24727s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[06/02 07:06:33  24727s] (I)       --------------------------------------------------------
[06/02 07:06:33  24727s] 
[06/02 07:06:33  24727s] [NR-eGR] ============ Routing rule table ============
[06/02 07:06:33  24727s] [NR-eGR] Rule id: 0  Nets: 77192 
[06/02 07:06:33  24727s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/02 07:06:33  24727s] (I)       Pitch:  L1=100  L2=100  L3=100  L4=100  L5=100  L6=100  L7=800  L8=800  L9=10000
[06/02 07:06:33  24727s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[06/02 07:06:33  24727s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[06/02 07:06:33  24727s] [NR-eGR] ========================================
[06/02 07:06:33  24727s] [NR-eGR] 
[06/02 07:06:33  24727s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/02 07:06:33  24727s] (I)       blocked tracks on layer2 : = 235789910 / 871449990 (27.06%)
[06/02 07:06:33  24727s] (I)       blocked tracks on layer3 : = 23753952 / 871449990 (2.73%)
[06/02 07:06:33  24728s] (I)       blocked tracks on layer4 : = 24090689 / 871449990 (2.76%)
[06/02 07:06:33  24728s] (I)       blocked tracks on layer5 : = 22704340 / 871449990 (2.61%)
[06/02 07:06:33  24728s] (I)       blocked tracks on layer6 : = 22771707 / 871449990 (2.61%)
[06/02 07:06:33  24728s] (I)       blocked tracks on layer7 : = 2950997 / 108932002 (2.71%)
[06/02 07:06:33  24728s] (I)       blocked tracks on layer8 : = 3094313 / 108925976 (2.84%)
[06/02 07:06:33  24728s] (I)       blocked tracks on layer9 : = 55869 / 8713596 (0.64%)
[06/02 07:06:33  24728s] (I)       After initializing earlyGlobalRoute syMemory usage = 12644.5 MB
[06/02 07:06:33  24728s] (I)       Finished Loading and Dumping File ( CPU: 39.46 sec, Real: 39.42 sec, Curr Mem: 12644.48 MB )
[06/02 07:06:33  24728s] (I)       Started Global Routing ( Curr Mem: 12191.48 MB )
[06/02 07:06:33  24728s] (I)       ============= Initialization =============
[06/02 07:06:33  24728s] (I)       totalPins=299805  totalGlobalPin=257277 (85.81%)
[06/02 07:06:33  24728s] (I)       Started Build MST ( Curr Mem: 12035.48 MB )
[06/02 07:06:33  24728s] (I)       Generate topology with single threads
[06/02 07:06:33  24728s] (I)       Finished Build MST ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 12035.48 MB )
[06/02 07:06:35  24729s] (I)       total 2D Cap : 4250785427 = (2447801541 H, 1802983886 V)
[06/02 07:06:37  24732s] [NR-eGR] Layer group 1: route 77192 net(s) in layer range [2, 9]
[06/02 07:06:37  24732s] (I)       ============  Phase 1a Route ============
[06/02 07:06:37  24732s] (I)       Started Phase 1a ( Curr Mem: 12035.48 MB )
[06/02 07:06:38  24733s] (I)       Finished Phase 1a ( CPU: 0.78 sec, Real: 0.78 sec, Curr Mem: 12035.48 MB )
[06/02 07:06:38  24733s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 12035.48 MB )
[06/02 07:06:39  24734s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 40
[06/02 07:06:39  24734s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 1.59 sec, Real: 1.60 sec, Curr Mem: 11941.48 MB )
[06/02 07:06:39  24734s] (I)       Usage: 5537329 = (2698494 H, 2838835 V) = (0.11% H, 0.16% V) = (6.476e+06um H, 6.813e+06um V)
[06/02 07:06:39  24734s] (I)       
[06/02 07:06:40  24734s] (I)       ============  Phase 1b Route ============
[06/02 07:06:40  24734s] (I)       Started Phase 1b ( Curr Mem: 11720.48 MB )
[06/02 07:06:40  24735s] (I)       Finished Phase 1b ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 11720.48 MB )
[06/02 07:06:40  24735s] (I)       Usage: 5537833 = (2698494 H, 2839339 V) = (0.11% H, 0.16% V) = (6.476e+06um H, 6.814e+06um V)
[06/02 07:06:40  24735s] (I)       
[06/02 07:06:40  24735s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.329080e+07um
[06/02 07:06:40  24735s] (I)       ============  Phase 1c Route ============
[06/02 07:06:40  24735s] (I)       Started Phase 1c ( Curr Mem: 11720.48 MB )
[06/02 07:06:40  24735s] (I)       Level2 Grid: 1206 x 1206
[06/02 07:06:40  24735s] (I)       Started Two Level Routing ( Curr Mem: 11720.48 MB )
[06/02 07:06:43  24737s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 11720.48 MB )
[06/02 07:06:43  24738s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 11720.48 MB )
[06/02 07:06:43  24738s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 11720.48 MB )
[06/02 07:06:43  24738s] (I)       Finished Phase 1c ( CPU: 2.73 sec, Real: 2.73 sec, Curr Mem: 11720.48 MB )
[06/02 07:06:43  24738s] (I)       Usage: 5538542 = (2699199 H, 2839343 V) = (0.11% H, 0.16% V) = (6.478e+06um H, 6.814e+06um V)
[06/02 07:06:43  24738s] (I)       
[06/02 07:06:43  24738s] (I)       ============  Phase 1d Route ============
[06/02 07:06:43  24738s] (I)       Started Phase 1d ( Curr Mem: 11720.48 MB )
[06/02 07:06:47  24741s] (I)       Finished Phase 1d ( CPU: 3.89 sec, Real: 3.89 sec, Curr Mem: 11720.48 MB )
[06/02 07:06:47  24741s] (I)       Usage: 5538542 = (2699199 H, 2839343 V) = (0.11% H, 0.16% V) = (6.478e+06um H, 6.814e+06um V)
[06/02 07:06:47  24741s] (I)       
[06/02 07:06:47  24741s] (I)       ============  Phase 1e Route ============
[06/02 07:06:47  24741s] (I)       Started Phase 1e ( Curr Mem: 11720.48 MB )
[06/02 07:06:47  24741s] (I)       Started Legalize Blockage Violations ( Curr Mem: 11720.48 MB )
[06/02 07:06:47  24741s] (I)       Finished Legalize Blockage Violations ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 11720.48 MB )
[06/02 07:06:47  24741s] (I)       Finished Phase 1e ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 11720.48 MB )
[06/02 07:06:47  24741s] (I)       Usage: 5538542 = (2699199 H, 2839343 V) = (0.11% H, 0.16% V) = (6.478e+06um H, 6.814e+06um V)
[06/02 07:06:47  24741s] (I)       
[06/02 07:06:47  24742s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.329250e+07um
[06/02 07:06:47  24742s] [NR-eGR] 
[06/02 07:06:48  24742s] (I)       Current Phase 1l[Initialization] ( CPU: 0.22 sec, Real: 0.23 sec, Curr Mem: 10490.48 MB )
[06/02 07:06:48  24742s] (I)       Run Multi-thread layer assignment with 1 threads
[06/02 07:06:50  24745s] (I)       Finished Phase 1l ( CPU: 2.94 sec, Real: 2.91 sec, Curr Mem: 7905.48 MB )
[06/02 07:06:50  24745s] (I)       ============  Phase 1l Route ============
[06/02 07:06:52  24747s] (I)       
[06/02 07:06:52  24747s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/02 07:06:52  24747s] [NR-eGR]                        OverCon           OverCon           OverCon            
[06/02 07:06:52  24747s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[06/02 07:06:52  24747s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[06/02 07:06:52  24747s] [NR-eGR] --------------------------------------------------------------------------------
[06/02 07:06:52  24747s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/02 07:06:52  24747s] [NR-eGR]      M2  (2)        55( 0.00%)         4( 0.00%)         1( 0.00%)   ( 0.00%) 
[06/02 07:06:52  24747s] [NR-eGR]      M3  (3)        11( 0.00%)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/02 07:06:53  24747s] [NR-eGR]      M4  (4)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/02 07:06:53  24748s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/02 07:06:53  24748s] [NR-eGR]      M6  (6)        12( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/02 07:06:53  24748s] [NR-eGR]      IA  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/02 07:06:54  24748s] [NR-eGR]      IB  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/02 07:06:54  24748s] [NR-eGR]      LB  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/02 07:06:54  24748s] [NR-eGR] --------------------------------------------------------------------------------
[06/02 07:06:54  24748s] [NR-eGR] Total               79( 0.00%)         6( 0.00%)         1( 0.00%)   ( 0.00%) 
[06/02 07:06:54  24748s] [NR-eGR] 
[06/02 07:06:54  24748s] (I)       Finished Global Routing ( CPU: 20.85 sec, Real: 20.82 sec, Curr Mem: 7905.48 MB )
[06/02 07:06:55  24750s] (I)       total 2D Cap : 4250882884 = (2447868222 H, 1803014662 V)
[06/02 07:07:07  24761s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/02 07:07:07  24761s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/02 07:07:07  24761s] (I)       ============= track Assignment ============
[06/02 07:07:07  24761s] (I)       Started Extract Global 3D Wires ( Curr Mem: 8909.88 MB )
[06/02 07:07:07  24762s] (I)       Finished Extract Global 3D Wires ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 8909.88 MB )
[06/02 07:07:07  24762s] (I)       Started Greedy Track Assignment ( Curr Mem: 8909.88 MB )
[06/02 07:07:07  24762s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[06/02 07:07:07  24762s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 8909.88 MB )
[06/02 07:07:07  24762s] (I)       Run Multi-thread track assignment
[06/02 07:08:10  24825s] (I)       Finished Greedy Track Assignment ( CPU: 63.79 sec, Real: 63.72 sec, Curr Mem: 9196.88 MB )
[06/02 07:08:11  24826s] [NR-eGR] --------------------------------------------------------------------------
[06/02 07:08:11  24826s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 293789
[06/02 07:08:11  24826s] [NR-eGR]     M2  (2H) length: 3.535642e+06um, number of vias: 415951
[06/02 07:08:11  24826s] [NR-eGR]     M3  (3V) length: 5.015141e+06um, number of vias: 56772
[06/02 07:08:11  24826s] [NR-eGR]     M4  (4H) length: 1.921658e+06um, number of vias: 19416
[06/02 07:08:11  24826s] [NR-eGR]     M5  (5V) length: 1.798469e+06um, number of vias: 6311
[06/02 07:08:11  24826s] [NR-eGR]     M6  (6H) length: 1.063744e+06um, number of vias: 143
[06/02 07:08:11  24826s] [NR-eGR]     IA  (7H) length: 1.211083e+04um, number of vias: 120
[06/02 07:08:11  24826s] [NR-eGR]     IB  (8V) length: 2.343520e+04um, number of vias: 0
[06/02 07:08:11  24826s] [NR-eGR]     LB  (9H) length: 0.000000e+00um, number of vias: 0
[06/02 07:08:11  24826s] [NR-eGR] Total length: 1.337020e+07um, number of vias: 792502
[06/02 07:08:11  24826s] [NR-eGR] --------------------------------------------------------------------------
[06/02 07:08:11  24826s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[06/02 07:08:11  24826s] [NR-eGR] --------------------------------------------------------------------------
[06/02 07:08:11  24826s] Saved RC grid cleaned up.
[06/02 07:08:11  24826s] [NR-eGR] Finished Early Global Route kernel ( CPU: 137.88 sec, Real: 137.74 sec, Curr Mem: 7679.88 MB )
[06/02 07:08:11  24826s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:02:18 real=0:02:18)
[06/02 07:08:11  24826s] Rebuilding timing graph...
[06/02 07:08:13  24828s] Rebuilding timing graph done.
[06/02 07:08:13  24828s] Legalization setup...
[06/02 07:08:13  24828s] Using cell based legalization.
[06/02 07:08:13  24828s] OPERPROF: Starting DPlace-Init at level 1, MEM:7464.9M
[06/02 07:08:13  24828s] #spOpts: N=28 autoPA advPA 
[06/02 07:08:13  24828s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:7464.9M
[06/02 07:08:13  24828s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:7464.9M
[06/02 07:08:13  24828s] Core basic site is CORE12T
[06/02 07:08:14  24828s] SiteArray: non-trimmed site array dimensions = 11859 x 104644
[06/02 07:08:14  24828s] SiteArray: use 4,966,739,968 bytes
[06/02 07:08:14  24828s] SiteArray: current memory after site array memory allocation 12201.6M
[06/02 07:08:14  24828s] SiteArray: FP blocked sites are writable
[06/02 07:08:22  24837s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[06/02 07:08:22  24837s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:12201.6M
[06/02 07:08:22  24837s] Process 35580 wires and vias for routing blockage and capacity analysis
[06/02 07:08:22  24837s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.007, MEM:12201.6M
[06/02 07:08:23  24838s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:10.020, REAL:9.996, MEM:12201.6M
[06/02 07:08:25  24840s] OPERPROF:     Starting CMU at level 3, MEM:12201.6M
[06/02 07:08:25  24840s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.008, MEM:12201.6M
[06/02 07:08:25  24840s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:12.340, REAL:12.316, MEM:12201.6M
[06/02 07:08:25  24840s] [CPU] DPlace-Init (cpu=0:00:12.4, real=0:00:12.0, mem=12201.6MB).
[06/02 07:08:25  24840s] OPERPROF: Finished DPlace-Init at level 1, CPU:12.400, REAL:12.374, MEM:12201.6M
[06/02 07:08:25  24840s] (I)       Load db... (mem=12201.6M)
[06/02 07:08:25  24840s] (I)       Read data from FE... (mem=12201.6M)
[06/02 07:08:25  24840s] (I)       Read nodes and places... (mem=12201.6M)
[06/02 07:08:25  24840s] (I)       Number of ignored instance 0
[06/02 07:08:25  24840s] (I)       Number of inbound cells 0
[06/02 07:08:25  24840s] (I)       numMoveCells=73923, numMacros=3056  numPads=1416  numMultiRowHeightInsts=0
[06/02 07:08:25  24840s] (I)       Done Read nodes and places (cpu=0.070s, mem=12233.5M)
[06/02 07:08:25  24840s] (I)       Read rows... (mem=12233.5M)
[06/02 07:08:25  24840s] (I)       Done Read rows (cpu=0.010s, mem=12233.5M)
[06/02 07:08:25  24840s] (I)       Done Read data from FE (cpu=0.080s, mem=12233.5M)
[06/02 07:08:25  24840s] (I)       Done Load db (cpu=0.080s, mem=12233.5M)
[06/02 07:08:25  24840s] (I)       Constructing placeable region... (mem=12233.5M)
[06/02 07:08:25  24840s] (I)       Constructing bin map
[06/02 07:08:25  24840s] (I)       Initialize bin information with width=12000 height=12000
[06/02 07:08:26  24841s] (I)       Done constructing bin map
[06/02 07:08:26  24841s] (I)       Removing 1231 blocked bin with high fixed inst density
[06/02 07:08:26  24841s] (I)       Compute region effective width... (mem=12509.2M)
[06/02 07:08:26  24841s] (I)       Done Compute region effective width (cpu=0.000s, mem=12509.2M)
[06/02 07:08:26  24841s] (I)       Done Constructing placeable region (cpu=0.980s, mem=12509.2M)
[06/02 07:08:26  24841s] Legalization setup done. (took cpu=0:00:13.5 real=0:00:13.4)
[06/02 07:08:26  24841s] Validating CTS configuration...
[06/02 07:08:26  24841s] Checking module port directions...
[06/02 07:08:26  24841s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:08:26  24841s] Non-default CCOpt properties:
[06/02 07:08:26  24841s] buffer_cells is set for at least one key
[06/02 07:08:26  24841s] clock_gating_cells is set for at least one key
[06/02 07:08:26  24841s] inverter_cells is set for at least one key
[06/02 07:08:26  24841s] route_type is set for at least one key
[06/02 07:08:26  24841s] target_max_trans is set for at least one key
[06/02 07:08:26  24841s] target_max_trans_sdc is set for at least one key
[06/02 07:08:26  24841s] target_skew is set for at least one key
[06/02 07:08:26  24841s] Route type trimming info:
[06/02 07:08:26  24841s]   No route type modifications were made.
[06/02 07:08:26  24841s] Accumulated time to calculate placeable region: 0
[06/02 07:08:26  24841s] (I)       Initializing Steiner engine. 
[06/02 07:09:34  24909s] LayerId::1 widthSet size::1
[06/02 07:09:34  24909s] LayerId::2 widthSet size::1
[06/02 07:09:34  24909s] LayerId::3 widthSet size::1
[06/02 07:09:34  24909s] LayerId::4 widthSet size::1
[06/02 07:09:34  24909s] LayerId::5 widthSet size::1
[06/02 07:09:34  24909s] LayerId::6 widthSet size::1
[06/02 07:09:34  24909s] LayerId::7 widthSet size::1
[06/02 07:09:34  24909s] LayerId::8 widthSet size::1
[06/02 07:09:34  24909s] LayerId::9 widthSet size::1
[06/02 07:09:34  24909s] Updating RC grid for preRoute extraction ...
[06/02 07:09:34  24909s] Initializing multi-corner resistance tables ...
[06/02 07:09:40  24915s] AAE DB initialization (MEM=20531 CPU=0:00:00.2 REAL=0:00:00.0) 
[06/02 07:09:40  24915s] Start AAE Lib Loading. (MEM=20531)
[06/02 07:09:40  24915s] End AAE Lib Loading. (MEM=20550.1 CPU=0:00:00.0 Real=0:00:00.0)
[06/02 07:09:40  24915s] End AAE Lib Interpolated Model. (MEM=20550.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 07:09:40  24915s] Library trimming buffers in power domain auto-default and half-corner nominal_delay_corner:setup.late removed 36 of 48 cells
[06/02 07:09:40  24915s] Original list had 48 cells:
[06/02 07:09:40  24915s] C12T28SOI_LR_CNBFX133_P0 C12T28SOI_LR_CNBFX133_P4 C12T28SOI_LR_CNBFX94_P0 C12T28SOI_LR_CNBFX133_P10 C12T28SOI_LR_CNBFX94_P4 C12T28SOI_LR_CNBFX133_P16 C12T28SOI_LR_CNBFX94_P10 C12T28SOI_LR_CNBFX70_P0 C12T28SOI_LR_CNBFX70_P4 C12T28SOI_LR_CNBFX94_P16 C12T28SOI_LR_CNBFX59_P0 C12T28SOI_LR_CNBFX70_P10 C12T28SOI_LR_CNBFX59_P4 C12T28SOI_LR_CNBFX52_P0 C12T28SOI_LR_CNBFX70_P16 C12T28SOI_LR_CNBFX59_P10 C12T28SOI_LR_CNBFX52_P4 C12T28SOI_LR_CNBFX44_P0 C12T28SOI_LR_CNBFX59_P16 C12T28SOI_LR_CNBFX52_P10 C12T28SOI_LR_CNBFX44_P4 C12T28SOI_LR_CNBFX38_P0 C12T28SOI_LR_CNBFX52_P16 C12T28SOI_LR_CNBFX44_P10 C12T28SOI_LR_CNBFX38_P4 C12T28SOI_LR_CNBFX44_P16 C12T28SOI_LR_CNBFX38_P10 C12T28SOI_LR_CNBFX30_P0 C12T28SOI_LR_CNBFX30_P4 C12T28SOI_LR_CNBFX38_P16 C12T28SOI_LR_CNBFX30_P10 C12T28SOI_LR_CNBFX30_P16 C12T28SOI_LR_CNBFX22_P0 C12T28SOI_LR_CNBFX22_P4 C12T28SOI_LR_CNBFX22_P10 C12T28SOI_LR_CNBFX22_P16 C12T28SOI_LR_CNBFX15_P0 C12T28SOI_LR_CNBFX15_P4 C12T28SOI_LR_CNBFX15_P10 C12T28SOI_LR_CNBFX15_P16 C12T28SOI_LR_CNBFX7_P0 C12T28SOI_LR_CNBFX7_P4 C12T28SOI_LR_CNBFX7_P10 C12T28SOI_LR_CNBFX7_P16 C12T28SOI_LR_CNBFX4_P0 C12T28SOI_LR_CNBFX4_P4 C12T28SOI_LR_CNBFX4_P10 C12T28SOI_LR_CNBFX4_P16 
[06/02 07:09:40  24915s] New trimmed list has 12 cells:
[06/02 07:09:40  24915s] C12T28SOI_LR_CNBFX133_P0 C12T28SOI_LR_CNBFX94_P0 C12T28SOI_LR_CNBFX70_P0 C12T28SOI_LR_CNBFX59_P0 C12T28SOI_LR_CNBFX52_P0 C12T28SOI_LR_CNBFX44_P0 C12T28SOI_LR_CNBFX38_P0 C12T28SOI_LR_CNBFX30_P0 C12T28SOI_LR_CNBFX22_P0 C12T28SOI_LR_CNBFX15_P0 C12T28SOI_LR_CNBFX7_P0 C12T28SOI_LR_CNBFX4_P16 
[06/02 07:09:40  24915s] Accumulated time to calculate placeable region: 0
[06/02 07:09:40  24915s] Library trimming inverters in power domain auto-default and half-corner nominal_delay_corner:setup.late removed 37 of 48 cells
[06/02 07:09:40  24915s] Original list had 48 cells:
[06/02 07:09:40  24915s] C12T28SOI_LR_CNIVX133_P0 C12T28SOI_LR_CNIVX133_P4 C12T28SOI_LR_CNIVX133_P10 C12T28SOI_LR_CNIVX94_P0 C12T28SOI_LR_CNIVX94_P4 C12T28SOI_LR_CNIVX133_P16 C12T28SOI_LR_CNIVX94_P10 C12T28SOI_LR_CNIVX70_P0 C12T28SOI_LR_CNIVX94_P16 C12T28SOI_LR_CNIVX70_P4 C12T28SOI_LR_CNIVX61_P0 C12T28SOI_LR_CNIVX70_P10 C12T28SOI_LR_CNIVX61_P4 C12T28SOI_LR_CNIVX55_P0 C12T28SOI_LR_CNIVX70_P16 C12T28SOI_LR_CNIVX55_P4 C12T28SOI_LR_CNIVX61_P10 C12T28SOI_LR_CNIVX47_P0 C12T28SOI_LR_CNIVX55_P10 C12T28SOI_LR_CNIVX61_P16 C12T28SOI_LR_CNIVX47_P4 C12T28SOI_LR_CNIVX55_P16 C12T28SOI_LR_CNIVX39_P0 C12T28SOI_LR_CNIVX47_P10 C12T28SOI_LR_CNIVX39_P4 C12T28SOI_LR_CNIVX47_P16 C12T28SOI_LR_CNIVX39_P10 C12T28SOI_LR_CNIVX31_P0 C12T28SOI_LR_CNIVX39_P16 C12T28SOI_LR_CNIVX31_P4 C12T28SOI_LR_CNIVX31_P10 C12T28SOI_LR_CNIVX31_P16 C12T28SOI_LR_CNIVX23_P0 C12T28SOI_LR_CNIVX23_P4 C12T28SOI_LR_CNIVX23_P10 C12T28SOI_LR_CNIVX23_P16 C12T28SOI_LR_CNIVX16_P0 C12T28SOI_LR_CNIVX16_P4 C12T28SOI_LR_CNIVX16_P10 C12T28SOI_LR_CNIVX16_P16 C12T28SOI_LR_CNIVX8_P0 C12T28SOI_LR_CNIVX8_P4 C12T28SOI_LR_CNIVX8_P10 C12T28SOI_LR_CNIVX8_P16 C12T28SOI_LR_CNIVX5_P0 C12T28SOI_LR_CNIVX5_P4 C12T28SOI_LR_CNIVX5_P10 C12T28SOI_LR_CNIVX5_P16 
[06/02 07:09:40  24915s] New trimmed list has 11 cells:
[06/02 07:09:40  24915s] C12T28SOI_LR_CNIVX133_P0 C12T28SOI_LR_CNIVX94_P0 C12T28SOI_LR_CNIVX70_P0 C12T28SOI_LR_CNIVX61_P0 C12T28SOI_LR_CNIVX55_P0 C12T28SOI_LR_CNIVX47_P0 C12T28SOI_LR_CNIVX39_P0 C12T28SOI_LR_CNIVX31_P0 C12T28SOI_LR_CNIVX23_P0 C12T28SOI_LR_CNIVX16_P0 C12T28SOI_LR_CNIVX8_P0 
[06/02 07:09:40  24915s] Accumulated time to calculate placeable region: 0
[06/02 07:09:42  24917s] **WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of clk, which drives the root of clock_tree clk. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
[06/02 07:09:42  24917s] **WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of jtag_tck, which drives the root of clock_tree jtag_tck. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
[06/02 07:09:42  24917s] Clock tree balancer configuration for clock_trees clk jtag_tck:
[06/02 07:09:42  24917s] Non-default CCOpt properties:
[06/02 07:09:42  24917s]   route_type (leaf): default_route_type_leaf (default: default)
[06/02 07:09:42  24917s]   route_type (trunk): default_route_type_nonleaf (default: default)
[06/02 07:09:42  24917s]   route_type (top): default_route_type_nonleaf (default: default)
[06/02 07:09:42  24917s] For power domain auto-default:
[06/02 07:09:42  24917s]   Buffers:     {C12T28SOI_LR_CNBFX133_P0 C12T28SOI_LR_CNBFX94_P0 C12T28SOI_LR_CNBFX70_P0 C12T28SOI_LR_CNBFX59_P0 C12T28SOI_LR_CNBFX52_P0 C12T28SOI_LR_CNBFX44_P0 C12T28SOI_LR_CNBFX38_P0 C12T28SOI_LR_CNBFX30_P0 C12T28SOI_LR_CNBFX22_P0 C12T28SOI_LR_CNBFX15_P0 C12T28SOI_LR_CNBFX7_P0 C12T28SOI_LR_CNBFX4_P16}
[06/02 07:09:42  24917s]   Inverters:   {C12T28SOI_LR_CNIVX133_P0 C12T28SOI_LR_CNIVX94_P0 C12T28SOI_LR_CNIVX70_P0 C12T28SOI_LR_CNIVX61_P0 C12T28SOI_LR_CNIVX55_P0 C12T28SOI_LR_CNIVX47_P0 C12T28SOI_LR_CNIVX39_P0 C12T28SOI_LR_CNIVX31_P0 C12T28SOI_LR_CNIVX23_P0 C12T28SOI_LR_CNIVX16_P0 C12T28SOI_LR_CNIVX8_P0}
[06/02 07:09:42  24917s]   Clock gates: C12T28SOI_LRPHP_CNHLSX29_P0 
[06/02 07:09:42  24917s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 202297922.419um^2
[06/02 07:09:42  24917s] Top Routing info:
[06/02 07:09:42  24917s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[06/02 07:09:42  24917s]   Unshielded; Mask Constraint: 0; Source: route_type.
[06/02 07:09:42  24917s] Trunk Routing info:
[06/02 07:09:42  24917s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[06/02 07:09:42  24917s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[06/02 07:09:42  24917s] Leaf Routing info:
[06/02 07:09:42  24917s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[06/02 07:09:42  24917s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[06/02 07:09:42  24917s] For timing_corner nominal_delay_corner:setup, late and power domain auto-default:
[06/02 07:09:42  24917s]   Slew time target (leaf):    0.100ns
[06/02 07:09:42  24917s]   Slew time target (trunk):   0.100ns
[06/02 07:09:42  24917s]   Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[06/02 07:09:42  24917s]   Buffer unit delay: 0.037ns
[06/02 07:09:42  24917s]   Buffer max distance: 556.190um
[06/02 07:09:42  24917s] Fastest wire driving cells and distances:
[06/02 07:09:42  24917s]   Buffer    : {lib_cell:C12T28SOI_LR_CNBFX94_P0, fastest_considered_half_corner=nominal_delay_corner:setup.late, optimalDrivingDistance=342.750um, saturatedSlew=0.034ns, speed=4945.887um per ns, cellArea=8.095um^2 per 1000um}
[06/02 07:09:42  24917s]   Inverter  : {lib_cell:C12T28SOI_LR_CNIVX70_P0, fastest_considered_half_corner=nominal_delay_corner:setup.late, optimalDrivingDistance=218.250um, saturatedSlew=0.024ns, speed=5705.882um per ns, cellArea=7.478um^2 per 1000um}
[06/02 07:09:42  24917s]   Clock gate: {lib_cell:C12T28SOI_LRPHP_CNHLSX29_P0, fastest_considered_half_corner=nominal_delay_corner:setup.late, optimalDrivingDistance=466.984um, saturatedSlew=0.075ns, speed=3694.494um per ns, cellArea=7.688um^2 per 1000um}
[06/02 07:09:42  24917s] 
[06/02 07:09:42  24917s] 
[06/02 07:09:42  24917s] Logic Sizing Table:
[06/02 07:09:42  24917s] 
[06/02 07:09:42  24917s] ----------------------------------------------------------
[06/02 07:09:42  24917s] Cell    Instance count    Source    Eligible library cells
[06/02 07:09:42  24917s] ----------------------------------------------------------
[06/02 07:09:42  24917s]   (empty table)
[06/02 07:09:42  24917s] ----------------------------------------------------------
[06/02 07:09:42  24917s] 
[06/02 07:09:42  24917s] 
[06/02 07:09:42  24917s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner nominal_rc_corner.
[06/02 07:09:42  24917s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[06/02 07:09:42  24917s] Clock tree timing engine global stage delay update for nominal_delay_corner:setup.late...
[06/02 07:09:42  24917s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'jtag_tck' in RC corner nominal_rc_corner.
[06/02 07:09:42  24917s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'jtag_tck'. Using estimated values, based on estimated route, as a fallback.
[06/02 07:09:42  24917s] Clock tree timing engine global stage delay update for nominal_delay_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:09:42  24917s] Clock tree clk has 1 max_capacitance violation and 1 slew violation.
[06/02 07:09:42  24917s] Clock tree jtag_tck has 1 max_capacitance violation and 1 slew violation.
[06/02 07:09:42  24917s] Clock tree balancer configuration for skew_group clk/nominal_constraints:
[06/02 07:09:42  24917s]   Sources:                     pin clk
[06/02 07:09:42  24917s]   Total number of sinks:       1
[06/02 07:09:42  24917s]   Delay constrained sinks:     0
[06/02 07:09:42  24917s]   Non-leaf sinks:              0
[06/02 07:09:42  24917s]   Ignore pins:                 0
[06/02 07:09:42  24917s]  Timing corner nominal_delay_corner:setup.late:
[06/02 07:09:42  24917s]   Skew target:                 0.050ns
[06/02 07:09:42  24917s] Clock tree balancer configuration for skew_group jtag_tck/nominal_constraints:
[06/02 07:09:42  24917s]   Sources:                     pin jtag_tck
[06/02 07:09:42  24917s]   Total number of sinks:       1
[06/02 07:09:42  24917s]   Delay constrained sinks:     0
[06/02 07:09:42  24917s]   Non-leaf sinks:              0
[06/02 07:09:42  24917s]   Ignore pins:                 0
[06/02 07:09:42  24917s]  Timing corner nominal_delay_corner:setup.late:
[06/02 07:09:42  24917s]   Skew target:                 0.050ns
[06/02 07:09:42  24917s] 
[06/02 07:09:42  24917s] Clock Tree Violations Report
[06/02 07:09:42  24917s] ============================
[06/02 07:09:42  24917s] 
[06/02 07:09:42  24917s] The clock tree has violations that CCOpt may not be able to correct due to the design settings.
[06/02 07:09:42  24917s] A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
[06/02 07:09:42  24917s] Consider reviewing your design and relaunching CCOpt.
[06/02 07:09:42  24917s] 
[06/02 07:09:42  24917s] 
[06/02 07:09:42  24917s] Max Capacitance Violations
[06/02 07:09:42  24917s] --------------------------
[06/02 07:09:42  24917s] 
[06/02 07:09:42  24917s] Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree jtag_tck at (15.000,9470.800), in power domain auto-default, which drives a net jtag_tck which has internal don't touch reasons: {is_pad_net}. Achieved capacitance of 1.010pF.
[06/02 07:09:42  24917s] 
[06/02 07:09:42  24917s] Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree clk at (430.800,14446.600), in power domain auto-default, which drives a net clk which has internal don't touch reasons: {is_pad_net}. Achieved capacitance of 1.010pF.
[06/02 07:09:42  24917s] 
[06/02 07:09:42  24917s] Max Slew Violations
[06/02 07:09:42  24917s] -------------------
[06/02 07:09:42  24917s] 
[06/02 07:09:42  24917s] Found 1 slew violation below the root driver for clock_tree jtag_tck at (15.000,9470.800), in power domain auto-default, which drives a net jtag_tck which has internal don't touch reasons: {is_pad_net} with half corner nominal_delay_corner:setup.late. The worst violation was at the pin i_WIRECELL_EXT_CSF_FC_LIN_jtag_tck/ANAIOPAD with a slew time target of -214748.365ns. Achieved a slew time of 0.002ns.
[06/02 07:09:42  24917s] 
[06/02 07:09:42  24917s] 
[06/02 07:09:42  24917s] Found 1 slew violation below the root driver for clock_tree clk at (430.800,14446.600), in power domain auto-default, which drives a net clk which has internal don't touch reasons: {is_pad_net} with half corner nominal_delay_corner:setup.late. The worst violation was at the pin i_WIRECELL_EXT_CSF_FC_LIN_clk/ANAIOPAD with a slew time target of -214748.365ns. Achieved a slew time of 0.002ns.
[06/02 07:09:42  24917s] 
[06/02 07:09:42  24917s] 
[06/02 07:09:42  24917s] 
[06/02 07:09:42  24917s] 
[06/02 07:09:42  24917s] Via Selection for Estimated Routes (rule default):
[06/02 07:09:42  24917s] 
[06/02 07:09:42  24917s] ------------------------------------------------------------------
[06/02 07:09:42  24917s] Layer    Via Cell          Res.     Cap.     RC       Top of Stack
[06/02 07:09:42  24917s] Range                      (Ohm)    (fF)     (fs)     Only
[06/02 07:09:42  24917s] ------------------------------------------------------------------
[06/02 07:09:42  24917s] M1-M2    CDS_V12_1x1_VH    9.990    0.011    0.106    false
[06/02 07:09:42  24917s] M2-M3    CDS_V23_1x1_HV    9.990    0.011    0.111    false
[06/02 07:09:42  24917s] M3-M4    CDS_V34_1x1_VH    9.990    0.011    0.113    false
[06/02 07:09:42  24917s] M4-M5    CDS_V45_1x1_HV    9.990    0.011    0.112    false
[06/02 07:09:42  24917s] M5-M6    CDS_V56_1x1_VH    9.990    0.011    0.108    false
[06/02 07:09:42  24917s] M6-IA    CDS_V67_1x1_HH    0.390    0.373    0.146    false
[06/02 07:09:42  24917s] IA-IB    CDS_V78_1x1_HV    0.390    0.078    0.030    false
[06/02 07:09:42  24917s] IB-LB    CDS_V89_1x1_VH    0.020    5.119    0.102    false
[06/02 07:09:42  24917s] ------------------------------------------------------------------
[06/02 07:09:42  24917s] 
[06/02 07:09:42  24917s] No ideal or dont_touch nets found in the clock tree
[06/02 07:09:42  24917s] No dont_touch hnets found in the clock tree
[06/02 07:09:42  24917s] 
[06/02 07:09:42  24917s] Filtering reasons for cell type: buffer
[06/02 07:09:42  24917s] =======================================
[06/02 07:09:42  24917s] 
[06/02 07:09:42  24917s] ---------------------------------------------------------------------------------------------------------------------------------
[06/02 07:09:42  24917s] Clock trees    Power domain    Reason              Library cells
[06/02 07:09:42  24917s] ---------------------------------------------------------------------------------------------------------------------------------
[06/02 07:09:42  24917s] all            auto-default    Library trimming    { C12T28SOI_LR_CNBFX133_P10 C12T28SOI_LR_CNBFX133_P16 C12T28SOI_LR_CNBFX133_P4
[06/02 07:09:42  24917s]                                                      C12T28SOI_LR_CNBFX15_P10 C12T28SOI_LR_CNBFX15_P16 C12T28SOI_LR_CNBFX15_P4
[06/02 07:09:42  24917s]                                                      C12T28SOI_LR_CNBFX22_P10 C12T28SOI_LR_CNBFX22_P16 C12T28SOI_LR_CNBFX22_P4
[06/02 07:09:42  24917s]                                                      C12T28SOI_LR_CNBFX30_P10 C12T28SOI_LR_CNBFX30_P16 C12T28SOI_LR_CNBFX30_P4
[06/02 07:09:42  24917s]                                                      C12T28SOI_LR_CNBFX38_P10 C12T28SOI_LR_CNBFX38_P16 C12T28SOI_LR_CNBFX38_P4
[06/02 07:09:42  24917s]                                                      C12T28SOI_LR_CNBFX44_P10 C12T28SOI_LR_CNBFX44_P16 C12T28SOI_LR_CNBFX44_P4
[06/02 07:09:42  24917s]                                                      C12T28SOI_LR_CNBFX4_P0 C12T28SOI_LR_CNBFX4_P10 C12T28SOI_LR_CNBFX4_P4
[06/02 07:09:42  24917s]                                                      C12T28SOI_LR_CNBFX52_P10 C12T28SOI_LR_CNBFX52_P16 C12T28SOI_LR_CNBFX52_P4
[06/02 07:09:42  24917s]                                                      C12T28SOI_LR_CNBFX59_P10 C12T28SOI_LR_CNBFX59_P16 C12T28SOI_LR_CNBFX59_P4
[06/02 07:09:42  24917s]                                                      C12T28SOI_LR_CNBFX70_P10 C12T28SOI_LR_CNBFX70_P16 C12T28SOI_LR_CNBFX70_P4
[06/02 07:09:42  24917s]                                                      C12T28SOI_LR_CNBFX7_P10 C12T28SOI_LR_CNBFX7_P16 C12T28SOI_LR_CNBFX7_P4
[06/02 07:09:42  24917s]                                                      C12T28SOI_LR_CNBFX94_P10 C12T28SOI_LR_CNBFX94_P16 C12T28SOI_LR_CNBFX94_P4 }
[06/02 07:09:42  24917s] ---------------------------------------------------------------------------------------------------------------------------------
[06/02 07:09:42  24917s] 
[06/02 07:09:42  24917s] Filtering reasons for cell type: inverter
[06/02 07:09:42  24917s] =========================================
[06/02 07:09:42  24917s] 
[06/02 07:09:42  24917s] ---------------------------------------------------------------------------------------------------------------------------------
[06/02 07:09:42  24917s] Clock trees    Power domain    Reason              Library cells
[06/02 07:09:42  24917s] ---------------------------------------------------------------------------------------------------------------------------------
[06/02 07:09:42  24917s] all            auto-default    Library trimming    { C12T28SOI_LR_CNIVX133_P10 C12T28SOI_LR_CNIVX133_P16 C12T28SOI_LR_CNIVX133_P4
[06/02 07:09:42  24917s]                                                      C12T28SOI_LR_CNIVX16_P10 C12T28SOI_LR_CNIVX16_P16 C12T28SOI_LR_CNIVX16_P4
[06/02 07:09:42  24917s]                                                      C12T28SOI_LR_CNIVX23_P10 C12T28SOI_LR_CNIVX23_P16 C12T28SOI_LR_CNIVX23_P4
[06/02 07:09:42  24917s]                                                      C12T28SOI_LR_CNIVX31_P10 C12T28SOI_LR_CNIVX31_P16 C12T28SOI_LR_CNIVX31_P4
[06/02 07:09:42  24917s]                                                      C12T28SOI_LR_CNIVX39_P10 C12T28SOI_LR_CNIVX39_P16 C12T28SOI_LR_CNIVX39_P4
[06/02 07:09:42  24917s]                                                      C12T28SOI_LR_CNIVX47_P10 C12T28SOI_LR_CNIVX47_P16 C12T28SOI_LR_CNIVX47_P4
[06/02 07:09:42  24917s]                                                      C12T28SOI_LR_CNIVX55_P10 C12T28SOI_LR_CNIVX55_P16 C12T28SOI_LR_CNIVX55_P4
[06/02 07:09:42  24917s]                                                      C12T28SOI_LR_CNIVX5_P0 C12T28SOI_LR_CNIVX5_P10 C12T28SOI_LR_CNIVX5_P16
[06/02 07:09:42  24917s]                                                      C12T28SOI_LR_CNIVX5_P4 C12T28SOI_LR_CNIVX61_P10 C12T28SOI_LR_CNIVX61_P16
[06/02 07:09:42  24917s]                                                      C12T28SOI_LR_CNIVX61_P4 C12T28SOI_LR_CNIVX70_P10 C12T28SOI_LR_CNIVX70_P16
[06/02 07:09:42  24917s]                                                      C12T28SOI_LR_CNIVX70_P4 C12T28SOI_LR_CNIVX8_P10 C12T28SOI_LR_CNIVX8_P16
[06/02 07:09:42  24917s]                                                      C12T28SOI_LR_CNIVX8_P4 C12T28SOI_LR_CNIVX94_P10 C12T28SOI_LR_CNIVX94_P16
[06/02 07:09:42  24917s]                                                      C12T28SOI_LR_CNIVX94_P4 }
[06/02 07:09:42  24917s] ---------------------------------------------------------------------------------------------------------------------------------
[06/02 07:09:42  24917s] 
[06/02 07:09:42  24917s] Filtering reasons for cell type: clock gate cell
[06/02 07:09:42  24917s] ================================================
[06/02 07:09:42  24917s] 
[06/02 07:09:42  24917s] ---------------------------------------------------------------------------------------
[06/02 07:09:42  24917s] Clock trees    Power domain    Reason                   Library cells
[06/02 07:09:42  24917s] ---------------------------------------------------------------------------------------
[06/02 07:09:42  24917s] all            auto-default    No test enable signal    { C12T28SOI_LRPHP_CNHLSX29_P0 }
[06/02 07:09:42  24917s] ---------------------------------------------------------------------------------------
[06/02 07:09:42  24917s] 
[06/02 07:09:42  24917s] 
[06/02 07:09:42  24917s] Validating CTS configuration done. (took cpu=0:01:16 real=0:01:16)
[06/02 07:09:42  24917s] CCOpt configuration status: all checks passed.
[06/02 07:09:42  24917s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[06/02 07:09:42  24917s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[06/02 07:09:42  24917s]   No exclusion drivers are needed.
[06/02 07:09:42  24917s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[06/02 07:09:42  24917s] Antenna diode management...
[06/02 07:09:42  24917s]   Found 0 antenna diodes in the clock trees.
[06/02 07:09:42  24917s]   
[06/02 07:09:42  24917s] Antenna diode management done.
[06/02 07:09:42  24917s] Adding driver cells for primary IOs...
[06/02 07:09:42  24917s]   
[06/02 07:09:42  24917s]   ----------------------------------------------------------------------------------------------
[06/02 07:09:42  24917s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[06/02 07:09:42  24917s]   ----------------------------------------------------------------------------------------------
[06/02 07:09:42  24917s]     (empty table)
[06/02 07:09:42  24917s]   ----------------------------------------------------------------------------------------------
[06/02 07:09:42  24917s]   
[06/02 07:09:42  24917s]   
[06/02 07:09:42  24917s] Adding driver cells for primary IOs done.
[06/02 07:09:42  24917s] Adding driver cell for primary IO roots...
[06/02 07:09:42  24917s] Adding driver cell for primary IO roots done.
[06/02 07:09:42  24917s] Maximizing clock DAG abstraction...
[06/02 07:09:42  24917s] Maximizing clock DAG abstraction done.
[06/02 07:09:42  24917s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:03:49 real=0:03:49)
[06/02 07:09:42  24917s] Synthesizing clock trees...
[06/02 07:09:42  24917s]   Preparing To Balance...
[06/02 07:09:44  24919s] OPERPROF: Starting DPlace-Init at level 1, MEM:20559.7M
[06/02 07:09:44  24919s] #spOpts: N=28 autoPA advPA mergeVia=F 
[06/02 07:09:44  24919s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:20559.7M
[06/02 07:09:49  24924s] OPERPROF:     Starting CMU at level 3, MEM:20559.7M
[06/02 07:09:49  24924s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.008, MEM:20559.7M
[06/02 07:09:50  24925s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:6.040, REAL:5.997, MEM:20559.7M
[06/02 07:09:50  24925s] [CPU] DPlace-Init (cpu=0:00:06.1, real=0:00:06.0, mem=20559.7MB).
[06/02 07:09:50  24925s] OPERPROF: Finished DPlace-Init at level 1, CPU:6.100, REAL:6.054, MEM:20559.7M
[06/02 07:09:50  24925s]   Checking for inverting clock gates...
[06/02 07:09:50  24925s]   Checking for inverting clock gates done.
[06/02 07:09:50  24925s]   Merging duplicate siblings in DAG...
[06/02 07:09:50  24925s]     Clock DAG stats before merging:
[06/02 07:09:50  24925s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/02 07:09:50  24925s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/02 07:09:50  24925s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:09:50  24925s]     Resynthesising clock tree into netlist...
[06/02 07:09:50  24925s]       Reset timing graph...
[06/02 07:09:50  24925s] Ignoring AAE DB Resetting ...
[06/02 07:09:50  24925s]       Reset timing graph done.
[06/02 07:09:50  24925s]     Resynthesising clock tree into netlist done.
[06/02 07:09:50  24925s]     
[06/02 07:09:50  24925s]     Disconnecting clock tree from netlist...
[06/02 07:09:50  24925s]     Disconnecting clock tree from netlist done.
[06/02 07:09:50  24925s]   Merging duplicate siblings in DAG done.
[06/02 07:09:50  24925s]   Preparing To Balance done. (took cpu=0:00:07.6 real=0:00:07.5)
[06/02 07:09:50  24925s]   CCOpt::Phase::Construction...
[06/02 07:09:50  24925s]   Stage::Clustering...
[06/02 07:09:50  24925s]   Clustering...
[06/02 07:09:50  24925s]     Initialize for clustering...
[06/02 07:09:50  24925s]     Clock DAG stats before clustering:
[06/02 07:09:50  24925s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/02 07:09:50  24925s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/02 07:09:50  24925s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:09:50  24925s]     Computing max distances from locked parents...
[06/02 07:09:50  24925s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[06/02 07:09:50  24925s]     Computing max distances from locked parents done.
[06/02 07:09:50  24925s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:09:50  24925s]     Bottom-up phase...
[06/02 07:09:50  24925s]     Clustering clock_tree jtag_tck...
[06/02 07:09:50  24925s] End AAE Lib Interpolated Model. (MEM=20550.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 07:09:50  24925s]     Clustering clock_tree jtag_tck done.
[06/02 07:09:50  24925s]     Clustering clock_tree clk...
[06/02 07:09:50  24925s]     Clustering clock_tree clk done.
[06/02 07:09:50  24925s]     Clock DAG stats after bottom-up phase:
[06/02 07:09:50  24925s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/02 07:09:50  24925s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/02 07:09:50  24925s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:09:50  24925s]     Bottom-up phase done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:09:50  24925s]     Legalizing clock trees...
[06/02 07:09:50  24925s]     Resynthesising clock tree into netlist...
[06/02 07:09:50  24925s]       Reset timing graph...
[06/02 07:09:50  24925s] Ignoring AAE DB Resetting ...
[06/02 07:09:50  24925s]       Reset timing graph done.
[06/02 07:09:50  24925s]     Resynthesising clock tree into netlist done.
[06/02 07:09:50  24925s]     Commiting net attributes....
[06/02 07:09:50  24925s]     Commiting net attributes. done.
[06/02 07:09:50  24925s]     Leaving CCOpt scope - ClockRefiner...
[06/02 07:09:51  24926s] Assigned high priority to 2 cells.
[06/02 07:09:51  24926s]     Performing a single pass refine place with FGC disabled for clock sinks and datapath.
[06/02 07:09:51  24926s] Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : Short Checks only, Datapath : Short Checks Only
[06/02 07:09:51  24926s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:20550.1M
[06/02 07:09:51  24926s] OPERPROF:   Starting DPlace-Init at level 2, MEM:20550.1M
[06/02 07:09:51  24926s] #spOpts: N=28 autoPA advPA mergeVia=F 
[06/02 07:09:51  24926s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:20550.1M
[06/02 07:09:56  24931s] OPERPROF:       Starting CMU at level 4, MEM:20550.1M
[06/02 07:09:56  24931s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.007, MEM:20550.1M
[06/02 07:09:57  24932s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:5.850, REAL:5.859, MEM:20550.1M
[06/02 07:09:57  24932s] [CPU] DPlace-Init (cpu=0:00:05.9, real=0:00:06.0, mem=20550.1MB).
[06/02 07:09:57  24932s] OPERPROF:   Finished DPlace-Init at level 2, CPU:5.910, REAL:5.914, MEM:20550.1M
[06/02 07:09:57  24932s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:5.910, REAL:5.915, MEM:20550.1M
[06/02 07:09:57  24932s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.17768.8
[06/02 07:09:57  24932s] OPERPROF: Starting RefinePlace at level 1, MEM:20550.1M
[06/02 07:09:57  24932s] *** Starting refinePlace (6:55:33 mem=20550.1M) ***
[06/02 07:09:57  24932s] Total net bbox length = 1.306e+07 (6.369e+06 6.692e+06) (ext = 4.087e+06)
[06/02 07:09:58  24933s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/02 07:09:58  24933s] OPERPROF:   Starting CellHaloInit at level 2, MEM:20550.1M
[06/02 07:09:58  24933s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.003, MEM:20550.1M
[06/02 07:09:58  24933s] OPERPROF:   Starting CellHaloInit at level 2, MEM:20550.1M
[06/02 07:09:58  24933s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.003, MEM:20550.1M
[06/02 07:09:58  24933s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:20550.1M
[06/02 07:09:58  24933s] Starting refinePlace ...
[06/02 07:10:02  24937s]   Spread Effort: high, standalone mode, useDDP on.
[06/02 07:10:02  24937s] [CPU] RefinePlace/preRPlace (cpu=0:00:04.1, real=0:00:04.0, mem=20550.1MB) @(6:55:33 - 6:55:37).
[06/02 07:10:02  24937s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/02 07:10:02  24937s] wireLenOptFixPriorityInst 0 inst fixed
[06/02 07:10:02  24937s] 
[06/02 07:10:02  24937s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[06/02 07:10:05  24940s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/02 07:10:05  24940s] [CPU] RefinePlace/Legalization (cpu=0:00:02.9, real=0:00:03.0, mem=20550.1MB) @(6:55:37 - 6:55:40).
[06/02 07:10:05  24940s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/02 07:10:05  24940s] 	Runtime: CPU: 0:00:07.1 REAL: 0:00:07.0 MEM: 20550.1MB
[06/02 07:10:05  24940s] Statistics of distance of Instance movement in refine placement:
[06/02 07:10:05  24940s]   maximum (X+Y) =         0.00 um
[06/02 07:10:05  24940s]   mean    (X+Y) =         0.00 um
[06/02 07:10:05  24940s] Summary Report:
[06/02 07:10:05  24940s] Instances move: 0 (out of 73923 movable)
[06/02 07:10:05  24940s] Instances flipped: 0
[06/02 07:10:05  24940s] Mean displacement: 0.00 um
[06/02 07:10:05  24940s] Max displacement: 0.00 um 
[06/02 07:10:05  24940s] Total instances moved : 0
[06/02 07:10:05  24940s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:7.080, REAL:7.089, MEM:20550.1M
[06/02 07:10:05  24940s] Total net bbox length = 1.306e+07 (6.369e+06 6.692e+06) (ext = 4.087e+06)
[06/02 07:10:05  24940s] Runtime: CPU: 0:00:07.9 REAL: 0:00:08.0 MEM: 20550.1MB
[06/02 07:10:05  24940s] [CPU] RefinePlace/total (cpu=0:00:07.9, real=0:00:08.0, mem=20550.1MB) @(6:55:33 - 6:55:40).
[06/02 07:10:05  24940s] *** Finished refinePlace (6:55:40 mem=20550.1M) ***
[06/02 07:10:05  24940s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.17768.8
[06/02 07:10:05  24940s] OPERPROF: Finished RefinePlace at level 1, CPU:7.930, REAL:7.936, MEM:20550.1M
[06/02 07:10:06  24941s]     Moved 0, flipped 0 and cell swapped 0 of 2 clock instance(s) during refinement.
[06/02 07:10:06  24941s]     The largest move was 0 microns for .
[06/02 07:10:06  24941s] Moved 0 and flipped 0 of 0 clock instances (excluding sinks) during refinement
[06/02 07:10:06  24941s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[06/02 07:10:06  24941s] Moved 0 and flipped 0 of 2 clock sinks during refinement.
[06/02 07:10:06  24941s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[06/02 07:10:06  24941s] Revert refine place priority changes on 0 cells.
[06/02 07:10:06  24941s] OPERPROF: Starting DPlace-Init at level 1, MEM:20550.1M
[06/02 07:10:06  24941s] #spOpts: N=28 autoPA advPA mergeVia=F 
[06/02 07:10:06  24941s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:20550.1M
[06/02 07:10:12  24947s] OPERPROF:     Starting CMU at level 3, MEM:20550.1M
[06/02 07:10:12  24947s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.008, MEM:20550.1M
[06/02 07:10:12  24947s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:5.930, REAL:5.937, MEM:20550.1M
[06/02 07:10:12  24947s] [CPU] DPlace-Init (cpu=0:00:06.0, real=0:00:06.0, mem=20550.1MB).
[06/02 07:10:12  24947s] OPERPROF: Finished DPlace-Init at level 1, CPU:5.990, REAL:5.993, MEM:20550.1M
[06/02 07:10:12  24947s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:22.4 real=0:00:22.4)
[06/02 07:10:12  24947s]     Disconnecting clock tree from netlist...
[06/02 07:10:12  24947s]     Disconnecting clock tree from netlist done.
[06/02 07:10:14  24948s] OPERPROF: Starting DPlace-Init at level 1, MEM:20550.1M
[06/02 07:10:14  24948s] #spOpts: N=28 autoPA advPA mergeVia=F 
[06/02 07:10:14  24949s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:20550.1M
[06/02 07:10:19  24954s] OPERPROF:     Starting CMU at level 3, MEM:20550.1M
[06/02 07:10:19  24954s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.008, MEM:20550.1M
[06/02 07:10:19  24954s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:5.880, REAL:5.883, MEM:20550.1M
[06/02 07:10:20  24954s] [CPU] DPlace-Init (cpu=0:00:05.9, real=0:00:05.0, mem=20550.1MB).
[06/02 07:10:20  24954s] OPERPROF: Finished DPlace-Init at level 1, CPU:5.930, REAL:5.938, MEM:20550.1M
[06/02 07:10:20  24954s]     
[06/02 07:10:20  24954s]     Clock tree legalization - Histogram:
[06/02 07:10:20  24954s]     ====================================
[06/02 07:10:20  24954s]     
[06/02 07:10:20  24954s]     --------------------------------
[06/02 07:10:20  24954s]     Movement (um)    Number of cells
[06/02 07:10:20  24954s]     --------------------------------
[06/02 07:10:20  24954s]       (empty table)
[06/02 07:10:20  24954s]     --------------------------------
[06/02 07:10:20  24954s]     
[06/02 07:10:20  24954s]     
[06/02 07:10:20  24954s]     Clock tree legalization - There are no Movements:
[06/02 07:10:20  24954s]     =================================================
[06/02 07:10:20  24954s]     
[06/02 07:10:20  24954s]     ---------------------------------------------
[06/02 07:10:20  24954s]     Movement (um)    Desired     Achieved    Node
[06/02 07:10:20  24954s]                      location    location    
[06/02 07:10:20  24954s]     ---------------------------------------------
[06/02 07:10:20  24954s]       (empty table)
[06/02 07:10:20  24954s]     ---------------------------------------------
[06/02 07:10:20  24954s]     
[06/02 07:10:20  24954s]     Legalizing clock trees done. (took cpu=0:00:29.6 real=0:00:29.6)
[06/02 07:10:20  24954s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'jtag_tck' in RC corner nominal_rc_corner.
[06/02 07:10:20  24954s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'jtag_tck'. Using estimated values, based on estimated route, as a fallback.
[06/02 07:10:20  24954s]     Clock tree timing engine global stage delay update for nominal_delay_corner:setup.late...
[06/02 07:10:20  24954s] End AAE Lib Interpolated Model. (MEM=20550.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 07:10:20  24954s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner nominal_rc_corner.
[06/02 07:10:20  24954s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[06/02 07:10:20  24954s]     Clock tree timing engine global stage delay update for nominal_delay_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:10:20  24954s]     Clock DAG stats after 'Clustering':
[06/02 07:10:20  24954s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/02 07:10:20  24954s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/02 07:10:20  24954s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/02 07:10:20  24954s]       sink capacitance : count=2, total=2.000pF, avg=1.000pF, sd=0.000pF, min=1.000pF, max=1.000pF
[06/02 07:10:20  24954s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.020pF, total=0.020pF
[06/02 07:10:20  24954s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:10:20  24954s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:10:20  24954s]     Clock DAG net violations after 'Clustering':
[06/02 07:10:20  24954s]       Remaining Transition : {count=2, worst=[214748.367ns, 214748.367ns]} avg=214748.367ns sd=0.000ns sum=429496.734ns
[06/02 07:10:20  24954s]       Capacitance          : {count=2, worst=[1.010pF, 1.010pF]} avg=1.010pF sd=0.000pF sum=2.020pF
[06/02 07:10:20  24954s]     Clock DAG primary half-corner transition distribution after 'Clustering': none
[06/02 07:10:20  24954s]     
[06/02 07:10:20  24954s]     Skew group summary after 'Clustering':
[06/02 07:10:20  24954s]       skew_group clk/nominal_constraints: unconstrained
[06/02 07:10:20  24954s]       skew_group jtag_tck/nominal_constraints: unconstrained
[06/02 07:10:20  24954s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/02 07:10:20  24954s]   Clustering done. (took cpu=0:00:29.6 real=0:00:29.7)
[06/02 07:10:20  24954s] 
[06/02 07:10:20  24954s] Post-Clustering Statistics Report
[06/02 07:10:20  24954s] =================================
[06/02 07:10:20  24954s] 
[06/02 07:10:20  24954s] Fanout Statistics:
[06/02 07:10:20  24954s] 
[06/02 07:10:20  24954s] ----------------------------------------------------------------------------
[06/02 07:10:20  24954s] Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[06/02 07:10:20  24954s]                      Fanout    Fanout    Fanout    Fanout       Distribution
[06/02 07:10:20  24954s] ----------------------------------------------------------------------------
[06/02 07:10:20  24954s] Trunk         1      2.000       2         2         0.000      {1 <= 2}
[06/02 07:10:20  24954s] Leaf          2      1.000       1         1         0.000      {2 <= 2}
[06/02 07:10:20  24954s] ----------------------------------------------------------------------------
[06/02 07:10:20  24954s] 
[06/02 07:10:20  24954s] Clustering Failure Statistics:
[06/02 07:10:20  24954s] 
[06/02 07:10:20  24954s] --------------------------------
[06/02 07:10:20  24954s] Net Type    Clusters    Clusters
[06/02 07:10:20  24954s]             Tried       Failed
[06/02 07:10:20  24954s] --------------------------------
[06/02 07:10:20  24954s]   (empty table)
[06/02 07:10:20  24954s] --------------------------------
[06/02 07:10:20  24954s] 
[06/02 07:10:20  24954s] Clustering Partition Statistics:
[06/02 07:10:20  24954s] 
[06/02 07:10:20  24954s] ----------------------------------------------------------------------------------
[06/02 07:10:20  24954s] Net Type    Case B      Case C      Partition    Mean    Min     Max     Std. Dev.
[06/02 07:10:20  24954s]             Fraction    Fraction    Count        Size    Size    Size    Size
[06/02 07:10:20  24954s] ----------------------------------------------------------------------------------
[06/02 07:10:20  24954s]   (empty table)
[06/02 07:10:20  24954s] ----------------------------------------------------------------------------------
[06/02 07:10:20  24954s] 
[06/02 07:10:20  24954s] 
[06/02 07:10:20  24954s]   Looking for fanout violations...
[06/02 07:10:20  24954s]   Looking for fanout violations done.
[06/02 07:10:20  24954s]   CongRepair After Initial Clustering...
[06/02 07:10:20  24954s]   Reset timing graph...
[06/02 07:10:20  24954s] Ignoring AAE DB Resetting ...
[06/02 07:10:20  24954s]   Reset timing graph done.
[06/02 07:10:20  24954s]   Leaving CCOpt scope - Early Global Route...
[06/02 07:10:21  24956s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:20550.1M
[06/02 07:10:21  24956s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.020, REAL:0.012, MEM:15813.5M
[06/02 07:10:21  24956s] All LLGs are deleted
[06/02 07:10:21  24956s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:15813.5M
[06/02 07:10:21  24956s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:15813.5M
[06/02 07:10:21  24956s]   Clock implementation routing...
[06/02 07:10:21  24956s] Net route status summary:
[06/02 07:10:21  24956s]   Clock:         2 (unrouted=2, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/02 07:10:21  24956s]   Non-clock: 130391 (unrouted=53199, trialRouted=77192, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=51785, (crossesIlmBoundary AND tooFewTerms=0)])
[06/02 07:10:21  24956s]     Routing using eGR only...
[06/02 07:10:21  24956s]       Early Global Route - eGR->NR step...
[06/02 07:10:21  24956s] (ccopt eGR): There are 2 nets for routing of which 0 have one or more fixed wires.
[06/02 07:10:21  24956s] (ccopt eGR): Start to route 2 all nets
[06/02 07:10:21  24956s] [PSP]    Started Early Global Route kernel ( Curr Mem: 15813.46 MB )
[06/02 07:10:21  24956s] (I)       Started Loading and Dumping File ( Curr Mem: 15813.46 MB )
[06/02 07:10:21  24956s] (I)       Reading DB...
[06/02 07:10:21  24956s] (I)       Read data from FE... (mem=15813.5M)
[06/02 07:10:21  24956s] (I)       Read nodes and places... (mem=15813.5M)
[06/02 07:10:21  24956s] (I)       Done Read nodes and places (cpu=0.060s, mem=15813.5M)
[06/02 07:10:21  24956s] (I)       Read nets... (mem=15813.5M)
[06/02 07:10:21  24956s] (I)       Done Read nets (cpu=0.170s, mem=15813.5M)
[06/02 07:10:21  24956s] (I)       Done Read data from FE (cpu=0.230s, mem=15813.5M)
[06/02 07:10:21  24956s] (I)       before initializing RouteDB syMemory usage = 15813.5 MB
[06/02 07:10:21  24956s] (I)       Clean congestion better: true
[06/02 07:10:21  24956s] (I)       Estimate vias on DPT layer: true
[06/02 07:10:21  24956s] (I)       Clean congestion LA rounds: 5
[06/02 07:10:21  24956s] (I)       Layer constraints as soft constraints: true
[06/02 07:10:21  24956s] (I)       Soft top layer         : true
[06/02 07:10:21  24956s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[06/02 07:10:21  24956s] (I)       Better NDR handling    : true
[06/02 07:10:21  24956s] (I)       Routing cost fix for NDR handling: true
[06/02 07:10:21  24956s] (I)       Update initial WL after Phase 1a: true
[06/02 07:10:21  24956s] (I)       Block tracks for preroutes: true
[06/02 07:10:21  24956s] (I)       Assign IRoute by net group key: true
[06/02 07:10:21  24956s] (I)       Block unroutable channels: true
[06/02 07:10:21  24956s] (I)       Block unroutable channel fix: true
[06/02 07:10:21  24956s] (I)       Block unroutable channels 3D: true
[06/02 07:10:21  24956s] (I)       Check blockage within NDR space in TA: true
[06/02 07:10:21  24956s] (I)       Handle EOL spacing     : true
[06/02 07:10:21  24956s] (I)       Honor MSV route constraint: false
[06/02 07:10:21  24956s] (I)       Maximum routing layer  : 9
[06/02 07:10:21  24956s] (I)       Minimum routing layer  : 2
[06/02 07:10:21  24956s] (I)       Supply scale factor H  : 1.00
[06/02 07:10:21  24956s] (I)       Supply scale factor V  : 1.00
[06/02 07:10:21  24956s] (I)       Tracks used by clock wire: 0
[06/02 07:10:21  24956s] (I)       Reverse direction      : 
[06/02 07:10:21  24956s] (I)       Honor partition pin guides: true
[06/02 07:10:21  24956s] (I)       Route selected nets only: true
[06/02 07:10:21  24956s] (I)       Route secondary PG pins: false
[06/02 07:10:21  24956s] (I)       Second PG max fanout   : 2147483647
[06/02 07:10:21  24956s] (I)       Refine MST             : true
[06/02 07:10:21  24956s] (I)       Honor PRL              : true
[06/02 07:10:21  24956s] (I)       Strong congestion aware: true
[06/02 07:10:21  24956s] (I)       Improved initial location for IRoutes: true
[06/02 07:10:21  24956s] (I)       Multi panel TA         : true
[06/02 07:10:21  24956s] (I)       Penalize wire overlap  : true
[06/02 07:10:21  24956s] (I)       Expand small instance blockage: true
[06/02 07:10:21  24956s] (I)       Reduce via in TA       : true
[06/02 07:10:21  24956s] (I)       SS-aware routing       : true
[06/02 07:10:21  24956s] (I)       Improve tree edge sharing: true
[06/02 07:10:21  24956s] (I)       Improve 2D via estimation: true
[06/02 07:10:21  24956s] (I)       Refine Steiner tree    : true
[06/02 07:10:21  24956s] (I)       Build spine tree       : true
[06/02 07:10:21  24956s] (I)       Model pass through capacity: true
[06/02 07:10:21  24956s] (I)       Extend blockages by a half GCell: true
[06/02 07:10:21  24956s] (I)       Partial layer blockage modeling: true
[06/02 07:10:21  24956s] (I)       Consider pin shapes    : true
[06/02 07:10:21  24956s] (I)       Consider pin shapes for all nodes: true
[06/02 07:10:21  24956s] (I)       Consider NR APA        : true
[06/02 07:10:21  24956s] (I)       Consider IO pin shape  : true
[06/02 07:10:21  24956s] (I)       Fix pin connection bug : true
[06/02 07:10:21  24956s] (I)       Consider layer RC for local wires: true
[06/02 07:10:21  24956s] (I)       LA-aware pin escape length: 2
[06/02 07:10:21  24956s] (I)       Split for must join    : true
[06/02 07:10:21  24956s] (I)       Route guide main branches file: /tmp/innovus_temp_17768_portatil_cadence_L5EsbY/.rgfdpG4xi.trunk.1
[06/02 07:10:21  24956s] (I)       Route guide min downstream WL type: SUBTREE
[06/02 07:10:21  24956s] (I)       Routing effort level   : 10000
[06/02 07:10:21  24956s] (I)       Special modeling for N7: 0
[06/02 07:10:21  24956s] (I)       Special modeling for N6: 0
[06/02 07:10:21  24956s] (I)       N3 special modeling    : 0
[06/02 07:10:21  24956s] (I)       Special modeling for N5 v6: 0
[06/02 07:10:21  24956s] (I)       Special settings for S4 designs: 0
[06/02 07:10:21  24956s] (I)       Special settings for S5 designs v2: 0
[06/02 07:10:21  24956s] (I)       Special settings for S7 designs: 0
[06/02 07:10:21  24956s] (I)       Prefer layer length threshold: 8
[06/02 07:10:21  24956s] (I)       Overflow penalty cost  : 10
[06/02 07:10:21  24956s] (I)       A-star cost            : 0.30
[06/02 07:10:21  24956s] (I)       Misalignment cost      : 10.00
[06/02 07:10:21  24956s] (I)       Threshold for short IRoute: 6
[06/02 07:10:21  24956s] (I)       Via cost during post routing: 1.00
[06/02 07:10:21  24956s] (I)       Layer congestion ratio : 1.00
[06/02 07:10:21  24956s] (I)       source-to-sink ratio   : 0.30
[06/02 07:10:21  24956s] (I)       Scenic ratio bound     : 3.00
[06/02 07:10:21  24956s] (I)       Segment layer relax scenic ratio: 1.25
[06/02 07:10:21  24956s] (I)       Source-sink aware LA ratio: 0.50
[06/02 07:10:21  24956s] (I)       PG-aware similar topology routing: true
[06/02 07:10:21  24956s] (I)       Maze routing via cost fix: true
[06/02 07:10:21  24956s] (I)       Apply PRL on PG terms  : true
[06/02 07:10:21  24956s] (I)       Apply PRL on obs objects: true
[06/02 07:10:21  24956s] (I)       Handle range-type spacing rules: true
[06/02 07:10:21  24956s] (I)       Apply function for special wires: true
[06/02 07:10:21  24956s] (I)       Layer by layer blockage reading: true
[06/02 07:10:21  24956s] (I)       Offset calculation fix : true
[06/02 07:10:21  24956s] (I)       Parallel spacing query fix: true
[06/02 07:10:21  24956s] (I)       Force source to root IR: true
[06/02 07:10:21  24956s] (I)       Layer Weights          : L2:4 L3:2.5
[06/02 07:10:21  24956s] (I)       Route stripe layer range: 
[06/02 07:10:21  24956s] (I)       Honor partition fences : 
[06/02 07:10:21  24956s] (I)       Honor partition pin    : 
[06/02 07:10:21  24956s] (I)       Honor partition fences with feedthrough: 
[06/02 07:10:21  24956s] (I)       Do not relax to DPT layer: true
[06/02 07:10:21  24956s] (I)       Pass through capacity modeling: true
[06/02 07:10:21  24956s] (I)       Counted 265475 PG shapes. We will not process PG shapes layer by layer.
[06/02 07:10:21  24956s] (I)       build grid graph
[06/02 07:10:21  24956s] (I)       build grid graph start
[06/02 07:10:21  24956s] [NR-eGR] Track table information for default rule: 
[06/02 07:10:21  24956s] [NR-eGR] M1 has no routable track
[06/02 07:10:21  24956s] [NR-eGR] M2 has single uniform track structure
[06/02 07:10:21  24956s] [NR-eGR] M3 has single uniform track structure
[06/02 07:10:21  24956s] [NR-eGR] M4 has single uniform track structure
[06/02 07:10:21  24956s] [NR-eGR] M5 has single uniform track structure
[06/02 07:10:21  24956s] [NR-eGR] M6 has single uniform track structure
[06/02 07:10:21  24956s] [NR-eGR] IA has single uniform track structure
[06/02 07:10:21  24956s] [NR-eGR] IB has single uniform track structure
[06/02 07:10:21  24956s] [NR-eGR] LB has single uniform track structure
[06/02 07:10:21  24956s] (I)       build grid graph end
[06/02 07:10:21  24956s] (I)       ===========================================================================
[06/02 07:10:21  24956s] (I)       == Report All Rule Vias ==
[06/02 07:10:21  24956s] (I)       ===========================================================================
[06/02 07:10:21  24956s] (I)        Via Rule : (Default)
[06/02 07:10:21  24956s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/02 07:10:21  24956s] (I)       ---------------------------------------------------------------------------
[06/02 07:10:21  24956s] (I)        1    3 : CDS_V12_1x1_VH              7 : CDS_V12_1x2_CENTER       
[06/02 07:10:21  24956s] (I)        2   40 : CDS_V23_1x1_HV             41 : CDS_V23_1x2_CENTER       
[06/02 07:10:21  24956s] (I)        3   95 : CDS_V34_1x1_VH             99 : CDS_V34_1x2_CENTER       
[06/02 07:10:21  24956s] (I)        4  156 : CDS_V45_1x1_HV            157 : CDS_V45_1x2_CENTER       
[06/02 07:10:21  24956s] (I)        5  211 : CDS_V56_1x1_VH            215 : CDS_V56_1x2_CENTER       
[06/02 07:10:21  24956s] (I)        6  271 : CDS_V67_1x1_HH            273 : CDS_V67_1x2_CENTER       
[06/02 07:10:21  24956s] (I)        7  291 : CDS_V78_1x1_HV            292 : CDS_V78_1x2_CENTER       
[06/02 07:10:21  24956s] (I)        8  298 : CDS_V89_1x1_VH            298 : CDS_V89_1x1_VH           
[06/02 07:10:21  24956s] (I)        9    0 : ---                         0 : ---                      
[06/02 07:10:21  24956s] (I)       ===========================================================================
[06/02 07:10:21  24956s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 15813.46 MB )
[06/02 07:10:21  24956s] (I)       Num PG vias on layer 1 : 0
[06/02 07:10:21  24956s] (I)       Num PG vias on layer 2 : 0
[06/02 07:10:21  24956s] (I)       Num PG vias on layer 3 : 0
[06/02 07:10:21  24956s] (I)       Num PG vias on layer 4 : 0
[06/02 07:10:21  24956s] (I)       Num PG vias on layer 5 : 0
[06/02 07:10:21  24956s] (I)       Num PG vias on layer 6 : 0
[06/02 07:10:21  24956s] (I)       Num PG vias on layer 7 : 0
[06/02 07:10:21  24956s] (I)       Num PG vias on layer 8 : 0
[06/02 07:10:21  24956s] (I)       Num PG vias on layer 9 : 0
[06/02 07:10:21  24956s] [NR-eGR] Read 339468 PG shapes
[06/02 07:10:21  24956s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 15813.46 MB )
[06/02 07:10:21  24956s] [NR-eGR] #Routing Blockages  : 0
[06/02 07:10:21  24956s] [NR-eGR] #Instance Blockages : 422594
[06/02 07:10:21  24956s] [NR-eGR] #PG Blockages       : 339468
[06/02 07:10:21  24956s] [NR-eGR] #Bump Blockages     : 0
[06/02 07:10:21  24956s] [NR-eGR] #Boundary Blockages : 0
[06/02 07:10:21  24956s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[06/02 07:10:21  24956s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/02 07:10:21  24956s] (I)       readDataFromPlaceDB
[06/02 07:10:21  24956s] (I)       Read net information..
[06/02 07:10:21  24956s] [NR-eGR] Read numTotalNets=78608  numIgnoredNets=78606
[06/02 07:10:21  24956s] (I)       Read testcase time = 0.000 seconds
[06/02 07:10:21  24956s] 
[06/02 07:10:21  24956s] [NR-eGR] Connected 0 must-join pins/ports
[06/02 07:10:21  24956s] (I)       early_global_route_priority property id does not exist.
[06/02 07:10:21  24956s] (I)       Start initializing grid graph
[06/02 07:10:21  24956s] (I)       !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
[06/02 07:10:21  24956s] (I)       GridGraph is too big, grid merging is triggered
[06/02 07:10:21  24956s] (I)       Orig grid = 12051 x 12051
[06/02 07:10:21  24956s] (I)       New grid = 6026 x 6026
[06/02 07:10:21  24956s] (I)       !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
[06/02 07:10:24  24959s] (I)       End initializing grid graph
[06/02 07:10:24  24959s] (I)       Model blockages into capacity
[06/02 07:10:24  24959s] (I)       Read Num Blocks=762314  Num Prerouted Wires=0  Num CS=0
[06/02 07:10:24  24959s] (I)       Started Modeling ( Curr Mem: 16630.46 MB )
[06/02 07:10:24  24959s] (I)       Started Modeling Layer 1 ( Curr Mem: 16630.46 MB )
[06/02 07:10:24  24959s] (I)       Started Modeling Layer 2 ( Curr Mem: 16630.46 MB )
[06/02 07:10:40  24975s] (I)       Layer 1 (H) : #blockages 254543 : #preroutes 0
[06/02 07:10:40  24975s] (I)       Finished Modeling Layer 2 ( CPU: 15.84 sec, Real: 15.85 sec, Curr Mem: 22665.46 MB )
[06/02 07:10:40  24975s] (I)       Started Modeling Layer 3 ( Curr Mem: 21770.46 MB )
[06/02 07:10:48  24983s] (I)       Layer 2 (V) : #blockages 62886 : #preroutes 0
[06/02 07:10:48  24983s] (I)       Finished Modeling Layer 3 ( CPU: 7.68 sec, Real: 7.68 sec, Curr Mem: 21770.46 MB )
[06/02 07:10:48  24983s] (I)       Started Modeling Layer 4 ( Curr Mem: 20253.46 MB )
[06/02 07:10:53  24988s] (I)       Layer 3 (H) : #blockages 48465 : #preroutes 0
[06/02 07:10:53  24988s] (I)       Finished Modeling Layer 4 ( CPU: 4.88 sec, Real: 4.82 sec, Curr Mem: 21213.46 MB )
[06/02 07:10:53  24988s] (I)       Started Modeling Layer 5 ( Curr Mem: 20940.46 MB )
[06/02 07:11:00  24995s] (I)       Layer 4 (V) : #blockages 257930 : #preroutes 0
[06/02 07:11:00  24995s] (I)       Finished Modeling Layer 5 ( CPU: 7.52 sec, Real: 7.53 sec, Curr Mem: 21324.46 MB )
[06/02 07:11:00  24995s] (I)       Started Modeling Layer 6 ( Curr Mem: 21324.46 MB )
[06/02 07:11:05  25000s] (I)       Layer 5 (H) : #blockages 23850 : #preroutes 0
[06/02 07:11:05  25000s] (I)       Finished Modeling Layer 6 ( CPU: 4.53 sec, Real: 4.52 sec, Curr Mem: 21438.46 MB )
[06/02 07:11:05  25000s] (I)       Started Modeling Layer 7 ( Curr Mem: 21438.46 MB )
[06/02 07:11:06  25001s] (I)       Layer 6 (H) : #blockages 87841 : #preroutes 0
[06/02 07:11:06  25001s] (I)       Finished Modeling Layer 7 ( CPU: 0.72 sec, Real: 0.72 sec, Curr Mem: 21438.46 MB )
[06/02 07:11:06  25001s] (I)       Started Modeling Layer 8 ( Curr Mem: 21438.46 MB )
[06/02 07:11:08  25003s] (I)       Layer 7 (V) : #blockages 23260 : #preroutes 0
[06/02 07:11:08  25003s] (I)       Finished Modeling Layer 8 ( CPU: 2.07 sec, Real: 2.06 sec, Curr Mem: 21438.46 MB )
[06/02 07:11:08  25003s] (I)       Started Modeling Layer 9 ( Curr Mem: 21298.46 MB )
[06/02 07:11:08  25003s] (I)       Layer 8 (H) : #blockages 3539 : #preroutes 0
[06/02 07:11:08  25003s] (I)       Finished Modeling Layer 9 ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 21298.46 MB )
[06/02 07:11:08  25003s] (I)       Finished Modeling ( CPU: 43.69 sec, Real: 43.64 sec, Curr Mem: 21298.46 MB )
[06/02 07:11:09  25004s] (I)       Moved 0 terms for better access 
[06/02 07:11:09  25004s] (I)       Number of ignored nets = 0
[06/02 07:11:09  25004s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/02 07:11:09  25004s] (I)       Number of clock nets = 2.  Ignored: No
[06/02 07:11:09  25004s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/02 07:11:09  25004s] (I)       Number of special nets = 0.  Ignored: Yes
[06/02 07:11:09  25004s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/02 07:11:09  25004s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/02 07:11:09  25004s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/02 07:11:09  25004s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/02 07:11:09  25004s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/02 07:11:09  25004s] (I)       Before initializing earlyGlobalRoute syMemory usage = 21298.5 MB
[06/02 07:11:09  25004s] (I)       Ndr track 0 does not exist
[06/02 07:11:09  25004s] (I)       Ndr track 0 does not exist
[06/02 07:11:09  25004s] (I)       Layer1  viaCost=100.00
[06/02 07:11:09  25004s] (I)       Layer2  viaCost=100.00
[06/02 07:11:09  25004s] (I)       Layer3  viaCost=100.00
[06/02 07:11:09  25004s] (I)       Layer4  viaCost=100.00
[06/02 07:11:09  25004s] (I)       Layer5  viaCost=100.00
[06/02 07:11:09  25004s] (I)       Layer6  viaCost=400.00
[06/02 07:11:09  25004s] (I)       Layer7  viaCost=100.00
[06/02 07:11:09  25004s] (I)       Layer8  viaCost=400.00
[06/02 07:11:09  25004s] (I)       ---------------------Grid Graph Info--------------------
[06/02 07:11:09  25004s] (I)       Routing area        : (0, 0) - (14461600, 14461600)
[06/02 07:11:09  25004s] (I)       Core area           : (115008, 115000) - (14346592, 14345800)
[06/02 07:11:09  25004s] (I)       Site width          :   136  (dbu)
[06/02 07:11:09  25004s] (I)       Row height          :  1200  (dbu)
[06/02 07:11:09  25004s] (I)       GCell width         :  2400  (dbu)
[06/02 07:11:09  25004s] (I)       GCell height        :  2400  (dbu)
[06/02 07:11:09  25004s] (I)       Grid                :  6026  6026     9
[06/02 07:11:09  25004s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9
[06/02 07:11:09  25004s] (I)       Vertical capacity   :     0     0  2400     0  2400     0     0  2400     0
[06/02 07:11:09  25004s] (I)       Horizontal capacity :     0  2400     0  2400     0  2400  2400     0  2400
[06/02 07:11:09  25004s] (I)       Default wire width  :    50    50    50    50    50    50   400   400  4000
[06/02 07:11:09  25004s] (I)       Default wire space  :    50    50    50    50    50    50   400   400  2000
[06/02 07:11:09  25004s] (I)       Default wire pitch  :   100   100   100   100   100   100   800   800  6000
[06/02 07:11:09  25004s] (I)       Default pitch size  :   100   100   100   100   100   100   800   800 10000
[06/02 07:11:09  25004s] (I)       First track coord   :     0   100   108   100   108   100   600   608  5000
[06/02 07:11:09  25004s] (I)       Num tracks per GCell: 24.00 24.00 24.00 24.00 24.00 24.00  3.00  3.00  0.24
[06/02 07:11:09  25004s] (I)       Total num of tracks :     0 144615 144615 144615 144615 144615 18077 18076  1446
[06/02 07:11:09  25004s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[06/02 07:11:09  25004s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[06/02 07:11:09  25004s] (I)       --------------------------------------------------------
[06/02 07:11:09  25004s] 
[06/02 07:11:09  25004s] [NR-eGR] ============ Routing rule table ============
[06/02 07:11:09  25004s] [NR-eGR] Rule id: 0  Nets: 0 
[06/02 07:11:09  25004s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/02 07:11:09  25004s] (I)       Pitch:  L1=100  L2=100  L3=100  L4=100  L5=100  L6=100  L7=800  L8=800  L9=10000
[06/02 07:11:09  25004s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[06/02 07:11:09  25004s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[06/02 07:11:09  25004s] [NR-eGR] Rule id: 1  Nets: 0 
[06/02 07:11:09  25004s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[06/02 07:11:09  25004s] (I)       Pitch:  L1=200  L2=200  L3=200  L4=200  L5=200  L6=200  L7=1600  L8=1600  L9=20000
[06/02 07:11:09  25004s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2
[06/02 07:11:09  25004s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[06/02 07:11:09  25004s] [NR-eGR] ========================================
[06/02 07:11:09  25004s] [NR-eGR] 
[06/02 07:11:09  25004s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/02 07:11:09  25004s] (I)       blocked tracks on layer2 : = 235981081 / 871449990 (27.08%)
[06/02 07:11:09  25004s] (I)       blocked tracks on layer3 : = 24034779 / 871449990 (2.76%)
[06/02 07:11:09  25004s] (I)       blocked tracks on layer4 : = 24383471 / 871449990 (2.80%)
[06/02 07:11:09  25004s] (I)       blocked tracks on layer5 : = 22978949 / 871449990 (2.64%)
[06/02 07:11:09  25005s] (I)       blocked tracks on layer6 : = 23008496 / 871449990 (2.64%)
[06/02 07:11:09  25005s] (I)       blocked tracks on layer7 : = 2990939 / 108932002 (2.75%)
[06/02 07:11:09  25005s] (I)       blocked tracks on layer8 : = 3126192 / 108925976 (2.87%)
[06/02 07:11:09  25005s] (I)       blocked tracks on layer9 : = 54441 / 8713596 (0.62%)
[06/02 07:11:09  25005s] (I)       After initializing earlyGlobalRoute syMemory usage = 23584.1 MB
[06/02 07:11:09  25005s] (I)       Finished Loading and Dumping File ( CPU: 48.58 sec, Real: 48.55 sec, Curr Mem: 23584.09 MB )
[06/02 07:11:10  25005s] [NR-eGR] No Net to Route
[06/02 07:11:11  25006s] (I)       total 2D Cap : 4249902317 = (2447300691 H, 1802601626 V)
[06/02 07:11:22  25017s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/02 07:11:22  25017s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/02 07:11:22  25017s] [NR-eGR] No Net to Route
[06/02 07:11:22  25017s] [NR-eGR] --------------------------------------------------------------------------
[06/02 07:11:22  25017s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 293789
[06/02 07:11:22  25017s] [NR-eGR]     M2  (2H) length: 3.535642e+06um, number of vias: 415951
[06/02 07:11:22  25017s] [NR-eGR]     M3  (3V) length: 5.015141e+06um, number of vias: 56772
[06/02 07:11:22  25017s] [NR-eGR]     M4  (4H) length: 1.921658e+06um, number of vias: 19416
[06/02 07:11:22  25017s] [NR-eGR]     M5  (5V) length: 1.798469e+06um, number of vias: 6311
[06/02 07:11:22  25017s] [NR-eGR]     M6  (6H) length: 1.063744e+06um, number of vias: 143
[06/02 07:11:22  25017s] [NR-eGR]     IA  (7H) length: 1.211083e+04um, number of vias: 120
[06/02 07:11:22  25017s] [NR-eGR]     IB  (8V) length: 2.343520e+04um, number of vias: 0
[06/02 07:11:22  25017s] [NR-eGR]     LB  (9H) length: 0.000000e+00um, number of vias: 0
[06/02 07:11:22  25017s] [NR-eGR] Total length: 1.337020e+07um, number of vias: 792502
[06/02 07:11:22  25017s] [NR-eGR] --------------------------------------------------------------------------
[06/02 07:11:22  25017s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[06/02 07:11:22  25017s] [NR-eGR] --------------------------------------------------------------------------
[06/02 07:11:22  25017s] [NR-eGR] Report for selected net(s) only.
[06/02 07:11:22  25017s] [NR-eGR]     M1  (1V) length: 0.000000e+00um, number of vias: 0
[06/02 07:11:22  25017s] [NR-eGR]     M2  (2H) length: 0.000000e+00um, number of vias: 0
[06/02 07:11:22  25017s] [NR-eGR]     M3  (3V) length: 0.000000e+00um, number of vias: 0
[06/02 07:11:22  25017s] [NR-eGR]     M4  (4H) length: 0.000000e+00um, number of vias: 0
[06/02 07:11:22  25017s] [NR-eGR]     M5  (5V) length: 0.000000e+00um, number of vias: 0
[06/02 07:11:22  25017s] [NR-eGR]     M6  (6H) length: 0.000000e+00um, number of vias: 0
[06/02 07:11:22  25017s] [NR-eGR]     IA  (7H) length: 0.000000e+00um, number of vias: 0
[06/02 07:11:22  25017s] [NR-eGR]     IB  (8V) length: 0.000000e+00um, number of vias: 0
[06/02 07:11:22  25017s] [NR-eGR]     LB  (9H) length: 0.000000e+00um, number of vias: 0
[06/02 07:11:22  25017s] [NR-eGR] Total length: 0.000000e+00um, number of vias: 0
[06/02 07:11:22  25017s] [NR-eGR] --------------------------------------------------------------------------
[06/02 07:11:22  25017s] [NR-eGR] Total routed clock nets wire length: 0.000000e+00um, number of vias: 0
[06/02 07:11:22  25017s] [NR-eGR] --------------------------------------------------------------------------
[06/02 07:11:22  25017s] [NR-eGR] Finished Early Global Route kernel ( CPU: 61.15 sec, Real: 61.07 sec, Curr Mem: 17369.18 MB )
[06/02 07:11:22  25017s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_17768_portatil_cadence_L5EsbY/.rgfdpG4xi
[06/02 07:11:22  25017s]       Early Global Route - eGR->NR step done. (took cpu=0:01:01 real=0:01:01)
[06/02 07:11:22  25017s]     Routing using eGR only done.
[06/02 07:11:22  25017s] Net route status summary:
[06/02 07:11:22  25017s]   Clock:         2 (unrouted=2, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/02 07:11:22  25017s]   Non-clock: 130391 (unrouted=53199, trialRouted=77192, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=51785, (crossesIlmBoundary AND tooFewTerms=0)])
[06/02 07:11:22  25017s] 
[06/02 07:11:22  25017s] CCOPT: Done with clock implementation routing.
[06/02 07:11:22  25017s] 
[06/02 07:11:22  25017s]   Clock implementation routing done.
[06/02 07:11:22  25017s] Fixed 0 wires.
[06/02 07:11:22  25017s]   CCOpt: Starting congestion repair using flow wrapper...
[06/02 07:11:22  25017s]     Congestion Repair...
[06/02 07:11:22  25017s] -node unspecified                       # enums={N12 N10 N7 N7Plus N6 N5 N3 S11 S10 S8 S7 S5 S4 S3 G7 G5 ICF unspecified}, default=unspecified, private
[06/02 07:11:22  25017s] 
[06/02 07:11:22  25017s] Starting congRepair ...
[06/02 07:11:22  25017s] User Input Parameters:
[06/02 07:11:22  25017s] - Congestion Driven    : On
[06/02 07:11:22  25017s] - Timing Driven        : Off
[06/02 07:11:22  25017s] - Area-Violation Based : On
[06/02 07:11:22  25017s] - Start Rollback Level : -5
[06/02 07:11:22  25017s] - Legalized            : On
[06/02 07:11:22  25017s] - Window Based         : Off
[06/02 07:11:22  25017s] - eDen incr mode       : Off
[06/02 07:11:22  25017s] 
[06/02 07:11:22  25017s] Collecting buffer chain nets ...
[06/02 07:11:22  25017s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:17369.2M
[06/02 07:11:22  25017s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.021, MEM:17369.2M
[06/02 07:11:22  25017s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:17369.2M
[06/02 07:11:22  25017s] Starting Early Global Route congestion estimation: mem = 17369.2M
[06/02 07:11:22  25017s] (I)       Started Loading and Dumping File ( Curr Mem: 17369.18 MB )
[06/02 07:11:22  25017s] (I)       Reading DB...
[06/02 07:11:22  25017s] (I)       Read data from FE... (mem=17369.2M)
[06/02 07:11:22  25017s] (I)       Read nodes and places... (mem=17369.2M)
[06/02 07:11:22  25017s] (I)       Done Read nodes and places (cpu=0.060s, mem=17369.2M)
[06/02 07:11:22  25017s] (I)       Read nets... (mem=17369.2M)
[06/02 07:11:22  25017s] (I)       Done Read nets (cpu=0.180s, mem=17369.2M)
[06/02 07:11:22  25017s] (I)       Done Read data from FE (cpu=0.240s, mem=17369.2M)
[06/02 07:11:22  25017s] (I)       before initializing RouteDB syMemory usage = 17369.2 MB
[06/02 07:11:22  25017s] (I)       Honor MSV route constraint: false
[06/02 07:11:22  25017s] (I)       Maximum routing layer  : 9
[06/02 07:11:22  25017s] (I)       Minimum routing layer  : 2
[06/02 07:11:22  25017s] (I)       Supply scale factor H  : 1.00
[06/02 07:11:22  25017s] (I)       Supply scale factor V  : 1.00
[06/02 07:11:22  25017s] (I)       Tracks used by clock wire: 0
[06/02 07:11:22  25017s] (I)       Reverse direction      : 
[06/02 07:11:22  25017s] (I)       Honor partition pin guides: true
[06/02 07:11:22  25017s] (I)       Route selected nets only: false
[06/02 07:11:22  25017s] (I)       Route secondary PG pins: false
[06/02 07:11:22  25017s] (I)       Second PG max fanout   : 2147483647
[06/02 07:11:22  25017s] (I)       Apply function for special wires: true
[06/02 07:11:22  25017s] (I)       Layer by layer blockage reading: true
[06/02 07:11:22  25017s] (I)       Offset calculation fix : true
[06/02 07:11:22  25017s] (I)       Route stripe layer range: 
[06/02 07:11:22  25017s] (I)       Honor partition fences : 
[06/02 07:11:22  25017s] (I)       Honor partition pin    : 
[06/02 07:11:22  25017s] (I)       Honor partition fences with feedthrough: 
[06/02 07:11:22  25017s] (I)       Counted 265475 PG shapes. We will not process PG shapes layer by layer.
[06/02 07:11:22  25017s] (I)       build grid graph
[06/02 07:11:22  25017s] (I)       build grid graph start
[06/02 07:11:22  25017s] [NR-eGR] Track table information for default rule: 
[06/02 07:11:22  25017s] [NR-eGR] M1 has no routable track
[06/02 07:11:22  25017s] [NR-eGR] M2 has single uniform track structure
[06/02 07:11:22  25017s] [NR-eGR] M3 has single uniform track structure
[06/02 07:11:22  25017s] [NR-eGR] M4 has single uniform track structure
[06/02 07:11:22  25017s] [NR-eGR] M5 has single uniform track structure
[06/02 07:11:22  25017s] [NR-eGR] M6 has single uniform track structure
[06/02 07:11:22  25017s] [NR-eGR] IA has single uniform track structure
[06/02 07:11:22  25017s] [NR-eGR] IB has single uniform track structure
[06/02 07:11:22  25017s] [NR-eGR] LB has single uniform track structure
[06/02 07:11:22  25017s] (I)       build grid graph end
[06/02 07:11:22  25017s] (I)       ===========================================================================
[06/02 07:11:22  25017s] (I)       == Report All Rule Vias ==
[06/02 07:11:22  25017s] (I)       ===========================================================================
[06/02 07:11:22  25017s] (I)        Via Rule : (Default)
[06/02 07:11:22  25017s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/02 07:11:22  25017s] (I)       ---------------------------------------------------------------------------
[06/02 07:11:22  25017s] (I)        1    3 : CDS_V12_1x1_VH              7 : CDS_V12_1x2_CENTER       
[06/02 07:11:22  25017s] (I)        2   40 : CDS_V23_1x1_HV             41 : CDS_V23_1x2_CENTER       
[06/02 07:11:22  25017s] (I)        3   95 : CDS_V34_1x1_VH             99 : CDS_V34_1x2_CENTER       
[06/02 07:11:22  25017s] (I)        4  156 : CDS_V45_1x1_HV            157 : CDS_V45_1x2_CENTER       
[06/02 07:11:22  25017s] (I)        5  211 : CDS_V56_1x1_VH            215 : CDS_V56_1x2_CENTER       
[06/02 07:11:22  25017s] (I)        6  271 : CDS_V67_1x1_HH            273 : CDS_V67_1x2_CENTER       
[06/02 07:11:22  25017s] (I)        7  291 : CDS_V78_1x1_HV            292 : CDS_V78_1x2_CENTER       
[06/02 07:11:22  25017s] (I)        8  298 : CDS_V89_1x1_VH            298 : CDS_V89_1x1_VH           
[06/02 07:11:22  25017s] (I)        9    0 : ---                         0 : ---                      
[06/02 07:11:22  25017s] (I)       ===========================================================================
[06/02 07:11:22  25017s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 17369.18 MB )
[06/02 07:11:22  25018s] (I)       Num PG vias on layer 1 : 0
[06/02 07:11:22  25018s] (I)       Num PG vias on layer 2 : 0
[06/02 07:11:22  25018s] (I)       Num PG vias on layer 3 : 0
[06/02 07:11:22  25018s] (I)       Num PG vias on layer 4 : 0
[06/02 07:11:22  25018s] (I)       Num PG vias on layer 5 : 0
[06/02 07:11:22  25018s] (I)       Num PG vias on layer 6 : 0
[06/02 07:11:22  25018s] (I)       Num PG vias on layer 7 : 0
[06/02 07:11:22  25018s] (I)       Num PG vias on layer 8 : 0
[06/02 07:11:22  25018s] (I)       Num PG vias on layer 9 : 0
[06/02 07:11:22  25018s] [NR-eGR] Read 339468 PG shapes
[06/02 07:11:22  25018s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 17369.18 MB )
[06/02 07:11:22  25018s] [NR-eGR] #Routing Blockages  : 0
[06/02 07:11:22  25018s] [NR-eGR] #Instance Blockages : 422594
[06/02 07:11:22  25018s] [NR-eGR] #PG Blockages       : 339468
[06/02 07:11:22  25018s] [NR-eGR] #Bump Blockages     : 0
[06/02 07:11:22  25018s] [NR-eGR] #Boundary Blockages : 0
[06/02 07:11:22  25018s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[06/02 07:11:22  25018s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/02 07:11:22  25018s] (I)       readDataFromPlaceDB
[06/02 07:11:22  25018s] (I)       Read net information..
[06/02 07:11:23  25018s] [NR-eGR] Read numTotalNets=78608  numIgnoredNets=0
[06/02 07:11:23  25018s] (I)       Read testcase time = 0.010 seconds
[06/02 07:11:23  25018s] 
[06/02 07:11:23  25018s] (I)       early_global_route_priority property id does not exist.
[06/02 07:11:23  25018s] (I)       Start initializing grid graph
[06/02 07:11:23  25018s] (I)       !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
[06/02 07:11:23  25018s] (I)       GridGraph is too big, grid merging is triggered
[06/02 07:11:23  25018s] (I)       Orig grid = 12051 x 12051
[06/02 07:11:23  25018s] (I)       New grid = 6026 x 6026
[06/02 07:11:23  25018s] (I)       !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
[06/02 07:11:23  25018s] (I)       End initializing grid graph
[06/02 07:11:23  25018s] (I)       Model blockages into capacity
[06/02 07:11:23  25018s] (I)       Read Num Blocks=762314  Num Prerouted Wires=0  Num CS=0
[06/02 07:11:23  25018s] (I)       Started Modeling ( Curr Mem: 17369.18 MB )
[06/02 07:11:23  25018s] (I)       Started Modeling Layer 1 ( Curr Mem: 17369.18 MB )
[06/02 07:11:23  25018s] (I)       Started Modeling Layer 2 ( Curr Mem: 17369.18 MB )
[06/02 07:11:31  25026s] (I)       Layer 1 (H) : #blockages 254543 : #preroutes 0
[06/02 07:11:31  25026s] (I)       Finished Modeling Layer 2 ( CPU: 7.36 sec, Real: 7.36 sec, Curr Mem: 20662.18 MB )
[06/02 07:11:31  25026s] (I)       Started Modeling Layer 3 ( Curr Mem: 20662.18 MB )
[06/02 07:11:38  25033s] (I)       Layer 2 (V) : #blockages 62886 : #preroutes 0
[06/02 07:11:38  25033s] (I)       Finished Modeling Layer 3 ( CPU: 7.55 sec, Real: 7.54 sec, Curr Mem: 20662.18 MB )
[06/02 07:11:38  25033s] (I)       Started Modeling Layer 4 ( Curr Mem: 20385.18 MB )
[06/02 07:11:43  25038s] (I)       Layer 3 (H) : #blockages 48465 : #preroutes 0
[06/02 07:11:43  25038s] (I)       Finished Modeling Layer 4 ( CPU: 4.35 sec, Real: 4.36 sec, Curr Mem: 20385.18 MB )
[06/02 07:11:43  25038s] (I)       Started Modeling Layer 5 ( Curr Mem: 20059.18 MB )
[06/02 07:11:50  25045s] (I)       Layer 4 (V) : #blockages 257930 : #preroutes 0
[06/02 07:11:50  25045s] (I)       Finished Modeling Layer 5 ( CPU: 7.22 sec, Real: 7.19 sec, Curr Mem: 20059.18 MB )
[06/02 07:11:50  25045s] (I)       Started Modeling Layer 6 ( Curr Mem: 19527.18 MB )
[06/02 07:11:54  25049s] (I)       Layer 5 (H) : #blockages 23850 : #preroutes 0
[06/02 07:11:54  25049s] (I)       Finished Modeling Layer 6 ( CPU: 4.16 sec, Real: 4.16 sec, Curr Mem: 19647.18 MB )
[06/02 07:11:54  25049s] (I)       Started Modeling Layer 7 ( Curr Mem: 19647.18 MB )
[06/02 07:11:55  25050s] (I)       Layer 6 (H) : #blockages 87841 : #preroutes 0
[06/02 07:11:55  25050s] (I)       Finished Modeling Layer 7 ( CPU: 0.62 sec, Real: 0.62 sec, Curr Mem: 19647.18 MB )
[06/02 07:11:55  25050s] (I)       Started Modeling Layer 8 ( Curr Mem: 19647.18 MB )
[06/02 07:11:57  25052s] (I)       Layer 7 (V) : #blockages 23260 : #preroutes 0
[06/02 07:11:57  25052s] (I)       Finished Modeling Layer 8 ( CPU: 2.11 sec, Real: 2.10 sec, Curr Mem: 19647.18 MB )
[06/02 07:11:57  25052s] (I)       Started Modeling Layer 9 ( Curr Mem: 19647.18 MB )
[06/02 07:11:57  25052s] (I)       Layer 8 (H) : #blockages 3539 : #preroutes 0
[06/02 07:11:57  25052s] (I)       Finished Modeling Layer 9 ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 19647.18 MB )
[06/02 07:11:57  25052s] (I)       Finished Modeling ( CPU: 33.66 sec, Real: 33.62 sec, Curr Mem: 19647.18 MB )
[06/02 07:11:57  25052s] (I)       Number of ignored nets = 0
[06/02 07:11:57  25052s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/02 07:11:57  25052s] (I)       Number of clock nets = 2.  Ignored: No
[06/02 07:11:57  25052s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/02 07:11:57  25052s] (I)       Number of special nets = 0.  Ignored: Yes
[06/02 07:11:57  25052s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/02 07:11:57  25052s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/02 07:11:57  25052s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/02 07:11:57  25052s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/02 07:11:57  25052s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/02 07:11:57  25053s] (I)       Before initializing earlyGlobalRoute syMemory usage = 19647.2 MB
[06/02 07:11:57  25053s] (I)       Ndr track 0 does not exist
[06/02 07:11:57  25053s] (I)       Ndr track 0 does not exist
[06/02 07:11:57  25053s] (I)       Layer1  viaCost=100.00
[06/02 07:11:57  25053s] (I)       Layer2  viaCost=100.00
[06/02 07:11:57  25053s] (I)       Layer3  viaCost=100.00
[06/02 07:11:57  25053s] (I)       Layer4  viaCost=100.00
[06/02 07:11:57  25053s] (I)       Layer5  viaCost=100.00
[06/02 07:11:57  25053s] (I)       Layer6  viaCost=400.00
[06/02 07:11:57  25053s] (I)       Layer7  viaCost=100.00
[06/02 07:11:57  25053s] (I)       Layer8  viaCost=400.00
[06/02 07:11:58  25053s] (I)       ---------------------Grid Graph Info--------------------
[06/02 07:11:58  25053s] (I)       Routing area        : (0, 0) - (14461600, 14461600)
[06/02 07:11:58  25053s] (I)       Core area           : (115008, 115000) - (14346592, 14345800)
[06/02 07:11:58  25053s] (I)       Site width          :   136  (dbu)
[06/02 07:11:58  25053s] (I)       Row height          :  1200  (dbu)
[06/02 07:11:58  25053s] (I)       GCell width         :  2400  (dbu)
[06/02 07:11:58  25053s] (I)       GCell height        :  2400  (dbu)
[06/02 07:11:58  25053s] (I)       Grid                :  6026  6026     9
[06/02 07:11:58  25053s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9
[06/02 07:11:58  25053s] (I)       Vertical capacity   :     0     0  2400     0  2400     0     0  2400     0
[06/02 07:11:58  25053s] (I)       Horizontal capacity :     0  2400     0  2400     0  2400  2400     0  2400
[06/02 07:11:58  25053s] (I)       Default wire width  :    50    50    50    50    50    50   400   400  4000
[06/02 07:11:58  25053s] (I)       Default wire space  :    50    50    50    50    50    50   400   400  2000
[06/02 07:11:58  25053s] (I)       Default wire pitch  :   100   100   100   100   100   100   800   800  6000
[06/02 07:11:58  25053s] (I)       Default pitch size  :   100   100   100   100   100   100   800   800 10000
[06/02 07:11:58  25053s] (I)       First track coord   :     0   100   108   100   108   100   600   608  5000
[06/02 07:11:58  25053s] (I)       Num tracks per GCell: 24.00 24.00 24.00 24.00 24.00 24.00  3.00  3.00  0.24
[06/02 07:11:58  25053s] (I)       Total num of tracks :     0 144615 144615 144615 144615 144615 18077 18076  1446
[06/02 07:11:58  25053s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[06/02 07:11:58  25053s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[06/02 07:11:58  25053s] (I)       --------------------------------------------------------
[06/02 07:11:58  25053s] 
[06/02 07:11:58  25053s] [NR-eGR] ============ Routing rule table ============
[06/02 07:11:58  25053s] [NR-eGR] Rule id: 0  Nets: 77192 
[06/02 07:11:58  25053s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/02 07:11:58  25053s] (I)       Pitch:  L1=100  L2=100  L3=100  L4=100  L5=100  L6=100  L7=800  L8=800  L9=10000
[06/02 07:11:58  25053s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[06/02 07:11:58  25053s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[06/02 07:11:58  25053s] [NR-eGR] Rule id: 1  Nets: 0 
[06/02 07:11:58  25053s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[06/02 07:11:58  25053s] (I)       Pitch:  L1=200  L2=200  L3=200  L4=200  L5=200  L6=200  L7=1600  L8=1600  L9=20000
[06/02 07:11:58  25053s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2
[06/02 07:11:58  25053s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[06/02 07:11:58  25053s] [NR-eGR] ========================================
[06/02 07:11:58  25053s] [NR-eGR] 
[06/02 07:11:58  25053s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/02 07:11:58  25053s] (I)       blocked tracks on layer2 : = 235789910 / 871449990 (27.06%)
[06/02 07:11:58  25053s] (I)       blocked tracks on layer3 : = 23753952 / 871449990 (2.73%)
[06/02 07:11:58  25053s] (I)       blocked tracks on layer4 : = 24090689 / 871449990 (2.76%)
[06/02 07:11:58  25053s] (I)       blocked tracks on layer5 : = 22704340 / 871449990 (2.61%)
[06/02 07:11:58  25053s] (I)       blocked tracks on layer6 : = 22771707 / 871449990 (2.61%)
[06/02 07:11:58  25053s] (I)       blocked tracks on layer7 : = 2950997 / 108932002 (2.71%)
[06/02 07:11:58  25053s] (I)       blocked tracks on layer8 : = 3094313 / 108925976 (2.84%)
[06/02 07:11:58  25053s] (I)       blocked tracks on layer9 : = 55869 / 8713596 (0.64%)
[06/02 07:11:58  25053s] (I)       After initializing earlyGlobalRoute syMemory usage = 21932.8 MB
[06/02 07:11:58  25053s] (I)       Finished Loading and Dumping File ( CPU: 35.95 sec, Real: 35.91 sec, Curr Mem: 21932.81 MB )
[06/02 07:11:58  25053s] (I)       Started Global Routing ( Curr Mem: 21932.81 MB )
[06/02 07:11:58  25053s] (I)       ============= Initialization =============
[06/02 07:11:58  25053s] (I)       totalPins=299805  totalGlobalPin=257277 (85.81%)
[06/02 07:11:58  25053s] (I)       Started Build MST ( Curr Mem: 21932.81 MB )
[06/02 07:11:58  25053s] (I)       Generate topology with single threads
[06/02 07:11:58  25053s] (I)       Finished Build MST ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 21932.81 MB )
[06/02 07:12:00  25055s] (I)       total 2D Cap : 4250785427 = (2447801541 H, 1802983886 V)
[06/02 07:12:02  25057s] [NR-eGR] Layer group 1: route 77192 net(s) in layer range [2, 9]
[06/02 07:12:02  25057s] (I)       ============  Phase 1a Route ============
[06/02 07:12:02  25057s] (I)       Started Phase 1a ( Curr Mem: 21932.81 MB )
[06/02 07:12:03  25058s] (I)       Finished Phase 1a ( CPU: 0.74 sec, Real: 0.74 sec, Curr Mem: 21932.81 MB )
[06/02 07:12:03  25058s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 21932.81 MB )
[06/02 07:12:04  25060s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 40
[06/02 07:12:04  25060s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 1.49 sec, Real: 1.49 sec, Curr Mem: 21806.81 MB )
[06/02 07:12:05  25060s] (I)       Usage: 5537329 = (2698494 H, 2838835 V) = (0.11% H, 0.16% V) = (6.476e+06um H, 6.813e+06um V)
[06/02 07:12:05  25060s] (I)       
[06/02 07:12:05  25060s] (I)       ============  Phase 1b Route ============
[06/02 07:12:05  25060s] (I)       Started Phase 1b ( Curr Mem: 21721.81 MB )
[06/02 07:12:05  25060s] (I)       Finished Phase 1b ( CPU: 0.26 sec, Real: 0.25 sec, Curr Mem: 21721.81 MB )
[06/02 07:12:05  25060s] (I)       Usage: 5537833 = (2698494 H, 2839339 V) = (0.11% H, 0.16% V) = (6.476e+06um H, 6.814e+06um V)
[06/02 07:12:05  25060s] (I)       
[06/02 07:12:05  25060s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.329080e+07um
[06/02 07:12:05  25060s] (I)       ============  Phase 1c Route ============
[06/02 07:12:05  25060s] (I)       Started Phase 1c ( Curr Mem: 21721.81 MB )
[06/02 07:12:05  25060s] (I)       Level2 Grid: 1206 x 1206
[06/02 07:12:05  25060s] (I)       Started Two Level Routing ( Curr Mem: 21721.81 MB )
[06/02 07:12:08  25063s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 21721.81 MB )
[06/02 07:12:08  25063s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 21721.81 MB )
[06/02 07:12:08  25063s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 21721.81 MB )
[06/02 07:12:08  25063s] (I)       Finished Phase 1c ( CPU: 2.71 sec, Real: 2.71 sec, Curr Mem: 21721.81 MB )
[06/02 07:12:08  25063s] (I)       Usage: 5538542 = (2699199 H, 2839343 V) = (0.11% H, 0.16% V) = (6.478e+06um H, 6.814e+06um V)
[06/02 07:12:08  25063s] (I)       
[06/02 07:12:08  25063s] (I)       ============  Phase 1d Route ============
[06/02 07:12:08  25063s] (I)       Started Phase 1d ( Curr Mem: 21721.81 MB )
[06/02 07:12:12  25067s] (I)       Finished Phase 1d ( CPU: 3.86 sec, Real: 3.87 sec, Curr Mem: 21721.81 MB )
[06/02 07:12:12  25067s] (I)       Usage: 5538542 = (2699199 H, 2839343 V) = (0.11% H, 0.16% V) = (6.478e+06um H, 6.814e+06um V)
[06/02 07:12:12  25067s] (I)       
[06/02 07:12:12  25067s] (I)       ============  Phase 1e Route ============
[06/02 07:12:12  25067s] (I)       Started Phase 1e ( Curr Mem: 21721.81 MB )
[06/02 07:12:12  25067s] (I)       Started Legalize Blockage Violations ( Curr Mem: 21721.81 MB )
[06/02 07:12:12  25067s] (I)       Finished Legalize Blockage Violations ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 21721.81 MB )
[06/02 07:12:12  25067s] (I)       Finished Phase 1e ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 21721.81 MB )
[06/02 07:12:12  25067s] (I)       Usage: 5538542 = (2699199 H, 2839343 V) = (0.11% H, 0.16% V) = (6.478e+06um H, 6.814e+06um V)
[06/02 07:12:12  25067s] (I)       
[06/02 07:12:12  25067s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.329250e+07um
[06/02 07:12:12  25067s] [NR-eGR] 
[06/02 07:12:13  25068s] (I)       Current Phase 1l[Initialization] ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 20746.81 MB )
[06/02 07:12:13  25068s] (I)       Run Multi-thread layer assignment with 1 threads
[06/02 07:12:15  25070s] (I)       Finished Phase 1l ( CPU: 2.91 sec, Real: 2.91 sec, Curr Mem: 20746.81 MB )
[06/02 07:12:15  25070s] (I)       ============  Phase 1l Route ============
[06/02 07:12:17  25072s] (I)       
[06/02 07:12:17  25072s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/02 07:12:17  25072s] [NR-eGR]                        OverCon           OverCon           OverCon            
[06/02 07:12:17  25072s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[06/02 07:12:17  25072s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[06/02 07:12:17  25072s] [NR-eGR] --------------------------------------------------------------------------------
[06/02 07:12:17  25072s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/02 07:12:17  25072s] [NR-eGR]      M2  (2)        55( 0.00%)         4( 0.00%)         1( 0.00%)   ( 0.00%) 
[06/02 07:12:17  25072s] [NR-eGR]      M3  (3)        11( 0.00%)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/02 07:12:18  25073s] [NR-eGR]      M4  (4)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/02 07:12:18  25073s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/02 07:12:18  25073s] [NR-eGR]      M6  (6)        12( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/02 07:12:18  25073s] [NR-eGR]      IA  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/02 07:12:19  25074s] [NR-eGR]      IB  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/02 07:12:19  25074s] [NR-eGR]      LB  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/02 07:12:19  25074s] [NR-eGR] --------------------------------------------------------------------------------
[06/02 07:12:19  25074s] [NR-eGR] Total               79( 0.00%)         6( 0.00%)         1( 0.00%)   ( 0.00%) 
[06/02 07:12:19  25074s] [NR-eGR] 
[06/02 07:12:19  25074s] (I)       Finished Global Routing ( CPU: 20.61 sec, Real: 20.62 sec, Curr Mem: 20746.81 MB )
[06/02 07:12:20  25075s] (I)       total 2D Cap : 4250882884 = (2447868222 H, 1803014662 V)
[06/02 07:12:31  25086s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/02 07:12:31  25086s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/02 07:12:31  25086s] Early Global Route congestion estimation runtime: 68.93 seconds, mem = 19437.8M
[06/02 07:12:31  25086s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:68.930, REAL:68.861, MEM:19437.8M
[06/02 07:12:31  25086s] OPERPROF: Starting HotSpotCal at level 1, MEM:19437.8M
[06/02 07:12:31  25086s] [hotspot] +------------+---------------+---------------+
[06/02 07:12:31  25086s] [hotspot] |            |   max hotspot | total hotspot |
[06/02 07:12:31  25086s] [hotspot] +------------+---------------+---------------+
[06/02 07:12:33  25088s] [hotspot] | normalized |          0.00 |          0.00 |
[06/02 07:12:33  25088s] [hotspot] +------------+---------------+---------------+
[06/02 07:12:33  25088s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/02 07:12:33  25088s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/02 07:12:33  25088s] OPERPROF: Finished HotSpotCal at level 1, CPU:1.960, REAL:1.956, MEM:19437.8M
[06/02 07:12:33  25088s] Skipped repairing congestion.
[06/02 07:12:33  25088s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:19437.8M
[06/02 07:12:33  25088s] Starting Early Global Route wiring: mem = 19437.8M
[06/02 07:12:43  25098s] (I)       ============= track Assignment ============
[06/02 07:12:43  25098s] (I)       Started Extract Global 3D Wires ( Curr Mem: 19437.81 MB )
[06/02 07:12:43  25098s] (I)       Finished Extract Global 3D Wires ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 19437.81 MB )
[06/02 07:12:43  25098s] (I)       Started Greedy Track Assignment ( Curr Mem: 19437.81 MB )
[06/02 07:12:43  25098s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[06/02 07:12:43  25098s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 19437.81 MB )
[06/02 07:12:43  25098s] (I)       Run Multi-thread track assignment
[06/02 07:13:44  25160s] (I)       Finished Greedy Track Assignment ( CPU: 61.84 sec, Real: 61.77 sec, Curr Mem: 19427.81 MB )
[06/02 07:13:45  25160s] [NR-eGR] --------------------------------------------------------------------------
[06/02 07:13:45  25160s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 293789
[06/02 07:13:45  25160s] [NR-eGR]     M2  (2H) length: 3.535642e+06um, number of vias: 415951
[06/02 07:13:45  25160s] [NR-eGR]     M3  (3V) length: 5.015141e+06um, number of vias: 56772
[06/02 07:13:45  25160s] [NR-eGR]     M4  (4H) length: 1.921658e+06um, number of vias: 19416
[06/02 07:13:45  25160s] [NR-eGR]     M5  (5V) length: 1.798469e+06um, number of vias: 6311
[06/02 07:13:45  25160s] [NR-eGR]     M6  (6H) length: 1.063744e+06um, number of vias: 143
[06/02 07:13:45  25160s] [NR-eGR]     IA  (7H) length: 1.211083e+04um, number of vias: 120
[06/02 07:13:45  25160s] [NR-eGR]     IB  (8V) length: 2.343520e+04um, number of vias: 0
[06/02 07:13:45  25160s] [NR-eGR]     LB  (9H) length: 0.000000e+00um, number of vias: 0
[06/02 07:13:45  25160s] [NR-eGR] Total length: 1.337020e+07um, number of vias: 792502
[06/02 07:13:45  25160s] [NR-eGR] --------------------------------------------------------------------------
[06/02 07:13:45  25160s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[06/02 07:13:45  25160s] [NR-eGR] --------------------------------------------------------------------------
[06/02 07:13:45  25160s] Early Global Route wiring runtime: 72.21 seconds, mem = 16005.8M
[06/02 07:13:45  25160s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:72.210, REAL:72.156, MEM:16005.8M
[06/02 07:13:45  25160s] Clear WL bound data that no need be kept to net call of ip
[06/02 07:13:45  25160s] Clear Wl Manager.
[06/02 07:13:45  25160s] End of congRepair (cpu=0:02:23, real=0:02:23)
[06/02 07:13:45  25160s] -node unspecified                       # enums={N12 N10 N7 N7Plus N6 N5 N3 S11 S10 S8 S7 S5 S4 S3 G7 G5 ICF unspecified}, default=unspecified, private
[06/02 07:13:45  25160s]     Congestion Repair done. (took cpu=0:02:23 real=0:02:23)
[06/02 07:13:45  25160s]   CCOpt: Starting congestion repair using flow wrapper done.
[06/02 07:13:45  25160s] OPERPROF: Starting DPlace-Init at level 1, MEM:16005.8M
[06/02 07:13:45  25160s] #spOpts: N=28 autoPA advPA 
[06/02 07:13:45  25160s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:16005.8M
[06/02 07:13:45  25160s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:16005.8M
[06/02 07:13:45  25160s] Core basic site is CORE12T
[06/02 07:13:46  25161s] SiteArray: non-trimmed site array dimensions = 11859 x 104644
[06/02 07:13:46  25161s] SiteArray: use 4,966,739,968 bytes
[06/02 07:13:46  25161s] SiteArray: current memory after site array memory allocation 20742.5M
[06/02 07:13:46  25161s] SiteArray: FP blocked sites are writable
[06/02 07:13:54  25169s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[06/02 07:13:54  25169s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:20742.5M
[06/02 07:13:54  25169s] Process 35580 wires and vias for routing blockage and capacity analysis
[06/02 07:13:54  25169s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.007, MEM:20742.5M
[06/02 07:13:55  25170s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:9.900, REAL:9.863, MEM:20742.5M
[06/02 07:13:57  25172s] OPERPROF:     Starting CMU at level 3, MEM:20742.5M
[06/02 07:13:57  25172s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:20742.5M
[06/02 07:13:57  25173s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:12.220, REAL:12.180, MEM:20742.5M
[06/02 07:13:57  25173s] [CPU] DPlace-Init (cpu=0:00:12.3, real=0:00:12.0, mem=20742.5MB).
[06/02 07:13:57  25173s] OPERPROF: Finished DPlace-Init at level 1, CPU:12.280, REAL:12.239, MEM:20742.5M
[06/02 07:13:57  25173s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:03:38 real=0:03:38)
[06/02 07:13:57  25173s]   Leaving CCOpt scope - extractRC...
[06/02 07:13:57  25173s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[06/02 07:13:57  25173s] Extraction called for design 'swerv_wrapper' of instances=76979 and nets=130393 using extraction engine 'preRoute' .
[06/02 07:13:57  25173s] PreRoute RC Extraction called for design swerv_wrapper.
[06/02 07:13:57  25173s] RC Extraction called in multi-corner(1) mode.
[06/02 07:13:57  25173s] RCMode: PreRoute
[06/02 07:13:57  25173s]       RC Corner Indexes            0   
[06/02 07:13:57  25173s] Capacitance Scaling Factor   : 1.00000 
[06/02 07:13:57  25173s] Resistance Scaling Factor    : 1.00000 
[06/02 07:13:57  25173s] Clock Cap. Scaling Factor    : 1.00000 
[06/02 07:13:57  25173s] Clock Res. Scaling Factor    : 1.00000 
[06/02 07:13:57  25173s] Shrink Factor                : 0.90000
[06/02 07:13:57  25173s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/02 07:13:57  25173s] Using Quantus QRC technology file ...
[06/02 07:13:58  25173s] LayerId::1 widthSet size::1
[06/02 07:13:58  25173s] LayerId::2 widthSet size::1
[06/02 07:13:58  25173s] LayerId::3 widthSet size::1
[06/02 07:13:58  25173s] LayerId::4 widthSet size::1
[06/02 07:13:58  25173s] LayerId::5 widthSet size::1
[06/02 07:13:58  25173s] LayerId::6 widthSet size::1
[06/02 07:13:58  25173s] LayerId::7 widthSet size::1
[06/02 07:13:58  25173s] LayerId::8 widthSet size::1
[06/02 07:13:58  25173s] LayerId::9 widthSet size::1
[06/02 07:13:58  25173s] Updating RC grid for preRoute extraction ...
[06/02 07:13:58  25173s] Initializing multi-corner resistance tables ...
[06/02 07:14:04  25180s] PreRoute RC Extraction DONE (CPU Time: 0:00:06.9  Real Time: 0:00:07.0  MEM: 20742.461M)
[06/02 07:14:04  25180s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[06/02 07:14:04  25180s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:06.9 real=0:00:06.9)
[06/02 07:14:04  25180s] Not writing Steiner routes to the DB after clustering cong repair call.
[06/02 07:14:04  25180s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'jtag_tck' in RC corner nominal_rc_corner.
[06/02 07:14:04  25180s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'jtag_tck'. Using estimated values, based on estimated route, as a fallback.
[06/02 07:14:04  25180s]   Clock tree timing engine global stage delay update for nominal_delay_corner:setup.late...
[06/02 07:14:04  25180s] End AAE Lib Interpolated Model. (MEM=20742.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 07:14:04  25180s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner nominal_rc_corner.
[06/02 07:14:04  25180s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[06/02 07:14:04  25180s]   Clock tree timing engine global stage delay update for nominal_delay_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:14:04  25180s]   Clock DAG stats after clustering cong repair call:
[06/02 07:14:04  25180s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/02 07:14:04  25180s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/02 07:14:04  25180s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/02 07:14:04  25180s]     sink capacitance : count=2, total=2.000pF, avg=1.000pF, sd=0.000pF, min=1.000pF, max=1.000pF
[06/02 07:14:04  25180s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.020pF, total=0.020pF
[06/02 07:14:04  25180s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:14:04  25180s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:14:04  25180s]   Clock DAG net violations after clustering cong repair call:
[06/02 07:14:04  25180s]     Remaining Transition : {count=2, worst=[214748.367ns, 214748.367ns]} avg=214748.367ns sd=0.000ns sum=429496.734ns
[06/02 07:14:04  25180s]     Capacitance          : {count=2, worst=[1.010pF, 1.010pF]} avg=1.010pF sd=0.000pF sum=2.020pF
[06/02 07:14:04  25180s]   Clock DAG primary half-corner transition distribution after clustering cong repair call: none
[06/02 07:14:04  25180s]   
[06/02 07:14:04  25180s]   Skew group summary after clustering cong repair call:
[06/02 07:14:04  25180s]     skew_group clk/nominal_constraints: unconstrained
[06/02 07:14:04  25180s]     skew_group jtag_tck/nominal_constraints: unconstrained
[06/02 07:14:04  25180s]   CongRepair After Initial Clustering done. (took cpu=0:03:45 real=0:03:45)
[06/02 07:14:04  25180s]   Stage::Clustering done. (took cpu=0:04:15 real=0:04:14)
[06/02 07:14:04  25180s]   Stage::DRV Fixing...
[06/02 07:14:04  25180s]   Fixing clock tree slew time and max cap violations...
[06/02 07:14:04  25180s]     Fixing clock tree overload: **WARN: (IMPCCOPT-2348):	Unfixable transition violation found at clk driving net clk. CCOpt is unable to add buffers due to a dont_touch constraint on a verilog module or module port.
[06/02 07:14:04  25180s] ...20% ...40% ..**WARN: (IMPCCOPT-2348):	Unfixable transition violation found at jtag_tck driving net jtag_tck. CCOpt is unable to add buffers due to a dont_touch constraint on a verilog module or module port.
[06/02 07:14:04  25180s] .60% ...80% ...100% 
[06/02 07:14:04  25180s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[06/02 07:14:04  25180s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/02 07:14:04  25180s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/02 07:14:04  25180s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/02 07:14:04  25180s]       sink capacitance : count=2, total=2.000pF, avg=1.000pF, sd=0.000pF, min=1.000pF, max=1.000pF
[06/02 07:14:04  25180s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.020pF, total=0.020pF
[06/02 07:14:04  25180s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:14:04  25180s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:14:04  25180s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
[06/02 07:14:04  25180s]       Unfixable Transition : {count=2, worst=[214748.367ns, 214748.367ns]} avg=214748.367ns sd=0.000ns sum=429496.734ns
[06/02 07:14:04  25180s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations': none
[06/02 07:14:04  25180s]     
[06/02 07:14:04  25180s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[06/02 07:14:04  25180s]       skew_group clk/nominal_constraints: unconstrained
[06/02 07:14:04  25180s]       skew_group jtag_tck/nominal_constraints: unconstrained
[06/02 07:14:04  25180s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/02 07:14:04  25180s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:14:04  25180s]   Fixing clock tree slew time and max cap violations - detailed pass...
[06/02 07:14:04  25180s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[06/02 07:14:04  25180s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[06/02 07:14:04  25180s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/02 07:14:04  25180s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/02 07:14:04  25180s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/02 07:14:04  25180s]       sink capacitance : count=2, total=2.000pF, avg=1.000pF, sd=0.000pF, min=1.000pF, max=1.000pF
[06/02 07:14:04  25180s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.020pF, total=0.020pF
[06/02 07:14:04  25180s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:14:04  25180s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:14:04  25180s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
[06/02 07:14:04  25180s]       Unfixable Transition : {count=2, worst=[214748.367ns, 214748.367ns]} avg=214748.367ns sd=0.000ns sum=429496.734ns
[06/02 07:14:04  25180s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[06/02 07:14:04  25180s]     
[06/02 07:14:04  25180s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[06/02 07:14:04  25180s]       skew_group clk/nominal_constraints: unconstrained
[06/02 07:14:04  25180s]       skew_group jtag_tck/nominal_constraints: unconstrained
[06/02 07:14:04  25180s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/02 07:14:04  25180s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:14:04  25180s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:14:04  25180s]   Stage::Insertion Delay Reduction...
[06/02 07:14:04  25180s]   Removing unnecessary root buffering...
[06/02 07:14:04  25180s]     Clock DAG stats after 'Removing unnecessary root buffering':
[06/02 07:14:04  25180s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/02 07:14:04  25180s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/02 07:14:04  25180s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/02 07:14:04  25180s]       sink capacitance : count=2, total=2.000pF, avg=1.000pF, sd=0.000pF, min=1.000pF, max=1.000pF
[06/02 07:14:04  25180s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.020pF, total=0.020pF
[06/02 07:14:04  25180s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:14:04  25180s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:14:04  25180s]     Clock DAG net violations after 'Removing unnecessary root buffering':
[06/02 07:14:04  25180s]       Unfixable Transition : {count=2, worst=[214748.367ns, 214748.367ns]} avg=214748.367ns sd=0.000ns sum=429496.734ns
[06/02 07:14:04  25180s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering': none
[06/02 07:14:04  25180s]     
[06/02 07:14:04  25180s]     Skew group summary after 'Removing unnecessary root buffering':
[06/02 07:14:04  25180s]       skew_group clk/nominal_constraints: unconstrained
[06/02 07:14:04  25180s]       skew_group jtag_tck/nominal_constraints: unconstrained
[06/02 07:14:04  25180s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/02 07:14:04  25180s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:14:04  25180s]   Removing unconstrained drivers...
[06/02 07:14:04  25180s]     Clock DAG stats after 'Removing unconstrained drivers':
[06/02 07:14:04  25180s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/02 07:14:04  25180s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/02 07:14:04  25180s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/02 07:14:04  25180s]       sink capacitance : count=2, total=2.000pF, avg=1.000pF, sd=0.000pF, min=1.000pF, max=1.000pF
[06/02 07:14:04  25180s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.020pF, total=0.020pF
[06/02 07:14:04  25180s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:14:04  25180s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:14:04  25180s]     Clock DAG net violations after 'Removing unconstrained drivers':
[06/02 07:14:04  25180s]       Unfixable Transition : {count=2, worst=[214748.367ns, 214748.367ns]} avg=214748.367ns sd=0.000ns sum=429496.734ns
[06/02 07:14:04  25180s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers': none
[06/02 07:14:04  25180s]     
[06/02 07:14:04  25180s]     Skew group summary after 'Removing unconstrained drivers':
[06/02 07:14:04  25180s]       skew_group clk/nominal_constraints: unconstrained
[06/02 07:14:04  25180s]       skew_group jtag_tck/nominal_constraints: unconstrained
[06/02 07:14:04  25180s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/02 07:14:04  25180s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:14:04  25180s]   
[06/02 07:14:04  25180s]   Slew violating nets across all clock trees:
[06/02 07:14:04  25180s]   ===========================================
[06/02 07:14:04  25180s]   
[06/02 07:14:04  25180s]   Target and measured clock slews (in ns):
[06/02 07:14:04  25180s]   
[06/02 07:14:04  25180s]   ------------------------------------------------------------------------------------------------------------
[06/02 07:14:04  25180s]   Half corner                        Slew target    Slew achieved    Net         Comment
[06/02 07:14:04  25180s]   ------------------------------------------------------------------------------------------------------------
[06/02 07:14:04  25180s]   nominal_delay_corner:setup.late    -214748.365        0.002        jtag_tck    Marked as don't touch by user
[06/02 07:14:04  25180s]   nominal_delay_corner:setup.late    -214748.365        0.002        clk         Marked as don't touch by user
[06/02 07:14:04  25180s]   ------------------------------------------------------------------------------------------------------------
[06/02 07:14:04  25180s]   
[06/02 07:14:04  25180s]   Found multiple nets with slew violations that have been marked as don't touch. 
[06/02 07:14:04  25180s]   CCOpt will not be able to fix these violations directly.
[06/02 07:14:04  25180s]   Consider removing the don't touch flag: {dbSet [dbGetNetByName net].isDontTouch 0}.
[06/02 07:14:04  25180s]   
[06/02 07:14:04  25180s]   
[06/02 07:14:04  25180s]   Checking for inverting clock gates...
[06/02 07:14:04  25180s]   Checking for inverting clock gates done.
[06/02 07:14:04  25180s]   Reducing insertion delay 1...
[06/02 07:14:04  25180s]     Clock DAG stats after 'Reducing insertion delay 1':
[06/02 07:14:04  25180s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/02 07:14:04  25180s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/02 07:14:04  25180s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/02 07:14:04  25180s]       sink capacitance : count=2, total=2.000pF, avg=1.000pF, sd=0.000pF, min=1.000pF, max=1.000pF
[06/02 07:14:04  25180s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.020pF, total=0.020pF
[06/02 07:14:04  25180s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:14:04  25180s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:14:04  25180s]     Clock DAG net violations after 'Reducing insertion delay 1':
[06/02 07:14:04  25180s]       Unfixable Transition : {count=2, worst=[214748.367ns, 214748.367ns]} avg=214748.367ns sd=0.000ns sum=429496.734ns
[06/02 07:14:04  25180s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1': none
[06/02 07:14:04  25180s]     
[06/02 07:14:04  25180s]     Skew group summary after 'Reducing insertion delay 1':
[06/02 07:14:04  25180s]       skew_group clk/nominal_constraints: unconstrained
[06/02 07:14:04  25180s]       skew_group jtag_tck/nominal_constraints: unconstrained
[06/02 07:14:04  25180s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/02 07:14:04  25180s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:14:04  25180s]   Removing longest path buffering...
[06/02 07:14:04  25180s]     Clock DAG stats after 'Removing longest path buffering':
[06/02 07:14:04  25180s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/02 07:14:04  25180s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/02 07:14:04  25180s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/02 07:14:04  25180s]       sink capacitance : count=2, total=2.000pF, avg=1.000pF, sd=0.000pF, min=1.000pF, max=1.000pF
[06/02 07:14:04  25180s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.020pF, total=0.020pF
[06/02 07:14:04  25180s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:14:04  25180s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:14:04  25180s]     Clock DAG net violations after 'Removing longest path buffering':
[06/02 07:14:04  25180s]       Unfixable Transition : {count=2, worst=[214748.367ns, 214748.367ns]} avg=214748.367ns sd=0.000ns sum=429496.734ns
[06/02 07:14:04  25180s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering': none
[06/02 07:14:04  25180s]     
[06/02 07:14:04  25180s]     Skew group summary after 'Removing longest path buffering':
[06/02 07:14:04  25180s]       skew_group clk/nominal_constraints: unconstrained
[06/02 07:14:04  25180s]       skew_group jtag_tck/nominal_constraints: unconstrained
[06/02 07:14:04  25180s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/02 07:14:04  25180s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:14:04  25180s]   Reducing insertion delay 2...
[06/02 07:14:04  25180s] Path optimization required 0 stage delay updates 
[06/02 07:14:04  25180s]     Clock DAG stats after 'Reducing insertion delay 2':
[06/02 07:14:04  25180s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/02 07:14:04  25180s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/02 07:14:04  25180s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/02 07:14:04  25180s]       sink capacitance : count=2, total=2.000pF, avg=1.000pF, sd=0.000pF, min=1.000pF, max=1.000pF
[06/02 07:14:04  25180s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.020pF, total=0.020pF
[06/02 07:14:04  25180s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:14:04  25180s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:14:04  25180s]     Clock DAG net violations after 'Reducing insertion delay 2':
[06/02 07:14:04  25180s]       Unfixable Transition : {count=2, worst=[214748.367ns, 214748.367ns]} avg=214748.367ns sd=0.000ns sum=429496.734ns
[06/02 07:14:04  25180s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2': none
[06/02 07:14:04  25180s]     
[06/02 07:14:04  25180s]     Skew group summary after 'Reducing insertion delay 2':
[06/02 07:14:04  25180s]       skew_group clk/nominal_constraints: unconstrained
[06/02 07:14:04  25180s]       skew_group jtag_tck/nominal_constraints: unconstrained
[06/02 07:14:04  25180s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/02 07:14:04  25180s]   Reducing insertion delay 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:14:04  25180s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:14:04  25180s]   CCOpt::Phase::Construction done. (took cpu=0:04:15 real=0:04:14)
[06/02 07:14:04  25180s]   CCOpt::Phase::Implementation...
[06/02 07:14:04  25180s]   Stage::Reducing Power...
[06/02 07:14:04  25180s]   Improving clock tree routing...
[06/02 07:14:04  25180s]     Iteration 1...
[06/02 07:14:04  25180s]     Iteration 1 done.
[06/02 07:14:04  25180s]     Clock DAG stats after 'Improving clock tree routing':
[06/02 07:14:04  25180s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/02 07:14:04  25180s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/02 07:14:04  25180s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/02 07:14:04  25180s]       sink capacitance : count=2, total=2.000pF, avg=1.000pF, sd=0.000pF, min=1.000pF, max=1.000pF
[06/02 07:14:04  25180s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.020pF, total=0.020pF
[06/02 07:14:04  25180s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:14:04  25180s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:14:04  25180s]     Clock DAG net violations after 'Improving clock tree routing':
[06/02 07:14:04  25180s]       Unfixable Transition : {count=2, worst=[214748.367ns, 214748.367ns]} avg=214748.367ns sd=0.000ns sum=429496.734ns
[06/02 07:14:04  25180s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing': none
[06/02 07:14:04  25180s]     
[06/02 07:14:04  25180s]     Skew group summary after 'Improving clock tree routing':
[06/02 07:14:04  25180s]       skew_group clk/nominal_constraints: unconstrained
[06/02 07:14:04  25180s]       skew_group jtag_tck/nominal_constraints: unconstrained
[06/02 07:14:04  25180s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/02 07:14:04  25180s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:14:04  25180s]   Reducing clock tree power 1...
[06/02 07:14:04  25180s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[06/02 07:14:04  25180s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:14:04  25180s]     100% 
[06/02 07:14:04  25180s]     Clock DAG stats after 'Reducing clock tree power 1':
[06/02 07:14:04  25180s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/02 07:14:04  25180s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/02 07:14:04  25180s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/02 07:14:04  25180s]       sink capacitance : count=2, total=2.000pF, avg=1.000pF, sd=0.000pF, min=1.000pF, max=1.000pF
[06/02 07:14:04  25180s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.020pF, total=0.020pF
[06/02 07:14:04  25180s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:14:04  25180s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:14:04  25180s]     Clock DAG net violations after 'Reducing clock tree power 1':
[06/02 07:14:04  25180s]       Unfixable Transition : {count=2, worst=[214748.367ns, 214748.367ns]} avg=214748.367ns sd=0.000ns sum=429496.734ns
[06/02 07:14:04  25180s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1': none
[06/02 07:14:04  25180s]     
[06/02 07:14:04  25180s]     Skew group summary after 'Reducing clock tree power 1':
[06/02 07:14:04  25180s]       skew_group clk/nominal_constraints: unconstrained
[06/02 07:14:04  25180s]       skew_group jtag_tck/nominal_constraints: unconstrained
[06/02 07:14:04  25180s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/02 07:14:04  25180s]   Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:14:04  25180s]   Reducing clock tree power 2...
[06/02 07:14:04  25180s] Path optimization required 0 stage delay updates 
[06/02 07:14:04  25180s]     Clock DAG stats after 'Reducing clock tree power 2':
[06/02 07:14:04  25180s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/02 07:14:04  25180s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/02 07:14:04  25180s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/02 07:14:04  25180s]       sink capacitance : count=2, total=2.000pF, avg=1.000pF, sd=0.000pF, min=1.000pF, max=1.000pF
[06/02 07:14:04  25180s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.020pF, total=0.020pF
[06/02 07:14:04  25180s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:14:04  25180s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:14:04  25180s]     Clock DAG net violations after 'Reducing clock tree power 2':
[06/02 07:14:04  25180s]       Unfixable Transition : {count=2, worst=[214748.367ns, 214748.367ns]} avg=214748.367ns sd=0.000ns sum=429496.734ns
[06/02 07:14:04  25180s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2': none
[06/02 07:14:04  25180s]     
[06/02 07:14:04  25180s]     Skew group summary after 'Reducing clock tree power 2':
[06/02 07:14:04  25180s]       skew_group clk/nominal_constraints: unconstrained
[06/02 07:14:04  25180s]       skew_group jtag_tck/nominal_constraints: unconstrained
[06/02 07:14:04  25180s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/02 07:14:04  25180s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:14:04  25180s]   Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:14:04  25180s]   Stage::Balancing...
[06/02 07:14:04  25180s]   Approximately balancing fragments step...
[06/02 07:14:04  25180s]     Resolve constraints - Approximately balancing fragments...
[06/02 07:14:04  25180s]     Resolving skew group constraints...
[06/02 07:14:04  25180s]       Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 1 variables and 0 constraints; tolerance 1
[06/02 07:14:04  25180s]     Resolving skew group constraints done.
[06/02 07:14:04  25180s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:14:04  25180s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[06/02 07:14:04  25180s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[06/02 07:14:04  25180s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:14:04  25180s]     Approximately balancing fragments...
[06/02 07:14:04  25180s]       Moving gates to improve sub-tree skew...
[06/02 07:14:04  25180s]         Tried: 3 Succeeded: 0
[06/02 07:14:04  25180s]         Topology Tried: 0 Succeeded: 0
[06/02 07:14:04  25180s]         0 Succeeded with SS ratio
[06/02 07:14:04  25180s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[06/02 07:14:04  25180s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[06/02 07:14:04  25180s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[06/02 07:14:04  25180s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/02 07:14:04  25180s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/02 07:14:04  25180s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/02 07:14:04  25180s]           sink capacitance : count=2, total=2.000pF, avg=1.000pF, sd=0.000pF, min=1.000pF, max=1.000pF
[06/02 07:14:04  25180s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.020pF, total=0.020pF
[06/02 07:14:04  25180s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:14:04  25180s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:14:04  25180s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew':
[06/02 07:14:04  25180s]           Unfixable Transition : {count=2, worst=[214748.367ns, 214748.367ns]} avg=214748.367ns sd=0.000ns sum=429496.734ns
[06/02 07:14:04  25180s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew': none
[06/02 07:14:04  25180s]         
[06/02 07:14:04  25180s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/02 07:14:04  25180s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:14:04  25180s]       Approximately balancing fragments bottom up...
[06/02 07:14:04  25180s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[06/02 07:14:04  25180s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[06/02 07:14:04  25180s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/02 07:14:04  25180s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/02 07:14:04  25180s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/02 07:14:04  25180s]           sink capacitance : count=2, total=2.000pF, avg=1.000pF, sd=0.000pF, min=1.000pF, max=1.000pF
[06/02 07:14:04  25180s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.020pF, total=0.020pF
[06/02 07:14:04  25180s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:14:04  25180s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:14:04  25180s]         Clock DAG net violations after 'Approximately balancing fragments bottom up':
[06/02 07:14:04  25180s]           Unfixable Transition : {count=2, worst=[214748.367ns, 214748.367ns]} avg=214748.367ns sd=0.000ns sum=429496.734ns
[06/02 07:14:04  25180s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up': none
[06/02 07:14:04  25180s]         
[06/02 07:14:04  25180s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/02 07:14:04  25180s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:14:04  25180s]       Approximately balancing fragments, wire and cell delays...
[06/02 07:14:04  25180s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[06/02 07:14:04  25180s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[06/02 07:14:04  25180s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/02 07:14:04  25180s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/02 07:14:04  25180s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/02 07:14:04  25180s]           sink capacitance : count=2, total=2.000pF, avg=1.000pF, sd=0.000pF, min=1.000pF, max=1.000pF
[06/02 07:14:04  25180s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.020pF, total=0.020pF
[06/02 07:14:04  25180s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:14:04  25180s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:14:04  25180s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
[06/02 07:14:04  25180s]           Unfixable Transition : {count=2, worst=[214748.367ns, 214748.367ns]} avg=214748.367ns sd=0.000ns sum=429496.734ns
[06/02 07:14:04  25180s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1: none
[06/02 07:14:04  25180s]         
[06/02 07:14:04  25180s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[06/02 07:14:04  25180s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:14:04  25180s]     Approximately balancing fragments done.
[06/02 07:14:04  25180s]     Clock DAG stats after 'Approximately balancing fragments step':
[06/02 07:14:04  25180s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/02 07:14:04  25180s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/02 07:14:04  25180s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/02 07:14:04  25180s]       sink capacitance : count=2, total=2.000pF, avg=1.000pF, sd=0.000pF, min=1.000pF, max=1.000pF
[06/02 07:14:04  25180s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.020pF, total=0.020pF
[06/02 07:14:04  25180s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:14:04  25180s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:14:04  25180s]     Clock DAG net violations after 'Approximately balancing fragments step':
[06/02 07:14:04  25180s]       Unfixable Transition : {count=2, worst=[214748.367ns, 214748.367ns]} avg=214748.367ns sd=0.000ns sum=429496.734ns
[06/02 07:14:04  25180s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step': none
[06/02 07:14:04  25180s]     
[06/02 07:14:04  25180s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/02 07:14:04  25180s]   Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:14:04  25180s]   Clock DAG stats after Approximately balancing fragments:
[06/02 07:14:04  25180s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/02 07:14:04  25180s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/02 07:14:04  25180s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/02 07:14:04  25180s]     sink capacitance : count=2, total=2.000pF, avg=1.000pF, sd=0.000pF, min=1.000pF, max=1.000pF
[06/02 07:14:04  25180s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.020pF, total=0.020pF
[06/02 07:14:04  25180s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:14:04  25180s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:14:04  25180s]   Clock DAG net violations after Approximately balancing fragments:
[06/02 07:14:04  25180s]     Unfixable Transition : {count=2, worst=[214748.367ns, 214748.367ns]} avg=214748.367ns sd=0.000ns sum=429496.734ns
[06/02 07:14:04  25180s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments: none
[06/02 07:14:04  25180s]   
[06/02 07:14:04  25180s]   Skew group summary after Approximately balancing fragments:
[06/02 07:14:04  25180s]     skew_group clk/nominal_constraints: unconstrained
[06/02 07:14:04  25180s]     skew_group jtag_tck/nominal_constraints: unconstrained
[06/02 07:14:04  25180s]   Improving fragments clock skew...
[06/02 07:14:04  25180s]     Clock DAG stats after 'Improving fragments clock skew':
[06/02 07:14:04  25180s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/02 07:14:04  25180s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/02 07:14:04  25180s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/02 07:14:04  25180s]       sink capacitance : count=2, total=2.000pF, avg=1.000pF, sd=0.000pF, min=1.000pF, max=1.000pF
[06/02 07:14:04  25180s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.020pF, total=0.020pF
[06/02 07:14:04  25180s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:14:04  25180s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:14:04  25180s]     Clock DAG net violations after 'Improving fragments clock skew':
[06/02 07:14:04  25180s]       Unfixable Transition : {count=2, worst=[214748.367ns, 214748.367ns]} avg=214748.367ns sd=0.000ns sum=429496.734ns
[06/02 07:14:04  25180s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew': none
[06/02 07:14:04  25180s]     
[06/02 07:14:04  25180s]     Skew group summary after 'Improving fragments clock skew':
[06/02 07:14:04  25180s]       skew_group clk/nominal_constraints: unconstrained
[06/02 07:14:04  25180s]       skew_group jtag_tck/nominal_constraints: unconstrained
[06/02 07:14:04  25180s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/02 07:14:04  25180s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:14:04  25180s]   Approximately balancing step...
[06/02 07:14:04  25180s]     Resolve constraints - Approximately balancing...
[06/02 07:14:04  25180s]     Resolving skew group constraints...
[06/02 07:14:04  25180s]       Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 1 variables and 0 constraints; tolerance 1
[06/02 07:14:04  25180s]     Resolving skew group constraints done.
[06/02 07:14:04  25180s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:14:04  25180s]     Approximately balancing...
[06/02 07:14:04  25180s]       Approximately balancing, wire and cell delays...
[06/02 07:14:04  25180s]       Approximately balancing, wire and cell delays, iteration 1...
[06/02 07:14:04  25180s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[06/02 07:14:04  25180s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/02 07:14:04  25180s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/02 07:14:04  25180s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/02 07:14:04  25180s]           sink capacitance : count=2, total=2.000pF, avg=1.000pF, sd=0.000pF, min=1.000pF, max=1.000pF
[06/02 07:14:04  25180s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.020pF, total=0.020pF
[06/02 07:14:04  25180s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:14:04  25180s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:14:04  25180s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
[06/02 07:14:04  25180s]           Unfixable Transition : {count=2, worst=[214748.367ns, 214748.367ns]} avg=214748.367ns sd=0.000ns sum=429496.734ns
[06/02 07:14:04  25180s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1: none
[06/02 07:14:04  25180s]         
[06/02 07:14:04  25180s]       Approximately balancing, wire and cell delays, iteration 1 done.
[06/02 07:14:04  25180s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:14:04  25180s]     Approximately balancing done.
[06/02 07:14:04  25180s]     Clock DAG stats after 'Approximately balancing step':
[06/02 07:14:04  25180s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/02 07:14:04  25180s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/02 07:14:04  25180s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/02 07:14:04  25180s]       sink capacitance : count=2, total=2.000pF, avg=1.000pF, sd=0.000pF, min=1.000pF, max=1.000pF
[06/02 07:14:04  25180s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.020pF, total=0.020pF
[06/02 07:14:04  25180s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:14:04  25180s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:14:04  25180s]     Clock DAG net violations after 'Approximately balancing step':
[06/02 07:14:04  25180s]       Unfixable Transition : {count=2, worst=[214748.367ns, 214748.367ns]} avg=214748.367ns sd=0.000ns sum=429496.734ns
[06/02 07:14:04  25180s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step': none
[06/02 07:14:04  25180s]     
[06/02 07:14:04  25180s]     Skew group summary after 'Approximately balancing step':
[06/02 07:14:04  25180s]       skew_group clk/nominal_constraints: unconstrained
[06/02 07:14:04  25180s]       skew_group jtag_tck/nominal_constraints: unconstrained
[06/02 07:14:04  25180s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/02 07:14:04  25180s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:14:04  25180s]   Approximately balancing paths...
[06/02 07:14:04  25180s]     Added 0 buffers.
[06/02 07:14:04  25180s]     Clock DAG stats after 'Approximately balancing paths':
[06/02 07:14:04  25180s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/02 07:14:04  25180s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/02 07:14:04  25180s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/02 07:14:04  25180s]       sink capacitance : count=2, total=2.000pF, avg=1.000pF, sd=0.000pF, min=1.000pF, max=1.000pF
[06/02 07:14:04  25180s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.020pF, total=0.020pF
[06/02 07:14:04  25180s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:14:04  25180s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:14:04  25180s]     Clock DAG net violations after 'Approximately balancing paths':
[06/02 07:14:04  25180s]       Unfixable Transition : {count=2, worst=[214748.367ns, 214748.367ns]} avg=214748.367ns sd=0.000ns sum=429496.734ns
[06/02 07:14:04  25180s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths': none
[06/02 07:14:04  25180s]     
[06/02 07:14:04  25180s]     Skew group summary after 'Approximately balancing paths':
[06/02 07:14:04  25180s]       skew_group clk/nominal_constraints: unconstrained
[06/02 07:14:04  25180s]       skew_group jtag_tck/nominal_constraints: unconstrained
[06/02 07:14:04  25180s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/02 07:14:04  25180s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:14:04  25180s]   Stage::Balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:14:04  25180s]   Stage::Polishing...
[06/02 07:14:04  25180s]   Merging balancing drivers for power...
[06/02 07:14:04  25180s]     Tried: 3 Succeeded: 0
[06/02 07:14:04  25180s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'jtag_tck' in RC corner nominal_rc_corner.
[06/02 07:14:04  25180s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'jtag_tck'. Using estimated values, based on estimated route, as a fallback.
[06/02 07:14:04  25180s]     Clock tree timing engine global stage delay update for nominal_delay_corner:setup.late...
[06/02 07:14:04  25180s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner nominal_rc_corner.
[06/02 07:14:04  25180s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[06/02 07:14:04  25180s]     Clock tree timing engine global stage delay update for nominal_delay_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:14:04  25180s]     Clock DAG stats after 'Merging balancing drivers for power':
[06/02 07:14:04  25180s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/02 07:14:04  25180s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/02 07:14:04  25180s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/02 07:14:04  25180s]       sink capacitance : count=2, total=2.000pF, avg=1.000pF, sd=0.000pF, min=1.000pF, max=1.000pF
[06/02 07:14:04  25180s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.020pF, total=0.020pF
[06/02 07:14:04  25180s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:14:04  25180s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:14:04  25180s]     Clock DAG net violations after 'Merging balancing drivers for power':
[06/02 07:14:04  25180s]       Unfixable Transition : {count=2, worst=[214748.367ns, 214748.367ns]} avg=214748.367ns sd=0.000ns sum=429496.734ns
[06/02 07:14:04  25180s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power': none
[06/02 07:14:04  25180s]     
[06/02 07:14:04  25180s]     Skew group summary after 'Merging balancing drivers for power':
[06/02 07:14:04  25180s]       skew_group clk/nominal_constraints: unconstrained
[06/02 07:14:04  25180s]       skew_group jtag_tck/nominal_constraints: unconstrained
[06/02 07:14:04  25180s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/02 07:14:04  25180s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:14:04  25180s]   Checking for inverting clock gates...
[06/02 07:14:04  25180s]   Checking for inverting clock gates done.
[06/02 07:14:04  25180s]   Improving clock skew...
[06/02 07:14:04  25180s]     Clock DAG stats after 'Improving clock skew':
[06/02 07:14:04  25180s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/02 07:14:04  25180s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/02 07:14:04  25180s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/02 07:14:04  25180s]       sink capacitance : count=2, total=2.000pF, avg=1.000pF, sd=0.000pF, min=1.000pF, max=1.000pF
[06/02 07:14:04  25180s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.020pF, total=0.020pF
[06/02 07:14:04  25180s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:14:04  25180s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:14:04  25180s]     Clock DAG net violations after 'Improving clock skew':
[06/02 07:14:04  25180s]       Unfixable Transition : {count=2, worst=[214748.367ns, 214748.367ns]} avg=214748.367ns sd=0.000ns sum=429496.734ns
[06/02 07:14:04  25180s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew': none
[06/02 07:14:04  25180s]     
[06/02 07:14:04  25180s]     Skew group summary after 'Improving clock skew':
[06/02 07:14:04  25180s]       skew_group clk/nominal_constraints: unconstrained
[06/02 07:14:04  25180s]       skew_group jtag_tck/nominal_constraints: unconstrained
[06/02 07:14:04  25180s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/02 07:14:04  25180s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:14:04  25180s]   Reducing clock tree power 3...
[06/02 07:14:04  25180s]     Initial gate capacitance is (rise=2.000pF fall=2.000pF).
[06/02 07:14:04  25180s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[06/02 07:14:04  25180s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:14:04  25180s]     100% 
[06/02 07:14:04  25180s]     Clock DAG stats after 'Reducing clock tree power 3':
[06/02 07:14:04  25180s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/02 07:14:04  25180s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/02 07:14:04  25180s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/02 07:14:04  25180s]       sink capacitance : count=2, total=2.000pF, avg=1.000pF, sd=0.000pF, min=1.000pF, max=1.000pF
[06/02 07:14:04  25180s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.020pF, total=0.020pF
[06/02 07:14:04  25180s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:14:04  25180s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:14:04  25180s]     Clock DAG net violations after 'Reducing clock tree power 3':
[06/02 07:14:04  25180s]       Unfixable Transition : {count=2, worst=[214748.367ns, 214748.367ns]} avg=214748.367ns sd=0.000ns sum=429496.734ns
[06/02 07:14:04  25180s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3': none
[06/02 07:14:04  25180s]     
[06/02 07:14:04  25180s]     Skew group summary after 'Reducing clock tree power 3':
[06/02 07:14:04  25180s]       skew_group clk/nominal_constraints: unconstrained
[06/02 07:14:04  25180s]       skew_group jtag_tck/nominal_constraints: unconstrained
[06/02 07:14:04  25180s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/02 07:14:04  25180s]   Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:14:04  25180s]   Wire Opt OverFix...
[06/02 07:14:04  25180s]     Wire Reduction extra effort...
[06/02 07:14:04  25180s]       Artificially removing short and long paths...
[06/02 07:14:04  25180s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/02 07:14:04  25180s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:14:04  25180s]       Global shorten wires A0...
[06/02 07:14:04  25180s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/02 07:14:04  25180s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:14:04  25180s]       Move For Wirelength - core...
[06/02 07:14:04  25180s]         Move for wirelength. considered=2, filtered=2, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[06/02 07:14:04  25180s]         Max accepted move=0.000um, total accepted move=0.000um
[06/02 07:14:04  25180s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/02 07:14:04  25180s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:14:04  25180s]       Global shorten wires A1...
[06/02 07:14:04  25180s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/02 07:14:04  25180s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:14:04  25180s]       Move For Wirelength - core...
[06/02 07:14:04  25180s]         Move for wirelength. considered=2, filtered=2, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[06/02 07:14:04  25180s]         Max accepted move=0.000um, total accepted move=0.000um
[06/02 07:14:04  25180s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/02 07:14:04  25180s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:14:04  25180s]       Global shorten wires B...
[06/02 07:14:04  25180s]         Modifying slew-target multiplier from 1 to 0.95
[06/02 07:14:04  25180s]         Reverting slew-target multiplier from 0.95 to 1
[06/02 07:14:04  25180s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/02 07:14:04  25180s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:14:04  25180s]       Move For Wirelength - branch...
[06/02 07:14:04  25180s]         Move for wirelength. considered=2, filtered=2, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[06/02 07:14:04  25180s]         Max accepted move=0.000um, total accepted move=0.000um
[06/02 07:14:04  25180s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/02 07:14:04  25180s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:14:04  25180s]       Clock DAG stats after 'Wire Reduction extra effort':
[06/02 07:14:04  25180s]         cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/02 07:14:04  25180s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/02 07:14:04  25180s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/02 07:14:04  25180s]         sink capacitance : count=2, total=2.000pF, avg=1.000pF, sd=0.000pF, min=1.000pF, max=1.000pF
[06/02 07:14:04  25180s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.020pF, total=0.020pF
[06/02 07:14:04  25180s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:14:04  25180s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:14:04  25180s]       Clock DAG net violations after 'Wire Reduction extra effort':
[06/02 07:14:04  25180s]         Unfixable Transition : {count=2, worst=[214748.367ns, 214748.367ns]} avg=214748.367ns sd=0.000ns sum=429496.734ns
[06/02 07:14:04  25180s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort': none
[06/02 07:14:04  25180s]       
[06/02 07:14:04  25180s]       Skew group summary after 'Wire Reduction extra effort':
[06/02 07:14:04  25180s]         skew_group clk/nominal_constraints: unconstrained
[06/02 07:14:04  25180s]         skew_group jtag_tck/nominal_constraints: unconstrained
[06/02 07:14:04  25180s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/02 07:14:04  25180s]     Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:14:04  25180s]     Optimizing orientation...
[06/02 07:14:04  25180s]     FlipOpt...
[06/02 07:14:04  25180s]     Optimizing orientation on clock cells...
[06/02 07:14:04  25180s]       Orientation Wirelength Optimization: Attempted = 3 , Succeeded = 0 , Wirelength increased = 0 , CannotMove = 3 , Illegal = 0 , Other = 0
[06/02 07:14:04  25180s]     Optimizing orientation on clock cells done.
[06/02 07:14:04  25180s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:14:04  25180s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:14:04  25180s]     Clock DAG stats after 'Wire Opt OverFix':
[06/02 07:14:04  25180s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/02 07:14:04  25180s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/02 07:14:04  25180s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/02 07:14:04  25180s]       sink capacitance : count=2, total=2.000pF, avg=1.000pF, sd=0.000pF, min=1.000pF, max=1.000pF
[06/02 07:14:04  25180s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.020pF, total=0.020pF
[06/02 07:14:04  25180s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:14:04  25180s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:14:04  25180s]     Clock DAG net violations after 'Wire Opt OverFix':
[06/02 07:14:04  25180s]       Unfixable Transition : {count=2, worst=[214748.367ns, 214748.367ns]} avg=214748.367ns sd=0.000ns sum=429496.734ns
[06/02 07:14:04  25180s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix': none
[06/02 07:14:04  25180s]     
[06/02 07:14:04  25180s]     Skew group summary after 'Wire Opt OverFix':
[06/02 07:14:04  25180s]       skew_group clk/nominal_constraints: unconstrained
[06/02 07:14:04  25180s]       skew_group jtag_tck/nominal_constraints: unconstrained
[06/02 07:14:04  25180s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[06/02 07:14:04  25180s]   Wire Opt OverFix done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:14:04  25180s]   Total capacitance is (rise=2.020pF fall=2.020pF), of which (rise=0.020pF fall=0.020pF) is wire, and (rise=2.000pF fall=2.000pF) is gate.
[06/02 07:14:04  25180s]   Stage::Polishing done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:14:04  25180s]   Stage::Updating netlist...
[06/02 07:14:04  25180s]   Reset timing graph...
[06/02 07:14:04  25180s] Ignoring AAE DB Resetting ...
[06/02 07:14:04  25180s]   Reset timing graph done.
[06/02 07:14:04  25180s]   Setting non-default rules before calling refine place.
[06/02 07:14:06  25181s]   Leaving CCOpt scope - ClockRefiner...
[06/02 07:14:06  25181s] Assigned high priority to 0 cells.
[06/02 07:14:06  25181s]   Performing Clock Only Refine Place.
[06/02 07:14:06  25181s] Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : Skipped, Datapath : Skipped
[06/02 07:14:06  25181s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:20742.5M
[06/02 07:14:06  25181s] OPERPROF:   Starting DPlace-Init at level 2, MEM:20742.5M
[06/02 07:14:06  25181s] #spOpts: N=28 autoPA advPA mergeVia=F 
[06/02 07:14:06  25181s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:20742.5M
[06/02 07:14:11  25186s] OPERPROF:       Starting CMU at level 4, MEM:20742.5M
[06/02 07:14:11  25186s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.007, MEM:20742.5M
[06/02 07:14:11  25187s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:5.810, REAL:5.807, MEM:20742.5M
[06/02 07:14:11  25187s] [CPU] DPlace-Init (cpu=0:00:05.9, real=0:00:05.0, mem=20742.5MB).
[06/02 07:14:11  25187s] OPERPROF:   Finished DPlace-Init at level 2, CPU:5.860, REAL:5.862, MEM:20742.5M
[06/02 07:14:11  25187s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:5.860, REAL:5.862, MEM:20742.5M
[06/02 07:14:11  25187s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.17768.9
[06/02 07:14:11  25187s] OPERPROF: Starting RefinePlace at level 1, MEM:20742.5M
[06/02 07:14:11  25187s] *** Starting refinePlace (6:59:47 mem=20742.5M) ***
[06/02 07:14:11  25187s] Total net bbox length = 1.306e+07 (6.369e+06 6.692e+06) (ext = 4.087e+06)
[06/02 07:14:12  25187s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/02 07:14:12  25187s] OPERPROF:   Starting CellHaloInit at level 2, MEM:20742.5M
[06/02 07:14:12  25187s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.003, MEM:20742.5M
[06/02 07:14:12  25187s] OPERPROF:   Starting CellHaloInit at level 2, MEM:20742.5M
[06/02 07:14:12  25187s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.003, MEM:20742.5M
[06/02 07:14:12  25187s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:20742.5M
[06/02 07:14:12  25187s] Starting refinePlace ...
[06/02 07:14:12  25187s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/02 07:14:12  25187s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 20742.5MB
[06/02 07:14:12  25187s] Statistics of distance of Instance movement in refine placement:
[06/02 07:14:12  25187s]   maximum (X+Y) =         0.00 um
[06/02 07:14:12  25187s]   mean    (X+Y) =         0.00 um
[06/02 07:14:12  25187s] Summary Report:
[06/02 07:14:12  25187s] Instances move: 0 (out of 73923 movable)
[06/02 07:14:12  25187s] Instances flipped: 0
[06/02 07:14:12  25187s] Mean displacement: 0.00 um
[06/02 07:14:12  25187s] Max displacement: 0.00 um 
[06/02 07:14:12  25187s] Total instances moved : 0
[06/02 07:14:12  25187s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.028, MEM:20742.5M
[06/02 07:14:12  25188s] Total net bbox length = 1.306e+07 (6.369e+06 6.692e+06) (ext = 4.087e+06)
[06/02 07:14:12  25188s] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 20742.5MB
[06/02 07:14:12  25188s] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=20742.5MB) @(6:59:47 - 6:59:48).
[06/02 07:14:12  25188s] *** Finished refinePlace (6:59:48 mem=20742.5M) ***
[06/02 07:14:12  25188s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.17768.9
[06/02 07:14:12  25188s] OPERPROF: Finished RefinePlace at level 1, CPU:0.840, REAL:0.845, MEM:20742.5M
[06/02 07:14:14  25189s]   Moved 0, flipped 0 and cell swapped 0 of 2 clock instance(s) during refinement.
[06/02 07:14:14  25189s]   The largest move was 0 microns for .
[06/02 07:14:14  25189s] Moved 0 and flipped 0 of 0 clock instances (excluding sinks) during refinement
[06/02 07:14:14  25189s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[06/02 07:14:14  25189s] Moved 0 and flipped 0 of 2 clock sinks during refinement.
[06/02 07:14:14  25189s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[06/02 07:14:14  25189s] Revert refine place priority changes on 0 cells.
[06/02 07:14:14  25189s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:08.0 real=0:00:08.0)
[06/02 07:14:14  25189s]   Stage::Updating netlist done. (took cpu=0:00:09.2 real=0:00:09.2)
[06/02 07:14:14  25189s]   CCOpt::Phase::Implementation done. (took cpu=0:00:09.2 real=0:00:09.2)
[06/02 07:14:14  25189s]   CCOpt::Phase::eGRPC...
[06/02 07:14:14  25189s]   eGR Post Conditioning loop iteration 0...
[06/02 07:14:14  25189s]     Clock implementation routing...
[06/02 07:14:14  25189s]       Leaving CCOpt scope - Routing Tools...
[06/02 07:14:14  25189s] Net route status summary:
[06/02 07:14:14  25189s]   Clock:         2 (unrouted=2, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/02 07:14:14  25189s]   Non-clock: 130391 (unrouted=53199, trialRouted=77192, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=51785, (crossesIlmBoundary AND tooFewTerms=0)])
[06/02 07:14:14  25189s]       Routing using eGR only...
[06/02 07:14:14  25189s]         Early Global Route - eGR->NR step...
[06/02 07:14:14  25189s] (ccopt eGR): There are 2 nets for routing of which 0 have one or more fixed wires.
[06/02 07:14:14  25189s] (ccopt eGR): Start to route 2 all nets
[06/02 07:14:14  25189s] [PSP]    Started Early Global Route kernel ( Curr Mem: 20742.46 MB )
[06/02 07:14:14  25189s] (I)       Started Loading and Dumping File ( Curr Mem: 20742.46 MB )
[06/02 07:14:14  25189s] (I)       Reading DB...
[06/02 07:14:14  25189s] (I)       Read data from FE... (mem=20742.5M)
[06/02 07:14:14  25189s] (I)       Read nodes and places... (mem=20742.5M)
[06/02 07:14:14  25189s] (I)       Done Read nodes and places (cpu=0.060s, mem=20742.5M)
[06/02 07:14:14  25189s] (I)       Read nets... (mem=20742.5M)
[06/02 07:14:14  25189s] (I)       Done Read nets (cpu=0.170s, mem=20742.5M)
[06/02 07:14:14  25189s] (I)       Done Read data from FE (cpu=0.230s, mem=20742.5M)
[06/02 07:14:14  25189s] (I)       before initializing RouteDB syMemory usage = 20742.5 MB
[06/02 07:14:14  25189s] (I)       Clean congestion better: true
[06/02 07:14:14  25189s] (I)       Estimate vias on DPT layer: true
[06/02 07:14:14  25189s] (I)       Clean congestion LA rounds: 5
[06/02 07:14:14  25189s] (I)       Layer constraints as soft constraints: true
[06/02 07:14:14  25189s] (I)       Soft top layer         : true
[06/02 07:14:14  25189s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[06/02 07:14:14  25189s] (I)       Better NDR handling    : true
[06/02 07:14:14  25189s] (I)       Routing cost fix for NDR handling: true
[06/02 07:14:14  25189s] (I)       Update initial WL after Phase 1a: true
[06/02 07:14:14  25189s] (I)       Block tracks for preroutes: true
[06/02 07:14:14  25189s] (I)       Assign IRoute by net group key: true
[06/02 07:14:14  25189s] (I)       Block unroutable channels: true
[06/02 07:14:14  25189s] (I)       Block unroutable channel fix: true
[06/02 07:14:14  25189s] (I)       Block unroutable channels 3D: true
[06/02 07:14:14  25189s] (I)       Check blockage within NDR space in TA: true
[06/02 07:14:14  25189s] (I)       Handle EOL spacing     : true
[06/02 07:14:14  25189s] (I)       Honor MSV route constraint: false
[06/02 07:14:14  25189s] (I)       Maximum routing layer  : 9
[06/02 07:14:14  25189s] (I)       Minimum routing layer  : 2
[06/02 07:14:14  25189s] (I)       Supply scale factor H  : 1.00
[06/02 07:14:14  25189s] (I)       Supply scale factor V  : 1.00
[06/02 07:14:14  25189s] (I)       Tracks used by clock wire: 0
[06/02 07:14:14  25189s] (I)       Reverse direction      : 
[06/02 07:14:14  25189s] (I)       Honor partition pin guides: true
[06/02 07:14:14  25189s] (I)       Route selected nets only: true
[06/02 07:14:14  25189s] (I)       Route secondary PG pins: false
[06/02 07:14:14  25189s] (I)       Second PG max fanout   : 2147483647
[06/02 07:14:14  25189s] (I)       Refine MST             : true
[06/02 07:14:14  25189s] (I)       Honor PRL              : true
[06/02 07:14:14  25189s] (I)       Strong congestion aware: true
[06/02 07:14:14  25189s] (I)       Improved initial location for IRoutes: true
[06/02 07:14:14  25189s] (I)       Multi panel TA         : true
[06/02 07:14:14  25189s] (I)       Penalize wire overlap  : true
[06/02 07:14:14  25189s] (I)       Expand small instance blockage: true
[06/02 07:14:14  25189s] (I)       Reduce via in TA       : true
[06/02 07:14:14  25189s] (I)       SS-aware routing       : true
[06/02 07:14:14  25189s] (I)       Improve tree edge sharing: true
[06/02 07:14:14  25189s] (I)       Improve 2D via estimation: true
[06/02 07:14:14  25189s] (I)       Refine Steiner tree    : true
[06/02 07:14:14  25189s] (I)       Build spine tree       : true
[06/02 07:14:14  25189s] (I)       Model pass through capacity: true
[06/02 07:14:14  25189s] (I)       Extend blockages by a half GCell: true
[06/02 07:14:14  25189s] (I)       Partial layer blockage modeling: true
[06/02 07:14:14  25189s] (I)       Consider pin shapes    : true
[06/02 07:14:14  25189s] (I)       Consider pin shapes for all nodes: true
[06/02 07:14:14  25189s] (I)       Consider NR APA        : true
[06/02 07:14:14  25189s] (I)       Consider IO pin shape  : true
[06/02 07:14:14  25189s] (I)       Fix pin connection bug : true
[06/02 07:14:14  25189s] (I)       Consider layer RC for local wires: true
[06/02 07:14:14  25189s] (I)       LA-aware pin escape length: 2
[06/02 07:14:14  25189s] (I)       Split for must join    : true
[06/02 07:14:14  25189s] (I)       Route guide main branches file: /tmp/innovus_temp_17768_portatil_cadence_L5EsbY/.rgfSrGZDQ.trunk.1
[06/02 07:14:14  25189s] (I)       Route guide min downstream WL type: SUBTREE
[06/02 07:14:14  25189s] (I)       Routing effort level   : 10000
[06/02 07:14:14  25189s] (I)       Special modeling for N7: 0
[06/02 07:14:14  25189s] (I)       Special modeling for N6: 0
[06/02 07:14:14  25189s] (I)       N3 special modeling    : 0
[06/02 07:14:14  25189s] (I)       Special modeling for N5 v6: 0
[06/02 07:14:14  25189s] (I)       Special settings for S4 designs: 0
[06/02 07:14:14  25189s] (I)       Special settings for S5 designs v2: 0
[06/02 07:14:14  25189s] (I)       Special settings for S7 designs: 0
[06/02 07:14:14  25189s] (I)       Prefer layer length threshold: 8
[06/02 07:14:14  25189s] (I)       Overflow penalty cost  : 10
[06/02 07:14:14  25189s] (I)       A-star cost            : 0.30
[06/02 07:14:14  25189s] (I)       Misalignment cost      : 10.00
[06/02 07:14:14  25189s] (I)       Threshold for short IRoute: 6
[06/02 07:14:14  25189s] (I)       Via cost during post routing: 1.00
[06/02 07:14:14  25189s] (I)       Layer congestion ratio : 1.00
[06/02 07:14:14  25189s] (I)       source-to-sink ratio   : 0.30
[06/02 07:14:14  25189s] (I)       Scenic ratio bound     : 3.00
[06/02 07:14:14  25189s] (I)       Segment layer relax scenic ratio: 1.25
[06/02 07:14:14  25189s] (I)       Source-sink aware LA ratio: 0.50
[06/02 07:14:14  25189s] (I)       PG-aware similar topology routing: true
[06/02 07:14:14  25189s] (I)       Maze routing via cost fix: true
[06/02 07:14:14  25189s] (I)       Apply PRL on PG terms  : true
[06/02 07:14:14  25189s] (I)       Apply PRL on obs objects: true
[06/02 07:14:14  25189s] (I)       Handle range-type spacing rules: true
[06/02 07:14:14  25189s] (I)       Apply function for special wires: true
[06/02 07:14:14  25189s] (I)       Layer by layer blockage reading: true
[06/02 07:14:14  25189s] (I)       Offset calculation fix : true
[06/02 07:14:14  25189s] (I)       Parallel spacing query fix: true
[06/02 07:14:14  25189s] (I)       Force source to root IR: true
[06/02 07:14:14  25189s] (I)       Layer Weights          : L2:4 L3:2.5
[06/02 07:14:14  25189s] (I)       Route stripe layer range: 
[06/02 07:14:14  25189s] (I)       Honor partition fences : 
[06/02 07:14:14  25189s] (I)       Honor partition pin    : 
[06/02 07:14:14  25189s] (I)       Honor partition fences with feedthrough: 
[06/02 07:14:14  25189s] (I)       Do not relax to DPT layer: true
[06/02 07:14:14  25189s] (I)       Pass through capacity modeling: true
[06/02 07:14:14  25189s] (I)       Counted 265475 PG shapes. We will not process PG shapes layer by layer.
[06/02 07:14:14  25189s] (I)       build grid graph
[06/02 07:14:14  25189s] (I)       build grid graph start
[06/02 07:14:14  25189s] [NR-eGR] Track table information for default rule: 
[06/02 07:14:14  25189s] [NR-eGR] M1 has no routable track
[06/02 07:14:14  25189s] [NR-eGR] M2 has single uniform track structure
[06/02 07:14:14  25189s] [NR-eGR] M3 has single uniform track structure
[06/02 07:14:14  25189s] [NR-eGR] M4 has single uniform track structure
[06/02 07:14:14  25189s] [NR-eGR] M5 has single uniform track structure
[06/02 07:14:14  25189s] [NR-eGR] M6 has single uniform track structure
[06/02 07:14:14  25189s] [NR-eGR] IA has single uniform track structure
[06/02 07:14:14  25189s] [NR-eGR] IB has single uniform track structure
[06/02 07:14:14  25189s] [NR-eGR] LB has single uniform track structure
[06/02 07:14:14  25189s] (I)       build grid graph end
[06/02 07:14:14  25189s] (I)       ===========================================================================
[06/02 07:14:14  25189s] (I)       == Report All Rule Vias ==
[06/02 07:14:14  25189s] (I)       ===========================================================================
[06/02 07:14:14  25189s] (I)        Via Rule : (Default)
[06/02 07:14:14  25189s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/02 07:14:14  25189s] (I)       ---------------------------------------------------------------------------
[06/02 07:14:14  25189s] (I)        1    3 : CDS_V12_1x1_VH              7 : CDS_V12_1x2_CENTER       
[06/02 07:14:14  25189s] (I)        2   40 : CDS_V23_1x1_HV             41 : CDS_V23_1x2_CENTER       
[06/02 07:14:14  25189s] (I)        3   95 : CDS_V34_1x1_VH             99 : CDS_V34_1x2_CENTER       
[06/02 07:14:14  25189s] (I)        4  156 : CDS_V45_1x1_HV            157 : CDS_V45_1x2_CENTER       
[06/02 07:14:14  25189s] (I)        5  211 : CDS_V56_1x1_VH            215 : CDS_V56_1x2_CENTER       
[06/02 07:14:14  25189s] (I)        6  271 : CDS_V67_1x1_HH            273 : CDS_V67_1x2_CENTER       
[06/02 07:14:14  25189s] (I)        7  291 : CDS_V78_1x1_HV            292 : CDS_V78_1x2_CENTER       
[06/02 07:14:14  25189s] (I)        8  298 : CDS_V89_1x1_VH            298 : CDS_V89_1x1_VH           
[06/02 07:14:14  25189s] (I)        9    0 : ---                         0 : ---                      
[06/02 07:14:14  25189s] (I)       ===========================================================================
[06/02 07:14:14  25189s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 20742.46 MB )
[06/02 07:14:14  25189s] (I)       Num PG vias on layer 1 : 0
[06/02 07:14:14  25189s] (I)       Num PG vias on layer 2 : 0
[06/02 07:14:14  25189s] (I)       Num PG vias on layer 3 : 0
[06/02 07:14:14  25189s] (I)       Num PG vias on layer 4 : 0
[06/02 07:14:14  25189s] (I)       Num PG vias on layer 5 : 0
[06/02 07:14:14  25189s] (I)       Num PG vias on layer 6 : 0
[06/02 07:14:14  25189s] (I)       Num PG vias on layer 7 : 0
[06/02 07:14:14  25189s] (I)       Num PG vias on layer 8 : 0
[06/02 07:14:14  25189s] (I)       Num PG vias on layer 9 : 0
[06/02 07:14:14  25189s] [NR-eGR] Read 339468 PG shapes
[06/02 07:14:14  25189s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 20742.46 MB )
[06/02 07:14:14  25189s] [NR-eGR] #Routing Blockages  : 0
[06/02 07:14:14  25189s] [NR-eGR] #Instance Blockages : 422594
[06/02 07:14:14  25189s] [NR-eGR] #PG Blockages       : 339468
[06/02 07:14:14  25189s] [NR-eGR] #Bump Blockages     : 0
[06/02 07:14:14  25189s] [NR-eGR] #Boundary Blockages : 0
[06/02 07:14:14  25189s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[06/02 07:14:14  25189s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/02 07:14:14  25189s] (I)       readDataFromPlaceDB
[06/02 07:14:14  25189s] (I)       Read net information..
[06/02 07:14:14  25189s] [NR-eGR] Read numTotalNets=78608  numIgnoredNets=78606
[06/02 07:14:14  25189s] (I)       Read testcase time = 0.000 seconds
[06/02 07:14:14  25189s] 
[06/02 07:14:14  25189s] [NR-eGR] Connected 0 must-join pins/ports
[06/02 07:14:14  25189s] (I)       early_global_route_priority property id does not exist.
[06/02 07:14:14  25189s] (I)       Start initializing grid graph
[06/02 07:14:14  25189s] (I)       !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
[06/02 07:14:14  25189s] (I)       GridGraph is too big, grid merging is triggered
[06/02 07:14:14  25189s] (I)       Orig grid = 12051 x 12051
[06/02 07:14:14  25189s] (I)       New grid = 6026 x 6026
[06/02 07:14:14  25189s] (I)       !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
[06/02 07:14:17  25192s] (I)       End initializing grid graph
[06/02 07:14:17  25192s] (I)       Model blockages into capacity
[06/02 07:14:17  25192s] (I)       Read Num Blocks=762314  Num Prerouted Wires=0  Num CS=0
[06/02 07:14:17  25192s] (I)       Started Modeling ( Curr Mem: 21378.46 MB )
[06/02 07:14:17  25192s] (I)       Started Modeling Layer 1 ( Curr Mem: 21378.46 MB )
[06/02 07:14:17  25192s] (I)       Started Modeling Layer 2 ( Curr Mem: 21378.46 MB )
[06/02 07:14:33  25208s] (I)       Layer 1 (H) : #blockages 254543 : #preroutes 0
[06/02 07:14:33  25208s] (I)       Finished Modeling Layer 2 ( CPU: 15.68 sec, Real: 15.63 sec, Curr Mem: 27405.46 MB )
[06/02 07:14:33  25208s] (I)       Started Modeling Layer 3 ( Curr Mem: 26563.46 MB )
[06/02 07:14:41  25216s] (I)       Layer 2 (V) : #blockages 62886 : #preroutes 0
[06/02 07:14:41  25216s] (I)       Finished Modeling Layer 3 ( CPU: 8.12 sec, Real: 8.12 sec, Curr Mem: 26563.46 MB )
[06/02 07:14:41  25216s] (I)       Started Modeling Layer 4 ( Curr Mem: 24934.46 MB )
[06/02 07:14:46  25221s] (I)       Layer 3 (H) : #blockages 48465 : #preroutes 0
[06/02 07:14:46  25221s] (I)       Finished Modeling Layer 4 ( CPU: 4.77 sec, Real: 4.77 sec, Curr Mem: 25962.46 MB )
[06/02 07:14:46  25221s] (I)       Started Modeling Layer 5 ( Curr Mem: 25505.46 MB )
[06/02 07:14:53  25229s] (I)       Layer 4 (V) : #blockages 257930 : #preroutes 0
[06/02 07:14:53  25229s] (I)       Finished Modeling Layer 5 ( CPU: 7.64 sec, Real: 7.59 sec, Curr Mem: 26073.46 MB )
[06/02 07:14:53  25229s] (I)       Started Modeling Layer 6 ( Curr Mem: 26001.46 MB )
[06/02 07:14:58  25233s] (I)       Layer 5 (H) : #blockages 23850 : #preroutes 0
[06/02 07:14:58  25233s] (I)       Finished Modeling Layer 6 ( CPU: 4.56 sec, Real: 4.56 sec, Curr Mem: 26184.46 MB )
[06/02 07:14:58  25233s] (I)       Started Modeling Layer 7 ( Curr Mem: 26184.46 MB )
[06/02 07:14:59  25234s] (I)       Layer 6 (H) : #blockages 87841 : #preroutes 0
[06/02 07:14:59  25234s] (I)       Finished Modeling Layer 7 ( CPU: 0.72 sec, Real: 0.72 sec, Curr Mem: 26184.46 MB )
[06/02 07:14:59  25234s] (I)       Started Modeling Layer 8 ( Curr Mem: 26184.46 MB )
[06/02 07:15:01  25236s] (I)       Layer 7 (V) : #blockages 23260 : #preroutes 0
[06/02 07:15:01  25236s] (I)       Finished Modeling Layer 8 ( CPU: 2.04 sec, Real: 2.04 sec, Curr Mem: 26184.46 MB )
[06/02 07:15:01  25236s] (I)       Started Modeling Layer 9 ( Curr Mem: 25966.46 MB )
[06/02 07:15:01  25236s] (I)       Layer 8 (H) : #blockages 3539 : #preroutes 0
[06/02 07:15:01  25236s] (I)       Finished Modeling Layer 9 ( CPU: 0.15 sec, Real: 0.16 sec, Curr Mem: 25966.46 MB )
[06/02 07:15:01  25236s] (I)       Finished Modeling ( CPU: 43.98 sec, Real: 43.87 sec, Curr Mem: 25966.46 MB )
[06/02 07:15:02  25237s] (I)       Moved 0 terms for better access 
[06/02 07:15:02  25237s] (I)       Number of ignored nets = 0
[06/02 07:15:02  25237s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/02 07:15:02  25237s] (I)       Number of clock nets = 2.  Ignored: No
[06/02 07:15:02  25237s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/02 07:15:02  25237s] (I)       Number of special nets = 0.  Ignored: Yes
[06/02 07:15:02  25237s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/02 07:15:02  25237s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/02 07:15:02  25237s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/02 07:15:02  25237s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/02 07:15:02  25237s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/02 07:15:02  25237s] (I)       Before initializing earlyGlobalRoute syMemory usage = 25920.5 MB
[06/02 07:15:02  25237s] (I)       Ndr track 0 does not exist
[06/02 07:15:02  25237s] (I)       Ndr track 0 does not exist
[06/02 07:15:02  25237s] (I)       Layer1  viaCost=100.00
[06/02 07:15:02  25237s] (I)       Layer2  viaCost=100.00
[06/02 07:15:02  25237s] (I)       Layer3  viaCost=100.00
[06/02 07:15:02  25237s] (I)       Layer4  viaCost=100.00
[06/02 07:15:02  25237s] (I)       Layer5  viaCost=100.00
[06/02 07:15:02  25237s] (I)       Layer6  viaCost=400.00
[06/02 07:15:02  25237s] (I)       Layer7  viaCost=100.00
[06/02 07:15:02  25237s] (I)       Layer8  viaCost=400.00
[06/02 07:15:03  25239s] (I)       ---------------------Grid Graph Info--------------------
[06/02 07:15:03  25239s] (I)       Routing area        : (0, 0) - (14461600, 14461600)
[06/02 07:15:03  25239s] (I)       Core area           : (115008, 115000) - (14346592, 14345800)
[06/02 07:15:03  25239s] (I)       Site width          :   136  (dbu)
[06/02 07:15:03  25239s] (I)       Row height          :  1200  (dbu)
[06/02 07:15:03  25239s] (I)       GCell width         :  2400  (dbu)
[06/02 07:15:03  25239s] (I)       GCell height        :  2400  (dbu)
[06/02 07:15:03  25239s] (I)       Grid                :  6026  6026     9
[06/02 07:15:03  25239s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9
[06/02 07:15:03  25239s] (I)       Vertical capacity   :     0     0  2400     0  2400     0     0  2400     0
[06/02 07:15:03  25239s] (I)       Horizontal capacity :     0  2400     0  2400     0  2400  2400     0  2400
[06/02 07:15:03  25239s] (I)       Default wire width  :    50    50    50    50    50    50   400   400  4000
[06/02 07:15:03  25239s] (I)       Default wire space  :    50    50    50    50    50    50   400   400  2000
[06/02 07:15:03  25239s] (I)       Default wire pitch  :   100   100   100   100   100   100   800   800  6000
[06/02 07:15:03  25239s] (I)       Default pitch size  :   100   100   100   100   100   100   800   800 10000
[06/02 07:15:03  25239s] (I)       First track coord   :     0   100   108   100   108   100   600   608  5000
[06/02 07:15:03  25239s] (I)       Num tracks per GCell: 24.00 24.00 24.00 24.00 24.00 24.00  3.00  3.00  0.24
[06/02 07:15:03  25239s] (I)       Total num of tracks :     0 144615 144615 144615 144615 144615 18077 18076  1446
[06/02 07:15:03  25239s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[06/02 07:15:03  25239s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[06/02 07:15:03  25239s] (I)       --------------------------------------------------------
[06/02 07:15:03  25239s] 
[06/02 07:15:03  25239s] [NR-eGR] ============ Routing rule table ============
[06/02 07:15:03  25239s] [NR-eGR] Rule id: 0  Nets: 0 
[06/02 07:15:03  25239s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/02 07:15:03  25239s] (I)       Pitch:  L1=100  L2=100  L3=100  L4=100  L5=100  L6=100  L7=800  L8=800  L9=10000
[06/02 07:15:03  25239s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[06/02 07:15:03  25239s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[06/02 07:15:03  25239s] [NR-eGR] Rule id: 1  Nets: 0 
[06/02 07:15:03  25239s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[06/02 07:15:03  25239s] (I)       Pitch:  L1=200  L2=200  L3=200  L4=200  L5=200  L6=200  L7=1600  L8=1600  L9=20000
[06/02 07:15:03  25239s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2
[06/02 07:15:03  25239s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[06/02 07:15:03  25239s] [NR-eGR] ========================================
[06/02 07:15:03  25239s] [NR-eGR] 
[06/02 07:15:03  25239s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/02 07:15:03  25239s] (I)       blocked tracks on layer2 : = 235981081 / 871449990 (27.08%)
[06/02 07:15:03  25239s] (I)       blocked tracks on layer3 : = 24034779 / 871449990 (2.76%)
[06/02 07:15:03  25239s] (I)       blocked tracks on layer4 : = 24383471 / 871449990 (2.80%)
[06/02 07:15:03  25239s] (I)       blocked tracks on layer5 : = 22978949 / 871449990 (2.64%)
[06/02 07:15:03  25239s] (I)       blocked tracks on layer6 : = 23008496 / 871449990 (2.64%)
[06/02 07:15:03  25239s] (I)       blocked tracks on layer7 : = 2990939 / 108932002 (2.75%)
[06/02 07:15:03  25239s] (I)       blocked tracks on layer8 : = 3126192 / 108925976 (2.87%)
[06/02 07:15:03  25239s] (I)       blocked tracks on layer9 : = 54441 / 8713596 (0.62%)
[06/02 07:15:03  25239s] (I)       After initializing earlyGlobalRoute syMemory usage = 28206.1 MB
[06/02 07:15:03  25239s] (I)       Finished Loading and Dumping File ( CPU: 49.84 sec, Real: 49.74 sec, Curr Mem: 28206.09 MB )
[06/02 07:15:03  25239s] [NR-eGR] No Net to Route
[06/02 07:15:05  25240s] (I)       total 2D Cap : 4249902317 = (2447300691 H, 1802601626 V)
[06/02 07:15:16  25251s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/02 07:15:16  25251s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/02 07:15:16  25251s] [NR-eGR] No Net to Route
[06/02 07:15:16  25251s] [NR-eGR] --------------------------------------------------------------------------
[06/02 07:15:16  25251s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 293789
[06/02 07:15:16  25251s] [NR-eGR]     M2  (2H) length: 3.535642e+06um, number of vias: 415951
[06/02 07:15:16  25251s] [NR-eGR]     M3  (3V) length: 5.015141e+06um, number of vias: 56772
[06/02 07:15:16  25251s] [NR-eGR]     M4  (4H) length: 1.921658e+06um, number of vias: 19416
[06/02 07:15:16  25251s] [NR-eGR]     M5  (5V) length: 1.798469e+06um, number of vias: 6311
[06/02 07:15:16  25251s] [NR-eGR]     M6  (6H) length: 1.063744e+06um, number of vias: 143
[06/02 07:15:16  25251s] [NR-eGR]     IA  (7H) length: 1.211083e+04um, number of vias: 120
[06/02 07:15:16  25251s] [NR-eGR]     IB  (8V) length: 2.343520e+04um, number of vias: 0
[06/02 07:15:16  25251s] [NR-eGR]     LB  (9H) length: 0.000000e+00um, number of vias: 0
[06/02 07:15:16  25251s] [NR-eGR] Total length: 1.337020e+07um, number of vias: 792502
[06/02 07:15:16  25251s] [NR-eGR] --------------------------------------------------------------------------
[06/02 07:15:16  25251s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[06/02 07:15:16  25251s] [NR-eGR] --------------------------------------------------------------------------
[06/02 07:15:16  25251s] [NR-eGR] Report for selected net(s) only.
[06/02 07:15:16  25251s] [NR-eGR]     M1  (1V) length: 0.000000e+00um, number of vias: 0
[06/02 07:15:16  25251s] [NR-eGR]     M2  (2H) length: 0.000000e+00um, number of vias: 0
[06/02 07:15:16  25251s] [NR-eGR]     M3  (3V) length: 0.000000e+00um, number of vias: 0
[06/02 07:15:16  25251s] [NR-eGR]     M4  (4H) length: 0.000000e+00um, number of vias: 0
[06/02 07:15:16  25251s] [NR-eGR]     M5  (5V) length: 0.000000e+00um, number of vias: 0
[06/02 07:15:16  25251s] [NR-eGR]     M6  (6H) length: 0.000000e+00um, number of vias: 0
[06/02 07:15:16  25251s] [NR-eGR]     IA  (7H) length: 0.000000e+00um, number of vias: 0
[06/02 07:15:16  25251s] [NR-eGR]     IB  (8V) length: 0.000000e+00um, number of vias: 0
[06/02 07:15:16  25251s] [NR-eGR]     LB  (9H) length: 0.000000e+00um, number of vias: 0
[06/02 07:15:16  25251s] [NR-eGR] Total length: 0.000000e+00um, number of vias: 0
[06/02 07:15:16  25251s] [NR-eGR] --------------------------------------------------------------------------
[06/02 07:15:16  25251s] [NR-eGR] Total routed clock nets wire length: 0.000000e+00um, number of vias: 0
[06/02 07:15:16  25251s] [NR-eGR] --------------------------------------------------------------------------
[06/02 07:15:16  25251s] [NR-eGR] Finished Early Global Route kernel ( CPU: 62.61 sec, Real: 62.52 sec, Curr Mem: 23761.18 MB )
[06/02 07:15:16  25251s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_17768_portatil_cadence_L5EsbY/.rgfSrGZDQ
[06/02 07:15:16  25251s]         Early Global Route - eGR->NR step done. (took cpu=0:01:03 real=0:01:03)
[06/02 07:15:16  25251s]       Routing using eGR only done.
[06/02 07:15:16  25252s] Net route status summary:
[06/02 07:15:16  25252s]   Clock:         2 (unrouted=2, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/02 07:15:16  25252s]   Non-clock: 130391 (unrouted=53199, trialRouted=77192, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=51785, (crossesIlmBoundary AND tooFewTerms=0)])
[06/02 07:15:16  25252s] 
[06/02 07:15:16  25252s] CCOPT: Done with clock implementation routing.
[06/02 07:15:16  25252s] 
[06/02 07:15:16  25252s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:01:03 real=0:01:03)
[06/02 07:15:16  25252s]     Clock implementation routing done.
[06/02 07:15:16  25252s]     Leaving CCOpt scope - extractRC...
[06/02 07:15:16  25252s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[06/02 07:15:16  25252s] Extraction called for design 'swerv_wrapper' of instances=76979 and nets=130393 using extraction engine 'preRoute' .
[06/02 07:15:16  25252s] PreRoute RC Extraction called for design swerv_wrapper.
[06/02 07:15:16  25252s] RC Extraction called in multi-corner(1) mode.
[06/02 07:15:16  25252s] RCMode: PreRoute
[06/02 07:15:16  25252s]       RC Corner Indexes            0   
[06/02 07:15:16  25252s] Capacitance Scaling Factor   : 1.00000 
[06/02 07:15:16  25252s] Resistance Scaling Factor    : 1.00000 
[06/02 07:15:16  25252s] Clock Cap. Scaling Factor    : 1.00000 
[06/02 07:15:16  25252s] Clock Res. Scaling Factor    : 1.00000 
[06/02 07:15:16  25252s] Shrink Factor                : 0.90000
[06/02 07:15:16  25252s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/02 07:15:16  25252s] Using Quantus QRC technology file ...
[06/02 07:15:17  25252s] LayerId::1 widthSet size::1
[06/02 07:15:17  25252s] LayerId::2 widthSet size::1
[06/02 07:15:17  25252s] LayerId::3 widthSet size::1
[06/02 07:15:17  25252s] LayerId::4 widthSet size::1
[06/02 07:15:17  25252s] LayerId::5 widthSet size::1
[06/02 07:15:17  25252s] LayerId::6 widthSet size::1
[06/02 07:15:17  25252s] LayerId::7 widthSet size::1
[06/02 07:15:17  25252s] LayerId::8 widthSet size::1
[06/02 07:15:17  25252s] LayerId::9 widthSet size::1
[06/02 07:15:17  25252s] Updating RC grid for preRoute extraction ...
[06/02 07:15:17  25252s] Initializing multi-corner resistance tables ...
[06/02 07:15:23  25258s] PreRoute RC Extraction DONE (CPU Time: 0:00:07.0  Real Time: 0:00:07.0  MEM: 23761.180M)
[06/02 07:15:23  25258s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[06/02 07:15:23  25258s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:07.0 real=0:00:06.9)
[06/02 07:15:23  25258s] OPERPROF: Starting DPlace-Init at level 1, MEM:23761.2M
[06/02 07:15:23  25258s] #spOpts: N=28 autoPA advPA mergeVia=F 
[06/02 07:15:23  25259s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:23761.2M
[06/02 07:15:28  25264s] OPERPROF:     Starting CMU at level 3, MEM:23761.2M
[06/02 07:15:28  25264s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.008, MEM:23761.2M
[06/02 07:15:29  25264s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:5.800, REAL:5.805, MEM:23761.2M
[06/02 07:15:29  25264s] [CPU] DPlace-Init (cpu=0:00:05.8, real=0:00:06.0, mem=23761.2MB).
[06/02 07:15:29  25264s] OPERPROF: Finished DPlace-Init at level 1, CPU:5.850, REAL:5.860, MEM:23761.2M
[06/02 07:15:29  25264s]     Calling post conditioning for eGRPC...
[06/02 07:15:29  25264s]       eGRPC...
[06/02 07:15:29  25264s]         eGRPC active optimizations:
[06/02 07:15:29  25264s]          - Move Down
[06/02 07:15:29  25264s]          - Downsizing before DRV sizing
[06/02 07:15:29  25264s]          - DRV fixing with cell sizing
[06/02 07:15:29  25264s]          - Move to fanout
[06/02 07:15:29  25264s]          - Cloning
[06/02 07:15:29  25264s]         
[06/02 07:15:29  25264s]         Currently running CTS, using active skew data
[06/02 07:15:29  25264s]         Reset bufferability constraints...
[06/02 07:15:29  25264s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[06/02 07:15:29  25264s]         Clock tree timing engine global stage delay update for nominal_delay_corner:setup.late...
[06/02 07:15:29  25264s] End AAE Lib Interpolated Model. (MEM=23761.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 07:15:29  25264s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'jtag_tck' in RC corner nominal_rc_corner.
[06/02 07:15:29  25264s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'jtag_tck'. Using estimated values, based on estimated route, as a fallback.
[06/02 07:15:29  25264s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner nominal_rc_corner.
[06/02 07:15:29  25264s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[06/02 07:15:29  25264s]         Clock tree timing engine global stage delay update for nominal_delay_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:15:29  25264s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:15:29  25264s]         Clock DAG stats eGRPC initial state:
[06/02 07:15:29  25264s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/02 07:15:29  25264s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/02 07:15:29  25264s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/02 07:15:29  25264s]           sink capacitance : count=2, total=2.000pF, avg=1.000pF, sd=0.000pF, min=1.000pF, max=1.000pF
[06/02 07:15:29  25264s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.020pF, total=0.020pF
[06/02 07:15:29  25264s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:15:29  25264s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:15:29  25264s]         Clock DAG net violations eGRPC initial state:
[06/02 07:15:29  25264s]           Unfixable Transition : {count=2, worst=[214748.367ns, 214748.367ns]} avg=214748.367ns sd=0.000ns sum=429496.734ns
[06/02 07:15:29  25264s]           Capacitance          : {count=2, worst=[1.010pF, 1.010pF]} avg=1.010pF sd=0.000pF sum=2.020pF
[06/02 07:15:29  25264s]         Clock DAG primary half-corner transition distribution eGRPC initial state: none
[06/02 07:15:29  25264s]         
[06/02 07:15:29  25264s]         Skew group summary eGRPC initial state:
[06/02 07:15:29  25264s]           skew_group clk/nominal_constraints: unconstrained
[06/02 07:15:29  25264s]           skew_group jtag_tck/nominal_constraints: unconstrained
[06/02 07:15:29  25264s]         Moving buffers...
[06/02 07:15:29  25264s]         Violation analysis...
[06/02 07:15:29  25264s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:15:29  25264s]         Clock DAG stats eGRPC after moving buffers:
[06/02 07:15:29  25264s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/02 07:15:29  25264s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/02 07:15:29  25264s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/02 07:15:29  25264s]           sink capacitance : count=2, total=2.000pF, avg=1.000pF, sd=0.000pF, min=1.000pF, max=1.000pF
[06/02 07:15:29  25264s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.020pF, total=0.020pF
[06/02 07:15:29  25264s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:15:29  25264s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:15:29  25264s]         Clock DAG net violations eGRPC after moving buffers:
[06/02 07:15:29  25264s]           Unfixable Transition : {count=2, worst=[214748.367ns, 214748.367ns]} avg=214748.367ns sd=0.000ns sum=429496.734ns
[06/02 07:15:29  25264s]           Capacitance          : {count=2, worst=[1.010pF, 1.010pF]} avg=1.010pF sd=0.000pF sum=2.020pF
[06/02 07:15:29  25264s]         Clock DAG primary half-corner transition distribution eGRPC after moving buffers: none
[06/02 07:15:29  25264s]         
[06/02 07:15:29  25264s]         Skew group summary eGRPC after moving buffers:
[06/02 07:15:29  25264s]           skew_group clk/nominal_constraints: unconstrained
[06/02 07:15:29  25264s]           skew_group jtag_tck/nominal_constraints: unconstrained
[06/02 07:15:29  25264s]         Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:15:29  25264s]         Initial Pass of Downsizing Clock Tree Cells...
[06/02 07:15:29  25264s]         Modifying slew-target multiplier from 1 to 0.9
[06/02 07:15:29  25264s]         Downsizing prefiltering...
[06/02 07:15:29  25264s]         Downsizing prefiltering done.
[06/02 07:15:29  25264s]         Downsizing: ...20% ...40% ...60% ...80% ...100% 
[06/02 07:15:29  25264s]         DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 2, numSkippedDueToCloseToSkewTarget = 0
[06/02 07:15:29  25264s]         CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[06/02 07:15:29  25264s]         Reverting slew-target multiplier from 0.9 to 1
[06/02 07:15:29  25264s]         Clock DAG stats eGRPC after downsizing:
[06/02 07:15:29  25264s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/02 07:15:29  25264s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/02 07:15:29  25264s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/02 07:15:29  25264s]           sink capacitance : count=2, total=2.000pF, avg=1.000pF, sd=0.000pF, min=1.000pF, max=1.000pF
[06/02 07:15:29  25264s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.020pF, total=0.020pF
[06/02 07:15:29  25264s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:15:29  25264s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:15:29  25264s]         Clock DAG net violations eGRPC after downsizing:
[06/02 07:15:29  25264s]           Unfixable Transition : {count=2, worst=[214748.367ns, 214748.367ns]} avg=214748.367ns sd=0.000ns sum=429496.734ns
[06/02 07:15:29  25264s]           Capacitance          : {count=2, worst=[1.010pF, 1.010pF]} avg=1.010pF sd=0.000pF sum=2.020pF
[06/02 07:15:29  25264s]         Clock DAG primary half-corner transition distribution eGRPC after downsizing: none
[06/02 07:15:29  25264s]         
[06/02 07:15:29  25264s]         Skew group summary eGRPC after downsizing:
[06/02 07:15:29  25264s]           skew_group clk/nominal_constraints: unconstrained
[06/02 07:15:29  25264s]           skew_group jtag_tck/nominal_constraints: unconstrained
[06/02 07:15:29  25264s]         Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:15:29  25264s]         Fixing DRVs...
[06/02 07:15:29  25264s]         Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[06/02 07:15:29  25264s]         CCOpt-eGRPC: considered: 2, tested: 2, violation detected: 2, violation ignored (due to small violation): 0, cannot run: 2, attempted: 0, unsuccessful: 0, sized: 0
[06/02 07:15:29  25264s]         
[06/02 07:15:29  25264s]         PRO Statistics: Fix DRVs (cell sizing):
[06/02 07:15:29  25264s]         =======================================
[06/02 07:15:29  25264s]         
[06/02 07:15:29  25264s]         Cell changes by Net Type:
[06/02 07:15:29  25264s]         
[06/02 07:15:29  25264s]         -------------------------------------------------------------------------------------------------
[06/02 07:15:29  25264s]         Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[06/02 07:15:29  25264s]         -------------------------------------------------------------------------------------------------
[06/02 07:15:29  25264s]         top                0            0           0            0                    0                0
[06/02 07:15:29  25264s]         trunk              0            0           0            0                    0                0
[06/02 07:15:29  25264s]         leaf               0            0           0            0                    0                0
[06/02 07:15:29  25264s]         -------------------------------------------------------------------------------------------------
[06/02 07:15:29  25264s]         Total              0            0           0            0                    0                0
[06/02 07:15:29  25264s]         -------------------------------------------------------------------------------------------------
[06/02 07:15:29  25264s]         
[06/02 07:15:29  25264s]         Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[06/02 07:15:29  25264s]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[06/02 07:15:29  25264s]         
[06/02 07:15:29  25264s]         Clock DAG stats eGRPC after DRV fixing:
[06/02 07:15:29  25264s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/02 07:15:29  25264s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/02 07:15:29  25264s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/02 07:15:29  25264s]           sink capacitance : count=2, total=2.000pF, avg=1.000pF, sd=0.000pF, min=1.000pF, max=1.000pF
[06/02 07:15:29  25264s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.020pF, total=0.020pF
[06/02 07:15:29  25264s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:15:29  25264s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:15:29  25264s]         Clock DAG net violations eGRPC after DRV fixing:
[06/02 07:15:29  25264s]           Unfixable Transition : {count=2, worst=[214748.367ns, 214748.367ns]} avg=214748.367ns sd=0.000ns sum=429496.734ns
[06/02 07:15:29  25264s]           Capacitance          : {count=2, worst=[1.010pF, 1.010pF]} avg=1.010pF sd=0.000pF sum=2.020pF
[06/02 07:15:29  25264s]         Clock DAG primary half-corner transition distribution eGRPC after DRV fixing: none
[06/02 07:15:29  25264s]         
[06/02 07:15:29  25264s]         Skew group summary eGRPC after DRV fixing:
[06/02 07:15:29  25264s]           skew_group clk/nominal_constraints: unconstrained
[06/02 07:15:29  25264s]           skew_group jtag_tck/nominal_constraints: unconstrained
[06/02 07:15:29  25264s]         Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:15:29  25264s] 
[06/02 07:15:29  25264s] Slew Diagnostics: After DRV fixing
[06/02 07:15:29  25264s] ==================================
[06/02 07:15:29  25264s] 
[06/02 07:15:29  25264s] Global Causes:
[06/02 07:15:29  25264s] 
[06/02 07:15:29  25264s] -------------------------------------
[06/02 07:15:29  25264s] Cause
[06/02 07:15:29  25264s] -------------------------------------
[06/02 07:15:29  25264s] DRV fixing with buffering is disabled
[06/02 07:15:29  25264s] -------------------------------------
[06/02 07:15:29  25264s] 
[06/02 07:15:29  25264s] Top 5 overslews:
[06/02 07:15:29  25264s] 
[06/02 07:15:29  25264s] ---------------------------------------------------
[06/02 07:15:29  25264s] Overslew        Causes                  Driving Pin
[06/02 07:15:29  25264s] ---------------------------------------------------
[06/02 07:15:29  25264s] 214748.367ns    Sizing not permitted    jtag_tck
[06/02 07:15:29  25264s] 214748.367ns    Sizing not permitted    clk
[06/02 07:15:29  25264s] ---------------------------------------------------
[06/02 07:15:29  25264s] 
[06/02 07:15:29  25264s] Slew diagnostics counts from the 2 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[06/02 07:15:29  25264s] 
[06/02 07:15:29  25264s] ----------------------------------
[06/02 07:15:29  25264s] Cause                   Occurences
[06/02 07:15:29  25264s] ----------------------------------
[06/02 07:15:29  25264s] Sizing not permitted        2
[06/02 07:15:29  25264s] ----------------------------------
[06/02 07:15:29  25264s] 
[06/02 07:15:29  25264s] Violation diagnostics counts from the 2 nodes that have violations:
[06/02 07:15:29  25264s] 
[06/02 07:15:29  25264s] ----------------------------------
[06/02 07:15:29  25264s] Cause                   Occurences
[06/02 07:15:29  25264s] ----------------------------------
[06/02 07:15:29  25264s] Sizing not permitted        2
[06/02 07:15:29  25264s] ----------------------------------
[06/02 07:15:29  25264s] 
[06/02 07:15:29  25264s]         Reconnecting optimized routes...
[06/02 07:15:29  25264s]         Reset timing graph...
[06/02 07:15:29  25264s] Ignoring AAE DB Resetting ...
[06/02 07:15:29  25264s]         Reset timing graph done.
[06/02 07:15:29  25264s] **WARN: (IMPCCOPT-1304):	Net jtag_tck unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[06/02 07:15:29  25264s] **WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[06/02 07:15:29  25264s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:15:29  25264s]         Violation analysis...
[06/02 07:15:29  25264s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:15:29  25264s] Clock instances to consider for cloning: 0
[06/02 07:15:29  25264s]         Reset timing graph...
[06/02 07:15:29  25264s] Ignoring AAE DB Resetting ...
[06/02 07:15:29  25264s]         Reset timing graph done.
[06/02 07:15:29  25264s]         Set dirty flag on 0 insts, 0 nets
[06/02 07:15:29  25264s]         Clock DAG stats before routing clock trees:
[06/02 07:15:29  25264s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/02 07:15:29  25264s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/02 07:15:29  25264s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/02 07:15:29  25264s]           sink capacitance : count=2, total=2.000pF, avg=1.000pF, sd=0.000pF, min=1.000pF, max=1.000pF
[06/02 07:15:29  25264s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[06/02 07:15:29  25264s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:15:29  25264s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:15:29  25264s]         Clock DAG net violations before routing clock trees:
[06/02 07:15:29  25264s]           Unfixable Transition : {count=2, worst=[214748.367ns, 214748.367ns]} avg=214748.367ns sd=0.000ns sum=429496.734ns
[06/02 07:15:29  25264s]           Capacitance          : {count=2, worst=[1.000pF, 1.000pF]} avg=1.000pF sd=0.000pF sum=2.000pF
[06/02 07:15:29  25264s]         Clock DAG primary half-corner transition distribution before routing clock trees: none
[06/02 07:15:29  25264s]         
[06/02 07:15:29  25264s]         Skew group summary before routing clock trees:
[06/02 07:15:29  25264s]           skew_group clk/nominal_constraints: unconstrained
[06/02 07:15:29  25264s]           skew_group jtag_tck/nominal_constraints: unconstrained
[06/02 07:15:29  25264s]       eGRPC done.
[06/02 07:15:29  25264s]     Calling post conditioning for eGRPC done.
[06/02 07:15:29  25264s]   eGR Post Conditioning loop iteration 0 done.
[06/02 07:15:29  25264s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[06/02 07:15:30  25266s]   Leaving CCOpt scope - ClockRefiner...
[06/02 07:15:30  25266s] Assigned high priority to 0 cells.
[06/02 07:15:30  25266s]   Performing Single Pass Refine Place.
[06/02 07:15:30  25266s] Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : FGC enabled, Datapath : FGC enabled
[06/02 07:15:30  25266s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:23761.2M
[06/02 07:15:30  25266s] OPERPROF:   Starting DPlace-Init at level 2, MEM:23761.2M
[06/02 07:15:30  25266s] #spOpts: N=28 autoPA advPA mergeVia=F 
[06/02 07:15:30  25266s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:23761.2M
[06/02 07:15:35  25271s] OPERPROF:       Starting CMU at level 4, MEM:23761.2M
[06/02 07:15:35  25271s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.007, MEM:23761.2M
[06/02 07:15:36  25271s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:5.800, REAL:5.796, MEM:23761.2M
[06/02 07:15:36  25271s] [CPU] DPlace-Init (cpu=0:00:05.9, real=0:00:06.0, mem=23761.2MB).
[06/02 07:15:36  25271s] OPERPROF:   Finished DPlace-Init at level 2, CPU:5.850, REAL:5.849, MEM:23761.2M
[06/02 07:15:36  25271s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:5.850, REAL:5.849, MEM:23761.2M
[06/02 07:15:36  25271s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.17768.10
[06/02 07:15:36  25271s] OPERPROF: Starting RefinePlace at level 1, MEM:23761.2M
[06/02 07:15:36  25271s] *** Starting refinePlace (7:01:12 mem=23761.2M) ***
[06/02 07:15:36  25272s] Total net bbox length = 1.306e+07 (6.369e+06 6.692e+06) (ext = 4.087e+06)
[06/02 07:15:37  25272s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/02 07:15:37  25272s] OPERPROF:   Starting CellHaloInit at level 2, MEM:23761.2M
[06/02 07:15:37  25272s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.003, MEM:23761.2M
[06/02 07:15:37  25272s] OPERPROF:   Starting CellHaloInit at level 2, MEM:23761.2M
[06/02 07:15:37  25272s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.003, MEM:23761.2M
[06/02 07:15:37  25272s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:23761.2M
[06/02 07:15:37  25272s] Starting refinePlace ...
[06/02 07:15:41  25276s]   Spread Effort: high, standalone mode, useDDP on.
[06/02 07:15:41  25276s] [CPU] RefinePlace/preRPlace (cpu=0:00:04.0, real=0:00:04.0, mem=23761.2MB) @(7:01:13 - 7:01:17).
[06/02 07:15:41  25276s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/02 07:15:41  25276s] wireLenOptFixPriorityInst 0 inst fixed
[06/02 07:15:41  25277s] 
[06/02 07:15:41  25277s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[06/02 07:15:44  25279s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/02 07:15:44  25279s] [CPU] RefinePlace/Legalization (cpu=0:00:03.0, real=0:00:03.0, mem=23761.2MB) @(7:01:17 - 7:01:20).
[06/02 07:15:44  25279s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/02 07:15:44  25279s] 	Runtime: CPU: 0:00:07.1 REAL: 0:00:07.0 MEM: 23761.2MB
[06/02 07:15:44  25279s] Statistics of distance of Instance movement in refine placement:
[06/02 07:15:44  25279s]   maximum (X+Y) =         0.00 um
[06/02 07:15:44  25279s]   mean    (X+Y) =         0.00 um
[06/02 07:15:44  25279s] Summary Report:
[06/02 07:15:44  25279s] Instances move: 0 (out of 73923 movable)
[06/02 07:15:44  25279s] Instances flipped: 0
[06/02 07:15:44  25279s] Mean displacement: 0.00 um
[06/02 07:15:44  25279s] Max displacement: 0.00 um 
[06/02 07:15:44  25279s] Total instances moved : 0
[06/02 07:15:44  25279s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:7.130, REAL:7.124, MEM:23761.2M
[06/02 07:15:44  25279s] Total net bbox length = 1.306e+07 (6.369e+06 6.692e+06) (ext = 4.087e+06)
[06/02 07:15:44  25279s] Runtime: CPU: 0:00:07.9 REAL: 0:00:08.0 MEM: 23761.2MB
[06/02 07:15:44  25279s] [CPU] RefinePlace/total (cpu=0:00:07.9, real=0:00:08.0, mem=23761.2MB) @(7:01:12 - 7:01:20).
[06/02 07:15:44  25279s] *** Finished refinePlace (7:01:20 mem=23761.2M) ***
[06/02 07:15:44  25279s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.17768.10
[06/02 07:15:44  25279s] OPERPROF: Finished RefinePlace at level 1, CPU:7.940, REAL:7.943, MEM:23761.2M
[06/02 07:15:45  25281s]   Moved 0, flipped 0 and cell swapped 0 of 2 clock instance(s) during refinement.
[06/02 07:15:45  25281s]   The largest move was 0 microns for .
[06/02 07:15:45  25281s] Moved 0 and flipped 0 of 0 clock instances (excluding sinks) during refinement
[06/02 07:15:45  25281s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[06/02 07:15:45  25281s] Moved 0 and flipped 0 of 2 clock sinks during refinement.
[06/02 07:15:45  25281s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[06/02 07:15:45  25281s] Revert refine place priority changes on 0 cells.
[06/02 07:15:45  25281s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:15.0 real=0:00:15.1)
[06/02 07:15:45  25281s]   CCOpt::Phase::eGRPC done. (took cpu=0:01:32 real=0:01:32)
[06/02 07:15:45  25281s]   CCOpt::Phase::Routing...
[06/02 07:15:45  25281s]   Clock implementation routing...
[06/02 07:15:45  25281s]     Leaving CCOpt scope - Routing Tools...
[06/02 07:15:45  25281s] Net route status summary:
[06/02 07:15:45  25281s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/02 07:15:45  25281s]   Non-clock: 130391 (unrouted=53199, trialRouted=77192, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=51785, (crossesIlmBoundary AND tooFewTerms=0)])
[06/02 07:15:45  25281s]     Routing using eGR in eGR->NR Step...
[06/02 07:15:45  25281s]       Early Global Route - eGR->NR step...
[06/02 07:15:45  25281s] (ccopt eGR): There are 2 nets for routing of which 0 have one or more fixed wires.
[06/02 07:15:45  25281s] (ccopt eGR): Start to route 2 all nets
[06/02 07:15:45  25281s] [PSP]    Started Early Global Route kernel ( Curr Mem: 23761.18 MB )
[06/02 07:15:45  25281s] (I)       Started Loading and Dumping File ( Curr Mem: 23761.18 MB )
[06/02 07:15:45  25281s] (I)       Reading DB...
[06/02 07:15:45  25281s] (I)       Read data from FE... (mem=23761.2M)
[06/02 07:15:45  25281s] (I)       Read nodes and places... (mem=23761.2M)
[06/02 07:15:46  25281s] (I)       Done Read nodes and places (cpu=0.060s, mem=23761.2M)
[06/02 07:15:46  25281s] (I)       Read nets... (mem=23761.2M)
[06/02 07:15:46  25281s] (I)       Done Read nets (cpu=0.180s, mem=23761.2M)
[06/02 07:15:46  25281s] (I)       Done Read data from FE (cpu=0.240s, mem=23761.2M)
[06/02 07:15:46  25281s] (I)       before initializing RouteDB syMemory usage = 23761.2 MB
[06/02 07:15:46  25281s] (I)       Clean congestion better: true
[06/02 07:15:46  25281s] (I)       Estimate vias on DPT layer: true
[06/02 07:15:46  25281s] (I)       Clean congestion LA rounds: 5
[06/02 07:15:46  25281s] (I)       Layer constraints as soft constraints: true
[06/02 07:15:46  25281s] (I)       Soft top layer         : true
[06/02 07:15:46  25281s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[06/02 07:15:46  25281s] (I)       Better NDR handling    : true
[06/02 07:15:46  25281s] (I)       Routing cost fix for NDR handling: true
[06/02 07:15:46  25281s] (I)       Update initial WL after Phase 1a: true
[06/02 07:15:46  25281s] (I)       Block tracks for preroutes: true
[06/02 07:15:46  25281s] (I)       Assign IRoute by net group key: true
[06/02 07:15:46  25281s] (I)       Block unroutable channels: true
[06/02 07:15:46  25281s] (I)       Block unroutable channel fix: true
[06/02 07:15:46  25281s] (I)       Block unroutable channels 3D: true
[06/02 07:15:46  25281s] (I)       Check blockage within NDR space in TA: true
[06/02 07:15:46  25281s] (I)       Handle EOL spacing     : true
[06/02 07:15:46  25281s] (I)       Honor MSV route constraint: false
[06/02 07:15:46  25281s] (I)       Maximum routing layer  : 9
[06/02 07:15:46  25281s] (I)       Minimum routing layer  : 2
[06/02 07:15:46  25281s] (I)       Supply scale factor H  : 1.00
[06/02 07:15:46  25281s] (I)       Supply scale factor V  : 1.00
[06/02 07:15:46  25281s] (I)       Tracks used by clock wire: 0
[06/02 07:15:46  25281s] (I)       Reverse direction      : 
[06/02 07:15:46  25281s] (I)       Honor partition pin guides: true
[06/02 07:15:46  25281s] (I)       Route selected nets only: true
[06/02 07:15:46  25281s] (I)       Route secondary PG pins: false
[06/02 07:15:46  25281s] (I)       Second PG max fanout   : 2147483647
[06/02 07:15:46  25281s] (I)       Refine MST             : true
[06/02 07:15:46  25281s] (I)       Honor PRL              : true
[06/02 07:15:46  25281s] (I)       Strong congestion aware: true
[06/02 07:15:46  25281s] (I)       Improved initial location for IRoutes: true
[06/02 07:15:46  25281s] (I)       Multi panel TA         : true
[06/02 07:15:46  25281s] (I)       Penalize wire overlap  : true
[06/02 07:15:46  25281s] (I)       Expand small instance blockage: true
[06/02 07:15:46  25281s] (I)       Reduce via in TA       : true
[06/02 07:15:46  25281s] (I)       SS-aware routing       : true
[06/02 07:15:46  25281s] (I)       Improve tree edge sharing: true
[06/02 07:15:46  25281s] (I)       Improve 2D via estimation: true
[06/02 07:15:46  25281s] (I)       Refine Steiner tree    : true
[06/02 07:15:46  25281s] (I)       Build spine tree       : true
[06/02 07:15:46  25281s] (I)       Model pass through capacity: true
[06/02 07:15:46  25281s] (I)       Extend blockages by a half GCell: true
[06/02 07:15:46  25281s] (I)       Partial layer blockage modeling: true
[06/02 07:15:46  25281s] (I)       Consider pin shapes    : true
[06/02 07:15:46  25281s] (I)       Consider pin shapes for all nodes: true
[06/02 07:15:46  25281s] (I)       Consider NR APA        : true
[06/02 07:15:46  25281s] (I)       Consider IO pin shape  : true
[06/02 07:15:46  25281s] (I)       Fix pin connection bug : true
[06/02 07:15:46  25281s] (I)       Consider layer RC for local wires: true
[06/02 07:15:46  25281s] (I)       LA-aware pin escape length: 2
[06/02 07:15:46  25281s] (I)       Split for must join    : true
[06/02 07:15:46  25281s] (I)       Route guide main branches file: /tmp/innovus_temp_17768_portatil_cadence_L5EsbY/.rgfel3qsd.trunk.1
[06/02 07:15:46  25281s] (I)       Route guide min downstream WL type: SUBTREE
[06/02 07:15:46  25281s] (I)       Routing effort level   : 10000
[06/02 07:15:46  25281s] (I)       Special modeling for N7: 0
[06/02 07:15:46  25281s] (I)       Special modeling for N6: 0
[06/02 07:15:46  25281s] (I)       N3 special modeling    : 0
[06/02 07:15:46  25281s] (I)       Special modeling for N5 v6: 0
[06/02 07:15:46  25281s] (I)       Special settings for S4 designs: 0
[06/02 07:15:46  25281s] (I)       Special settings for S5 designs v2: 0
[06/02 07:15:46  25281s] (I)       Special settings for S7 designs: 0
[06/02 07:15:46  25281s] (I)       Prefer layer length threshold: 8
[06/02 07:15:46  25281s] (I)       Overflow penalty cost  : 10
[06/02 07:15:46  25281s] (I)       A-star cost            : 0.30
[06/02 07:15:46  25281s] (I)       Misalignment cost      : 10.00
[06/02 07:15:46  25281s] (I)       Threshold for short IRoute: 6
[06/02 07:15:46  25281s] (I)       Via cost during post routing: 1.00
[06/02 07:15:46  25281s] (I)       Layer congestion ratio : 1.00
[06/02 07:15:46  25281s] (I)       source-to-sink ratio   : 0.30
[06/02 07:15:46  25281s] (I)       Scenic ratio bound     : 3.00
[06/02 07:15:46  25281s] (I)       Segment layer relax scenic ratio: 1.25
[06/02 07:15:46  25281s] (I)       Source-sink aware LA ratio: 0.50
[06/02 07:15:46  25281s] (I)       PG-aware similar topology routing: true
[06/02 07:15:46  25281s] (I)       Maze routing via cost fix: true
[06/02 07:15:46  25281s] (I)       Apply PRL on PG terms  : true
[06/02 07:15:46  25281s] (I)       Apply PRL on obs objects: true
[06/02 07:15:46  25281s] (I)       Handle range-type spacing rules: true
[06/02 07:15:46  25281s] (I)       Apply function for special wires: true
[06/02 07:15:46  25281s] (I)       Layer by layer blockage reading: true
[06/02 07:15:46  25281s] (I)       Offset calculation fix : true
[06/02 07:15:46  25281s] (I)       Parallel spacing query fix: true
[06/02 07:15:46  25281s] (I)       Force source to root IR: true
[06/02 07:15:46  25281s] (I)       Layer Weights          : L2:4 L3:2.5
[06/02 07:15:46  25281s] (I)       Route stripe layer range: 
[06/02 07:15:46  25281s] (I)       Honor partition fences : 
[06/02 07:15:46  25281s] (I)       Honor partition pin    : 
[06/02 07:15:46  25281s] (I)       Honor partition fences with feedthrough: 
[06/02 07:15:46  25281s] (I)       Do not relax to DPT layer: true
[06/02 07:15:46  25281s] (I)       Pass through capacity modeling: true
[06/02 07:15:46  25281s] (I)       Counted 265475 PG shapes. We will not process PG shapes layer by layer.
[06/02 07:15:46  25281s] (I)       build grid graph
[06/02 07:15:46  25281s] (I)       build grid graph start
[06/02 07:15:46  25281s] [NR-eGR] Track table information for default rule: 
[06/02 07:15:46  25281s] [NR-eGR] M1 has no routable track
[06/02 07:15:46  25281s] [NR-eGR] M2 has single uniform track structure
[06/02 07:15:46  25281s] [NR-eGR] M3 has single uniform track structure
[06/02 07:15:46  25281s] [NR-eGR] M4 has single uniform track structure
[06/02 07:15:46  25281s] [NR-eGR] M5 has single uniform track structure
[06/02 07:15:46  25281s] [NR-eGR] M6 has single uniform track structure
[06/02 07:15:46  25281s] [NR-eGR] IA has single uniform track structure
[06/02 07:15:46  25281s] [NR-eGR] IB has single uniform track structure
[06/02 07:15:46  25281s] [NR-eGR] LB has single uniform track structure
[06/02 07:15:46  25281s] (I)       build grid graph end
[06/02 07:15:46  25281s] (I)       ===========================================================================
[06/02 07:15:46  25281s] (I)       == Report All Rule Vias ==
[06/02 07:15:46  25281s] (I)       ===========================================================================
[06/02 07:15:46  25281s] (I)        Via Rule : (Default)
[06/02 07:15:46  25281s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/02 07:15:46  25281s] (I)       ---------------------------------------------------------------------------
[06/02 07:15:46  25281s] (I)        1    3 : CDS_V12_1x1_VH              7 : CDS_V12_1x2_CENTER       
[06/02 07:15:46  25281s] (I)        2   40 : CDS_V23_1x1_HV             41 : CDS_V23_1x2_CENTER       
[06/02 07:15:46  25281s] (I)        3   95 : CDS_V34_1x1_VH             99 : CDS_V34_1x2_CENTER       
[06/02 07:15:46  25281s] (I)        4  156 : CDS_V45_1x1_HV            157 : CDS_V45_1x2_CENTER       
[06/02 07:15:46  25281s] (I)        5  211 : CDS_V56_1x1_VH            215 : CDS_V56_1x2_CENTER       
[06/02 07:15:46  25281s] (I)        6  271 : CDS_V67_1x1_HH            273 : CDS_V67_1x2_CENTER       
[06/02 07:15:46  25281s] (I)        7  291 : CDS_V78_1x1_HV            292 : CDS_V78_1x2_CENTER       
[06/02 07:15:46  25281s] (I)        8  298 : CDS_V89_1x1_VH            298 : CDS_V89_1x1_VH           
[06/02 07:15:46  25281s] (I)        9    0 : ---                         0 : ---                      
[06/02 07:15:46  25281s] (I)       ===========================================================================
[06/02 07:15:46  25281s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 23761.18 MB )
[06/02 07:15:46  25281s] (I)       Num PG vias on layer 1 : 0
[06/02 07:15:46  25281s] (I)       Num PG vias on layer 2 : 0
[06/02 07:15:46  25281s] (I)       Num PG vias on layer 3 : 0
[06/02 07:15:46  25281s] (I)       Num PG vias on layer 4 : 0
[06/02 07:15:46  25281s] (I)       Num PG vias on layer 5 : 0
[06/02 07:15:46  25281s] (I)       Num PG vias on layer 6 : 0
[06/02 07:15:46  25281s] (I)       Num PG vias on layer 7 : 0
[06/02 07:15:46  25281s] (I)       Num PG vias on layer 8 : 0
[06/02 07:15:46  25281s] (I)       Num PG vias on layer 9 : 0
[06/02 07:15:46  25281s] [NR-eGR] Read 339468 PG shapes
[06/02 07:15:46  25281s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 23761.18 MB )
[06/02 07:15:46  25281s] [NR-eGR] #Routing Blockages  : 0
[06/02 07:15:46  25281s] [NR-eGR] #Instance Blockages : 422594
[06/02 07:15:46  25281s] [NR-eGR] #PG Blockages       : 339468
[06/02 07:15:46  25281s] [NR-eGR] #Bump Blockages     : 0
[06/02 07:15:46  25281s] [NR-eGR] #Boundary Blockages : 0
[06/02 07:15:46  25281s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[06/02 07:15:46  25281s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/02 07:15:46  25281s] (I)       readDataFromPlaceDB
[06/02 07:15:46  25281s] (I)       Read net information..
[06/02 07:15:46  25281s] [NR-eGR] Read numTotalNets=78608  numIgnoredNets=78606
[06/02 07:15:46  25281s] (I)       Read testcase time = 0.000 seconds
[06/02 07:15:46  25281s] 
[06/02 07:15:46  25281s] [NR-eGR] Connected 0 must-join pins/ports
[06/02 07:15:46  25281s] (I)       early_global_route_priority property id does not exist.
[06/02 07:15:46  25281s] (I)       Start initializing grid graph
[06/02 07:15:46  25281s] (I)       !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
[06/02 07:15:46  25281s] (I)       GridGraph is too big, grid merging is triggered
[06/02 07:15:46  25281s] (I)       Orig grid = 12051 x 12051
[06/02 07:15:46  25281s] (I)       New grid = 6026 x 6026
[06/02 07:15:46  25281s] (I)       !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
[06/02 07:15:49  25284s] (I)       End initializing grid graph
[06/02 07:15:49  25284s] (I)       Model blockages into capacity
[06/02 07:15:49  25284s] (I)       Read Num Blocks=762314  Num Prerouted Wires=0  Num CS=0
[06/02 07:15:49  25284s] (I)       Started Modeling ( Curr Mem: 23761.18 MB )
[06/02 07:15:49  25284s] (I)       Started Modeling Layer 1 ( Curr Mem: 23761.18 MB )
[06/02 07:15:49  25284s] (I)       Started Modeling Layer 2 ( Curr Mem: 23761.18 MB )
[06/02 07:16:03  25298s] (I)       Layer 1 (H) : #blockages 254543 : #preroutes 0
[06/02 07:16:03  25298s] (I)       Finished Modeling Layer 2 ( CPU: 14.12 sec, Real: 14.07 sec, Curr Mem: 25749.18 MB )
[06/02 07:16:03  25298s] (I)       Started Modeling Layer 3 ( Curr Mem: 25749.18 MB )
[06/02 07:16:10  25306s] (I)       Layer 2 (V) : #blockages 62886 : #preroutes 0
[06/02 07:16:10  25306s] (I)       Finished Modeling Layer 3 ( CPU: 7.26 sec, Real: 7.27 sec, Curr Mem: 25821.18 MB )
[06/02 07:16:10  25306s] (I)       Started Modeling Layer 4 ( Curr Mem: 25821.18 MB )
[06/02 07:16:15  25310s] (I)       Layer 3 (H) : #blockages 48465 : #preroutes 0
[06/02 07:16:15  25310s] (I)       Finished Modeling Layer 4 ( CPU: 4.43 sec, Real: 4.42 sec, Curr Mem: 25941.18 MB )
[06/02 07:16:15  25310s] (I)       Started Modeling Layer 5 ( Curr Mem: 25941.18 MB )
[06/02 07:16:22  25318s] (I)       Layer 4 (V) : #blockages 257930 : #preroutes 0
[06/02 07:16:22  25318s] (I)       Finished Modeling Layer 5 ( CPU: 7.53 sec, Real: 7.48 sec, Curr Mem: 26061.18 MB )
[06/02 07:16:22  25318s] (I)       Started Modeling Layer 6 ( Curr Mem: 26061.18 MB )
[06/02 07:16:27  25322s] (I)       Layer 5 (H) : #blockages 23850 : #preroutes 0
[06/02 07:16:27  25322s] (I)       Finished Modeling Layer 6 ( CPU: 4.46 sec, Real: 4.47 sec, Curr Mem: 26181.18 MB )
[06/02 07:16:27  25322s] (I)       Started Modeling Layer 7 ( Curr Mem: 26181.18 MB )
[06/02 07:16:27  25323s] (I)       Layer 6 (H) : #blockages 87841 : #preroutes 0
[06/02 07:16:27  25323s] (I)       Finished Modeling Layer 7 ( CPU: 0.73 sec, Real: 0.74 sec, Curr Mem: 26181.18 MB )
[06/02 07:16:27  25323s] (I)       Started Modeling Layer 8 ( Curr Mem: 26175.18 MB )
[06/02 07:16:30  25325s] (I)       Layer 7 (V) : #blockages 23260 : #preroutes 0
[06/02 07:16:30  25325s] (I)       Finished Modeling Layer 8 ( CPU: 2.22 sec, Real: 2.22 sec, Curr Mem: 26175.18 MB )
[06/02 07:16:30  25325s] (I)       Started Modeling Layer 9 ( Curr Mem: 26103.18 MB )
[06/02 07:16:30  25325s] (I)       Layer 8 (H) : #blockages 3539 : #preroutes 0
[06/02 07:16:30  25325s] (I)       Finished Modeling Layer 9 ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 26103.18 MB )
[06/02 07:16:30  25325s] (I)       Finished Modeling ( CPU: 41.03 sec, Real: 40.95 sec, Curr Mem: 26103.18 MB )
[06/02 07:16:31  25326s] (I)       Moved 0 terms for better access 
[06/02 07:16:31  25326s] (I)       Number of ignored nets = 0
[06/02 07:16:31  25326s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/02 07:16:31  25326s] (I)       Number of clock nets = 2.  Ignored: No
[06/02 07:16:31  25326s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/02 07:16:31  25326s] (I)       Number of special nets = 0.  Ignored: Yes
[06/02 07:16:31  25326s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/02 07:16:31  25326s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/02 07:16:31  25326s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/02 07:16:31  25326s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/02 07:16:31  25326s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/02 07:16:31  25326s] (I)       Before initializing earlyGlobalRoute syMemory usage = 26037.2 MB
[06/02 07:16:31  25326s] (I)       Ndr track 0 does not exist
[06/02 07:16:31  25326s] (I)       Ndr track 0 does not exist
[06/02 07:16:31  25326s] (I)       Layer1  viaCost=100.00
[06/02 07:16:31  25326s] (I)       Layer2  viaCost=100.00
[06/02 07:16:31  25326s] (I)       Layer3  viaCost=100.00
[06/02 07:16:31  25326s] (I)       Layer4  viaCost=100.00
[06/02 07:16:31  25326s] (I)       Layer5  viaCost=100.00
[06/02 07:16:31  25326s] (I)       Layer6  viaCost=400.00
[06/02 07:16:31  25326s] (I)       Layer7  viaCost=100.00
[06/02 07:16:31  25326s] (I)       Layer8  viaCost=400.00
[06/02 07:16:31  25327s] (I)       ---------------------Grid Graph Info--------------------
[06/02 07:16:31  25327s] (I)       Routing area        : (0, 0) - (14461600, 14461600)
[06/02 07:16:31  25327s] (I)       Core area           : (115008, 115000) - (14346592, 14345800)
[06/02 07:16:31  25327s] (I)       Site width          :   136  (dbu)
[06/02 07:16:31  25327s] (I)       Row height          :  1200  (dbu)
[06/02 07:16:31  25327s] (I)       GCell width         :  2400  (dbu)
[06/02 07:16:31  25327s] (I)       GCell height        :  2400  (dbu)
[06/02 07:16:31  25327s] (I)       Grid                :  6026  6026     9
[06/02 07:16:31  25327s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9
[06/02 07:16:31  25327s] (I)       Vertical capacity   :     0     0  2400     0  2400     0     0  2400     0
[06/02 07:16:31  25327s] (I)       Horizontal capacity :     0  2400     0  2400     0  2400  2400     0  2400
[06/02 07:16:31  25327s] (I)       Default wire width  :    50    50    50    50    50    50   400   400  4000
[06/02 07:16:31  25327s] (I)       Default wire space  :    50    50    50    50    50    50   400   400  2000
[06/02 07:16:31  25327s] (I)       Default wire pitch  :   100   100   100   100   100   100   800   800  6000
[06/02 07:16:31  25327s] (I)       Default pitch size  :   100   100   100   100   100   100   800   800 10000
[06/02 07:16:31  25327s] (I)       First track coord   :     0   100   108   100   108   100   600   608  5000
[06/02 07:16:31  25327s] (I)       Num tracks per GCell: 24.00 24.00 24.00 24.00 24.00 24.00  3.00  3.00  0.24
[06/02 07:16:31  25327s] (I)       Total num of tracks :     0 144615 144615 144615 144615 144615 18077 18076  1446
[06/02 07:16:31  25327s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[06/02 07:16:31  25327s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[06/02 07:16:31  25327s] (I)       --------------------------------------------------------
[06/02 07:16:31  25327s] 
[06/02 07:16:31  25327s] [NR-eGR] ============ Routing rule table ============
[06/02 07:16:31  25327s] [NR-eGR] Rule id: 0  Nets: 0 
[06/02 07:16:31  25327s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/02 07:16:31  25327s] (I)       Pitch:  L1=100  L2=100  L3=100  L4=100  L5=100  L6=100  L7=800  L8=800  L9=10000
[06/02 07:16:31  25327s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[06/02 07:16:31  25327s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[06/02 07:16:31  25327s] [NR-eGR] Rule id: 1  Nets: 0 
[06/02 07:16:31  25327s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[06/02 07:16:31  25327s] (I)       Pitch:  L1=200  L2=200  L3=200  L4=200  L5=200  L6=200  L7=1600  L8=1600  L9=20000
[06/02 07:16:31  25327s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2
[06/02 07:16:31  25327s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[06/02 07:16:31  25327s] [NR-eGR] ========================================
[06/02 07:16:31  25327s] [NR-eGR] 
[06/02 07:16:31  25327s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/02 07:16:31  25327s] (I)       blocked tracks on layer2 : = 235981081 / 871449990 (27.08%)
[06/02 07:16:31  25327s] (I)       blocked tracks on layer3 : = 24034779 / 871449990 (2.76%)
[06/02 07:16:31  25327s] (I)       blocked tracks on layer4 : = 24383471 / 871449990 (2.80%)
[06/02 07:16:31  25327s] (I)       blocked tracks on layer5 : = 22978949 / 871449990 (2.64%)
[06/02 07:16:31  25327s] (I)       blocked tracks on layer6 : = 23008496 / 871449990 (2.64%)
[06/02 07:16:31  25327s] (I)       blocked tracks on layer7 : = 2990939 / 108932002 (2.75%)
[06/02 07:16:31  25327s] (I)       blocked tracks on layer8 : = 3126192 / 108925976 (2.87%)
[06/02 07:16:31  25327s] (I)       blocked tracks on layer9 : = 54441 / 8713596 (0.62%)
[06/02 07:16:31  25327s] (I)       After initializing earlyGlobalRoute syMemory usage = 27499.7 MB
[06/02 07:16:31  25327s] (I)       Finished Loading and Dumping File ( CPU: 45.91 sec, Real: 45.82 sec, Curr Mem: 27499.66 MB )
[06/02 07:16:31  25327s] [NR-eGR] No Net to Route
[06/02 07:16:33  25328s] (I)       total 2D Cap : 4249902317 = (2447300691 H, 1802601626 V)
[06/02 07:16:44  25339s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/02 07:16:44  25339s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/02 07:16:44  25339s] [NR-eGR] No Net to Route
[06/02 07:16:44  25339s] [NR-eGR] --------------------------------------------------------------------------
[06/02 07:16:44  25339s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 293789
[06/02 07:16:44  25339s] [NR-eGR]     M2  (2H) length: 3.535642e+06um, number of vias: 415951
[06/02 07:16:44  25339s] [NR-eGR]     M3  (3V) length: 5.015141e+06um, number of vias: 56772
[06/02 07:16:44  25339s] [NR-eGR]     M4  (4H) length: 1.921658e+06um, number of vias: 19416
[06/02 07:16:44  25339s] [NR-eGR]     M5  (5V) length: 1.798469e+06um, number of vias: 6311
[06/02 07:16:44  25339s] [NR-eGR]     M6  (6H) length: 1.063744e+06um, number of vias: 143
[06/02 07:16:44  25339s] [NR-eGR]     IA  (7H) length: 1.211083e+04um, number of vias: 120
[06/02 07:16:44  25339s] [NR-eGR]     IB  (8V) length: 2.343520e+04um, number of vias: 0
[06/02 07:16:44  25339s] [NR-eGR]     LB  (9H) length: 0.000000e+00um, number of vias: 0
[06/02 07:16:44  25339s] [NR-eGR] Total length: 1.337020e+07um, number of vias: 792502
[06/02 07:16:44  25339s] [NR-eGR] --------------------------------------------------------------------------
[06/02 07:16:44  25339s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[06/02 07:16:44  25339s] [NR-eGR] --------------------------------------------------------------------------
[06/02 07:16:44  25339s] [NR-eGR] Report for selected net(s) only.
[06/02 07:16:44  25339s] [NR-eGR]     M1  (1V) length: 0.000000e+00um, number of vias: 0
[06/02 07:16:44  25339s] [NR-eGR]     M2  (2H) length: 0.000000e+00um, number of vias: 0
[06/02 07:16:44  25339s] [NR-eGR]     M3  (3V) length: 0.000000e+00um, number of vias: 0
[06/02 07:16:44  25339s] [NR-eGR]     M4  (4H) length: 0.000000e+00um, number of vias: 0
[06/02 07:16:44  25339s] [NR-eGR]     M5  (5V) length: 0.000000e+00um, number of vias: 0
[06/02 07:16:44  25339s] [NR-eGR]     M6  (6H) length: 0.000000e+00um, number of vias: 0
[06/02 07:16:44  25339s] [NR-eGR]     IA  (7H) length: 0.000000e+00um, number of vias: 0
[06/02 07:16:44  25339s] [NR-eGR]     IB  (8V) length: 0.000000e+00um, number of vias: 0
[06/02 07:16:44  25339s] [NR-eGR]     LB  (9H) length: 0.000000e+00um, number of vias: 0
[06/02 07:16:44  25339s] [NR-eGR] Total length: 0.000000e+00um, number of vias: 0
[06/02 07:16:44  25339s] [NR-eGR] --------------------------------------------------------------------------
[06/02 07:16:44  25339s] [NR-eGR] Total routed clock nets wire length: 0.000000e+00um, number of vias: 0
[06/02 07:16:44  25339s] [NR-eGR] --------------------------------------------------------------------------
[06/02 07:16:44  25340s] [NR-eGR] Finished Early Global Route kernel ( CPU: 58.75 sec, Real: 58.66 sec, Curr Mem: 24708.76 MB )
[06/02 07:16:44  25340s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_17768_portatil_cadence_L5EsbY/.rgfel3qsd
[06/02 07:16:44  25340s]       Early Global Route - eGR->NR step done. (took cpu=0:00:58.8 real=0:00:58.7)
[06/02 07:16:44  25340s]     Routing using eGR in eGR->NR Step done.
[06/02 07:16:44  25340s]     Routing using NR in eGR->NR Step...
[06/02 07:16:44  25340s] 
[06/02 07:16:44  25340s] CCOPT: Preparing to route 2 clock nets with NanoRoute.
[06/02 07:16:44  25340s]   All net are default rule.
[06/02 07:16:44  25340s]   Preferred NanoRoute mode settings: Current
[06/02 07:16:44  25340s] -drouteUseMultiCutViaEffort low
[06/02 07:16:44  25340s] -routeAntennaCellName ""
[06/02 07:16:44  25340s] -routeInsertAntennaDiode false
[06/02 07:16:44  25340s] -routeTopRoutingLayer 0
[06/02 07:16:44  25340s] -routeWithLithoDriven false
[06/02 07:16:44  25340s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[06/02 07:16:44  25340s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[06/02 07:16:44  25340s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[06/02 07:16:44  25340s]       Clock detailed routing...
[06/02 07:16:44  25340s]         NanoRoute...
[06/02 07:16:44  25340s] % Begin globalDetailRoute (date=06/02 07:16:44, mem=17829.3M)
[06/02 07:16:44  25340s] 
[06/02 07:16:44  25340s] globalDetailRoute
[06/02 07:16:44  25340s] 
[06/02 07:16:44  25340s] #setNanoRouteMode -drouteAutoStop false
[06/02 07:16:44  25340s] #setNanoRouteMode -drouteEndIteration 20
[06/02 07:16:44  25340s] #setNanoRouteMode -drouteUseMultiCutViaEffort "high"
[06/02 07:16:44  25340s] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[06/02 07:16:44  25340s] #setNanoRouteMode -routeAntennaCellName "C12T28SOI_LR_ANTPROT3"
[06/02 07:16:44  25340s] #setNanoRouteMode -routeInsertAntennaDiode true
[06/02 07:16:44  25340s] #setNanoRouteMode -routeSelectedNetOnly true
[06/02 07:16:44  25340s] #setNanoRouteMode -routeTopRoutingLayer 9
[06/02 07:16:44  25340s] #setNanoRouteMode -routeUseAutoVia "true"
[06/02 07:16:44  25340s] #setNanoRouteMode -routeWithEco true
[06/02 07:16:44  25340s] #setNanoRouteMode -routeWithLithoDriven true
[06/02 07:16:44  25340s] #setNanoRouteMode -routeWithSiDriven false
[06/02 07:16:44  25340s] #setNanoRouteMode -routeWithTimingDriven false
[06/02 07:16:44  25340s] ### Time Record (globalDetailRoute) is installed.
[06/02 07:16:44  25340s] #Start globalDetailRoute on Wed Jun  2 07:16:44 2021
[06/02 07:16:44  25340s] #
[06/02 07:16:44  25340s] ### Time Record (Pre Callback) is installed.
[06/02 07:16:54  25349s] ### Time Record (Pre Callback) is uninstalled.
[06/02 07:16:54  25349s] ### Time Record (DB Import) is installed.
[06/02 07:16:54  25349s] ### Time Record (Timing Data Generation) is installed.
[06/02 07:16:54  25349s] ### Time Record (Timing Data Generation) is uninstalled.
[06/02 07:16:54  25349s] ### info: trigger full reload of library data.
[06/02 07:16:55  25351s] #WARNING (NRDB-975) Adjacent routing LAYERs M6 IA has the same preferred routing direction HORIZONTAL. This may cause routing problems for NanoRoute.
[06/02 07:16:55  25351s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[06/02 07:16:55  25351s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OFC6261_FE_OFN374_pad_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 07:16:55  25351s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OFC6261_FE_OFN374_pad_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 07:16:55  25351s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OFC6259_FE_OFN374_pad_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 07:16:55  25351s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OFC6259_FE_OFN374_pad_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 07:16:55  25351s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OFC6257_FE_OFN374_pad_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 07:16:55  25351s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OFC6257_FE_OFN374_pad_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 07:16:55  25351s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OFC6254_FE_OFN374_pad_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 07:16:55  25351s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OFC6254_FE_OFN374_pad_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 07:16:55  25351s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OFC6252_FE_OFN374_pad_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 07:16:55  25351s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OFC6252_FE_OFN374_pad_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 07:16:55  25351s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OFC6250_FE_OFN374_pad_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 07:16:55  25351s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OFC6250_FE_OFN374_pad_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 07:16:55  25351s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OFC5305_pad_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 07:16:55  25351s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OFC5305_pad_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 07:16:55  25351s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OFC510_pad_dbg_rst_l is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 07:16:55  25351s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OFC510_pad_dbg_rst_l is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 07:16:55  25351s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OFC509_pad_dbg_rst_l is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 07:16:55  25351s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OFC509_pad_dbg_rst_l is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 07:16:55  25351s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OFC508_pad_dbg_rst_l is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 07:16:55  25351s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OFC508_pad_dbg_rst_l is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 07:16:55  25351s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[06/02 07:16:55  25351s] #To increase the message display limit, refer to the product command reference manual.
[06/02 07:16:55  25351s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 07:16:55  25351s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_l of net rst_l because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 07:16:55  25351s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/dbg_rst_l of net dbg_rst_l because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 07:16:55  25351s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/nmi_int of net nmi_int because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 07:16:55  25351s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/lsu_axi_awready of net lsu_axi_awready because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 07:16:55  25351s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/lsu_axi_wready of net lsu_axi_wready because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 07:16:55  25351s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/lsu_axi_bvalid of net lsu_axi_bvalid because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 07:16:55  25351s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/lsu_axi_arready of net lsu_axi_arready because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 07:16:55  25351s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/lsu_axi_rvalid of net lsu_axi_rvalid because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 07:16:55  25351s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/lsu_axi_rlast of net lsu_axi_rlast because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 07:16:55  25351s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ifu_axi_awready of net ifu_axi_awready because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 07:16:55  25351s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ifu_axi_wready of net ifu_axi_wready because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 07:16:55  25351s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ifu_axi_bvalid of net ifu_axi_bvalid because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 07:16:55  25351s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ifu_axi_arready of net ifu_axi_arready because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 07:16:55  25351s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ifu_axi_rvalid of net ifu_axi_rvalid because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 07:16:55  25351s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ifu_axi_rlast of net ifu_axi_rlast because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 07:16:55  25351s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sb_axi_awready of net sb_axi_awready because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 07:16:55  25351s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sb_axi_wready of net sb_axi_wready because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 07:16:55  25351s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sb_axi_bvalid of net sb_axi_bvalid because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 07:16:55  25351s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sb_axi_arready of net sb_axi_arready because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 07:16:55  25351s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[06/02 07:16:55  25351s] #To increase the message display limit, refer to the product command reference manual.
[06/02 07:16:56  25351s] ### Net info: total nets: 130393
[06/02 07:16:56  25351s] ### Net info: dirty nets: 2
[06/02 07:16:56  25351s] ### Net info: marked as disconnected nets: 0
[06/02 07:16:56  25351s] #num needed restored net=0
[06/02 07:16:56  25351s] #need_extraction net=0 (total=130393)
[06/02 07:16:56  25351s] ### Net info: fully routed nets: 0
[06/02 07:16:56  25351s] ### Net info: trivial (< 2 pins) nets: 53201
[06/02 07:16:56  25351s] ### Net info: unrouted nets: 77192
[06/02 07:16:56  25351s] ### Net info: re-extraction nets: 0
[06/02 07:16:56  25351s] ### Net info: selected nets: 2
[06/02 07:16:56  25351s] ### Net info: ignored nets: 0
[06/02 07:16:56  25351s] ### Net info: skip routing nets: 0
[06/02 07:16:57  25352s] #WARNING (NRDB-733) PIN clk in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 07:16:57  25352s] #WARNING (NRDB-733) PIN dbg_bus_clk_en in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 07:16:57  25352s] #WARNING (NRDB-733) PIN dbg_rst_l in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 07:16:57  25352s] #WARNING (NRDB-733) PIN debug_brkpt_status in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 07:16:57  25352s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt0[0] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 07:16:57  25352s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt0[1] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 07:16:57  25352s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt1[0] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 07:16:57  25352s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt1[1] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 07:16:57  25352s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt2[0] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 07:16:57  25352s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt2[1] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 07:16:57  25352s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt3[0] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 07:16:57  25352s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt3[1] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 07:16:57  25352s] #WARNING (NRDB-733) PIN dma_axi_araddr[0] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 07:16:57  25352s] #WARNING (NRDB-733) PIN dma_axi_araddr[10] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 07:16:57  25352s] #WARNING (NRDB-733) PIN dma_axi_araddr[11] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 07:16:57  25352s] #WARNING (NRDB-733) PIN dma_axi_araddr[12] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 07:16:57  25352s] #WARNING (NRDB-733) PIN dma_axi_araddr[13] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 07:16:57  25352s] #WARNING (NRDB-733) PIN dma_axi_araddr[14] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 07:16:57  25352s] #WARNING (NRDB-733) PIN dma_axi_araddr[15] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 07:16:57  25352s] #WARNING (NRDB-733) PIN dma_axi_araddr[16] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 07:16:57  25352s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[06/02 07:16:57  25352s] #To increase the message display limit, refer to the product command reference manual.
[06/02 07:16:57  25352s] ### Time Record (DB Import) is uninstalled.
[06/02 07:16:57  25352s] #NanoRoute Version 19.11-s128_1 NR190815-2055/19_11-UB
[06/02 07:16:57  25352s] #RTESIG:78da9594514fc23014857df657dc4c1e3041d86dd7b57d54e38309018368e2533358994b
[06/02 07:16:57  25352s] #       b615b78e847f6fd584681c2bf4b55fcf3d3db7b75783d787050428c788370d12a110660b
[06/02 07:16:57  25352s] #       94a140764342c6262895db7ab90b2eaf06f3a72512099ba468340c57c61423681b5d43a3
[06/02 07:16:57  25352s] #       adcdabecfa872148818430cc2bab335d77330eb0757b9049f75552e66b48f526690bfb8f
[06/02 07:16:57  25352s] #       66f05bd04373f147bba33c95e48cf211e31058b33585c9f6010c1b5bbbcd4e61461c9ab4
[06/02 07:16:57  25352s] #       d638cceaba4aeafde8882a130c82f73c7bef571461e84d5c92c81974f77152ba6acb6e88
[06/02 07:16:57  25352s] #       47be58905001621c7e2f186e0a93d823208fbdae9086f404c8f5d60f5197d5c496db495e
[06/02 07:16:57  25352s] #       5566d736caea72ab90f358a8ada96d62f342ad9354576bada6eca159bd4dc675b6d105fd
[06/02 07:16:57  25352s] #       68d2fe84310a0504df1efaf2c3080904f74896443ccf1fd574a16e67cba7c57c497dfa5f
[06/02 07:16:57  25352s] #       ed29759ab7e52fb2ffcd61c4e4a1a7a71ee1cee0cee7268ebce381712ccf980f8c39f14a
[06/02 07:16:57  25352s] #       724240f67f0a8e89ffddb99b93fe7af4044f34f633917ffe1cd4fbd22f3e016d17af20
[06/02 07:16:57  25352s] #
[06/02 07:16:57  25352s] #Skip comparing routing design signature in db-snapshot flow
[06/02 07:16:57  25353s] #RTESIG:78da9594514fc23014857df657dc4c1e3041d86dd7b57d54e38309018368e2533358994b
[06/02 07:16:57  25353s] #       b615b78e847f6fd584681c2bf4b55fcf3d3db7b75783d787050428c788370d12a110660b
[06/02 07:16:57  25353s] #       94a140764342c6262895db7ab90b2eaf06f3a72512099ba468340c57c61423681b5d43a3
[06/02 07:16:57  25353s] #       adcdabecfa872148818430cc2bab335d77330eb0757b9049f75552e66b48f526690bfb8f
[06/02 07:16:57  25353s] #       66f05bd04373f147bba33c95e48cf211e31058b33585c9f6010c1b5bbbcd4e61461c9ab4
[06/02 07:16:57  25353s] #       d638cceaba4aeafde8882a130c82f73c7bef571461e84d5c92c81974f77152ba6acb6e88
[06/02 07:16:57  25353s] #       47be58905001621c7e2f186e0a93d823208fbdae9086f404c8f5d60f5197d5c496db495e
[06/02 07:16:57  25353s] #       5566d736caea72ab90f358a8ada96d62f342ad9354576bada6eca159bd4dc675b6d105fd
[06/02 07:16:57  25353s] #       68d2fe84310a0504df1efaf2c3080904f74896443ccf1fd574a16e67cba7c57c497dfa5f
[06/02 07:16:57  25353s] #       ed29759ab7e52fb2ffcd61c4e4a1a7a71ee1cee0cee7268ebce381712ccf980f8c39f14a
[06/02 07:16:57  25353s] #       724240f67f0a8e89ffddb99b93fe7af4044f34f633917ffe1cd4fbd22f3e016d17af20
[06/02 07:16:57  25353s] #
[06/02 07:16:57  25353s] ### Time Record (Data Preparation) is installed.
[06/02 07:16:57  25353s] #Start routing data preparation on Wed Jun  2 07:16:57 2021
[06/02 07:16:57  25353s] #
[06/02 07:16:58  25354s] #Found 1 nets which trigger voltage spacing rules.
[06/02 07:16:58  25354s] #Minimum voltage of a net in the design = 0.000.
[06/02 07:16:58  25354s] #Maximum voltage of a net in the design = 1.800.
[06/02 07:16:58  25354s] #Voltage range [0.000 - 1.000] has 130387 nets.
[06/02 07:16:58  25354s] #Voltage range [0.000 - 0.000] has 3 nets.
[06/02 07:16:58  25354s] #Voltage range [1.000 - 1.000] has 2 nets.
[06/02 07:16:58  25354s] #Voltage range [1.800 - 1.800] has 1 net.
[06/02 07:16:58  25354s] ### Time Record (Cell Pin Access) is installed.
[06/02 07:19:09  25484s] ### Time Record (Cell Pin Access) is uninstalled.
[06/02 07:19:09  25485s] # M1           V   Track-Pitch = 0.13600    Line-2-Via Pitch = 0.10000
[06/02 07:19:09  25485s] # M2           H   Track-Pitch = 0.10000    Line-2-Via Pitch = 0.10000
[06/02 07:19:09  25485s] # M3           V   Track-Pitch = 0.10000    Line-2-Via Pitch = 0.10000
[06/02 07:19:09  25485s] # M4           H   Track-Pitch = 0.10000    Line-2-Via Pitch = 0.10000
[06/02 07:19:09  25485s] # M5           V   Track-Pitch = 0.10000    Line-2-Via Pitch = 0.10000
[06/02 07:19:09  25485s] # M6           H   Track-Pitch = 0.10000    Line-2-Via Pitch = 0.10000
[06/02 07:19:09  25485s] # IA           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[06/02 07:19:09  25485s] # IB           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[06/02 07:19:09  25485s] # LB           H   Track-Pitch = 10.00000    Line-2-Via Pitch = 6.50000
[06/02 07:19:11  25486s] #Regenerating Ggrids automatically.
[06/02 07:19:11  25486s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.10000.
[06/02 07:19:11  25486s] #Using automatically generated G-grids.
[06/02 07:19:11  25487s] #Done routing data preparation.
[06/02 07:19:11  25487s] #cpu time = 00:02:14, elapsed time = 00:02:14, memory = 18257.67 (MB), peak = 26720.64 (MB)
[06/02 07:19:11  25487s] ### Time Record (Data Preparation) is uninstalled.
[06/02 07:19:11  25487s] ### Time Record (Special Wire Merging) is installed.
[06/02 07:19:11  25487s] #Merging special wires: starts on Wed Jun  2 07:19:11 2021 with memory = 18265.52 (MB), peak = 26720.64 (MB)
[06/02 07:19:11  25487s] #
[06/02 07:19:11  25487s] #Merging special wires: cpu:00:00:01, real:00:00:01, mem:17.8 GB, peak:26.1 GB
[06/02 07:19:11  25487s] ### Time Record (Special Wire Merging) is uninstalled.
[06/02 07:19:12  25488s] #Start instance access analysis using 1 thread...
[06/02 07:19:12  25488s] ### Time Record (Instance Pin Access) is installed.
[06/02 07:19:13  25489s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g220349 and Instance swerv/lsu/bus_intf/bus_buffer_g220347. Please inspect the area near the pin for any obstacle.
[06/02 07:19:13  25489s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g220349 and Instance swerv/lsu/bus_intf/bus_buffer_g220347. Please inspect the area near the pin for any obstacle.
[06/02 07:19:13  25489s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g141986 and Instance swerv/lsu/bus_intf/bus_buffer_g141989. Please inspect the area near the pin for any obstacle.
[06/02 07:19:13  25489s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g141986 and Instance swerv/lsu/bus_intf/bus_buffer_g141989. Please inspect the area near the pin for any obstacle.
[06/02 07:19:13  25489s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g221816 and Instance swerv/lsu/bus_intf/bus_buffer_g142640. Please inspect the area near the pin for any obstacle.
[06/02 07:19:13  25489s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g221816 and Instance swerv/lsu/bus_intf/bus_buffer_g142640. Please inspect the area near the pin for any obstacle.
[06/02 07:19:13  25489s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/dec_decode/g77943 and Instance swerv/dec_decode/g77968. Please inspect the area near the pin for any obstacle.
[06/02 07:19:13  25489s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/dec_decode/g77943 and Instance swerv/dec_decode/g77968. Please inspect the area near the pin for any obstacle.
[06/02 07:19:13  25489s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/dec_decode/g132350 and Instance swerv/dec_decode/g78083. Please inspect the area near the pin for any obstacle.
[06/02 07:19:13  25489s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/dec_decode/g132350 and Instance swerv/dec_decode/g78083. Please inspect the area near the pin for any obstacle.
[06/02 07:19:13  25489s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g142627 and Instance swerv/lsu/bus_intf/bus_buffer_g221747. Please inspect the area near the pin for any obstacle.
[06/02 07:19:13  25489s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g142627 and Instance swerv/lsu/bus_intf/bus_buffer_g221747. Please inspect the area near the pin for any obstacle.
[06/02 07:19:13  25489s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/dec_decode/g132359 and Instance swerv/dec_decode/g78078. Please inspect the area near the pin for any obstacle.
[06/02 07:19:13  25489s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/dec_decode/g132359 and Instance swerv/dec_decode/g78078. Please inspect the area near the pin for any obstacle.
[06/02 07:19:13  25489s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g221807 and Instance swerv/lsu/bus_intf/bus_buffer_g142625. Please inspect the area near the pin for any obstacle.
[06/02 07:19:13  25489s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g221807 and Instance swerv/lsu/bus_intf/bus_buffer_g142625. Please inspect the area near the pin for any obstacle.
[06/02 07:19:13  25489s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g221825 and Instance swerv/lsu/bus_intf/bus_buffer_g221796. Please inspect the area near the pin for any obstacle.
[06/02 07:19:13  25489s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g221825 and Instance swerv/lsu/bus_intf/bus_buffer_g221796. Please inspect the area near the pin for any obstacle.
[06/02 07:19:13  25489s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g147606 and Instance swerv/lsu/bus_intf/bus_buffer_g147605. Please inspect the area near the pin for any obstacle.
[06/02 07:19:13  25489s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g147606 and Instance swerv/lsu/bus_intf/bus_buffer_g147605. Please inspect the area near the pin for any obstacle.
[06/02 07:19:13  25489s] #WARNING (EMS-27) Message (NRDB-2085) has exceeded the current message display limit of 20.
[06/02 07:19:13  25489s] #To increase the message display limit, refer to the product command reference manual.
[06/02 07:19:19  25494s] #260 out of 76980(0.34%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
[06/02 07:19:19  25494s] #260 instance pins are hard to access
[06/02 07:19:19  25494s] #Instance access analysis statistics:
[06/02 07:19:19  25494s] #Cpu time = 00:00:07
[06/02 07:19:19  25494s] #Elapsed time = 00:00:07
[06/02 07:19:19  25494s] #Increased memory = 54.53 (MB)
[06/02 07:19:19  25494s] #Total memory = 18325.97 (MB)
[06/02 07:19:19  25494s] #Peak memory = 26720.64 (MB)
[06/02 07:19:19  25494s] ### Time Record (Instance Pin Access) is uninstalled.
[06/02 07:19:19  25494s] #reading routing guides ......
[06/02 07:19:19  25494s] #
[06/02 07:19:19  25494s] #Finished routing data preparation on Wed Jun  2 07:19:19 2021
[06/02 07:19:19  25494s] #
[06/02 07:19:19  25494s] #Cpu time = 00:02:22
[06/02 07:19:19  25494s] #Elapsed time = 00:02:22
[06/02 07:19:19  25494s] #Increased memory = 346.62 (MB)
[06/02 07:19:19  25494s] #Total memory = 18326.02 (MB)
[06/02 07:19:19  25494s] #Peak memory = 26720.64 (MB)
[06/02 07:19:19  25494s] #
[06/02 07:19:19  25494s] ### Time Record (Global Routing) is installed.
[06/02 07:19:19  25494s] #
[06/02 07:19:19  25494s] #Start global routing on Wed Jun  2 07:19:19 2021
[06/02 07:19:19  25494s] #
[06/02 07:19:19  25494s] #
[06/02 07:19:19  25494s] #Start global routing initialization on Wed Jun  2 07:19:19 2021
[06/02 07:19:19  25494s] #
[06/02 07:19:19  25494s] #WARNING (NRGR-21) Selected nets are already detail routed or no nets are selected.
[06/02 07:19:19  25494s] ### Time Record (Global Routing) is uninstalled.
[06/02 07:19:19  25494s] ### Time Record (Track Assignment) is installed.
[06/02 07:19:19  25495s] #reading routing guides ......
[06/02 07:19:19  25495s] ### Time Record (Track Assignment) is uninstalled.
[06/02 07:19:19  25495s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[06/02 07:19:19  25495s] #Cpu time = 00:02:23
[06/02 07:19:19  25495s] #Elapsed time = 00:02:22
[06/02 07:19:19  25495s] #Increased memory = 346.81 (MB)
[06/02 07:19:19  25495s] #Total memory = 18326.06 (MB)
[06/02 07:19:19  25495s] #Peak memory = 26720.64 (MB)
[06/02 07:19:19  25495s] ### Time Record (Detail Routing) is installed.
[06/02 07:19:20  25496s] ### max drc and si pitch = 26000 (13.00000 um) MT-safe pitch = 24000 (12.00000 um) patch pitch = 7200 ( 3.60000 um)
[06/02 07:19:22  25497s] #
[06/02 07:19:22  25497s] #Start Detail Routing..
[06/02 07:19:22  25497s] #
[06/02 07:19:22  25497s] #Start litho driven routing to prevent litho hotspot patterns.
[06/02 07:19:22  25497s] #start initial detail routing ...
[06/02 07:19:22  25497s] ### Design has 4 dirty nets
[06/02 07:19:24  25500s] #   Improving pin accessing ...
[06/02 07:19:24  25500s] #    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 20228.64 (MB), peak = 26720.64 (MB)
[06/02 07:19:26  25501s] #   Improving pin accessing ...
[06/02 07:19:26  25501s] #    cpu time = 00:00:04, elapsed time = 00:00:04, memory = 20228.79 (MB), peak = 26720.64 (MB)
[06/02 07:19:27  25503s] #   Improving pin accessing ...
[06/02 07:19:27  25503s] #    cpu time = 00:00:06, elapsed time = 00:00:06, memory = 20228.79 (MB), peak = 26720.64 (MB)
[06/02 07:19:29  25505s] #   Improving pin accessing ...
[06/02 07:19:29  25505s] #    cpu time = 00:00:07, elapsed time = 00:00:07, memory = 20229.95 (MB), peak = 26720.64 (MB)
[06/02 07:19:31  25506s] #   Improving pin accessing ...
[06/02 07:19:31  25506s] #    cpu time = 00:00:09, elapsed time = 00:00:09, memory = 20229.95 (MB), peak = 26720.64 (MB)
[06/02 07:19:32  25508s] #   Improving pin accessing ...
[06/02 07:19:32  25508s] #    cpu time = 00:00:11, elapsed time = 00:00:11, memory = 20229.95 (MB), peak = 26720.64 (MB)
[06/02 07:19:34  25509s] #   Improving pin accessing ...
[06/02 07:19:34  25509s] #    cpu time = 00:00:12, elapsed time = 00:00:12, memory = 20229.95 (MB), peak = 26720.64 (MB)
[06/02 07:19:35  25511s] #   Improving pin accessing ...
[06/02 07:19:35  25511s] #    cpu time = 00:00:14, elapsed time = 00:00:14, memory = 20229.95 (MB), peak = 26720.64 (MB)
[06/02 07:19:37  25513s] #   Improving pin accessing ...
[06/02 07:19:37  25513s] #    cpu time = 00:00:15, elapsed time = 00:00:15, memory = 20229.95 (MB), peak = 26720.64 (MB)
[06/02 07:19:39  25514s] #   Improving pin accessing ...
[06/02 07:19:39  25514s] #    cpu time = 00:00:17, elapsed time = 00:00:17, memory = 20233.57 (MB), peak = 26720.64 (MB)
[06/02 07:19:39  25515s] #   number of violations = 0
[06/02 07:19:39  25515s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 20233.57 (MB), peak = 26720.64 (MB)
[06/02 07:19:39  25515s] #Complete Detail Routing.
[06/02 07:19:39  25515s] #Total number of nets with non-default rule or having extra spacing = 3
[06/02 07:19:39  25515s] #Total wire length = 0 um.
[06/02 07:19:39  25515s] #Total half perimeter of net bounding box = 0 um.
[06/02 07:19:39  25515s] #Total wire length on LAYER M1 = 0 um.
[06/02 07:19:39  25515s] #Total wire length on LAYER M2 = 0 um.
[06/02 07:19:39  25515s] #Total wire length on LAYER M3 = 0 um.
[06/02 07:19:39  25515s] #Total wire length on LAYER M4 = 0 um.
[06/02 07:19:39  25515s] #Total wire length on LAYER M5 = 0 um.
[06/02 07:19:39  25515s] #Total wire length on LAYER M6 = 0 um.
[06/02 07:19:39  25515s] #Total wire length on LAYER IA = 0 um.
[06/02 07:19:39  25515s] #Total wire length on LAYER IB = 0 um.
[06/02 07:19:39  25515s] #Total wire length on LAYER LB = 0 um.
[06/02 07:19:39  25515s] #Total number of vias = 0
[06/02 07:19:39  25515s] #Up-Via Summary (total 0):
[06/02 07:19:39  25515s] #           
[06/02 07:19:39  25515s] #-----------------------
[06/02 07:19:39  25515s] #-----------------------
[06/02 07:19:39  25515s] #                     0 
[06/02 07:19:39  25515s] #
[06/02 07:19:39  25515s] #Total number of DRC violations = 0
[06/02 07:19:39  25515s] ### Time Record (Detail Routing) is uninstalled.
[06/02 07:19:39  25515s] #Cpu time = 00:00:20
[06/02 07:19:39  25515s] #Elapsed time = 00:00:20
[06/02 07:19:39  25515s] #Increased memory = 1036.43 (MB)
[06/02 07:19:39  25515s] #Total memory = 19362.50 (MB)
[06/02 07:19:39  25515s] #Peak memory = 26720.64 (MB)
[06/02 07:19:39  25515s] #detailRoute Statistics:
[06/02 07:19:39  25515s] #Cpu time = 00:00:20
[06/02 07:19:39  25515s] #Elapsed time = 00:00:20
[06/02 07:19:39  25515s] #Increased memory = 1036.43 (MB)
[06/02 07:19:39  25515s] #Total memory = 19362.50 (MB)
[06/02 07:19:39  25515s] #Peak memory = 26720.64 (MB)
[06/02 07:19:39  25515s] #Skip updating routing design signature in db-snapshot flow
[06/02 07:19:39  25515s] ### Time Record (DB Export) is installed.
[06/02 07:19:39  25515s] Extracting standard cell pins and blockage ...... 
[06/02 07:19:39  25515s] Pin and blockage extraction finished
[06/02 07:19:40  25515s] ### Time Record (DB Export) is uninstalled.
[06/02 07:19:40  25515s] ### Time Record (Post Callback) is installed.
[06/02 07:19:40  25515s] ### Time Record (Post Callback) is uninstalled.
[06/02 07:19:40  25515s] #
[06/02 07:19:40  25515s] #globalDetailRoute statistics:
[06/02 07:19:40  25515s] #Cpu time = 00:02:56
[06/02 07:19:40  25515s] #Elapsed time = 00:02:56
[06/02 07:19:40  25515s] #Increased memory = 1064.29 (MB)
[06/02 07:19:40  25515s] #Total memory = 18893.60 (MB)
[06/02 07:19:40  25515s] #Peak memory = 26720.64 (MB)
[06/02 07:19:40  25515s] #Number of warnings = 87
[06/02 07:19:40  25515s] #Total number of warnings = 112
[06/02 07:19:40  25515s] #Number of fails = 0
[06/02 07:19:40  25515s] #Total number of fails = 0
[06/02 07:19:40  25515s] #Complete globalDetailRoute on Wed Jun  2 07:19:40 2021
[06/02 07:19:40  25515s] #
[06/02 07:19:40  25516s] ### Time Record (globalDetailRoute) is uninstalled.
[06/02 07:19:40  25516s] ### 
[06/02 07:19:40  25516s] ###   Scalability Statistics
[06/02 07:19:40  25516s] ### 
[06/02 07:19:40  25516s] ### --------------------------------+----------------+----------------+----------------+
[06/02 07:19:40  25516s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[06/02 07:19:40  25516s] ### --------------------------------+----------------+----------------+----------------+
[06/02 07:19:40  25516s] ###   Pre Callback                  |        00:00:10|        00:00:10|             1.0|
[06/02 07:19:40  25516s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[06/02 07:19:40  25516s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[06/02 07:19:40  25516s] ###   DB Import                     |        00:00:03|        00:00:03|             1.1|
[06/02 07:19:40  25516s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[06/02 07:19:40  25516s] ###   Cell Pin Access               |        00:02:11|        00:02:10|             1.0|
[06/02 07:19:40  25516s] ###   Instance Pin Access           |        00:00:07|        00:00:07|             1.0|
[06/02 07:19:40  25516s] ###   Special Wire Merging          |        00:00:01|        00:00:01|             1.0|
[06/02 07:19:40  25516s] ###   Data Preparation              |        00:00:03|        00:00:03|             1.0|
[06/02 07:19:40  25516s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[06/02 07:19:40  25516s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[06/02 07:19:40  25516s] ###   Detail Routing                |        00:00:20|        00:00:20|             1.0|
[06/02 07:19:40  25516s] ###   Entire Command                |        00:02:56|        00:02:56|             1.0|
[06/02 07:19:40  25516s] ### --------------------------------+----------------+----------------+----------------+
[06/02 07:19:40  25516s] ### 
[06/02 07:19:40  25516s] % End globalDetailRoute (date=06/02 07:19:40, total cpu=0:02:56, real=0:02:56, peak res=19987.6M, current mem=18893.8M)
[06/02 07:19:40  25516s]         NanoRoute done. (took cpu=0:02:56 real=0:02:56)
[06/02 07:19:40  25516s]       Clock detailed routing done.
[06/02 07:19:40  25516s] Checking guided vs. routed lengths for 2 nets...
[06/02 07:19:40  25516s] 
[06/02 07:19:40  25516s]       
[06/02 07:19:40  25516s]       Guided max path lengths
[06/02 07:19:40  25516s]       =======================
[06/02 07:19:40  25516s]       
[06/02 07:19:40  25516s]       ---------------------------------------
[06/02 07:19:40  25516s]       From (um)    To (um)    Number of paths
[06/02 07:19:40  25516s]       ---------------------------------------
[06/02 07:19:40  25516s]       below         0.000            2
[06/02 07:19:40  25516s]         0.000       1.000            0
[06/02 07:19:40  25516s]       ---------------------------------------
[06/02 07:19:40  25516s]       
[06/02 07:19:40  25516s]       Deviation of routing from guided max path lengths
[06/02 07:19:40  25516s]       =================================================
[06/02 07:19:40  25516s]       
[06/02 07:19:40  25516s]       -------------------------------------
[06/02 07:19:40  25516s]       From (%)    To (%)    Number of paths
[06/02 07:19:40  25516s]       -------------------------------------
[06/02 07:19:40  25516s]       below       0.000            2
[06/02 07:19:40  25516s]        0.000      1.000            0
[06/02 07:19:40  25516s]       -------------------------------------
[06/02 07:19:40  25516s]       
[06/02 07:19:40  25516s]       Route Remaining Unrouted Nets...
[06/02 07:19:40  25516s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[06/02 07:19:40  25516s] All LLGs are deleted
[06/02 07:19:40  25516s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:22590.2M
[06/02 07:19:40  25516s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.030, REAL:0.027, MEM:17853.6M
[06/02 07:19:40  25516s] ### Creating LA Mngr. totSessionCpu=7:05:16 mem=17853.6M
[06/02 07:19:40  25516s] LayerId::1 widthSet size::1
[06/02 07:19:40  25516s] LayerId::2 widthSet size::1
[06/02 07:19:40  25516s] LayerId::3 widthSet size::1
[06/02 07:19:40  25516s] LayerId::4 widthSet size::1
[06/02 07:19:40  25516s] LayerId::5 widthSet size::1
[06/02 07:19:40  25516s] LayerId::6 widthSet size::1
[06/02 07:19:40  25516s] LayerId::7 widthSet size::1
[06/02 07:19:40  25516s] LayerId::8 widthSet size::1
[06/02 07:19:40  25516s] LayerId::9 widthSet size::1
[06/02 07:19:40  25516s] Updating RC grid for preRoute extraction ...
[06/02 07:19:40  25516s] Initializing multi-corner resistance tables ...
[06/02 07:19:45  25521s] ### Creating LA Mngr, finished. totSessionCpu=7:05:21 mem=17573.6M
[06/02 07:19:45  25521s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 17573.56 MB )
[06/02 07:19:45  25521s] (I)       Started Loading and Dumping File ( Curr Mem: 17573.56 MB )
[06/02 07:19:45  25521s] (I)       Reading DB...
[06/02 07:19:45  25521s] (I)       Read data from FE... (mem=17573.6M)
[06/02 07:19:45  25521s] (I)       Read nodes and places... (mem=17573.6M)
[06/02 07:19:45  25521s] (I)       Done Read nodes and places (cpu=0.060s, mem=17605.4M)
[06/02 07:19:45  25521s] (I)       Read nets... (mem=17605.4M)
[06/02 07:19:45  25521s] (I)       Done Read nets (cpu=0.180s, mem=17639.4M)
[06/02 07:19:45  25521s] (I)       Done Read data from FE (cpu=0.240s, mem=17639.4M)
[06/02 07:19:45  25521s] (I)       before initializing RouteDB syMemory usage = 17639.4 MB
[06/02 07:19:45  25521s] (I)       Honor MSV route constraint: false
[06/02 07:19:45  25521s] (I)       Maximum routing layer  : 9
[06/02 07:19:45  25521s] (I)       Minimum routing layer  : 2
[06/02 07:19:45  25521s] (I)       Supply scale factor H  : 1.00
[06/02 07:19:45  25521s] (I)       Supply scale factor V  : 1.00
[06/02 07:19:45  25521s] (I)       Tracks used by clock wire: 0
[06/02 07:19:45  25521s] (I)       Reverse direction      : 
[06/02 07:19:45  25521s] (I)       Honor partition pin guides: true
[06/02 07:19:45  25521s] (I)       Route selected nets only: false
[06/02 07:19:45  25521s] (I)       Route secondary PG pins: false
[06/02 07:19:45  25521s] (I)       Second PG max fanout   : 2147483647
[06/02 07:19:45  25521s] (I)       Apply function for special wires: true
[06/02 07:19:45  25521s] (I)       Layer by layer blockage reading: true
[06/02 07:19:45  25521s] (I)       Offset calculation fix : true
[06/02 07:19:45  25521s] (I)       Route stripe layer range: 
[06/02 07:19:45  25521s] (I)       Honor partition fences : 
[06/02 07:19:45  25521s] (I)       Honor partition pin    : 
[06/02 07:19:45  25521s] (I)       Honor partition fences with feedthrough: 
[06/02 07:19:45  25521s] (I)       Counted 265475 PG shapes. We will not process PG shapes layer by layer.
[06/02 07:19:45  25521s] (I)       build grid graph
[06/02 07:19:45  25521s] (I)       build grid graph start
[06/02 07:19:45  25521s] [NR-eGR] Track table information for default rule: 
[06/02 07:19:45  25521s] [NR-eGR] M1 has no routable track
[06/02 07:19:45  25521s] [NR-eGR] M2 has single uniform track structure
[06/02 07:19:45  25521s] [NR-eGR] M3 has single uniform track structure
[06/02 07:19:45  25521s] [NR-eGR] M4 has single uniform track structure
[06/02 07:19:45  25521s] [NR-eGR] M5 has single uniform track structure
[06/02 07:19:45  25521s] [NR-eGR] M6 has single uniform track structure
[06/02 07:19:45  25521s] [NR-eGR] IA has single uniform track structure
[06/02 07:19:45  25521s] [NR-eGR] IB has single uniform track structure
[06/02 07:19:45  25521s] [NR-eGR] LB has single uniform track structure
[06/02 07:19:45  25521s] (I)       build grid graph end
[06/02 07:19:45  25521s] (I)       ===========================================================================
[06/02 07:19:45  25521s] (I)       == Report All Rule Vias ==
[06/02 07:19:45  25521s] (I)       ===========================================================================
[06/02 07:19:45  25521s] (I)        Via Rule : (Default)
[06/02 07:19:45  25521s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/02 07:19:45  25521s] (I)       ---------------------------------------------------------------------------
[06/02 07:19:45  25521s] (I)        1    3 : CDS_V12_1x1_VH            315 : CDS_V12_BAR_SHIFTED_V_NORTH
[06/02 07:19:45  25521s] (I)        2   40 : CDS_V23_1x1_HV            319 : CDS_V23_BAR_SHIFTED_V_NORTH
[06/02 07:19:45  25521s] (I)        3   95 : CDS_V34_1x1_VH            323 : CDS_V34_BAR_SHIFTED_V_NORTH
[06/02 07:19:45  25521s] (I)        4  156 : CDS_V45_1x1_HV            327 : CDS_V45_BAR_SHIFTED_V_NORTH
[06/02 07:19:45  25521s] (I)        5  211 : CDS_V56_1x1_VH            329 : CDS_V56_BAR_SHIFTED_H_EAST
[06/02 07:19:45  25521s] (I)        6  271 : CDS_V67_1x1_HH            285 : CDS_V67_2x1_DFM_CENTER   
[06/02 07:19:45  25521s] (I)        7  291 : CDS_V78_1x1_HV            647 : NR_VIA7_2x1_HV_VN        
[06/02 07:19:45  25521s] (I)        8  298 : CDS_V89_1x1_VH            651 : NR_VIA8_2x1_VH_V         
[06/02 07:19:45  25521s] (I)        9    0 : ---                         0 : ---                      
[06/02 07:19:45  25521s] (I)       ===========================================================================
[06/02 07:19:45  25521s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 17639.43 MB )
[06/02 07:19:45  25521s] (I)       Num PG vias on layer 1 : 0
[06/02 07:19:45  25521s] (I)       Num PG vias on layer 2 : 0
[06/02 07:19:45  25521s] (I)       Num PG vias on layer 3 : 0
[06/02 07:19:45  25521s] (I)       Num PG vias on layer 4 : 0
[06/02 07:19:45  25521s] (I)       Num PG vias on layer 5 : 0
[06/02 07:19:45  25521s] (I)       Num PG vias on layer 6 : 0
[06/02 07:19:45  25521s] (I)       Num PG vias on layer 7 : 0
[06/02 07:19:45  25521s] (I)       Num PG vias on layer 8 : 0
[06/02 07:19:45  25521s] (I)       Num PG vias on layer 9 : 0
[06/02 07:19:45  25521s] [NR-eGR] Read 339468 PG shapes
[06/02 07:19:45  25521s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 17639.43 MB )
[06/02 07:19:45  25521s] [NR-eGR] #Routing Blockages  : 0
[06/02 07:19:45  25521s] [NR-eGR] #Instance Blockages : 422594
[06/02 07:19:45  25521s] [NR-eGR] #PG Blockages       : 339468
[06/02 07:19:45  25521s] [NR-eGR] #Bump Blockages     : 0
[06/02 07:19:45  25521s] [NR-eGR] #Boundary Blockages : 0
[06/02 07:19:45  25521s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[06/02 07:19:45  25521s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/02 07:19:45  25521s] (I)       readDataFromPlaceDB
[06/02 07:19:45  25521s] (I)       Read net information..
[06/02 07:19:45  25521s] [NR-eGR] Read numTotalNets=78608  numIgnoredNets=0
[06/02 07:19:45  25521s] (I)       Read testcase time = 0.020 seconds
[06/02 07:19:45  25521s] 
[06/02 07:19:45  25521s] (I)       early_global_route_priority property id does not exist.
[06/02 07:19:45  25521s] (I)       Start initializing grid graph
[06/02 07:19:45  25521s] (I)       !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
[06/02 07:19:45  25521s] (I)       GridGraph is too big, grid merging is triggered
[06/02 07:19:45  25521s] (I)       Orig grid = 12051 x 12051
[06/02 07:19:45  25521s] (I)       New grid = 6026 x 6026
[06/02 07:19:45  25521s] (I)       !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
[06/02 07:19:46  25522s] (I)       End initializing grid graph
[06/02 07:19:46  25522s] (I)       Model blockages into capacity
[06/02 07:19:46  25522s] (I)       Read Num Blocks=762314  Num Prerouted Wires=0  Num CS=0
[06/02 07:19:46  25522s] (I)       Started Modeling ( Curr Mem: 17652.63 MB )
[06/02 07:19:46  25522s] (I)       Started Modeling Layer 1 ( Curr Mem: 17652.63 MB )
[06/02 07:19:46  25522s] (I)       Started Modeling Layer 2 ( Curr Mem: 17652.63 MB )
[06/02 07:19:54  25530s] (I)       Layer 1 (H) : #blockages 254543 : #preroutes 0
[06/02 07:19:54  25530s] (I)       Finished Modeling Layer 2 ( CPU: 7.48 sec, Real: 7.44 sec, Curr Mem: 23498.63 MB )
[06/02 07:19:54  25530s] (I)       Started Modeling Layer 3 ( Curr Mem: 22748.63 MB )
[06/02 07:20:02  25537s] (I)       Layer 2 (V) : #blockages 62886 : #preroutes 0
[06/02 07:20:02  25537s] (I)       Finished Modeling Layer 3 ( CPU: 7.74 sec, Real: 7.75 sec, Curr Mem: 22748.63 MB )
[06/02 07:20:02  25538s] (I)       Started Modeling Layer 4 ( Curr Mem: 21867.63 MB )
[06/02 07:20:06  25542s] (I)       Layer 3 (H) : #blockages 48465 : #preroutes 0
[06/02 07:20:06  25542s] (I)       Finished Modeling Layer 4 ( CPU: 4.29 sec, Real: 4.30 sec, Curr Mem: 21867.63 MB )
[06/02 07:20:06  25542s] (I)       Started Modeling Layer 5 ( Curr Mem: 21775.63 MB )
[06/02 07:20:13  25549s] (I)       Layer 4 (V) : #blockages 257930 : #preroutes 0
[06/02 07:20:13  25549s] (I)       Finished Modeling Layer 5 ( CPU: 7.10 sec, Real: 7.11 sec, Curr Mem: 21775.63 MB )
[06/02 07:20:13  25549s] (I)       Started Modeling Layer 6 ( Curr Mem: 21421.63 MB )
[06/02 07:20:17  25553s] (I)       Layer 5 (H) : #blockages 23850 : #preroutes 0
[06/02 07:20:17  25553s] (I)       Finished Modeling Layer 6 ( CPU: 4.20 sec, Real: 4.21 sec, Curr Mem: 21473.63 MB )
[06/02 07:20:17  25553s] (I)       Started Modeling Layer 7 ( Curr Mem: 21473.63 MB )
[06/02 07:20:18  25554s] (I)       Layer 6 (H) : #blockages 87841 : #preroutes 0
[06/02 07:20:18  25554s] (I)       Finished Modeling Layer 7 ( CPU: 0.55 sec, Real: 0.55 sec, Curr Mem: 21473.63 MB )
[06/02 07:20:18  25554s] (I)       Started Modeling Layer 8 ( Curr Mem: 21473.63 MB )
[06/02 07:20:20  25556s] (I)       Layer 7 (V) : #blockages 23260 : #preroutes 0
[06/02 07:20:20  25556s] (I)       Finished Modeling Layer 8 ( CPU: 1.97 sec, Real: 1.97 sec, Curr Mem: 21473.63 MB )
[06/02 07:20:20  25556s] (I)       Started Modeling Layer 9 ( Curr Mem: 21473.63 MB )
[06/02 07:20:20  25556s] (I)       Layer 8 (H) : #blockages 3539 : #preroutes 0
[06/02 07:20:20  25556s] (I)       Finished Modeling Layer 9 ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 21473.63 MB )
[06/02 07:20:20  25556s] (I)       Finished Modeling ( CPU: 33.54 sec, Real: 33.52 sec, Curr Mem: 21473.63 MB )
[06/02 07:20:20  25556s] (I)       Number of ignored nets = 0
[06/02 07:20:20  25556s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/02 07:20:20  25556s] (I)       Number of clock nets = 2.  Ignored: No
[06/02 07:20:20  25556s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/02 07:20:20  25556s] (I)       Number of special nets = 0.  Ignored: Yes
[06/02 07:20:20  25556s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/02 07:20:20  25556s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/02 07:20:20  25556s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/02 07:20:20  25556s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/02 07:20:20  25556s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/02 07:20:21  25556s] (I)       Before initializing earlyGlobalRoute syMemory usage = 21473.6 MB
[06/02 07:20:21  25556s] (I)       Ndr track 0 does not exist
[06/02 07:20:21  25556s] (I)       Ndr track 0 does not exist
[06/02 07:20:21  25556s] (I)       Layer1  viaCost=100.00
[06/02 07:20:21  25556s] (I)       Layer2  viaCost=100.00
[06/02 07:20:21  25556s] (I)       Layer3  viaCost=100.00
[06/02 07:20:21  25556s] (I)       Layer4  viaCost=100.00
[06/02 07:20:21  25556s] (I)       Layer5  viaCost=100.00
[06/02 07:20:21  25556s] (I)       Layer6  viaCost=400.00
[06/02 07:20:21  25556s] (I)       Layer7  viaCost=100.00
[06/02 07:20:21  25556s] (I)       Layer8  viaCost=400.00
[06/02 07:20:21  25557s] (I)       ---------------------Grid Graph Info--------------------
[06/02 07:20:21  25557s] (I)       Routing area        : (0, 0) - (14461600, 14461600)
[06/02 07:20:21  25557s] (I)       Core area           : (115008, 115000) - (14346592, 14345800)
[06/02 07:20:21  25557s] (I)       Site width          :   136  (dbu)
[06/02 07:20:21  25557s] (I)       Row height          :  1200  (dbu)
[06/02 07:20:21  25557s] (I)       GCell width         :  2400  (dbu)
[06/02 07:20:21  25557s] (I)       GCell height        :  2400  (dbu)
[06/02 07:20:21  25557s] (I)       Grid                :  6026  6026     9
[06/02 07:20:21  25557s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9
[06/02 07:20:21  25557s] (I)       Vertical capacity   :     0     0  2400     0  2400     0     0  2400     0
[06/02 07:20:21  25557s] (I)       Horizontal capacity :     0  2400     0  2400     0  2400  2400     0  2400
[06/02 07:20:21  25557s] (I)       Default wire width  :    50    50    50    50    50    50   400   400  4000
[06/02 07:20:21  25557s] (I)       Default wire space  :    50    50    50    50    50    50   400   400  2000
[06/02 07:20:21  25557s] (I)       Default wire pitch  :   100   100   100   100   100   100   800   800  6000
[06/02 07:20:21  25557s] (I)       Default pitch size  :   100   100   100   100   100   100   800   800 10000
[06/02 07:20:21  25557s] (I)       First track coord   :     0   100   108   100   108   100   600   608  5000
[06/02 07:20:21  25557s] (I)       Num tracks per GCell: 24.00 24.00 24.00 24.00 24.00 24.00  3.00  3.00  0.24
[06/02 07:20:21  25557s] (I)       Total num of tracks :     0 144615 144615 144615 144615 144615 18077 18076  1446
[06/02 07:20:21  25557s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[06/02 07:20:21  25557s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[06/02 07:20:21  25557s] (I)       --------------------------------------------------------
[06/02 07:20:21  25557s] 
[06/02 07:20:21  25557s] [NR-eGR] ============ Routing rule table ============
[06/02 07:20:21  25557s] [NR-eGR] Rule id: 0  Nets: 77192 
[06/02 07:20:21  25557s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/02 07:20:21  25557s] (I)       Pitch:  L1=100  L2=100  L3=100  L4=100  L5=100  L6=100  L7=800  L8=800  L9=10000
[06/02 07:20:21  25557s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[06/02 07:20:21  25557s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[06/02 07:20:21  25557s] [NR-eGR] Rule id: 1  Nets: 0 
[06/02 07:20:21  25557s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[06/02 07:20:21  25557s] (I)       Pitch:  L1=200  L2=200  L3=200  L4=200  L5=200  L6=200  L7=1600  L8=1600  L9=20000
[06/02 07:20:21  25557s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2
[06/02 07:20:21  25557s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[06/02 07:20:21  25557s] [NR-eGR] ========================================
[06/02 07:20:21  25557s] [NR-eGR] 
[06/02 07:20:21  25557s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/02 07:20:21  25557s] (I)       blocked tracks on layer2 : = 235789910 / 871449990 (27.06%)
[06/02 07:20:21  25557s] (I)       blocked tracks on layer3 : = 23753952 / 871449990 (2.73%)
[06/02 07:20:21  25557s] (I)       blocked tracks on layer4 : = 24090689 / 871449990 (2.76%)
[06/02 07:20:21  25557s] (I)       blocked tracks on layer5 : = 22704340 / 871449990 (2.61%)
[06/02 07:20:21  25557s] (I)       blocked tracks on layer6 : = 22771707 / 871449990 (2.61%)
[06/02 07:20:21  25557s] (I)       blocked tracks on layer7 : = 2950997 / 108932002 (2.71%)
[06/02 07:20:21  25557s] (I)       blocked tracks on layer8 : = 3094313 / 108925976 (2.84%)
[06/02 07:20:21  25557s] (I)       blocked tracks on layer9 : = 55869 / 8713596 (0.64%)
[06/02 07:20:21  25557s] (I)       After initializing earlyGlobalRoute syMemory usage = 23692.3 MB
[06/02 07:20:21  25557s] (I)       Finished Loading and Dumping File ( CPU: 36.16 sec, Real: 36.06 sec, Curr Mem: 23692.25 MB )
[06/02 07:20:21  25557s] (I)       Started Global Routing ( Curr Mem: 23362.25 MB )
[06/02 07:20:21  25557s] (I)       ============= Initialization =============
[06/02 07:20:21  25557s] (I)       totalPins=299805  totalGlobalPin=257277 (85.81%)
[06/02 07:20:21  25557s] (I)       Started Build MST ( Curr Mem: 23061.25 MB )
[06/02 07:20:21  25557s] (I)       Generate topology with single threads
[06/02 07:20:21  25557s] (I)       Finished Build MST ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 23061.25 MB )
[06/02 07:20:23  25559s] (I)       total 2D Cap : 4250785427 = (2447801541 H, 1802983886 V)
[06/02 07:20:25  25561s] [NR-eGR] Layer group 1: route 77192 net(s) in layer range [2, 9]
[06/02 07:20:25  25561s] (I)       ============  Phase 1a Route ============
[06/02 07:20:25  25561s] (I)       Started Phase 1a ( Curr Mem: 23061.25 MB )
[06/02 07:20:26  25562s] (I)       Finished Phase 1a ( CPU: 0.74 sec, Real: 0.74 sec, Curr Mem: 23061.25 MB )
[06/02 07:20:26  25562s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 23061.25 MB )
[06/02 07:20:28  25564s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 40
[06/02 07:20:28  25564s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 1.55 sec, Real: 1.55 sec, Curr Mem: 23061.25 MB )
[06/02 07:20:28  25564s] (I)       Usage: 5537329 = (2698494 H, 2838835 V) = (0.11% H, 0.16% V) = (6.476e+06um H, 6.813e+06um V)
[06/02 07:20:28  25564s] (I)       
[06/02 07:20:28  25564s] (I)       ============  Phase 1b Route ============
[06/02 07:20:28  25564s] (I)       Started Phase 1b ( Curr Mem: 22817.25 MB )
[06/02 07:20:28  25564s] (I)       Finished Phase 1b ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 22817.25 MB )
[06/02 07:20:28  25564s] (I)       Usage: 5537833 = (2698494 H, 2839339 V) = (0.11% H, 0.16% V) = (6.476e+06um H, 6.814e+06um V)
[06/02 07:20:28  25564s] (I)       
[06/02 07:20:28  25564s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.329080e+07um
[06/02 07:20:28  25564s] (I)       ============  Phase 1c Route ============
[06/02 07:20:28  25564s] (I)       Started Phase 1c ( Curr Mem: 22817.25 MB )
[06/02 07:20:28  25564s] (I)       Level2 Grid: 1206 x 1206
[06/02 07:20:29  25564s] (I)       Started Two Level Routing ( Curr Mem: 22817.25 MB )
[06/02 07:20:31  25567s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 22817.25 MB )
[06/02 07:20:31  25567s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 22817.25 MB )
[06/02 07:20:31  25567s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 22817.25 MB )
[06/02 07:20:31  25567s] (I)       Finished Phase 1c ( CPU: 2.72 sec, Real: 2.72 sec, Curr Mem: 22817.25 MB )
[06/02 07:20:31  25567s] (I)       Usage: 5538542 = (2699199 H, 2839343 V) = (0.11% H, 0.16% V) = (6.478e+06um H, 6.814e+06um V)
[06/02 07:20:31  25567s] (I)       
[06/02 07:20:31  25567s] (I)       ============  Phase 1d Route ============
[06/02 07:20:31  25567s] (I)       Started Phase 1d ( Curr Mem: 22817.25 MB )
[06/02 07:20:35  25571s] (I)       Finished Phase 1d ( CPU: 3.88 sec, Real: 3.89 sec, Curr Mem: 22817.25 MB )
[06/02 07:20:35  25571s] (I)       Usage: 5538542 = (2699199 H, 2839343 V) = (0.11% H, 0.16% V) = (6.478e+06um H, 6.814e+06um V)
[06/02 07:20:35  25571s] (I)       
[06/02 07:20:35  25571s] (I)       ============  Phase 1e Route ============
[06/02 07:20:35  25571s] (I)       Started Phase 1e ( Curr Mem: 22817.25 MB )
[06/02 07:20:35  25571s] (I)       Started Legalize Blockage Violations ( Curr Mem: 22817.25 MB )
[06/02 07:20:35  25571s] (I)       Finished Legalize Blockage Violations ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 22817.25 MB )
[06/02 07:20:35  25571s] (I)       Finished Phase 1e ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 22817.25 MB )
[06/02 07:20:35  25571s] (I)       Usage: 5538542 = (2699199 H, 2839343 V) = (0.11% H, 0.16% V) = (6.478e+06um H, 6.814e+06um V)
[06/02 07:20:35  25571s] (I)       
[06/02 07:20:35  25571s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.329250e+07um
[06/02 07:20:35  25571s] [NR-eGR] 
[06/02 07:20:36  25572s] (I)       Current Phase 1l[Initialization] ( CPU: 0.21 sec, Real: 0.22 sec, Curr Mem: 20862.25 MB )
[06/02 07:20:36  25572s] (I)       Run Multi-thread layer assignment with 1 threads
[06/02 07:20:39  25574s] (I)       Finished Phase 1l ( CPU: 2.93 sec, Real: 2.94 sec, Curr Mem: 20862.25 MB )
[06/02 07:20:39  25574s] (I)       ============  Phase 1l Route ============
[06/02 07:20:40  25576s] (I)       
[06/02 07:20:40  25576s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/02 07:20:40  25576s] [NR-eGR]                        OverCon           OverCon           OverCon            
[06/02 07:20:40  25576s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[06/02 07:20:40  25576s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[06/02 07:20:40  25576s] [NR-eGR] --------------------------------------------------------------------------------
[06/02 07:20:40  25576s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/02 07:20:40  25576s] [NR-eGR]      M2  (2)        55( 0.00%)         4( 0.00%)         1( 0.00%)   ( 0.00%) 
[06/02 07:20:41  25576s] [NR-eGR]      M3  (3)        11( 0.00%)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/02 07:20:41  25577s] [NR-eGR]      M4  (4)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/02 07:20:41  25577s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/02 07:20:41  25577s] [NR-eGR]      M6  (6)        12( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/02 07:20:42  25577s] [NR-eGR]      IA  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/02 07:20:42  25578s] [NR-eGR]      IB  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/02 07:20:42  25578s] [NR-eGR]      LB  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/02 07:20:42  25578s] [NR-eGR] --------------------------------------------------------------------------------
[06/02 07:20:42  25578s] [NR-eGR] Total               79( 0.00%)         6( 0.00%)         1( 0.00%)   ( 0.00%) 
[06/02 07:20:42  25578s] [NR-eGR] 
[06/02 07:20:42  25578s] (I)       Finished Global Routing ( CPU: 20.72 sec, Real: 20.74 sec, Curr Mem: 20862.25 MB )
[06/02 07:20:43  25579s] (I)       total 2D Cap : 4250882884 = (2447868222 H, 1803014662 V)
[06/02 07:20:55  25590s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/02 07:20:55  25590s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/02 07:20:55  25591s] (I)       ============= track Assignment ============
[06/02 07:20:55  25591s] (I)       Started Extract Global 3D Wires ( Curr Mem: 19858.25 MB )
[06/02 07:20:55  25591s] (I)       Finished Extract Global 3D Wires ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 19858.25 MB )
[06/02 07:20:55  25591s] (I)       Started Greedy Track Assignment ( Curr Mem: 19858.25 MB )
[06/02 07:20:55  25591s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[06/02 07:20:55  25591s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 19858.25 MB )
[06/02 07:20:55  25591s] (I)       Run Multi-thread track assignment
[06/02 07:21:56  25652s] (I)       Finished Greedy Track Assignment ( CPU: 61.62 sec, Real: 61.52 sec, Curr Mem: 17941.25 MB )
[06/02 07:21:57  25653s] [NR-eGR] --------------------------------------------------------------------------
[06/02 07:21:57  25653s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 293789
[06/02 07:21:57  25653s] [NR-eGR]     M2  (2H) length: 3.535642e+06um, number of vias: 415951
[06/02 07:21:57  25653s] [NR-eGR]     M3  (3V) length: 5.015141e+06um, number of vias: 56772
[06/02 07:21:57  25653s] [NR-eGR]     M4  (4H) length: 1.921658e+06um, number of vias: 19416
[06/02 07:21:57  25653s] [NR-eGR]     M5  (5V) length: 1.798469e+06um, number of vias: 6311
[06/02 07:21:57  25653s] [NR-eGR]     M6  (6H) length: 1.063744e+06um, number of vias: 143
[06/02 07:21:57  25653s] [NR-eGR]     IA  (7H) length: 1.211083e+04um, number of vias: 120
[06/02 07:21:57  25653s] [NR-eGR]     IB  (8V) length: 2.343520e+04um, number of vias: 0
[06/02 07:21:57  25653s] [NR-eGR]     LB  (9H) length: 0.000000e+00um, number of vias: 0
[06/02 07:21:57  25653s] [NR-eGR] Total length: 1.337020e+07um, number of vias: 792502
[06/02 07:21:57  25653s] [NR-eGR] --------------------------------------------------------------------------
[06/02 07:21:57  25653s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[06/02 07:21:57  25653s] [NR-eGR] --------------------------------------------------------------------------
[06/02 07:21:57  25653s] [NR-eGR] Finished Early Global Route kernel ( CPU: 132.08 sec, Real: 131.84 sec, Curr Mem: 16294.25 MB )
[06/02 07:21:57  25653s]       Route Remaining Unrouted Nets done. (took cpu=0:02:17 real=0:02:17)
[06/02 07:21:57  25653s]     Routing using NR in eGR->NR Step done.
[06/02 07:21:57  25653s] Net route status summary:
[06/02 07:21:57  25653s]   Clock:         2 (unrouted=2, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/02 07:21:57  25653s]   Non-clock: 130391 (unrouted=53199, trialRouted=77192, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=51785, (crossesIlmBoundary AND tooFewTerms=0)])
[06/02 07:21:57  25653s] 
[06/02 07:21:57  25653s] CCOPT: Done with clock implementation routing.
[06/02 07:21:57  25653s] 
[06/02 07:21:57  25653s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:06:12 real=0:06:12)
[06/02 07:21:57  25653s]   Clock implementation routing done.
[06/02 07:21:57  25653s]   Leaving CCOpt scope - extractRC...
[06/02 07:21:57  25653s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[06/02 07:21:57  25653s] Extraction called for design 'swerv_wrapper' of instances=76979 and nets=130393 using extraction engine 'preRoute' .
[06/02 07:21:57  25653s] PreRoute RC Extraction called for design swerv_wrapper.
[06/02 07:21:57  25653s] RC Extraction called in multi-corner(1) mode.
[06/02 07:21:57  25653s] RCMode: PreRoute
[06/02 07:21:57  25653s]       RC Corner Indexes            0   
[06/02 07:21:57  25653s] Capacitance Scaling Factor   : 1.00000 
[06/02 07:21:57  25653s] Resistance Scaling Factor    : 1.00000 
[06/02 07:21:57  25653s] Clock Cap. Scaling Factor    : 1.00000 
[06/02 07:21:57  25653s] Clock Res. Scaling Factor    : 1.00000 
[06/02 07:21:57  25653s] Shrink Factor                : 0.90000
[06/02 07:21:57  25653s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/02 07:21:57  25653s] Using Quantus QRC technology file ...
[06/02 07:21:58  25654s] LayerId::1 widthSet size::1
[06/02 07:21:58  25654s] LayerId::2 widthSet size::1
[06/02 07:21:58  25654s] LayerId::3 widthSet size::1
[06/02 07:21:58  25654s] LayerId::4 widthSet size::1
[06/02 07:21:58  25654s] LayerId::5 widthSet size::1
[06/02 07:21:58  25654s] LayerId::6 widthSet size::1
[06/02 07:21:58  25654s] LayerId::7 widthSet size::1
[06/02 07:21:58  25654s] LayerId::8 widthSet size::1
[06/02 07:21:58  25654s] LayerId::9 widthSet size::1
[06/02 07:21:58  25654s] Updating RC grid for preRoute extraction ...
[06/02 07:21:58  25654s] Initializing multi-corner resistance tables ...
[06/02 07:22:04  25660s] PreRoute RC Extraction DONE (CPU Time: 0:00:07.1  Real Time: 0:00:07.0  MEM: 16271.262M)
[06/02 07:22:04  25660s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[06/02 07:22:04  25660s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:07.1 real=0:00:07.1)
[06/02 07:22:04  25660s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'jtag_tck' in RC corner nominal_rc_corner.
[06/02 07:22:04  25660s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'jtag_tck'. Using estimated values, based on estimated route, as a fallback.
[06/02 07:22:04  25660s]   Clock tree timing engine global stage delay update for nominal_delay_corner:setup.late...
[06/02 07:22:04  25660s] End AAE Lib Interpolated Model. (MEM=16271.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 07:22:04  25660s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner nominal_rc_corner.
[06/02 07:22:04  25660s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[06/02 07:22:04  25660s]   Clock tree timing engine global stage delay update for nominal_delay_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:22:04  25660s]   Clock DAG stats after routing clock trees:
[06/02 07:22:04  25660s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/02 07:22:04  25660s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/02 07:22:04  25660s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/02 07:22:04  25660s]     sink capacitance : count=2, total=2.000pF, avg=1.000pF, sd=0.000pF, min=1.000pF, max=1.000pF
[06/02 07:22:04  25660s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.020pF, total=0.020pF
[06/02 07:22:04  25660s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:22:04  25660s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:22:04  25660s]   Clock DAG net violations after routing clock trees:
[06/02 07:22:04  25660s]     Unfixable Transition : {count=2, worst=[214748.367ns, 214748.367ns]} avg=214748.367ns sd=0.000ns sum=429496.734ns
[06/02 07:22:04  25660s]     Capacitance          : {count=2, worst=[1.010pF, 1.010pF]} avg=1.010pF sd=0.000pF sum=2.020pF
[06/02 07:22:04  25660s]   Clock DAG primary half-corner transition distribution after routing clock trees: none
[06/02 07:22:04  25660s]   
[06/02 07:22:04  25660s]   Skew group summary after routing clock trees:
[06/02 07:22:04  25660s]     skew_group clk/nominal_constraints: unconstrained
[06/02 07:22:04  25660s]     skew_group jtag_tck/nominal_constraints: unconstrained
[06/02 07:22:04  25660s]   CCOpt::Phase::Routing done. (took cpu=0:06:19 real=0:06:19)
[06/02 07:22:04  25660s]   CCOpt::Phase::PostConditioning...
[06/02 07:22:04  25660s]   Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
[06/02 07:22:04  25660s] OPERPROF: Starting DPlace-Init at level 1, MEM:16319.0M
[06/02 07:22:04  25660s] #spOpts: N=28 autoPA advPA mergeVia=F 
[06/02 07:22:04  25660s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:16319.0M
[06/02 07:22:04  25660s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:16319.0M
[06/02 07:22:04  25660s] Core basic site is CORE12T
[06/02 07:22:05  25661s] SiteArray: non-trimmed site array dimensions = 11859 x 104644
[06/02 07:22:05  25661s] SiteArray: use 4,966,739,968 bytes
[06/02 07:22:05  25661s] SiteArray: current memory after site array memory allocation 21055.6M
[06/02 07:22:05  25661s] SiteArray: FP blocked sites are writable
[06/02 07:22:13  25669s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[06/02 07:22:13  25669s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:21055.6M
[06/02 07:22:13  25669s] Process 35580 wires and vias for routing blockage and capacity analysis
[06/02 07:22:13  25669s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.006, MEM:21055.6M
[06/02 07:22:14  25670s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:10.060, REAL:10.071, MEM:21055.6M
[06/02 07:22:16  25672s] OPERPROF:     Starting CMU at level 3, MEM:21055.6M
[06/02 07:22:16  25672s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:21055.6M
[06/02 07:22:17  25673s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:12.430, REAL:12.442, MEM:21055.6M
[06/02 07:22:17  25673s] [CPU] DPlace-Init (cpu=0:00:12.5, real=0:00:13.0, mem=21055.6MB).
[06/02 07:22:17  25673s] OPERPROF: Finished DPlace-Init at level 1, CPU:12.490, REAL:12.497, MEM:21055.6M
[06/02 07:22:17  25673s]   Removing CTS place status from clock tree and sinks.
[06/02 07:22:17  25673s] Removed CTS place status from 0 clock cells (out of 3 ) and 0 clock sinks (out of 0 ).
[06/02 07:22:17  25673s]   Switching to inst based legalization.
[06/02 07:22:17  25673s]   PostConditioning...
[06/02 07:22:17  25673s]     PostConditioning active optimizations:
[06/02 07:22:17  25673s]      - DRV fixing with cell sizing and buffering
[06/02 07:22:17  25673s]      - Skew fixing with cell sizing
[06/02 07:22:17  25673s]     
[06/02 07:22:17  25673s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'jtag_tck' is not routed.
[06/02 07:22:17  25673s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk' is not routed.
[06/02 07:22:17  25673s]     Currently running CTS, using active skew data
[06/02 07:22:17  25673s]     Reset bufferability constraints...
[06/02 07:22:17  25673s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[06/02 07:22:17  25673s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:22:17  25673s]     Upsizing to fix DRVs...
[06/02 07:22:17  25673s]     Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[06/02 07:22:17  25673s]     CCOpt-PostConditioning: considered: 2, tested: 2, violation detected: 2, violation ignored (due to small violation): 0, cannot run: 2, attempted: 0, unsuccessful: 0, sized: 0
[06/02 07:22:17  25673s]     
[06/02 07:22:17  25673s]     PRO Statistics: Fix DRVs (initial upsizing):
[06/02 07:22:17  25673s]     ============================================
[06/02 07:22:17  25673s]     
[06/02 07:22:17  25673s]     Cell changes by Net Type:
[06/02 07:22:17  25673s]     
[06/02 07:22:17  25673s]     -------------------------------------------------------------------------------------------------
[06/02 07:22:17  25673s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[06/02 07:22:17  25673s]     -------------------------------------------------------------------------------------------------
[06/02 07:22:17  25673s]     top                0            0           0            0                    0                0
[06/02 07:22:17  25673s]     trunk              0            0           0            0                    0                0
[06/02 07:22:17  25673s]     leaf               0            0           0            0                    0                0
[06/02 07:22:17  25673s]     -------------------------------------------------------------------------------------------------
[06/02 07:22:17  25673s]     Total              0            0           0            0                    0                0
[06/02 07:22:17  25673s]     -------------------------------------------------------------------------------------------------
[06/02 07:22:17  25673s]     
[06/02 07:22:17  25673s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[06/02 07:22:17  25673s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[06/02 07:22:17  25673s]     
[06/02 07:22:17  25673s]     Clock DAG stats PostConditioning after Upsizing to fix DRVs:
[06/02 07:22:17  25673s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/02 07:22:17  25673s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/02 07:22:17  25673s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/02 07:22:17  25673s]       sink capacitance : count=2, total=2.000pF, avg=1.000pF, sd=0.000pF, min=1.000pF, max=1.000pF
[06/02 07:22:17  25673s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.020pF, total=0.020pF
[06/02 07:22:17  25673s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:22:17  25673s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:22:17  25673s]     Clock DAG net violations PostConditioning after Upsizing to fix DRVs:
[06/02 07:22:17  25673s]       Unfixable Transition : {count=2, worst=[214748.367ns, 214748.367ns]} avg=214748.367ns sd=0.000ns sum=429496.734ns
[06/02 07:22:17  25673s]       Capacitance          : {count=2, worst=[1.010pF, 1.010pF]} avg=1.010pF sd=0.000pF sum=2.020pF
[06/02 07:22:17  25673s]     Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs: none
[06/02 07:22:17  25673s]     
[06/02 07:22:17  25673s]     Skew group summary PostConditioning after Upsizing to fix DRVs:
[06/02 07:22:17  25673s]       skew_group clk/nominal_constraints: unconstrained
[06/02 07:22:17  25673s]       skew_group jtag_tck/nominal_constraints: unconstrained
[06/02 07:22:17  25673s]     Upsizing to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:22:17  25673s]     Recomputing CTS skew targets...
[06/02 07:22:17  25673s]     Resolving skew group constraints...
[06/02 07:22:17  25673s]       Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 1 variables and 0 constraints; tolerance 1
[06/02 07:22:17  25673s]     Resolving skew group constraints done.
[06/02 07:22:17  25673s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:22:17  25673s]     Fixing DRVs...
[06/02 07:22:17  25673s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[06/02 07:22:17  25673s]     CCOpt-PostConditioning: considered: 2, tested: 2, violation detected: 2, violation ignored (due to small violation): 0, cannot run: 2, attempted: 0, unsuccessful: 0, sized: 0
[06/02 07:22:17  25673s]     
[06/02 07:22:17  25673s]     PRO Statistics: Fix DRVs (cell sizing):
[06/02 07:22:17  25673s]     =======================================
[06/02 07:22:17  25673s]     
[06/02 07:22:17  25673s]     Cell changes by Net Type:
[06/02 07:22:17  25673s]     
[06/02 07:22:17  25673s]     -------------------------------------------------------------------------------------------------
[06/02 07:22:17  25673s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[06/02 07:22:17  25673s]     -------------------------------------------------------------------------------------------------
[06/02 07:22:17  25673s]     top                0            0           0            0                    0                0
[06/02 07:22:17  25673s]     trunk              0            0           0            0                    0                0
[06/02 07:22:17  25673s]     leaf               0            0           0            0                    0                0
[06/02 07:22:17  25673s]     -------------------------------------------------------------------------------------------------
[06/02 07:22:17  25673s]     Total              0            0           0            0                    0                0
[06/02 07:22:17  25673s]     -------------------------------------------------------------------------------------------------
[06/02 07:22:17  25673s]     
[06/02 07:22:17  25673s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[06/02 07:22:17  25673s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[06/02 07:22:17  25673s]     
[06/02 07:22:17  25673s]     Clock DAG stats PostConditioning after DRV fixing:
[06/02 07:22:17  25673s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/02 07:22:17  25673s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/02 07:22:17  25673s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/02 07:22:17  25673s]       sink capacitance : count=2, total=2.000pF, avg=1.000pF, sd=0.000pF, min=1.000pF, max=1.000pF
[06/02 07:22:17  25673s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.020pF, total=0.020pF
[06/02 07:22:17  25673s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:22:17  25673s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:22:17  25673s]     Clock DAG net violations PostConditioning after DRV fixing:
[06/02 07:22:17  25673s]       Unfixable Transition : {count=2, worst=[214748.367ns, 214748.367ns]} avg=214748.367ns sd=0.000ns sum=429496.734ns
[06/02 07:22:17  25673s]       Capacitance          : {count=2, worst=[1.010pF, 1.010pF]} avg=1.010pF sd=0.000pF sum=2.020pF
[06/02 07:22:17  25673s]     Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing: none
[06/02 07:22:17  25673s]     
[06/02 07:22:17  25673s]     Skew group summary PostConditioning after DRV fixing:
[06/02 07:22:17  25673s]       skew_group clk/nominal_constraints: unconstrained
[06/02 07:22:17  25673s]       skew_group jtag_tck/nominal_constraints: unconstrained
[06/02 07:22:17  25673s]     Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:22:17  25673s]     Buffering to fix DRVs...
[06/02 07:22:17  25673s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[06/02 07:22:17  25673s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[06/02 07:22:17  25673s]     Inserted 0 buffers and inverters.
[06/02 07:22:17  25673s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[06/02 07:22:17  25673s]     CCOpt-PostConditioning: nets considered: 2, nets tested: 2, nets violation detected: 2, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 2, nets unsuccessful: 2, buffered: 0
[06/02 07:22:17  25673s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[06/02 07:22:17  25673s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/02 07:22:17  25673s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/02 07:22:17  25673s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/02 07:22:17  25673s]       sink capacitance : count=2, total=2.000pF, avg=1.000pF, sd=0.000pF, min=1.000pF, max=1.000pF
[06/02 07:22:17  25673s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.020pF, total=0.020pF
[06/02 07:22:17  25673s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:22:17  25673s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:22:17  25673s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[06/02 07:22:17  25673s]       Unfixable Transition : {count=2, worst=[214748.367ns, 214748.367ns]} avg=214748.367ns sd=0.000ns sum=429496.734ns
[06/02 07:22:17  25673s]       Capacitance          : {count=2, worst=[1.010pF, 1.010pF]} avg=1.010pF sd=0.000pF sum=2.020pF
[06/02 07:22:17  25673s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing: none
[06/02 07:22:17  25673s]     
[06/02 07:22:17  25673s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[06/02 07:22:17  25673s]       skew_group clk/nominal_constraints: unconstrained
[06/02 07:22:17  25673s]       skew_group jtag_tck/nominal_constraints: unconstrained
[06/02 07:22:17  25673s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:22:17  25673s] 
[06/02 07:22:17  25673s] Slew Diagnostics: After DRV fixing
[06/02 07:22:17  25673s] ==================================
[06/02 07:22:17  25673s] 
[06/02 07:22:17  25673s] Global Causes:
[06/02 07:22:17  25673s] 
[06/02 07:22:17  25673s] -----
[06/02 07:22:17  25673s] Cause
[06/02 07:22:17  25673s] -----
[06/02 07:22:17  25673s]   (empty table)
[06/02 07:22:17  25673s] -----
[06/02 07:22:17  25673s] 
[06/02 07:22:17  25673s] Top 5 overslews:
[06/02 07:22:17  25673s] 
[06/02 07:22:17  25673s] --------------------------------------------------------------------
[06/02 07:22:17  25673s] Overslew        Causes                                   Driving Pin
[06/02 07:22:17  25673s] --------------------------------------------------------------------
[06/02 07:22:17  25673s] 214748.367ns    1. Sizing not permitted                  jtag_tck
[06/02 07:22:17  25673s]      -          2. Cannot buffer as net is dont touch         -
[06/02 07:22:17  25673s] 214748.367ns    1. Sizing not permitted                  clk
[06/02 07:22:17  25673s]      -          2. Cannot buffer as net is dont touch         -
[06/02 07:22:17  25673s] --------------------------------------------------------------------
[06/02 07:22:17  25673s] 
[06/02 07:22:17  25673s] Slew diagnostics counts from the 2 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[06/02 07:22:17  25673s] 
[06/02 07:22:17  25673s] ------------------------------------------------
[06/02 07:22:17  25673s] Cause                                 Occurences
[06/02 07:22:17  25673s] ------------------------------------------------
[06/02 07:22:17  25673s] Sizing not permitted                      2
[06/02 07:22:17  25673s] Cannot buffer as net is dont touch        2
[06/02 07:22:17  25673s] ------------------------------------------------
[06/02 07:22:17  25673s] 
[06/02 07:22:17  25673s] Violation diagnostics counts from the 2 nodes that have violations:
[06/02 07:22:17  25673s] 
[06/02 07:22:17  25673s] ------------------------------------------------
[06/02 07:22:17  25673s] Cause                                 Occurences
[06/02 07:22:17  25673s] ------------------------------------------------
[06/02 07:22:17  25673s] Sizing not permitted                      2
[06/02 07:22:17  25673s] Cannot buffer as net is dont touch        2
[06/02 07:22:17  25673s] ------------------------------------------------
[06/02 07:22:17  25673s] 
[06/02 07:22:17  25673s]     Fixing Skew by cell sizing...
[06/02 07:22:17  25673s] Path optimization required 0 stage delay updates 
[06/02 07:22:17  25673s]     Resized 0 clock insts to decrease delay.
[06/02 07:22:17  25673s] Fixing short paths with downsize only
[06/02 07:22:17  25673s] Path optimization required 0 stage delay updates 
[06/02 07:22:17  25673s]     Resized 0 clock insts to increase delay.
[06/02 07:22:17  25673s]     
[06/02 07:22:17  25673s]     PRO Statistics: Fix Skew (cell sizing):
[06/02 07:22:17  25673s]     =======================================
[06/02 07:22:17  25673s]     
[06/02 07:22:17  25673s]     Cell changes by Net Type:
[06/02 07:22:17  25673s]     
[06/02 07:22:17  25673s]     -------------------------------------------------------------------------------------------------
[06/02 07:22:17  25673s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[06/02 07:22:17  25673s]     -------------------------------------------------------------------------------------------------
[06/02 07:22:17  25673s]     top                0            0           0            0                    0                0
[06/02 07:22:17  25673s]     trunk              0            0           0            0                    0                0
[06/02 07:22:17  25673s]     leaf               0            0           0            0                    0                0
[06/02 07:22:17  25673s]     -------------------------------------------------------------------------------------------------
[06/02 07:22:17  25673s]     Total              0            0           0            0                    0                0
[06/02 07:22:17  25673s]     -------------------------------------------------------------------------------------------------
[06/02 07:22:17  25673s]     
[06/02 07:22:17  25673s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[06/02 07:22:17  25673s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[06/02 07:22:17  25673s]     
[06/02 07:22:17  25673s]     Clock DAG stats PostConditioning after skew fixing by cell sizing:
[06/02 07:22:17  25673s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/02 07:22:17  25673s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/02 07:22:17  25673s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/02 07:22:17  25673s]       sink capacitance : count=2, total=2.000pF, avg=1.000pF, sd=0.000pF, min=1.000pF, max=1.000pF
[06/02 07:22:17  25673s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.020pF, total=0.020pF
[06/02 07:22:17  25673s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:22:17  25673s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:22:17  25673s]     Clock DAG net violations PostConditioning after skew fixing by cell sizing:
[06/02 07:22:17  25673s]       Unfixable Transition : {count=2, worst=[214748.367ns, 214748.367ns]} avg=214748.367ns sd=0.000ns sum=429496.734ns
[06/02 07:22:17  25673s]       Capacitance          : {count=2, worst=[1.010pF, 1.010pF]} avg=1.010pF sd=0.000pF sum=2.020pF
[06/02 07:22:17  25673s]     Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing: none
[06/02 07:22:17  25673s]     
[06/02 07:22:17  25673s]     Skew group summary PostConditioning after skew fixing by cell sizing:
[06/02 07:22:17  25673s]       skew_group clk/nominal_constraints: unconstrained
[06/02 07:22:17  25673s]       skew_group jtag_tck/nominal_constraints: unconstrained
[06/02 07:22:17  25673s]     Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:22:17  25673s]     Reconnecting optimized routes...
[06/02 07:22:17  25673s]     Reset timing graph...
[06/02 07:22:17  25673s] Ignoring AAE DB Resetting ...
[06/02 07:22:17  25673s]     Reset timing graph done.
[06/02 07:22:17  25673s] **WARN: (IMPCCOPT-1304):	Net jtag_tck unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[06/02 07:22:17  25673s] **WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[06/02 07:22:17  25673s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:22:17  25673s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
[06/02 07:22:17  25673s]     Set dirty flag on 0 insts, 0 nets
[06/02 07:22:17  25673s]   PostConditioning done.
[06/02 07:22:17  25673s] Net route status summary:
[06/02 07:22:17  25673s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/02 07:22:17  25673s]   Non-clock: 130391 (unrouted=53199, trialRouted=77192, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=51785, (crossesIlmBoundary AND tooFewTerms=0)])
[06/02 07:22:17  25673s]   Update timing and DAG stats after post-conditioning...
[06/02 07:22:17  25673s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:22:17  25673s]   Clock tree timing engine global stage delay update for nominal_delay_corner:setup.late...
[06/02 07:22:17  25673s] End AAE Lib Interpolated Model. (MEM=21046.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 07:22:17  25673s]   Clock tree timing engine global stage delay update for nominal_delay_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:22:17  25673s]   Clock DAG stats after post-conditioning:
[06/02 07:22:17  25673s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/02 07:22:17  25673s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/02 07:22:17  25673s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/02 07:22:17  25673s]     sink capacitance : count=2, total=2.000pF, avg=1.000pF, sd=0.000pF, min=1.000pF, max=1.000pF
[06/02 07:22:17  25673s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[06/02 07:22:17  25673s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:22:17  25673s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:22:17  25673s]   Clock DAG net violations after post-conditioning:
[06/02 07:22:17  25673s]     Unfixable Transition : {count=2, worst=[214748.367ns, 214748.367ns]} avg=214748.367ns sd=0.000ns sum=429496.734ns
[06/02 07:22:17  25673s]     Capacitance          : {count=2, worst=[1.000pF, 1.000pF]} avg=1.000pF sd=0.000pF sum=2.000pF
[06/02 07:22:17  25673s]   Clock DAG primary half-corner transition distribution after post-conditioning: none
[06/02 07:22:17  25673s]   
[06/02 07:22:17  25673s]   Skew group summary after post-conditioning:
[06/02 07:22:17  25673s]     skew_group clk/nominal_constraints: unconstrained
[06/02 07:22:17  25673s]     skew_group jtag_tck/nominal_constraints: unconstrained
[06/02 07:22:17  25673s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:12.6 real=0:00:12.6)
[06/02 07:22:17  25673s]   Setting CTS place status to fixed for clock tree and sinks.
[06/02 07:22:17  25673s] numClockCells = 3, numClockCellsFixed = 3, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[06/02 07:22:17  25673s]   Post-balance tidy up or trial balance steps...
[06/02 07:22:17  25673s]   
[06/02 07:22:17  25673s]   Clock DAG stats at end of CTS:
[06/02 07:22:17  25673s]   ==============================
[06/02 07:22:17  25673s]   
[06/02 07:22:17  25673s]   -----------------------------------------------------------
[06/02 07:22:17  25673s]   Cell type                     Count    Area     Capacitance
[06/02 07:22:17  25673s]   -----------------------------------------------------------
[06/02 07:22:17  25673s]   Buffers                         0      0.000       0.000
[06/02 07:22:17  25673s]   Inverters                       0      0.000       0.000
[06/02 07:22:17  25673s]   Integrated Clock Gates          0      0.000       0.000
[06/02 07:22:17  25673s]   Non-Integrated Clock Gates      0      0.000       0.000
[06/02 07:22:17  25673s]   Clock Logic                     0      0.000       0.000
[06/02 07:22:17  25673s]   All                             0      0.000       0.000
[06/02 07:22:17  25673s]   -----------------------------------------------------------
[06/02 07:22:17  25673s]   
[06/02 07:22:17  25673s]   
[06/02 07:22:17  25673s]   Clock DAG wire lengths at end of CTS:
[06/02 07:22:17  25673s]   =====================================
[06/02 07:22:17  25673s]   
[06/02 07:22:17  25673s]   --------------------
[06/02 07:22:17  25673s]   Type     Wire Length
[06/02 07:22:17  25673s]   --------------------
[06/02 07:22:17  25673s]   Top         0.000
[06/02 07:22:17  25673s]   Trunk       0.000
[06/02 07:22:17  25673s]   Leaf        0.000
[06/02 07:22:17  25673s]   Total       0.000
[06/02 07:22:17  25673s]   --------------------
[06/02 07:22:17  25673s]   
[06/02 07:22:17  25673s]   
[06/02 07:22:17  25673s]   Clock DAG hp wire lengths at end of CTS:
[06/02 07:22:17  25673s]   ========================================
[06/02 07:22:17  25673s]   
[06/02 07:22:17  25673s]   -----------------------
[06/02 07:22:17  25673s]   Type     hp Wire Length
[06/02 07:22:17  25673s]   -----------------------
[06/02 07:22:17  25673s]   Top          0.000
[06/02 07:22:17  25673s]   Trunk        0.000
[06/02 07:22:17  25673s]   Leaf         0.000
[06/02 07:22:17  25673s]   Total        0.000
[06/02 07:22:17  25673s]   -----------------------
[06/02 07:22:17  25673s]   
[06/02 07:22:17  25673s]   
[06/02 07:22:17  25673s]   Clock DAG capacitances at end of CTS:
[06/02 07:22:17  25673s]   =====================================
[06/02 07:22:17  25673s]   
[06/02 07:22:17  25673s]   --------------------------------
[06/02 07:22:17  25673s]   Type     Gate     Wire     Total
[06/02 07:22:17  25673s]   --------------------------------
[06/02 07:22:17  25673s]   Top      0.000    0.000    0.000
[06/02 07:22:17  25673s]   Trunk    0.000    0.000    0.000
[06/02 07:22:17  25673s]   Leaf     2.000    0.000    2.000
[06/02 07:22:17  25673s]   Total    2.000    0.000    2.000
[06/02 07:22:17  25673s]   --------------------------------
[06/02 07:22:17  25673s]   
[06/02 07:22:17  25673s]   
[06/02 07:22:17  25673s]   Clock DAG sink capacitances at end of CTS:
[06/02 07:22:17  25673s]   ==========================================
[06/02 07:22:17  25673s]   
[06/02 07:22:17  25673s]   --------------------------------------------------------
[06/02 07:22:17  25673s]   Count    Total    Average    Std. Dev.    Min      Max
[06/02 07:22:17  25673s]   --------------------------------------------------------
[06/02 07:22:17  25673s]     2      2.000     1.000       0.000      1.000    1.000
[06/02 07:22:17  25673s]   --------------------------------------------------------
[06/02 07:22:17  25673s]   
[06/02 07:22:17  25673s]   
[06/02 07:22:17  25673s]   Clock DAG net violations at end of CTS:
[06/02 07:22:17  25673s]   =======================================
[06/02 07:22:17  25673s]   
[06/02 07:22:17  25673s]   -----------------------------------------------------------------------------------------------------------
[06/02 07:22:17  25673s]   Type                    Units    Count    Average       Std. Dev.    Sum           Top 10 violations
[06/02 07:22:17  25673s]   -----------------------------------------------------------------------------------------------------------
[06/02 07:22:17  25673s]   Unfixable Transition    ns         2      214748.367      0.000      429496.734    [214748.367, 214748.367]
[06/02 07:22:17  25673s]   Capacitance             pF         2           1.000      0.000           2.000    [1.000, 1.000]
[06/02 07:22:17  25673s]   -----------------------------------------------------------------------------------------------------------
[06/02 07:22:17  25673s]   
[06/02 07:22:17  25673s]   
[06/02 07:22:17  25673s]   Clock DAG primary half-corner transition distribution at end of CTS:
[06/02 07:22:17  25673s]   ====================================================================
[06/02 07:22:17  25673s]   
[06/02 07:22:17  25673s]   None
[06/02 07:22:17  25673s]   
[06/02 07:22:17  25673s]   
[06/02 07:22:17  25673s]   Skew group summary at end of CTS:
[06/02 07:22:17  25673s]   =================================
[06/02 07:22:17  25673s]   
[06/02 07:22:17  25673s]   ------------------------------------------------------------------------------------------------------------------------------------------------------
[06/02 07:22:17  25673s]   Half-corner    Skew Group    Min ID    Max ID    Skew    Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[06/02 07:22:17  25673s]   ------------------------------------------------------------------------------------------------------------------------------------------------------
[06/02 07:22:17  25673s]     (empty table)
[06/02 07:22:17  25673s]   ------------------------------------------------------------------------------------------------------------------------------------------------------
[06/02 07:22:17  25673s]   
[06/02 07:22:17  25673s]   
[06/02 07:22:17  25673s]   Found a total of 2 clock tree pins with a slew violation.
[06/02 07:22:17  25673s]   
[06/02 07:22:17  25673s]   Slew violation summary across all clock trees - Top 2 violating pins:
[06/02 07:22:17  25673s]   =====================================================================
[06/02 07:22:17  25673s]   
[06/02 07:22:17  25673s]   Target and measured clock slews (in ns):
[06/02 07:22:17  25673s]   
[06/02 07:22:17  25673s]   -----------------------------------------------------------------------------------------------------------------------------------------------
[06/02 07:22:17  25673s]   Half corner                      Violation   Slew         Slew      Dont   Ideal  Target            Pin
[06/02 07:22:17  25673s]                                    amount      target       achieved  touch  net?   source            
[06/02 07:22:17  25673s]                                                                       net?                            
[06/02 07:22:17  25673s]   -----------------------------------------------------------------------------------------------------------------------------------------------
[06/02 07:22:17  25673s]   nominal_delay_corner:setup.late  214748.367  -214748.365   0.002    Y      N      liberty explicit  i_WIRECELL_EXT_CSF_FC_LIN_jtag_tck/ANAIOPAD
[06/02 07:22:17  25673s]   nominal_delay_corner:setup.late  214748.367  -214748.365   0.002    Y      N      liberty explicit  i_WIRECELL_EXT_CSF_FC_LIN_clk/ANAIOPAD
[06/02 07:22:17  25673s]   -----------------------------------------------------------------------------------------------------------------------------------------------
[06/02 07:22:17  25673s]   
[06/02 07:22:17  25673s]   Target sources:
[06/02 07:22:17  25673s]   auto extracted - target was extracted from SDC.
[06/02 07:22:17  25673s]   auto computed - target was computed when balancing trees.
[06/02 07:22:17  25673s]   explicit - target is explicitly set via target_max_trans property.
[06/02 07:22:17  25673s]   pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
[06/02 07:22:17  25673s]   liberty explicit - target is explicitly set via max_transition from liberty library.
[06/02 07:22:17  25673s]   
[06/02 07:22:17  25673s]   Found 2 pins on nets marked dont_touch that have slew violations.
[06/02 07:22:17  25673s]   Found 0 pins on nets marked dont_touch that do not have slew violations.
[06/02 07:22:17  25673s]   Found 0 pins on nets marked ideal_network that have slew violations.
[06/02 07:22:17  25673s]   Found 0 pins on nets marked ideal_network that do not have slew violations.
[06/02 07:22:17  25673s]   
[06/02 07:22:17  25673s]   
[06/02 07:22:17  25673s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:22:17  25673s] Synthesizing clock trees done.
[06/02 07:22:17  25673s] Tidy Up And Update Timing...
[06/02 07:22:17  25673s] External - Set all clocks to propagated mode...
[06/02 07:22:17  25673s] Innovus updating I/O latencies
[06/02 07:22:19  25675s] #################################################################################
[06/02 07:22:19  25675s] # Design Stage: PreRoute
[06/02 07:22:19  25675s] # Design Name: swerv_wrapper
[06/02 07:22:19  25675s] # Design Mode: 28nm
[06/02 07:22:19  25675s] # Analysis Mode: MMMC OCV 
[06/02 07:22:19  25675s] # Parasitics Mode: No SPEF/RCDB
[06/02 07:22:19  25675s] # Signoff Settings: SI Off 
[06/02 07:22:19  25675s] #################################################################################
[06/02 07:22:21  25677s] Calculate early delays in OCV mode...
[06/02 07:22:21  25677s] Calculate late delays in OCV mode...
[06/02 07:22:21  25677s] Topological Sorting (REAL = 0:00:00.0, MEM = 21080.2M, InitMEM = 21068.6M)
[06/02 07:22:21  25677s] Start delay calculation (fullDC) (1 T). (MEM=21080.2)
[06/02 07:22:21  25677s] End AAE Lib Interpolated Model. (MEM=21106 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 07:22:21  25677s] First Iteration Infinite Tw... 
[06/02 07:22:25  25681s] **WARN: (IMPMSMV-1810):	Net mem/FE_OFN4585_dccm_wr_data_32, driver mem/FE_OFC4580_dccm_wr_data_32/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[7].dccm_bank_i_mem/D[32] voltage 0.9.
[06/02 07:22:25  25681s] **WARN: (IMPMSMV-1810):	Net mem/FE_OFN4585_dccm_wr_data_32, driver mem/FE_OFC4580_dccm_wr_data_32/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[0].dccm_bank_i_mem/D[32] voltage 0.9.
[06/02 07:22:25  25681s] **WARN: (IMPMSMV-1810):	Net mem/FE_OFN4585_dccm_wr_data_32, driver mem/FE_OFC4580_dccm_wr_data_32/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[4].dccm_bank_i_mem/D[32] voltage 0.9.
[06/02 07:22:25  25681s] **WARN: (IMPMSMV-1810):	Net mem/FE_OFN4585_dccm_wr_data_32, driver mem/FE_OFC4580_dccm_wr_data_32/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[6].dccm_bank_i_mem/D[32] voltage 0.9.
[06/02 07:22:25  25681s] **WARN: (IMPMSMV-1810):	Net mem/FE_OFN4585_dccm_wr_data_32, driver mem/FE_OFC4580_dccm_wr_data_32/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[2].dccm_bank_i_mem/D[32] voltage 0.9.
[06/02 07:22:25  25681s] **WARN: (IMPMSMV-1810):	Net mem/FE_OFN4584_dccm_wr_data_33, driver mem/FE_OFC4579_dccm_wr_data_33/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[7].dccm_bank_i_mem/D[33] voltage 0.9.
[06/02 07:22:25  25681s] **WARN: (IMPMSMV-1810):	Net mem/FE_OFN4584_dccm_wr_data_33, driver mem/FE_OFC4579_dccm_wr_data_33/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[0].dccm_bank_i_mem/D[33] voltage 0.9.
[06/02 07:22:25  25681s] **WARN: (IMPMSMV-1810):	Net mem/FE_OFN4584_dccm_wr_data_33, driver mem/FE_OFC4579_dccm_wr_data_33/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[4].dccm_bank_i_mem/D[33] voltage 0.9.
[06/02 07:22:25  25681s] **WARN: (IMPMSMV-1810):	Net mem/FE_OFN4584_dccm_wr_data_33, driver mem/FE_OFC4579_dccm_wr_data_33/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[6].dccm_bank_i_mem/D[33] voltage 0.9.
[06/02 07:22:25  25681s] **WARN: (IMPMSMV-1810):	Net mem/FE_OFN4584_dccm_wr_data_33, driver mem/FE_OFC4579_dccm_wr_data_33/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[2].dccm_bank_i_mem/D[33] voltage 0.9.
[06/02 07:22:25  25681s] **WARN: (IMPMSMV-1810):	Net mem/FE_OFN4583_dccm_wr_data_34, driver mem/FE_OFC4578_dccm_wr_data_34/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[7].dccm_bank_i_mem/D[34] voltage 0.9.
[06/02 07:22:25  25681s] **WARN: (IMPMSMV-1810):	Net mem/FE_OFN4583_dccm_wr_data_34, driver mem/FE_OFC4578_dccm_wr_data_34/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[4].dccm_bank_i_mem/D[34] voltage 0.9.
[06/02 07:22:25  25681s] **WARN: (IMPMSMV-1810):	Net mem/FE_OFN4583_dccm_wr_data_34, driver mem/FE_OFC4578_dccm_wr_data_34/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[0].dccm_bank_i_mem/D[34] voltage 0.9.
[06/02 07:22:25  25681s] **WARN: (IMPMSMV-1810):	Net mem/FE_OFN4583_dccm_wr_data_34, driver mem/FE_OFC4578_dccm_wr_data_34/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[6].dccm_bank_i_mem/D[34] voltage 0.9.
[06/02 07:22:25  25681s] **WARN: (IMPMSMV-1810):	Net mem/FE_OFN4583_dccm_wr_data_34, driver mem/FE_OFC4578_dccm_wr_data_34/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[2].dccm_bank_i_mem/D[34] voltage 0.9.
[06/02 07:22:25  25681s] **WARN: (IMPMSMV-1810):	Net mem/FE_OFN4582_dccm_wr_data_35, driver mem/FE_OFC4577_dccm_wr_data_35/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[7].dccm_bank_i_mem/D[35] voltage 0.9.
[06/02 07:22:25  25681s] **WARN: (IMPMSMV-1810):	Net mem/FE_OFN4582_dccm_wr_data_35, driver mem/FE_OFC4577_dccm_wr_data_35/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[4].dccm_bank_i_mem/D[35] voltage 0.9.
[06/02 07:22:25  25681s] **WARN: (IMPMSMV-1810):	Net mem/FE_OFN4582_dccm_wr_data_35, driver mem/FE_OFC4577_dccm_wr_data_35/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[0].dccm_bank_i_mem/D[35] voltage 0.9.
[06/02 07:22:25  25681s] **WARN: (IMPMSMV-1810):	Net mem/FE_OFN4582_dccm_wr_data_35, driver mem/FE_OFC4577_dccm_wr_data_35/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[6].dccm_bank_i_mem/D[35] voltage 0.9.
[06/02 07:22:25  25681s] **WARN: (IMPMSMV-1810):	Net mem/FE_OFN4582_dccm_wr_data_35, driver mem/FE_OFC4577_dccm_wr_data_35/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[2].dccm_bank_i_mem/D[35] voltage 0.9.
[06/02 07:22:25  25681s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[06/02 07:22:25  25681s] To increase the message display limit, refer to the product command reference manual.
[06/02 07:22:26  25682s] Total number of fetched objects 107735
[06/02 07:22:27  25683s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:01.0)
[06/02 07:22:27  25683s] End delay calculation. (MEM=21195.2 CPU=0:00:01.6 REAL=0:00:02.0)
[06/02 07:22:27  25683s] End delay calculation (fullDC). (MEM=21168.1 CPU=0:00:06.0 REAL=0:00:06.0)
[06/02 07:22:27  25683s] *** CDM Built up (cpu=0:00:08.1  real=0:00:08.0  mem= 21168.1M) ***
[06/02 07:22:27  25683s] Setting all clocks to propagated mode.
[06/02 07:22:27  25683s] External - Set all clocks to propagated mode done. (took cpu=0:00:10.3 real=0:00:10.3)
[06/02 07:22:27  25683s] Clock DAG stats after update timingGraph:
[06/02 07:22:27  25683s]   cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[06/02 07:22:27  25683s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[06/02 07:22:27  25683s]   cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[06/02 07:22:27  25683s]   sink capacitance : count=2, total=2.000pF, avg=1.000pF, sd=0.000pF, min=1.000pF, max=1.000pF
[06/02 07:22:27  25683s]   wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[06/02 07:22:27  25683s]   wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:22:27  25683s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[06/02 07:22:27  25683s] Clock DAG net violations after update timingGraph:
[06/02 07:22:27  25683s]   Unfixable Transition : {count=2, worst=[214748.367ns, 214748.367ns]} avg=214748.367ns sd=0.000ns sum=429496.734ns
[06/02 07:22:27  25683s]   Capacitance          : {count=2, worst=[1.000pF, 1.000pF]} avg=1.000pF sd=0.000pF sum=2.000pF
[06/02 07:22:27  25683s] Clock DAG primary half-corner transition distribution after update timingGraph: none
[06/02 07:22:27  25683s] 
[06/02 07:22:27  25683s] Skew group summary after update timingGraph:
[06/02 07:22:27  25683s]   skew_group clk/nominal_constraints: unconstrained
[06/02 07:22:27  25683s]   skew_group jtag_tck/nominal_constraints: unconstrained
[06/02 07:22:27  25683s] Logging CTS constraint violations...
[06/02 07:22:27  25683s]   Clock tree clk has 1 max_capacitance violation and 1 slew violation.
[06/02 07:22:27  25683s]   Clock tree jtag_tck has 1 max_capacitance violation and 1 slew violation.
[06/02 07:22:27  25683s] **WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree jtag_tck at (15.000,9470.800), in power domain auto-default. Achieved capacitance of 1.000pF.
[06/02 07:22:27  25683s] Type 'man IMPCCOPT-1033' for more detail.
[06/02 07:22:27  25683s] **WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree clk at (430.800,14446.600), in power domain auto-default. Achieved capacitance of 1.000pF.
[06/02 07:22:27  25683s] Type 'man IMPCCOPT-1033' for more detail.
[06/02 07:22:27  25683s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 1 slew violation below the root driver for clock_tree jtag_tck at (15.000,9470.800), in power domain auto-default with half corner nominal_delay_corner:setup.late. The worst violation was at the pin i_WIRECELL_EXT_CSF_FC_LIN_jtag_tck/ANAIOPAD with a slew time target of -214748.365ns. Achieved a slew time of 0.002ns.
[06/02 07:22:27  25683s] 
[06/02 07:22:27  25683s] Type 'man IMPCCOPT-1007' for more detail.
[06/02 07:22:27  25683s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 1 slew violation below the root driver for clock_tree clk at (430.800,14446.600), in power domain auto-default with half corner nominal_delay_corner:setup.late. The worst violation was at the pin i_WIRECELL_EXT_CSF_FC_LIN_clk/ANAIOPAD with a slew time target of -214748.365ns. Achieved a slew time of 0.002ns.
[06/02 07:22:27  25683s] 
[06/02 07:22:27  25683s] Type 'man IMPCCOPT-1007' for more detail.
[06/02 07:22:27  25683s] Logging CTS constraint violations done.
[06/02 07:22:27  25683s] Tidy Up And Update Timing done. (took cpu=0:00:10.3 real=0:00:10.3)
[06/02 07:22:27  25683s] Runtime done. (took cpu=0:16:59 real=0:16:58)
[06/02 07:22:27  25683s] Runtime Report Coverage % = 99.8
[06/02 07:22:27  25683s] Runtime Summary
[06/02 07:22:27  25683s] ===============
[06/02 07:22:27  25683s] Clock Runtime:  (12%) Core CTS         127.26 (Init 98.76, Construction 7.26, Implementation 1.28, eGRPC 7.24, PostConditioning 12.57, Other 0.15)
[06/02 07:22:27  25683s] Clock Runtime:  (43%) CTS services     438.10 (RefinePlace 45.44, EarlyGlobalClock 196.07, NanoRoute 175.64, ExtractRC 20.95, TimingAnalysis 0.00)
[06/02 07:22:27  25683s] Clock Runtime:  (44%) Other CTS        450.15 (Init 159.70, CongRepair/EGR-DP 280.16, TimingUpdate 10.30, Other 0.00)
[06/02 07:22:27  25683s] Clock Runtime: (100%) Total           1015.51
[06/02 07:22:27  25683s] 
[06/02 07:22:27  25683s] 
[06/02 07:22:27  25683s] Runtime Summary:
[06/02 07:22:27  25683s] ================
[06/02 07:22:27  25683s] 
[06/02 07:22:27  25683s] -------------------------------------------------------------------------------------------------------------------------------
[06/02 07:22:27  25683s] wall     % time  children  called  name
[06/02 07:22:27  25683s] -------------------------------------------------------------------------------------------------------------------------------
[06/02 07:22:27  25683s] 1017.67  100.00  1017.67     0       
[06/02 07:22:27  25683s] 1017.67  100.00  1015.51     1     Runtime
[06/02 07:22:27  25683s]   21.82    2.14    21.82     1     CCOpt::Phase::Initialization
[06/02 07:22:27  25683s]   21.82    2.14    21.82     1       Check Prerequisites
[06/02 07:22:27  25683s]   21.82    2.14     0.00     1         Leaving CCOpt scope - CheckPlace
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1         External - Set all clocks to propagated mode
[06/02 07:22:27  25683s]  229.11   22.51   227.25     1     CCOpt::Phase::PreparingToBalance
[06/02 07:22:27  25683s]  137.88   13.55     0.00     1       Leaving CCOpt scope - optDesignGlobalRouteStep
[06/02 07:22:27  25683s]   13.45    1.32     0.00     1       Legalization setup
[06/02 07:22:27  25683s]   75.92    7.46     0.01     1       Validating CTS configuration
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1         Checking module port directions
[06/02 07:22:27  25683s]    0.01    0.00     0.00     1         Clock tree timing engine global stage delay update for nominal_delay_corner:setup.late
[06/02 07:22:27  25683s]    7.52    0.74     0.00     1     Preparing To Balance
[06/02 07:22:27  25683s]  254.45   25.00   254.45     1     CCOpt::Phase::Construction
[06/02 07:22:27  25683s]  254.45   25.00   254.45     1       Stage::Clustering
[06/02 07:22:27  25683s]   29.65    2.91    29.65     1         Clustering
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1           Initialize for clustering
[06/02 07:22:27  25683s]    0.02    0.00     0.00     1           Bottom-up phase
[06/02 07:22:27  25683s]   29.61    2.91    22.42     1           Legalizing clock trees
[06/02 07:22:27  25683s]   22.42    2.20     0.00     1             Leaving CCOpt scope - ClockRefiner
[06/02 07:22:27  25683s]    0.02    0.00     0.00     1           Clock tree timing engine global stage delay update for nominal_delay_corner:setup.late
[06/02 07:22:27  25683s]  224.79   22.09   224.79     1         CongRepair After Initial Clustering
[06/02 07:22:27  25683s]  217.83   21.40   204.19     1           Leaving CCOpt scope - Early Global Route
[06/02 07:22:27  25683s]   61.13    6.01     0.00     1             Early Global Route - eGR->NR step
[06/02 07:22:27  25683s]  143.06   14.06     0.00     1             Congestion Repair
[06/02 07:22:27  25683s]    6.95    0.68     0.00     1           Leaving CCOpt scope - extractRC
[06/02 07:22:27  25683s]    0.02    0.00     0.00     1           Clock tree timing engine global stage delay update for nominal_delay_corner:setup.late
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1       Stage::DRV Fixing
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1         Fixing clock tree slew time and max cap violations
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1         Fixing clock tree slew time and max cap violations - detailed pass
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1       Stage::Insertion Delay Reduction
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1         Removing unnecessary root buffering
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1         Removing unconstrained drivers
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1         Reducing insertion delay 1
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1         Removing longest path buffering
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1         Reducing insertion delay 2
[06/02 07:22:27  25683s]    9.25    0.91     9.25     1     CCOpt::Phase::Implementation
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1       Stage::Reducing Power
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1         Improving clock tree routing
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1         Reducing clock tree power 1
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1           Legalizing clock trees
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1         Reducing clock tree power 2
[06/02 07:22:27  25683s]    0.01    0.00     0.01     1       Stage::Balancing
[06/02 07:22:27  25683s]    0.01    0.00     0.01     1         Approximately balancing fragments step
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1           Resolve constraints - Approximately balancing fragments
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1           Estimate delay to be added in balancing - Approximately balancing fragments
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1           Moving gates to improve sub-tree skew
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1           Approximately balancing fragments bottom up
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1           Approximately balancing fragments, wire and cell delays
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1         Improving fragments clock skew
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1         Approximately balancing step
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1           Resolve constraints - Approximately balancing
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1           Approximately balancing, wire and cell delays
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1         Approximately balancing paths
[06/02 07:22:27  25683s]    0.01    0.00     0.01     1       Stage::Polishing
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1         Merging balancing drivers for power
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1           Clock tree timing engine global stage delay update for nominal_delay_corner:setup.late
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1         Improving clock skew
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1         Reducing clock tree power 3
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1           Legalizing clock trees
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1         Wire Opt OverFix
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1           Wire Reduction extra effort
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1             Artificially removing short and long paths
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1             Global shorten wires A0
[06/02 07:22:27  25683s]    0.00    0.00     0.00     2             Move For Wirelength - core
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1             Global shorten wires A1
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1             Global shorten wires B
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1             Move For Wirelength - branch
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1           Optimizing orientation
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1             FlipOpt
[06/02 07:22:27  25683s]    9.22    0.91     7.97     1       Stage::Updating netlist
[06/02 07:22:27  25683s]    7.97    0.78     0.00     1         Leaving CCOpt scope - ClockRefiner
[06/02 07:22:27  25683s]   91.79    9.02    84.65     1     CCOpt::Phase::eGRPC
[06/02 07:22:27  25683s]   62.64    6.16    62.58     1       Leaving CCOpt scope - Routing Tools
[06/02 07:22:27  25683s]   62.58    6.15     0.00     1         Early Global Route - eGR->NR step
[06/02 07:22:27  25683s]    6.93    0.68     0.00     1       Leaving CCOpt scope - extractRC
[06/02 07:22:27  25683s]    0.02    0.00     0.02     1       Reset bufferability constraints
[06/02 07:22:27  25683s]    0.02    0.00     0.00     1         Clock tree timing engine global stage delay update for nominal_delay_corner:setup.late
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1       Moving buffers
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1         Violation analysis
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1       Initial Pass of Downsizing Clock Tree Cells
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1       Fixing DRVs
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1       Reconnecting optimized routes
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1       Violation analysis
[06/02 07:22:27  25683s]   15.05    1.48     0.00     1       Leaving CCOpt scope - ClockRefiner
[06/02 07:22:27  25683s]  378.69   37.21   378.69     1     CCOpt::Phase::Routing
[06/02 07:22:27  25683s]  371.59   36.51   371.47     1       Leaving CCOpt scope - Routing Tools
[06/02 07:22:27  25683s]   58.72    5.77     0.00     1         Early Global Route - eGR->NR step
[06/02 07:22:27  25683s]  175.64   17.26     0.00     1         NanoRoute
[06/02 07:22:27  25683s]  137.11   13.47     0.00     1         Route Remaining Unrouted Nets
[06/02 07:22:27  25683s]    7.07    0.70     0.00     1       Leaving CCOpt scope - extractRC
[06/02 07:22:27  25683s]    0.02    0.00     0.00     1       Clock tree timing engine global stage delay update for nominal_delay_corner:setup.late
[06/02 07:22:27  25683s]   12.57    1.24     0.03     1     CCOpt::Phase::PostConditioning
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1       Reset bufferability constraints
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1       Upsizing to fix DRVs
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1       Recomputing CTS skew targets
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1       Fixing DRVs
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1       Buffering to fix DRVs
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1       Fixing Skew by cell sizing
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1       Reconnecting optimized routes
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1       Update timing and DAG stats after post-conditioning
[06/02 07:22:27  25683s]    0.02    0.00     0.00     1       Clock tree timing engine global stage delay update for nominal_delay_corner:setup.late
[06/02 07:22:27  25683s]    0.00    0.00     0.00     1     Post-balance tidy up or trial balance steps
[06/02 07:22:27  25683s]   10.30    1.01    10.30     1     Tidy Up And Update Timing
[06/02 07:22:27  25683s]   10.30    1.01     0.00     1       External - Set all clocks to propagated mode
[06/02 07:22:27  25683s] -------------------------------------------------------------------------------------------------------------------------------
[06/02 07:22:27  25683s] 
[06/02 07:22:27  25683s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/02 07:22:29  25685s] Synthesizing clock trees with CCOpt done.
[06/02 07:22:29  25685s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[06/02 07:22:29  25685s] Type 'man IMPSP-9025' for more detail.
[06/02 07:22:29  25685s] Set place::cacheFPlanSiteMark to 0
[06/02 07:22:29  25685s] All LLGs are deleted
[06/02 07:22:29  25685s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:19890.8M
[06/02 07:22:29  25685s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.020, REAL:0.011, MEM:15154.1M
[06/02 07:22:29  25685s] 
[06/02 07:22:29  25685s] *** Summary of all messages that are not suppressed in this session:
[06/02 07:22:29  25685s] Severity  ID               Count  Summary                                  
[06/02 07:22:29  25685s] WARNING   IMPMSMV-1810      3361  Net %s, driver %s voltage %g does not ma...
[06/02 07:22:29  25685s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[06/02 07:22:29  25685s] WARNING   IMPCCOPT-1033        2  Did not meet the max_capacitance constra...
[06/02 07:22:29  25685s] WARNING   IMPCCOPT-1304        4  Net %s unexpectedly has no routing prese...
[06/02 07:22:29  25685s] WARNING   IMPCCOPT-2348        2  Unfixable transition violation found at ...
[06/02 07:22:29  25685s] WARNING   IMPCCOPT-2171       12  Unable to get/extract RC parasitics for ...
[06/02 07:22:29  25685s] WARNING   IMPCCOPT-2169       12  Cannot extract parasitics for %s net '%s...
[06/02 07:22:29  25685s] WARNING   IMPCCOPT-4313        2  %s cannot determine the drive strength o...
[06/02 07:22:29  25685s] WARNING   IMPCCOPT-2276        2  CCOpt/PRO found clock net '%s' is not ro...
[06/02 07:22:29  25685s] WARNING   IMPCCOPT-1007        2  Did not meet the max transition constrai...
[06/02 07:22:29  25685s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[06/02 07:22:29  25685s] *** Message Summary: 3401 warning(s), 0 error(s)
[06/02 07:22:29  25685s] 
[06/02 07:22:29  25685s] #% End ccopt_design (date=06/02 07:22:29, total cpu=0:17:01, real=0:17:00, peak res=26720.6M, current mem=4489.7M)
[06/02 07:22:29  25685s] <CMD> optDesign -postCTS
[06/02 07:22:29  25685s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 4489.7M, totSessionCpu=7:08:05 **
[06/02 07:22:29  25685s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/02 07:22:31  25687s] Need call spDPlaceInit before registerPrioInstLoc.
[06/02 07:22:31  25687s] GigaOpt running with 1 threads.
[06/02 07:22:31  25687s] Info: 1 threads available for lower-level modules during optimization.
[06/02 07:22:31  25687s] OPERPROF: Starting DPlace-Init at level 1, MEM:10017.1M
[06/02 07:22:31  25687s] #spOpts: N=28 autoPA advPA mergeVia=F 
[06/02 07:22:31  25687s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:10017.1M
[06/02 07:22:31  25687s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:10017.1M
[06/02 07:22:31  25687s] Core basic site is CORE12T
[06/02 07:22:32  25688s] SiteArray: non-trimmed site array dimensions = 11859 x 104644
[06/02 07:22:32  25688s] SiteArray: use 4,966,739,968 bytes
[06/02 07:22:32  25688s] SiteArray: current memory after site array memory allocation 14753.8M
[06/02 07:22:32  25688s] SiteArray: FP blocked sites are writable
[06/02 07:22:40  25696s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[06/02 07:22:40  25696s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:14753.8M
[06/02 07:22:40  25696s] Process 35580 wires and vias for routing blockage and capacity analysis
[06/02 07:22:40  25696s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.007, MEM:14753.8M
[06/02 07:22:41  25697s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:9.920, REAL:9.912, MEM:14753.8M
[06/02 07:22:43  25699s] OPERPROF:     Starting CMU at level 3, MEM:14753.8M
[06/02 07:22:43  25699s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:14753.8M
[06/02 07:22:43  25699s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:12.240, REAL:12.236, MEM:14753.8M
[06/02 07:22:43  25699s] [CPU] DPlace-Init (cpu=0:00:12.3, real=0:00:12.0, mem=14753.8MB).
[06/02 07:22:43  25699s] OPERPROF: Finished DPlace-Init at level 1, CPU:12.290, REAL:12.291, MEM:14753.8M
[06/02 07:22:43  25699s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[06/02 07:22:43  25699s] 	Cell C12T28SOIDV_LRBR0P6_NAND3X18_P0, site CORE12T_DV.
[06/02 07:22:43  25699s] 	Cell C12T28SOIDV_LR_CNGFMUX21X15_P0, site CORE12T_DV.
[06/02 07:22:43  25699s] 	Cell C12T28SOIDV_LR_CNGFMUX21X15_P10, site CORE12T_DV.
[06/02 07:22:43  25699s] 	Cell C12T28SOIDV_LR_CNGFMUX21X15_P16, site CORE12T_DV.
[06/02 07:22:43  25699s] 	Cell C12T28SOIDV_LR_CNGFMUX21X15_P4, site CORE12T_DV.
[06/02 07:22:43  25699s] 	Cell C12T28SOIDV_LR_CNGFMUX21X30_P0, site CORE12T_DV.
[06/02 07:22:43  25699s] 	Cell C12T28SOIDV_LR_CNGFMUX21X30_P10, site CORE12T_DV.
[06/02 07:22:43  25699s] 	Cell C12T28SOIDV_LR_CNGFMUX21X30_P16, site CORE12T_DV.
[06/02 07:22:43  25699s] 	Cell C12T28SOIDV_LR_CNGFMUX21X30_P4, site CORE12T_DV.
[06/02 07:22:43  25699s] 	Cell C12T28SOIDV_LR_CNMUX41X17_P0, site CORE12T_DV.
[06/02 07:22:43  25699s] 	Cell C12T28SOIDV_LR_CNMUX41X17_P10, site CORE12T_DV.
[06/02 07:22:43  25699s] 	Cell C12T28SOIDV_LR_CNMUX41X17_P16, site CORE12T_DV.
[06/02 07:22:43  25699s] 	Cell C12T28SOIDV_LR_CNMUX41X17_P4, site CORE12T_DV.
[06/02 07:22:43  25699s] 	Cell C12T28SOIDV_LR_CNMUX41X27_P0, site CORE12T_DV.
[06/02 07:22:43  25699s] 	Cell C12T28SOIDV_LR_CNMUX41X27_P10, site CORE12T_DV.
[06/02 07:22:43  25699s] 	Cell C12T28SOIDV_LR_CNMUX41X27_P16, site CORE12T_DV.
[06/02 07:22:43  25699s] 	Cell C12T28SOIDV_LR_CNMUX41X27_P4, site CORE12T_DV.
[06/02 07:22:43  25699s] 	Cell GNDCORE_EXT_3V3SF_CL_LIN, site SITE_IO_106300.
[06/02 07:22:43  25699s] 	Cell GNDCORE_EXT_CSF_CL_LIN, site SITE_IO_106300.
[06/02 07:22:43  25699s] 	Cell IO_NMOSBIAS_EXT_1V8_NEG_CSF_CL_LIN, site SITE_IO_106300.
[06/02 07:22:43  25699s] 	...
[06/02 07:22:43  25699s] 	Reporting only the 20 first cells found...
[06/02 07:22:43  25699s] .
[06/02 07:22:45  25701s] 
[06/02 07:22:45  25701s] Creating Lib Analyzer ...
[06/02 07:22:45  25701s] Total number of usable buffers from Lib Analyzer: 65 ( C12T28SOI_LR_BFX8_P0 C12T28SOI_LR_BFX6_P0 C12T28SOI_LR_BFX4_P0 C12T28SOI_LR_CNBFX7_P4 C12T28SOI_LR_CNBFX7_P16 C12T28SOI_LR_CNBFX7_P10 C12T28SOI_LR_CNBFX7_P0 C12T28SOI_LR_CNBFX4_P4 C12T28SOI_LR_CNBFX4_P16 C12T28SOI_LR_CNBFX4_P10 C12T28SOI_LR_CNBFX4_P0 C12T28SOI_LR_BFX16_P0 C12T28SOI_LR_BFX13_P0 C12T28SOI_LR_CNBFX15_P4 C12T28SOI_LR_CNBFX15_P16 C12T28SOI_LR_CNBFX15_P10 C12T28SOI_LR_CNBFX15_P0 C12T28SOI_LR_BFX25_P0 C12T28SOI_LR_BFX21_P0 C12T28SOI_LR_CNBFX22_P4 C12T28SOI_LR_CNBFX22_P16 C12T28SOI_LR_CNBFX22_P10 C12T28SOI_LR_CNBFX22_P0 C12T28SOI_LR_BFX33_P0 C12T28SOI_LR_BFX29_P0 C12T28SOI_LR_CNBFX30_P4 C12T28SOI_LR_CNBFX30_P16 C12T28SOI_LR_CNBFX30_P10 C12T28SOI_LR_CNBFX30_P0 C12T28SOI_LR_BFX42_P0 C12T28SOI_LR_CNBFX38_P4 C12T28SOI_LR_CNBFX38_P16 C12T28SOI_LR_CNBFX38_P10 C12T28SOI_LR_CNBFX38_P0 C12T28SOI_LR_BFX50_P0 C12T28SOI_LR_CNBFX44_P4 C12T28SOI_LR_CNBFX44_P16 C12T28SOI_LR_CNBFX44_P10 C12T28SOI_LR_CNBFX44_P0 C12T28SOI_LR_BFX58_P0 C12T28SOI_LR_CNBFX52_P4 C12T28SOI_LR_CNBFX52_P16 C12T28SOI_LR_CNBFX52_P10 C12T28SOI_LR_CNBFX52_P0 C12T28SOI_LR_BFX67_P0 C12T28SOI_LR_CNBFX59_P4 C12T28SOI_LR_CNBFX59_P16 C12T28SOI_LR_CNBFX59_P10 C12T28SOI_LR_CNBFX59_P0 C12T28SOI_LR_BFX75_P0 C12T28SOI_LR_CNBFX70_P4 C12T28SOI_LR_CNBFX70_P16 C12T28SOI_LR_CNBFX70_P10 C12T28SOI_LR_CNBFX70_P0 C12T28SOI_LR_BFX84_P0 C12T28SOI_LR_BFX100_P0 C12T28SOI_LR_CNBFX94_P4 C12T28SOI_LR_CNBFX94_P16 C12T28SOI_LR_CNBFX94_P10 C12T28SOI_LR_CNBFX94_P0 C12T28SOI_LR_BFX134_P0 C12T28SOI_LR_CNBFX133_P4 C12T28SOI_LR_CNBFX133_P16 C12T28SOI_LR_CNBFX133_P10 C12T28SOI_LR_CNBFX133_P0)
[06/02 07:22:45  25701s] Total number of usable inverters from Lib Analyzer: 64 ( C12T28SOI_LR_IVX8_P0 C12T28SOI_LR_IVX6_P0 C12T28SOI_LR_IVX4_P0 C12T28SOI_LR_CNIVX8_P4 C12T28SOI_LR_CNIVX8_P16 C12T28SOI_LR_CNIVX8_P10 C12T28SOI_LR_CNIVX8_P0 C12T28SOI_LR_CNIVX5_P4 C12T28SOI_LR_CNIVX5_P16 C12T28SOI_LR_CNIVX5_P10 C12T28SOI_LR_CNIVX5_P0 C12T28SOI_LR_IVX17_P0 C12T28SOI_LR_IVX13_P0 C12T28SOI_LR_CNIVX16_P4 C12T28SOI_LR_CNIVX16_P16 C12T28SOI_LR_CNIVX16_P10 C12T28SOI_LR_CNIVX16_P0 C12T28SOI_LR_IVX25_P0 C12T28SOI_LR_IVX21_P0 C12T28SOI_LR_CNIVX23_P4 C12T28SOI_LR_CNIVX23_P16 C12T28SOI_LR_CNIVX23_P10 C12T28SOI_LR_CNIVX23_P0 C12T28SOI_LR_IVX33_P0 C12T28SOI_LR_IVX29_P0 C12T28SOI_LR_CNIVX31_P4 C12T28SOI_LR_CNIVX31_P16 C12T28SOI_LR_CNIVX31_P10 C12T28SOI_LR_CNIVX31_P0 C12T28SOI_LR_CNIVX39_P4 C12T28SOI_LR_CNIVX39_P16 C12T28SOI_LR_CNIVX39_P10 C12T28SOI_LR_CNIVX39_P0 C12T28SOI_LR_IVX50_P0 C12T28SOI_LR_CNIVX47_P4 C12T28SOI_LR_CNIVX47_P16 C12T28SOI_LR_CNIVX47_P10 C12T28SOI_LR_CNIVX47_P0 C12T28SOI_LR_IVX58_P0 C12T28SOI_LR_CNIVX55_P4 C12T28SOI_LR_CNIVX55_P16 C12T28SOI_LR_CNIVX55_P10 C12T28SOI_LR_CNIVX55_P0 C12T28SOI_LR_IVX67_P0 C12T28SOI_LR_CNIVX61_P4 C12T28SOI_LR_CNIVX61_P16 C12T28SOI_LR_CNIVX61_P10 C12T28SOI_LR_CNIVX61_P0 C12T28SOI_LR_IVX75_P0 C12T28SOI_LR_CNIVX70_P4 C12T28SOI_LR_CNIVX70_P16 C12T28SOI_LR_CNIVX70_P10 C12T28SOI_LR_CNIVX70_P0 C12T28SOI_LR_IVX84_P0 C12T28SOI_LR_IVX100_P0 C12T28SOI_LR_CNIVX94_P4 C12T28SOI_LR_CNIVX94_P16 C12T28SOI_LR_CNIVX94_P10 C12T28SOI_LR_CNIVX94_P0 C12T28SOI_LR_IVX134_P0 C12T28SOI_LR_CNIVX133_P4 C12T28SOI_LR_CNIVX133_P16 C12T28SOI_LR_CNIVX133_P10 C12T28SOI_LR_CNIVX133_P0)
[06/02 07:22:45  25701s] Total number of usable delay cells from Lib Analyzer: 20 ( C12T28SOI_LR_DLYHFM4X7_P4 C12T28SOI_LR_DLYHFM4X7_P16 C12T28SOI_LR_DLYHFM4X7_P10 C12T28SOI_LR_DLYHFM4X7_P0 C12T28SOI_LR_DLYHFM4X15_P4 C12T28SOI_LR_DLYHFM4X15_P16 C12T28SOI_LR_DLYHFM4X15_P10 C12T28SOI_LR_DLYHFM4X15_P0 C12T28SOI_LR_DLYHFM8X7_P4 C12T28SOI_LR_DLYHFM8X7_P16 C12T28SOI_LR_DLYHFM8X7_P10 C12T28SOI_LR_DLYHFM8X7_P0 C12T28SOI_LR_DLYHFM8X15_P4 C12T28SOI_LR_DLYHFM8X15_P16 C12T28SOI_LR_DLYHFM8X15_P10 C12T28SOI_LR_DLYHFM8X15_P0 C12T28SOI_LR_DLYHFM8X54_P4 C12T28SOI_LR_DLYHFM8X54_P16 C12T28SOI_LR_DLYHFM8X54_P10 C12T28SOI_LR_DLYHFM8X54_P0)
[06/02 07:22:45  25701s] 
[06/02 07:22:46  25702s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=7:08:22 mem=14763.8M
[06/02 07:22:46  25702s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=7:08:22 mem=14763.8M
[06/02 07:22:46  25702s] Creating Lib Analyzer, finished. 
[06/02 07:22:46  25702s] Effort level <high> specified for reg2reg path_group
[06/02 07:22:47  25703s] Effort level <high> specified for reg2cgate path_group
[06/02 07:22:47  25703s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[06/02 07:22:47  25703s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[06/02 07:22:47  25703s] 			Cell C12T28SOI_LRPHP_CNHLSX29_P0 is dont_touch but not dont_use
[06/02 07:22:47  25703s] 	...
[06/02 07:22:47  25703s] 	Reporting only the 20 first cells found...
[06/02 07:22:47  25703s] 
[06/02 07:22:47  25703s] **optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 9297.9M, totSessionCpu=7:08:23 **
[06/02 07:22:47  25703s] *** optDesign -postCTS ***
[06/02 07:22:47  25703s] DRC Margin: user margin 0.0; extra margin 0.2
[06/02 07:22:47  25703s] Hold Target Slack: user slack 0
[06/02 07:22:47  25703s] Setup Target Slack: user slack 0; extra slack 0.0
[06/02 07:22:47  25703s] setUsefulSkewMode -ecoRoute false
[06/02 07:22:47  25703s] OPERPROF: Starting spInitSiteArr at level 1, MEM:14765.8M
[06/02 07:22:53  25709s] OPERPROF: Finished spInitSiteArr at level 1, CPU:5.880, REAL:5.845, MEM:14765.8M
[06/02 07:23:00  25716s] Deleting Cell Server ...
[06/02 07:23:00  25716s] Deleting Lib Analyzer.
[06/02 07:23:00  25716s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/02 07:23:00  25716s] Creating Cell Server ...(0, 0, 0, 0)
[06/02 07:23:00  25716s] Summary for sequential cells identification: 
[06/02 07:23:00  25716s]   Identified SBFF number: 106
[06/02 07:23:00  25716s]   Identified MBFF number: 0
[06/02 07:23:00  25716s]   Identified SB Latch number: 0
[06/02 07:23:00  25716s]   Identified MB Latch number: 0
[06/02 07:23:00  25716s]   Not identified SBFF number: 0
[06/02 07:23:00  25716s]   Not identified MBFF number: 0
[06/02 07:23:00  25716s]   Not identified SB Latch number: 0
[06/02 07:23:00  25716s]   Not identified MB Latch number: 0
[06/02 07:23:00  25716s]   Number of sequential cells which are not FFs: 84
[06/02 07:23:00  25716s]  Visiting view : nominal_analysis_view
[06/02 07:23:00  25716s]    : PowerDomain = none : Weighted F : unweighted  = 8.00 (1.000) with rcCorner = 0
[06/02 07:23:00  25716s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/02 07:23:00  25716s]  Visiting view : nominal_analysis_view
[06/02 07:23:00  25716s]    : PowerDomain = none : Weighted F : unweighted  = 8.00 (1.000) with rcCorner = 0
[06/02 07:23:00  25716s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/02 07:23:00  25716s]  Setting StdDelay to 8.00
[06/02 07:23:00  25716s] Creating Cell Server, finished. 
[06/02 07:23:00  25716s] 
[06/02 07:23:00  25716s] Deleting Cell Server ...
[06/02 07:23:00  25716s] All LLGs are deleted
[06/02 07:23:00  25716s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:14765.8M
[06/02 07:23:00  25716s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.011, MEM:10029.2M
[06/02 07:23:00  25716s] Start to check current routing status for nets...
[06/02 07:23:01  25717s] All nets are already routed correctly.
[06/02 07:23:01  25717s] End to check current routing status for nets (mem=10029.2M)
[06/02 07:23:01  25717s] OPERPROF: Starting spInitSiteArr at level 1, MEM:10029.2M
[06/02 07:23:01  25717s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:10029.2M
[06/02 07:23:10  25726s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:14765.8M
[06/02 07:23:10  25726s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.007, MEM:14765.8M
[06/02 07:23:11  25727s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:10.000, REAL:10.006, MEM:14765.8M
[06/02 07:23:13  25729s] OPERPROF: Finished spInitSiteArr at level 1, CPU:12.330, REAL:12.345, MEM:14765.8M
[06/02 07:23:20  25736s] Starting delay calculation for Setup views
[06/02 07:23:20  25736s] #################################################################################
[06/02 07:23:20  25736s] # Design Stage: PreRoute
[06/02 07:23:20  25736s] # Design Name: swerv_wrapper
[06/02 07:23:20  25736s] # Design Mode: 28nm
[06/02 07:23:20  25736s] # Analysis Mode: MMMC OCV 
[06/02 07:23:20  25736s] # Parasitics Mode: No SPEF/RCDB
[06/02 07:23:20  25736s] # Signoff Settings: SI Off 
[06/02 07:23:20  25736s] #################################################################################
[06/02 07:23:21  25737s] Calculate early delays in OCV mode...
[06/02 07:23:21  25737s] Calculate late delays in OCV mode...
[06/02 07:23:22  25738s] Topological Sorting (REAL = 0:00:01.0, MEM = 14775.3M, InitMEM = 14763.8M)
[06/02 07:23:22  25738s] Start delay calculation (fullDC) (1 T). (MEM=14775.3)
[06/02 07:23:22  25738s] End AAE Lib Interpolated Model. (MEM=14801.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 07:23:26  25742s] **WARN: (IMPMSMV-1810):	Net mem/FE_OFN4585_dccm_wr_data_32, driver mem/FE_OFC4580_dccm_wr_data_32/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[7].dccm_bank_i_mem/D[32] voltage 0.9.
[06/02 07:23:26  25742s] **WARN: (IMPMSMV-1810):	Net mem/FE_OFN4585_dccm_wr_data_32, driver mem/FE_OFC4580_dccm_wr_data_32/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[0].dccm_bank_i_mem/D[32] voltage 0.9.
[06/02 07:23:26  25742s] **WARN: (IMPMSMV-1810):	Net mem/FE_OFN4585_dccm_wr_data_32, driver mem/FE_OFC4580_dccm_wr_data_32/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[4].dccm_bank_i_mem/D[32] voltage 0.9.
[06/02 07:23:26  25742s] **WARN: (IMPMSMV-1810):	Net mem/FE_OFN4585_dccm_wr_data_32, driver mem/FE_OFC4580_dccm_wr_data_32/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[6].dccm_bank_i_mem/D[32] voltage 0.9.
[06/02 07:23:26  25742s] **WARN: (IMPMSMV-1810):	Net mem/FE_OFN4585_dccm_wr_data_32, driver mem/FE_OFC4580_dccm_wr_data_32/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[2].dccm_bank_i_mem/D[32] voltage 0.9.
[06/02 07:23:26  25742s] **WARN: (IMPMSMV-1810):	Net mem/FE_OFN4584_dccm_wr_data_33, driver mem/FE_OFC4579_dccm_wr_data_33/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[7].dccm_bank_i_mem/D[33] voltage 0.9.
[06/02 07:23:26  25742s] **WARN: (IMPMSMV-1810):	Net mem/FE_OFN4584_dccm_wr_data_33, driver mem/FE_OFC4579_dccm_wr_data_33/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[0].dccm_bank_i_mem/D[33] voltage 0.9.
[06/02 07:23:26  25742s] **WARN: (IMPMSMV-1810):	Net mem/FE_OFN4584_dccm_wr_data_33, driver mem/FE_OFC4579_dccm_wr_data_33/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[4].dccm_bank_i_mem/D[33] voltage 0.9.
[06/02 07:23:26  25742s] **WARN: (IMPMSMV-1810):	Net mem/FE_OFN4584_dccm_wr_data_33, driver mem/FE_OFC4579_dccm_wr_data_33/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[6].dccm_bank_i_mem/D[33] voltage 0.9.
[06/02 07:23:26  25742s] **WARN: (IMPMSMV-1810):	Net mem/FE_OFN4584_dccm_wr_data_33, driver mem/FE_OFC4579_dccm_wr_data_33/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[2].dccm_bank_i_mem/D[33] voltage 0.9.
[06/02 07:23:26  25742s] **WARN: (IMPMSMV-1810):	Net mem/FE_OFN4583_dccm_wr_data_34, driver mem/FE_OFC4578_dccm_wr_data_34/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[7].dccm_bank_i_mem/D[34] voltage 0.9.
[06/02 07:23:26  25742s] **WARN: (IMPMSMV-1810):	Net mem/FE_OFN4583_dccm_wr_data_34, driver mem/FE_OFC4578_dccm_wr_data_34/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[4].dccm_bank_i_mem/D[34] voltage 0.9.
[06/02 07:23:26  25742s] **WARN: (IMPMSMV-1810):	Net mem/FE_OFN4583_dccm_wr_data_34, driver mem/FE_OFC4578_dccm_wr_data_34/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[0].dccm_bank_i_mem/D[34] voltage 0.9.
[06/02 07:23:26  25742s] **WARN: (IMPMSMV-1810):	Net mem/FE_OFN4583_dccm_wr_data_34, driver mem/FE_OFC4578_dccm_wr_data_34/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[6].dccm_bank_i_mem/D[34] voltage 0.9.
[06/02 07:23:26  25742s] **WARN: (IMPMSMV-1810):	Net mem/FE_OFN4583_dccm_wr_data_34, driver mem/FE_OFC4578_dccm_wr_data_34/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[2].dccm_bank_i_mem/D[34] voltage 0.9.
[06/02 07:23:26  25742s] **WARN: (IMPMSMV-1810):	Net mem/FE_OFN4582_dccm_wr_data_35, driver mem/FE_OFC4577_dccm_wr_data_35/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[7].dccm_bank_i_mem/D[35] voltage 0.9.
[06/02 07:23:26  25742s] **WARN: (IMPMSMV-1810):	Net mem/FE_OFN4582_dccm_wr_data_35, driver mem/FE_OFC4577_dccm_wr_data_35/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[4].dccm_bank_i_mem/D[35] voltage 0.9.
[06/02 07:23:26  25742s] **WARN: (IMPMSMV-1810):	Net mem/FE_OFN4582_dccm_wr_data_35, driver mem/FE_OFC4577_dccm_wr_data_35/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[0].dccm_bank_i_mem/D[35] voltage 0.9.
[06/02 07:23:26  25742s] **WARN: (IMPMSMV-1810):	Net mem/FE_OFN4582_dccm_wr_data_35, driver mem/FE_OFC4577_dccm_wr_data_35/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[6].dccm_bank_i_mem/D[35] voltage 0.9.
[06/02 07:23:26  25742s] **WARN: (IMPMSMV-1810):	Net mem/FE_OFN4582_dccm_wr_data_35, driver mem/FE_OFC4577_dccm_wr_data_35/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[2].dccm_bank_i_mem/D[35] voltage 0.9.
[06/02 07:23:26  25742s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[06/02 07:23:26  25742s] To increase the message display limit, refer to the product command reference manual.
[06/02 07:23:42  25758s] Total number of fetched objects 107735
[06/02 07:23:43  25759s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:01.0)
[06/02 07:23:43  25759s] End delay calculation. (MEM=14839.3 CPU=0:00:16.7 REAL=0:00:17.0)
[06/02 07:23:43  25759s] End delay calculation (fullDC). (MEM=14839.3 CPU=0:00:21.2 REAL=0:00:21.0)
[06/02 07:23:43  25759s] *** CDM Built up (cpu=0:00:22.3  real=0:00:23.0  mem= 14839.3M) ***
[06/02 07:23:44  25760s] *** Done Building Timing Graph (cpu=0:00:23.7 real=0:00:24.0 totSessionCpu=7:09:21 mem=14839.3M)
[06/02 07:23:46  25762s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 nominal_analysis_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -37.674 |   N/A   |   N/A   | -37.674 |
|           TNS (ns):| -3880.4 |   N/A   |   N/A   | -3880.4 |
|    Violating Paths:|   293   |   N/A   |   N/A   |   293   |
|          All Paths:|   293   |   N/A   |   N/A   |   293   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |    445 (445)     |
|   max_tran     |     17 (17)      |   -0.594   |     63 (63)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.052%
------------------------------------------------------------
**optDesign ... cpu = 0:01:17, real = 0:01:17, mem = 9414.3M, totSessionCpu=7:09:23 **
[06/02 07:23:46  25762s] ** INFO : this run is activating low effort ccoptDesign flow
[06/02 07:23:46  25762s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/02 07:23:46  25762s] ### Creating PhyDesignMc. totSessionCpu=7:09:23 mem=14777.3M
[06/02 07:23:46  25762s] OPERPROF: Starting DPlace-Init at level 1, MEM:14777.3M
[06/02 07:23:46  25762s] #spOpts: N=28 autoPA advPA mergeVia=F 
[06/02 07:23:46  25762s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:14777.3M
[06/02 07:23:52  25768s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:5.840, REAL:5.832, MEM:14777.3M
[06/02 07:23:52  25768s] [CPU] DPlace-Init (cpu=0:00:05.9, real=0:00:06.0, mem=14777.3MB).
[06/02 07:23:52  25768s] OPERPROF: Finished DPlace-Init at level 1, CPU:5.890, REAL:5.888, MEM:14777.3M
[06/02 07:23:53  25769s] ### Creating PhyDesignMc, finished. totSessionCpu=7:09:30 mem=14777.3M
[06/02 07:23:54  25770s] #optDebug: fT-E <X 2 0 0 1>
[06/02 07:23:54  25771s] *** Starting optimizing excluded clock nets MEM= 14777.3M) ***
[06/02 07:23:54  25771s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 14777.3M) ***
[06/02 07:23:54  25771s] *** Starting optimizing excluded clock nets MEM= 14777.3M) ***
[06/02 07:23:54  25771s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 14777.3M) ***
[06/02 07:23:54  25771s] Info: Done creating the CCOpt slew target map.
[06/02 07:23:55  25771s] Begin: GigaOpt high fanout net optimization
[06/02 07:23:55  25771s] GigaOpt HFN: use maxLocalDensity 1.2
[06/02 07:23:55  25771s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[06/02 07:23:55  25771s] Info: 1416 io nets excluded
[06/02 07:23:55  25771s] Info: 2 clock nets excluded from IPO operation.
[06/02 07:23:55  25771s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 7:09:31.2/17:15:29.8 (0.4), mem = 14777.3M
[06/02 07:23:55  25771s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.17768.12
[06/02 07:23:55  25771s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/02 07:23:55  25771s] ### Creating PhyDesignMc. totSessionCpu=7:09:31 mem=14787.3M
[06/02 07:23:55  25771s] OPERPROF: Starting DPlace-Init at level 1, MEM:14787.3M
[06/02 07:23:55  25771s] #spOpts: N=28 autoPA mergeVia=F 
[06/02 07:23:55  25771s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:14787.3M
[06/02 07:24:00  25777s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:5.770, REAL:5.771, MEM:14787.3M
[06/02 07:24:00  25777s] [CPU] DPlace-Init (cpu=0:00:05.8, real=0:00:05.0, mem=14787.3MB).
[06/02 07:24:00  25777s] OPERPROF: Finished DPlace-Init at level 1, CPU:5.830, REAL:5.826, MEM:14787.3M
[06/02 07:24:18  25794s] ### Creating PhyDesignMc, finished. totSessionCpu=7:09:54 mem=14808.8M
[06/02 07:24:24  25800s] ### Creating LA Mngr. totSessionCpu=7:10:00 mem=20039.7M
[06/02 07:24:24  25800s] ### Creating LA Mngr, finished. totSessionCpu=7:10:01 mem=20039.7M
[06/02 07:24:38  25814s] 
[06/02 07:24:38  25814s] Creating Lib Analyzer ...
[06/02 07:24:38  25814s] Total number of usable buffers from Lib Analyzer: 20 ( C12T28SOI_LR_BFX8_P0 C12T28SOI_LR_CNBFX7_P4 C12T28SOI_LR_CNBFX7_P0 C12T28SOI_LR_CNBFX15_P4 C12T28SOI_LR_CNBFX15_P0 C12T28SOI_LR_BFX21_P0 C12T28SOI_LR_CNBFX22_P0 C12T28SOI_LR_BFX33_P0 C12T28SOI_LR_CNBFX30_P0 C12T28SOI_LR_CNBFX38_P0 C12T28SOI_LR_BFX50_P0 C12T28SOI_LR_CNBFX44_P0 C12T28SOI_LR_CNBFX52_P0 C12T28SOI_LR_BFX67_P0 C12T28SOI_LR_CNBFX59_P0 C12T28SOI_LR_CNBFX70_P0 C12T28SOI_LR_BFX100_P0 C12T28SOI_LR_CNBFX94_P0 C12T28SOI_LR_BFX134_P0 C12T28SOI_LR_CNBFX133_P0)
[06/02 07:24:38  25814s] Total number of usable inverters from Lib Analyzer: 20 ( C12T28SOI_LR_CNIVX8_P4 C12T28SOI_LR_CNIVX8_P0 C12T28SOI_LR_CNIVX5_P0 C12T28SOI_LR_IVX17_P0 C12T28SOI_LR_CNIVX16_P0 C12T28SOI_LR_CNIVX23_P4 C12T28SOI_LR_CNIVX23_P0 C12T28SOI_LR_CNIVX31_P0 C12T28SOI_LR_CNIVX39_P4 C12T28SOI_LR_CNIVX39_P0 C12T28SOI_LR_CNIVX47_P0 C12T28SOI_LR_IVX58_P0 C12T28SOI_LR_CNIVX55_P0 C12T28SOI_LR_CNIVX61_P0 C12T28SOI_LR_IVX75_P0 C12T28SOI_LR_CNIVX70_P0 C12T28SOI_LR_IVX100_P0 C12T28SOI_LR_CNIVX94_P0 C12T28SOI_LR_IVX134_P0 C12T28SOI_LR_CNIVX133_P0)
[06/02 07:24:38  25814s] Total number of usable delay cells from Lib Analyzer: 20 ( C12T28SOI_LR_DLYHFM4X7_P4 C12T28SOI_LR_DLYHFM4X7_P16 C12T28SOI_LR_DLYHFM4X7_P10 C12T28SOI_LR_DLYHFM4X7_P0 C12T28SOI_LR_DLYHFM4X15_P4 C12T28SOI_LR_DLYHFM4X15_P16 C12T28SOI_LR_DLYHFM4X15_P10 C12T28SOI_LR_DLYHFM4X15_P0 C12T28SOI_LR_DLYHFM8X7_P4 C12T28SOI_LR_DLYHFM8X7_P16 C12T28SOI_LR_DLYHFM8X7_P10 C12T28SOI_LR_DLYHFM8X7_P0 C12T28SOI_LR_DLYHFM8X15_P4 C12T28SOI_LR_DLYHFM8X15_P16 C12T28SOI_LR_DLYHFM8X15_P10 C12T28SOI_LR_DLYHFM8X15_P0 C12T28SOI_LR_DLYHFM8X54_P4 C12T28SOI_LR_DLYHFM8X54_P16 C12T28SOI_LR_DLYHFM8X54_P10 C12T28SOI_LR_DLYHFM8X54_P0)
[06/02 07:24:38  25814s] 
[06/02 07:24:38  25815s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=7:10:15 mem=20039.7M
[06/02 07:24:38  25815s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=7:10:15 mem=20039.7M
[06/02 07:24:38  25815s] Creating Lib Analyzer, finished. 
[06/02 07:24:38  25815s] 
[06/02 07:24:38  25815s] #optDebug: {2, 1.000, 0.8500} {3, 0.810, 0.8500} {4, 0.620, 0.8500} {5, 0.430, 0.7503} {6, 0.051, 0.3615} {7, 0.051, 0.3615} {8, 0.003, 0.3225} {9, 0.003, 0.3225} 
[06/02 07:24:38  25815s] ### Creating LA Mngr. totSessionCpu=7:10:15 mem=20039.7M
[06/02 07:24:38  25815s] ### Creating LA Mngr, finished. totSessionCpu=7:10:15 mem=20039.7M
[06/02 07:24:44  25820s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/02 07:24:45  25821s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.17768.12
[06/02 07:24:45  25821s] *** DrvOpt [finish] : cpu/real = 0:00:50.8/0:00:50.7 (1.0), totSession cpu/real = 7:10:22.0/17:16:20.5 (0.4), mem = 19153.7M
[06/02 07:24:45  25821s] GigaOpt HFN: restore maxLocalDensity to 0.98
[06/02 07:24:45  25821s] End: GigaOpt high fanout net optimization
[06/02 07:24:48  25824s] Deleting Lib Analyzer.
[06/02 07:24:48  25824s] Begin: GigaOpt DRV Optimization
[06/02 07:24:48  25824s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[06/02 07:24:48  25824s] Info: 1416 io nets excluded
[06/02 07:24:48  25824s] Info: 2 clock nets excluded from IPO operation.
[06/02 07:24:48  25824s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 7:10:24.7/17:16:23.2 (0.4), mem = 19153.7M
[06/02 07:24:48  25824s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.17768.13
[06/02 07:24:48  25824s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/02 07:24:48  25824s] ### Creating PhyDesignMc. totSessionCpu=7:10:25 mem=19153.7M
[06/02 07:24:48  25824s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/02 07:24:48  25824s] OPERPROF: Starting DPlace-Init at level 1, MEM:19153.7M
[06/02 07:24:48  25824s] #spOpts: N=28 autoPA mergeVia=F 
[06/02 07:24:48  25824s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:19153.7M
[06/02 07:24:54  25830s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:5.840, REAL:5.803, MEM:19153.7M
[06/02 07:24:54  25830s] [CPU] DPlace-Init (cpu=0:00:05.9, real=0:00:06.0, mem=19153.7MB).
[06/02 07:24:54  25830s] OPERPROF: Finished DPlace-Init at level 1, CPU:5.890, REAL:5.858, MEM:19153.7M
[06/02 07:25:11  25847s] ### Creating PhyDesignMc, finished. totSessionCpu=7:10:48 mem=19164.4M
[06/02 07:25:24  25860s] 
[06/02 07:25:24  25860s] Creating Lib Analyzer ...
[06/02 07:25:24  25860s] Total number of usable buffers from Lib Analyzer: 20 ( C12T28SOI_LR_BFX8_P0 C12T28SOI_LR_CNBFX7_P4 C12T28SOI_LR_CNBFX7_P0 C12T28SOI_LR_CNBFX15_P4 C12T28SOI_LR_CNBFX15_P0 C12T28SOI_LR_BFX21_P0 C12T28SOI_LR_CNBFX22_P0 C12T28SOI_LR_BFX33_P0 C12T28SOI_LR_CNBFX30_P0 C12T28SOI_LR_CNBFX38_P0 C12T28SOI_LR_BFX50_P0 C12T28SOI_LR_CNBFX44_P0 C12T28SOI_LR_CNBFX52_P0 C12T28SOI_LR_BFX67_P0 C12T28SOI_LR_CNBFX59_P0 C12T28SOI_LR_CNBFX70_P0 C12T28SOI_LR_BFX100_P0 C12T28SOI_LR_CNBFX94_P0 C12T28SOI_LR_BFX134_P0 C12T28SOI_LR_CNBFX133_P0)
[06/02 07:25:24  25860s] Total number of usable inverters from Lib Analyzer: 20 ( C12T28SOI_LR_CNIVX8_P4 C12T28SOI_LR_CNIVX8_P0 C12T28SOI_LR_CNIVX5_P0 C12T28SOI_LR_IVX17_P0 C12T28SOI_LR_CNIVX16_P0 C12T28SOI_LR_CNIVX23_P4 C12T28SOI_LR_CNIVX23_P0 C12T28SOI_LR_CNIVX31_P0 C12T28SOI_LR_CNIVX39_P4 C12T28SOI_LR_CNIVX39_P0 C12T28SOI_LR_CNIVX47_P0 C12T28SOI_LR_IVX58_P0 C12T28SOI_LR_CNIVX55_P0 C12T28SOI_LR_CNIVX61_P0 C12T28SOI_LR_IVX75_P0 C12T28SOI_LR_CNIVX70_P0 C12T28SOI_LR_IVX100_P0 C12T28SOI_LR_CNIVX94_P0 C12T28SOI_LR_IVX134_P0 C12T28SOI_LR_CNIVX133_P0)
[06/02 07:25:24  25860s] Total number of usable delay cells from Lib Analyzer: 20 ( C12T28SOI_LR_DLYHFM4X7_P4 C12T28SOI_LR_DLYHFM4X7_P16 C12T28SOI_LR_DLYHFM4X7_P10 C12T28SOI_LR_DLYHFM4X7_P0 C12T28SOI_LR_DLYHFM4X15_P4 C12T28SOI_LR_DLYHFM4X15_P16 C12T28SOI_LR_DLYHFM4X15_P10 C12T28SOI_LR_DLYHFM4X15_P0 C12T28SOI_LR_DLYHFM8X7_P4 C12T28SOI_LR_DLYHFM8X7_P16 C12T28SOI_LR_DLYHFM8X7_P10 C12T28SOI_LR_DLYHFM8X7_P0 C12T28SOI_LR_DLYHFM8X15_P4 C12T28SOI_LR_DLYHFM8X15_P16 C12T28SOI_LR_DLYHFM8X15_P10 C12T28SOI_LR_DLYHFM8X15_P0 C12T28SOI_LR_DLYHFM8X54_P4 C12T28SOI_LR_DLYHFM8X54_P16 C12T28SOI_LR_DLYHFM8X54_P10 C12T28SOI_LR_DLYHFM8X54_P0)
[06/02 07:25:24  25860s] 
[06/02 07:25:25  25861s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=7:11:02 mem=19164.4M
[06/02 07:25:25  25861s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=7:11:02 mem=19164.4M
[06/02 07:25:25  25861s] Creating Lib Analyzer, finished. 
[06/02 07:25:25  25861s] 
[06/02 07:25:25  25861s] #optDebug: {2, 1.000, 0.8500} {3, 0.810, 0.8500} {4, 0.620, 0.8500} {5, 0.430, 0.7503} {6, 0.051, 0.3615} {7, 0.051, 0.3615} {8, 0.003, 0.3225} {9, 0.003, 0.3225} 
[06/02 07:25:25  25861s] ### Creating LA Mngr. totSessionCpu=7:11:02 mem=19164.4M
[06/02 07:25:25  25861s] ### Creating LA Mngr, finished. totSessionCpu=7:11:02 mem=19164.4M
[06/02 07:25:29  25865s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:19183.5M
[06/02 07:25:29  25865s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:19183.5M
[06/02 07:25:31  25867s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/02 07:25:31  25867s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/02 07:25:31  25867s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/02 07:25:31  25867s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/02 07:25:31  25867s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/02 07:25:32  25868s] Info: violation cost 6652.084473 (cap = 6270.958496, tran = 381.123993, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/02 07:25:32  25868s] |    84|    85|    -7.63|   484|   484|    -1.69|     1|     1|     0|     0|   -37.67| -3333.78|       0|       0|       0|   0.05|          |         |
[06/02 07:25:32  25868s] Info: violation cost 6650.982910 (cap = 6270.571289, tran = 380.409210, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/02 07:25:32  25868s] |    81|    81|    -7.63|   469|   469|    -1.69|     1|     1|     0|     0|   -37.67| -3333.78|       4|       0|      14|   0.05| 0:00:00.0| 19221.7M|
[06/02 07:25:32  25869s] Info: violation cost 6650.982910 (cap = 6270.571289, tran = 380.409210, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/02 07:25:33  25869s] |    81|    81|    -7.63|   469|   469|    -1.69|     1|     1|     0|     0|   -37.67| -3333.78|       0|       0|       0|   0.05| 0:00:00.0| 19221.7M|
[06/02 07:25:33  25869s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/02 07:25:33  25869s] 
[06/02 07:25:33  25869s] ###############################################################################
[06/02 07:25:33  25869s] #
[06/02 07:25:33  25869s] #  Large fanout net report:  
[06/02 07:25:33  25869s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[06/02 07:25:33  25869s] #     - current density: 0.05
[06/02 07:25:33  25869s] #
[06/02 07:25:33  25869s] #  List of high fanout nets:
[06/02 07:25:33  25869s] #        Net(1):  pad_scan_mode: (fanouts = 138)
[06/02 07:25:33  25869s] #
[06/02 07:25:33  25869s] ###############################################################################
[06/02 07:25:33  25869s] **** Begin NDR-Layer Usage Statistics ****
[06/02 07:25:33  25869s] Layer 3 has 2 constrained nets 
[06/02 07:25:33  25869s] Layer 7 has 15 constrained nets 
[06/02 07:25:33  25869s] **** End NDR-Layer Usage Statistics ****
[06/02 07:25:33  25869s] 
[06/02 07:25:33  25869s] 
[06/02 07:25:33  25869s] =======================================================================
[06/02 07:25:33  25869s]                 Reasons for remaining drv violations
[06/02 07:25:33  25869s] =======================================================================
[06/02 07:25:33  25869s] *info: Total 503 net(s) have violations which can't be fixed by DRV optimization.
[06/02 07:25:33  25869s] 
[06/02 07:25:33  25869s] MultiBuffering failure reasons
[06/02 07:25:33  25869s] ------------------------------------------------
[06/02 07:25:33  25869s] *info:   469 net(s): Could not be fixed because it is multi driver net.
[06/02 07:25:33  25869s] 
[06/02 07:25:33  25869s] 
[06/02 07:25:33  25869s] *** Finish DRV Fixing (cpu=0:00:04.1 real=0:00:04.0 mem=19221.7M) ***
[06/02 07:25:33  25869s] 
[06/02 07:25:35  25871s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:19237.7M
[06/02 07:25:35  25871s] OPERPROF:   Starting DPlace-Init at level 2, MEM:19237.7M
[06/02 07:25:35  25871s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:19237.7M
[06/02 07:25:41  25877s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:5.930, REAL:5.932, MEM:19237.7M
[06/02 07:25:41  25877s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:19237.7M
[06/02 07:25:41  25877s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.010, REAL:0.003, MEM:19237.7M
[06/02 07:25:41  25877s] OPERPROF:   Finished DPlace-Init at level 2, CPU:5.990, REAL:5.990, MEM:19237.7M
[06/02 07:25:41  25877s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:5.990, REAL:5.990, MEM:19237.7M
[06/02 07:25:41  25877s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.17768.11
[06/02 07:25:41  25877s] OPERPROF: Starting RefinePlace at level 1, MEM:19237.7M
[06/02 07:25:41  25877s] *** Starting refinePlace (7:11:18 mem=19237.7M) ***
[06/02 07:25:41  25877s] Total net bbox length = 1.306e+07 (6.370e+06 6.692e+06) (ext = 4.087e+06)
[06/02 07:25:42  25878s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/02 07:25:42  25878s] OPERPROF:   Starting CellHaloInit at level 2, MEM:19237.7M
[06/02 07:25:42  25878s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.003, MEM:19237.7M
[06/02 07:25:42  25878s] OPERPROF:   Starting CellHaloInit at level 2, MEM:19237.7M
[06/02 07:25:42  25878s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.003, MEM:19237.7M
[06/02 07:25:42  25878s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:19237.7M
[06/02 07:25:42  25878s] Starting refinePlace ...
[06/02 07:25:46  25882s]   Spread Effort: high, standalone mode, useDDP on.
[06/02 07:25:46  25882s] [CPU] RefinePlace/preRPlace (cpu=0:00:04.1, real=0:00:04.0, mem=19237.7MB) @(7:11:19 - 7:11:23).
[06/02 07:25:46  25882s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/02 07:25:46  25882s] wireLenOptFixPriorityInst 0 inst fixed
[06/02 07:25:46  25883s] 
[06/02 07:25:46  25883s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[06/02 07:25:47  25884s] Move report: legalization moves 1 insts, mean move: 0.82 um, max move: 0.82 um
[06/02 07:25:47  25884s] 	Max move on inst (swerv/lsu/FE_OFC7662_dec_lsu_offset_d_5): (8589.85, 8384.20) --> (8589.03, 8384.20)
[06/02 07:25:47  25884s] [CPU] RefinePlace/Legalization (cpu=0:00:01.2, real=0:00:01.0, mem=19237.7MB) @(7:11:23 - 7:11:24).
[06/02 07:25:47  25884s] Move report: Detail placement moves 1 insts, mean move: 0.82 um, max move: 0.82 um
[06/02 07:25:47  25884s] 	Max move on inst (swerv/lsu/FE_OFC7662_dec_lsu_offset_d_5): (8589.85, 8384.20) --> (8589.03, 8384.20)
[06/02 07:25:47  25884s] 	Runtime: CPU: 0:00:05.4 REAL: 0:00:05.0 MEM: 19237.7MB
[06/02 07:25:47  25884s] Statistics of distance of Instance movement in refine placement:
[06/02 07:25:47  25884s]   maximum (X+Y) =         0.82 um
[06/02 07:25:47  25884s]   inst (swerv/lsu/FE_OFC7662_dec_lsu_offset_d_5) with max move: (8589.85, 8384.2) -> (8589.03, 8384.2)
[06/02 07:25:47  25884s]   mean    (X+Y) =         0.82 um
[06/02 07:25:47  25884s] Summary Report:
[06/02 07:25:47  25884s] Instances move: 1 (out of 73927 movable)
[06/02 07:25:47  25884s] Instances flipped: 0
[06/02 07:25:47  25884s] Mean displacement: 0.82 um
[06/02 07:25:47  25884s] Max displacement: 0.82 um (Instance: swerv/lsu/FE_OFC7662_dec_lsu_offset_d_5) (8589.85, 8384.2) -> (8589.03, 8384.2)
[06/02 07:25:47  25884s] 	Length: 5 sites, height: 1 rows, site name: CORE12T, cell type: C12T28SOI_LR_CNBFX22_P0
[06/02 07:25:47  25884s] Total instances moved : 1
[06/02 07:25:47  25884s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:5.380, REAL:5.385, MEM:19237.7M
[06/02 07:25:47  25884s] Total net bbox length = 1.306e+07 (6.370e+06 6.692e+06) (ext = 4.087e+06)
[06/02 07:25:47  25884s] Runtime: CPU: 0:00:06.2 REAL: 0:00:06.0 MEM: 19237.7MB
[06/02 07:25:47  25884s] [CPU] RefinePlace/total (cpu=0:00:06.2, real=0:00:06.0, mem=19237.7MB) @(7:11:18 - 7:11:24).
[06/02 07:25:47  25884s] *** Finished refinePlace (7:11:24 mem=19237.7M) ***
[06/02 07:25:47  25884s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.17768.11
[06/02 07:25:47  25884s] OPERPROF: Finished RefinePlace at level 1, CPU:6.220, REAL:6.224, MEM:19237.7M
[06/02 07:25:49  25885s] *** maximum move = 0.82 um ***
[06/02 07:25:49  25885s] *** Finished re-routing un-routed nets (19237.7M) ***
[06/02 07:25:49  25885s] OPERPROF: Starting DPlace-Init at level 1, MEM:19237.7M
[06/02 07:25:49  25885s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:19237.7M
[06/02 07:25:55  25891s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:5.900, REAL:5.874, MEM:19237.7M
[06/02 07:25:55  25891s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:19237.7M
[06/02 07:25:55  25891s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.010, REAL:0.003, MEM:19237.7M
[06/02 07:25:55  25891s] OPERPROF: Finished DPlace-Init at level 1, CPU:5.970, REAL:5.932, MEM:19237.7M
[06/02 07:26:13  25909s] 
[06/02 07:26:13  25909s] *** Finish Physical Update (cpu=0:00:39.4 real=0:00:40.0 mem=19237.7M) ***
[06/02 07:26:14  25910s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.17768.13
[06/02 07:26:14  25910s] *** DrvOpt [finish] : cpu/real = 0:01:25.9/0:01:25.7 (1.0), totSession cpu/real = 7:11:50.5/17:17:49.0 (0.4), mem = 19194.6M
[06/02 07:26:14  25910s] End: GigaOpt DRV Optimization
[06/02 07:26:14  25910s] GigaOpt DRV: restore maxLocalDensity to 0.98
[06/02 07:26:14  25910s] OPERPROF: Starting spInitSiteArr at level 1, MEM:19127.6M
[06/02 07:26:20  25916s] OPERPROF: Finished spInitSiteArr at level 1, CPU:5.850, REAL:5.846, MEM:19127.6M
[06/02 07:26:30  25926s] 
------------------------------------------------------------
     Summary (cpu=1.43min real=1.43min mem=19127.6M)                             
------------------------------------------------------------

Setup views included:
 nominal_analysis_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -37.674 |   N/A   |   N/A   | -37.674 |
|           TNS (ns):| -3880.4 |   N/A   |   N/A   | -3880.4 |
|    Violating Paths:|   293   |   N/A   |   N/A   |   293   |
|          All Paths:|   293   |   N/A   |   N/A   |   293   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |    445 (445)     |
|   max_tran     |     17 (17)      |   -0.594   |     63 (63)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.052%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:04:01, real = 0:04:01, mem = 13896.2M, totSessionCpu=7:12:06 **
[06/02 07:26:30  25926s] *** Timing NOT met, worst failing slack is -37.674
[06/02 07:26:30  25926s] *** Check timing (0:00:00.0)
[06/02 07:26:30  25926s] Deleting Lib Analyzer.
[06/02 07:26:30  25926s] Begin: GigaOpt Optimization in TNS mode
[06/02 07:26:30  25926s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -lowEffort -ftns -integratedAreaOpt -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[06/02 07:26:30  25926s] Info: 1416 io nets excluded
[06/02 07:26:30  25926s] Info: 2 clock nets excluded from IPO operation.
[06/02 07:26:30  25926s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 7:12:06.6/17:18:05.0 (0.4), mem = 19127.6M
[06/02 07:26:30  25926s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.17768.14
[06/02 07:26:30  25926s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/02 07:26:30  25926s] ### Creating PhyDesignMc. totSessionCpu=7:12:07 mem=19127.6M
[06/02 07:26:30  25926s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/02 07:26:30  25926s] OPERPROF: Starting DPlace-Init at level 1, MEM:19127.6M
[06/02 07:26:30  25926s] #spOpts: N=28 autoPA mergeVia=F 
[06/02 07:26:30  25926s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:19127.6M
[06/02 07:26:36  25932s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:5.810, REAL:5.816, MEM:19127.6M
[06/02 07:26:36  25932s] [CPU] DPlace-Init (cpu=0:00:05.9, real=0:00:06.0, mem=19127.6MB).
[06/02 07:26:36  25932s] OPERPROF: Finished DPlace-Init at level 1, CPU:5.860, REAL:5.872, MEM:19127.6M
[06/02 07:26:53  25949s] ### Creating PhyDesignMc, finished. totSessionCpu=7:12:30 mem=19149.1M
[06/02 07:27:07  25963s] 
[06/02 07:27:07  25963s] Creating Lib Analyzer ...
[06/02 07:27:07  25963s] Total number of usable buffers from Lib Analyzer: 20 ( C12T28SOI_LR_BFX8_P0 C12T28SOI_LR_CNBFX7_P4 C12T28SOI_LR_CNBFX7_P0 C12T28SOI_LR_CNBFX15_P4 C12T28SOI_LR_CNBFX15_P0 C12T28SOI_LR_BFX21_P0 C12T28SOI_LR_CNBFX22_P0 C12T28SOI_LR_BFX33_P0 C12T28SOI_LR_CNBFX30_P0 C12T28SOI_LR_CNBFX38_P0 C12T28SOI_LR_BFX50_P0 C12T28SOI_LR_CNBFX44_P0 C12T28SOI_LR_CNBFX52_P0 C12T28SOI_LR_BFX67_P0 C12T28SOI_LR_CNBFX59_P0 C12T28SOI_LR_CNBFX70_P0 C12T28SOI_LR_BFX100_P0 C12T28SOI_LR_CNBFX94_P0 C12T28SOI_LR_BFX134_P0 C12T28SOI_LR_CNBFX133_P0)
[06/02 07:27:07  25963s] Total number of usable inverters from Lib Analyzer: 20 ( C12T28SOI_LR_CNIVX8_P4 C12T28SOI_LR_CNIVX8_P0 C12T28SOI_LR_CNIVX5_P0 C12T28SOI_LR_IVX17_P0 C12T28SOI_LR_CNIVX16_P0 C12T28SOI_LR_CNIVX23_P4 C12T28SOI_LR_CNIVX23_P0 C12T28SOI_LR_CNIVX31_P0 C12T28SOI_LR_CNIVX39_P4 C12T28SOI_LR_CNIVX39_P0 C12T28SOI_LR_CNIVX47_P0 C12T28SOI_LR_IVX58_P0 C12T28SOI_LR_CNIVX55_P0 C12T28SOI_LR_CNIVX61_P0 C12T28SOI_LR_IVX75_P0 C12T28SOI_LR_CNIVX70_P0 C12T28SOI_LR_IVX100_P0 C12T28SOI_LR_CNIVX94_P0 C12T28SOI_LR_IVX134_P0 C12T28SOI_LR_CNIVX133_P0)
[06/02 07:27:07  25963s] Total number of usable delay cells from Lib Analyzer: 20 ( C12T28SOI_LR_DLYHFM4X7_P4 C12T28SOI_LR_DLYHFM4X7_P16 C12T28SOI_LR_DLYHFM4X7_P10 C12T28SOI_LR_DLYHFM4X7_P0 C12T28SOI_LR_DLYHFM4X15_P4 C12T28SOI_LR_DLYHFM4X15_P16 C12T28SOI_LR_DLYHFM4X15_P10 C12T28SOI_LR_DLYHFM4X15_P0 C12T28SOI_LR_DLYHFM8X7_P4 C12T28SOI_LR_DLYHFM8X7_P16 C12T28SOI_LR_DLYHFM8X7_P10 C12T28SOI_LR_DLYHFM8X7_P0 C12T28SOI_LR_DLYHFM8X15_P4 C12T28SOI_LR_DLYHFM8X15_P16 C12T28SOI_LR_DLYHFM8X15_P10 C12T28SOI_LR_DLYHFM8X15_P0 C12T28SOI_LR_DLYHFM8X54_P4 C12T28SOI_LR_DLYHFM8X54_P16 C12T28SOI_LR_DLYHFM8X54_P10 C12T28SOI_LR_DLYHFM8X54_P0)
[06/02 07:27:07  25963s] 
[06/02 07:27:07  25963s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=7:12:44 mem=19149.1M
[06/02 07:27:07  25963s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=7:12:44 mem=19149.1M
[06/02 07:27:07  25963s] Creating Lib Analyzer, finished. 
[06/02 07:27:07  25963s] 
[06/02 07:27:07  25963s] #optDebug: {2, 1.000, 0.8500} {3, 0.810, 0.8500} {4, 0.620, 0.8500} {5, 0.430, 0.8500} {6, 0.051, 0.8500} {7, 0.051, 0.8500} {8, 0.003, 0.8500} {9, 0.003, 0.8500} 
[06/02 07:27:07  25963s] ### Creating LA Mngr. totSessionCpu=7:12:44 mem=19149.1M
[06/02 07:27:07  25963s] ### Creating LA Mngr, finished. totSessionCpu=7:12:44 mem=19149.1M
[06/02 07:27:10  25967s] *info: 1416 io nets excluded
[06/02 07:27:10  25967s] *info: 2 clock nets excluded
[06/02 07:27:10  25967s] *info: 6 special nets excluded.
[06/02 07:27:10  25967s] *info: 1311 multi-driver nets excluded.
[06/02 07:27:10  25967s] *info: 27543 no-driver nets excluded.
[06/02 07:27:12  25968s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.17768.4
[06/02 07:27:12  25968s] PathGroup :  reg2cgate  TargetSlack : 0 
[06/02 07:27:12  25968s] PathGroup :  reg2reg  TargetSlack : 0 
[06/02 07:27:12  25968s] ** GigaOpt Optimizer WNS Slack -37.674 TNS Slack -3333.779 Density 0.05
[06/02 07:27:12  25968s] Optimizer TNS Opt
[06/02 07:27:12  25968s] OptDebug: Start of Optimizer TNS Pass: default* WNS -37.674 TNS -3333.779; reg2cgate* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS - TNS 0.000; all paths WNS -37.674 TNS -3333.779
[06/02 07:27:12  25968s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:19168.2M
[06/02 07:27:12  25968s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:19168.2M
[06/02 07:27:13  25969s] 
[06/02 07:27:13  25969s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=19184.2M) ***
[06/02 07:27:13  25969s] OptDebug: End of Optimizer TNS Pass: default* WNS -37.674 TNS -3333.779; reg2cgate* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS - TNS 0.000; all paths WNS -37.674 TNS -3333.779
[06/02 07:27:13  25969s] **** Begin NDR-Layer Usage Statistics ****
[06/02 07:27:13  25969s] Layer 3 has 2 constrained nets 
[06/02 07:27:13  25969s] Layer 7 has 15 constrained nets 
[06/02 07:27:13  25969s] **** End NDR-Layer Usage Statistics ****
[06/02 07:27:13  25969s] 
[06/02 07:27:13  25969s] *** Finish post-CTS Setup Fixing (cpu=0:00:01.7 real=0:00:01.0 mem=19184.2M) ***
[06/02 07:27:13  25969s] 
[06/02 07:27:13  25969s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.17768.4
[06/02 07:27:15  25971s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.17768.14
[06/02 07:27:15  25971s] *** SetupOpt [finish] : cpu/real = 0:00:44.8/0:00:44.8 (1.0), totSession cpu/real = 7:12:51.3/17:18:49.8 (0.4), mem = 19149.1M
[06/02 07:27:15  25971s] End: GigaOpt Optimization in TNS mode
[06/02 07:27:15  25971s] Deleting Lib Analyzer.
[06/02 07:27:15  25971s] Begin: GigaOpt Optimization in WNS mode
[06/02 07:27:15  25971s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[06/02 07:27:15  25971s] Info: 1416 io nets excluded
[06/02 07:27:15  25971s] Info: 2 clock nets excluded from IPO operation.
[06/02 07:27:15  25971s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 7:12:51.6/17:18:50.1 (0.4), mem = 19114.1M
[06/02 07:27:15  25971s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.17768.15
[06/02 07:27:15  25971s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/02 07:27:15  25971s] ### Creating PhyDesignMc. totSessionCpu=7:12:52 mem=19114.1M
[06/02 07:27:15  25971s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/02 07:27:15  25971s] OPERPROF: Starting DPlace-Init at level 1, MEM:19114.1M
[06/02 07:27:15  25971s] #spOpts: N=28 autoPA advPA mergeVia=F 
[06/02 07:27:15  25971s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:19114.1M
[06/02 07:27:21  25977s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:5.880, REAL:5.889, MEM:19114.1M
[06/02 07:27:21  25977s] [CPU] DPlace-Init (cpu=0:00:05.9, real=0:00:06.0, mem=19114.1MB).
[06/02 07:27:21  25977s] OPERPROF: Finished DPlace-Init at level 1, CPU:5.940, REAL:5.945, MEM:19114.1M
[06/02 07:27:39  25995s] ### Creating PhyDesignMc, finished. totSessionCpu=7:13:15 mem=19135.7M
[06/02 07:27:52  26008s] 
[06/02 07:27:52  26008s] Creating Lib Analyzer ...
[06/02 07:27:52  26008s] Total number of usable buffers from Lib Analyzer: 20 ( C12T28SOI_LR_BFX8_P0 C12T28SOI_LR_CNBFX7_P4 C12T28SOI_LR_CNBFX7_P0 C12T28SOI_LR_CNBFX15_P4 C12T28SOI_LR_CNBFX15_P0 C12T28SOI_LR_BFX21_P0 C12T28SOI_LR_CNBFX22_P0 C12T28SOI_LR_BFX33_P0 C12T28SOI_LR_CNBFX30_P0 C12T28SOI_LR_CNBFX38_P0 C12T28SOI_LR_BFX50_P0 C12T28SOI_LR_CNBFX44_P0 C12T28SOI_LR_CNBFX52_P0 C12T28SOI_LR_BFX67_P0 C12T28SOI_LR_CNBFX59_P0 C12T28SOI_LR_CNBFX70_P0 C12T28SOI_LR_BFX100_P0 C12T28SOI_LR_CNBFX94_P0 C12T28SOI_LR_BFX134_P0 C12T28SOI_LR_CNBFX133_P0)
[06/02 07:27:52  26008s] Total number of usable inverters from Lib Analyzer: 20 ( C12T28SOI_LR_CNIVX8_P4 C12T28SOI_LR_CNIVX8_P0 C12T28SOI_LR_CNIVX5_P0 C12T28SOI_LR_IVX17_P0 C12T28SOI_LR_CNIVX16_P0 C12T28SOI_LR_CNIVX23_P4 C12T28SOI_LR_CNIVX23_P0 C12T28SOI_LR_CNIVX31_P0 C12T28SOI_LR_CNIVX39_P4 C12T28SOI_LR_CNIVX39_P0 C12T28SOI_LR_CNIVX47_P0 C12T28SOI_LR_IVX58_P0 C12T28SOI_LR_CNIVX55_P0 C12T28SOI_LR_CNIVX61_P0 C12T28SOI_LR_IVX75_P0 C12T28SOI_LR_CNIVX70_P0 C12T28SOI_LR_IVX100_P0 C12T28SOI_LR_CNIVX94_P0 C12T28SOI_LR_IVX134_P0 C12T28SOI_LR_CNIVX133_P0)
[06/02 07:27:52  26008s] Total number of usable delay cells from Lib Analyzer: 20 ( C12T28SOI_LR_DLYHFM4X7_P4 C12T28SOI_LR_DLYHFM4X7_P16 C12T28SOI_LR_DLYHFM4X7_P10 C12T28SOI_LR_DLYHFM4X7_P0 C12T28SOI_LR_DLYHFM4X15_P4 C12T28SOI_LR_DLYHFM4X15_P16 C12T28SOI_LR_DLYHFM4X15_P10 C12T28SOI_LR_DLYHFM4X15_P0 C12T28SOI_LR_DLYHFM8X7_P4 C12T28SOI_LR_DLYHFM8X7_P16 C12T28SOI_LR_DLYHFM8X7_P10 C12T28SOI_LR_DLYHFM8X7_P0 C12T28SOI_LR_DLYHFM8X15_P4 C12T28SOI_LR_DLYHFM8X15_P16 C12T28SOI_LR_DLYHFM8X15_P10 C12T28SOI_LR_DLYHFM8X15_P0 C12T28SOI_LR_DLYHFM8X54_P4 C12T28SOI_LR_DLYHFM8X54_P16 C12T28SOI_LR_DLYHFM8X54_P10 C12T28SOI_LR_DLYHFM8X54_P0)
[06/02 07:27:52  26008s] 
[06/02 07:27:53  26009s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=7:13:29 mem=19135.7M
[06/02 07:27:53  26009s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=7:13:29 mem=19135.7M
[06/02 07:27:53  26009s] Creating Lib Analyzer, finished. 
[06/02 07:27:53  26009s] 
[06/02 07:27:53  26009s] #optDebug: {2, 1.000, 0.8500} {3, 0.810, 0.8500} {4, 0.620, 0.8500} {5, 0.430, 0.8500} {6, 0.051, 0.8500} {7, 0.051, 0.8500} {8, 0.003, 0.8500} {9, 0.003, 0.8500} 
[06/02 07:27:53  26009s] ### Creating LA Mngr. totSessionCpu=7:13:29 mem=19135.7M
[06/02 07:27:53  26009s] ### Creating LA Mngr, finished. totSessionCpu=7:13:29 mem=19135.7M
[06/02 07:27:56  26012s] *info: 1416 io nets excluded
[06/02 07:27:56  26012s] *info: 2 clock nets excluded
[06/02 07:27:56  26012s] *info: 6 special nets excluded.
[06/02 07:27:56  26012s] *info: 1311 multi-driver nets excluded.
[06/02 07:27:56  26012s] *info: 27543 no-driver nets excluded.
[06/02 07:27:57  26013s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.17768.5
[06/02 07:27:57  26013s] PathGroup :  reg2cgate  TargetSlack : 0.008 
[06/02 07:27:57  26013s] PathGroup :  reg2reg  TargetSlack : 0.008 
[06/02 07:27:57  26013s] ** GigaOpt Optimizer WNS Slack -37.674 TNS Slack -3333.779 Density 0.05
[06/02 07:27:57  26013s] Optimizer WNS Pass 0
[06/02 07:27:57  26013s] OptDebug: Start of Optimizer WNS Pass 0: default* WNS -37.674 TNS -3333.779; reg2cgate* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS -922337203685477.625 TNS 0.000; all paths WNS -37.674 TNS -3333.779
[06/02 07:27:57  26013s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:19154.7M
[06/02 07:27:57  26013s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.003, MEM:19154.7M
[06/02 07:27:59  26015s] Active Path Group: default 
[06/02 07:27:59  26015s] +--------+---------+---------+---------+----------+------------+--------+---------------------+---------+----------------------------------------------------+
[06/02 07:27:59  26015s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View      |Pathgroup|                     End Point                      |
[06/02 07:27:59  26015s] +--------+---------+---------+---------+----------+------------+--------+---------------------+---------+----------------------------------------------------+
[06/02 07:27:59  26015s] | -37.674|  -37.674|-3333.779|-3333.779|     0.05%|   0:00:00.0|19170.8M|nominal_analysis_view|  default| swerv/g60650/Z                                     |
[06/02 07:27:59  26015s] | -36.004|  -36.004|-3327.635|-3327.635|     0.05%|   0:00:00.0|19216.9M|nominal_analysis_view|  default| swerv/g60637/Z                                     |
[06/02 07:27:59  26015s] | -35.988|  -35.988|-3325.667|-3325.667|     0.05%|   0:00:00.0|19216.9M|nominal_analysis_view|  default| swerv/g60605/Z                                     |
[06/02 07:27:59  26015s] | -35.956|  -35.956|-3323.545|-3323.545|     0.05%|   0:00:00.0|19216.9M|nominal_analysis_view|  default| swerv/g60645/Z                                     |
[06/02 07:27:59  26015s] | -35.850|  -35.850|-3317.840|-3317.840|     0.05%|   0:00:00.0|19216.9M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:27:59  26015s] | -35.846|  -35.846|-3317.811|-3317.811|     0.05%|   0:00:00.0|19216.9M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:27:59  26015s] | -35.835|  -35.835|-3317.867|-3317.867|     0.05%|   0:00:00.0|19216.9M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:27:59  26015s] | -35.830|  -35.830|-3317.861|-3317.861|     0.05%|   0:00:00.0|19216.9M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:27:59  26015s] | -35.829|  -35.829|-3317.852|-3317.852|     0.05%|   0:00:00.0|19216.9M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:27:59  26015s] | -35.824|  -35.824|-3318.033|-3318.033|     0.05%|   0:00:00.0|19216.9M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:27:59  26015s] | -35.806|  -35.806|-3318.011|-3318.011|     0.05%|   0:00:00.0|19216.9M|nominal_analysis_view|  default| swerv/g60639/Z                                     |
[06/02 07:27:59  26016s] | -35.798|  -35.798|-3315.901|-3315.901|     0.05%|   0:00:00.0|19216.9M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:28:00  26016s] | -35.786|  -35.786|-3315.226|-3315.226|     0.05%|   0:00:01.0|19216.9M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:28:00  26016s] | -35.775|  -35.775|-3315.137|-3315.137|     0.05%|   0:00:00.0|19216.9M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:28:00  26016s] | -35.771|  -35.771|-3315.146|-3315.146|     0.05%|   0:00:00.0|19216.9M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:28:01  26017s] | -35.734|  -35.734|-3315.063|-3315.063|     0.05%|   0:00:01.0|19216.9M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:28:01  26017s] | -35.676|  -35.676|-3315.277|-3315.277|     0.05%|   0:00:00.0|19216.9M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:28:01  26017s] | -35.660|  -35.660|-3314.901|-3314.901|     0.05%|   0:00:00.0|19216.9M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:28:01  26017s] | -35.625|  -35.625|-3315.644|-3315.644|     0.05%|   0:00:00.0|19216.9M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:28:01  26017s] | -35.607|  -35.607|-3315.224|-3315.224|     0.05%|   0:00:00.0|19216.9M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:28:01  26017s] | -35.575|  -35.575|-3313.795|-3313.795|     0.05%|   0:00:00.0|19216.9M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:28:01  26017s] | -35.563|  -35.563|-3313.550|-3313.550|     0.05%|   0:00:00.0|19216.9M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:28:01  26017s] | -35.554|  -35.554|-3313.486|-3313.486|     0.05%|   0:00:00.0|19216.9M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:28:01  26017s] | -35.552|  -35.552|-3313.481|-3313.481|     0.05%|   0:00:00.0|19216.9M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:28:01  26017s] | -35.549|  -35.549|-3313.456|-3313.456|     0.05%|   0:00:00.0|19216.9M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:28:01  26018s] | -35.543|  -35.543|-3313.197|-3313.197|     0.05%|   0:00:00.0|19216.9M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:28:01  26018s] | -35.533|  -35.533|-3313.202|-3313.202|     0.05%|   0:00:00.0|19216.9M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:28:02  26018s] | -35.527|  -35.527|-3313.196|-3313.196|     0.05%|   0:00:01.0|19216.9M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:28:02  26018s] | -35.521|  -35.521|-3313.080|-3313.080|     0.05%|   0:00:00.0|19216.9M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:28:02  26018s] | -35.512|  -35.512|-3313.068|-3313.068|     0.05%|   0:00:00.0|19216.9M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:28:02  26018s] | -35.516|  -35.516|-3311.099|-3311.099|     0.05%|   0:00:00.0|19216.9M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:28:02  26018s] | -35.505|  -35.505|-3311.439|-3311.439|     0.05%|   0:00:00.0|19216.9M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:28:02  26018s] | -35.502|  -35.502|-3311.379|-3311.379|     0.05%|   0:00:00.0|19216.9M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:28:02  26018s] | -35.496|  -35.496|-3311.336|-3311.336|     0.05%|   0:00:00.0|19216.9M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:28:02  26019s] | -35.474|  -35.474|-3314.618|-3314.618|     0.05%|   0:00:00.0|19216.9M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:28:03  26019s] | -35.473|  -35.473|-3314.596|-3314.596|     0.05%|   0:00:01.0|19216.9M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:28:03  26019s] | -35.469|  -35.469|-3314.049|-3314.049|     0.05%|   0:00:00.0|19216.9M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:28:03  26020s] | -35.466|  -35.466|-3313.995|-3313.995|     0.05%|   0:00:00.0|19216.9M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:28:03  26020s] | -35.463|  -35.463|-3313.896|-3313.896|     0.05%|   0:00:00.0|19216.9M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:28:04  26020s] | -35.462|  -35.462|-3313.917|-3313.917|     0.05%|   0:00:01.0|19216.9M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:28:04  26020s] | -35.459|  -35.459|-3313.903|-3313.903|     0.05%|   0:00:00.0|19216.9M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:28:04  26020s] | -35.454|  -35.454|-3313.740|-3313.740|     0.05%|   0:00:00.0|19216.9M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:28:04  26020s] | -35.452|  -35.452|-3313.662|-3313.662|     0.05%|   0:00:00.0|19216.9M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:28:05  26021s] | -35.450|  -35.450|-3313.633|-3313.633|     0.05%|   0:00:01.0|19216.9M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:28:05  26021s] | -35.450|  -35.450|-3313.649|-3313.649|     0.05%|   0:00:00.0|19216.9M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:28:05  26022s] | -35.448|  -35.448|-3313.625|-3313.625|     0.05%|   0:00:00.0|19216.9M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:28:05  26022s] | -35.448|  -35.448|-3313.618|-3313.618|     0.05%|   0:00:00.0|19216.9M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:28:06  26022s] | -35.447|  -35.447|-3313.695|-3313.695|     0.05%|   0:00:01.0|19216.9M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:28:06  26022s] | -35.445|  -35.445|-3315.140|-3315.140|     0.05%|   0:00:00.0|19216.9M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:28:06  26022s] | -35.445|  -35.445|-3315.065|-3315.065|     0.05%|   0:00:00.0|19216.9M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:28:06  26022s] Starting generalSmallTnsOpt
[06/02 07:28:06  26022s] Ending generalSmallTnsOpt End
[06/02 07:28:06  26022s] | -35.446|  -35.446|-3315.065|-3315.065|     0.05%|   0:00:00.0|19216.9M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:28:06  26022s] +--------+---------+---------+---------+----------+------------+--------+---------------------+---------+----------------------------------------------------+
[06/02 07:28:06  26022s] 
[06/02 07:28:06  26022s] *** Finish Core Optimize Step (cpu=0:00:07.4 real=0:00:07.0 mem=19216.9M) ***
[06/02 07:28:06  26022s] 
[06/02 07:28:06  26022s] *** Finished Optimize Step Cumulative (cpu=0:00:07.4 real=0:00:07.0 mem=19216.9M) ***
[06/02 07:28:06  26022s] OptDebug: End of Optimizer WNS Pass 0: default* WNS -35.446 TNS -3315.065; reg2cgate* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS -922337203685477.625 TNS 0.000; all paths WNS -35.446 TNS -3315.065
[06/02 07:28:06  26022s] ** GigaOpt Optimizer WNS Slack -35.446 TNS Slack -3315.065 Density 0.05
[06/02 07:28:06  26022s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.17768.3
[06/02 07:28:08  26024s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:19216.9M
[06/02 07:28:08  26024s] OPERPROF:   Starting DPlace-Init at level 2, MEM:19216.9M
[06/02 07:28:08  26024s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:19216.9M
[06/02 07:28:14  26030s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:5.810, REAL:5.817, MEM:19216.9M
[06/02 07:28:14  26030s] OPERPROF:   Finished DPlace-Init at level 2, CPU:5.870, REAL:5.870, MEM:19216.9M
[06/02 07:28:14  26030s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:5.870, REAL:5.870, MEM:19216.9M
[06/02 07:28:14  26030s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.17768.12
[06/02 07:28:14  26030s] OPERPROF: Starting RefinePlace at level 1, MEM:19216.9M
[06/02 07:28:14  26030s] *** Starting refinePlace (7:13:51 mem=19216.9M) ***
[06/02 07:28:14  26030s] Total net bbox length = 1.306e+07 (6.372e+06 6.692e+06) (ext = 4.087e+06)
[06/02 07:28:15  26031s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/02 07:28:15  26031s] OPERPROF:   Starting CellHaloInit at level 2, MEM:19216.9M
[06/02 07:28:15  26031s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.003, MEM:19216.9M
[06/02 07:28:15  26031s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:19216.9M
[06/02 07:28:16  26032s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:19216.9M
[06/02 07:28:19  26035s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:3.130, REAL:3.133, MEM:19216.9M
[06/02 07:28:19  26035s] default core: bins with density > 0.750 =  0.02 % ( 238 / 1411340 )
[06/02 07:28:19  26035s] Density distribution unevenness ratio = 99.495%
[06/02 07:28:19  26035s] RPlace IncrNP Skipped
[06/02 07:28:19  26035s] [CPU] RefinePlace/IncrNP (cpu=0:00:03.9, real=0:00:04.0, mem=19216.9MB) @(7:13:52 - 7:13:55).
[06/02 07:28:19  26035s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:3.860, REAL:3.851, MEM:19216.9M
[06/02 07:28:19  26035s] OPERPROF:   Starting CellHaloInit at level 2, MEM:19216.9M
[06/02 07:28:19  26035s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.003, MEM:19216.9M
[06/02 07:28:19  26035s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:19216.9M
[06/02 07:28:19  26035s] Starting refinePlace ...
[06/02 07:28:23  26039s]   Spread Effort: high, standalone mode, useDDP on.
[06/02 07:28:23  26039s] [CPU] RefinePlace/preRPlace (cpu=0:00:04.1, real=0:00:04.0, mem=19216.9MB) @(7:13:55 - 7:14:00).
[06/02 07:28:23  26039s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/02 07:28:23  26039s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/02 07:28:23  26039s] 	Runtime: CPU: 0:00:04.2 REAL: 0:00:04.0 MEM: 19216.9MB
[06/02 07:28:23  26039s] Statistics of distance of Instance movement in refine placement:
[06/02 07:28:23  26039s]   maximum (X+Y) =         0.00 um
[06/02 07:28:23  26039s]   mean    (X+Y) =         0.00 um
[06/02 07:28:23  26039s] Summary Report:
[06/02 07:28:23  26039s] Instances move: 0 (out of 73930 movable)
[06/02 07:28:23  26039s] Instances flipped: 0
[06/02 07:28:23  26039s] Mean displacement: 0.00 um
[06/02 07:28:23  26039s] Max displacement: 0.00 um 
[06/02 07:28:23  26039s] Total instances moved : 0
[06/02 07:28:23  26039s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:4.180, REAL:4.148, MEM:19216.9M
[06/02 07:28:23  26039s] Total net bbox length = 1.306e+07 (6.372e+06 6.692e+06) (ext = 4.087e+06)
[06/02 07:28:23  26039s] Runtime: CPU: 0:00:08.8 REAL: 0:00:09.0 MEM: 19216.9MB
[06/02 07:28:23  26039s] [CPU] RefinePlace/total (cpu=0:00:08.8, real=0:00:09.0, mem=19216.9MB) @(7:13:51 - 7:14:00).
[06/02 07:28:23  26039s] *** Finished refinePlace (7:14:00 mem=19216.9M) ***
[06/02 07:28:23  26039s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.17768.12
[06/02 07:28:23  26039s] OPERPROF: Finished RefinePlace at level 1, CPU:8.860, REAL:8.821, MEM:19216.9M
[06/02 07:28:24  26041s] *** maximum move = 0.00 um ***
[06/02 07:28:24  26041s] *** Finished re-routing un-routed nets (19216.9M) ***
[06/02 07:28:25  26041s] OPERPROF: Starting DPlace-Init at level 1, MEM:19216.9M
[06/02 07:28:25  26041s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:19216.9M
[06/02 07:28:31  26047s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:5.910, REAL:5.915, MEM:19216.9M
[06/02 07:28:31  26047s] OPERPROF: Finished DPlace-Init at level 1, CPU:5.970, REAL:5.970, MEM:19216.9M
[06/02 07:28:48  26064s] 
[06/02 07:28:48  26064s] *** Finish Physical Update (cpu=0:00:42.0 real=0:00:42.0 mem=19227.7M) ***
[06/02 07:28:48  26064s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.17768.3
[06/02 07:28:48  26065s] ** GigaOpt Optimizer WNS Slack -35.446 TNS Slack -3315.065 Density 0.05
[06/02 07:28:48  26065s] Optimizer WNS Pass 1
[06/02 07:28:48  26065s] OptDebug: Start of Optimizer WNS Pass 1: default* WNS -35.446 TNS -3315.065; reg2cgate* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS -922337203685477.625 TNS 0.000; all paths WNS -35.446 TNS -3315.065
[06/02 07:28:48  26065s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:19227.7M
[06/02 07:28:48  26065s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:19227.7M
[06/02 07:28:50  26066s] Active Path Group: default 
[06/02 07:28:50  26066s] +--------+---------+---------+---------+----------+------------+--------+---------------------+---------+----------------------------------------------------+
[06/02 07:28:50  26066s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View      |Pathgroup|                     End Point                      |
[06/02 07:28:50  26066s] +--------+---------+---------+---------+----------+------------+--------+---------------------+---------+----------------------------------------------------+
[06/02 07:28:50  26066s] | -35.446|  -35.446|-3315.065|-3315.065|     0.05%|   0:00:00.0|19227.7M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:28:52  26068s] Starting generalSmallTnsOpt
[06/02 07:28:52  26068s] Ending generalSmallTnsOpt End
[06/02 07:28:52  26068s] | -35.446|  -35.446|-3315.065|-3315.065|     0.05%|   0:00:02.0|19227.7M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:28:52  26068s] +--------+---------+---------+---------+----------+------------+--------+---------------------+---------+----------------------------------------------------+
[06/02 07:28:52  26068s] 
[06/02 07:28:52  26068s] *** Finish Core Optimize Step (cpu=0:00:02.2 real=0:00:02.0 mem=19227.7M) ***
[06/02 07:28:52  26068s] 
[06/02 07:28:52  26068s] *** Finished Optimize Step Cumulative (cpu=0:00:02.3 real=0:00:02.0 mem=19227.7M) ***
[06/02 07:28:52  26068s] OptDebug: End of Optimizer WNS Pass 1: default* WNS -35.446 TNS -3315.065; reg2cgate* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS -922337203685477.625 TNS 0.000; all paths WNS -35.446 TNS -3315.065
[06/02 07:28:52  26068s] ** GigaOpt Optimizer WNS Slack -35.446 TNS Slack -3315.065 Density 0.05
[06/02 07:28:52  26068s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.17768.4
[06/02 07:28:54  26070s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:19227.7M
[06/02 07:28:54  26070s] OPERPROF:   Starting DPlace-Init at level 2, MEM:19227.7M
[06/02 07:28:54  26070s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:19227.7M
[06/02 07:29:00  26076s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:5.880, REAL:5.893, MEM:19227.7M
[06/02 07:29:00  26076s] OPERPROF:   Finished DPlace-Init at level 2, CPU:5.940, REAL:5.946, MEM:19227.7M
[06/02 07:29:00  26076s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:5.940, REAL:5.946, MEM:19227.7M
[06/02 07:29:00  26076s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.17768.13
[06/02 07:29:00  26076s] OPERPROF: Starting RefinePlace at level 1, MEM:19227.7M
[06/02 07:29:00  26076s] *** Starting refinePlace (7:14:37 mem=19227.7M) ***
[06/02 07:29:00  26076s] Total net bbox length = 1.306e+07 (6.372e+06 6.692e+06) (ext = 4.087e+06)
[06/02 07:29:01  26077s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/02 07:29:01  26077s] OPERPROF:   Starting CellHaloInit at level 2, MEM:19227.7M
[06/02 07:29:01  26077s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.003, MEM:19227.7M
[06/02 07:29:01  26077s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:19227.7M
[06/02 07:29:02  26078s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:19227.7M
[06/02 07:29:05  26081s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:3.150, REAL:3.147, MEM:19227.7M
[06/02 07:29:05  26081s] default core: bins with density > 0.750 =  0.02 % ( 238 / 1411340 )
[06/02 07:29:05  26081s] Density distribution unevenness ratio = 99.495%
[06/02 07:29:05  26081s] RPlace IncrNP Skipped
[06/02 07:29:05  26081s] [CPU] RefinePlace/IncrNP (cpu=0:00:03.9, real=0:00:04.0, mem=19227.7MB) @(7:14:38 - 7:14:41).
[06/02 07:29:05  26081s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:3.870, REAL:3.879, MEM:19227.7M
[06/02 07:29:05  26081s] OPERPROF:   Starting CellHaloInit at level 2, MEM:19227.7M
[06/02 07:29:05  26081s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.003, MEM:19227.7M
[06/02 07:29:05  26081s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:19227.7M
[06/02 07:29:05  26081s] Starting refinePlace ...
[06/02 07:29:09  26085s]   Spread Effort: high, standalone mode, useDDP on.
[06/02 07:29:09  26085s] [CPU] RefinePlace/preRPlace (cpu=0:00:04.1, real=0:00:04.0, mem=19227.7MB) @(7:14:42 - 7:14:46).
[06/02 07:29:09  26085s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/02 07:29:09  26085s] wireLenOptFixPriorityInst 0 inst fixed
[06/02 07:29:09  26085s] 
[06/02 07:29:09  26085s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[06/02 07:29:12  26088s] Move report: legalization moves 45 insts, mean move: 1.67 um, max move: 6.05 um
[06/02 07:29:12  26088s] 	Max move on inst (swerv/g60684): (9528.66, 7065.40) --> (9526.21, 7061.80)
[06/02 07:29:12  26088s] [CPU] RefinePlace/Legalization (cpu=0:00:03.0, real=0:00:03.0, mem=19227.7MB) @(7:14:46 - 7:14:49).
[06/02 07:29:12  26088s] Move report: Detail placement moves 45 insts, mean move: 1.67 um, max move: 6.05 um
[06/02 07:29:12  26088s] 	Max move on inst (swerv/g60684): (9528.66, 7065.40) --> (9526.21, 7061.80)
[06/02 07:29:12  26088s] 	Runtime: CPU: 0:00:07.2 REAL: 0:00:07.0 MEM: 19227.7MB
[06/02 07:29:12  26088s] Statistics of distance of Instance movement in refine placement:
[06/02 07:29:12  26088s]   maximum (X+Y) =         6.05 um
[06/02 07:29:12  26088s]   inst (swerv/g60684) with max move: (9528.66, 7065.4) -> (9526.21, 7061.8)
[06/02 07:29:12  26088s]   mean    (X+Y) =         1.67 um
[06/02 07:29:12  26088s] Summary Report:
[06/02 07:29:12  26088s] Instances move: 45 (out of 73930 movable)
[06/02 07:29:12  26088s] Instances flipped: 0
[06/02 07:29:12  26088s] Mean displacement: 1.67 um
[06/02 07:29:12  26088s] Max displacement: 6.05 um (Instance: swerv/g60684) (9528.66, 7065.4) -> (9526.21, 7061.8)
[06/02 07:29:12  26088s] 	Length: 2 sites, height: 1 rows, site name: CORE12T, cell type: C12T28SOI_LR_CNIVX8_P0
[06/02 07:29:12  26088s] Total instances moved : 45
[06/02 07:29:12  26088s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:7.200, REAL:7.203, MEM:19227.7M
[06/02 07:29:12  26088s] Total net bbox length = 1.306e+07 (6.372e+06 6.692e+06) (ext = 4.087e+06)
[06/02 07:29:12  26088s] Runtime: CPU: 0:00:11.9 REAL: 0:00:12.0 MEM: 19227.7MB
[06/02 07:29:12  26088s] [CPU] RefinePlace/total (cpu=0:00:11.9, real=0:00:12.0, mem=19227.7MB) @(7:14:37 - 7:14:49).
[06/02 07:29:12  26088s] *** Finished refinePlace (7:14:49 mem=19227.7M) ***
[06/02 07:29:12  26088s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.17768.13
[06/02 07:29:12  26088s] OPERPROF: Finished RefinePlace at level 1, CPU:11.910, REAL:11.922, MEM:19227.7M
[06/02 07:29:14  26090s] *** maximum move = 6.05 um ***
[06/02 07:29:14  26090s] *** Finished re-routing un-routed nets (19227.7M) ***
[06/02 07:29:14  26090s] OPERPROF: Starting DPlace-Init at level 1, MEM:19227.7M
[06/02 07:29:14  26090s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:19227.7M
[06/02 07:29:20  26096s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:5.880, REAL:5.882, MEM:19227.7M
[06/02 07:29:20  26096s] OPERPROF: Finished DPlace-Init at level 1, CPU:5.940, REAL:5.936, MEM:19227.7M
[06/02 07:29:37  26113s] 
[06/02 07:29:37  26113s] *** Finish Physical Update (cpu=0:00:44.9 real=0:00:45.0 mem=19227.7M) ***
[06/02 07:29:37  26113s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.17768.4
[06/02 07:29:37  26113s] ** GigaOpt Optimizer WNS Slack -35.446 TNS Slack -3315.065 Density 0.05
[06/02 07:29:37  26113s] **** Begin NDR-Layer Usage Statistics ****
[06/02 07:29:37  26113s] Layer 3 has 2 constrained nets 
[06/02 07:29:37  26113s] Layer 7 has 18 constrained nets 
[06/02 07:29:37  26113s] **** End NDR-Layer Usage Statistics ****
[06/02 07:29:37  26113s] 
[06/02 07:29:37  26113s] *** Finish post-CTS Setup Fixing (cpu=0:01:40 real=0:01:40 mem=19227.7M) ***
[06/02 07:29:37  26113s] 
[06/02 07:29:37  26113s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.17768.5
[06/02 07:29:39  26115s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.17768.15
[06/02 07:29:39  26115s] *** SetupOpt [finish] : cpu/real = 0:02:23.7/0:02:23.6 (1.0), totSession cpu/real = 7:15:15.3/17:21:13.6 (0.4), mem = 19192.6M
[06/02 07:29:39  26115s] End: GigaOpt Optimization in WNS mode
[06/02 07:29:39  26115s] Deleting Lib Analyzer.
[06/02 07:29:39  26115s] Begin: GigaOpt Optimization in TNS mode
[06/02 07:29:39  26115s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[06/02 07:29:39  26115s] Info: 1416 io nets excluded
[06/02 07:29:39  26115s] Info: 2 clock nets excluded from IPO operation.
[06/02 07:29:39  26115s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 7:15:15.6/17:21:13.9 (0.4), mem = 19100.6M
[06/02 07:29:39  26115s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.17768.16
[06/02 07:29:39  26115s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/02 07:29:39  26115s] ### Creating PhyDesignMc. totSessionCpu=7:15:16 mem=19100.6M
[06/02 07:29:39  26115s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/02 07:29:39  26115s] OPERPROF: Starting DPlace-Init at level 1, MEM:19100.6M
[06/02 07:29:39  26115s] #spOpts: N=28 autoPA advPA mergeVia=F 
[06/02 07:29:39  26115s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:19100.6M
[06/02 07:29:45  26121s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:5.910, REAL:5.917, MEM:19100.6M
[06/02 07:29:45  26121s] [CPU] DPlace-Init (cpu=0:00:06.0, real=0:00:06.0, mem=19100.6MB).
[06/02 07:29:45  26121s] OPERPROF: Finished DPlace-Init at level 1, CPU:5.970, REAL:5.973, MEM:19100.6M
[06/02 07:30:02  26139s] ### Creating PhyDesignMc, finished. totSessionCpu=7:15:39 mem=19122.1M
[06/02 07:30:16  26152s] 
[06/02 07:30:16  26152s] Creating Lib Analyzer ...
[06/02 07:30:16  26152s] Total number of usable buffers from Lib Analyzer: 20 ( C12T28SOI_LR_BFX8_P0 C12T28SOI_LR_CNBFX7_P4 C12T28SOI_LR_CNBFX7_P0 C12T28SOI_LR_CNBFX15_P4 C12T28SOI_LR_CNBFX15_P0 C12T28SOI_LR_BFX21_P0 C12T28SOI_LR_CNBFX22_P0 C12T28SOI_LR_BFX33_P0 C12T28SOI_LR_CNBFX30_P0 C12T28SOI_LR_CNBFX38_P0 C12T28SOI_LR_BFX50_P0 C12T28SOI_LR_CNBFX44_P0 C12T28SOI_LR_CNBFX52_P0 C12T28SOI_LR_BFX67_P0 C12T28SOI_LR_CNBFX59_P0 C12T28SOI_LR_CNBFX70_P0 C12T28SOI_LR_BFX100_P0 C12T28SOI_LR_CNBFX94_P0 C12T28SOI_LR_BFX134_P0 C12T28SOI_LR_CNBFX133_P0)
[06/02 07:30:16  26152s] Total number of usable inverters from Lib Analyzer: 20 ( C12T28SOI_LR_CNIVX8_P4 C12T28SOI_LR_CNIVX8_P0 C12T28SOI_LR_CNIVX5_P0 C12T28SOI_LR_IVX17_P0 C12T28SOI_LR_CNIVX16_P0 C12T28SOI_LR_CNIVX23_P4 C12T28SOI_LR_CNIVX23_P0 C12T28SOI_LR_CNIVX31_P0 C12T28SOI_LR_CNIVX39_P4 C12T28SOI_LR_CNIVX39_P0 C12T28SOI_LR_CNIVX47_P0 C12T28SOI_LR_IVX58_P0 C12T28SOI_LR_CNIVX55_P0 C12T28SOI_LR_CNIVX61_P0 C12T28SOI_LR_IVX75_P0 C12T28SOI_LR_CNIVX70_P0 C12T28SOI_LR_IVX100_P0 C12T28SOI_LR_CNIVX94_P0 C12T28SOI_LR_IVX134_P0 C12T28SOI_LR_CNIVX133_P0)
[06/02 07:30:16  26152s] Total number of usable delay cells from Lib Analyzer: 20 ( C12T28SOI_LR_DLYHFM4X7_P4 C12T28SOI_LR_DLYHFM4X7_P16 C12T28SOI_LR_DLYHFM4X7_P10 C12T28SOI_LR_DLYHFM4X7_P0 C12T28SOI_LR_DLYHFM4X15_P4 C12T28SOI_LR_DLYHFM4X15_P16 C12T28SOI_LR_DLYHFM4X15_P10 C12T28SOI_LR_DLYHFM4X15_P0 C12T28SOI_LR_DLYHFM8X7_P4 C12T28SOI_LR_DLYHFM8X7_P16 C12T28SOI_LR_DLYHFM8X7_P10 C12T28SOI_LR_DLYHFM8X7_P0 C12T28SOI_LR_DLYHFM8X15_P4 C12T28SOI_LR_DLYHFM8X15_P16 C12T28SOI_LR_DLYHFM8X15_P10 C12T28SOI_LR_DLYHFM8X15_P0 C12T28SOI_LR_DLYHFM8X54_P4 C12T28SOI_LR_DLYHFM8X54_P16 C12T28SOI_LR_DLYHFM8X54_P10 C12T28SOI_LR_DLYHFM8X54_P0)
[06/02 07:30:16  26152s] 
[06/02 07:30:16  26153s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=7:15:53 mem=19122.1M
[06/02 07:30:16  26153s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=7:15:53 mem=19122.1M
[06/02 07:30:16  26153s] Creating Lib Analyzer, finished. 
[06/02 07:30:16  26153s] 
[06/02 07:30:16  26153s] #optDebug: {2, 1.000, 0.8500} {3, 0.810, 0.8500} {4, 0.620, 0.8500} {5, 0.430, 0.8500} {6, 0.051, 0.8500} {7, 0.051, 0.8500} {8, 0.003, 0.8500} {9, 0.003, 0.8500} 
[06/02 07:30:16  26153s] ### Creating LA Mngr. totSessionCpu=7:15:53 mem=19122.1M
[06/02 07:30:16  26153s] ### Creating LA Mngr, finished. totSessionCpu=7:15:53 mem=19122.1M
[06/02 07:30:19  26156s] *info: 1416 io nets excluded
[06/02 07:30:19  26156s] *info: 2 clock nets excluded
[06/02 07:30:19  26156s] *info: 6 special nets excluded.
[06/02 07:30:19  26156s] *info: 1311 multi-driver nets excluded.
[06/02 07:30:19  26156s] *info: 27543 no-driver nets excluded.
[06/02 07:30:21  26157s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.17768.6
[06/02 07:30:21  26157s] PathGroup :  reg2cgate  TargetSlack : 0.008 
[06/02 07:30:21  26157s] PathGroup :  reg2reg  TargetSlack : 0.008 
[06/02 07:30:21  26157s] ** GigaOpt Optimizer WNS Slack -35.446 TNS Slack -3315.065 Density 0.05
[06/02 07:30:21  26157s] Optimizer TNS Opt
[06/02 07:30:21  26157s] OptDebug: Start of Optimizer TNS Pass: default* WNS -35.446 TNS -3315.065; reg2cgate* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS -922337203685477.625 TNS 0.000; all paths WNS -35.446 TNS -3315.065
[06/02 07:30:21  26157s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:19141.2M
[06/02 07:30:21  26157s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.003, MEM:19141.2M
[06/02 07:30:22  26159s] 
[06/02 07:30:22  26159s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=19157.2M) ***
[06/02 07:30:22  26159s] OptDebug: End of Optimizer TNS Pass: default* WNS -35.446 TNS -3315.065; reg2cgate* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS -922337203685477.625 TNS 0.000; all paths WNS -35.446 TNS -3315.065
[06/02 07:30:22  26159s] **** Begin NDR-Layer Usage Statistics ****
[06/02 07:30:22  26159s] Layer 3 has 2 constrained nets 
[06/02 07:30:22  26159s] Layer 7 has 18 constrained nets 
[06/02 07:30:22  26159s] **** End NDR-Layer Usage Statistics ****
[06/02 07:30:22  26159s] 
[06/02 07:30:22  26159s] *** Finish post-CTS Setup Fixing (cpu=0:00:01.7 real=0:00:01.0 mem=19157.2M) ***
[06/02 07:30:22  26159s] 
[06/02 07:30:22  26159s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.17768.6
[06/02 07:30:24  26160s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.17768.16
[06/02 07:30:24  26160s] *** SetupOpt [finish] : cpu/real = 0:00:44.8/0:00:44.8 (1.0), totSession cpu/real = 7:16:00.4/17:21:58.7 (0.4), mem = 19122.1M
[06/02 07:30:24  26160s] End: GigaOpt Optimization in TNS mode
[06/02 07:30:24  26160s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[06/02 07:30:24  26160s] Info: 1416 io nets excluded
[06/02 07:30:24  26160s] Info: 2 clock nets excluded from IPO operation.
[06/02 07:30:24  26160s] ### Creating LA Mngr. totSessionCpu=7:16:01 mem=19101.1M
[06/02 07:30:24  26160s] ### Creating LA Mngr, finished. totSessionCpu=7:16:01 mem=19101.1M
[06/02 07:30:24  26160s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/02 07:30:24  26160s] ### Creating PhyDesignMc. totSessionCpu=7:16:01 mem=19120.2M
[06/02 07:30:24  26160s] OPERPROF: Starting DPlace-Init at level 1, MEM:19120.2M
[06/02 07:30:24  26160s] #spOpts: N=28 autoPA advPA mergeVia=F 
[06/02 07:30:24  26160s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:19120.2M
[06/02 07:30:30  26166s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:5.820, REAL:5.827, MEM:19120.2M
[06/02 07:30:30  26166s] [CPU] DPlace-Init (cpu=0:00:05.9, real=0:00:06.0, mem=19120.2MB).
[06/02 07:30:30  26166s] OPERPROF: Finished DPlace-Init at level 1, CPU:5.880, REAL:5.882, MEM:19120.2M
[06/02 07:30:49  26185s] ### Creating PhyDesignMc, finished. totSessionCpu=7:16:25 mem=19141.7M
[06/02 07:30:49  26185s] Begin: Area Reclaim Optimization
[06/02 07:30:49  26185s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 7:16:25.5/17:22:23.8 (0.4), mem = 19141.7M
[06/02 07:30:49  26185s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.17768.17
[06/02 07:31:02  26199s] 
[06/02 07:31:02  26199s] #optDebug: {2, 1.000, 0.8500} {3, 0.810, 0.8500} {4, 0.620, 0.8500} {5, 0.430, 0.8500} {6, 0.051, 0.4519} {7, 0.051, 0.4519} {8, 0.003, 0.4032} {9, 0.003, 0.4032} 
[06/02 07:31:02  26199s] ### Creating LA Mngr. totSessionCpu=7:16:39 mem=19141.7M
[06/02 07:31:02  26199s] ### Creating LA Mngr, finished. totSessionCpu=7:16:39 mem=19141.7M
[06/02 07:31:03  26199s] Usable buffer cells for single buffer setup transform:
[06/02 07:31:03  26199s] C12T28SOI_LR_BFX8_P0 C12T28SOI_LR_CNBFX7_P4 C12T28SOI_LR_CNBFX7_P0 C12T28SOI_LR_CNBFX15_P4 C12T28SOI_LR_CNBFX15_P0 C12T28SOI_LR_BFX21_P0 C12T28SOI_LR_CNBFX22_P0 C12T28SOI_LR_BFX33_P0 C12T28SOI_LR_CNBFX30_P0 C12T28SOI_LR_CNBFX38_P0 C12T28SOI_LR_BFX50_P0 C12T28SOI_LR_CNBFX44_P0 C12T28SOI_LR_CNBFX52_P0 C12T28SOI_LR_BFX67_P0 C12T28SOI_LR_CNBFX59_P0 C12T28SOI_LR_CNBFX70_P0 C12T28SOI_LR_BFX100_P0 C12T28SOI_LR_CNBFX94_P0 C12T28SOI_LR_BFX134_P0 C12T28SOI_LR_CNBFX133_P0 
[06/02 07:31:03  26199s] Number of usable buffer cells above: 20
[06/02 07:31:03  26199s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:19141.7M
[06/02 07:31:03  26199s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:19141.7M
[06/02 07:31:06  26202s] Reclaim Optimization WNS Slack -35.446  TNS Slack -3315.065 Density 0.05
[06/02 07:31:06  26202s] +----------+---------+--------+---------+------------+--------+
[06/02 07:31:06  26202s] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[06/02 07:31:06  26202s] +----------+---------+--------+---------+------------+--------+
[06/02 07:31:06  26202s] |     0.05%|        -| -35.446|-3315.065|   0:00:00.0|19141.7M|
[06/02 07:31:10  26207s] |     0.05%|        1| -35.445|-3315.065|   0:00:04.0|19179.9M|
[06/02 07:31:10  26207s] #optDebug: <stH: 1.2000 MiSeL: 23.0540>
[06/02 07:31:10  26207s] |     0.05%|        0| -35.445|-3315.065|   0:00:00.0|19179.9M|
[06/02 07:31:12  26209s] |     0.05%|       14| -35.446|-3314.898|   0:00:02.0|19179.9M|
[06/02 07:31:15  26211s] |     0.05%|      158| -35.446|-3315.320|   0:00:03.0|19179.9M|
[06/02 07:31:15  26212s] |     0.05%|       73| -35.446|-3315.306|   0:00:00.0|19179.9M|
[06/02 07:31:16  26212s] |     0.05%|       71| -35.446|-3315.306|   0:00:01.0|19179.9M|
[06/02 07:31:17  26213s] |     0.05%|       71| -35.446|-3315.306|   0:00:01.0|19179.9M|
[06/02 07:31:17  26214s] |     0.05%|       70| -35.446|-3315.306|   0:00:00.0|19179.9M|
[06/02 07:31:17  26214s] #optDebug: <stH: 1.2000 MiSeL: 23.0540>
[06/02 07:31:18  26214s] |     0.05%|        0| -35.446|-3315.306|   0:00:01.0|19179.9M|
[06/02 07:31:18  26214s] +----------+---------+--------+---------+------------+--------+
[06/02 07:31:18  26214s] Reclaim Optimization End WNS Slack -35.446  TNS Slack -3315.306 Density 0.05
[06/02 07:31:18  26214s] 
[06/02 07:31:18  26214s] ** Summary: Restruct = 1 Buffer Deletion = 12 Declone = 3 Resize = 72 **
[06/02 07:31:18  26214s] --------------------------------------------------------------
[06/02 07:31:18  26214s] |                                   | Total     | Sequential |
[06/02 07:31:18  26214s] --------------------------------------------------------------
[06/02 07:31:18  26214s] | Num insts resized                 |      67  |       0    |
[06/02 07:31:18  26214s] | Num insts undone                  |     371  |       0    |
[06/02 07:31:18  26214s] | Num insts Downsized               |      67  |       0    |
[06/02 07:31:18  26214s] | Num insts Samesized               |       0  |       0    |
[06/02 07:31:18  26214s] | Num insts Upsized                 |       0  |       0    |
[06/02 07:31:18  26214s] | Num multiple commits+uncommits    |       5  |       -    |
[06/02 07:31:18  26214s] --------------------------------------------------------------
[06/02 07:31:18  26214s] **** Begin NDR-Layer Usage Statistics ****
[06/02 07:31:18  26214s] Layer 3 has 2 constrained nets 
[06/02 07:31:18  26214s] Layer 7 has 18 constrained nets 
[06/02 07:31:18  26214s] **** End NDR-Layer Usage Statistics ****
[06/02 07:31:18  26214s] End: Core Area Reclaim Optimization (cpu = 0:00:29.0) (real = 0:00:29.0) **
[06/02 07:31:20  26216s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:19195.9M
[06/02 07:31:20  26216s] OPERPROF:   Starting DPlace-Init at level 2, MEM:19195.9M
[06/02 07:31:20  26216s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:19195.9M
[06/02 07:31:26  26222s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:5.840, REAL:5.806, MEM:19195.9M
[06/02 07:31:26  26222s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:19195.9M
[06/02 07:31:26  26222s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.010, REAL:0.003, MEM:19195.9M
[06/02 07:31:26  26222s] OPERPROF:   Finished DPlace-Init at level 2, CPU:5.900, REAL:5.861, MEM:19195.9M
[06/02 07:31:26  26222s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:5.900, REAL:5.862, MEM:19195.9M
[06/02 07:31:26  26222s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.17768.14
[06/02 07:31:26  26222s] OPERPROF: Starting RefinePlace at level 1, MEM:19195.9M
[06/02 07:31:26  26222s] *** Starting refinePlace (7:17:02 mem=19195.9M) ***
[06/02 07:31:26  26222s] Total net bbox length = 1.306e+07 (6.372e+06 6.693e+06) (ext = 4.087e+06)
[06/02 07:31:26  26223s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/02 07:31:26  26223s] OPERPROF:   Starting CellHaloInit at level 2, MEM:19195.9M
[06/02 07:31:26  26223s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.003, MEM:19195.9M
[06/02 07:31:26  26223s] OPERPROF:   Starting CellHaloInit at level 2, MEM:19195.9M
[06/02 07:31:26  26223s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.003, MEM:19195.9M
[06/02 07:31:26  26223s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:19195.9M
[06/02 07:31:26  26223s] Starting refinePlace ...
[06/02 07:31:27  26223s] 
[06/02 07:31:27  26223s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[06/02 07:31:29  26226s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/02 07:31:29  26226s] [CPU] RefinePlace/Legalization (cpu=0:00:03.0, real=0:00:03.0, mem=19195.9MB) @(7:17:03 - 7:17:06).
[06/02 07:31:29  26226s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/02 07:31:29  26226s] 	Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 19195.9MB
[06/02 07:31:29  26226s] Statistics of distance of Instance movement in refine placement:
[06/02 07:31:29  26226s]   maximum (X+Y) =         0.00 um
[06/02 07:31:29  26226s]   mean    (X+Y) =         0.00 um
[06/02 07:31:29  26226s] Summary Report:
[06/02 07:31:29  26226s] Instances move: 0 (out of 73914 movable)
[06/02 07:31:29  26226s] Instances flipped: 0
[06/02 07:31:29  26226s] Mean displacement: 0.00 um
[06/02 07:31:29  26226s] Max displacement: 0.00 um 
[06/02 07:31:29  26226s] Total instances moved : 0
[06/02 07:31:30  26226s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.080, REAL:3.077, MEM:19195.9M
[06/02 07:31:30  26226s] Total net bbox length = 1.306e+07 (6.372e+06 6.693e+06) (ext = 4.087e+06)
[06/02 07:31:30  26226s] Runtime: CPU: 0:00:03.9 REAL: 0:00:03.0 MEM: 19195.9MB
[06/02 07:31:30  26226s] [CPU] RefinePlace/total (cpu=0:00:03.9, real=0:00:03.0, mem=19195.9MB) @(7:17:02 - 7:17:06).
[06/02 07:31:30  26226s] *** Finished refinePlace (7:17:06 mem=19195.9M) ***
[06/02 07:31:30  26226s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.17768.14
[06/02 07:31:30  26226s] OPERPROF: Finished RefinePlace at level 1, CPU:3.900, REAL:3.901, MEM:19195.9M
[06/02 07:31:31  26227s] *** maximum move = 0.00 um ***
[06/02 07:31:31  26227s] *** Finished re-routing un-routed nets (19195.9M) ***
[06/02 07:31:31  26228s] OPERPROF: Starting DPlace-Init at level 1, MEM:19195.9M
[06/02 07:31:31  26228s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:19195.9M
[06/02 07:31:37  26234s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:5.890, REAL:5.897, MEM:19195.9M
[06/02 07:31:37  26234s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:19195.9M
[06/02 07:31:37  26234s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.010, REAL:0.003, MEM:19195.9M
[06/02 07:31:37  26234s] OPERPROF: Finished DPlace-Init at level 1, CPU:5.950, REAL:5.953, MEM:19195.9M
[06/02 07:31:55  26251s] 
[06/02 07:31:55  26251s] *** Finish Physical Update (cpu=0:00:37.2 real=0:00:37.0 mem=19195.9M) ***
[06/02 07:31:55  26251s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.17768.17
[06/02 07:31:55  26251s] *** AreaOpt [finish] : cpu/real = 0:01:06.2/0:01:06.2 (1.0), totSession cpu/real = 7:17:31.7/17:23:30.0 (0.4), mem = 19195.9M
[06/02 07:31:56  26253s] End: Area Reclaim Optimization (cpu=0:01:07, real=0:01:07, mem=19097.81M, totSessionCpu=7:17:33).
[06/02 07:31:57  26253s] All LLGs are deleted
[06/02 07:31:57  26253s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:19097.8M
[06/02 07:31:57  26253s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.016, MEM:14361.2M
[06/02 07:31:57  26253s] ### Creating LA Mngr. totSessionCpu=7:17:33 mem=14361.2M
[06/02 07:31:57  26253s] ### Creating LA Mngr, finished. totSessionCpu=7:17:33 mem=14361.2M
[06/02 07:31:57  26253s] [PSP]    Started Early Global Route kernel ( Curr Mem: 14361.16 MB )
[06/02 07:31:57  26253s] (I)       Started Loading and Dumping File ( Curr Mem: 14361.16 MB )
[06/02 07:31:57  26253s] (I)       Reading DB...
[06/02 07:31:57  26253s] (I)       Read data from FE... (mem=14361.2M)
[06/02 07:31:57  26253s] (I)       Read nodes and places... (mem=14361.2M)
[06/02 07:31:57  26253s] (I)       Done Read nodes and places (cpu=0.060s, mem=14393.0M)
[06/02 07:31:57  26253s] (I)       Read nets... (mem=14393.0M)
[06/02 07:31:57  26253s] (I)       Done Read nets (cpu=0.180s, mem=14427.0M)
[06/02 07:31:57  26253s] (I)       Done Read data from FE (cpu=0.240s, mem=14427.0M)
[06/02 07:31:57  26253s] (I)       before initializing RouteDB syMemory usage = 14427.0 MB
[06/02 07:31:57  26253s] (I)       Honor MSV route constraint: false
[06/02 07:31:57  26253s] (I)       Maximum routing layer  : 9
[06/02 07:31:57  26253s] (I)       Minimum routing layer  : 2
[06/02 07:31:57  26253s] (I)       Supply scale factor H  : 1.00
[06/02 07:31:57  26253s] (I)       Supply scale factor V  : 1.00
[06/02 07:31:57  26253s] (I)       Tracks used by clock wire: 0
[06/02 07:31:57  26253s] (I)       Reverse direction      : 
[06/02 07:31:57  26253s] (I)       Honor partition pin guides: true
[06/02 07:31:57  26253s] (I)       Route selected nets only: false
[06/02 07:31:57  26253s] (I)       Route secondary PG pins: false
[06/02 07:31:57  26253s] (I)       Second PG max fanout   : 2147483647
[06/02 07:31:57  26253s] (I)       Apply function for special wires: true
[06/02 07:31:57  26253s] (I)       Layer by layer blockage reading: true
[06/02 07:31:57  26253s] (I)       Offset calculation fix : true
[06/02 07:31:57  26253s] (I)       Route stripe layer range: 
[06/02 07:31:57  26253s] (I)       Honor partition fences : 
[06/02 07:31:57  26253s] (I)       Honor partition pin    : 
[06/02 07:31:57  26253s] (I)       Honor partition fences with feedthrough: 
[06/02 07:31:57  26253s] (I)       Counted 265475 PG shapes. We will not process PG shapes layer by layer.
[06/02 07:31:57  26253s] (I)       build grid graph
[06/02 07:31:57  26253s] (I)       build grid graph start
[06/02 07:31:57  26253s] [NR-eGR] Track table information for default rule: 
[06/02 07:31:57  26253s] [NR-eGR] M1 has no routable track
[06/02 07:31:57  26253s] [NR-eGR] M2 has single uniform track structure
[06/02 07:31:57  26253s] [NR-eGR] M3 has single uniform track structure
[06/02 07:31:57  26253s] [NR-eGR] M4 has single uniform track structure
[06/02 07:31:57  26253s] [NR-eGR] M5 has single uniform track structure
[06/02 07:31:57  26253s] [NR-eGR] M6 has single uniform track structure
[06/02 07:31:57  26253s] [NR-eGR] IA has single uniform track structure
[06/02 07:31:57  26253s] [NR-eGR] IB has single uniform track structure
[06/02 07:31:57  26253s] [NR-eGR] LB has single uniform track structure
[06/02 07:31:57  26253s] (I)       build grid graph end
[06/02 07:31:57  26253s] (I)       ===========================================================================
[06/02 07:31:57  26253s] (I)       == Report All Rule Vias ==
[06/02 07:31:57  26253s] (I)       ===========================================================================
[06/02 07:31:57  26253s] (I)        Via Rule : (Default)
[06/02 07:31:57  26253s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/02 07:31:57  26253s] (I)       ---------------------------------------------------------------------------
[06/02 07:31:57  26253s] (I)        1    3 : CDS_V12_1x1_VH            315 : CDS_V12_BAR_SHIFTED_V_NORTH
[06/02 07:31:57  26253s] (I)        2   40 : CDS_V23_1x1_HV            319 : CDS_V23_BAR_SHIFTED_V_NORTH
[06/02 07:31:57  26253s] (I)        3   95 : CDS_V34_1x1_VH            323 : CDS_V34_BAR_SHIFTED_V_NORTH
[06/02 07:31:57  26253s] (I)        4  156 : CDS_V45_1x1_HV            327 : CDS_V45_BAR_SHIFTED_V_NORTH
[06/02 07:31:57  26253s] (I)        5  211 : CDS_V56_1x1_VH            329 : CDS_V56_BAR_SHIFTED_H_EAST
[06/02 07:31:57  26253s] (I)        6  271 : CDS_V67_1x1_HH            285 : CDS_V67_2x1_DFM_CENTER   
[06/02 07:31:57  26253s] (I)        7  291 : CDS_V78_1x1_HV            647 : NR_VIA7_2x1_HV_VN        
[06/02 07:31:57  26253s] (I)        8  298 : CDS_V89_1x1_VH            651 : NR_VIA8_2x1_VH_V         
[06/02 07:31:57  26253s] (I)        9    0 : ---                         0 : ---                      
[06/02 07:31:57  26253s] (I)       ===========================================================================
[06/02 07:31:57  26253s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 14427.03 MB )
[06/02 07:31:57  26253s] (I)       Num PG vias on layer 1 : 0
[06/02 07:31:57  26253s] (I)       Num PG vias on layer 2 : 0
[06/02 07:31:57  26253s] (I)       Num PG vias on layer 3 : 0
[06/02 07:31:57  26253s] (I)       Num PG vias on layer 4 : 0
[06/02 07:31:57  26253s] (I)       Num PG vias on layer 5 : 0
[06/02 07:31:57  26253s] (I)       Num PG vias on layer 6 : 0
[06/02 07:31:57  26253s] (I)       Num PG vias on layer 7 : 0
[06/02 07:31:57  26253s] (I)       Num PG vias on layer 8 : 0
[06/02 07:31:57  26253s] (I)       Num PG vias on layer 9 : 0
[06/02 07:31:57  26253s] [NR-eGR] Read 339468 PG shapes
[06/02 07:31:57  26253s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 14427.03 MB )
[06/02 07:31:57  26253s] [NR-eGR] #Routing Blockages  : 0
[06/02 07:31:57  26253s] [NR-eGR] #Instance Blockages : 422576
[06/02 07:31:57  26253s] [NR-eGR] #PG Blockages       : 339468
[06/02 07:31:57  26253s] [NR-eGR] #Bump Blockages     : 0
[06/02 07:31:57  26253s] [NR-eGR] #Boundary Blockages : 0
[06/02 07:31:57  26253s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[06/02 07:31:57  26253s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/02 07:31:57  26253s] (I)       readDataFromPlaceDB
[06/02 07:31:57  26253s] (I)       Read net information..
[06/02 07:31:57  26253s] [NR-eGR] Read numTotalNets=78599  numIgnoredNets=0
[06/02 07:31:57  26253s] (I)       Read testcase time = 0.030 seconds
[06/02 07:31:57  26253s] 
[06/02 07:31:57  26253s] (I)       early_global_route_priority property id does not exist.
[06/02 07:31:57  26253s] (I)       Start initializing grid graph
[06/02 07:31:57  26253s] (I)       !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
[06/02 07:31:57  26253s] (I)       GridGraph is too big, grid merging is triggered
[06/02 07:31:57  26253s] (I)       Orig grid = 12051 x 12051
[06/02 07:31:57  26253s] (I)       New grid = 6026 x 6026
[06/02 07:31:57  26253s] (I)       !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
[06/02 07:31:58  26254s] (I)       End initializing grid graph
[06/02 07:31:58  26254s] (I)       Model blockages into capacity
[06/02 07:31:58  26254s] (I)       Read Num Blocks=762296  Num Prerouted Wires=0  Num CS=0
[06/02 07:31:58  26254s] (I)       Started Modeling ( Curr Mem: 14440.23 MB )
[06/02 07:31:58  26254s] (I)       Started Modeling Layer 1 ( Curr Mem: 14440.23 MB )
[06/02 07:31:58  26254s] (I)       Started Modeling Layer 2 ( Curr Mem: 14440.23 MB )
[06/02 07:32:06  26262s] (I)       Layer 1 (H) : #blockages 254525 : #preroutes 0
[06/02 07:32:06  26262s] (I)       Finished Modeling Layer 2 ( CPU: 7.66 sec, Real: 7.66 sec, Curr Mem: 16426.23 MB )
[06/02 07:32:06  26262s] (I)       Started Modeling Layer 3 ( Curr Mem: 16426.23 MB )
[06/02 07:32:14  26270s] (I)       Layer 2 (V) : #blockages 62886 : #preroutes 0
[06/02 07:32:14  26270s] (I)       Finished Modeling Layer 3 ( CPU: 7.89 sec, Real: 7.90 sec, Curr Mem: 16426.23 MB )
[06/02 07:32:14  26270s] (I)       Started Modeling Layer 4 ( Curr Mem: 16390.23 MB )
[06/02 07:32:18  26275s] (I)       Layer 3 (H) : #blockages 48465 : #preroutes 0
[06/02 07:32:18  26275s] (I)       Finished Modeling Layer 4 ( CPU: 4.49 sec, Real: 4.49 sec, Curr Mem: 16390.23 MB )
[06/02 07:32:18  26275s] (I)       Started Modeling Layer 5 ( Curr Mem: 16350.23 MB )
[06/02 07:32:26  26282s] (I)       Layer 4 (V) : #blockages 257930 : #preroutes 0
[06/02 07:32:26  26282s] (I)       Finished Modeling Layer 5 ( CPU: 7.90 sec, Real: 7.86 sec, Curr Mem: 16350.23 MB )
[06/02 07:32:26  26283s] (I)       Started Modeling Layer 6 ( Curr Mem: 16320.23 MB )
[06/02 07:32:31  26287s] (I)       Layer 5 (H) : #blockages 23850 : #preroutes 0
[06/02 07:32:31  26287s] (I)       Finished Modeling Layer 6 ( CPU: 4.49 sec, Real: 4.49 sec, Curr Mem: 16320.23 MB )
[06/02 07:32:31  26287s] (I)       Started Modeling Layer 7 ( Curr Mem: 16290.23 MB )
[06/02 07:32:31  26288s] (I)       Layer 6 (H) : #blockages 87841 : #preroutes 0
[06/02 07:32:31  26288s] (I)       Finished Modeling Layer 7 ( CPU: 0.63 sec, Real: 0.63 sec, Curr Mem: 16290.23 MB )
[06/02 07:32:31  26288s] (I)       Started Modeling Layer 8 ( Curr Mem: 16290.23 MB )
[06/02 07:32:34  26290s] (I)       Layer 7 (V) : #blockages 23260 : #preroutes 0
[06/02 07:32:34  26290s] (I)       Finished Modeling Layer 8 ( CPU: 2.24 sec, Real: 2.25 sec, Curr Mem: 16290.23 MB )
[06/02 07:32:34  26290s] (I)       Started Modeling Layer 9 ( Curr Mem: 16290.23 MB )
[06/02 07:32:34  26290s] (I)       Layer 8 (H) : #blockages 3539 : #preroutes 0
[06/02 07:32:34  26290s] (I)       Finished Modeling Layer 9 ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 16290.23 MB )
[06/02 07:32:34  26290s] (I)       Finished Modeling ( CPU: 35.69 sec, Real: 35.66 sec, Curr Mem: 16290.23 MB )
[06/02 07:32:34  26291s] (I)       Number of ignored nets = 0
[06/02 07:32:34  26291s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/02 07:32:34  26291s] (I)       Number of clock nets = 2.  Ignored: No
[06/02 07:32:34  26291s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/02 07:32:34  26291s] (I)       Number of special nets = 0.  Ignored: Yes
[06/02 07:32:34  26291s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/02 07:32:34  26291s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/02 07:32:34  26291s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/02 07:32:34  26291s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/02 07:32:34  26291s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/02 07:32:34  26291s] (I)       Before initializing earlyGlobalRoute syMemory usage = 16290.2 MB
[06/02 07:32:34  26291s] (I)       Ndr track 0 does not exist
[06/02 07:32:34  26291s] (I)       Ndr track 0 does not exist
[06/02 07:32:34  26291s] (I)       Layer1  viaCost=100.00
[06/02 07:32:34  26291s] (I)       Layer2  viaCost=100.00
[06/02 07:32:34  26291s] (I)       Layer3  viaCost=100.00
[06/02 07:32:34  26291s] (I)       Layer4  viaCost=100.00
[06/02 07:32:34  26291s] (I)       Layer5  viaCost=100.00
[06/02 07:32:34  26291s] (I)       Layer6  viaCost=400.00
[06/02 07:32:34  26291s] (I)       Layer7  viaCost=100.00
[06/02 07:32:34  26291s] (I)       Layer8  viaCost=400.00
[06/02 07:32:35  26291s] (I)       ---------------------Grid Graph Info--------------------
[06/02 07:32:35  26291s] (I)       Routing area        : (0, 0) - (14461600, 14461600)
[06/02 07:32:35  26291s] (I)       Core area           : (115008, 115000) - (14346592, 14345800)
[06/02 07:32:35  26291s] (I)       Site width          :   136  (dbu)
[06/02 07:32:35  26291s] (I)       Row height          :  1200  (dbu)
[06/02 07:32:35  26291s] (I)       GCell width         :  2400  (dbu)
[06/02 07:32:35  26291s] (I)       GCell height        :  2400  (dbu)
[06/02 07:32:35  26291s] (I)       Grid                :  6026  6026     9
[06/02 07:32:35  26291s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9
[06/02 07:32:35  26291s] (I)       Vertical capacity   :     0     0  2400     0  2400     0     0  2400     0
[06/02 07:32:35  26291s] (I)       Horizontal capacity :     0  2400     0  2400     0  2400  2400     0  2400
[06/02 07:32:35  26291s] (I)       Default wire width  :    50    50    50    50    50    50   400   400  4000
[06/02 07:32:35  26291s] (I)       Default wire space  :    50    50    50    50    50    50   400   400  2000
[06/02 07:32:35  26291s] (I)       Default wire pitch  :   100   100   100   100   100   100   800   800  6000
[06/02 07:32:35  26291s] (I)       Default pitch size  :   100   100   100   100   100   100   800   800 10000
[06/02 07:32:35  26291s] (I)       First track coord   :     0   100   108   100   108   100   600   608  5000
[06/02 07:32:35  26291s] (I)       Num tracks per GCell: 24.00 24.00 24.00 24.00 24.00 24.00  3.00  3.00  0.24
[06/02 07:32:35  26291s] (I)       Total num of tracks :     0 144615 144615 144615 144615 144615 18077 18076  1446
[06/02 07:32:35  26291s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[06/02 07:32:35  26291s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[06/02 07:32:35  26291s] (I)       --------------------------------------------------------
[06/02 07:32:35  26291s] 
[06/02 07:32:35  26291s] [NR-eGR] ============ Routing rule table ============
[06/02 07:32:35  26291s] [NR-eGR] Rule id: 0  Nets: 77183 
[06/02 07:32:35  26291s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/02 07:32:35  26291s] (I)       Pitch:  L1=100  L2=100  L3=100  L4=100  L5=100  L6=100  L7=800  L8=800  L9=10000
[06/02 07:32:35  26291s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[06/02 07:32:35  26291s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[06/02 07:32:35  26291s] [NR-eGR] Rule id: 1  Nets: 0 
[06/02 07:32:35  26291s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[06/02 07:32:35  26291s] (I)       Pitch:  L1=200  L2=200  L3=200  L4=200  L5=200  L6=200  L7=1600  L8=1600  L9=20000
[06/02 07:32:35  26291s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2
[06/02 07:32:35  26291s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[06/02 07:32:35  26291s] [NR-eGR] ========================================
[06/02 07:32:35  26291s] [NR-eGR] 
[06/02 07:32:35  26291s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/02 07:32:35  26291s] (I)       blocked tracks on layer2 : = 235789910 / 871449990 (27.06%)
[06/02 07:32:35  26291s] (I)       blocked tracks on layer3 : = 23753952 / 871449990 (2.73%)
[06/02 07:32:35  26291s] (I)       blocked tracks on layer4 : = 24090689 / 871449990 (2.76%)
[06/02 07:32:35  26291s] (I)       blocked tracks on layer5 : = 22704340 / 871449990 (2.61%)
[06/02 07:32:35  26291s] (I)       blocked tracks on layer6 : = 22771707 / 871449990 (2.61%)
[06/02 07:32:35  26291s] (I)       blocked tracks on layer7 : = 2950997 / 108932002 (2.71%)
[06/02 07:32:35  26291s] (I)       blocked tracks on layer8 : = 3094313 / 108925976 (2.84%)
[06/02 07:32:35  26291s] (I)       blocked tracks on layer9 : = 55869 / 8713596 (0.64%)
[06/02 07:32:35  26291s] (I)       After initializing earlyGlobalRoute syMemory usage = 18610.5 MB
[06/02 07:32:35  26291s] (I)       Finished Loading and Dumping File ( CPU: 38.31 sec, Real: 38.28 sec, Curr Mem: 18610.48 MB )
[06/02 07:32:35  26291s] (I)       Started Global Routing ( Curr Mem: 18544.48 MB )
[06/02 07:32:35  26291s] (I)       ============= Initialization =============
[06/02 07:32:35  26291s] (I)       totalPins=299787  totalGlobalPin=257271 (85.82%)
[06/02 07:32:35  26291s] (I)       Started Build MST ( Curr Mem: 18468.48 MB )
[06/02 07:32:35  26291s] (I)       Generate topology with single threads
[06/02 07:32:35  26292s] (I)       Finished Build MST ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 18468.48 MB )
[06/02 07:32:37  26293s] (I)       total 2D Cap : 4250785427 = (2447801541 H, 1802983886 V)
[06/02 07:32:39  26296s] [NR-eGR] Layer group 1: route 77183 net(s) in layer range [2, 9]
[06/02 07:32:39  26296s] (I)       ============  Phase 1a Route ============
[06/02 07:32:39  26296s] (I)       Started Phase 1a ( Curr Mem: 18468.48 MB )
[06/02 07:32:40  26296s] (I)       Finished Phase 1a ( CPU: 0.76 sec, Real: 0.76 sec, Curr Mem: 18468.48 MB )
[06/02 07:32:40  26296s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 18468.48 MB )
[06/02 07:32:42  26298s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 40
[06/02 07:32:42  26298s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 1.66 sec, Real: 1.66 sec, Curr Mem: 18468.48 MB )
[06/02 07:32:42  26298s] (I)       Usage: 5538409 = (2699382 H, 2839027 V) = (0.11% H, 0.16% V) = (6.479e+06um H, 6.814e+06um V)
[06/02 07:32:42  26298s] (I)       
[06/02 07:32:42  26298s] (I)       ============  Phase 1b Route ============
[06/02 07:32:42  26298s] (I)       Started Phase 1b ( Curr Mem: 18341.48 MB )
[06/02 07:32:42  26299s] (I)       Finished Phase 1b ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 18341.48 MB )
[06/02 07:32:42  26299s] (I)       Usage: 5538954 = (2699382 H, 2839572 V) = (0.11% H, 0.16% V) = (6.479e+06um H, 6.815e+06um V)
[06/02 07:32:42  26299s] (I)       
[06/02 07:32:42  26299s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.329349e+07um
[06/02 07:32:42  26299s] (I)       ============  Phase 1c Route ============
[06/02 07:32:42  26299s] (I)       Started Phase 1c ( Curr Mem: 18341.48 MB )
[06/02 07:32:42  26299s] (I)       Level2 Grid: 1206 x 1206
[06/02 07:32:43  26299s] (I)       Started Two Level Routing ( Curr Mem: 18341.48 MB )
[06/02 07:32:45  26301s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 18341.48 MB )
[06/02 07:32:45  26301s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 18341.48 MB )
[06/02 07:32:45  26301s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 18341.48 MB )
[06/02 07:32:45  26301s] (I)       Finished Phase 1c ( CPU: 2.72 sec, Real: 2.72 sec, Curr Mem: 18341.48 MB )
[06/02 07:32:45  26301s] (I)       Usage: 5539663 = (2700087 H, 2839576 V) = (0.11% H, 0.16% V) = (6.480e+06um H, 6.815e+06um V)
[06/02 07:32:45  26301s] (I)       
[06/02 07:32:45  26301s] (I)       ============  Phase 1d Route ============
[06/02 07:32:45  26301s] (I)       Started Phase 1d ( Curr Mem: 18341.48 MB )
[06/02 07:32:49  26305s] (I)       Finished Phase 1d ( CPU: 3.89 sec, Real: 3.89 sec, Curr Mem: 18341.48 MB )
[06/02 07:32:49  26305s] (I)       Usage: 5539663 = (2700087 H, 2839576 V) = (0.11% H, 0.16% V) = (6.480e+06um H, 6.815e+06um V)
[06/02 07:32:49  26305s] (I)       
[06/02 07:32:49  26305s] (I)       ============  Phase 1e Route ============
[06/02 07:32:49  26305s] (I)       Started Phase 1e ( Curr Mem: 18341.48 MB )
[06/02 07:32:49  26305s] (I)       Started Legalize Blockage Violations ( Curr Mem: 18341.48 MB )
[06/02 07:32:49  26305s] (I)       Finished Legalize Blockage Violations ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 18341.48 MB )
[06/02 07:32:49  26305s] (I)       Finished Phase 1e ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 18341.48 MB )
[06/02 07:32:49  26305s] (I)       Usage: 5539663 = (2700087 H, 2839576 V) = (0.11% H, 0.16% V) = (6.480e+06um H, 6.815e+06um V)
[06/02 07:32:49  26305s] (I)       
[06/02 07:32:49  26305s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.329519e+07um
[06/02 07:32:49  26305s] [NR-eGR] 
[06/02 07:32:50  26306s] (I)       Current Phase 1l[Initialization] ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 17496.48 MB )
[06/02 07:32:50  26306s] (I)       Run Multi-thread layer assignment with 1 threads
[06/02 07:32:53  26309s] (I)       Finished Phase 1l ( CPU: 3.15 sec, Real: 3.11 sec, Curr Mem: 17496.48 MB )
[06/02 07:32:53  26309s] (I)       ============  Phase 1l Route ============
[06/02 07:32:54  26311s] (I)       
[06/02 07:32:54  26311s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/02 07:32:54  26311s] [NR-eGR]                        OverCon           OverCon           OverCon            
[06/02 07:32:54  26311s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[06/02 07:32:54  26311s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[06/02 07:32:54  26311s] [NR-eGR] --------------------------------------------------------------------------------
[06/02 07:32:54  26311s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/02 07:32:55  26311s] [NR-eGR]      M2  (2)        54( 0.00%)         4( 0.00%)         1( 0.00%)   ( 0.00%) 
[06/02 07:32:55  26311s] [NR-eGR]      M3  (3)        11( 0.00%)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/02 07:32:55  26311s] [NR-eGR]      M4  (4)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/02 07:32:55  26312s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/02 07:32:56  26312s] [NR-eGR]      M6  (6)        13( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/02 07:32:56  26312s] [NR-eGR]      IA  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/02 07:32:56  26312s] [NR-eGR]      IB  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/02 07:32:56  26312s] [NR-eGR]      LB  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/02 07:32:56  26312s] [NR-eGR] --------------------------------------------------------------------------------
[06/02 07:32:56  26312s] [NR-eGR] Total               79( 0.00%)         6( 0.00%)         1( 0.00%)   ( 0.00%) 
[06/02 07:32:56  26312s] [NR-eGR] 
[06/02 07:32:56  26312s] (I)       Finished Global Routing ( CPU: 21.23 sec, Real: 21.20 sec, Curr Mem: 17496.48 MB )
[06/02 07:32:58  26314s] (I)       total 2D Cap : 4250882884 = (2447868222 H, 1803014662 V)
[06/02 07:33:10  26326s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/02 07:33:10  26326s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/02 07:33:20  26336s] (I)       ============= track Assignment ============
[06/02 07:33:20  26336s] (I)       Started Extract Global 3D Wires ( Curr Mem: 15384.48 MB )
[06/02 07:33:20  26336s] (I)       Finished Extract Global 3D Wires ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 15384.48 MB )
[06/02 07:33:20  26336s] (I)       Started Greedy Track Assignment ( Curr Mem: 15384.48 MB )
[06/02 07:33:20  26336s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[06/02 07:33:20  26336s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 15384.48 MB )
[06/02 07:33:20  26336s] (I)       Run Multi-thread track assignment
[06/02 07:34:28  26405s] (I)       Finished Greedy Track Assignment ( CPU: 68.61 sec, Real: 68.50 sec, Curr Mem: 15377.48 MB )
[06/02 07:34:29  26405s] [NR-eGR] --------------------------------------------------------------------------
[06/02 07:34:29  26405s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 293771
[06/02 07:34:29  26405s] [NR-eGR]     M2  (2H) length: 3.538861e+06um, number of vias: 415913
[06/02 07:34:29  26405s] [NR-eGR]     M3  (3V) length: 5.014242e+06um, number of vias: 56893
[06/02 07:34:29  26405s] [NR-eGR]     M4  (4H) length: 1.918937e+06um, number of vias: 19430
[06/02 07:34:29  26405s] [NR-eGR]     M5  (5V) length: 1.797686e+06um, number of vias: 6333
[06/02 07:34:29  26405s] [NR-eGR]     M6  (6H) length: 1.063590e+06um, number of vias: 142
[06/02 07:34:29  26405s] [NR-eGR]     IA  (7H) length: 1.394035e+04um, number of vias: 114
[06/02 07:34:29  26405s] [NR-eGR]     IB  (8V) length: 2.573890e+04um, number of vias: 0
[06/02 07:34:29  26405s] [NR-eGR]     LB  (9H) length: 0.000000e+00um, number of vias: 0
[06/02 07:34:29  26405s] [NR-eGR] Total length: 1.337299e+07um, number of vias: 792596
[06/02 07:34:29  26405s] [NR-eGR] --------------------------------------------------------------------------
[06/02 07:34:29  26405s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[06/02 07:34:29  26405s] [NR-eGR] --------------------------------------------------------------------------
[06/02 07:34:29  26406s] [NR-eGR] Finished Early Global Route kernel ( CPU: 152.67 sec, Real: 152.51 sec, Curr Mem: 14343.68 MB )
[06/02 07:34:29  26406s] Extraction called for design 'swerv_wrapper' of instances=76970 and nets=130384 using extraction engine 'preRoute' .
[06/02 07:34:29  26406s] PreRoute RC Extraction called for design swerv_wrapper.
[06/02 07:34:29  26406s] RC Extraction called in multi-corner(1) mode.
[06/02 07:34:29  26406s] RCMode: PreRoute
[06/02 07:34:29  26406s]       RC Corner Indexes            0   
[06/02 07:34:29  26406s] Capacitance Scaling Factor   : 1.00000 
[06/02 07:34:29  26406s] Resistance Scaling Factor    : 1.00000 
[06/02 07:34:29  26406s] Clock Cap. Scaling Factor    : 1.00000 
[06/02 07:34:29  26406s] Clock Res. Scaling Factor    : 1.00000 
[06/02 07:34:29  26406s] Shrink Factor                : 0.90000
[06/02 07:34:29  26406s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/02 07:34:29  26406s] Using Quantus QRC technology file ...
[06/02 07:34:30  26406s] LayerId::1 widthSet size::1
[06/02 07:34:30  26406s] LayerId::2 widthSet size::1
[06/02 07:34:30  26406s] LayerId::3 widthSet size::1
[06/02 07:34:30  26406s] LayerId::4 widthSet size::1
[06/02 07:34:30  26406s] LayerId::5 widthSet size::1
[06/02 07:34:30  26406s] LayerId::6 widthSet size::1
[06/02 07:34:30  26406s] LayerId::7 widthSet size::1
[06/02 07:34:30  26406s] LayerId::8 widthSet size::1
[06/02 07:34:30  26406s] LayerId::9 widthSet size::1
[06/02 07:34:30  26406s] Updating RC grid for preRoute extraction ...
[06/02 07:34:30  26406s] Initializing multi-corner resistance tables ...
[06/02 07:34:37  26413s] PreRoute RC Extraction DONE (CPU Time: 0:00:07.2  Real Time: 0:00:08.0  MEM: 14217.418M)
[06/02 07:34:42  26419s] Compute RC Scale Done ...
[06/02 07:34:42  26419s] OPERPROF: Starting HotSpotCal at level 1, MEM:14217.4M
[06/02 07:34:42  26419s] [hotspot] +------------+---------------+---------------+
[06/02 07:34:42  26419s] [hotspot] |            |   max hotspot | total hotspot |
[06/02 07:34:42  26419s] [hotspot] +------------+---------------+---------------+
[06/02 07:34:44  26421s] [hotspot] | normalized |          0.00 |          0.00 |
[06/02 07:34:44  26421s] [hotspot] +------------+---------------+---------------+
[06/02 07:34:44  26421s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/02 07:34:44  26421s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/02 07:34:44  26421s] OPERPROF: Finished HotSpotCal at level 1, CPU:2.010, REAL:2.014, MEM:15124.4M
[06/02 07:34:44  26421s] #################################################################################
[06/02 07:34:44  26421s] # Design Stage: PreRoute
[06/02 07:34:44  26421s] # Design Name: swerv_wrapper
[06/02 07:34:44  26421s] # Design Mode: 28nm
[06/02 07:34:44  26421s] # Analysis Mode: MMMC OCV 
[06/02 07:34:44  26421s] # Parasitics Mode: No SPEF/RCDB
[06/02 07:34:44  26421s] # Signoff Settings: SI Off 
[06/02 07:34:44  26421s] #################################################################################
[06/02 07:34:46  26423s] Calculate early delays in OCV mode...
[06/02 07:34:46  26423s] Calculate late delays in OCV mode...
[06/02 07:34:47  26423s] Topological Sorting (REAL = 0:00:01.0, MEM = 15114.4M, InitMEM = 15114.4M)
[06/02 07:34:47  26423s] Start delay calculation (fullDC) (1 T). (MEM=15114.4)
[06/02 07:34:47  26423s] End AAE Lib Interpolated Model. (MEM=15140.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 07:35:06  26443s] Total number of fetched objects 107726
[06/02 07:35:07  26443s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:01.0)
[06/02 07:35:07  26443s] End delay calculation. (MEM=15140.2 CPU=0:00:15.6 REAL=0:00:16.0)
[06/02 07:35:07  26443s] End delay calculation (fullDC). (MEM=15140.2 CPU=0:00:20.2 REAL=0:00:20.0)
[06/02 07:35:07  26443s] *** CDM Built up (cpu=0:00:22.6  real=0:00:23.0  mem= 15140.2M) ***
[06/02 07:35:08  26444s] Begin: GigaOpt postEco DRV Optimization
[06/02 07:35:08  26444s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -maintainWNS -postCTS
[06/02 07:35:08  26444s] Info: 1416 io nets excluded
[06/02 07:35:08  26445s] Info: 2 clock nets excluded from IPO operation.
[06/02 07:35:08  26445s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 7:20:45.1/17:26:43.2 (0.4), mem = 15140.2M
[06/02 07:35:08  26445s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.17768.18
[06/02 07:35:08  26445s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/02 07:35:08  26445s] ### Creating PhyDesignMc. totSessionCpu=7:20:45 mem=15140.2M
[06/02 07:35:08  26445s] OPERPROF: Starting DPlace-Init at level 1, MEM:15140.2M
[06/02 07:35:08  26445s] #spOpts: N=28 autoPA advPA mergeVia=F 
[06/02 07:35:08  26445s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:15140.2M
[06/02 07:35:08  26445s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:15140.2M
[06/02 07:35:08  26445s] Core basic site is CORE12T
[06/02 07:35:09  26445s] SiteArray: non-trimmed site array dimensions = 11859 x 104644
[06/02 07:35:09  26445s] SiteArray: use 4,966,739,968 bytes
[06/02 07:35:09  26445s] SiteArray: current memory after site array memory allocation 19876.9M
[06/02 07:35:09  26445s] SiteArray: FP blocked sites are writable
[06/02 07:35:17  26453s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[06/02 07:35:17  26453s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:19876.9M
[06/02 07:35:17  26453s] Process 35580 wires and vias for routing blockage and capacity analysis
[06/02 07:35:17  26453s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.007, MEM:19876.9M
[06/02 07:35:18  26454s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:9.710, REAL:9.709, MEM:19876.9M
[06/02 07:35:20  26457s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:12.030, REAL:12.029, MEM:19876.9M
[06/02 07:35:20  26457s] [CPU] DPlace-Init (cpu=0:00:12.1, real=0:00:12.0, mem=19876.9MB).
[06/02 07:35:20  26457s] OPERPROF: Finished DPlace-Init at level 1, CPU:12.090, REAL:12.086, MEM:19876.9M
[06/02 07:35:37  26474s] ### Creating PhyDesignMc, finished. totSessionCpu=7:21:14 mem=19819.9M
[06/02 07:35:51  26487s] 
[06/02 07:35:51  26487s] #optDebug: {2, 1.000, 0.8500} {3, 0.810, 0.8500} {4, 0.620, 0.8500} {5, 0.430, 0.7503} {6, 0.051, 0.3615} {7, 0.051, 0.3615} {8, 0.003, 0.3225} {9, 0.003, 0.3225} 
[06/02 07:35:51  26487s] ### Creating LA Mngr. totSessionCpu=7:21:28 mem=19819.9M
[06/02 07:35:51  26487s] ### Creating LA Mngr, finished. totSessionCpu=7:21:28 mem=19819.9M
[06/02 07:35:56  26493s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:19838.9M
[06/02 07:35:56  26493s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:19838.9M
[06/02 07:35:58  26494s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/02 07:35:58  26494s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/02 07:35:58  26494s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/02 07:35:58  26494s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/02 07:35:58  26494s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/02 07:35:59  26496s] Info: violation cost 6629.674805 (cap = 6248.750488, tran = 380.922028, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/02 07:35:59  26496s] |    85|    85|    -7.63|   477|   477|    -1.69|     1|     1|     0|     0|   -35.48| -3315.04|       0|       0|       0|   0.05|          |         |
[06/02 07:35:59  26496s] Info: violation cost 6629.387207 (cap = 6248.514648, tran = 380.870148, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/02 07:36:00  26496s] |    87|    87|    -7.63|   469|   469|    -1.69|     1|     1|     0|     0|   -35.48| -3315.04|       2|       0|      10|   0.05| 0:00:00.0| 19838.9M|
[06/02 07:36:00  26496s] Info: violation cost 6629.112793 (cap = 6248.514648, tran = 380.596069, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/02 07:36:00  26496s] |    83|    83|    -7.63|   469|   469|    -1.69|     1|     1|     0|     0|   -35.48| -3315.04|       3|       0|       3|   0.05| 0:00:00.0| 19838.9M|
[06/02 07:36:00  26497s] Info: violation cost 6628.937012 (cap = 6248.514648, tran = 380.420135, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/02 07:36:00  26497s] |    81|    81|    -7.63|   469|   469|    -1.69|     1|     1|     0|     0|   -35.48| -3315.04|       2|       0|       0|   0.05| 0:00:00.0| 19838.9M|
[06/02 07:36:00  26497s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/02 07:36:00  26497s] 
[06/02 07:36:00  26497s] ###############################################################################
[06/02 07:36:00  26497s] #
[06/02 07:36:00  26497s] #  Large fanout net report:  
[06/02 07:36:00  26497s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[06/02 07:36:00  26497s] #     - current density: 0.05
[06/02 07:36:00  26497s] #
[06/02 07:36:00  26497s] #  List of high fanout nets:
[06/02 07:36:00  26497s] #        Net(1):  pad_scan_mode: (fanouts = 138)
[06/02 07:36:00  26497s] #
[06/02 07:36:00  26497s] ###############################################################################
[06/02 07:36:00  26497s] **** Begin NDR-Layer Usage Statistics ****
[06/02 07:36:00  26497s] Layer 3 has 2 constrained nets 
[06/02 07:36:00  26497s] Layer 7 has 18 constrained nets 
[06/02 07:36:00  26497s] **** End NDR-Layer Usage Statistics ****
[06/02 07:36:01  26498s] 
[06/02 07:36:01  26498s] 
[06/02 07:36:01  26498s] =======================================================================
[06/02 07:36:01  26498s]                 Reasons for remaining drv violations
[06/02 07:36:01  26498s] =======================================================================
[06/02 07:36:01  26498s] *info: Total 503 net(s) have violations which can't be fixed by DRV optimization.
[06/02 07:36:01  26498s] 
[06/02 07:36:01  26498s] MultiBuffering failure reasons
[06/02 07:36:01  26498s] ------------------------------------------------
[06/02 07:36:01  26498s] *info:   469 net(s): Could not be fixed because it is multi driver net.
[06/02 07:36:01  26498s] 
[06/02 07:36:01  26498s] 
[06/02 07:36:01  26498s] *** Finish DRV Fixing (cpu=0:00:04.8 real=0:00:05.0 mem=19838.9M) ***
[06/02 07:36:01  26498s] 
[06/02 07:36:03  26500s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:19854.9M
[06/02 07:36:03  26500s] OPERPROF:   Starting DPlace-Init at level 2, MEM:19854.9M
[06/02 07:36:03  26500s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:19854.9M
[06/02 07:36:09  26505s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:5.810, REAL:5.809, MEM:19854.9M
[06/02 07:36:09  26505s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:19854.9M
[06/02 07:36:09  26505s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.003, MEM:19854.9M
[06/02 07:36:09  26505s] OPERPROF:   Finished DPlace-Init at level 2, CPU:5.870, REAL:5.866, MEM:19854.9M
[06/02 07:36:09  26505s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:5.870, REAL:5.867, MEM:19854.9M
[06/02 07:36:09  26505s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.17768.15
[06/02 07:36:09  26505s] OPERPROF: Starting RefinePlace at level 1, MEM:19854.9M
[06/02 07:36:09  26505s] *** Starting refinePlace (7:21:46 mem=19854.9M) ***
[06/02 07:36:09  26506s] Total net bbox length = 1.306e+07 (6.372e+06 6.693e+06) (ext = 4.087e+06)
[06/02 07:36:10  26506s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/02 07:36:10  26506s] OPERPROF:   Starting CellHaloInit at level 2, MEM:19854.9M
[06/02 07:36:10  26506s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.003, MEM:19854.9M
[06/02 07:36:10  26506s] OPERPROF:   Starting CellHaloInit at level 2, MEM:19854.9M
[06/02 07:36:10  26506s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.003, MEM:19854.9M
[06/02 07:36:10  26506s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:19854.9M
[06/02 07:36:10  26506s] Starting refinePlace ...
[06/02 07:36:10  26507s] 
[06/02 07:36:10  26507s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[06/02 07:36:13  26509s] Move report: legalization moves 1 insts, mean move: 0.41 um, max move: 0.41 um
[06/02 07:36:13  26509s] 	Max move on inst (swerv/lsu/bus_intf/FE_OFC1805_pad_lsu_axi_rdata_21): (5665.85, 8174.20) --> (5666.26, 8174.20)
[06/02 07:36:13  26509s] [CPU] RefinePlace/Legalization (cpu=0:00:03.0, real=0:00:03.0, mem=19854.9MB) @(7:21:47 - 7:21:50).
[06/02 07:36:13  26509s] Move report: Detail placement moves 1 insts, mean move: 0.41 um, max move: 0.41 um
[06/02 07:36:13  26509s] 	Max move on inst (swerv/lsu/bus_intf/FE_OFC1805_pad_lsu_axi_rdata_21): (5665.85, 8174.20) --> (5666.26, 8174.20)
[06/02 07:36:13  26509s] 	Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 19854.9MB
[06/02 07:36:13  26509s] Statistics of distance of Instance movement in refine placement:
[06/02 07:36:13  26509s]   maximum (X+Y) =         0.41 um
[06/02 07:36:13  26509s]   inst (swerv/lsu/bus_intf/FE_OFC1805_pad_lsu_axi_rdata_21) with max move: (5665.85, 8174.2) -> (5666.26, 8174.2)
[06/02 07:36:13  26509s]   mean    (X+Y) =         0.41 um
[06/02 07:36:13  26509s] Summary Report:
[06/02 07:36:13  26509s] Instances move: 1 (out of 73921 movable)
[06/02 07:36:13  26509s] Instances flipped: 0
[06/02 07:36:13  26509s] Mean displacement: 0.41 um
[06/02 07:36:13  26509s] Max displacement: 0.41 um (Instance: swerv/lsu/bus_intf/FE_OFC1805_pad_lsu_axi_rdata_21) (5665.85, 8174.2) -> (5666.26, 8174.2)
[06/02 07:36:13  26509s] 	Length: 3 sites, height: 1 rows, site name: CORE12T, cell type: C12T28SOI_LR_IVX17_P0
[06/02 07:36:13  26509s] Total instances moved : 1
[06/02 07:36:13  26509s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.010, REAL:3.011, MEM:19854.9M
[06/02 07:36:13  26509s] Total net bbox length = 1.306e+07 (6.372e+06 6.693e+06) (ext = 4.087e+06)
[06/02 07:36:13  26509s] Runtime: CPU: 0:00:03.8 REAL: 0:00:04.0 MEM: 19854.9MB
[06/02 07:36:13  26509s] [CPU] RefinePlace/total (cpu=0:00:03.8, real=0:00:04.0, mem=19854.9MB) @(7:21:46 - 7:21:50).
[06/02 07:36:13  26509s] *** Finished refinePlace (7:21:50 mem=19854.9M) ***
[06/02 07:36:13  26509s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.17768.15
[06/02 07:36:13  26509s] OPERPROF: Finished RefinePlace at level 1, CPU:3.830, REAL:3.833, MEM:19854.9M
[06/02 07:36:14  26511s] *** maximum move = 0.41 um ***
[06/02 07:36:14  26511s] *** Finished re-routing un-routed nets (19854.9M) ***
[06/02 07:36:15  26511s] OPERPROF: Starting DPlace-Init at level 1, MEM:19854.9M
[06/02 07:36:15  26511s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:19854.9M
[06/02 07:36:20  26517s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:5.870, REAL:5.872, MEM:19854.9M
[06/02 07:36:20  26517s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:19854.9M
[06/02 07:36:20  26517s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.010, REAL:0.003, MEM:19854.9M
[06/02 07:36:20  26517s] OPERPROF: Finished DPlace-Init at level 1, CPU:5.930, REAL:5.928, MEM:19854.9M
[06/02 07:36:38  26534s] 
[06/02 07:36:38  26534s] *** Finish Physical Update (cpu=0:00:36.7 real=0:00:37.0 mem=19854.9M) ***
[06/02 07:36:39  26536s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.17768.18
[06/02 07:36:39  26536s] *** DrvOpt [finish] : cpu/real = 0:01:31.0/0:01:30.9 (1.0), totSession cpu/real = 7:22:16.1/17:28:14.2 (0.4), mem = 19819.9M
[06/02 07:36:39  26536s] End: GigaOpt postEco DRV Optimization
[06/02 07:36:39  26536s] GigaOpt: WNS changes after routing: -35.445 -> -35.478 (bump = 0.033)
[06/02 07:36:39  26536s] GigaOpt: WNS bump threshold: -8.0
[06/02 07:36:39  26536s] Begin: GigaOpt postEco optimization
[06/02 07:36:39  26536s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -postEco -maxLocalDensity 1.0 -numThreads 1  -NDROptEffortAuto -nativePathGroupFlow -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[06/02 07:36:39  26536s] Info: 1416 io nets excluded
[06/02 07:36:39  26536s] Info: 2 clock nets excluded from IPO operation.
[06/02 07:36:39  26536s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 7:22:16.5/17:28:14.6 (0.4), mem = 19819.9M
[06/02 07:36:39  26536s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.17768.19
[06/02 07:36:39  26536s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/02 07:36:39  26536s] ### Creating PhyDesignMc. totSessionCpu=7:22:17 mem=19819.9M
[06/02 07:36:39  26536s] OPERPROF: Starting DPlace-Init at level 1, MEM:19819.9M
[06/02 07:36:39  26536s] #spOpts: N=28 autoPA advPA mergeVia=F 
[06/02 07:36:39  26536s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:19819.9M
[06/02 07:36:45  26542s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:5.830, REAL:5.828, MEM:19819.9M
[06/02 07:36:45  26542s] [CPU] DPlace-Init (cpu=0:00:05.9, real=0:00:06.0, mem=19819.9MB).
[06/02 07:36:45  26542s] OPERPROF: Finished DPlace-Init at level 1, CPU:5.880, REAL:5.883, MEM:19819.9M
[06/02 07:37:03  26559s] ### Creating PhyDesignMc, finished. totSessionCpu=7:22:40 mem=19819.9M
[06/02 07:37:16  26572s] 
[06/02 07:37:16  26572s] #optDebug: {2, 1.000, 0.8500} {3, 0.810, 0.8500} {4, 0.620, 0.8500} {5, 0.430, 0.8500} {6, 0.051, 0.8500} {7, 0.051, 0.8500} {8, 0.003, 0.8500} {9, 0.003, 0.8500} 
[06/02 07:37:16  26572s] ### Creating LA Mngr. totSessionCpu=7:22:53 mem=19819.9M
[06/02 07:37:16  26572s] ### Creating LA Mngr, finished. totSessionCpu=7:22:53 mem=19819.9M
[06/02 07:37:19  26575s] *info: 1416 io nets excluded
[06/02 07:37:19  26575s] *info: 2 clock nets excluded
[06/02 07:37:19  26575s] *info: 6 special nets excluded.
[06/02 07:37:19  26575s] *info: 1311 multi-driver nets excluded.
[06/02 07:37:19  26575s] *info: 27543 no-driver nets excluded.
[06/02 07:37:20  26576s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.17768.7
[06/02 07:37:20  26576s] PathGroup :  reg2cgate  TargetSlack : 0 
[06/02 07:37:20  26576s] PathGroup :  reg2reg  TargetSlack : 0 
[06/02 07:37:20  26577s] ** GigaOpt Optimizer WNS Slack -35.478 TNS Slack -3315.043 Density 0.05
[06/02 07:37:20  26577s] Optimizer WNS Pass 0
[06/02 07:37:20  26577s] OptDebug: Start of Optimizer WNS Pass 0: default* WNS -35.478 TNS -3315.043; reg2cgate* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS - TNS 0.000; all paths WNS -35.478 TNS -3315.043
[06/02 07:37:20  26577s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:19838.9M
[06/02 07:37:20  26577s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:19838.9M
[06/02 07:37:22  26578s] Active Path Group: default 
[06/02 07:37:22  26578s] +--------+---------+---------+---------+----------+------------+--------+---------------------+---------+----------------------------------------------------+
[06/02 07:37:22  26578s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View      |Pathgroup|                     End Point                      |
[06/02 07:37:22  26578s] +--------+---------+---------+---------+----------+------------+--------+---------------------+---------+----------------------------------------------------+
[06/02 07:37:22  26578s] | -35.478|  -35.478|-3315.043|-3315.043|     0.05%|   0:00:00.0|19854.9M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:37:22  26578s] | -35.468|  -35.468|-3314.051|-3314.051|     0.05%|   0:00:00.0|19854.9M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:37:23  26579s] | -35.467|  -35.467|-3313.515|-3313.515|     0.05%|   0:00:01.0|19854.9M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:37:23  26580s] | -35.463|  -35.463|-3313.371|-3313.371|     0.05%|   0:00:00.0|19854.9M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:37:23  26580s] | -35.463|  -35.463|-3313.371|-3313.371|     0.05%|   0:00:00.0|19854.9M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:37:23  26580s] +--------+---------+---------+---------+----------+------------+--------+---------------------+---------+----------------------------------------------------+
[06/02 07:37:23  26580s] 
[06/02 07:37:23  26580s] *** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:01.0 mem=19854.9M) ***
[06/02 07:37:23  26580s] 
[06/02 07:37:23  26580s] *** Finished Optimize Step Cumulative (cpu=0:00:01.7 real=0:00:01.0 mem=19854.9M) ***
[06/02 07:37:23  26580s] OptDebug: End of Optimizer WNS Pass 0: default* WNS -35.463 TNS -3313.371; reg2cgate* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS - TNS 0.000; all paths WNS -35.463 TNS -3313.371
[06/02 07:37:23  26580s] ** GigaOpt Optimizer WNS Slack -35.463 TNS Slack -3313.371 Density 0.05
[06/02 07:37:23  26580s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.17768.5
[06/02 07:37:25  26582s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:19854.9M
[06/02 07:37:25  26582s] OPERPROF:   Starting DPlace-Init at level 2, MEM:19854.9M
[06/02 07:37:25  26582s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:19854.9M
[06/02 07:37:31  26588s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:5.930, REAL:5.930, MEM:19854.9M
[06/02 07:37:31  26588s] OPERPROF:   Finished DPlace-Init at level 2, CPU:5.990, REAL:5.984, MEM:19854.9M
[06/02 07:37:31  26588s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:5.990, REAL:5.984, MEM:19854.9M
[06/02 07:37:31  26588s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.17768.16
[06/02 07:37:31  26588s] OPERPROF: Starting RefinePlace at level 1, MEM:19854.9M
[06/02 07:37:31  26588s] *** Starting refinePlace (7:23:08 mem=19854.9M) ***
[06/02 07:37:31  26588s] Total net bbox length = 1.306e+07 (6.372e+06 6.693e+06) (ext = 4.087e+06)
[06/02 07:37:32  26589s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/02 07:37:32  26589s] OPERPROF:   Starting CellHaloInit at level 2, MEM:19854.9M
[06/02 07:37:32  26589s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.003, MEM:19854.9M
[06/02 07:37:32  26589s] OPERPROF:   Starting CellHaloInit at level 2, MEM:19854.9M
[06/02 07:37:32  26589s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.003, MEM:19854.9M
[06/02 07:37:32  26589s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:19854.9M
[06/02 07:37:32  26589s] Starting refinePlace ...
[06/02 07:37:32  26589s] 
[06/02 07:37:32  26589s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[06/02 07:37:35  26592s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/02 07:37:35  26592s] [CPU] RefinePlace/Legalization (cpu=0:00:03.0, real=0:00:03.0, mem=19854.9MB) @(7:23:09 - 7:23:12).
[06/02 07:37:35  26592s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/02 07:37:35  26592s] 	Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 19854.9MB
[06/02 07:37:35  26592s] Statistics of distance of Instance movement in refine placement:
[06/02 07:37:35  26592s]   maximum (X+Y) =         0.00 um
[06/02 07:37:35  26592s]   mean    (X+Y) =         0.00 um
[06/02 07:37:35  26592s] Summary Report:
[06/02 07:37:35  26592s] Instances move: 0 (out of 73922 movable)
[06/02 07:37:35  26592s] Instances flipped: 0
[06/02 07:37:35  26592s] Mean displacement: 0.00 um
[06/02 07:37:35  26592s] Max displacement: 0.00 um 
[06/02 07:37:35  26592s] Total instances moved : 0
[06/02 07:37:35  26592s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.030, REAL:3.029, MEM:19854.9M
[06/02 07:37:35  26592s] Total net bbox length = 1.306e+07 (6.372e+06 6.693e+06) (ext = 4.087e+06)
[06/02 07:37:35  26592s] Runtime: CPU: 0:00:03.8 REAL: 0:00:04.0 MEM: 19854.9MB
[06/02 07:37:35  26592s] [CPU] RefinePlace/total (cpu=0:00:03.8, real=0:00:04.0, mem=19854.9MB) @(7:23:08 - 7:23:12).
[06/02 07:37:35  26592s] *** Finished refinePlace (7:23:12 mem=19854.9M) ***
[06/02 07:37:35  26592s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.17768.16
[06/02 07:37:35  26592s] OPERPROF: Finished RefinePlace at level 1, CPU:3.850, REAL:3.857, MEM:19854.9M
[06/02 07:37:37  26593s] *** maximum move = 0.00 um ***
[06/02 07:37:37  26593s] *** Finished re-routing un-routed nets (19854.9M) ***
[06/02 07:37:37  26593s] OPERPROF: Starting DPlace-Init at level 1, MEM:19854.9M
[06/02 07:37:37  26594s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:19854.9M
[06/02 07:37:43  26599s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:5.830, REAL:5.826, MEM:19854.9M
[06/02 07:37:43  26599s] OPERPROF: Finished DPlace-Init at level 1, CPU:5.880, REAL:5.880, MEM:19854.9M
[06/02 07:38:00  26617s] 
[06/02 07:38:00  26617s] *** Finish Physical Update (cpu=0:00:36.8 real=0:00:37.0 mem=19854.9M) ***
[06/02 07:38:00  26617s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.17768.5
[06/02 07:38:00  26617s] ** GigaOpt Optimizer WNS Slack -35.463 TNS Slack -3313.371 Density 0.05
[06/02 07:38:00  26617s] **** Begin NDR-Layer Usage Statistics ****
[06/02 07:38:00  26617s] Layer 3 has 2 constrained nets 
[06/02 07:38:00  26617s] Layer 7 has 18 constrained nets 
[06/02 07:38:00  26617s] **** End NDR-Layer Usage Statistics ****
[06/02 07:38:00  26617s] 
[06/02 07:38:00  26617s] *** Finish post-CTS Setup Fixing (cpu=0:00:40.5 real=0:00:40.0 mem=19854.9M) ***
[06/02 07:38:00  26617s] 
[06/02 07:38:00  26617s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.17768.7
[06/02 07:38:02  26618s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.17768.19
[06/02 07:38:02  26618s] *** SetupOpt [finish] : cpu/real = 0:01:22.2/0:01:22.1 (1.0), totSession cpu/real = 7:23:38.7/17:29:36.7 (0.4), mem = 19785.9M
[06/02 07:38:02  26618s] End: GigaOpt postEco optimization
[06/02 07:38:02  26618s] GigaOpt: WNS changes after postEco optimization: -35.445 -> -35.463 (bump = 0.018)
[06/02 07:38:02  26618s] Begin: GigaOpt nonLegal postEco optimization
[06/02 07:38:02  26618s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -inPostEcoStage -maxLocalDensity 1.0 -numThreads 1 -maxSmoothenIter 1 -nativePathGroupFlow  -NDROptEffortAuto  -lowEffort -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[06/02 07:38:02  26619s] Info: 1416 io nets excluded
[06/02 07:38:02  26619s] Info: 2 clock nets excluded from IPO operation.
[06/02 07:38:02  26619s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 7:23:39.1/17:29:37.1 (0.4), mem = 19785.9M
[06/02 07:38:02  26619s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.17768.20
[06/02 07:38:02  26619s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/02 07:38:02  26619s] ### Creating PhyDesignMc. totSessionCpu=7:23:39 mem=19785.9M
[06/02 07:38:02  26619s] OPERPROF: Starting DPlace-Init at level 1, MEM:19785.9M
[06/02 07:38:02  26619s] #spOpts: N=28 autoPA advPA mergeVia=F 
[06/02 07:38:02  26619s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:19785.9M
[06/02 07:38:08  26625s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:5.880, REAL:5.887, MEM:19785.9M
[06/02 07:38:08  26625s] [CPU] DPlace-Init (cpu=0:00:05.9, real=0:00:06.0, mem=19785.9MB).
[06/02 07:38:08  26625s] OPERPROF: Finished DPlace-Init at level 1, CPU:5.940, REAL:5.943, MEM:19785.9M
[06/02 07:38:25  26642s] ### Creating PhyDesignMc, finished. totSessionCpu=7:24:02 mem=19785.9M
[06/02 07:38:38  26655s] 
[06/02 07:38:38  26655s] #optDebug: {2, 1.000, 0.8500} {3, 0.810, 0.8500} {4, 0.620, 0.8500} {5, 0.430, 0.8500} {6, 0.051, 0.8500} {7, 0.051, 0.8500} {8, 0.003, 0.8500} {9, 0.003, 0.8500} 
[06/02 07:38:38  26655s] ### Creating LA Mngr. totSessionCpu=7:24:15 mem=19785.9M
[06/02 07:38:38  26655s] ### Creating LA Mngr, finished. totSessionCpu=7:24:15 mem=19785.9M
[06/02 07:38:41  26658s] *info: 1416 io nets excluded
[06/02 07:38:41  26658s] *info: 2 clock nets excluded
[06/02 07:38:41  26658s] *info: 6 special nets excluded.
[06/02 07:38:41  26658s] *info: 1311 multi-driver nets excluded.
[06/02 07:38:41  26658s] *info: 27543 no-driver nets excluded.
[06/02 07:38:42  26659s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.17768.8
[06/02 07:38:42  26659s] PathGroup :  reg2cgate  TargetSlack : 0 
[06/02 07:38:42  26659s] PathGroup :  reg2reg  TargetSlack : 0 
[06/02 07:38:42  26659s] ** GigaOpt Optimizer WNS Slack -35.463 TNS Slack -3313.371 Density 0.05
[06/02 07:38:42  26659s] Optimizer WNS Pass 0
[06/02 07:38:42  26659s] OptDebug: Start of Optimizer WNS Pass 0: default* WNS -35.463 TNS -3313.371; reg2cgate* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS - TNS 0.000; all paths WNS -35.463 TNS -3313.371
[06/02 07:38:42  26659s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:19804.9M
[06/02 07:38:42  26659s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.003, MEM:19804.9M
[06/02 07:38:44  26660s] Active Path Group: default 
[06/02 07:38:44  26660s] +--------+---------+---------+---------+----------+------------+--------+---------------------+---------+----------------------------------------------------+
[06/02 07:38:44  26660s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View      |Pathgroup|                     End Point                      |
[06/02 07:38:44  26660s] +--------+---------+---------+---------+----------+------------+--------+---------------------+---------+----------------------------------------------------+
[06/02 07:38:44  26661s] | -35.463|  -35.463|-3313.371|-3313.371|     0.05%|   0:00:00.0|19820.9M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:38:44  26661s] | -35.463|  -35.463|-3313.371|-3313.371|     0.05%|   0:00:00.0|19820.9M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:38:44  26661s] +--------+---------+---------+---------+----------+------------+--------+---------------------+---------+----------------------------------------------------+
[06/02 07:38:44  26661s] 
[06/02 07:38:44  26661s] *** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=19820.9M) ***
[06/02 07:38:44  26661s] 
[06/02 07:38:44  26661s] *** Finished Optimize Step Cumulative (cpu=0:00:00.5 real=0:00:00.0 mem=19820.9M) ***
[06/02 07:38:44  26661s] OptDebug: End of Optimizer WNS Pass 0: default* WNS -35.463 TNS -3313.371; reg2cgate* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS - TNS 0.000; all paths WNS -35.463 TNS -3313.371
[06/02 07:38:44  26661s] **** Begin NDR-Layer Usage Statistics ****
[06/02 07:38:44  26661s] Layer 3 has 2 constrained nets 
[06/02 07:38:44  26661s] Layer 7 has 18 constrained nets 
[06/02 07:38:44  26661s] **** End NDR-Layer Usage Statistics ****
[06/02 07:38:44  26661s] 
[06/02 07:38:44  26661s] *** Finish post-CTS Setup Fixing (cpu=0:00:02.2 real=0:00:02.0 mem=19820.9M) ***
[06/02 07:38:44  26661s] 
[06/02 07:38:44  26661s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.17768.8
[06/02 07:38:45  26662s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.17768.20
[06/02 07:38:45  26662s] *** SetupOpt [finish] : cpu/real = 0:00:43.6/0:00:43.5 (1.0), totSession cpu/real = 7:24:22.7/17:30:20.6 (0.4), mem = 19785.9M
[06/02 07:38:45  26662s] End: GigaOpt nonLegal postEco optimization
[06/02 07:38:46  26662s] Design TNS changes after trial route: -3315.306 -> -3313.371
[06/02 07:38:46  26662s] Begin: GigaOpt TNS recovery
[06/02 07:38:46  26662s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -allEndPoints -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -postEco
[06/02 07:38:46  26663s] Info: 1416 io nets excluded
[06/02 07:38:46  26663s] Info: 2 clock nets excluded from IPO operation.
[06/02 07:38:46  26663s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 7:24:23.1/17:30:21.0 (0.4), mem = 19785.9M
[06/02 07:38:46  26663s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.17768.21
[06/02 07:38:46  26663s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/02 07:38:46  26663s] ### Creating PhyDesignMc. totSessionCpu=7:24:23 mem=19785.9M
[06/02 07:38:46  26663s] OPERPROF: Starting DPlace-Init at level 1, MEM:19785.9M
[06/02 07:38:46  26663s] #spOpts: N=28 autoPA advPA mergeVia=F 
[06/02 07:38:46  26663s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:19785.9M
[06/02 07:38:52  26668s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:5.840, REAL:5.837, MEM:19785.9M
[06/02 07:38:52  26669s] [CPU] DPlace-Init (cpu=0:00:05.9, real=0:00:06.0, mem=19785.9MB).
[06/02 07:38:52  26669s] OPERPROF: Finished DPlace-Init at level 1, CPU:5.890, REAL:5.890, MEM:19785.9M
[06/02 07:39:09  26686s] ### Creating PhyDesignMc, finished. totSessionCpu=7:24:46 mem=19785.9M
[06/02 07:39:22  26699s] 
[06/02 07:39:22  26699s] #optDebug: {2, 1.000, 0.8500} {3, 0.810, 0.8500} {4, 0.620, 0.8500} {5, 0.430, 0.8500} {6, 0.051, 0.8500} {7, 0.051, 0.8500} {8, 0.003, 0.8500} {9, 0.003, 0.8500} 
[06/02 07:39:22  26699s] ### Creating LA Mngr. totSessionCpu=7:24:59 mem=19785.9M
[06/02 07:39:22  26699s] ### Creating LA Mngr, finished. totSessionCpu=7:24:59 mem=19785.9M
[06/02 07:39:25  26702s] *info: 1416 io nets excluded
[06/02 07:39:25  26702s] *info: 2 clock nets excluded
[06/02 07:39:25  26702s] *info: 6 special nets excluded.
[06/02 07:39:25  26702s] *info: 1311 multi-driver nets excluded.
[06/02 07:39:25  26702s] *info: 27543 no-driver nets excluded.
[06/02 07:39:26  26703s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.17768.9
[06/02 07:39:26  26703s] PathGroup :  reg2cgate  TargetSlack : 0 
[06/02 07:39:26  26703s] PathGroup :  reg2reg  TargetSlack : 0 
[06/02 07:39:26  26703s] ** GigaOpt Optimizer WNS Slack -35.463 TNS Slack -3313.371 Density 0.05
[06/02 07:39:26  26703s] Optimizer TNS Opt
[06/02 07:39:26  26703s] OptDebug: Start of Optimizer TNS Pass: default* WNS -35.463 TNS -3313.371; reg2cgate* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS - TNS 0.000; all paths WNS -35.463 TNS -3313.371
[06/02 07:39:26  26703s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:19804.9M
[06/02 07:39:26  26703s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.003, MEM:19804.9M
[06/02 07:39:28  26705s] Active Path Group: default 
[06/02 07:39:28  26705s] +--------+---------+---------+---------+----------+------------+--------+---------------------+---------+----------------------------------------------------+
[06/02 07:39:28  26705s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View      |Pathgroup|                     End Point                      |
[06/02 07:39:28  26705s] +--------+---------+---------+---------+----------+------------+--------+---------------------+---------+----------------------------------------------------+
[06/02 07:39:28  26705s] | -35.463|  -35.463|-3313.371|-3313.371|     0.05%|   0:00:00.0|19820.9M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:39:29  26706s] | -35.463|  -35.463|-3311.294|-3311.294|     0.05%|   0:00:01.0|19757.9M|nominal_analysis_view|  default| swerv/g60847/Z                                     |
[06/02 07:39:29  26706s] | -35.464|  -35.464|-3310.441|-3310.441|     0.05%|   0:00:00.0|19757.9M|nominal_analysis_view|  default| swerv/g60847/Z                                     |
[06/02 07:39:29  26706s] | -35.464|  -35.464|-3308.686|-3308.686|     0.05%|   0:00:00.0|19757.9M|nominal_analysis_view|  default| swerv/g60887/Z                                     |
[06/02 07:39:29  26706s] | -35.464|  -35.464|-3308.684|-3308.684|     0.05%|   0:00:00.0|19757.9M|nominal_analysis_view|  default| swerv/g60887/Z                                     |
[06/02 07:39:29  26706s] | -35.464|  -35.464|-3308.623|-3308.623|     0.05%|   0:00:00.0|19757.9M|nominal_analysis_view|  default| swerv/g60887/Z                                     |
[06/02 07:39:29  26706s] | -35.464|  -35.464|-3306.573|-3306.573|     0.05%|   0:00:00.0|19757.9M|nominal_analysis_view|  default| swerv/g60883/Z                                     |
[06/02 07:39:29  26706s] | -35.464|  -35.464|-3306.543|-3306.543|     0.05%|   0:00:00.0|19757.9M|nominal_analysis_view|  default| swerv/g60883/Z                                     |
[06/02 07:39:29  26706s] | -35.464|  -35.464|-3306.530|-3306.530|     0.05%|   0:00:00.0|19757.9M|nominal_analysis_view|  default| swerv/g60883/Z                                     |
[06/02 07:39:29  26706s] | -35.464|  -35.464|-3306.529|-3306.529|     0.05%|   0:00:00.0|19757.9M|nominal_analysis_view|  default| swerv/g60883/Z                                     |
[06/02 07:39:29  26706s] | -35.464|  -35.464|-3304.497|-3304.497|     0.05%|   0:00:00.0|19757.9M|nominal_analysis_view|  default| swerv/g60885/Z                                     |
[06/02 07:39:29  26706s] | -35.464|  -35.464|-3298.272|-3298.272|     0.05%|   0:00:00.0|19757.9M|nominal_analysis_view|  default| swerv/g60835/Z                                     |
[06/02 07:39:29  26706s] | -35.464|  -35.464|-3297.890|-3297.890|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60835/Z                                     |
[06/02 07:39:29  26706s] | -35.464|  -35.464|-3296.581|-3296.581|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60642/Z                                     |
[06/02 07:39:29  26706s] | -35.464|  -35.464|-3294.561|-3294.561|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60867/Z                                     |
[06/02 07:39:29  26706s] | -35.464|  -35.464|-3294.424|-3294.424|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60605/Z                                     |
[06/02 07:39:29  26706s] | -35.464|  -35.464|-3288.466|-3288.466|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60639/Z                                     |
[06/02 07:39:29  26706s] | -35.464|  -35.464|-3282.545|-3282.545|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60889/Z                                     |
[06/02 07:39:30  26706s] | -35.464|  -35.464|-3282.531|-3282.531|     0.05%|   0:00:01.0|19765.9M|nominal_analysis_view|  default| swerv/g60889/Z                                     |
[06/02 07:39:30  26706s] | -35.464|  -35.464|-3282.526|-3282.526|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60889/Z                                     |
[06/02 07:39:30  26706s] | -35.464|  -35.464|-3282.524|-3282.524|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60889/Z                                     |
[06/02 07:39:30  26706s] | -35.464|  -35.464|-3282.519|-3282.519|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60889/Z                                     |
[06/02 07:39:30  26707s] | -35.464|  -35.464|-3276.660|-3276.660|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60798/Z                                     |
[06/02 07:39:30  26707s] | -35.464|  -35.464|-3273.547|-3273.547|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60644/Z                                     |
[06/02 07:39:30  26707s] | -35.464|  -35.464|-3267.759|-3267.759|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60847/Z                                     |
[06/02 07:39:30  26707s] | -35.464|  -35.464|-3266.909|-3266.909|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60797/Z                                     |
[06/02 07:39:30  26707s] | -35.464|  -35.464|-3263.607|-3263.607|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60849/Z                                     |
[06/02 07:39:30  26707s] | -35.464|  -35.464|-3261.820|-3261.820|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60835/Z                                     |
[06/02 07:39:30  26707s] | -35.464|  -35.464|-3252.384|-3252.384|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60641/Z                                     |
[06/02 07:39:30  26707s] | -35.464|  -35.464|-3246.706|-3246.706|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60835/Z                                     |
[06/02 07:39:30  26707s] | -35.464|  -35.464|-3246.170|-3246.170|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60835/Z                                     |
[06/02 07:39:30  26707s] | -35.464|  -35.464|-3245.892|-3245.892|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60835/Z                                     |
[06/02 07:39:30  26707s] | -35.464|  -35.464|-3244.688|-3244.688|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60888/Z                                     |
[06/02 07:39:31  26707s] | -35.464|  -35.464|-3244.680|-3244.680|     0.05%|   0:00:01.0|19765.9M|nominal_analysis_view|  default| swerv/g60888/Z                                     |
[06/02 07:39:31  26707s] | -35.464|  -35.464|-3244.675|-3244.675|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60888/Z                                     |
[06/02 07:39:31  26707s] | -35.464|  -35.464|-3242.903|-3242.903|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60640/Z                                     |
[06/02 07:39:31  26707s] | -35.464|  -35.464|-3237.297|-3237.297|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60845/Z                                     |
[06/02 07:39:31  26707s] | -35.464|  -35.464|-3235.535|-3235.535|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/02 07:39:31  26707s] | -35.464|  -35.464|-3235.376|-3235.376|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/02 07:39:31  26708s] | -35.464|  -35.464|-3235.260|-3235.260|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/02 07:39:31  26708s] | -35.464|  -35.464|-3235.223|-3235.223|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/02 07:39:31  26708s] | -35.464|  -35.464|-3235.208|-3235.208|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/02 07:39:31  26708s] | -35.464|  -35.464|-3235.180|-3235.180|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60652/Z                                     |
[06/02 07:39:31  26708s] | -35.464|  -35.464|-3231.917|-3231.917|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60847/Z                                     |
[06/02 07:39:31  26708s] | -35.464|  -35.464|-3226.196|-3226.196|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60847/Z                                     |
[06/02 07:39:31  26708s] | -35.464|  -35.464|-3226.062|-3226.062|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60847/Z                                     |
[06/02 07:39:31  26708s] | -35.464|  -35.464|-3225.871|-3225.871|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60847/Z                                     |
[06/02 07:39:31  26708s] | -35.464|  -35.464|-3224.680|-3224.680|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60847/Z                                     |
[06/02 07:39:31  26708s] | -35.464|  -35.464|-3224.582|-3224.582|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60847/Z                                     |
[06/02 07:39:31  26708s] | -35.464|  -35.464|-3224.502|-3224.502|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60847/Z                                     |
[06/02 07:39:31  26708s] | -35.464|  -35.464|-3224.314|-3224.314|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60847/Z                                     |
[06/02 07:39:31  26708s] | -35.464|  -35.464|-3224.163|-3224.163|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60847/Z                                     |
[06/02 07:39:31  26708s] | -35.464|  -35.464|-3224.119|-3224.119|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60847/Z                                     |
[06/02 07:39:31  26708s] | -35.464|  -35.464|-3224.052|-3224.052|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60847/Z                                     |
[06/02 07:39:31  26708s] | -35.464|  -35.464|-3223.994|-3223.994|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60847/Z                                     |
[06/02 07:39:32  26708s] | -35.464|  -35.464|-3223.812|-3223.812|     0.05%|   0:00:01.0|19765.9M|nominal_analysis_view|  default| swerv/g60847/Z                                     |
[06/02 07:39:32  26709s] | -35.464|  -35.464|-3220.683|-3220.683|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60613/Z                                     |
[06/02 07:39:32  26709s] | -35.464|  -35.464|-3213.936|-3213.936|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60650/Z                                     |
[06/02 07:39:32  26709s] | -35.464|  -35.464|-3213.899|-3213.899|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60650/Z                                     |
[06/02 07:39:32  26709s] | -35.464|  -35.464|-3213.885|-3213.885|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60650/Z                                     |
[06/02 07:39:32  26709s] | -35.464|  -35.464|-3207.187|-3207.187|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60649/Z                                     |
[06/02 07:39:32  26709s] | -35.464|  -35.464|-3207.144|-3207.144|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60649/Z                                     |
[06/02 07:39:32  26709s] | -35.464|  -35.464|-3207.127|-3207.127|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60649/Z                                     |
[06/02 07:39:32  26709s] | -35.464|  -35.464|-3207.116|-3207.116|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60649/Z                                     |
[06/02 07:39:32  26709s] | -35.464|  -35.464|-3207.102|-3207.102|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60649/Z                                     |
[06/02 07:39:32  26709s] | -35.464|  -35.464|-3207.095|-3207.095|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60649/Z                                     |
[06/02 07:39:32  26709s] | -35.464|  -35.464|-3207.089|-3207.089|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60649/Z                                     |
[06/02 07:39:33  26709s] | -35.464|  -35.464|-3206.877|-3206.877|     0.05%|   0:00:01.0|19765.9M|nominal_analysis_view|  default| swerv/g60835/Z                                     |
[06/02 07:39:33  26709s] | -35.464|  -35.464|-3206.844|-3206.844|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60835/Z                                     |
[06/02 07:39:33  26709s] | -35.464|  -35.464|-3206.532|-3206.532|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60802/Z                                     |
[06/02 07:39:33  26709s] | -35.464|  -35.464|-3203.420|-3203.420|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60648/Z                                     |
[06/02 07:39:33  26709s] | -35.464|  -35.464|-3203.402|-3203.402|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60648/Z                                     |
[06/02 07:39:33  26709s] | -35.464|  -35.464|-3203.393|-3203.393|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60648/Z                                     |
[06/02 07:39:33  26710s] | -35.464|  -35.464|-3203.390|-3203.390|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60648/Z                                     |
[06/02 07:39:33  26710s] | -35.464|  -35.464|-3203.372|-3203.372|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60835/Z                                     |
[06/02 07:39:33  26710s] | -35.464|  -35.464|-3203.361|-3203.361|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60849/Z                                     |
[06/02 07:39:33  26710s] | -35.464|  -35.464|-3203.358|-3203.358|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60849/Z                                     |
[06/02 07:39:33  26710s] | -35.464|  -35.464|-3203.350|-3203.350|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60849/Z                                     |
[06/02 07:39:34  26711s] | -35.464|  -35.464|-3203.496|-3203.496|     0.05%|   0:00:01.0|19765.9M|nominal_analysis_view|  default| swerv/g60846/Z                                     |
[06/02 07:39:34  26711s] | -35.464|  -35.464|-3203.495|-3203.495|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60846/Z                                     |
[06/02 07:39:34  26711s] | -35.464|  -35.464|-3203.463|-3203.463|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60645/Z                                     |
[06/02 07:39:34  26711s] | -35.464|  -35.464|-3203.449|-3203.449|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60645/Z                                     |
[06/02 07:39:34  26711s] | -35.464|  -35.464|-3203.444|-3203.444|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60645/Z                                     |
[06/02 07:39:34  26711s] | -35.464|  -35.464|-3203.444|-3203.444|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60645/Z                                     |
[06/02 07:39:34  26711s] | -35.464|  -35.464|-3203.425|-3203.425|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60845/Z                                     |
[06/02 07:39:34  26711s] | -35.464|  -35.464|-3203.422|-3203.422|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60845/Z                                     |
[06/02 07:39:34  26711s] | -35.464|  -35.464|-3203.417|-3203.417|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60845/Z                                     |
[06/02 07:39:34  26711s] | -35.464|  -35.464|-3203.348|-3203.348|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60834/Z                                     |
[06/02 07:39:34  26711s] | -35.464|  -35.464|-3203.330|-3203.330|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60834/Z                                     |
[06/02 07:39:34  26711s] | -35.464|  -35.464|-3196.944|-3196.944|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60839/Z                                     |
[06/02 07:39:34  26711s] | -35.464|  -35.464|-3196.923|-3196.923|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60839/Z                                     |
[06/02 07:39:34  26711s] | -35.464|  -35.464|-3190.581|-3190.581|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60798/Z                                     |
[06/02 07:39:34  26711s] | -35.464|  -35.464|-3188.544|-3188.544|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60797/Z                                     |
[06/02 07:39:34  26711s] | -35.464|  -35.464|-3182.343|-3182.343|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60799/Z                                     |
[06/02 07:39:34  26711s] | -35.464|  -35.464|-3176.201|-3176.201|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60803/Z                                     |
[06/02 07:39:34  26711s] | -35.464|  -35.464|-3170.172|-3170.172|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60614/Z                                     |
[06/02 07:39:35  26711s] | -35.464|  -35.464|-3170.156|-3170.156|     0.05%|   0:00:01.0|19765.9M|nominal_analysis_view|  default| swerv/g60614/Z                                     |
[06/02 07:39:35  26711s] | -35.464|  -35.464|-3168.107|-3168.107|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60615/Z                                     |
[06/02 07:39:35  26711s] | -35.464|  -35.464|-3167.946|-3167.946|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60615/Z                                     |
[06/02 07:39:35  26711s] | -35.464|  -35.464|-3165.957|-3165.957|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60617/Z                                     |
[06/02 07:39:35  26712s] | -35.464|  -35.464|-3165.869|-3165.869|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60617/Z                                     |
[06/02 07:39:35  26712s] | -35.464|  -35.464|-3165.857|-3165.857|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60617/Z                                     |
[06/02 07:39:35  26712s] | -35.464|  -35.464|-3160.371|-3160.371|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60605/Z                                     |
[06/02 07:39:35  26712s] | -35.464|  -35.464|-3160.368|-3160.368|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60605/Z                                     |
[06/02 07:39:35  26712s] | -35.464|  -35.464|-3160.367|-3160.367|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60605/Z                                     |
[06/02 07:39:35  26712s] | -35.464|  -35.464|-3160.364|-3160.364|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60637/Z                                     |
[06/02 07:39:35  26712s] | -35.464|  -35.464|-3160.358|-3160.358|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60637/Z                                     |
[06/02 07:39:35  26712s] | -35.464|  -35.464|-3160.356|-3160.356|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60639/Z                                     |
[06/02 07:39:35  26712s] | -35.464|  -35.464|-3155.992|-3155.992|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g61060/Z                                     |
[06/02 07:39:35  26712s] | -35.464|  -35.464|-3150.540|-3150.540|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g61059/Z                                     |
[06/02 07:39:35  26712s] | -35.464|  -35.464|-3145.091|-3145.091|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60618/Z                                     |
[06/02 07:39:35  26712s] | -35.464|  -35.464|-3145.089|-3145.089|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60618/Z                                     |
[06/02 07:39:35  26712s] | -35.464|  -35.464|-3145.088|-3145.088|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60618/Z                                     |
[06/02 07:39:35  26712s] | -35.464|  -35.464|-3145.085|-3145.085|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60643/Z                                     |
[06/02 07:39:35  26712s] | -35.464|  -35.464|-3139.721|-3139.721|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60644/Z                                     |
[06/02 07:39:35  26712s] | -35.464|  -35.464|-3134.473|-3134.473|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60641/Z                                     |
[06/02 07:39:35  26712s] | -35.464|  -35.464|-3133.011|-3133.011|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60641/Z                                     |
[06/02 07:39:35  26712s] | -35.464|  -35.464|-3131.528|-3131.528|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g61063/Z                                     |
[06/02 07:39:35  26712s] | -35.464|  -35.464|-3126.289|-3126.289|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60837/Z                                     |
[06/02 07:39:35  26712s] | -35.464|  -35.464|-3124.822|-3124.822|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g61057/Z                                     |
[06/02 07:39:35  26712s] | -35.464|  -35.464|-3119.616|-3119.616|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60640/Z                                     |
[06/02 07:39:35  26712s] | -35.464|  -35.464|-3119.615|-3119.615|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60640/Z                                     |
[06/02 07:39:35  26712s] | -35.464|  -35.464|-3115.641|-3115.641|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60642/Z                                     |
[06/02 07:39:35  26712s] | -35.464|  -35.464|-3115.637|-3115.637|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60642/Z                                     |
[06/02 07:39:35  26712s] | -35.464|  -35.464|-3115.637|-3115.637|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60642/Z                                     |
[06/02 07:39:35  26712s] | -35.464|  -35.464|-3115.637|-3115.637|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60642/Z                                     |
[06/02 07:39:35  26712s] | -35.464|  -35.464|-3110.507|-3110.507|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60802/Z                                     |
[06/02 07:39:36  26712s] | -35.464|  -35.464|-3106.612|-3106.612|     0.05%|   0:00:01.0|19765.9M|nominal_analysis_view|  default| swerv/g60805/Z                                     |
[06/02 07:39:36  26712s] | -35.464|  -35.464|-3102.622|-3102.622|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60836/Z                                     |
[06/02 07:39:36  26712s] | -35.464|  -35.464|-3098.675|-3098.675|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60837/Z                                     |
[06/02 07:39:36  26712s] | -35.464|  -35.464|-3094.743|-3094.743|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60623/Z                                     |
[06/02 07:39:36  26712s] | -35.464|  -35.464|-3090.909|-3090.909|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60624/Z                                     |
[06/02 07:39:36  26713s] | -35.464|  -35.464|-3090.288|-3090.288|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60628/Z                                     |
[06/02 07:39:36  26713s] | -35.464|  -35.464|-3097.380|-3097.380|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60625/Z                                     |
[06/02 07:39:36  26713s] | -35.464|  -35.464|-3097.174|-3097.174|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60626/Z                                     |
[06/02 07:39:36  26713s] | -35.464|  -35.464|-3097.120|-3097.120|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60809/Z                                     |
[06/02 07:39:36  26713s] | -35.464|  -35.464|-3097.104|-3097.104|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60809/Z                                     |
[06/02 07:39:36  26713s] | -35.464|  -35.464|-3096.971|-3096.971|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60809/Z                                     |
[06/02 07:39:36  26713s] | -35.464|  -35.464|-3096.968|-3096.968|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60809/Z                                     |
[06/02 07:39:36  26713s] | -35.464|  -35.464|-3096.796|-3096.796|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60809/Z                                     |
[06/02 07:39:36  26713s] | -35.464|  -35.464|-3096.780|-3096.780|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60809/Z                                     |
[06/02 07:39:36  26713s] | -35.464|  -35.464|-3096.763|-3096.763|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60809/Z                                     |
[06/02 07:39:36  26713s] | -35.464|  -35.464|-3096.732|-3096.732|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60809/Z                                     |
[06/02 07:39:36  26713s] | -35.464|  -35.464|-3096.715|-3096.715|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60809/Z                                     |
[06/02 07:39:36  26713s] | -35.464|  -35.464|-3096.703|-3096.703|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60809/Z                                     |
[06/02 07:39:36  26713s] | -35.464|  -35.464|-3096.698|-3096.698|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60809/Z                                     |
[06/02 07:39:36  26713s] | -35.464|  -35.464|-3096.694|-3096.694|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60809/Z                                     |
[06/02 07:39:36  26713s] | -35.464|  -35.464|-3096.514|-3096.514|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60809/Z                                     |
[06/02 07:39:36  26713s] | -35.464|  -35.464|-3096.505|-3096.505|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60809/Z                                     |
[06/02 07:39:36  26713s] | -35.464|  -35.464|-3096.461|-3096.461|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60809/Z                                     |
[06/02 07:39:36  26713s] | -35.464|  -35.464|-3096.378|-3096.378|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60838/Z                                     |
[06/02 07:39:37  26713s] | -35.464|  -35.464|-3096.160|-3096.160|     0.05%|   0:00:01.0|19765.9M|nominal_analysis_view|  default| swerv/g60809/Z                                     |
[06/02 07:39:37  26713s] | -35.464|  -35.464|-3096.131|-3096.131|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60838/Z                                     |
[06/02 07:39:37  26713s] | -35.464|  -35.464|-3096.046|-3096.046|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60838/Z                                     |
[06/02 07:39:37  26713s] | -35.464|  -35.464|-3096.010|-3096.010|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60838/Z                                     |
[06/02 07:39:37  26713s] | -35.464|  -35.464|-3095.938|-3095.938|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60809/Z                                     |
[06/02 07:39:37  26713s] | -35.464|  -35.464|-3095.776|-3095.776|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60809/Z                                     |
[06/02 07:39:37  26713s] | -35.464|  -35.464|-3095.745|-3095.745|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60838/Z                                     |
[06/02 07:39:37  26714s] | -35.464|  -35.464|-3095.452|-3095.452|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60809/Z                                     |
[06/02 07:39:37  26714s] | -35.464|  -35.464|-3095.435|-3095.435|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60809/Z                                     |
[06/02 07:39:37  26714s] | -35.464|  -35.464|-3095.234|-3095.234|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60809/Z                                     |
[06/02 07:39:37  26714s] | -35.464|  -35.464|-3095.109|-3095.109|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60809/Z                                     |
[06/02 07:39:37  26714s] | -35.464|  -35.464|-3094.858|-3094.858|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60809/Z                                     |
[06/02 07:39:37  26714s] | -35.464|  -35.464|-3094.588|-3094.588|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60809/Z                                     |
[06/02 07:39:37  26714s] | -35.464|  -35.464|-3094.498|-3094.498|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60809/Z                                     |
[06/02 07:39:37  26714s] | -35.464|  -35.464|-3094.299|-3094.299|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60809/Z                                     |
[06/02 07:39:38  26714s] | -35.464|  -35.464|-3094.266|-3094.266|     0.05%|   0:00:01.0|19765.9M|nominal_analysis_view|  default| swerv/g60809/Z                                     |
[06/02 07:39:38  26715s] | -35.464|  -35.464|-3093.743|-3093.743|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60809/Z                                     |
[06/02 07:39:38  26715s] | -35.464|  -35.464|-3093.672|-3093.672|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60627/Z                                     |
[06/02 07:39:38  26715s] | -35.464|  -35.464|-3093.497|-3093.497|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60809/Z                                     |
[06/02 07:39:38  26715s] | -35.464|  -35.464|-3093.361|-3093.361|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60809/Z                                     |
[06/02 07:39:38  26715s] | -35.464|  -35.464|-3092.854|-3092.854|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60809/Z                                     |
[06/02 07:39:38  26715s] | -35.464|  -35.464|-3092.824|-3092.824|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60809/Z                                     |
[06/02 07:39:39  26715s] | -35.464|  -35.464|-3092.405|-3092.405|     0.05%|   0:00:01.0|19765.9M|nominal_analysis_view|  default| swerv/g60809/Z                                     |
[06/02 07:39:39  26716s] | -35.464|  -35.464|-3092.357|-3092.357|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60809/Z                                     |
[06/02 07:39:39  26716s] | -35.464|  -35.464|-3092.328|-3092.328|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60838/Z                                     |
[06/02 07:39:39  26716s] | -35.464|  -35.464|-3092.232|-3092.232|     0.05%|   0:00:00.0|19765.9M|nominal_analysis_view|  default| swerv/g60809/Z                                     |
[06/02 07:39:40  26717s] | -35.464|  -35.464|-3092.221|-3092.221|     0.05%|   0:00:01.0|19705.9M|nominal_analysis_view|  default| swerv/g60809/Z                                     |
[06/02 07:39:40  26717s] | -35.464|  -35.464|-3092.210|-3092.210|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g60809/Z                                     |
[06/02 07:39:40  26717s] | -35.464|  -35.464|-3092.178|-3092.178|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g60809/Z                                     |
[06/02 07:39:40  26717s] | -35.464|  -35.464|-3092.168|-3092.168|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g60809/Z                                     |
[06/02 07:39:40  26717s] | -35.464|  -35.464|-3092.163|-3092.163|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g60809/Z                                     |
[06/02 07:39:40  26717s] | -35.464|  -35.464|-3092.159|-3092.159|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g60809/Z                                     |
[06/02 07:39:40  26717s] | -35.464|  -35.464|-3092.156|-3092.156|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g60809/Z                                     |
[06/02 07:39:40  26717s] | -35.464|  -35.464|-3092.052|-3092.052|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g60809/Z                                     |
[06/02 07:39:41  26717s] | -35.464|  -35.464|-3092.047|-3092.047|     0.05%|   0:00:01.0|19705.9M|nominal_analysis_view|  default| swerv/g60809/Z                                     |
[06/02 07:39:41  26717s] | -35.464|  -35.464|-3092.038|-3092.038|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g60809/Z                                     |
[06/02 07:39:41  26718s] | -35.464|  -35.464|-3092.029|-3092.029|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g60809/Z                                     |
[06/02 07:39:42  26719s] | -35.464|  -35.464|-3099.037|-3099.037|     0.05%|   0:00:01.0|19705.9M|nominal_analysis_view|  default| swerv/g60798/Z                                     |
[06/02 07:39:42  26719s] | -35.464|  -35.464|-3098.936|-3098.936|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g221491/Z                                    |
[06/02 07:39:42  26719s] | -35.464|  -35.464|-3098.918|-3098.918|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g221491/Z                                    |
[06/02 07:39:42  26719s] | -35.464|  -35.464|-3098.839|-3098.839|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g221491/Z                                    |
[06/02 07:39:42  26719s] | -35.464|  -35.464|-3098.810|-3098.810|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g60806/Z                                     |
[06/02 07:39:43  26719s] | -35.464|  -35.464|-3098.779|-3098.779|     0.05%|   0:00:01.0|19705.9M|nominal_analysis_view|  default| swerv/g60806/Z                                     |
[06/02 07:39:43  26719s] | -35.464|  -35.464|-3098.773|-3098.773|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g60806/Z                                     |
[06/02 07:39:43  26719s] | -35.464|  -35.464|-3098.757|-3098.757|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g60806/Z                                     |
[06/02 07:39:43  26720s] | -35.464|  -35.464|-3098.741|-3098.741|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g60806/Z                                     |
[06/02 07:39:43  26720s] | -35.464|  -35.464|-3098.706|-3098.706|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g60806/Z                                     |
[06/02 07:39:45  26722s] | -35.464|  -35.464|-3101.998|-3101.998|     0.05%|   0:00:02.0|19705.9M|nominal_analysis_view|  default| swerv/g221491/Z                                    |
[06/02 07:39:46  26722s] | -35.464|  -35.464|-3101.993|-3101.993|     0.05%|   0:00:01.0|19705.9M|nominal_analysis_view|  default| swerv/g221491/Z                                    |
[06/02 07:39:46  26723s] | -35.464|  -35.464|-3101.988|-3101.988|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g221491/Z                                    |
[06/02 07:39:46  26723s] | -35.464|  -35.464|-3101.979|-3101.979|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g221491/Z                                    |
[06/02 07:39:46  26723s] | -35.464|  -35.464|-3101.975|-3101.975|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g221491/Z                                    |
[06/02 07:39:46  26723s] | -35.464|  -35.464|-3101.965|-3101.965|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g221491/Z                                    |
[06/02 07:39:46  26723s] | -35.464|  -35.464|-3101.961|-3101.961|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g221491/Z                                    |
[06/02 07:39:47  26723s] | -35.464|  -35.464|-3101.958|-3101.958|     0.05%|   0:00:01.0|19705.9M|nominal_analysis_view|  default| swerv/g221491/Z                                    |
[06/02 07:39:47  26723s] | -35.464|  -35.464|-3101.957|-3101.957|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g221491/Z                                    |
[06/02 07:39:47  26724s] | -35.464|  -35.464|-3101.952|-3101.952|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g221491/Z                                    |
[06/02 07:39:47  26724s] | -35.464|  -35.464|-3101.950|-3101.950|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g221491/Z                                    |
[06/02 07:39:47  26724s] | -35.464|  -35.464|-3112.059|-3112.059|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g60804/Z                                     |
[06/02 07:39:47  26724s] | -35.464|  -35.464|-3109.283|-3109.283|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g61060/Z                                     |
[06/02 07:39:47  26724s] | -35.464|  -35.464|-3106.541|-3106.541|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g61059/Z                                     |
[06/02 07:39:47  26724s] | -35.464|  -35.464|-3103.802|-3103.802|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g60802/Z                                     |
[06/02 07:39:47  26724s] | -35.464|  -35.464|-3101.750|-3101.750|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g61063/Z                                     |
[06/02 07:39:47  26724s] | -35.464|  -35.464|-3099.129|-3099.129|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g61057/Z                                     |
[06/02 07:39:47  26724s] | -35.464|  -35.464|-3096.531|-3096.531|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g61061/Z                                     |
[06/02 07:39:47  26724s] | -35.464|  -35.464|-3093.982|-3093.982|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g60836/Z                                     |
[06/02 07:39:47  26724s] | -35.464|  -35.464|-3093.938|-3093.938|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g60836/Z                                     |
[06/02 07:39:47  26724s] | -35.464|  -35.464|-3093.916|-3093.916|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g60836/Z                                     |
[06/02 07:39:47  26724s] | -35.464|  -35.464|-3093.900|-3093.900|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g60836/Z                                     |
[06/02 07:39:47  26724s] | -35.464|  -35.464|-3093.866|-3093.866|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g60836/Z                                     |
[06/02 07:39:47  26724s] | -35.464|  -35.464|-3093.528|-3093.528|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g60805/Z                                     |
[06/02 07:39:49  26726s] | -35.464|  -35.464|-3096.498|-3096.498|     0.05%|   0:00:02.0|19705.9M|nominal_analysis_view|  default| swerv/g60805/Z                                     |
[06/02 07:39:49  26726s] | -35.464|  -35.464|-3096.490|-3096.490|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g60805/Z                                     |
[06/02 07:39:49  26726s] | -35.464|  -35.464|-3096.489|-3096.489|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g60805/Z                                     |
[06/02 07:39:49  26726s] | -35.464|  -35.464|-3096.485|-3096.485|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g60805/Z                                     |
[06/02 07:39:49  26726s] | -35.464|  -35.464|-3096.482|-3096.482|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g60836/Z                                     |
[06/02 07:39:50  26726s] | -35.464|  -35.464|-3096.450|-3096.450|     0.05%|   0:00:01.0|19705.9M|nominal_analysis_view|  default| swerv/g60836/Z                                     |
[06/02 07:39:50  26726s] | -35.464|  -35.464|-3096.421|-3096.421|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g60836/Z                                     |
[06/02 07:39:50  26726s] | -35.464|  -35.464|-3096.401|-3096.401|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g60836/Z                                     |
[06/02 07:39:50  26726s] | -35.464|  -35.464|-3096.379|-3096.379|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g60836/Z                                     |
[06/02 07:39:50  26727s] | -35.464|  -35.464|-3096.372|-3096.372|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g60836/Z                                     |
[06/02 07:39:50  26727s] | -35.464|  -35.464|-3096.367|-3096.367|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g60836/Z                                     |
[06/02 07:39:50  26727s] | -35.464|  -35.464|-3096.354|-3096.354|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g60837/Z                                     |
[06/02 07:39:50  26727s] | -35.464|  -35.464|-3096.349|-3096.349|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g60837/Z                                     |
[06/02 07:39:50  26727s] | -35.464|  -35.464|-3096.349|-3096.349|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g60837/Z                                     |
[06/02 07:39:50  26727s] | -35.464|  -35.464|-3096.329|-3096.329|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g60842/Z                                     |
[06/02 07:39:50  26727s] | -35.464|  -35.464|-3096.319|-3096.319|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g60842/Z                                     |
[06/02 07:39:50  26727s] | -35.464|  -35.464|-3096.318|-3096.318|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g60842/Z                                     |
[06/02 07:39:51  26727s] | -35.464|  -35.464|-3093.192|-3093.192|     0.05%|   0:00:01.0|19705.9M|nominal_analysis_view|  default| swerv/g61060/Z                                     |
[06/02 07:39:51  26727s] | -35.464|  -35.464|-3090.103|-3090.103|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g61059/Z                                     |
[06/02 07:39:51  26727s] | -35.465|  -35.465|-3090.034|-3090.034|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g61059/Z                                     |
[06/02 07:39:51  26727s] | -35.465|  -35.465|-3090.027|-3090.027|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g61059/Z                                     |
[06/02 07:39:51  26728s] | -35.466|  -35.466|-3087.040|-3087.040|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g61064/Z                                     |
[06/02 07:39:51  26728s] | -35.466|  -35.466|-3084.001|-3084.001|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g61063/Z                                     |
[06/02 07:39:51  26728s] | -35.466|  -35.466|-3081.033|-3081.033|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g61057/Z                                     |
[06/02 07:39:51  26728s] | -35.466|  -35.466|-3078.083|-3078.083|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/g61061/Z                                     |
[06/02 07:39:51  26728s] | -35.466|  -35.466|-3075.177|-3075.177|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
[06/02 07:39:51  26728s] | -35.466|  -35.466|-3075.166|-3075.166|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
[06/02 07:39:51  26728s] | -35.466|  -35.466|-3075.149|-3075.149|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
[06/02 07:39:51  26728s] | -35.466|  -35.466|-3075.121|-3075.121|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
[06/02 07:39:51  26728s] | -35.466|  -35.466|-3075.099|-3075.099|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
[06/02 07:39:51  26728s] | -35.466|  -35.466|-3075.010|-3075.010|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
[06/02 07:39:51  26728s] | -35.466|  -35.466|-3074.969|-3074.969|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
[06/02 07:39:51  26728s] | -35.466|  -35.466|-3074.906|-3074.906|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
[06/02 07:39:51  26728s] | -35.466|  -35.466|-3074.870|-3074.870|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
[06/02 07:39:51  26728s] | -35.466|  -35.466|-3074.823|-3074.823|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
[06/02 07:39:51  26728s] | -35.466|  -35.466|-3074.798|-3074.798|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
[06/02 07:39:51  26728s] | -35.466|  -35.466|-3074.772|-3074.772|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
[06/02 07:39:51  26728s] | -35.466|  -35.466|-3074.764|-3074.764|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
[06/02 07:39:51  26728s] | -35.466|  -35.466|-3074.744|-3074.744|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
[06/02 07:39:51  26728s] | -35.466|  -35.466|-3074.731|-3074.731|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
[06/02 07:39:51  26728s] | -35.466|  -35.466|-3074.724|-3074.724|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
[06/02 07:39:51  26728s] | -35.466|  -35.466|-3074.718|-3074.718|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
[06/02 07:39:51  26728s] | -35.466|  -35.466|-3074.711|-3074.711|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
[06/02 07:39:51  26728s] | -35.466|  -35.466|-3074.692|-3074.692|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
[06/02 07:39:51  26728s] | -35.466|  -35.466|-3074.679|-3074.679|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
[06/02 07:39:51  26728s] | -35.466|  -35.466|-3074.677|-3074.677|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
[06/02 07:39:52  26728s] | -35.466|  -35.466|-3074.665|-3074.665|     0.05%|   0:00:01.0|19705.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
[06/02 07:39:52  26728s] | -35.466|  -35.466|-3074.663|-3074.663|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
[06/02 07:39:52  26728s] | -35.466|  -35.466|-3074.656|-3074.656|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
[06/02 07:39:52  26729s] | -35.466|  -35.466|-3074.609|-3074.609|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
[06/02 07:39:52  26729s] | -35.466|  -35.466|-3074.593|-3074.593|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
[06/02 07:39:52  26729s] | -35.466|  -35.466|-3074.561|-3074.561|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
[06/02 07:39:52  26729s] | -35.466|  -35.466|-3074.504|-3074.504|     0.05%|   0:00:00.0|19705.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
[06/02 07:39:52  26729s] | -35.466|  -35.466|-3074.489|-3074.489|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/g61471/Z                                     |
[06/02 07:39:52  26729s] | -35.466|  -35.466|-3074.480|-3074.480|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/g61471/Z                                     |
[06/02 07:39:52  26729s] | -35.466|  -35.466|-3074.463|-3074.463|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/g61471/Z                                     |
[06/02 07:39:53  26729s] | -35.466|  -35.466|-3074.447|-3074.447|     0.05%|   0:00:01.0|19567.9M|nominal_analysis_view|  default| swerv/g61471/Z                                     |
[06/02 07:39:53  26729s] | -35.466|  -35.466|-3074.426|-3074.426|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
[06/02 07:39:53  26729s] | -35.466|  -35.466|-3074.402|-3074.402|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
[06/02 07:39:53  26730s] | -35.466|  -35.466|-3074.307|-3074.307|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
[06/02 07:39:53  26730s] | -35.466|  -35.466|-3073.899|-3073.899|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/g61472/Z                                     |
[06/02 07:39:53  26730s] | -35.466|  -35.466|-3073.886|-3073.886|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/g61472/Z                                     |
[06/02 07:39:53  26730s] | -35.466|  -35.466|-3073.883|-3073.883|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/g61472/Z                                     |
[06/02 07:39:53  26730s] | -35.466|  -35.466|-3073.809|-3073.809|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
[06/02 07:39:54  26730s] | -35.466|  -35.466|-3073.548|-3073.548|     0.05%|   0:00:01.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
[06/02 07:39:54  26731s] | -35.466|  -35.466|-3073.507|-3073.507|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
[06/02 07:39:54  26731s] | -35.466|  -35.466|-3072.669|-3072.669|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
[06/02 07:39:55  26731s] | -35.466|  -35.466|-3072.652|-3072.652|     0.05%|   0:00:01.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
[06/02 07:39:55  26731s] | -35.466|  -35.466|-3072.641|-3072.641|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
[06/02 07:39:55  26732s] | -35.466|  -35.466|-3072.625|-3072.625|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
[06/02 07:39:55  26732s] | -35.466|  -35.466|-3072.534|-3072.534|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
[06/02 07:39:55  26732s] | -35.466|  -35.466|-3072.519|-3072.519|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
[06/02 07:39:55  26732s] | -35.466|  -35.466|-3072.495|-3072.495|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
[06/02 07:39:56  26733s] | -35.466|  -35.466|-3071.786|-3071.786|     0.05%|   0:00:01.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
[06/02 07:39:56  26733s] | -35.466|  -35.466|-3071.768|-3071.768|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
[06/02 07:39:56  26733s] | -35.466|  -35.466|-3071.745|-3071.745|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
[06/02 07:39:56  26733s] | -35.466|  -35.466|-3071.739|-3071.739|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
[06/02 07:39:56  26733s] | -35.466|  -35.466|-3071.732|-3071.732|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
[06/02 07:39:57  26733s] | -35.466|  -35.466|-3071.730|-3071.730|     0.05%|   0:00:01.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
[06/02 07:39:57  26733s] | -35.466|  -35.466|-3071.719|-3071.719|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
[06/02 07:39:57  26733s] | -35.466|  -35.466|-3071.717|-3071.717|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
[06/02 07:39:57  26733s] | -35.466|  -35.466|-3071.034|-3071.034|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/g61058/Z                                     |
[06/02 07:39:57  26733s] | -35.466|  -35.466|-3070.354|-3070.354|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/g61063/Z                                     |
[06/02 07:39:57  26733s] | -35.466|  -35.466|-3069.681|-3069.681|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/g61057/Z                                     |
[06/02 07:39:57  26733s] | -35.466|  -35.466|-3069.012|-3069.012|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/g61062/Z                                     |
[06/02 07:39:57  26734s] | -35.465|  -35.465|-3068.969|-3068.969|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/g61062/Z                                     |
[06/02 07:39:57  26734s] | -35.465|  -35.465|-3068.304|-3068.304|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/g61060/Z                                     |
[06/02 07:39:57  26734s] | -35.466|  -35.466|-3072.013|-3072.013|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/g61064/Z                                     |
[06/02 07:39:57  26734s] | -35.465|  -35.465|-3071.982|-3071.982|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/g61064/Z                                     |
[06/02 07:39:57  26734s] | -35.466|  -35.466|-3075.374|-3075.374|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/g61057/Z                                     |
[06/02 07:39:57  26734s] | -35.465|  -35.465|-3076.997|-3076.997|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/g61061/Z                                     |
[06/02 07:39:57  26734s] | -35.466|  -35.466|-3076.974|-3076.974|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221704/Z            |
[06/02 07:39:57  26734s] | -35.466|  -35.466|-3076.696|-3076.696|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221704/Z            |
[06/02 07:39:57  26734s] | -35.466|  -35.466|-3076.692|-3076.692|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221704/Z            |
[06/02 07:39:57  26734s] | -35.466|  -35.466|-3076.650|-3076.650|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221704/Z            |
[06/02 07:39:57  26734s] | -35.466|  -35.466|-3076.587|-3076.587|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221704/Z            |
[06/02 07:39:57  26734s] | -35.466|  -35.466|-3076.521|-3076.521|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221704/Z            |
[06/02 07:39:57  26734s] | -35.466|  -35.466|-3076.355|-3076.355|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221704/Z            |
[06/02 07:39:57  26734s] | -35.466|  -35.466|-3076.297|-3076.297|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221704/Z            |
[06/02 07:39:57  26734s] | -35.466|  -35.466|-3076.225|-3076.225|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221704/Z            |
[06/02 07:39:58  26734s] | -35.466|  -35.466|-3076.210|-3076.210|     0.05%|   0:00:01.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221704/Z            |
[06/02 07:39:58  26734s] | -35.466|  -35.466|-3076.187|-3076.187|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221704/Z            |
[06/02 07:39:58  26734s] | -35.466|  -35.466|-3076.170|-3076.170|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221704/Z            |
[06/02 07:39:58  26734s] | -35.466|  -35.466|-3076.137|-3076.137|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221704/Z            |
[06/02 07:39:58  26734s] | -35.466|  -35.466|-3076.119|-3076.119|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221704/Z            |
[06/02 07:39:58  26734s] | -35.466|  -35.466|-3076.099|-3076.099|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221704/Z            |
[06/02 07:39:58  26734s] | -35.466|  -35.466|-3076.091|-3076.091|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221704/Z            |
[06/02 07:39:58  26734s] | -35.466|  -35.466|-3076.081|-3076.081|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221704/Z            |
[06/02 07:39:58  26734s] | -35.466|  -35.466|-3076.074|-3076.074|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221704/Z            |
[06/02 07:39:58  26735s] | -35.466|  -35.466|-3075.809|-3075.809|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221704/Z            |
[06/02 07:39:58  26735s] | -35.466|  -35.466|-3075.724|-3075.724|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221704/Z            |
[06/02 07:39:58  26735s] | -35.466|  -35.466|-3075.647|-3075.647|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221704/Z            |
[06/02 07:39:58  26735s] | -35.466|  -35.466|-3075.627|-3075.627|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221704/Z            |
[06/02 07:39:58  26735s] | -35.466|  -35.466|-3075.520|-3075.520|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221704/Z            |
[06/02 07:39:58  26735s] | -35.466|  -35.466|-3075.501|-3075.501|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221704/Z            |
[06/02 07:39:58  26735s] | -35.466|  -35.466|-3075.412|-3075.412|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221704/Z            |
[06/02 07:39:58  26735s] | -35.466|  -35.466|-3075.231|-3075.231|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221704/Z            |
[06/02 07:39:59  26735s] | -35.466|  -35.466|-3075.188|-3075.188|     0.05%|   0:00:01.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221704/Z            |
[06/02 07:39:59  26735s] | -35.466|  -35.466|-3075.115|-3075.115|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221704/Z            |
[06/02 07:39:59  26736s] | -35.466|  -35.466|-3074.978|-3074.978|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221704/Z            |
[06/02 07:39:59  26736s] | -35.466|  -35.466|-3074.896|-3074.896|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221704/Z            |
[06/02 07:39:59  26736s] | -35.466|  -35.466|-3074.865|-3074.865|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221704/Z            |
[06/02 07:39:59  26736s] | -35.466|  -35.466|-3074.850|-3074.850|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221704/Z            |
[06/02 07:40:00  26736s] | -35.466|  -35.466|-3074.826|-3074.826|     0.05%|   0:00:01.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221704/Z            |
[06/02 07:40:00  26737s] | -35.466|  -35.466|-3074.806|-3074.806|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221704/Z            |
[06/02 07:40:00  26737s] | -35.466|  -35.466|-3074.786|-3074.786|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221704/Z            |
[06/02 07:40:00  26737s] | -35.466|  -35.466|-3074.762|-3074.762|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221704/Z            |
[06/02 07:40:00  26737s] | -35.466|  -35.466|-3074.739|-3074.739|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221704/Z            |
[06/02 07:40:01  26737s] | -35.466|  -35.466|-3074.717|-3074.717|     0.05%|   0:00:01.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221704/Z            |
[06/02 07:40:01  26737s] | -35.466|  -35.466|-3074.703|-3074.703|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221704/Z            |
[06/02 07:40:01  26737s] | -35.466|  -35.466|-3074.696|-3074.696|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221704/Z            |
[06/02 07:40:01  26737s] | -35.466|  -35.466|-3074.693|-3074.693|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221704/Z            |
[06/02 07:40:01  26737s] | -35.466|  -35.466|-3074.692|-3074.692|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221704/Z            |
[06/02 07:40:01  26737s] | -35.466|  -35.466|-3074.419|-3074.419|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221706/Z            |
[06/02 07:40:01  26737s] | -35.466|  -35.466|-3074.339|-3074.339|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221706/Z            |
[06/02 07:40:01  26737s] | -35.466|  -35.466|-3074.333|-3074.333|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221706/Z            |
[06/02 07:40:01  26738s] | -35.466|  -35.466|-3074.332|-3074.332|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221706/Z            |
[06/02 07:40:01  26738s] | -35.466|  -35.466|-3074.306|-3074.306|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| mem/g76811__6783/Z                                 |
[06/02 07:40:01  26738s] | -35.466|  -35.466|-3074.169|-3074.169|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| mem/g76734__7098/Z                                 |
[06/02 07:40:01  26738s] | -35.466|  -35.466|-3074.016|-3074.016|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| mem/g76800__2346/Z                                 |
[06/02 07:40:01  26738s] | -35.466|  -35.466|-3073.855|-3073.855|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| mem/g76800__2346/Z                                 |
[06/02 07:40:02  26738s] | -35.466|  -35.466|-3073.729|-3073.729|     0.05%|   0:00:01.0|19567.9M|nominal_analysis_view|  default| mem/g76800__2346/Z                                 |
[06/02 07:40:02  26738s] | -35.466|  -35.466|-3073.727|-3073.727|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| mem/g76800__2346/Z                                 |
[06/02 07:40:02  26739s] INTERNAL ERROR: SubNetwork init passed to be deleted pin mem/g77327__78379/B (input) Id 21  which is begin/end point or internal assertion point 
[06/02 07:40:02  26739s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/coe/coeSubTimingGraph.cpp:3748:markToBeDeleted]: Assert "0"
[06/02 07:40:02  26739s] INTERNAL ERROR: SubNetwork init passed to be deleted pin mem/g77327__78379/B (input) Id 21  which is begin/end point or internal assertion point 
[06/02 07:40:02  26739s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/coe/coeSubTimingGraph.cpp:3748:markToBeDeleted]: Assert "0"
[06/02 07:40:02  26739s] INTERNAL ERROR: SubNetwork init passed to be deleted pin mem/g77295__5526_dup/B (input) Id 21  which is begin/end point or internal assertion point 
[06/02 07:40:02  26739s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/coe/coeSubTimingGraph.cpp:3748:markToBeDeleted]: Assert "0"
[06/02 07:40:02  26739s] INTERNAL ERROR: SubNetwork init passed to be deleted pin mem/g77295__5526_dup/B (input) Id 21  which is begin/end point or internal assertion point 
[06/02 07:40:02  26739s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/coe/coeSubTimingGraph.cpp:3748:markToBeDeleted]: Assert "0"
[06/02 07:40:02  26739s] Dumping Information for Job 71 INTERNAL ERROR: SubNetwork init passed to be deleted pin mem/g77327__78379/B (input) Id 21  which is begin/end point or internal assertion point 
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/coe/coeSubTimingGraph.cpp:3748:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin mem/g77327__78379/B (input) Id 21  which is begin/end point or internal assertion point 
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/coe/coeSubTimingGraph.cpp:3748:markToBeDeleted]: Assert "0"
 
[06/02 07:40:02  26739s] Dumping Information for Job 81 INTERNAL ERROR: SubNetwork init passed to be deleted pin mem/g77295__5526_dup/B (input) Id 21  which is begin/end point or internal assertion point 
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/coe/coeSubTimingGraph.cpp:3748:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin mem/g77295__5526_dup/B (input) Id 21  which is begin/end point or internal assertion point 
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/coe/coeSubTimingGraph.cpp:3748:markToBeDeleted]: Assert "0"
 
[06/02 07:40:02  26739s] | -35.466|  -35.466|-3073.642|-3073.642|     0.05%|   0:00:00.0|19567.9M|nominal_analysis_view|  default| mem/g76773__1666/Z                                 |
[06/02 07:40:03  26740s] | -35.466|  -35.466|-3073.133|-3073.133|     0.05%|   0:00:01.0|19567.9M|nominal_analysis_view|  default| mem/g76807__6260/Z                                 |
[06/02 07:40:04  26741s] | -35.466|  -35.466|-3072.405|-3072.405|     0.05%|   0:00:01.0|19328.9M|nominal_analysis_view|  default| mem/g76820__1881/Z                                 |
[06/02 07:40:05  26742s] | -35.466|  -35.466|-3071.961|-3071.961|     0.05%|   0:00:01.0|19328.9M|nominal_analysis_view|  default| mem/g76718__7410/Z                                 |
[06/02 07:40:05  26742s] | -35.466|  -35.466|-3070.868|-3070.868|     0.05%|   0:00:00.0|19328.9M|nominal_analysis_view|  default| mem/g76718__7410/Z                                 |
[06/02 07:40:06  26742s] | -35.466|  -35.466|-3070.571|-3070.571|     0.05%|   0:00:01.0|19329.0M|nominal_analysis_view|  default| mem/g76792__1881/Z                                 |
[06/02 07:40:06  26743s] | -35.466|  -35.466|-3070.219|-3070.219|     0.05%|   0:00:00.0|19329.0M|nominal_analysis_view|  default| mem/g76811__6783/Z                                 |
[06/02 07:40:07  26744s] INTERNAL ERROR: SubNetwork init passed to be deleted pin mem/g77326__5477/B (input) Id 27  which is begin/end point or internal assertion point 
[06/02 07:40:07  26744s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/coe/coeSubTimingGraph.cpp:3748:markToBeDeleted]: Assert "0"
[06/02 07:40:07  26744s] INTERNAL ERROR: SubNetwork init passed to be deleted pin mem/g77326__5477/B (input) Id 27  which is begin/end point or internal assertion point 
[06/02 07:40:07  26744s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/coe/coeSubTimingGraph.cpp:3748:markToBeDeleted]: Assert "0"
[06/02 07:40:07  26744s] Dumping Information for Job 126 INTERNAL ERROR: SubNetwork init passed to be deleted pin mem/g77326__5477/B (input) Id 27  which is begin/end point or internal assertion point 
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/coe/coeSubTimingGraph.cpp:3748:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin mem/g77326__5477/B (input) Id 27  which is begin/end point or internal assertion point 
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/coe/coeSubTimingGraph.cpp:3748:markToBeDeleted]: Assert "0"
 
[06/02 07:40:07  26744s] | -35.466|  -35.466|-3069.975|-3069.975|     0.05%|   0:00:01.0|19329.0M|nominal_analysis_view|  default| mem/g76811__6783/Z                                 |
[06/02 07:40:07  26744s] | -35.466|  -35.466|-3069.871|-3069.871|     0.05%|   0:00:00.0|19329.0M|nominal_analysis_view|  default| mem/g76730__2802/Z                                 |
[06/02 07:40:08  26745s] | -35.466|  -35.466|-3069.752|-3069.752|     0.05%|   0:00:01.0|19086.0M|nominal_analysis_view|  default| mem/g76730__2802/Z                                 |
[06/02 07:40:08  26745s] | -35.466|  -35.466|-3069.751|-3069.751|     0.05%|   0:00:00.0|19086.0M|nominal_analysis_view|  default| mem/g76730__2802/Z                                 |
[06/02 07:40:08  26745s] | -35.466|  -35.466|-3069.735|-3069.735|     0.05%|   0:00:00.0|19086.0M|nominal_analysis_view|  default| mem/g76730__2802/Z                                 |
[06/02 07:40:09  26746s] | -35.466|  -35.466|-3069.562|-3069.562|     0.05%|   0:00:01.0|19086.0M|nominal_analysis_view|  default| mem/g76794__7482/Z                                 |
[06/02 07:40:09  26746s] | -35.466|  -35.466|-3069.533|-3069.533|     0.05%|   0:00:00.0|19086.0M|nominal_analysis_view|  default| mem/g76794__7482/Z                                 |
[06/02 07:40:10  26747s] | -35.466|  -35.466|-3069.404|-3069.404|     0.05%|   0:00:01.0|19086.0M|nominal_analysis_view|  default| mem/g76771__2883/Z                                 |
[06/02 07:40:10  26747s] | -35.466|  -35.466|-3069.392|-3069.392|     0.05%|   0:00:00.0|19086.0M|nominal_analysis_view|  default| mem/g76771__2883/Z                                 |
[06/02 07:40:10  26747s] | -35.466|  -35.466|-3069.382|-3069.382|     0.05%|   0:00:00.0|19086.0M|nominal_analysis_view|  default| mem/g76771__2883/Z                                 |
[06/02 07:40:11  26748s] | -35.466|  -35.466|-3069.259|-3069.259|     0.05%|   0:00:01.0|19086.0M|nominal_analysis_view|  default| mem/g76711__4733/Z                                 |
[06/02 07:40:11  26748s] | -35.466|  -35.466|-3069.203|-3069.203|     0.05%|   0:00:00.0|19086.0M|nominal_analysis_view|  default| mem/g76711__4733/Z                                 |
[06/02 07:40:12  26749s] | -35.466|  -35.466|-3069.136|-3069.136|     0.05%|   0:00:01.0|19086.0M|nominal_analysis_view|  default| mem/g76698__5526/Z                                 |
[06/02 07:40:12  26749s] | -35.466|  -35.466|-3069.131|-3069.131|     0.05%|   0:00:00.0|19086.0M|nominal_analysis_view|  default| mem/g76698__5526/Z                                 |
[06/02 07:40:12  26749s] | -35.466|  -35.466|-3069.115|-3069.115|     0.05%|   0:00:00.0|19086.0M|nominal_analysis_view|  default| mem/g76698__5526/Z                                 |
[06/02 07:40:12  26749s] INTERNAL ERROR: SubNetwork init passed to be deleted pin mem/g77327__78208_dup/B (input) Id 22  which is begin/end point or internal assertion point 
[06/02 07:40:12  26749s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/coe/coeSubTimingGraph.cpp:3748:markToBeDeleted]: Assert "0"
[06/02 07:40:12  26749s] INTERNAL ERROR: SubNetwork init passed to be deleted pin mem/g77327__78208_dup/B (input) Id 22  which is begin/end point or internal assertion point 
[06/02 07:40:12  26749s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/coe/coeSubTimingGraph.cpp:3748:markToBeDeleted]: Assert "0"
[06/02 07:40:12  26749s] INTERNAL ERROR: SubNetwork init passed to be deleted pin mem/g78233/B (input) Id 24  which is begin/end point or internal assertion point 
[06/02 07:40:12  26749s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/coe/coeSubTimingGraph.cpp:3748:markToBeDeleted]: Assert "0"
[06/02 07:40:12  26749s] Dumping Information for Job 73 INTERNAL ERROR: SubNetwork init passed to be deleted pin mem/g77327__78208_dup/B (input) Id 22  which is begin/end point or internal assertion point 
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/coe/coeSubTimingGraph.cpp:3748:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin mem/g77327__78208_dup/B (input) Id 22  which is begin/end point or internal assertion point 
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/coe/coeSubTimingGraph.cpp:3748:markToBeDeleted]: Assert "0"
 
[06/02 07:40:12  26749s] Dumping Information for Job 114 INTERNAL ERROR: SubNetwork init passed to be deleted pin mem/g78233/B (input) Id 24  which is begin/end point or internal assertion point 
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/coe/coeSubTimingGraph.cpp:3748:markToBeDeleted]: Assert "0"
 
[06/02 07:40:13  26749s] | -35.466|  -35.466|-3069.083|-3069.083|     0.05%|   0:00:01.0|19086.0M|nominal_analysis_view|  default| mem/g76727__6783/Z                                 |
[06/02 07:40:13  26749s] | -35.466|  -35.466|-3069.081|-3069.081|     0.05%|   0:00:00.0|19086.0M|nominal_analysis_view|  default| mem/g76727__6783/Z                                 |
[06/02 07:40:13  26749s] INTERNAL ERROR: SubNetwork init passed to be deleted pin mem/g78373/B (input) Id 74  which is begin/end point or internal assertion point 
[06/02 07:40:13  26749s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/coe/coeSubTimingGraph.cpp:3748:markToBeDeleted]: Assert "0"
[06/02 07:40:13  26749s] INTERNAL ERROR: SubNetwork init passed to be deleted pin mem/g78373/B (input) Id 74  which is begin/end point or internal assertion point 
[06/02 07:40:13  26749s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/coe/coeSubTimingGraph.cpp:3748:markToBeDeleted]: Assert "0"
[06/02 07:40:13  26749s] INTERNAL ERROR: SubNetwork init passed to be deleted pin mem/g78036_dup/B (input) Id 70  which is begin/end point or internal assertion point 
[06/02 07:40:13  26749s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/coe/coeSubTimingGraph.cpp:3748:markToBeDeleted]: Assert "0"
[06/02 07:40:13  26749s] INTERNAL ERROR: SubNetwork init passed to be deleted pin mem/g78036_dup/B (input) Id 70  which is begin/end point or internal assertion point 
[06/02 07:40:13  26749s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/coe/coeSubTimingGraph.cpp:3748:markToBeDeleted]: Assert "0"
[06/02 07:40:13  26749s] INTERNAL ERROR: SubNetwork init passed to be deleted pin mem/g78420/B (input) Id 23  which is begin/end point or internal assertion point 
[06/02 07:40:13  26749s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/coe/coeSubTimingGraph.cpp:3748:markToBeDeleted]: Assert "0"
[06/02 07:40:13  26749s] INTERNAL ERROR: SubNetwork init passed to be deleted pin mem/g77224__9315_dup/B (input) Id 26  which is begin/end point or internal assertion point 
[06/02 07:40:13  26749s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/coe/coeSubTimingGraph.cpp:3748:markToBeDeleted]: Assert "0"
[06/02 07:40:13  26750s] Dumping Information for Job 3 INTERNAL ERROR: SubNetwork init passed to be deleted pin mem/g78373/B (input) Id 74  which is begin/end point or internal assertion point 
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/coe/coeSubTimingGraph.cpp:3748:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin mem/g78373/B (input) Id 74  which is begin/end point or internal assertion point 
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/coe/coeSubTimingGraph.cpp:3748:markToBeDeleted]: Assert "0"
 
[06/02 07:40:13  26750s] Dumping Information for Job 7 INTERNAL ERROR: SubNetwork init passed to be deleted pin mem/g78036_dup/B (input) Id 70  which is begin/end point or internal assertion point 
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/coe/coeSubTimingGraph.cpp:3748:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin mem/g78036_dup/B (input) Id 70  which is begin/end point or internal assertion point 
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/coe/coeSubTimingGraph.cpp:3748:markToBeDeleted]: Assert "0"
 
[06/02 07:40:13  26750s] Dumping Information for Job 8 INTERNAL ERROR: SubNetwork init passed to be deleted pin mem/g78420/B (input) Id 23  which is begin/end point or internal assertion point 
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/coe/coeSubTimingGraph.cpp:3748:markToBeDeleted]: Assert "0"
 
[06/02 07:40:13  26750s] Dumping Information for Job 43 INTERNAL ERROR: SubNetwork init passed to be deleted pin mem/g77224__9315_dup/B (input) Id 26  which is begin/end point or internal assertion point 
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/coe/coeSubTimingGraph.cpp:3748:markToBeDeleted]: Assert "0"
 
[06/02 07:40:14  26750s] | -35.466|  -35.466|-3069.074|-3069.074|     0.05%|   0:00:01.0|19086.0M|nominal_analysis_view|  default| mem/g76791__6131/Z                                 |
[06/02 07:40:14  26750s] | -35.466|  -35.466|-3069.069|-3069.069|     0.05%|   0:00:00.0|19086.0M|nominal_analysis_view|  default| mem/g76701__1617/Z                                 |
[06/02 07:40:14  26750s] | -35.466|  -35.466|-3069.067|-3069.067|     0.05%|   0:00:00.0|19086.0M|nominal_analysis_view|  default| mem/g76701__1617/Z                                 |
[06/02 07:40:14  26750s] | -35.466|  -35.466|-3069.066|-3069.066|     0.05%|   0:00:00.0|19086.0M|nominal_analysis_view|  default| mem/g76769__9315/Z                                 |
[06/02 07:40:14  26751s] | -35.466|  -35.466|-3069.059|-3069.059|     0.05%|   0:00:00.0|19086.0M|nominal_analysis_view|  default| mem/g76769__9315/Z                                 |
[06/02 07:40:14  26751s] INTERNAL ERROR: SubNetwork init passed to be deleted pin mem/g77222__4733/B (input) Id 15  which is begin/end point or internal assertion point 
[06/02 07:40:14  26751s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/coe/coeSubTimingGraph.cpp:3748:markToBeDeleted]: Assert "0"
[06/02 07:40:14  26751s] INTERNAL ERROR: SubNetwork init passed to be deleted pin mem/g77222__4733/D (input) Id 33  which is begin/end point or internal assertion point 
[06/02 07:40:14  26751s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/coe/coeSubTimingGraph.cpp:3748:markToBeDeleted]: Assert "0"
[06/02 07:40:14  26751s] Dumping Information for Job 1 INTERNAL ERROR: SubNetwork init passed to be deleted pin mem/g77222__4733/B (input) Id 15  which is begin/end point or internal assertion point 
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/coe/coeSubTimingGraph.cpp:3748:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin mem/g77222__4733/D (input) Id 33  which is begin/end point or internal assertion point 
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/coe/coeSubTimingGraph.cpp:3748:markToBeDeleted]: Assert "0"
 
[06/02 07:40:14  26751s] | -35.466|  -35.466|-3069.054|-3069.054|     0.05%|   0:00:00.0|19086.0M|nominal_analysis_view|  default| mem/g76769__9315/Z                                 |
[06/02 07:40:14  26751s] INTERNAL ERROR: SubNetwork init passed to be deleted pin mem/g77222__4733/B (input) Id 15  which is begin/end point or internal assertion point 
[06/02 07:40:14  26751s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/coe/coeSubTimingGraph.cpp:3748:markToBeDeleted]: Assert "0"
[06/02 07:40:14  26751s] INTERNAL ERROR: SubNetwork init passed to be deleted pin mem/g77222__4733/D (input) Id 33  which is begin/end point or internal assertion point 
[06/02 07:40:14  26751s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/coe/coeSubTimingGraph.cpp:3748:markToBeDeleted]: Assert "0"
[06/02 07:40:14  26751s] Dumping Information for Job 5 INTERNAL ERROR: SubNetwork init passed to be deleted pin mem/g77222__4733/B (input) Id 15  which is begin/end point or internal assertion point 
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/coe/coeSubTimingGraph.cpp:3748:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin mem/g77222__4733/D (input) Id 33  which is begin/end point or internal assertion point 
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/coe/coeSubTimingGraph.cpp:3748:markToBeDeleted]: Assert "0"
 
[06/02 07:40:14  26751s] | -35.466|  -35.466|-3069.051|-3069.051|     0.05%|   0:00:00.0|19086.0M|nominal_analysis_view|  default| mem/g76769__9315/Z                                 |
[06/02 07:40:14  26751s] INTERNAL ERROR: SubNetwork init passed to be deleted pin mem/g76902__7098/B (input) Id 22  which is begin/end point or internal assertion point 
[06/02 07:40:14  26751s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/coe/coeSubTimingGraph.cpp:3748:markToBeDeleted]: Assert "0"
[06/02 07:40:14  26751s] INTERNAL ERROR: SubNetwork init passed to be deleted pin mem/g76902__7098/D (input) Id 38  which is begin/end point or internal assertion point 
[06/02 07:40:14  26751s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/coe/coeSubTimingGraph.cpp:3748:markToBeDeleted]: Assert "0"
[06/02 07:40:14  26751s] INTERNAL ERROR: SubNetwork init passed to be deleted pin mem/g76902__7098/B (input) Id 22  which is begin/end point or internal assertion point 
[06/02 07:40:14  26751s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/coe/coeSubTimingGraph.cpp:3748:markToBeDeleted]: Assert "0"
[06/02 07:40:14  26751s] INTERNAL ERROR: SubNetwork init passed to be deleted pin mem/g76902__7098/D (input) Id 38  which is begin/end point or internal assertion point 
[06/02 07:40:14  26751s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/coe/coeSubTimingGraph.cpp:3748:markToBeDeleted]: Assert "0"
[06/02 07:40:14  26751s] Dumping Information for Job 10 INTERNAL ERROR: SubNetwork init passed to be deleted pin mem/g76902__7098/B (input) Id 22  which is begin/end point or internal assertion point 
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/coe/coeSubTimingGraph.cpp:3748:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin mem/g76902__7098/D (input) Id 38  which is begin/end point or internal assertion point 
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/coe/coeSubTimingGraph.cpp:3748:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin mem/g76902__7098/B (input) Id 22  which is begin/end point or internal assertion point 
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/coe/coeSubTimingGraph.cpp:3748:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin mem/g76902__7098/D (input) Id 38  which is begin/end point or internal assertion point 
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/coe/coeSubTimingGraph.cpp:3748:markToBeDeleted]: Assert "0"
 
[06/02 07:40:14  26751s] | -35.466|  -35.466|-3069.045|-3069.045|     0.05%|   0:00:00.0|19086.0M|nominal_analysis_view|  default| mem/g76769__9315/Z                                 |
[06/02 07:40:14  26751s] | -35.466|  -35.466|-3069.043|-3069.043|     0.05%|   0:00:00.0|19086.0M|nominal_analysis_view|  default| mem/g76769__9315/Z                                 |
[06/02 07:40:14  26751s] INTERNAL ERROR: SubNetwork init passed to be deleted pin mem/g77329__6260/B (input) Id 17  which is begin/end point or internal assertion point 
[06/02 07:40:14  26751s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/coe/coeSubTimingGraph.cpp:3748:markToBeDeleted]: Assert "0"
[06/02 07:40:14  26751s] INTERNAL ERROR: SubNetwork init passed to be deleted pin mem/g77302__1705/B (input) Id 17  which is begin/end point or internal assertion point 
[06/02 07:40:14  26751s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/coe/coeSubTimingGraph.cpp:3748:markToBeDeleted]: Assert "0"
[06/02 07:40:14  26751s] INTERNAL ERROR: SubNetwork init passed to be deleted pin mem/g77330__4319/B (input) Id 21  which is begin/end point or internal assertion point 
[06/02 07:40:14  26751s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/coe/coeSubTimingGraph.cpp:3748:markToBeDeleted]: Assert "0"
[06/02 07:40:14  26751s] INTERNAL ERROR: SubNetwork init passed to be deleted pin mem/g77266__5526/B (input) Id 18  which is begin/end point or internal assertion point 
[06/02 07:40:14  26751s] **DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/coe/coeSubTimingGraph.cpp:3748:markToBeDeleted]: Assert "0"
[06/02 07:40:14  26751s] Dumping Information for Job 12 INTERNAL ERROR: SubNetwork init passed to be deleted pin mem/g77329__6260/B (input) Id 17  which is begin/end point or internal assertion point 
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/coe/coeSubTimingGraph.cpp:3748:markToBeDeleted]: Assert "0"
 
[06/02 07:40:14  26751s] Dumping Information for Job 13 INTERNAL ERROR: SubNetwork init passed to be deleted pin mem/g77302__1705/B (input) Id 17  which is begin/end point or internal assertion point 
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/coe/coeSubTimingGraph.cpp:3748:markToBeDeleted]: Assert "0"
 
[06/02 07:40:14  26751s] Dumping Information for Job 14 INTERNAL ERROR: SubNetwork init passed to be deleted pin mem/g77330__4319/B (input) Id 21  which is begin/end point or internal assertion point 
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/coe/coeSubTimingGraph.cpp:3748:markToBeDeleted]: Assert "0"
 
[06/02 07:40:14  26751s] Dumping Information for Job 15 INTERNAL ERROR: SubNetwork init passed to be deleted pin mem/g77266__5526/B (input) Id 18  which is begin/end point or internal assertion point 
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/coe/coeSubTimingGraph.cpp:3748:markToBeDeleted]: Assert "0"
 
[06/02 07:40:14  26751s] | -35.466|  -35.466|-3069.043|-3069.043|     0.05%|   0:00:00.0|19086.0M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:40:14  26751s] +--------+---------+---------+---------+----------+------------+--------+---------------------+---------+----------------------------------------------------+
[06/02 07:40:14  26751s] 
[06/02 07:40:14  26751s] *** Finish Core Optimize Step (cpu=0:00:45.9 real=0:00:46.0 mem=19086.0M) ***
[06/02 07:40:14  26751s] 
[06/02 07:40:14  26751s] *** Finished Optimize Step Cumulative (cpu=0:00:46.0 real=0:00:46.0 mem=19086.0M) ***
[06/02 07:40:14  26751s] OptDebug: End of Optimizer TNS Pass: default* WNS -35.466 TNS -3069.043; reg2cgate* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS - TNS 0.000; all paths WNS -35.466 TNS -3069.043
[06/02 07:40:14  26751s] ** GigaOpt Optimizer WNS Slack -35.466 TNS Slack -3069.043 Density 0.05
[06/02 07:40:14  26751s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.17768.6
[06/02 07:40:16  26753s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:19086.0M
[06/02 07:40:16  26753s] OPERPROF:   Starting DPlace-Init at level 2, MEM:19086.0M
[06/02 07:40:16  26753s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:19086.0M
[06/02 07:40:22  26759s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:5.910, REAL:5.911, MEM:19086.0M
[06/02 07:40:22  26759s] OPERPROF:   Finished DPlace-Init at level 2, CPU:5.970, REAL:5.964, MEM:19086.0M
[06/02 07:40:22  26759s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:5.970, REAL:5.964, MEM:19086.0M
[06/02 07:40:22  26759s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.17768.17
[06/02 07:40:22  26759s] OPERPROF: Starting RefinePlace at level 1, MEM:19086.0M
[06/02 07:40:22  26759s] *** Starting refinePlace (7:25:59 mem=19086.0M) ***
[06/02 07:40:22  26759s] Total net bbox length = 1.307e+07 (6.373e+06 6.693e+06) (ext = 4.087e+06)
[06/02 07:40:23  26760s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/02 07:40:23  26760s] OPERPROF:   Starting CellHaloInit at level 2, MEM:19086.0M
[06/02 07:40:23  26760s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.003, MEM:19086.0M
[06/02 07:40:23  26760s] OPERPROF:   Starting CellHaloInit at level 2, MEM:19086.0M
[06/02 07:40:23  26760s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.003, MEM:19086.0M
[06/02 07:40:23  26760s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:19086.0M
[06/02 07:40:23  26760s] Starting refinePlace ...
[06/02 07:40:23  26760s] 
[06/02 07:40:23  26760s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[06/02 07:40:26  26763s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/02 07:40:26  26763s] [CPU] RefinePlace/Legalization (cpu=0:00:03.0, real=0:00:03.0, mem=19086.0MB) @(7:26:00 - 7:26:03).
[06/02 07:40:26  26763s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/02 07:40:26  26763s] 	Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 19086.0MB
[06/02 07:40:26  26763s] Statistics of distance of Instance movement in refine placement:
[06/02 07:40:26  26763s]   maximum (X+Y) =         0.00 um
[06/02 07:40:26  26763s]   mean    (X+Y) =         0.00 um
[06/02 07:40:26  26763s] Summary Report:
[06/02 07:40:26  26763s] Instances move: 0 (out of 74192 movable)
[06/02 07:40:26  26763s] Instances flipped: 0
[06/02 07:40:26  26763s] Mean displacement: 0.00 um
[06/02 07:40:26  26763s] Max displacement: 0.00 um 
[06/02 07:40:26  26763s] Total instances moved : 0
[06/02 07:40:26  26763s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.090, REAL:3.089, MEM:19086.0M
[06/02 07:40:26  26763s] Total net bbox length = 1.307e+07 (6.373e+06 6.693e+06) (ext = 4.087e+06)
[06/02 07:40:26  26763s] Runtime: CPU: 0:00:04.0 REAL: 0:00:04.0 MEM: 19086.0MB
[06/02 07:40:26  26763s] [CPU] RefinePlace/total (cpu=0:00:04.0, real=0:00:04.0, mem=19086.0MB) @(7:25:59 - 7:26:03).
[06/02 07:40:26  26763s] *** Finished refinePlace (7:26:03 mem=19086.0M) ***
[06/02 07:40:26  26763s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.17768.17
[06/02 07:40:26  26763s] OPERPROF: Finished RefinePlace at level 1, CPU:3.980, REAL:3.942, MEM:19086.0M
[06/02 07:40:28  26764s] *** maximum move = 0.00 um ***
[06/02 07:40:28  26764s] *** Finished re-routing un-routed nets (19086.0M) ***
[06/02 07:40:28  26764s] OPERPROF: Starting DPlace-Init at level 1, MEM:19086.0M
[06/02 07:40:28  26765s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:19086.0M
[06/02 07:40:34  26770s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:5.930, REAL:5.930, MEM:19086.0M
[06/02 07:40:34  26770s] OPERPROF: Finished DPlace-Init at level 1, CPU:5.980, REAL:5.985, MEM:19086.0M
[06/02 07:40:51  26788s] 
[06/02 07:40:51  26788s] *** Finish Physical Update (cpu=0:00:37.1 real=0:00:37.0 mem=19096.8M) ***
[06/02 07:40:51  26788s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.17768.6
[06/02 07:40:51  26788s] ** GigaOpt Optimizer WNS Slack -35.466 TNS Slack -3069.065 Density 0.05
[06/02 07:40:51  26788s] **** Begin NDR-Layer Usage Statistics ****
[06/02 07:40:51  26788s] Layer 3 has 2 constrained nets 
[06/02 07:40:51  26788s] Layer 7 has 18 constrained nets 
[06/02 07:40:51  26788s] **** End NDR-Layer Usage Statistics ****
[06/02 07:40:51  26788s] 
[06/02 07:40:51  26788s] *** Finish post-CTS Setup Fixing (cpu=0:01:25 real=0:01:25 mem=19096.8M) ***
[06/02 07:40:51  26788s] 
[06/02 07:40:51  26788s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.17768.9
[06/02 07:40:53  26789s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.17768.21
[06/02 07:40:53  26789s] *** SetupOpt [finish] : cpu/real = 0:02:06.8/0:02:06.8 (1.0), totSession cpu/real = 7:26:30.0/17:32:27.8 (0.4), mem = 19061.7M
[06/02 07:40:53  26789s] End: GigaOpt TNS recovery
[06/02 07:40:53  26790s] GigaOpt: WNS changes after routing: -35.445 -> -35.465 (bump = 0.02)
[06/02 07:40:53  26790s] GigaOpt: WNS bump threshold: -8.0
[06/02 07:40:53  26790s] Begin: GigaOpt postEco optimization
[06/02 07:40:53  26790s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -postEco -maxLocalDensity 1.0 -numThreads 1  -NDROptEffortAuto -nativePathGroupFlow -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[06/02 07:40:53  26790s] Info: 1416 io nets excluded
[06/02 07:40:53  26790s] Info: 2 clock nets excluded from IPO operation.
[06/02 07:40:53  26790s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 7:26:30.4/17:32:28.2 (0.4), mem = 19061.7M
[06/02 07:40:53  26790s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.17768.22
[06/02 07:40:53  26790s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/02 07:40:53  26790s] ### Creating PhyDesignMc. totSessionCpu=7:26:30 mem=19061.7M
[06/02 07:40:53  26790s] OPERPROF: Starting DPlace-Init at level 1, MEM:19061.7M
[06/02 07:40:53  26790s] #spOpts: N=28 autoPA advPA mergeVia=F 
[06/02 07:40:53  26790s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:19061.7M
[06/02 07:40:59  26796s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:5.800, REAL:5.808, MEM:19061.7M
[06/02 07:40:59  26796s] [CPU] DPlace-Init (cpu=0:00:05.9, real=0:00:06.0, mem=19061.7MB).
[06/02 07:40:59  26796s] OPERPROF: Finished DPlace-Init at level 1, CPU:5.860, REAL:5.864, MEM:19061.7M
[06/02 07:41:17  26813s] ### Creating PhyDesignMc, finished. totSessionCpu=7:26:54 mem=19061.7M
[06/02 07:41:30  26827s] 
[06/02 07:41:30  26827s] #optDebug: {2, 1.000, 0.8500} {3, 0.810, 0.8500} {4, 0.620, 0.8500} {5, 0.430, 0.8500} {6, 0.051, 0.8500} {7, 0.051, 0.8500} {8, 0.003, 0.8500} {9, 0.003, 0.8500} 
[06/02 07:41:30  26827s] ### Creating LA Mngr. totSessionCpu=7:27:07 mem=19061.7M
[06/02 07:41:30  26827s] ### Creating LA Mngr, finished. totSessionCpu=7:27:07 mem=19061.7M
[06/02 07:41:33  26830s] *info: 1416 io nets excluded
[06/02 07:41:33  26830s] *info: 2 clock nets excluded
[06/02 07:41:33  26830s] *info: 6 special nets excluded.
[06/02 07:41:33  26830s] *info: 1311 multi-driver nets excluded.
[06/02 07:41:33  26830s] *info: 27543 no-driver nets excluded.
[06/02 07:41:34  26831s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.17768.10
[06/02 07:41:34  26831s] PathGroup :  reg2cgate  TargetSlack : 0 
[06/02 07:41:34  26831s] PathGroup :  reg2reg  TargetSlack : 0 
[06/02 07:41:34  26831s] ** GigaOpt Optimizer WNS Slack -35.466 TNS Slack -3069.065 Density 0.05
[06/02 07:41:34  26831s] Optimizer WNS Pass 0
[06/02 07:41:34  26831s] OptDebug: Start of Optimizer WNS Pass 0: default* WNS -35.466 TNS -3069.065; reg2cgate* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS - TNS 0.000; all paths WNS -35.466 TNS -3069.065
[06/02 07:41:34  26831s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:19080.8M
[06/02 07:41:34  26831s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:19080.8M
[06/02 07:41:36  26833s] Active Path Group: default 
[06/02 07:41:36  26833s] +--------+---------+---------+---------+----------+------------+--------+---------------------+---------+----------------------------------------------------+
[06/02 07:41:36  26833s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View      |Pathgroup|                     End Point                      |
[06/02 07:41:36  26833s] +--------+---------+---------+---------+----------+------------+--------+---------------------+---------+----------------------------------------------------+
[06/02 07:41:36  26833s] | -35.466|  -35.466|-3069.065|-3069.065|     0.05%|   0:00:00.0|19096.8M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:41:37  26834s] | -35.458|  -35.458|-3070.058|-3070.058|     0.05%|   0:00:01.0|19096.8M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:41:37  26834s] +--------+---------+---------+---------+----------+------------+--------+---------------------+---------+----------------------------------------------------+
[06/02 07:41:37  26834s] 
[06/02 07:41:37  26834s] *** Finish Core Optimize Step (cpu=0:00:01.3 real=0:00:01.0 mem=19096.8M) ***
[06/02 07:41:37  26834s] 
[06/02 07:41:37  26834s] *** Finished Optimize Step Cumulative (cpu=0:00:01.4 real=0:00:01.0 mem=19096.8M) ***
[06/02 07:41:37  26834s] OptDebug: End of Optimizer WNS Pass 0: default* WNS -35.458 TNS -3070.058; reg2cgate* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS - TNS 0.000; all paths WNS -35.458 TNS -3070.058
[06/02 07:41:37  26834s] ** GigaOpt Optimizer WNS Slack -35.458 TNS Slack -3070.058 Density 0.05
[06/02 07:41:37  26834s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.17768.7
[06/02 07:41:39  26836s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:19096.8M
[06/02 07:41:39  26836s] OPERPROF:   Starting DPlace-Init at level 2, MEM:19096.8M
[06/02 07:41:39  26836s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:19096.8M
[06/02 07:41:45  26842s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:5.950, REAL:5.942, MEM:19096.8M
[06/02 07:41:45  26842s] OPERPROF:   Finished DPlace-Init at level 2, CPU:6.000, REAL:5.996, MEM:19096.8M
[06/02 07:41:45  26842s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:6.000, REAL:5.997, MEM:19096.8M
[06/02 07:41:45  26842s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.17768.18
[06/02 07:41:45  26842s] OPERPROF: Starting RefinePlace at level 1, MEM:19096.8M
[06/02 07:41:45  26842s] *** Starting refinePlace (7:27:23 mem=19096.8M) ***
[06/02 07:41:45  26842s] Total net bbox length = 1.307e+07 (6.373e+06 6.693e+06) (ext = 4.087e+06)
[06/02 07:41:46  26843s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/02 07:41:46  26843s] OPERPROF:   Starting CellHaloInit at level 2, MEM:19096.8M
[06/02 07:41:46  26843s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.003, MEM:19096.8M
[06/02 07:41:46  26843s] OPERPROF:   Starting CellHaloInit at level 2, MEM:19096.8M
[06/02 07:41:46  26843s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.003, MEM:19096.8M
[06/02 07:41:46  26843s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:19096.8M
[06/02 07:41:46  26843s] Starting refinePlace ...
[06/02 07:41:46  26843s] 
[06/02 07:41:46  26843s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[06/02 07:41:49  26846s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/02 07:41:49  26846s] [CPU] RefinePlace/Legalization (cpu=0:00:03.0, real=0:00:03.0, mem=19096.8MB) @(7:27:23 - 7:27:26).
[06/02 07:41:49  26846s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/02 07:41:49  26846s] 	Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 19096.8MB
[06/02 07:41:49  26846s] Statistics of distance of Instance movement in refine placement:
[06/02 07:41:49  26846s]   maximum (X+Y) =         0.00 um
[06/02 07:41:49  26846s]   mean    (X+Y) =         0.00 um
[06/02 07:41:49  26846s] Summary Report:
[06/02 07:41:49  26846s] Instances move: 0 (out of 74196 movable)
[06/02 07:41:49  26846s] Instances flipped: 0
[06/02 07:41:49  26846s] Mean displacement: 0.00 um
[06/02 07:41:49  26846s] Max displacement: 0.00 um 
[06/02 07:41:49  26846s] Total instances moved : 0
[06/02 07:41:49  26846s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.090, REAL:3.094, MEM:19096.8M
[06/02 07:41:49  26846s] Total net bbox length = 1.307e+07 (6.373e+06 6.693e+06) (ext = 4.087e+06)
[06/02 07:41:49  26846s] Runtime: CPU: 0:00:03.9 REAL: 0:00:04.0 MEM: 19096.8MB
[06/02 07:41:49  26846s] [CPU] RefinePlace/total (cpu=0:00:03.9, real=0:00:04.0, mem=19096.8MB) @(7:27:23 - 7:27:26).
[06/02 07:41:49  26846s] *** Finished refinePlace (7:27:26 mem=19096.8M) ***
[06/02 07:41:49  26846s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.17768.18
[06/02 07:41:49  26846s] OPERPROF: Finished RefinePlace at level 1, CPU:3.930, REAL:3.936, MEM:19096.8M
[06/02 07:41:51  26848s] *** maximum move = 0.00 um ***
[06/02 07:41:51  26848s] *** Finished re-routing un-routed nets (19096.8M) ***
[06/02 07:41:51  26848s] OPERPROF: Starting DPlace-Init at level 1, MEM:19096.8M
[06/02 07:41:51  26848s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:19096.8M
[06/02 07:41:57  26854s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:5.980, REAL:5.944, MEM:19096.8M
[06/02 07:41:57  26854s] OPERPROF: Finished DPlace-Init at level 1, CPU:6.040, REAL:5.999, MEM:19096.8M
[06/02 07:42:14  26871s] 
[06/02 07:42:14  26871s] *** Finish Physical Update (cpu=0:00:37.2 real=0:00:37.0 mem=19096.8M) ***
[06/02 07:42:14  26871s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.17768.7
[06/02 07:42:15  26871s] ** GigaOpt Optimizer WNS Slack -35.458 TNS Slack -3070.058 Density 0.05
[06/02 07:42:15  26872s] **** Begin NDR-Layer Usage Statistics ****
[06/02 07:42:15  26872s] Layer 3 has 2 constrained nets 
[06/02 07:42:15  26872s] Layer 7 has 19 constrained nets 
[06/02 07:42:15  26872s] **** End NDR-Layer Usage Statistics ****
[06/02 07:42:15  26872s] 
[06/02 07:42:15  26872s] *** Finish post-CTS Setup Fixing (cpu=0:00:40.6 real=0:00:41.0 mem=19096.8M) ***
[06/02 07:42:15  26872s] 
[06/02 07:42:15  26872s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.17768.10
[06/02 07:42:16  26873s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.17768.22
[06/02 07:42:16  26873s] *** SetupOpt [finish] : cpu/real = 0:01:22.9/0:01:22.9 (1.0), totSession cpu/real = 7:27:53.3/17:33:51.1 (0.4), mem = 19061.7M
[06/02 07:42:16  26873s] End: GigaOpt postEco optimization
[06/02 07:42:16  26873s] *** Steiner Routed Nets: 2.472%; Threshold: 100; Threshold for Hold: 100
[06/02 07:42:16  26873s] ### Creating LA Mngr. totSessionCpu=7:27:53 mem=19061.7M
[06/02 07:42:16  26873s] ### Creating LA Mngr, finished. totSessionCpu=7:27:53 mem=19061.7M
[06/02 07:42:16  26873s] Re-routed 0 nets
[06/02 07:42:16  26873s] Begin: GigaOpt Optimization in post-eco TNS mode
[06/02 07:42:16  26873s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[06/02 07:42:16  26873s] Info: 1416 io nets excluded
[06/02 07:42:16  26873s] Info: 2 clock nets excluded from IPO operation.
[06/02 07:42:16  26873s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 7:27:53.5/17:33:51.3 (0.4), mem = 19061.7M
[06/02 07:42:16  26873s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.17768.23
[06/02 07:42:16  26873s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/02 07:42:16  26873s] ### Creating PhyDesignMc. totSessionCpu=7:27:54 mem=19061.7M
[06/02 07:42:16  26873s] OPERPROF: Starting DPlace-Init at level 1, MEM:19061.7M
[06/02 07:42:16  26873s] #spOpts: N=28 autoPA advPA mergeVia=F 
[06/02 07:42:16  26873s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:19061.7M
[06/02 07:42:22  26879s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:5.900, REAL:5.899, MEM:19061.7M
[06/02 07:42:22  26879s] [CPU] DPlace-Init (cpu=0:00:06.0, real=0:00:06.0, mem=19061.7MB).
[06/02 07:42:22  26879s] OPERPROF: Finished DPlace-Init at level 1, CPU:5.960, REAL:5.956, MEM:19061.7M
[06/02 07:42:40  26897s] ### Creating PhyDesignMc, finished. totSessionCpu=7:28:17 mem=19061.7M
[06/02 07:42:53  26910s] 
[06/02 07:42:53  26910s] #optDebug: {2, 1.000, 0.8500} {3, 0.810, 0.8500} {4, 0.620, 0.8500} {5, 0.430, 0.8500} {6, 0.051, 0.8500} {7, 0.051, 0.8500} {8, 0.003, 0.8500} {9, 0.003, 0.8500} 
[06/02 07:42:53  26910s] ### Creating LA Mngr. totSessionCpu=7:28:30 mem=19061.7M
[06/02 07:42:53  26910s] ### Creating LA Mngr, finished. totSessionCpu=7:28:30 mem=19061.7M
[06/02 07:42:56  26913s] *info: 1416 io nets excluded
[06/02 07:42:56  26913s] *info: 2 clock nets excluded
[06/02 07:42:56  26913s] *info: 6 special nets excluded.
[06/02 07:42:56  26913s] *info: 1311 multi-driver nets excluded.
[06/02 07:42:56  26913s] *info: 27543 no-driver nets excluded.
[06/02 07:42:57  26914s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.17768.11
[06/02 07:42:57  26914s] PathGroup :  reg2cgate  TargetSlack : 0 
[06/02 07:42:57  26914s] PathGroup :  reg2reg  TargetSlack : 0 
[06/02 07:42:57  26914s] ** GigaOpt Optimizer WNS Slack -35.458 TNS Slack -3070.058 Density 0.05
[06/02 07:42:57  26914s] Optimizer TNS Opt
[06/02 07:42:57  26914s] OptDebug: Start of Optimizer TNS Pass: default* WNS -35.458 TNS -3070.058; reg2cgate* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS - TNS 0.000; all paths WNS -35.458 TNS -3070.058
[06/02 07:42:57  26914s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:19080.8M
[06/02 07:42:57  26914s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:19080.8M
[06/02 07:42:59  26916s] Active Path Group: default 
[06/02 07:42:59  26916s] +--------+---------+---------+---------+----------+------------+--------+---------------------+---------+----------------------------------------------------+
[06/02 07:42:59  26916s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View      |Pathgroup|                     End Point                      |
[06/02 07:42:59  26916s] +--------+---------+---------+---------+----------+------------+--------+---------------------+---------+----------------------------------------------------+
[06/02 07:42:59  26916s] | -35.458|  -35.458|-3070.058|-3070.058|     0.05%|   0:00:00.0|19096.8M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:42:59  26916s] | -35.458|  -35.458|-3070.058|-3070.058|     0.05%|   0:00:00.0|19096.8M|nominal_analysis_view|  default| swerv/g60651/Z                                     |
[06/02 07:42:59  26916s] | -35.458|  -35.458|-3070.058|-3070.058|     0.05%|   0:00:00.0|19096.8M|nominal_analysis_view|  default| swerv/g60845/Z                                     |
[06/02 07:42:59  26916s] | -35.458|  -35.458|-3070.058|-3070.058|     0.05%|   0:00:00.0|19096.8M|nominal_analysis_view|  default| swerv/g60639/Z                                     |
[06/02 07:42:59  26916s] | -35.458|  -35.458|-3070.058|-3070.058|     0.05%|   0:00:00.0|19096.8M|nominal_analysis_view|  default| swerv/g60799/Z                                     |
[06/02 07:42:59  26916s] | -35.458|  -35.458|-3070.058|-3070.058|     0.05%|   0:00:00.0|19096.8M|nominal_analysis_view|  default| swerv/g60626/Z                                     |
[06/02 07:42:59  26916s] | -35.458|  -35.458|-3070.054|-3070.054|     0.05%|   0:00:00.0|19096.8M|nominal_analysis_view|  default| swerv/g60838/Z                                     |
[06/02 07:42:59  26916s] | -35.458|  -35.458|-3070.025|-3070.025|     0.05%|   0:00:00.0|19096.8M|nominal_analysis_view|  default| swerv/g61059/Z                                     |
[06/02 07:42:59  26916s] | -35.458|  -35.458|-3069.987|-3069.987|     0.05%|   0:00:00.0|19096.8M|nominal_analysis_view|  default| swerv/g61062/Z                                     |
[06/02 07:42:59  26916s] | -35.458|  -35.458|-3069.951|-3069.951|     0.05%|   0:00:00.0|19096.8M|nominal_analysis_view|  default| swerv/g61060/Z                                     |
[06/02 07:42:59  26916s] | -35.458|  -35.458|-3069.949|-3069.949|     0.05%|   0:00:00.0|19096.8M|nominal_analysis_view|  default| mem/g76730__2802/Z                                 |
[06/02 07:42:59  26916s] | -35.458|  -35.458|-3069.948|-3069.948|     0.05%|   0:00:00.0|19096.8M|nominal_analysis_view|  default| mem/g76804__5477/Z                                 |
[06/02 07:42:59  26916s] | -35.458|  -35.458|-3069.948|-3069.948|     0.05%|   0:00:00.0|19096.8M|nominal_analysis_view|  default| mem/g77330__4319/Z                                 |
[06/02 07:42:59  26916s] | -35.458|  -35.458|-3069.948|-3069.948|     0.05%|   0:00:00.0|19096.8M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 07:42:59  26916s] +--------+---------+---------+---------+----------+------------+--------+---------------------+---------+----------------------------------------------------+
[06/02 07:42:59  26916s] 
[06/02 07:42:59  26916s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=19096.8M) ***
[06/02 07:42:59  26916s] 
[06/02 07:42:59  26916s] *** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:00.0 mem=19096.8M) ***
[06/02 07:42:59  26916s] OptDebug: End of Optimizer TNS Pass: default* WNS -35.458 TNS -3069.948; reg2cgate* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS - TNS 0.000; all paths WNS -35.458 TNS -3069.948
[06/02 07:42:59  26916s] ** GigaOpt Optimizer WNS Slack -35.458 TNS Slack -3069.948 Density 0.05
[06/02 07:42:59  26916s] **** Begin NDR-Layer Usage Statistics ****
[06/02 07:42:59  26916s] Layer 3 has 2 constrained nets 
[06/02 07:42:59  26916s] Layer 7 has 19 constrained nets 
[06/02 07:42:59  26916s] **** End NDR-Layer Usage Statistics ****
[06/02 07:42:59  26916s] 
[06/02 07:42:59  26916s] *** Finish post-CTS Setup Fixing (cpu=0:00:02.1 real=0:00:02.0 mem=19096.8M) ***
[06/02 07:42:59  26916s] 
[06/02 07:42:59  26916s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.17768.11
[06/02 07:43:01  26917s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.17768.23
[06/02 07:43:01  26917s] *** SetupOpt [finish] : cpu/real = 0:00:44.4/0:00:44.4 (1.0), totSession cpu/real = 7:28:38.0/17:34:35.7 (0.4), mem = 19061.7M
[06/02 07:43:01  26917s] End: GigaOpt Optimization in post-eco TNS mode
[06/02 07:43:01  26918s] #optDebug: fT-D <X 1 0 0 0>
[06/02 07:43:01  26918s] 
[06/02 07:43:01  26918s] Active setup views:
[06/02 07:43:01  26918s]  nominal_analysis_view
[06/02 07:43:01  26918s]   Dominating endpoints: 0
[06/02 07:43:01  26918s]   Dominating TNS: -0.000
[06/02 07:43:01  26918s] 
[06/02 07:43:01  26918s] Extraction called for design 'swerv_wrapper' of instances=77252 and nets=130666 using extraction engine 'preRoute' .
[06/02 07:43:01  26918s] PreRoute RC Extraction called for design swerv_wrapper.
[06/02 07:43:01  26918s] RC Extraction called in multi-corner(1) mode.
[06/02 07:43:01  26918s] RCMode: PreRoute
[06/02 07:43:01  26918s]       RC Corner Indexes            0   
[06/02 07:43:01  26918s] Capacitance Scaling Factor   : 1.00000 
[06/02 07:43:01  26918s] Resistance Scaling Factor    : 1.00000 
[06/02 07:43:01  26918s] Clock Cap. Scaling Factor    : 1.00000 
[06/02 07:43:01  26918s] Clock Res. Scaling Factor    : 1.00000 
[06/02 07:43:01  26918s] Shrink Factor                : 0.90000
[06/02 07:43:01  26918s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/02 07:43:01  26918s] Using Quantus QRC technology file ...
[06/02 07:43:01  26918s] RC Grid backup saved.
[06/02 07:43:02  26919s] LayerId::1 widthSet size::1
[06/02 07:43:02  26919s] LayerId::2 widthSet size::1
[06/02 07:43:02  26919s] LayerId::3 widthSet size::1
[06/02 07:43:02  26919s] LayerId::4 widthSet size::1
[06/02 07:43:02  26919s] LayerId::5 widthSet size::1
[06/02 07:43:02  26919s] LayerId::6 widthSet size::1
[06/02 07:43:02  26919s] LayerId::7 widthSet size::1
[06/02 07:43:02  26919s] LayerId::8 widthSet size::1
[06/02 07:43:02  26919s] LayerId::9 widthSet size::1
[06/02 07:43:02  26919s] Skipped RC grid update for preRoute extraction.
[06/02 07:43:02  26919s] Initializing multi-corner resistance tables ...
[06/02 07:43:09  26925s] PreRoute RC Extraction DONE (CPU Time: 0:00:07.5  Real Time: 0:00:08.0  MEM: 18887.828M)
[06/02 07:43:09  26925s] [PSP]    Started Early Global Route kernel ( Curr Mem: 18887.83 MB )
[06/02 07:43:09  26925s] (I)       Started Loading and Dumping File ( Curr Mem: 18887.83 MB )
[06/02 07:43:09  26925s] (I)       Reading DB...
[06/02 07:43:09  26925s] (I)       Read data from FE... (mem=18887.8M)
[06/02 07:43:09  26925s] (I)       Read nodes and places... (mem=18887.8M)
[06/02 07:43:09  26926s] (I)       Done Read nodes and places (cpu=0.050s, mem=18919.7M)
[06/02 07:43:09  26926s] (I)       Read nets... (mem=18919.7M)
[06/02 07:43:09  26926s] (I)       Done Read nets (cpu=0.180s, mem=18953.7M)
[06/02 07:43:09  26926s] (I)       Done Read data from FE (cpu=0.230s, mem=18953.7M)
[06/02 07:43:09  26926s] (I)       before initializing RouteDB syMemory usage = 18953.7 MB
[06/02 07:43:09  26926s] (I)       Build term to term wires: false
[06/02 07:43:09  26926s] (I)       Honor MSV route constraint: false
[06/02 07:43:09  26926s] (I)       Maximum routing layer  : 9
[06/02 07:43:09  26926s] (I)       Minimum routing layer  : 2
[06/02 07:43:09  26926s] (I)       Supply scale factor H  : 1.00
[06/02 07:43:09  26926s] (I)       Supply scale factor V  : 1.00
[06/02 07:43:09  26926s] (I)       Tracks used by clock wire: 0
[06/02 07:43:09  26926s] (I)       Reverse direction      : 
[06/02 07:43:09  26926s] (I)       Honor partition pin guides: true
[06/02 07:43:09  26926s] (I)       Route selected nets only: false
[06/02 07:43:09  26926s] (I)       Route secondary PG pins: false
[06/02 07:43:09  26926s] (I)       Second PG max fanout   : 2147483647
[06/02 07:43:09  26926s] (I)       Apply function for special wires: true
[06/02 07:43:09  26926s] (I)       Layer by layer blockage reading: true
[06/02 07:43:09  26926s] (I)       Offset calculation fix : true
[06/02 07:43:09  26926s] (I)       Route stripe layer range: 
[06/02 07:43:09  26926s] (I)       Honor partition fences : 
[06/02 07:43:09  26926s] (I)       Honor partition pin    : 
[06/02 07:43:09  26926s] (I)       Honor partition fences with feedthrough: 
[06/02 07:43:09  26926s] (I)       Counted 265475 PG shapes. We will not process PG shapes layer by layer.
[06/02 07:43:09  26926s] (I)       build grid graph
[06/02 07:43:09  26926s] (I)       build grid graph start
[06/02 07:43:09  26926s] [NR-eGR] Track table information for default rule: 
[06/02 07:43:09  26926s] [NR-eGR] M1 has no routable track
[06/02 07:43:09  26926s] [NR-eGR] M2 has single uniform track structure
[06/02 07:43:09  26926s] [NR-eGR] M3 has single uniform track structure
[06/02 07:43:09  26926s] [NR-eGR] M4 has single uniform track structure
[06/02 07:43:09  26926s] [NR-eGR] M5 has single uniform track structure
[06/02 07:43:09  26926s] [NR-eGR] M6 has single uniform track structure
[06/02 07:43:09  26926s] [NR-eGR] IA has single uniform track structure
[06/02 07:43:09  26926s] [NR-eGR] IB has single uniform track structure
[06/02 07:43:09  26926s] [NR-eGR] LB has single uniform track structure
[06/02 07:43:09  26926s] (I)       build grid graph end
[06/02 07:43:09  26926s] (I)       ===========================================================================
[06/02 07:43:09  26926s] (I)       == Report All Rule Vias ==
[06/02 07:43:09  26926s] (I)       ===========================================================================
[06/02 07:43:09  26926s] (I)        Via Rule : (Default)
[06/02 07:43:09  26926s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/02 07:43:09  26926s] (I)       ---------------------------------------------------------------------------
[06/02 07:43:09  26926s] (I)        1    3 : CDS_V12_1x1_VH            315 : CDS_V12_BAR_SHIFTED_V_NORTH
[06/02 07:43:09  26926s] (I)        2   40 : CDS_V23_1x1_HV            319 : CDS_V23_BAR_SHIFTED_V_NORTH
[06/02 07:43:09  26926s] (I)        3   95 : CDS_V34_1x1_VH            323 : CDS_V34_BAR_SHIFTED_V_NORTH
[06/02 07:43:09  26926s] (I)        4  156 : CDS_V45_1x1_HV            327 : CDS_V45_BAR_SHIFTED_V_NORTH
[06/02 07:43:09  26926s] (I)        5  211 : CDS_V56_1x1_VH            329 : CDS_V56_BAR_SHIFTED_H_EAST
[06/02 07:43:09  26926s] (I)        6  271 : CDS_V67_1x1_HH            285 : CDS_V67_2x1_DFM_CENTER   
[06/02 07:43:09  26926s] (I)        7  291 : CDS_V78_1x1_HV            647 : NR_VIA7_2x1_HV_VN        
[06/02 07:43:09  26926s] (I)        8  298 : CDS_V89_1x1_VH            651 : NR_VIA8_2x1_VH_V         
[06/02 07:43:09  26926s] (I)        9    0 : ---                         0 : ---                      
[06/02 07:43:09  26926s] (I)       ===========================================================================
[06/02 07:43:09  26926s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 18953.70 MB )
[06/02 07:43:09  26926s] (I)       Num PG vias on layer 1 : 0
[06/02 07:43:09  26926s] (I)       Num PG vias on layer 2 : 0
[06/02 07:43:09  26926s] (I)       Num PG vias on layer 3 : 0
[06/02 07:43:09  26926s] (I)       Num PG vias on layer 4 : 0
[06/02 07:43:09  26926s] (I)       Num PG vias on layer 5 : 0
[06/02 07:43:09  26926s] (I)       Num PG vias on layer 6 : 0
[06/02 07:43:09  26926s] (I)       Num PG vias on layer 7 : 0
[06/02 07:43:09  26926s] (I)       Num PG vias on layer 8 : 0
[06/02 07:43:09  26926s] (I)       Num PG vias on layer 9 : 0
[06/02 07:43:09  26926s] [NR-eGR] Read 339468 PG shapes
[06/02 07:43:09  26926s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 18953.70 MB )
[06/02 07:43:09  26926s] [NR-eGR] #Routing Blockages  : 0
[06/02 07:43:09  26926s] [NR-eGR] #Instance Blockages : 423141
[06/02 07:43:09  26926s] [NR-eGR] #PG Blockages       : 339468
[06/02 07:43:09  26926s] [NR-eGR] #Bump Blockages     : 0
[06/02 07:43:09  26926s] [NR-eGR] #Boundary Blockages : 0
[06/02 07:43:09  26926s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[06/02 07:43:09  26926s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/02 07:43:09  26926s] (I)       readDataFromPlaceDB
[06/02 07:43:09  26926s] (I)       Read net information..
[06/02 07:43:09  26926s] [NR-eGR] Read numTotalNets=78881  numIgnoredNets=0
[06/02 07:43:09  26926s] (I)       Read testcase time = 0.010 seconds
[06/02 07:43:09  26926s] 
[06/02 07:43:09  26926s] (I)       early_global_route_priority property id does not exist.
[06/02 07:43:09  26926s] (I)       Start initializing grid graph
[06/02 07:43:09  26926s] (I)       !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
[06/02 07:43:09  26926s] (I)       GridGraph is too big, grid merging is triggered
[06/02 07:43:09  26926s] (I)       Orig grid = 12051 x 12051
[06/02 07:43:09  26926s] (I)       New grid = 6026 x 6026
[06/02 07:43:09  26926s] (I)       !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
[06/02 07:43:10  26927s] (I)       End initializing grid graph
[06/02 07:43:10  26927s] (I)       Model blockages into capacity
[06/02 07:43:10  26927s] (I)       Read Num Blocks=762861  Num Prerouted Wires=0  Num CS=0
[06/02 07:43:10  26927s] (I)       Started Modeling ( Curr Mem: 18966.95 MB )
[06/02 07:43:10  26927s] (I)       Started Modeling Layer 1 ( Curr Mem: 18966.95 MB )
[06/02 07:43:10  26927s] (I)       Started Modeling Layer 2 ( Curr Mem: 18966.95 MB )
[06/02 07:43:18  26935s] (I)       Layer 1 (H) : #blockages 255090 : #preroutes 0
[06/02 07:43:18  26935s] (I)       Finished Modeling Layer 2 ( CPU: 7.73 sec, Real: 7.73 sec, Curr Mem: 21249.95 MB )
[06/02 07:43:18  26935s] (I)       Started Modeling Layer 3 ( Curr Mem: 21249.95 MB )
[06/02 07:43:26  26943s] (I)       Layer 2 (V) : #blockages 62886 : #preroutes 0
[06/02 07:43:26  26943s] (I)       Finished Modeling Layer 3 ( CPU: 7.97 sec, Real: 7.93 sec, Curr Mem: 21249.95 MB )
[06/02 07:43:26  26943s] (I)       Started Modeling Layer 4 ( Curr Mem: 21249.95 MB )
[06/02 07:43:30  26947s] (I)       Layer 3 (H) : #blockages 48465 : #preroutes 0
[06/02 07:43:30  26947s] (I)       Finished Modeling Layer 4 ( CPU: 4.37 sec, Real: 4.37 sec, Curr Mem: 21249.95 MB )
[06/02 07:43:30  26947s] (I)       Started Modeling Layer 5 ( Curr Mem: 21249.95 MB )
[06/02 07:43:38  26955s] (I)       Layer 4 (V) : #blockages 257930 : #preroutes 0
[06/02 07:43:38  26955s] (I)       Finished Modeling Layer 5 ( CPU: 7.70 sec, Real: 7.69 sec, Curr Mem: 21249.95 MB )
[06/02 07:43:38  26955s] (I)       Started Modeling Layer 6 ( Curr Mem: 21249.95 MB )
[06/02 07:43:42  26959s] (I)       Layer 5 (H) : #blockages 23850 : #preroutes 0
[06/02 07:43:42  26959s] (I)       Finished Modeling Layer 6 ( CPU: 4.38 sec, Real: 4.38 sec, Curr Mem: 21249.95 MB )
[06/02 07:43:42  26959s] (I)       Started Modeling Layer 7 ( Curr Mem: 21249.95 MB )
[06/02 07:43:43  26960s] (I)       Layer 6 (H) : #blockages 87841 : #preroutes 0
[06/02 07:43:43  26960s] (I)       Finished Modeling Layer 7 ( CPU: 0.62 sec, Real: 0.62 sec, Curr Mem: 21249.95 MB )
[06/02 07:43:43  26960s] (I)       Started Modeling Layer 8 ( Curr Mem: 21249.95 MB )
[06/02 07:43:45  26962s] (I)       Layer 7 (V) : #blockages 23260 : #preroutes 0
[06/02 07:43:45  26962s] (I)       Finished Modeling Layer 8 ( CPU: 2.22 sec, Real: 2.21 sec, Curr Mem: 21249.95 MB )
[06/02 07:43:45  26962s] (I)       Started Modeling Layer 9 ( Curr Mem: 21249.95 MB )
[06/02 07:43:45  26962s] (I)       Layer 8 (H) : #blockages 3539 : #preroutes 0
[06/02 07:43:45  26962s] (I)       Finished Modeling Layer 9 ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 21249.95 MB )
[06/02 07:43:45  26962s] (I)       Finished Modeling ( CPU: 35.31 sec, Real: 35.27 sec, Curr Mem: 21249.95 MB )
[06/02 07:43:46  26963s] (I)       Number of ignored nets = 0
[06/02 07:43:46  26963s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/02 07:43:46  26963s] (I)       Number of clock nets = 2.  Ignored: No
[06/02 07:43:46  26963s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/02 07:43:46  26963s] (I)       Number of special nets = 0.  Ignored: Yes
[06/02 07:43:46  26963s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/02 07:43:46  26963s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/02 07:43:46  26963s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/02 07:43:46  26963s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/02 07:43:46  26963s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/02 07:43:46  26963s] (I)       Before initializing earlyGlobalRoute syMemory usage = 21249.9 MB
[06/02 07:43:46  26963s] (I)       Ndr track 0 does not exist
[06/02 07:43:46  26963s] (I)       Ndr track 0 does not exist
[06/02 07:43:46  26963s] (I)       Layer1  viaCost=100.00
[06/02 07:43:46  26963s] (I)       Layer2  viaCost=100.00
[06/02 07:43:46  26963s] (I)       Layer3  viaCost=100.00
[06/02 07:43:46  26963s] (I)       Layer4  viaCost=100.00
[06/02 07:43:46  26963s] (I)       Layer5  viaCost=100.00
[06/02 07:43:46  26963s] (I)       Layer6  viaCost=400.00
[06/02 07:43:46  26963s] (I)       Layer7  viaCost=100.00
[06/02 07:43:46  26963s] (I)       Layer8  viaCost=400.00
[06/02 07:43:46  26963s] (I)       ---------------------Grid Graph Info--------------------
[06/02 07:43:46  26963s] (I)       Routing area        : (0, 0) - (14461600, 14461600)
[06/02 07:43:46  26963s] (I)       Core area           : (115008, 115000) - (14346592, 14345800)
[06/02 07:43:46  26963s] (I)       Site width          :   136  (dbu)
[06/02 07:43:46  26963s] (I)       Row height          :  1200  (dbu)
[06/02 07:43:46  26963s] (I)       GCell width         :  2400  (dbu)
[06/02 07:43:46  26963s] (I)       GCell height        :  2400  (dbu)
[06/02 07:43:46  26963s] (I)       Grid                :  6026  6026     9
[06/02 07:43:46  26963s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9
[06/02 07:43:46  26963s] (I)       Vertical capacity   :     0     0  2400     0  2400     0     0  2400     0
[06/02 07:43:46  26963s] (I)       Horizontal capacity :     0  2400     0  2400     0  2400  2400     0  2400
[06/02 07:43:46  26963s] (I)       Default wire width  :    50    50    50    50    50    50   400   400  4000
[06/02 07:43:46  26963s] (I)       Default wire space  :    50    50    50    50    50    50   400   400  2000
[06/02 07:43:46  26963s] (I)       Default wire pitch  :   100   100   100   100   100   100   800   800  6000
[06/02 07:43:46  26963s] (I)       Default pitch size  :   100   100   100   100   100   100   800   800 10000
[06/02 07:43:46  26963s] (I)       First track coord   :     0   100   108   100   108   100   600   608  5000
[06/02 07:43:46  26963s] (I)       Num tracks per GCell: 24.00 24.00 24.00 24.00 24.00 24.00  3.00  3.00  0.24
[06/02 07:43:46  26963s] (I)       Total num of tracks :     0 144615 144615 144615 144615 144615 18077 18076  1446
[06/02 07:43:46  26963s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[06/02 07:43:46  26963s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[06/02 07:43:46  26963s] (I)       --------------------------------------------------------
[06/02 07:43:46  26963s] 
[06/02 07:43:46  26963s] [NR-eGR] ============ Routing rule table ============
[06/02 07:43:46  26963s] [NR-eGR] Rule id: 0  Nets: 77465 
[06/02 07:43:46  26963s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/02 07:43:46  26963s] (I)       Pitch:  L1=100  L2=100  L3=100  L4=100  L5=100  L6=100  L7=800  L8=800  L9=10000
[06/02 07:43:46  26963s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[06/02 07:43:46  26963s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[06/02 07:43:46  26963s] [NR-eGR] Rule id: 1  Nets: 0 
[06/02 07:43:46  26963s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[06/02 07:43:46  26963s] (I)       Pitch:  L1=200  L2=200  L3=200  L4=200  L5=200  L6=200  L7=1600  L8=1600  L9=20000
[06/02 07:43:46  26963s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2
[06/02 07:43:46  26963s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[06/02 07:43:46  26963s] [NR-eGR] ========================================
[06/02 07:43:46  26963s] [NR-eGR] 
[06/02 07:43:46  26963s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/02 07:43:46  26963s] (I)       blocked tracks on layer2 : = 235789912 / 871449990 (27.06%)
[06/02 07:43:46  26963s] (I)       blocked tracks on layer3 : = 23753952 / 871449990 (2.73%)
[06/02 07:43:46  26963s] (I)       blocked tracks on layer4 : = 24090689 / 871449990 (2.76%)
[06/02 07:43:46  26963s] (I)       blocked tracks on layer5 : = 22704340 / 871449990 (2.61%)
[06/02 07:43:46  26963s] (I)       blocked tracks on layer6 : = 22771707 / 871449990 (2.61%)
[06/02 07:43:46  26963s] (I)       blocked tracks on layer7 : = 2950997 / 108932002 (2.71%)
[06/02 07:43:46  26963s] (I)       blocked tracks on layer8 : = 3094313 / 108925976 (2.84%)
[06/02 07:43:46  26963s] (I)       blocked tracks on layer9 : = 55869 / 8713596 (0.64%)
[06/02 07:43:46  26963s] (I)       After initializing earlyGlobalRoute syMemory usage = 23612.8 MB
[06/02 07:43:46  26963s] (I)       Finished Loading and Dumping File ( CPU: 37.83 sec, Real: 37.79 sec, Curr Mem: 23612.84 MB )
[06/02 07:43:46  26963s] (I)       Started Global Routing ( Curr Mem: 23440.84 MB )
[06/02 07:43:46  26963s] (I)       ============= Initialization =============
[06/02 07:43:47  26964s] (I)       totalPins=300351  totalGlobalPin=257764 (85.82%)
[06/02 07:43:47  26964s] (I)       Started Build MST ( Curr Mem: 23428.84 MB )
[06/02 07:43:47  26964s] (I)       Generate topology with single threads
[06/02 07:43:47  26964s] (I)       Finished Build MST ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 23428.84 MB )
[06/02 07:43:48  26965s] (I)       total 2D Cap : 4250785425 = (2447801539 H, 1802983886 V)
[06/02 07:43:51  26968s] [NR-eGR] Layer group 1: route 77465 net(s) in layer range [2, 9]
[06/02 07:43:51  26968s] (I)       ============  Phase 1a Route ============
[06/02 07:43:51  26968s] (I)       Started Phase 1a ( Curr Mem: 23428.84 MB )
[06/02 07:43:51  26968s] (I)       Finished Phase 1a ( CPU: 0.75 sec, Real: 0.75 sec, Curr Mem: 23428.84 MB )
[06/02 07:43:51  26968s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 23428.84 MB )
[06/02 07:43:53  26970s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 39
[06/02 07:43:53  26970s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 1.72 sec, Real: 1.67 sec, Curr Mem: 23428.84 MB )
[06/02 07:43:53  26970s] (I)       Usage: 5538709 = (2699554 H, 2839155 V) = (0.11% H, 0.16% V) = (6.479e+06um H, 6.814e+06um V)
[06/02 07:43:53  26970s] (I)       
[06/02 07:43:53  26970s] (I)       ============  Phase 1b Route ============
[06/02 07:43:53  26970s] (I)       Started Phase 1b ( Curr Mem: 23428.84 MB )
[06/02 07:43:54  26971s] (I)       Finished Phase 1b ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 23428.84 MB )
[06/02 07:43:54  26971s] (I)       Usage: 5539194 = (2699554 H, 2839640 V) = (0.11% H, 0.16% V) = (6.479e+06um H, 6.815e+06um V)
[06/02 07:43:54  26971s] (I)       
[06/02 07:43:54  26971s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.329407e+07um
[06/02 07:43:54  26971s] (I)       ============  Phase 1c Route ============
[06/02 07:43:54  26971s] (I)       Started Phase 1c ( Curr Mem: 23428.84 MB )
[06/02 07:43:54  26971s] (I)       Level2 Grid: 1206 x 1206
[06/02 07:43:54  26971s] (I)       Started Two Level Routing ( Curr Mem: 23428.84 MB )
[06/02 07:43:56  26973s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 23428.84 MB )
[06/02 07:43:56  26973s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 23428.84 MB )
[06/02 07:43:56  26973s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 23428.84 MB )
[06/02 07:43:56  26973s] (I)       Finished Phase 1c ( CPU: 2.75 sec, Real: 2.75 sec, Curr Mem: 23428.84 MB )
[06/02 07:43:56  26973s] (I)       Usage: 5539903 = (2700259 H, 2839644 V) = (0.11% H, 0.16% V) = (6.481e+06um H, 6.815e+06um V)
[06/02 07:43:56  26973s] (I)       
[06/02 07:43:56  26973s] (I)       ============  Phase 1d Route ============
[06/02 07:43:56  26973s] (I)       Started Phase 1d ( Curr Mem: 23428.84 MB )
[06/02 07:44:00  26977s] (I)       Finished Phase 1d ( CPU: 3.87 sec, Real: 3.88 sec, Curr Mem: 23428.84 MB )
[06/02 07:44:00  26977s] (I)       Usage: 5539903 = (2700259 H, 2839644 V) = (0.11% H, 0.16% V) = (6.481e+06um H, 6.815e+06um V)
[06/02 07:44:00  26977s] (I)       
[06/02 07:44:00  26977s] (I)       ============  Phase 1e Route ============
[06/02 07:44:00  26977s] (I)       Started Phase 1e ( Curr Mem: 23428.84 MB )
[06/02 07:44:00  26977s] (I)       Started Legalize Blockage Violations ( Curr Mem: 23428.84 MB )
[06/02 07:44:00  26977s] (I)       Finished Legalize Blockage Violations ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 23428.84 MB )
[06/02 07:44:00  26977s] (I)       Finished Phase 1e ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 23428.84 MB )
[06/02 07:44:00  26977s] (I)       Usage: 5539903 = (2700259 H, 2839644 V) = (0.11% H, 0.16% V) = (6.481e+06um H, 6.815e+06um V)
[06/02 07:44:00  26977s] (I)       
[06/02 07:44:00  26977s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.329577e+07um
[06/02 07:44:00  26977s] [NR-eGR] 
[06/02 07:44:01  26978s] (I)       Current Phase 1l[Initialization] ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 22582.84 MB )
[06/02 07:44:01  26978s] (I)       Run Multi-thread layer assignment with 1 threads
[06/02 07:44:04  26981s] (I)       Finished Phase 1l ( CPU: 3.01 sec, Real: 3.00 sec, Curr Mem: 22582.84 MB )
[06/02 07:44:04  26981s] (I)       ============  Phase 1l Route ============
[06/02 07:44:06  26983s] (I)       
[06/02 07:44:06  26983s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/02 07:44:06  26983s] [NR-eGR]                        OverCon           OverCon           OverCon            
[06/02 07:44:06  26983s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[06/02 07:44:06  26983s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[06/02 07:44:06  26983s] [NR-eGR] --------------------------------------------------------------------------------
[06/02 07:44:06  26983s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/02 07:44:06  26983s] [NR-eGR]      M2  (2)        53( 0.00%)         6( 0.00%)         1( 0.00%)   ( 0.00%) 
[06/02 07:44:06  26983s] [NR-eGR]      M3  (3)        11( 0.00%)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/02 07:44:06  26983s] [NR-eGR]      M4  (4)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/02 07:44:07  26984s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/02 07:44:07  26984s] [NR-eGR]      M6  (6)        12( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/02 07:44:07  26984s] [NR-eGR]      IA  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/02 07:44:07  26984s] [NR-eGR]      IB  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/02 07:44:07  26984s] [NR-eGR]      LB  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/02 07:44:07  26984s] [NR-eGR] --------------------------------------------------------------------------------
[06/02 07:44:07  26984s] [NR-eGR] Total               78( 0.00%)         8( 0.00%)         1( 0.00%)   ( 0.00%) 
[06/02 07:44:07  26984s] [NR-eGR] 
[06/02 07:44:07  26984s] (I)       Finished Global Routing ( CPU: 21.01 sec, Real: 20.98 sec, Curr Mem: 22582.84 MB )
[06/02 07:44:09  26986s] (I)       total 2D Cap : 4250882883 = (2447868221 H, 1803014662 V)
[06/02 07:44:21  26998s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/02 07:44:21  26998s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/02 07:44:21  26998s] [NR-eGR] Finished Early Global Route kernel ( CPU: 72.46 sec, Real: 72.39 sec, Curr Mem: 19974.84 MB )
[06/02 07:44:21  26998s] OPERPROF: Starting HotSpotCal at level 1, MEM:19974.8M
[06/02 07:44:21  26998s] [hotspot] +------------+---------------+---------------+
[06/02 07:44:21  26998s] [hotspot] |            |   max hotspot | total hotspot |
[06/02 07:44:21  26998s] [hotspot] +------------+---------------+---------------+
[06/02 07:44:23  27000s] [hotspot] | normalized |          0.00 |          0.00 |
[06/02 07:44:23  27000s] [hotspot] +------------+---------------+---------------+
[06/02 07:44:23  27000s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/02 07:44:23  27000s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/02 07:44:23  27000s] OPERPROF: Finished HotSpotCal at level 1, CPU:2.100, REAL:2.064, MEM:20866.6M
[06/02 07:44:23  27000s] Starting delay calculation for Setup views
[06/02 07:44:23  27000s] #################################################################################
[06/02 07:44:23  27000s] # Design Stage: PreRoute
[06/02 07:44:23  27000s] # Design Name: swerv_wrapper
[06/02 07:44:23  27000s] # Design Mode: 28nm
[06/02 07:44:23  27000s] # Analysis Mode: MMMC OCV 
[06/02 07:44:23  27000s] # Parasitics Mode: No SPEF/RCDB
[06/02 07:44:23  27000s] # Signoff Settings: SI Off 
[06/02 07:44:23  27000s] #################################################################################
[06/02 07:44:25  27002s] Calculate early delays in OCV mode...
[06/02 07:44:25  27002s] Calculate late delays in OCV mode...
[06/02 07:44:25  27002s] Topological Sorting (REAL = 0:00:00.0, MEM = 20856.6M, InitMEM = 20856.6M)
[06/02 07:44:25  27002s] Start delay calculation (fullDC) (1 T). (MEM=20856.6)
[06/02 07:44:26  27003s] End AAE Lib Interpolated Model. (MEM=20882.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 07:44:47  27024s] Total number of fetched objects 108004
[06/02 07:44:47  27024s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[06/02 07:44:47  27024s] End delay calculation. (MEM=20882.5 CPU=0:00:17.1 REAL=0:00:17.0)
[06/02 07:44:47  27024s] End delay calculation (fullDC). (MEM=20882.5 CPU=0:00:21.6 REAL=0:00:22.0)
[06/02 07:44:47  27024s] *** CDM Built up (cpu=0:00:24.0  real=0:00:24.0  mem= 20882.5M) ***
[06/02 07:44:48  27025s] *** Done Building Timing Graph (cpu=0:00:25.3 real=0:00:25.0 totSessionCpu=7:30:26 mem=20882.5M)
[06/02 07:44:48  27025s] Reported timing to dir ./timingReports
[06/02 07:44:48  27025s] **optDesign ... cpu = 0:22:20, real = 0:22:19, mem = 14094.3M, totSessionCpu=7:30:26 **
[06/02 07:44:48  27025s] OPERPROF: Starting spInitSiteArr at level 1, MEM:18924.5M
[06/02 07:44:54  27031s] OPERPROF: Finished spInitSiteArr at level 1, CPU:5.860, REAL:5.826, MEM:18924.5M
[06/02 07:45:06  27043s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 nominal_analysis_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -35.458 |   N/A   |   N/A   | -35.458 |
|           TNS (ns):| -3613.7 |   N/A   |   N/A   | -3613.7 |
|    Violating Paths:|   293   |   N/A   |   N/A   |   293   |
|          All Paths:|   293   |   N/A   |   N/A   |   293   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |    427 (427)     |
|   max_tran     |     17 (17)      |   -0.594   |     65 (65)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.052%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:22:38, real = 0:22:37, mem = 14097.1M, totSessionCpu=7:30:43 **
[06/02 07:45:06  27043s] Deleting Cell Server ...
[06/02 07:45:06  27043s] Deleting Lib Analyzer.
[06/02 07:45:06  27043s] *** Finished optDesign ***
[06/02 07:45:06  27043s] 
[06/02 07:45:06  27043s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:26:06 real=  0:26:05)
[06/02 07:45:06  27043s] 	OPT_RUNTIME:                tns (count =  2): (cpu=  0:01:30 real=  0:01:30)
[06/02 07:45:06  27043s] 	OPT_RUNTIME:                wns (count =  1): (cpu=  0:02:24 real=  0:02:24)
[06/02 07:45:06  27043s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=  0:01:32 real=  0:01:32)
[06/02 07:45:06  27043s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=  0:08:17 real=  0:08:16)
[06/02 07:45:06  27043s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/02 07:45:06  27043s] Info: pop threads available for lower-level modules during optimization.
[06/02 07:45:06  27043s] Info: Destroy the CCOpt slew target map.
[06/02 07:45:06  27043s] clean pInstBBox. size 0
[06/02 07:45:06  27043s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[06/02 07:45:06  27043s] All LLGs are deleted
[06/02 07:45:06  27043s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:17384.5M
[06/02 07:45:06  27043s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.012, MEM:12647.9M
[06/02 07:50:09  27082s] <CMD> saveDesign swerv_wrapper_postCTS
[06/02 07:50:09  27082s] #% Begin save design ... (date=06/02 07:50:09, mem=4973.1M)
[06/02 07:50:09  27082s] % Begin Save ccopt configuration ... (date=06/02 07:50:09, mem=4973.1M)
[06/02 07:50:09  27082s] % End Save ccopt configuration ... (date=06/02 07:50:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=4973.4M, current mem=4973.4M)
[06/02 07:50:09  27082s] % Begin Save netlist data ... (date=06/02 07:50:09, mem=4973.4M)
[06/02 07:50:09  27082s] Writing Binary DB to swerv_wrapper_postCTS.dat/swerv_wrapper.v.bin in single-threaded mode...
[06/02 07:50:10  27082s] % End Save netlist data ... (date=06/02 07:50:10, total cpu=0:00:00.2, real=0:00:01.0, peak res=4973.4M, current mem=4973.4M)
[06/02 07:50:10  27082s] Saving congestion map file swerv_wrapper_postCTS.dat/swerv_wrapper.route.congmap.gz ...
[06/02 07:50:11  27083s] % Begin Save AAE data ... (date=06/02 07:50:11, mem=4974.0M)
[06/02 07:50:11  27083s] Saving AAE Data ...
[06/02 07:50:11  27083s] % End Save AAE data ... (date=06/02 07:50:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=4974.0M, current mem=4974.0M)
[06/02 07:50:12  27083s] % Begin Save clock tree data ... (date=06/02 07:50:12, mem=4974.0M)
[06/02 07:50:12  27083s] % End Save clock tree data ... (date=06/02 07:50:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=4974.0M, current mem=4974.0M)
[06/02 07:50:12  27083s] Saving preference file swerv_wrapper_postCTS.dat/gui.pref.tcl ...
[06/02 07:50:12  27083s] Saving mode setting ...
[06/02 07:50:12  27083s] Saving global file ...
[06/02 07:50:12  27084s] % Begin Save floorplan data ... (date=06/02 07:50:12, mem=4974.0M)
[06/02 07:50:12  27084s] Saving floorplan file ...
[06/02 07:50:12  27084s] % End Save floorplan data ... (date=06/02 07:50:12, total cpu=0:00:00.2, real=0:00:00.0, peak res=4974.2M, current mem=4974.2M)
[06/02 07:50:12  27084s] Saving PG file swerv_wrapper_postCTS.dat/swerv_wrapper.pg.gz
[06/02 07:50:12  27084s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=9802.9M) ***
[06/02 07:50:12  27084s] Saving Drc markers ...
[06/02 07:50:13  27084s] ... 3754 markers are saved ...
[06/02 07:50:13  27084s] ... 0 geometry drc markers are saved ...
[06/02 07:50:13  27084s] ... 0 antenna drc markers are saved ...
[06/02 07:50:13  27084s] % Begin Save placement data ... (date=06/02 07:50:13, mem=4974.2M)
[06/02 07:50:13  27084s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/02 07:50:13  27084s] Save Adaptive View Pruing View Names to Binary file
[06/02 07:50:13  27084s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=9803.9M) ***
[06/02 07:50:13  27084s] % End Save placement data ... (date=06/02 07:50:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=4974.2M, current mem=4974.2M)
[06/02 07:50:13  27084s] % Begin Save routing data ... (date=06/02 07:50:13, mem=4974.2M)
[06/02 07:50:13  27084s] Saving route file ...
[06/02 07:50:13  27085s] *** Completed saveRoute (cpu=0:00:00.6 real=0:00:00.0 mem=9800.9M) ***
[06/02 07:50:13  27085s] % End Save routing data ... (date=06/02 07:50:13, total cpu=0:00:00.6, real=0:00:00.0, peak res=4974.2M, current mem=4974.2M)
[06/02 07:50:13  27085s] Saving property file swerv_wrapper_postCTS.dat/swerv_wrapper.prop
[06/02 07:50:13  27085s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=9803.9M) ***
[06/02 07:50:14  27085s] #Saving pin access data to file swerv_wrapper_postCTS.dat/swerv_wrapper.apa ...
[06/02 07:50:14  27085s] #
[06/02 07:50:14  27085s] Saving rc congestion map swerv_wrapper_postCTS.dat/swerv_wrapper.congmap.gz ...
[06/02 07:50:25  27096s] Saving preRoute extracted patterns in file 'swerv_wrapper_postCTS.dat/swerv_wrapper.techData.gz' ...
[06/02 07:50:25  27096s] Saving preRoute extraction data in directory 'swerv_wrapper_postCTS.dat/extraction/' ...
[06/02 07:50:26  27097s] Checksum of RCGrid density data::180
[06/02 07:50:27  27098s] % Begin Save power constraints data ... (date=06/02 07:50:27, mem=4974.7M)
[06/02 07:50:27  27098s] % End Save power constraints data ... (date=06/02 07:50:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=4974.7M, current mem=4974.7M)
[06/02 07:50:28  27099s] Generated self-contained design swerv_wrapper_postCTS.dat
[06/02 07:50:28  27099s] #% End save design ... (date=06/02 07:50:28, total cpu=0:00:17.3, real=0:00:19.0, peak res=4974.7M, current mem=4963.2M)
[06/02 07:50:28  27099s] *** Message Summary: 0 warning(s), 0 error(s)
[06/02 07:50:28  27099s] 
[06/02 07:50:46  27101s] <CMD> timeDesign -postCTS -expandedViews -outDir
[06/02 07:50:46  27101s] 
[06/02 07:50:46  27101s] Usage: timeDesign [-help] [-drvReports] [-expandReg2Reg] [-expandedViews] [-hold] [-idealClock] [-numPaths <integer>] [-outDir <string>] [-pathreports]
[06/02 07:50:46  27101s]                   [-prefix <string>] [-proto] [-reportOnly] [-slackReports] [-timingDebugReport] [-useTransitionFiles] [ -prePlace | -preCTS | -postCTS | -postRoute | -signOff ]
[06/02 07:50:46  27101s] 
[06/02 07:50:46  27101s] **ERROR: (IMPTCM-6):	Missing string value for option "-outDir".  
  
[06/02 07:50:46  27101s] <CMD> report_ccopt_clock_trees -file clock_trees.rpt
[06/02 07:50:46  27101s] Clock tree timing engine global stage delay update for nominal_delay_corner:setup.early...
[06/02 07:50:46  27102s] End AAE Lib Interpolated Model. (MEM=9780.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 07:50:46  27102s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'jtag_tck' in RC corner nominal_rc_corner.
[06/02 07:50:46  27102s] (I)       Initializing Steiner engine. 
[06/02 07:51:53  27169s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'jtag_tck'. Using estimated values, based on estimated route, as a fallback.
[06/02 07:51:53  27169s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner nominal_rc_corner.
[06/02 07:51:53  27169s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[06/02 07:51:53  27169s] Clock tree timing engine global stage delay update for nominal_delay_corner:setup.early done. (took cpu=0:01:08 real=0:01:08)
[06/02 07:51:53  27169s] Clock tree timing engine global stage delay update for nominal_delay_corner:setup.late...
[06/02 07:51:53  27169s] Clock tree timing engine global stage delay update for nominal_delay_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:51:53  27169s] Clock tree timing engine global stage delay update for nominal_delay_corner:hold.early...
[06/02 07:51:53  27169s] Clock tree timing engine global stage delay update for nominal_delay_corner:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:51:53  27169s] Clock tree timing engine global stage delay update for nominal_delay_corner:hold.late...
[06/02 07:51:53  27169s] Clock tree timing engine global stage delay update for nominal_delay_corner:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[06/02 07:51:54  27170s] <CMD> report_ccopt_skew_groups -file skew_groups.rpt
[06/02 07:51:54  27170s] <CMD> addFiller -cell {C12T28SOI_LR_FILLERCELL1 C12T28SOI_LR_FILLERPFOP2  C12T28SOI_LR_FILLERPFOP4 C12T28SOI_LR_FILLERPFOP8 C12T28SOI_LR_FILLERPFOP16 C12T28SOI_LR_FILLERPFOP32} -prefix FILLER -doDRC
[06/02 07:51:54  27170s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:16885.4M
[06/02 07:51:54  27170s] OPERPROF:   Starting DPlace-Init at level 2, MEM:16885.4M
[06/02 07:51:54  27170s] #spOpts: N=28 autoPA advPA 
[06/02 07:51:54  27170s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:16885.4M
[06/02 07:51:54  27170s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:16885.4M
[06/02 07:51:54  27170s] Core basic site is CORE12T
[06/02 07:51:54  27170s] SiteArray: non-trimmed site array dimensions = 11859 x 104644
[06/02 07:51:54  27170s] SiteArray: use 4,966,739,968 bytes
[06/02 07:51:54  27170s] SiteArray: current memory after site array memory allocation 21622.0M
[06/02 07:51:54  27170s] SiteArray: FP blocked sites are writable
[06/02 07:52:03  27179s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[06/02 07:52:03  27179s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:21622.0M
[06/02 07:52:04  27179s] Process 1814520 wires and vias for routing blockage and capacity analysis
[06/02 07:52:04  27179s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.340, REAL:0.340, MEM:21622.0M
[06/02 07:52:05  27181s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:10.670, REAL:10.668, MEM:21622.0M
[06/02 07:52:07  27183s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:13.020, REAL:13.024, MEM:21622.0M
[06/02 07:52:07  27183s] [CPU] DPlace-Init (cpu=0:00:13.1, real=0:00:13.0, mem=21622.0MB).
[06/02 07:52:07  27183s] OPERPROF:   Finished DPlace-Init at level 2, CPU:13.090, REAL:13.086, MEM:21622.0M
[06/02 07:52:07  27183s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:21622.0M
[06/02 07:52:07  27183s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[06/02 07:52:07  27183s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.020, REAL:0.022, MEM:21622.0M
[06/02 07:52:09  27185s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:21622.0M
[06/02 07:52:09  27185s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:21622.0M
[06/02 07:52:09  27185s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:21622.0M
[06/02 07:52:09  27185s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:21622.0M
[06/02 08:07:29  28107s] AddFiller main function time CPU:919.561, REAL:919.864
[06/02 08:07:29  28107s] Filler instance commit time CPU:346.777, REAL:343.288
[06/02 08:07:29  28107s] *INFO: Adding fillers to top-module.
[06/02 08:07:29  28107s] *INFO:   Added 38702663 filler insts (cell C12T28SOI_LR_FILLERPFOP32 / prefix FILLER).
[06/02 08:07:29  28107s] *INFO:   Added 11281 filler insts (cell C12T28SOI_LR_FILLERPFOP16 / prefix FILLER).
[06/02 08:07:29  28107s] *INFO:   Added 13812 filler insts (cell C12T28SOI_LR_FILLERPFOP8 / prefix FILLER).
[06/02 08:07:29  28107s] *INFO:   Added 23351 filler insts (cell C12T28SOI_LR_FILLERPFOP4 / prefix FILLER).
[06/02 08:07:29  28107s] *INFO:   Added 18840 filler insts (cell C12T28SOI_LR_FILLERPFOP2 / prefix FILLER).
[06/02 08:07:29  28107s] *INFO:   Added 20713 filler insts (cell C12T28SOI_LR_FILLERCELL1 / prefix FILLER).
[06/02 08:07:29  28107s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:921.670, REAL:919.867, MEM:34261.1M
[06/02 08:07:29  28107s] *INFO: Total 38790660 filler insts added - prefix FILLER (CPU: 0:15:37).
[06/02 08:07:29  28107s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:922.070, REAL:920.268, MEM:34261.1M
[06/02 08:07:29  28107s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:34261.1M
[06/02 08:07:31  28109s] For 38790660 new insts, 38790660 new pwr-pin connections were made to global net 'vdd'.
[06/02 08:07:41  28119s] 38790660 new gnd-pin connections were made to global net 'gnd'.
[06/02 08:07:42  28120s] **WARN: (IMPDB-1261):	No PG pin 'vdde' in instances with basename '*' in the design.
[06/02 08:07:43  28121s] **WARN: (IMPDB-1261):	No PG pin 'gnde' in instances with basename '*' in the design.
[06/02 08:07:43  28121s] *** Applied 4 GNC rules (cpu = 0:00:11.1)
[06/02 08:07:44  28122s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:15.180, REAL:15.176, MEM:36053.1M
[06/02 08:07:44  28122s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:937.250, REAL:935.445, MEM:36053.1M
[06/02 08:07:44  28122s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:937.250, REAL:935.445, MEM:36053.1M
[06/02 08:07:47  28125s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:36053.1M
[06/02 08:07:56  28134s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:8.460, REAL:8.370, MEM:31316.4M
[06/02 08:07:56  28134s] All LLGs are deleted
[06/02 08:07:56  28134s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:31316.4M
[06/02 08:07:56  28134s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:31316.4M
[06/02 08:07:56  28134s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:964.350, REAL:962.446, MEM:31316.4M
[06/02 08:32:32  28315s] <CMD> saveDesign swerv_wrapper_postFILLER
[06/02 08:32:32  28316s] #% Begin save design ... (date=06/02 08:32:32, mem=22503.5M)
[06/02 08:32:34  28318s] % Begin Save ccopt configuration ... (date=06/02 08:32:34, mem=22503.5M)
[06/02 08:32:35  28318s] % End Save ccopt configuration ... (date=06/02 08:32:34, total cpu=0:00:00.2, real=0:00:01.0, peak res=22503.5M, current mem=22503.5M)
[06/02 08:32:35  28318s] % Begin Save netlist data ... (date=06/02 08:32:35, mem=22503.5M)
[06/02 08:32:35  28318s] Writing Binary DB to swerv_wrapper_postFILLER.dat.tmp/swerv_wrapper.v.bin in single-threaded mode...
[06/02 08:32:35  28319s] % End Save netlist data ... (date=06/02 08:32:35, total cpu=0:00:00.3, real=0:00:00.0, peak res=22503.5M, current mem=22503.5M)
[06/02 08:32:46  28330s] Saving congestion map file swerv_wrapper_postFILLER.dat.tmp/swerv_wrapper.route.congmap.gz ...
[06/02 08:32:48  28330s] % Begin Save AAE data ... (date=06/02 08:32:48, mem=22652.9M)
[06/02 08:32:48  28330s] Saving AAE Data ...
[06/02 08:32:48  28330s] % End Save AAE data ... (date=06/02 08:32:48, total cpu=0:00:00.1, real=0:00:00.0, peak res=22652.9M, current mem=22652.9M)
[06/02 08:32:49  28331s] % Begin Save clock tree data ... (date=06/02 08:32:49, mem=22652.9M)
[06/02 08:32:49  28331s] % End Save clock tree data ... (date=06/02 08:32:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=22652.9M, current mem=22652.9M)
[06/02 08:32:49  28331s] Saving preference file swerv_wrapper_postFILLER.dat.tmp/gui.pref.tcl ...
[06/02 08:32:49  28331s] Saving mode setting ...
[06/02 08:32:49  28331s] Saving global file ...
[06/02 08:32:49  28331s] % Begin Save floorplan data ... (date=06/02 08:32:49, mem=22652.9M)
[06/02 08:32:49  28331s] Saving floorplan file ...
[06/02 08:32:55  28337s] % End Save floorplan data ... (date=06/02 08:32:55, total cpu=0:00:05.5, real=0:00:06.0, peak res=22653.1M, current mem=22653.1M)
[06/02 08:32:55  28337s] Saving PG file swerv_wrapper_postFILLER.dat.tmp/swerv_wrapper.pg.gz
[06/02 08:33:13  28355s] *** Completed savePGFile (cpu=0:00:18.4 real=0:00:18.0 mem=31927.7M) ***
[06/02 08:33:13  28355s] Saving Drc markers ...
[06/02 08:33:13  28355s] ... 3754 markers are saved ...
[06/02 08:33:13  28355s] ... 0 geometry drc markers are saved ...
[06/02 08:33:13  28355s] ... 0 antenna drc markers are saved ...
[06/02 08:33:13  28355s] % Begin Save placement data ... (date=06/02 08:33:13, mem=22628.5M)
[06/02 08:33:13  28356s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/02 08:33:20  28362s] Save Adaptive View Pruing View Names to Binary file
[06/02 08:33:20  28362s] *** Completed savePlace (cpu=0:00:07.0 real=0:00:07.0 mem=31335.7M) ***
[06/02 08:33:20  28362s] % End Save placement data ... (date=06/02 08:33:20, total cpu=0:00:07.2, real=0:00:07.0, peak res=22628.5M, current mem=22628.5M)
[06/02 08:33:20  28363s] % Begin Save routing data ... (date=06/02 08:33:20, mem=22628.5M)
[06/02 08:33:20  28363s] Saving route file ...
[06/02 08:33:21  28363s] *** Completed saveRoute (cpu=0:00:00.6 real=0:00:01.0 mem=31332.7M) ***
[06/02 08:33:21  28363s] % End Save routing data ... (date=06/02 08:33:21, total cpu=0:00:00.7, real=0:00:01.0, peak res=22628.5M, current mem=22628.5M)
[06/02 08:33:21  28363s] Saving property file swerv_wrapper_postFILLER.dat.tmp/swerv_wrapper.prop
[06/02 08:33:22  28364s] *** Completed saveProperty (cpu=0:00:01.2 real=0:00:01.0 mem=31335.7M) ***
[06/02 08:33:41  28383s] #Saving pin access data to file swerv_wrapper_postFILLER.dat.tmp/swerv_wrapper.apa ...
[06/02 08:33:41  28383s] #
[06/02 08:33:41  28383s] Saving rc congestion map swerv_wrapper_postFILLER.dat.tmp/swerv_wrapper.congmap.gz ...
[06/02 08:33:52  28394s] Saving preRoute extracted patterns in file 'swerv_wrapper_postFILLER.dat.tmp/swerv_wrapper.techData.gz' ...
[06/02 08:33:52  28394s] Saving preRoute extraction data in directory 'swerv_wrapper_postFILLER.dat.tmp/extraction/' ...
[06/02 08:33:53  28395s] Checksum of RCGrid density data::180
[06/02 08:33:55  28396s] % Begin Save power constraints data ... (date=06/02 08:33:55, mem=22629.1M)
[06/02 08:33:55  28396s] % End Save power constraints data ... (date=06/02 08:33:55, total cpu=0:00:00.1, real=0:00:00.0, peak res=22629.1M, current mem=22629.1M)
[06/02 08:33:56  28397s] Generated self-contained design swerv_wrapper_postFILLER.dat.tmp
[06/02 08:33:57  28398s] #% End save design ... (date=06/02 08:33:57, total cpu=0:01:22, real=0:01:25, peak res=23248.1M, current mem=22504.1M)
[06/02 08:33:57  28398s] *** Message Summary: 0 warning(s), 0 error(s)
[06/02 08:33:57  28398s] 
[06/02 08:54:50  28555s] <CMD> routeDesign
[06/02 08:54:50  28555s] #% Begin routeDesign (date=06/02 08:54:50, mem=22504.3M)
[06/02 08:54:50  28555s] ### Time Record (routeDesign) is installed.
[06/02 08:54:50  28555s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 22504.30 (MB), peak = 35861.68 (MB)
[06/02 08:54:50  28555s] #**INFO: setDesignMode -flowEffort standard
[06/02 08:54:50  28555s] #**INFO: multi-cut via swapping will be performed after routing.
[06/02 08:54:50  28555s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[06/02 08:54:50  28555s] OPERPROF: Starting checkPlace at level 1, MEM:31346.8M
[06/02 08:54:50  28555s] #spOpts: N=28 autoPA advPA 
[06/02 08:54:58  28563s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:31346.8M
[06/02 08:54:59  28564s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:31346.8M
[06/02 08:55:00  28565s] Core basic site is CORE12T
[06/02 08:55:01  28566s] SiteArray: non-trimmed site array dimensions = 11859 x 104644
[06/02 08:55:01  28566s] SiteArray: use 4,966,739,968 bytes
[06/02 08:55:01  28566s] SiteArray: current memory after site array memory allocation 36083.4M
[06/02 08:55:01  28566s] SiteArray: FP blocked sites are writable
[06/02 08:55:16  28582s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:17.880, REAL:17.775, MEM:36083.4M
[06/02 08:55:19  28584s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:21.270, REAL:21.173, MEM:36083.4M
[06/02 08:55:19  28584s] Begin checking placement ... (start mem=31346.8M, init mem=36083.4M)
[06/02 08:55:20  28585s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:36083.4M
[06/02 08:55:21  28586s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:1.320, REAL:1.324, MEM:36083.4M
[06/02 08:55:23  28588s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:36083.4M
[06/02 08:55:25  28590s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:1.390, REAL:1.394, MEM:36083.4M
[06/02 08:55:25  28590s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:36083.4M
[06/02 08:57:13  28699s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:109.080, REAL:108.527, MEM:38793.4M
[06/02 08:57:13  28699s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:38793.4M
[06/02 08:57:34  28719s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:20.590, REAL:20.758, MEM:38793.4M
[06/02 08:57:48  28733s] *info: Placed = 38864884       (Fixed = 28)
[06/02 08:57:48  28733s] *info: Unplaced = 0           
[06/02 08:57:50  28735s] Placement Density:100.00%(202297954/202297954)
[06/02 08:57:50  28735s] Placement Density (including fixed std cells):100.00%(202297954/202297954)
[06/02 08:57:51  28737s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:38793.4M
[06/02 08:57:57  28743s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:5.950, REAL:6.054, MEM:31362.8M
[06/02 08:57:58  28743s] Finished checkPlace (total: cpu=0:03:08, real=0:03:08; vio checks: cpu=0:02:28, real=0:02:28; mem=31362.8M)
[06/02 08:57:59  28744s] OPERPROF: Finished checkPlace at level 1, CPU:189.090, REAL:188.872, MEM:31362.8M
[06/02 08:57:59  28744s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[06/02 08:57:59  28744s] 
[06/02 08:57:59  28744s] changeUseClockNetStatus Option :  -noFixedNetWires 
[06/02 08:57:59  28744s] *** Changed status on (0) nets in Clock.
[06/02 08:57:59  28744s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=31362.8M) ***
[06/02 08:57:59  28744s] #Start route 2 clock and analog nets...
[06/02 08:58:00  28745s] % Begin globalDetailRoute (date=06/02 08:58:00, mem=20704.9M)
[06/02 08:58:00  28745s] 
[06/02 08:58:00  28745s] globalDetailRoute
[06/02 08:58:00  28745s] 
[06/02 08:58:00  28745s] #setNanoRouteMode -drouteEndIteration 5
[06/02 08:58:00  28745s] #setNanoRouteMode -drouteUseMultiCutViaEffort "high"
[06/02 08:58:00  28745s] #setNanoRouteMode -routeAntennaCellName "C12T28SOI_LR_ANTPROT3"
[06/02 08:58:00  28745s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[06/02 08:58:00  28745s] #setNanoRouteMode -routeInsertAntennaDiode true
[06/02 08:58:00  28745s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[06/02 08:58:00  28745s] #setNanoRouteMode -routeTopRoutingLayer 9
[06/02 08:58:00  28745s] #setNanoRouteMode -routeUseAutoVia "true"
[06/02 08:58:00  28745s] #setNanoRouteMode -routeWithEco true
[06/02 08:58:00  28745s] #setNanoRouteMode -routeWithLithoDriven true
[06/02 08:58:00  28745s] #setNanoRouteMode -routeWithSiDriven true
[06/02 08:58:00  28745s] #setNanoRouteMode -routeWithTimingDriven true
[06/02 08:58:00  28745s] ### Time Record (globalDetailRoute) is installed.
[06/02 08:58:00  28745s] #Start globalDetailRoute on Wed Jun  2 08:58:00 2021
[06/02 08:58:00  28745s] #
[06/02 08:58:00  28745s] ### Time Record (Pre Callback) is installed.
[06/02 08:58:12  28756s] ### Time Record (Pre Callback) is uninstalled.
[06/02 08:58:12  28756s] ### Time Record (DB Import) is installed.
[06/02 08:58:12  28756s] ### Time Record (Timing Data Generation) is installed.
[06/02 08:58:12  28756s] ### Time Record (Timing Data Generation) is uninstalled.
[06/02 08:58:12  28756s] ### info: trigger full reload of library data.
[06/02 08:58:14  28758s] #WARNING (NRDB-975) Adjacent routing LAYERs M6 IA has the same preferred routing direction HORIZONTAL. This may cause routing problems for NanoRoute.
[06/02 08:58:15  28759s] LayerId::1 widthSet size::1
[06/02 08:58:15  28759s] LayerId::2 widthSet size::1
[06/02 08:58:15  28759s] LayerId::3 widthSet size::1
[06/02 08:58:15  28759s] LayerId::4 widthSet size::1
[06/02 08:58:15  28759s] LayerId::5 widthSet size::1
[06/02 08:58:15  28759s] LayerId::6 widthSet size::1
[06/02 08:58:15  28759s] LayerId::7 widthSet size::1
[06/02 08:58:15  28759s] LayerId::8 widthSet size::1
[06/02 08:58:15  28759s] LayerId::9 widthSet size::1
[06/02 08:58:15  28759s] Skipped RC grid update for preRoute extraction.
[06/02 08:58:15  28759s] Initializing multi-corner resistance tables ...
[06/02 08:58:24  28768s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[06/02 08:59:56  28846s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7973_ic_rd_hit_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 08:59:56  28846s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7973_ic_rd_hit_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 08:59:56  28846s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7972_ic_rd_hit_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 08:59:56  28846s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7972_ic_rd_hit_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 08:59:56  28846s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7971_ic_rd_hit_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 08:59:56  28846s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7971_ic_rd_hit_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 08:59:56  28846s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7970_ic_tag_perr is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 08:59:56  28846s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7970_ic_tag_perr is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 08:59:56  28846s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7969_ic_rd_data_9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 08:59:56  28846s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7969_ic_rd_data_9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 08:59:56  28846s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7968_ic_rd_data_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 08:59:56  28846s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7968_ic_rd_data_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 08:59:56  28846s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7967_ic_rd_data_18 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 08:59:56  28846s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7967_ic_rd_data_18 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 08:59:56  28846s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7966_ic_rd_data_25 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 08:59:56  28846s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7966_ic_rd_data_25 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 08:59:56  28846s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7965_ic_rd_data_31 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 08:59:56  28846s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7965_ic_rd_data_31 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 08:59:56  28846s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7964_ic_rd_data_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 08:59:56  28846s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7964_ic_rd_data_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 08:59:56  28846s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[06/02 08:59:56  28846s] #To increase the message display limit, refer to the product command reference manual.
[06/02 09:01:05  28907s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:01:05  28907s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_l of net rst_l because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:01:05  28907s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/dbg_rst_l of net dbg_rst_l because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:01:05  28907s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/nmi_int of net nmi_int because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:01:05  28907s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/lsu_axi_awready of net lsu_axi_awready because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:01:05  28907s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/lsu_axi_wready of net lsu_axi_wready because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:01:05  28907s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/lsu_axi_bvalid of net lsu_axi_bvalid because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:01:05  28907s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/lsu_axi_arready of net lsu_axi_arready because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:01:05  28907s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/lsu_axi_rvalid of net lsu_axi_rvalid because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:01:05  28907s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/lsu_axi_rlast of net lsu_axi_rlast because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:01:05  28907s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ifu_axi_awready of net ifu_axi_awready because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:01:05  28907s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ifu_axi_wready of net ifu_axi_wready because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:01:05  28907s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ifu_axi_bvalid of net ifu_axi_bvalid because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:01:05  28907s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ifu_axi_arready of net ifu_axi_arready because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:01:05  28907s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ifu_axi_rvalid of net ifu_axi_rvalid because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:01:05  28907s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ifu_axi_rlast of net ifu_axi_rlast because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:01:05  28907s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sb_axi_awready of net sb_axi_awready because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:01:05  28907s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sb_axi_wready of net sb_axi_wready because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:01:05  28907s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sb_axi_bvalid of net sb_axi_bvalid because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:01:05  28907s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/sb_axi_arready of net sb_axi_arready because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:01:05  28907s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[06/02 09:01:05  28907s] #To increase the message display limit, refer to the product command reference manual.
[06/02 09:01:09  28911s] ### Net info: total nets: 130666
[06/02 09:01:09  28911s] ### Net info: dirty nets: 536
[06/02 09:01:09  28911s] ### Net info: marked as disconnected nets: 0
[06/02 09:01:19  28920s] #num needed restored net=130664
[06/02 09:01:20  28920s] #need_extraction net=130664 (total=130666)
[06/02 09:01:20  28920s] ### Net info: fully routed nets: 0
[06/02 09:01:20  28920s] ### Net info: trivial (< 2 pins) nets: 53201
[06/02 09:01:20  28920s] ### Net info: unrouted nets: 77465
[06/02 09:01:20  28920s] ### Net info: re-extraction nets: 0
[06/02 09:01:20  28920s] ### Net info: ignored nets: 0
[06/02 09:01:20  28920s] ### Net info: skip routing nets: 130664
