From e70ef9958f043ab88f513ae9b902b1b27d0ff6bf Mon Sep 17 00:00:00 2001
From: "zongdong.jiao" <zongdong.jiao@amlogic.com>
Date: Mon, 26 May 2014 19:54:05 +0800
Subject: [PATCH 4213/5965] hdmi: fix meson8b HDMI output on 720p mode

---
 arch/arm/mach-meson8b/hdmi_tx_hw/hdmi_tx_hw.c | 6 +++---
 1 file changed, 3 insertions(+), 3 deletions(-)

diff --git a/arch/arm/mach-meson8b/hdmi_tx_hw/hdmi_tx_hw.c b/arch/arm/mach-meson8b/hdmi_tx_hw/hdmi_tx_hw.c
index 5df778cba041..adfc481deb27 100755
--- a/arch/arm/mach-meson8b/hdmi_tx_hw/hdmi_tx_hw.c
+++ b/arch/arm/mach-meson8b/hdmi_tx_hw/hdmi_tx_hw.c
@@ -970,9 +970,9 @@ void hdmi_hw_init(hdmitx_dev_t* hdmitx_device)
 
     aml_set_reg32_bits(P_HHI_GCLK_MPEG2, 1, 4, 1); //enable HDMI PCLK
     aml_set_reg32_bits(P_HHI_GCLK_MPEG2, 1, 3, 1); //enable HDMI Int Sync
-    aml_write_reg32(P_HHI_HDMI_CLK_CNTL,  ((0 << 9)  |   // select XTAL
-                             (1 << 8)  |   // Enable gated clock
-                             (0 << 0)) );  // Divide by 1
+    aml_set_reg32_bits(P_HHI_HDMI_CLK_CNTL, 0, 9, 2);   // select XTAL
+    aml_set_reg32_bits(P_HHI_HDMI_CLK_CNTL, 0, 0, 7);   // Divide by 1
+    aml_set_reg32_bits(P_HHI_HDMI_CLK_CNTL, 1, 8, 1);   // Enable gated clock
 
     aml_set_reg32_bits(P_HHI_MEM_PD_REG0, 0x00, 8, 8);    //disable HDMI memory PD  TODO: set in suspend/resume
 
-- 
2.19.0

