Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed May 15 15:24:33 2024
| Host         : LAPTOP-I606K2C4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_timing_summary_routed.rpt -rpx CPU_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 34 register/latch pins with no clock driven by root clock pin: fpga_clk (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tube_clock/tube_clk_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uALU/ALUControl_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uALU/ALUControl_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uALU/ALUControl_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uALU/ALUResult_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uALU/ALUResult_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uALU/ALUResult_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uALU/ALUResult_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uALU/ALUResult_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uALU/ALUResult_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uALU/ALUResult_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uALU/ALUResult_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uALU/ALUResult_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uALU/ALUResult_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uALU/ALUResult_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uALU/ALUResult_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uALU/ALUResult_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uALU/ALUResult_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uALU/ALUResult_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uALU/ALUResult_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uALU/ALUResult_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uALU/ALUResult_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uALU/ALUResult_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uALU/ALUResult_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uALU/ALUResult_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uALU/ALUResult_reg[31]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uart/inst/upg_inst/disp_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uart/inst/upg_inst/disp_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uart/inst/upg_inst/disp_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uart/inst/upg_inst/disp_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uart/inst/upg_inst/disp_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uart/inst/upg_inst/disp_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uart/inst/upg_inst/disp_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uart/inst/upg_inst/disp_reg[7]/Q (HIGH)

 There are 207 register/latch pins with no clock driven by root clock pin: uart/inst/upg_inst/rdStat_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: uart/inst/upg_inst/upg_done_o_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: uif/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: uif/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: uif/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uif/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: uif/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: uif/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: uif/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: uif/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: uif/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: uif/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uif/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uif/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: uif/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: uif/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uif/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uif/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: uif/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: uif/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uif/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uif/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: uif/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: uif/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uif/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uif/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uif/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uif/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uif/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: upg_rst_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1069 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.943     -114.506                    304                 1685        0.022        0.000                      0                 1685        2.633        0.000                       0                  1259  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
uclk/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_cpuclk  {0.000 21.739}       43.478          23.000          
  clk_out2_cpuclk  {0.000 50.000}       100.000         10.000          
  clkfbout_cpuclk  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
uclk/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_cpuclk        8.607        0.000                      0                 1105        0.590        0.000                      0                 1105       21.239        0.000                       0                  1050  
  clk_out2_cpuclk       94.710        0.000                      0                  365        0.022        0.000                      0                  365       49.020        0.000                       0                   205  
  clkfbout_cpuclk                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_cpuclk  clk_out1_cpuclk       -0.943     -114.506                    304                  328        0.200        0.000                      0                  328  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  uclk/inst/clk_in1
  To Clock:  uclk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         uclk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { uclk/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  uclk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  uclk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  uclk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  uclk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  uclk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  uclk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        8.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.590ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.607ns  (required time - arrival time)
  Source:                 umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udcd/register_reg[9][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk rise@43.478ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        10.766ns  (logic 2.826ns (26.250%)  route 7.940ns (73.750%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -2.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.459ns = ( 40.019 - 43.478 ) 
    Source Clock Delay      (SCD):    -1.925ns = ( 19.814 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.253    22.992    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    14.506 f  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    16.167    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    16.263 f  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        1.828    18.091    umem/clk_out1
    SLICE_X41Y43         LUT5 (Prop_lut5_I2_O)        0.124    18.215 r  umem/ram_i_1/O
                         net (fo=32, routed)          1.599    19.814    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    22.268 r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.522    23.790    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I2_O)        0.124    23.914 r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.789    25.703    uif/bbstub_douta[7][7]
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124    25.827 r  uif/register[1][31]_i_9/O
                         net (fo=24, routed)          2.778    28.605    uif/register[1][31]_i_9_n_1
    SLICE_X44Y21         LUT6 (Prop_lut6_I5_O)        0.124    28.729 r  uif/register[1][17]_i_1/O
                         net (fo=31, routed)          1.850    30.580    udcd/D[17]
    SLICE_X49Y20         FDCE                                         r  udcd/register_reg[9][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                  IBUF                         0.000    43.478 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    44.659    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    36.906 r  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    38.488    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.579 r  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        1.440    40.019    udcd/CLK
    SLICE_X49Y20         FDCE                                         r  udcd/register_reg[9][17]/C
                         clock pessimism             -0.577    39.442    
                         clock uncertainty           -0.175    39.268    
    SLICE_X49Y20         FDCE (Setup_fdce_C_D)       -0.081    39.187    udcd/register_reg[9][17]
  -------------------------------------------------------------------
                         required time                         39.187    
                         arrival time                         -30.580    
  -------------------------------------------------------------------
                         slack                                  8.607    

Slack (MET) :             8.628ns  (required time - arrival time)
  Source:                 umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udcd/register_reg[14][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk rise@43.478ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        10.782ns  (logic 2.826ns (26.211%)  route 7.956ns (73.789%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -2.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.458ns = ( 40.020 - 43.478 ) 
    Source Clock Delay      (SCD):    -1.925ns = ( 19.814 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.253    22.992    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    14.506 f  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    16.167    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    16.263 f  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        1.828    18.091    umem/clk_out1
    SLICE_X41Y43         LUT5 (Prop_lut5_I2_O)        0.124    18.215 r  umem/ram_i_1/O
                         net (fo=32, routed)          1.599    19.814    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    22.268 r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.522    23.790    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I2_O)        0.124    23.914 r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.789    25.703    uif/bbstub_douta[7][7]
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124    25.827 r  uif/register[1][31]_i_9/O
                         net (fo=24, routed)          2.778    28.605    uif/register[1][31]_i_9_n_1
    SLICE_X44Y21         LUT6 (Prop_lut6_I5_O)        0.124    28.729 r  uif/register[1][17]_i_1/O
                         net (fo=31, routed)          1.866    30.596    udcd/D[17]
    SLICE_X50Y19         FDCE                                         r  udcd/register_reg[14][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                  IBUF                         0.000    43.478 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    44.659    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    36.906 r  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    38.488    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.579 r  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        1.441    40.020    udcd/CLK
    SLICE_X50Y19         FDCE                                         r  udcd/register_reg[14][17]/C
                         clock pessimism             -0.577    39.443    
                         clock uncertainty           -0.175    39.269    
    SLICE_X50Y19         FDCE (Setup_fdce_C_D)       -0.045    39.224    udcd/register_reg[14][17]
  -------------------------------------------------------------------
                         required time                         39.224    
                         arrival time                         -30.596    
  -------------------------------------------------------------------
                         slack                                  8.628    

Slack (MET) :             8.738ns  (required time - arrival time)
  Source:                 umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udcd/register_reg[8][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk rise@43.478ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        10.635ns  (logic 2.826ns (26.573%)  route 7.809ns (73.427%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -2.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.459ns = ( 40.019 - 43.478 ) 
    Source Clock Delay      (SCD):    -1.925ns = ( 19.814 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.253    22.992    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    14.506 f  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    16.167    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    16.263 f  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        1.828    18.091    umem/clk_out1
    SLICE_X41Y43         LUT5 (Prop_lut5_I2_O)        0.124    18.215 r  umem/ram_i_1/O
                         net (fo=32, routed)          1.599    19.814    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    22.268 r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.522    23.790    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I2_O)        0.124    23.914 r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.789    25.703    uif/bbstub_douta[7][7]
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124    25.827 r  uif/register[1][31]_i_9/O
                         net (fo=24, routed)          2.778    28.605    uif/register[1][31]_i_9_n_1
    SLICE_X44Y21         LUT6 (Prop_lut6_I5_O)        0.124    28.729 r  uif/register[1][17]_i_1/O
                         net (fo=31, routed)          1.719    30.449    udcd/D[17]
    SLICE_X49Y19         FDCE                                         r  udcd/register_reg[8][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                  IBUF                         0.000    43.478 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    44.659    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    36.906 r  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    38.488    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.579 r  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        1.440    40.019    udcd/CLK
    SLICE_X49Y19         FDCE                                         r  udcd/register_reg[8][17]/C
                         clock pessimism             -0.577    39.442    
                         clock uncertainty           -0.175    39.268    
    SLICE_X49Y19         FDCE (Setup_fdce_C_D)       -0.081    39.187    udcd/register_reg[8][17]
  -------------------------------------------------------------------
                         required time                         39.187    
                         arrival time                         -30.449    
  -------------------------------------------------------------------
                         slack                                  8.738    

Slack (MET) :             8.980ns  (required time - arrival time)
  Source:                 umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udcd/register_reg[16][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk rise@43.478ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        10.405ns  (logic 2.826ns (27.161%)  route 7.579ns (72.839%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -2.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.461ns = ( 40.017 - 43.478 ) 
    Source Clock Delay      (SCD):    -1.925ns = ( 19.814 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.253    22.992    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    14.506 f  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    16.167    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    16.263 f  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        1.828    18.091    umem/clk_out1
    SLICE_X41Y43         LUT5 (Prop_lut5_I2_O)        0.124    18.215 r  umem/ram_i_1/O
                         net (fo=32, routed)          1.599    19.814    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    22.268 r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.522    23.790    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I2_O)        0.124    23.914 r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.789    25.703    uif/bbstub_douta[7][7]
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124    25.827 r  uif/register[1][31]_i_9/O
                         net (fo=24, routed)          2.778    28.605    uif/register[1][31]_i_9_n_1
    SLICE_X44Y21         LUT6 (Prop_lut6_I5_O)        0.124    28.729 r  uif/register[1][17]_i_1/O
                         net (fo=31, routed)          1.489    30.218    udcd/D[17]
    SLICE_X44Y18         FDCE                                         r  udcd/register_reg[16][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                  IBUF                         0.000    43.478 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    44.659    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    36.906 r  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    38.488    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.579 r  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        1.438    40.017    udcd/CLK
    SLICE_X44Y18         FDCE                                         r  udcd/register_reg[16][17]/C
                         clock pessimism             -0.577    39.440    
                         clock uncertainty           -0.175    39.266    
    SLICE_X44Y18         FDCE (Setup_fdce_C_D)       -0.067    39.199    udcd/register_reg[16][17]
  -------------------------------------------------------------------
                         required time                         39.199    
                         arrival time                         -30.218    
  -------------------------------------------------------------------
                         slack                                  8.980    

Slack (MET) :             8.994ns  (required time - arrival time)
  Source:                 umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udcd/register_reg[29][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk rise@43.478ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        10.376ns  (logic 2.826ns (27.237%)  route 7.550ns (72.763%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -2.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.462ns = ( 40.016 - 43.478 ) 
    Source Clock Delay      (SCD):    -1.925ns = ( 19.814 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.253    22.992    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    14.506 f  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    16.167    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    16.263 f  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        1.828    18.091    umem/clk_out1
    SLICE_X41Y43         LUT5 (Prop_lut5_I2_O)        0.124    18.215 r  umem/ram_i_1/O
                         net (fo=32, routed)          1.599    19.814    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    22.268 r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.522    23.790    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I2_O)        0.124    23.914 r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.789    25.703    uif/bbstub_douta[7][7]
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124    25.827 r  uif/register[1][31]_i_9/O
                         net (fo=24, routed)          2.778    28.605    uif/register[1][31]_i_9_n_1
    SLICE_X44Y21         LUT6 (Prop_lut6_I5_O)        0.124    28.729 r  uif/register[1][17]_i_1/O
                         net (fo=31, routed)          1.460    30.190    udcd/D[17]
    SLICE_X37Y17         FDCE                                         r  udcd/register_reg[29][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                  IBUF                         0.000    43.478 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    44.659    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    36.906 r  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    38.488    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.579 r  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        1.437    40.016    udcd/CLK
    SLICE_X37Y17         FDCE                                         r  udcd/register_reg[29][17]/C
                         clock pessimism             -0.577    39.439    
                         clock uncertainty           -0.175    39.265    
    SLICE_X37Y17         FDCE (Setup_fdce_C_D)       -0.081    39.184    udcd/register_reg[29][17]
  -------------------------------------------------------------------
                         required time                         39.184    
                         arrival time                         -30.190    
  -------------------------------------------------------------------
                         slack                                  8.994    

Slack (MET) :             9.116ns  (required time - arrival time)
  Source:                 umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udcd/register_reg[25][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk rise@43.478ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        10.254ns  (logic 2.826ns (27.560%)  route 7.428ns (72.440%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -2.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.462ns = ( 40.016 - 43.478 ) 
    Source Clock Delay      (SCD):    -1.925ns = ( 19.814 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.253    22.992    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    14.506 f  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    16.167    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    16.263 f  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        1.828    18.091    umem/clk_out1
    SLICE_X41Y43         LUT5 (Prop_lut5_I2_O)        0.124    18.215 r  umem/ram_i_1/O
                         net (fo=32, routed)          1.599    19.814    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    22.268 r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.522    23.790    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I2_O)        0.124    23.914 r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.789    25.703    uif/bbstub_douta[7][7]
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124    25.827 r  uif/register[1][31]_i_9/O
                         net (fo=24, routed)          2.778    28.605    uif/register[1][31]_i_9_n_1
    SLICE_X44Y21         LUT6 (Prop_lut6_I5_O)        0.124    28.729 r  uif/register[1][17]_i_1/O
                         net (fo=31, routed)          1.338    30.068    udcd/D[17]
    SLICE_X43Y18         FDCE                                         r  udcd/register_reg[25][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                  IBUF                         0.000    43.478 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    44.659    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    36.906 r  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    38.488    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.579 r  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        1.437    40.016    udcd/CLK
    SLICE_X43Y18         FDCE                                         r  udcd/register_reg[25][17]/C
                         clock pessimism             -0.577    39.439    
                         clock uncertainty           -0.175    39.265    
    SLICE_X43Y18         FDCE (Setup_fdce_C_D)       -0.081    39.184    udcd/register_reg[25][17]
  -------------------------------------------------------------------
                         required time                         39.184    
                         arrival time                         -30.068    
  -------------------------------------------------------------------
                         slack                                  9.116    

Slack (MET) :             9.131ns  (required time - arrival time)
  Source:                 umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udcd/register_reg[21][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk rise@43.478ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        10.286ns  (logic 2.826ns (27.474%)  route 7.460ns (72.526%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -2.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.465ns = ( 40.013 - 43.478 ) 
    Source Clock Delay      (SCD):    -1.925ns = ( 19.814 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.253    22.992    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    14.506 f  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    16.167    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    16.263 f  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        1.828    18.091    umem/clk_out1
    SLICE_X41Y43         LUT5 (Prop_lut5_I2_O)        0.124    18.215 r  umem/ram_i_1/O
                         net (fo=32, routed)          1.599    19.814    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    22.268 r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.522    23.790    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I2_O)        0.124    23.914 r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.789    25.703    uif/bbstub_douta[7][7]
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124    25.827 r  uif/register[1][31]_i_9/O
                         net (fo=24, routed)          2.481    28.308    uif/register[1][31]_i_9_n_1
    SLICE_X41Y21         LUT6 (Prop_lut6_I5_O)        0.124    28.432 r  uif/register[1][15]_i_1/O
                         net (fo=31, routed)          1.668    30.100    udcd/D[15]
    SLICE_X30Y20         FDCE                                         r  udcd/register_reg[21][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                  IBUF                         0.000    43.478 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    44.659    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    36.906 r  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    38.488    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.579 r  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        1.434    40.013    udcd/CLK
    SLICE_X30Y20         FDCE                                         r  udcd/register_reg[21][15]/C
                         clock pessimism             -0.577    39.436    
                         clock uncertainty           -0.175    39.262    
    SLICE_X30Y20         FDCE (Setup_fdce_C_D)       -0.031    39.231    udcd/register_reg[21][15]
  -------------------------------------------------------------------
                         required time                         39.231    
                         arrival time                         -30.100    
  -------------------------------------------------------------------
                         slack                                  9.131    

Slack (MET) :             9.191ns  (required time - arrival time)
  Source:                 umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udcd/register_reg[26][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk rise@43.478ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        10.215ns  (logic 2.826ns (27.666%)  route 7.389ns (72.334%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -2.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.462ns = ( 40.016 - 43.478 ) 
    Source Clock Delay      (SCD):    -1.925ns = ( 19.814 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.253    22.992    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    14.506 f  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    16.167    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    16.263 f  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        1.828    18.091    umem/clk_out1
    SLICE_X41Y43         LUT5 (Prop_lut5_I2_O)        0.124    18.215 r  umem/ram_i_1/O
                         net (fo=32, routed)          1.599    19.814    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    22.268 r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.522    23.790    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I2_O)        0.124    23.914 r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.789    25.703    uif/bbstub_douta[7][7]
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124    25.827 r  uif/register[1][31]_i_9/O
                         net (fo=24, routed)          2.778    28.605    uif/register[1][31]_i_9_n_1
    SLICE_X44Y21         LUT6 (Prop_lut6_I5_O)        0.124    28.729 r  uif/register[1][17]_i_1/O
                         net (fo=31, routed)          1.299    30.029    udcd/D[17]
    SLICE_X42Y18         FDCE                                         r  udcd/register_reg[26][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                  IBUF                         0.000    43.478 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    44.659    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    36.906 r  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    38.488    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.579 r  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        1.437    40.016    udcd/CLK
    SLICE_X42Y18         FDCE                                         r  udcd/register_reg[26][17]/C
                         clock pessimism             -0.577    39.439    
                         clock uncertainty           -0.175    39.265    
    SLICE_X42Y18         FDCE (Setup_fdce_C_D)       -0.045    39.220    udcd/register_reg[26][17]
  -------------------------------------------------------------------
                         required time                         39.220    
                         arrival time                         -30.029    
  -------------------------------------------------------------------
                         slack                                  9.191    

Slack (MET) :             9.226ns  (required time - arrival time)
  Source:                 umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udcd/register_reg[13][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk rise@43.478ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        10.162ns  (logic 2.826ns (27.809%)  route 7.336ns (72.191%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -2.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.458ns = ( 40.020 - 43.478 ) 
    Source Clock Delay      (SCD):    -1.925ns = ( 19.814 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.253    22.992    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    14.506 f  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    16.167    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    16.263 f  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        1.828    18.091    umem/clk_out1
    SLICE_X41Y43         LUT5 (Prop_lut5_I2_O)        0.124    18.215 r  umem/ram_i_1/O
                         net (fo=32, routed)          1.599    19.814    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    22.268 r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.522    23.790    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I2_O)        0.124    23.914 r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.789    25.703    uif/bbstub_douta[7][7]
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124    25.827 r  uif/register[1][31]_i_9/O
                         net (fo=24, routed)          2.778    28.605    uif/register[1][31]_i_9_n_1
    SLICE_X44Y21         LUT6 (Prop_lut6_I5_O)        0.124    28.729 r  uif/register[1][17]_i_1/O
                         net (fo=31, routed)          1.247    29.976    udcd/D[17]
    SLICE_X48Y18         FDCE                                         r  udcd/register_reg[13][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                  IBUF                         0.000    43.478 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    44.659    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    36.906 r  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    38.488    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.579 r  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        1.441    40.020    udcd/CLK
    SLICE_X48Y18         FDCE                                         r  udcd/register_reg[13][17]/C
                         clock pessimism             -0.577    39.443    
                         clock uncertainty           -0.175    39.269    
    SLICE_X48Y18         FDCE (Setup_fdce_C_D)       -0.067    39.202    udcd/register_reg[13][17]
  -------------------------------------------------------------------
                         required time                         39.202    
                         arrival time                         -29.976    
  -------------------------------------------------------------------
                         slack                                  9.226    

Slack (MET) :             9.231ns  (required time - arrival time)
  Source:                 umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udcd/register_reg[18][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk rise@43.478ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        10.152ns  (logic 2.826ns (27.836%)  route 7.326ns (72.164%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -2.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.463ns = ( 40.015 - 43.478 ) 
    Source Clock Delay      (SCD):    -1.925ns = ( 19.814 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    P17                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.253    22.992    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    14.506 f  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    16.167    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    16.263 f  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        1.828    18.091    umem/clk_out1
    SLICE_X41Y43         LUT5 (Prop_lut5_I2_O)        0.124    18.215 r  umem/ram_i_1/O
                         net (fo=32, routed)          1.599    19.814    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    22.268 r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.522    23.790    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19[2]
    SLICE_X48Y55         LUT6 (Prop_lut6_I2_O)        0.124    23.914 r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.789    25.703    uif/bbstub_douta[7][7]
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124    25.827 r  uif/register[1][31]_i_9/O
                         net (fo=24, routed)          2.481    28.308    uif/register[1][31]_i_9_n_1
    SLICE_X41Y21         LUT6 (Prop_lut6_I5_O)        0.124    28.432 r  uif/register[1][15]_i_1/O
                         net (fo=31, routed)          1.534    29.966    udcd/D[15]
    SLICE_X29Y20         FDCE                                         r  udcd/register_reg[18][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                  IBUF                         0.000    43.478 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    44.659    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    36.906 r  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    38.488    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.579 r  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        1.436    40.015    udcd/CLK
    SLICE_X29Y20         FDCE                                         r  udcd/register_reg[18][15]/C
                         clock pessimism             -0.577    39.438    
                         clock uncertainty           -0.175    39.264    
    SLICE_X29Y20         FDCE (Setup_fdce_C_D)       -0.067    39.197    udcd/register_reg[18][15]
  -------------------------------------------------------------------
                         required time                         39.197    
                         arrival time                         -29.966    
  -------------------------------------------------------------------
                         slack                                  9.231    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 udcd/register_reg[21][28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udcd/register_reg[16][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.403ns (41.359%)  route 0.571ns (58.641%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        0.558    -0.798    udcd/CLK
    SLICE_X35Y34         FDCE                                         r  udcd/register_reg[21][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.657 r  udcd/register_reg[21][28]/Q
                         net (fo=3, routed)           0.174    -0.482    udcd/register_reg_n_1_[21][28]
    SLICE_X38Y34         LUT6 (Prop_lut6_I3_O)        0.045    -0.437 r  udcd/register[1][28]_i_11/O
                         net (fo=1, routed)           0.000    -0.437    udcd/register[1][28]_i_11_n_1
    SLICE_X38Y34         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.373 r  udcd/register_reg[1][28]_i_5/O
                         net (fo=1, routed)           0.225    -0.148    udcd/register_reg[1][28]_i_5_n_1
    SLICE_X38Y32         LUT6 (Prop_lut6_I1_O)        0.108    -0.040 r  udcd/register[1][28]_i_2/O
                         net (fo=1, routed)           0.172     0.132    uif/register_reg[27][28]
    SLICE_X38Y35         LUT6 (Prop_lut6_I0_O)        0.045     0.177 r  uif/register[1][28]_i_1/O
                         net (fo=31, routed)          0.000     0.177    udcd/D[28]
    SLICE_X38Y35         FDCE                                         r  udcd/register_reg[16][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        0.827    -0.755    udcd/CLK
    SLICE_X38Y35         FDCE                                         r  udcd/register_reg[16][28]/C
                         clock pessimism              0.221    -0.534    
    SLICE_X38Y35         FDCE (Hold_fdce_C_D)         0.120    -0.414    udcd/register_reg[16][28]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 udcd/register_reg[9][30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udcd/register_reg[2][30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.401ns (50.149%)  route 0.399ns (49.851%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        0.562    -0.794    udcd/CLK
    SLICE_X49Y34         FDCE                                         r  udcd/register_reg[9][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.653 r  udcd/register_reg[9][30]/Q
                         net (fo=3, routed)           0.124    -0.529    udcd/register_reg_n_1_[9][30]
    SLICE_X50Y34         LUT6 (Prop_lut6_I3_O)        0.045    -0.484 r  udcd/register[1][30]_i_12/O
                         net (fo=1, routed)           0.000    -0.484    udcd/register[1][30]_i_12_n_1
    SLICE_X50Y34         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.422 r  udcd/register_reg[1][30]_i_6/O
                         net (fo=1, routed)           0.221    -0.201    udcd/register_reg[1][30]_i_6_n_1
    SLICE_X50Y35         LUT6 (Prop_lut6_I3_O)        0.108    -0.093 r  udcd/register[1][30]_i_2/O
                         net (fo=1, routed)           0.054    -0.039    uif/register_reg[27][30]
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.045     0.006 r  uif/register[1][30]_i_1/O
                         net (fo=31, routed)          0.000     0.006    udcd/D[30]
    SLICE_X50Y35         FDCE                                         r  udcd/register_reg[2][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        0.832    -0.750    udcd/CLK
    SLICE_X50Y35         FDCE                                         r  udcd/register_reg[2][30]/C
                         clock pessimism             -0.008    -0.758    
    SLICE_X50Y35         FDCE (Hold_fdce_C_D)         0.121    -0.637    udcd/register_reg[2][30]
  -------------------------------------------------------------------
                         required time                          0.637    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 udcd/register_reg[28][21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udcd/register_reg[2][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.404ns (40.940%)  route 0.583ns (59.060%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        0.550    -0.806    udcd/CLK
    SLICE_X37Y25         FDCE                                         r  udcd/register_reg[28][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.665 r  udcd/register_reg[28][21]/Q
                         net (fo=3, routed)           0.109    -0.556    udcd/register_reg_n_1_[28][21]
    SLICE_X36Y25         LUT6 (Prop_lut6_I5_O)        0.045    -0.511 r  udcd/register[1][21]_i_9/O
                         net (fo=1, routed)           0.000    -0.511    udcd/register[1][21]_i_9_n_1
    SLICE_X36Y25         MUXF7 (Prop_muxf7_I1_O)      0.065    -0.446 r  udcd/register_reg[1][21]_i_4/O
                         net (fo=1, routed)           0.122    -0.324    udcd/register_reg[1][21]_i_4_n_1
    SLICE_X36Y27         LUT6 (Prop_lut6_I0_O)        0.108    -0.216 r  udcd/register[1][21]_i_2/O
                         net (fo=1, routed)           0.137    -0.078    uif/register_reg[27][21]
    SLICE_X36Y27         LUT6 (Prop_lut6_I0_O)        0.045    -0.033 r  uif/register[1][21]_i_1/O
                         net (fo=31, routed)          0.214     0.181    udcd/D[21]
    SLICE_X35Y28         FDCE                                         r  udcd/register_reg[2][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        0.819    -0.763    udcd/CLK
    SLICE_X35Y28         FDCE                                         r  udcd/register_reg[2][21]/C
                         clock pessimism              0.221    -0.542    
    SLICE_X35Y28         FDCE (Hold_fdce_C_D)         0.070    -0.472    udcd/register_reg[2][21]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 udcd/register_reg[17][15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udcd/register_reg[4][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.401ns (39.422%)  route 0.616ns (60.578%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        0.553    -0.803    udcd/CLK
    SLICE_X33Y22         FDCE                                         r  udcd/register_reg[17][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.662 r  udcd/register_reg[17][15]/Q
                         net (fo=3, routed)           0.119    -0.543    udcd/register_reg_n_1_[17][15]
    SLICE_X35Y21         LUT6 (Prop_lut6_I3_O)        0.045    -0.498 r  udcd/register[1][15]_i_10/O
                         net (fo=1, routed)           0.000    -0.498    udcd/register[1][15]_i_10_n_1
    SLICE_X35Y21         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.436 r  udcd/register_reg[1][15]_i_5/O
                         net (fo=1, routed)           0.159    -0.277    udcd/register_reg[1][15]_i_5_n_1
    SLICE_X36Y20         LUT6 (Prop_lut6_I1_O)        0.108    -0.169 r  udcd/register[1][15]_i_2/O
                         net (fo=1, routed)           0.191     0.022    uif/register_reg[27][15]
    SLICE_X41Y21         LUT6 (Prop_lut6_I0_O)        0.045     0.067 r  uif/register[1][15]_i_1/O
                         net (fo=31, routed)          0.147     0.214    udcd/D[15]
    SLICE_X45Y21         FDCE                                         r  udcd/register_reg[4][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        0.822    -0.760    udcd/CLK
    SLICE_X45Y21         FDCE                                         r  udcd/register_reg[4][15]/C
                         clock pessimism              0.221    -0.539    
    SLICE_X45Y21         FDCE (Hold_fdce_C_D)         0.070    -0.469    udcd/register_reg[4][15]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 udcd/register_reg[17][15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udcd/register_reg[2][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.401ns (39.196%)  route 0.622ns (60.804%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        0.553    -0.803    udcd/CLK
    SLICE_X33Y22         FDCE                                         r  udcd/register_reg[17][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.662 r  udcd/register_reg[17][15]/Q
                         net (fo=3, routed)           0.119    -0.543    udcd/register_reg_n_1_[17][15]
    SLICE_X35Y21         LUT6 (Prop_lut6_I3_O)        0.045    -0.498 r  udcd/register[1][15]_i_10/O
                         net (fo=1, routed)           0.000    -0.498    udcd/register[1][15]_i_10_n_1
    SLICE_X35Y21         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.436 r  udcd/register_reg[1][15]_i_5/O
                         net (fo=1, routed)           0.159    -0.277    udcd/register_reg[1][15]_i_5_n_1
    SLICE_X36Y20         LUT6 (Prop_lut6_I1_O)        0.108    -0.169 r  udcd/register[1][15]_i_2/O
                         net (fo=1, routed)           0.191     0.022    uif/register_reg[27][15]
    SLICE_X41Y21         LUT6 (Prop_lut6_I0_O)        0.045     0.067 r  uif/register[1][15]_i_1/O
                         net (fo=31, routed)          0.153     0.220    udcd/D[15]
    SLICE_X44Y21         FDCE                                         r  udcd/register_reg[2][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        0.822    -0.760    udcd/CLK
    SLICE_X44Y21         FDCE                                         r  udcd/register_reg[2][15]/C
                         clock pessimism              0.221    -0.539    
    SLICE_X44Y21         FDCE (Hold_fdce_C_D)         0.070    -0.469    udcd/register_reg[2][15]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 udcd/register_reg[28][21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udcd/register_reg[22][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.404ns (39.052%)  route 0.631ns (60.948%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        0.550    -0.806    udcd/CLK
    SLICE_X37Y25         FDCE                                         r  udcd/register_reg[28][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.665 r  udcd/register_reg[28][21]/Q
                         net (fo=3, routed)           0.109    -0.556    udcd/register_reg_n_1_[28][21]
    SLICE_X36Y25         LUT6 (Prop_lut6_I5_O)        0.045    -0.511 r  udcd/register[1][21]_i_9/O
                         net (fo=1, routed)           0.000    -0.511    udcd/register[1][21]_i_9_n_1
    SLICE_X36Y25         MUXF7 (Prop_muxf7_I1_O)      0.065    -0.446 r  udcd/register_reg[1][21]_i_4/O
                         net (fo=1, routed)           0.122    -0.324    udcd/register_reg[1][21]_i_4_n_1
    SLICE_X36Y27         LUT6 (Prop_lut6_I0_O)        0.108    -0.216 r  udcd/register[1][21]_i_2/O
                         net (fo=1, routed)           0.137    -0.078    uif/register_reg[27][21]
    SLICE_X36Y27         LUT6 (Prop_lut6_I0_O)        0.045    -0.033 r  uif/register[1][21]_i_1/O
                         net (fo=31, routed)          0.262     0.229    udcd/D[21]
    SLICE_X35Y27         FDCE                                         r  udcd/register_reg[22][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        0.818    -0.764    udcd/CLK
    SLICE_X35Y27         FDCE                                         r  udcd/register_reg[22][21]/C
                         clock pessimism              0.221    -0.543    
    SLICE_X35Y27         FDCE (Hold_fdce_C_D)         0.070    -0.473    udcd/register_reg[22][21]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 udcd/register_reg[21][28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udcd/register_reg[18][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.056ns  (logic 0.403ns (38.181%)  route 0.653ns (61.819%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        0.558    -0.798    udcd/CLK
    SLICE_X35Y34         FDCE                                         r  udcd/register_reg[21][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.657 r  udcd/register_reg[21][28]/Q
                         net (fo=3, routed)           0.174    -0.482    udcd/register_reg_n_1_[21][28]
    SLICE_X38Y34         LUT6 (Prop_lut6_I3_O)        0.045    -0.437 r  udcd/register[1][28]_i_11/O
                         net (fo=1, routed)           0.000    -0.437    udcd/register[1][28]_i_11_n_1
    SLICE_X38Y34         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.373 r  udcd/register_reg[1][28]_i_5/O
                         net (fo=1, routed)           0.225    -0.148    udcd/register_reg[1][28]_i_5_n_1
    SLICE_X38Y32         LUT6 (Prop_lut6_I1_O)        0.108    -0.040 r  udcd/register[1][28]_i_2/O
                         net (fo=1, routed)           0.172     0.132    uif/register_reg[27][28]
    SLICE_X38Y35         LUT6 (Prop_lut6_I0_O)        0.045     0.177 r  uif/register[1][28]_i_1/O
                         net (fo=31, routed)          0.081     0.258    udcd/D[28]
    SLICE_X39Y35         FDCE                                         r  udcd/register_reg[18][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        0.827    -0.755    udcd/CLK
    SLICE_X39Y35         FDCE                                         r  udcd/register_reg[18][28]/C
                         clock pessimism              0.221    -0.534    
    SLICE_X39Y35         FDCE (Hold_fdce_C_D)         0.070    -0.464    udcd/register_reg[18][28]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 udcd/register_reg[17][15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udcd/register_reg[12][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.401ns (37.399%)  route 0.671ns (62.601%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        0.553    -0.803    udcd/CLK
    SLICE_X33Y22         FDCE                                         r  udcd/register_reg[17][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.662 r  udcd/register_reg[17][15]/Q
                         net (fo=3, routed)           0.119    -0.543    udcd/register_reg_n_1_[17][15]
    SLICE_X35Y21         LUT6 (Prop_lut6_I3_O)        0.045    -0.498 r  udcd/register[1][15]_i_10/O
                         net (fo=1, routed)           0.000    -0.498    udcd/register[1][15]_i_10_n_1
    SLICE_X35Y21         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.436 r  udcd/register_reg[1][15]_i_5/O
                         net (fo=1, routed)           0.159    -0.277    udcd/register_reg[1][15]_i_5_n_1
    SLICE_X36Y20         LUT6 (Prop_lut6_I1_O)        0.108    -0.169 r  udcd/register[1][15]_i_2/O
                         net (fo=1, routed)           0.191     0.022    uif/register_reg[27][15]
    SLICE_X41Y21         LUT6 (Prop_lut6_I0_O)        0.045     0.067 r  uif/register[1][15]_i_1/O
                         net (fo=31, routed)          0.202     0.269    udcd/D[15]
    SLICE_X37Y20         FDCE                                         r  udcd/register_reg[12][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        0.821    -0.761    udcd/CLK
    SLICE_X37Y20         FDCE                                         r  udcd/register_reg[12][15]/C
                         clock pessimism              0.221    -0.540    
    SLICE_X37Y20         FDCE (Hold_fdce_C_D)         0.070    -0.470    udcd/register_reg[12][15]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 udcd/register_reg[17][15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udcd/register_reg[14][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.401ns (37.399%)  route 0.671ns (62.601%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        0.553    -0.803    udcd/CLK
    SLICE_X33Y22         FDCE                                         r  udcd/register_reg[17][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.662 r  udcd/register_reg[17][15]/Q
                         net (fo=3, routed)           0.119    -0.543    udcd/register_reg_n_1_[17][15]
    SLICE_X35Y21         LUT6 (Prop_lut6_I3_O)        0.045    -0.498 r  udcd/register[1][15]_i_10/O
                         net (fo=1, routed)           0.000    -0.498    udcd/register[1][15]_i_10_n_1
    SLICE_X35Y21         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.436 r  udcd/register_reg[1][15]_i_5/O
                         net (fo=1, routed)           0.159    -0.277    udcd/register_reg[1][15]_i_5_n_1
    SLICE_X36Y20         LUT6 (Prop_lut6_I1_O)        0.108    -0.169 r  udcd/register[1][15]_i_2/O
                         net (fo=1, routed)           0.191     0.022    uif/register_reg[27][15]
    SLICE_X41Y21         LUT6 (Prop_lut6_I0_O)        0.045     0.067 r  uif/register[1][15]_i_1/O
                         net (fo=31, routed)          0.202     0.269    udcd/D[15]
    SLICE_X36Y20         FDCE                                         r  udcd/register_reg[14][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        0.821    -0.761    udcd/CLK
    SLICE_X36Y20         FDCE                                         r  udcd/register_reg[14][15]/C
                         clock pessimism              0.221    -0.540    
    SLICE_X36Y20         FDCE (Hold_fdce_C_D)         0.070    -0.470    udcd/register_reg[14][15]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 udcd/register_reg[17][15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udcd/register_reg[7][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.401ns (37.370%)  route 0.672ns (62.630%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        0.553    -0.803    udcd/CLK
    SLICE_X33Y22         FDCE                                         r  udcd/register_reg[17][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.662 r  udcd/register_reg[17][15]/Q
                         net (fo=3, routed)           0.119    -0.543    udcd/register_reg_n_1_[17][15]
    SLICE_X35Y21         LUT6 (Prop_lut6_I3_O)        0.045    -0.498 r  udcd/register[1][15]_i_10/O
                         net (fo=1, routed)           0.000    -0.498    udcd/register[1][15]_i_10_n_1
    SLICE_X35Y21         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.436 r  udcd/register_reg[1][15]_i_5/O
                         net (fo=1, routed)           0.159    -0.277    udcd/register_reg[1][15]_i_5_n_1
    SLICE_X36Y20         LUT6 (Prop_lut6_I1_O)        0.108    -0.169 r  udcd/register[1][15]_i_2/O
                         net (fo=1, routed)           0.191     0.022    uif/register_reg[27][15]
    SLICE_X41Y21         LUT6 (Prop_lut6_I0_O)        0.045     0.067 r  uif/register[1][15]_i_1/O
                         net (fo=31, routed)          0.203     0.270    udcd/D[15]
    SLICE_X39Y21         FDCE                                         r  udcd/register_reg[7][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        0.820    -0.762    udcd/CLK
    SLICE_X39Y21         FDCE                                         r  udcd/register_reg[7][15]/C
                         clock pessimism              0.221    -0.541    
    SLICE_X39Y21         FDCE (Hold_fdce_C_D)         0.070    -0.471    udcd/register_reg[7][15]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.741    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 21.739 }
Period(ns):         43.478
Sources:            { uclk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y9     umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y9     umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y8     umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y8     umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y13    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y13    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y10    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y10    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y9     umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y9     umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       43.478      116.522    PLLE2_ADV_X0Y0  uclk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X54Y21    udcd/register_reg[29][11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X51Y22    udcd/register_reg[29][18]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X50Y27    udcd/register_reg[29][19]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X54Y21    udcd/register_reg[29][1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X50Y27    udcd/register_reg[29][25]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X47Y19    udcd/register_reg[2][0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X33Y21    udcd/register_reg[2][13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X44Y23    udcd/register_reg[2][14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X44Y21    udcd/register_reg[2][15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X45Y19    udcd/register_reg[2][17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X48Y39    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X48Y39    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X54Y21    udcd/register_reg[29][11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X37Y24    udcd/register_reg[29][12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X37Y24    udcd/register_reg[29][12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X37Y24    udcd/register_reg[29][13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X37Y24    udcd/register_reg[29][13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X37Y24    udcd/register_reg[29][14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X37Y24    udcd/register_reg[29][14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X37Y17    udcd/register_reg[29][15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out2_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       94.710ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.710ns  (required time - arrival time)
  Source:                 tube_clock/count3_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tube_clock/count3_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.542ns  (logic 0.890ns (19.594%)  route 3.652ns (80.406%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.380ns = ( 96.620 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.838ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         1.638    -3.838    tube_clock/clk_out2
    SLICE_X64Y43         FDRE                                         r  tube_clock/count3_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.518    -3.320 f  tube_clock/count3_reg[28]/Q
                         net (fo=2, routed)           0.809    -2.511    tube_clock/count3[28]
    SLICE_X65Y44         LUT4 (Prop_lut4_I1_O)        0.124    -2.387 f  tube_clock/count3[31]_i_9/O
                         net (fo=1, routed)           0.797    -1.589    tube_clock/count3[31]_i_9_n_1
    SLICE_X65Y43         LUT5 (Prop_lut5_I4_O)        0.124    -1.465 f  tube_clock/count3[31]_i_5/O
                         net (fo=2, routed)           1.100    -0.365    tube_clock/count3[31]_i_5_n_1
    SLICE_X65Y39         LUT4 (Prop_lut4_I2_O)        0.124    -0.241 r  tube_clock/count3[31]_i_1/O
                         net (fo=31, routed)          0.945     0.704    tube_clock/tube_clk
    SLICE_X64Y44         FDRE                                         r  tube_clock/count3_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.181   101.181    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         1.519    96.620    tube_clock/clk_out2
    SLICE_X64Y44         FDRE                                         r  tube_clock/count3_reg[29]/C
                         clock pessimism             -0.483    96.137    
                         clock uncertainty           -0.199    95.938    
    SLICE_X64Y44         FDRE (Setup_fdre_C_R)       -0.524    95.414    tube_clock/count3_reg[29]
  -------------------------------------------------------------------
                         required time                         95.414    
                         arrival time                          -0.704    
  -------------------------------------------------------------------
                         slack                                 94.710    

Slack (MET) :             94.710ns  (required time - arrival time)
  Source:                 tube_clock/count3_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tube_clock/count3_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.542ns  (logic 0.890ns (19.594%)  route 3.652ns (80.406%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.380ns = ( 96.620 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.838ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         1.638    -3.838    tube_clock/clk_out2
    SLICE_X64Y43         FDRE                                         r  tube_clock/count3_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.518    -3.320 f  tube_clock/count3_reg[28]/Q
                         net (fo=2, routed)           0.809    -2.511    tube_clock/count3[28]
    SLICE_X65Y44         LUT4 (Prop_lut4_I1_O)        0.124    -2.387 f  tube_clock/count3[31]_i_9/O
                         net (fo=1, routed)           0.797    -1.589    tube_clock/count3[31]_i_9_n_1
    SLICE_X65Y43         LUT5 (Prop_lut5_I4_O)        0.124    -1.465 f  tube_clock/count3[31]_i_5/O
                         net (fo=2, routed)           1.100    -0.365    tube_clock/count3[31]_i_5_n_1
    SLICE_X65Y39         LUT4 (Prop_lut4_I2_O)        0.124    -0.241 r  tube_clock/count3[31]_i_1/O
                         net (fo=31, routed)          0.945     0.704    tube_clock/tube_clk
    SLICE_X64Y44         FDRE                                         r  tube_clock/count3_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.181   101.181    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         1.519    96.620    tube_clock/clk_out2
    SLICE_X64Y44         FDRE                                         r  tube_clock/count3_reg[30]/C
                         clock pessimism             -0.483    96.137    
                         clock uncertainty           -0.199    95.938    
    SLICE_X64Y44         FDRE (Setup_fdre_C_R)       -0.524    95.414    tube_clock/count3_reg[30]
  -------------------------------------------------------------------
                         required time                         95.414    
                         arrival time                          -0.704    
  -------------------------------------------------------------------
                         slack                                 94.710    

Slack (MET) :             94.710ns  (required time - arrival time)
  Source:                 tube_clock/count3_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tube_clock/count3_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.542ns  (logic 0.890ns (19.594%)  route 3.652ns (80.406%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.380ns = ( 96.620 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.838ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         1.638    -3.838    tube_clock/clk_out2
    SLICE_X64Y43         FDRE                                         r  tube_clock/count3_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.518    -3.320 f  tube_clock/count3_reg[28]/Q
                         net (fo=2, routed)           0.809    -2.511    tube_clock/count3[28]
    SLICE_X65Y44         LUT4 (Prop_lut4_I1_O)        0.124    -2.387 f  tube_clock/count3[31]_i_9/O
                         net (fo=1, routed)           0.797    -1.589    tube_clock/count3[31]_i_9_n_1
    SLICE_X65Y43         LUT5 (Prop_lut5_I4_O)        0.124    -1.465 f  tube_clock/count3[31]_i_5/O
                         net (fo=2, routed)           1.100    -0.365    tube_clock/count3[31]_i_5_n_1
    SLICE_X65Y39         LUT4 (Prop_lut4_I2_O)        0.124    -0.241 r  tube_clock/count3[31]_i_1/O
                         net (fo=31, routed)          0.945     0.704    tube_clock/tube_clk
    SLICE_X64Y44         FDRE                                         r  tube_clock/count3_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.181   101.181    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         1.519    96.620    tube_clock/clk_out2
    SLICE_X64Y44         FDRE                                         r  tube_clock/count3_reg[31]/C
                         clock pessimism             -0.483    96.137    
                         clock uncertainty           -0.199    95.938    
    SLICE_X64Y44         FDRE (Setup_fdre_C_R)       -0.524    95.414    tube_clock/count3_reg[31]
  -------------------------------------------------------------------
                         required time                         95.414    
                         arrival time                          -0.704    
  -------------------------------------------------------------------
                         slack                                 94.710    

Slack (MET) :             94.802ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.806ns  (logic 1.145ns (23.824%)  route 3.661ns (76.176%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.458ns = ( 96.542 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.916ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         1.560    -3.916    uart/inst/upg_inst/upg_clk_i
    SLICE_X38Y36         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDCE (Prop_fdce_C_Q)         0.478    -3.438 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.827    -2.611    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X37Y38         LUT2 (Prop_lut2_I1_O)        0.295    -2.316 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.815    -1.502    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I5_O)        0.124    -1.378 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.750    -0.628    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X34Y36         LUT3 (Prop_lut3_I0_O)        0.124    -0.504 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.340    -0.164    uart/inst/upg_inst/uart_wen5_out
    SLICE_X34Y35         LUT4 (Prop_lut4_I0_O)        0.124    -0.040 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.930     0.890    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X38Y37         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.181   101.181    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         1.441    96.542    uart/inst/upg_inst/upg_clk_i
    SLICE_X38Y37         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[0]/C
                         clock pessimism             -0.482    96.060    
                         clock uncertainty           -0.199    95.861    
    SLICE_X38Y37         FDCE (Setup_fdce_C_CE)      -0.169    95.692    uart/inst/upg_inst/msg_indx_reg[0]
  -------------------------------------------------------------------
                         required time                         95.692    
                         arrival time                          -0.890    
  -------------------------------------------------------------------
                         slack                                 94.802    

Slack (MET) :             94.802ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.806ns  (logic 1.145ns (23.824%)  route 3.661ns (76.176%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.458ns = ( 96.542 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.916ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         1.560    -3.916    uart/inst/upg_inst/upg_clk_i
    SLICE_X38Y36         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDCE (Prop_fdce_C_Q)         0.478    -3.438 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.827    -2.611    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X37Y38         LUT2 (Prop_lut2_I1_O)        0.295    -2.316 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.815    -1.502    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I5_O)        0.124    -1.378 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.750    -0.628    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X34Y36         LUT3 (Prop_lut3_I0_O)        0.124    -0.504 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.340    -0.164    uart/inst/upg_inst/uart_wen5_out
    SLICE_X34Y35         LUT4 (Prop_lut4_I0_O)        0.124    -0.040 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.930     0.890    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X38Y37         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.181   101.181    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         1.441    96.542    uart/inst/upg_inst/upg_clk_i
    SLICE_X38Y37         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[1]/C
                         clock pessimism             -0.482    96.060    
                         clock uncertainty           -0.199    95.861    
    SLICE_X38Y37         FDCE (Setup_fdce_C_CE)      -0.169    95.692    uart/inst/upg_inst/msg_indx_reg[1]
  -------------------------------------------------------------------
                         required time                         95.692    
                         arrival time                          -0.890    
  -------------------------------------------------------------------
                         slack                                 94.802    

Slack (MET) :             94.802ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.806ns  (logic 1.145ns (23.824%)  route 3.661ns (76.176%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.458ns = ( 96.542 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.916ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         1.560    -3.916    uart/inst/upg_inst/upg_clk_i
    SLICE_X38Y36         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDCE (Prop_fdce_C_Q)         0.478    -3.438 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.827    -2.611    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X37Y38         LUT2 (Prop_lut2_I1_O)        0.295    -2.316 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.815    -1.502    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I5_O)        0.124    -1.378 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.750    -0.628    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X34Y36         LUT3 (Prop_lut3_I0_O)        0.124    -0.504 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.340    -0.164    uart/inst/upg_inst/uart_wen5_out
    SLICE_X34Y35         LUT4 (Prop_lut4_I0_O)        0.124    -0.040 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.930     0.890    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X38Y37         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.181   101.181    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         1.441    96.542    uart/inst/upg_inst/upg_clk_i
    SLICE_X38Y37         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[2]/C
                         clock pessimism             -0.482    96.060    
                         clock uncertainty           -0.199    95.861    
    SLICE_X38Y37         FDCE (Setup_fdce_C_CE)      -0.169    95.692    uart/inst/upg_inst/msg_indx_reg[2]
  -------------------------------------------------------------------
                         required time                         95.692    
                         arrival time                          -0.890    
  -------------------------------------------------------------------
                         slack                                 94.802    

Slack (MET) :             94.873ns  (required time - arrival time)
  Source:                 tube_clock/count3_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tube_clock/count3_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.890ns (20.209%)  route 3.514ns (79.791%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.380ns = ( 96.620 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.838ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         1.638    -3.838    tube_clock/clk_out2
    SLICE_X64Y43         FDRE                                         r  tube_clock/count3_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.518    -3.320 f  tube_clock/count3_reg[28]/Q
                         net (fo=2, routed)           0.809    -2.511    tube_clock/count3[28]
    SLICE_X65Y44         LUT4 (Prop_lut4_I1_O)        0.124    -2.387 f  tube_clock/count3[31]_i_9/O
                         net (fo=1, routed)           0.797    -1.589    tube_clock/count3[31]_i_9_n_1
    SLICE_X65Y43         LUT5 (Prop_lut5_I4_O)        0.124    -1.465 f  tube_clock/count3[31]_i_5/O
                         net (fo=2, routed)           1.100    -0.365    tube_clock/count3[31]_i_5_n_1
    SLICE_X65Y39         LUT4 (Prop_lut4_I2_O)        0.124    -0.241 r  tube_clock/count3[31]_i_1/O
                         net (fo=31, routed)          0.807     0.566    tube_clock/tube_clk
    SLICE_X64Y43         FDRE                                         r  tube_clock/count3_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.181   101.181    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         1.519    96.620    tube_clock/clk_out2
    SLICE_X64Y43         FDRE                                         r  tube_clock/count3_reg[25]/C
                         clock pessimism             -0.458    96.162    
                         clock uncertainty           -0.199    95.963    
    SLICE_X64Y43         FDRE (Setup_fdre_C_R)       -0.524    95.439    tube_clock/count3_reg[25]
  -------------------------------------------------------------------
                         required time                         95.439    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                 94.873    

Slack (MET) :             94.873ns  (required time - arrival time)
  Source:                 tube_clock/count3_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tube_clock/count3_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.890ns (20.209%)  route 3.514ns (79.791%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.380ns = ( 96.620 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.838ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         1.638    -3.838    tube_clock/clk_out2
    SLICE_X64Y43         FDRE                                         r  tube_clock/count3_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.518    -3.320 f  tube_clock/count3_reg[28]/Q
                         net (fo=2, routed)           0.809    -2.511    tube_clock/count3[28]
    SLICE_X65Y44         LUT4 (Prop_lut4_I1_O)        0.124    -2.387 f  tube_clock/count3[31]_i_9/O
                         net (fo=1, routed)           0.797    -1.589    tube_clock/count3[31]_i_9_n_1
    SLICE_X65Y43         LUT5 (Prop_lut5_I4_O)        0.124    -1.465 f  tube_clock/count3[31]_i_5/O
                         net (fo=2, routed)           1.100    -0.365    tube_clock/count3[31]_i_5_n_1
    SLICE_X65Y39         LUT4 (Prop_lut4_I2_O)        0.124    -0.241 r  tube_clock/count3[31]_i_1/O
                         net (fo=31, routed)          0.807     0.566    tube_clock/tube_clk
    SLICE_X64Y43         FDRE                                         r  tube_clock/count3_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.181   101.181    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         1.519    96.620    tube_clock/clk_out2
    SLICE_X64Y43         FDRE                                         r  tube_clock/count3_reg[26]/C
                         clock pessimism             -0.458    96.162    
                         clock uncertainty           -0.199    95.963    
    SLICE_X64Y43         FDRE (Setup_fdre_C_R)       -0.524    95.439    tube_clock/count3_reg[26]
  -------------------------------------------------------------------
                         required time                         95.439    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                 94.873    

Slack (MET) :             94.873ns  (required time - arrival time)
  Source:                 tube_clock/count3_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tube_clock/count3_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.890ns (20.209%)  route 3.514ns (79.791%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.380ns = ( 96.620 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.838ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         1.638    -3.838    tube_clock/clk_out2
    SLICE_X64Y43         FDRE                                         r  tube_clock/count3_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.518    -3.320 f  tube_clock/count3_reg[28]/Q
                         net (fo=2, routed)           0.809    -2.511    tube_clock/count3[28]
    SLICE_X65Y44         LUT4 (Prop_lut4_I1_O)        0.124    -2.387 f  tube_clock/count3[31]_i_9/O
                         net (fo=1, routed)           0.797    -1.589    tube_clock/count3[31]_i_9_n_1
    SLICE_X65Y43         LUT5 (Prop_lut5_I4_O)        0.124    -1.465 f  tube_clock/count3[31]_i_5/O
                         net (fo=2, routed)           1.100    -0.365    tube_clock/count3[31]_i_5_n_1
    SLICE_X65Y39         LUT4 (Prop_lut4_I2_O)        0.124    -0.241 r  tube_clock/count3[31]_i_1/O
                         net (fo=31, routed)          0.807     0.566    tube_clock/tube_clk
    SLICE_X64Y43         FDRE                                         r  tube_clock/count3_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.181   101.181    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         1.519    96.620    tube_clock/clk_out2
    SLICE_X64Y43         FDRE                                         r  tube_clock/count3_reg[27]/C
                         clock pessimism             -0.458    96.162    
                         clock uncertainty           -0.199    95.963    
    SLICE_X64Y43         FDRE (Setup_fdre_C_R)       -0.524    95.439    tube_clock/count3_reg[27]
  -------------------------------------------------------------------
                         required time                         95.439    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                 94.873    

Slack (MET) :             94.873ns  (required time - arrival time)
  Source:                 tube_clock/count3_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tube_clock/count3_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.890ns (20.209%)  route 3.514ns (79.791%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.380ns = ( 96.620 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.838ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         1.638    -3.838    tube_clock/clk_out2
    SLICE_X64Y43         FDRE                                         r  tube_clock/count3_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.518    -3.320 f  tube_clock/count3_reg[28]/Q
                         net (fo=2, routed)           0.809    -2.511    tube_clock/count3[28]
    SLICE_X65Y44         LUT4 (Prop_lut4_I1_O)        0.124    -2.387 f  tube_clock/count3[31]_i_9/O
                         net (fo=1, routed)           0.797    -1.589    tube_clock/count3[31]_i_9_n_1
    SLICE_X65Y43         LUT5 (Prop_lut5_I4_O)        0.124    -1.465 f  tube_clock/count3[31]_i_5/O
                         net (fo=2, routed)           1.100    -0.365    tube_clock/count3[31]_i_5_n_1
    SLICE_X65Y39         LUT4 (Prop_lut4_I2_O)        0.124    -0.241 r  tube_clock/count3[31]_i_1/O
                         net (fo=31, routed)          0.807     0.566    tube_clock/tube_clk
    SLICE_X64Y43         FDRE                                         r  tube_clock/count3_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.181   101.181    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         1.519    96.620    tube_clock/clk_out2
    SLICE_X64Y43         FDRE                                         r  tube_clock/count3_reg[28]/C
                         clock pessimism             -0.458    96.162    
                         clock uncertainty           -0.199    95.963    
    SLICE_X64Y43         FDRE (Setup_fdre_C_R)       -0.524    95.439    tube_clock/count3_reg[28]
  -------------------------------------------------------------------
                         required time                         95.439    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                 94.873    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/s_axi_wdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.311%)  route 0.247ns (63.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         0.560    -0.796    uart/inst/upg_inst/upg_clk_i
    SLICE_X37Y37         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.655 r  uart/inst/upg_inst/s_axi_wdata_reg[3]/Q
                         net (fo=1, routed)           0.247    -0.407    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[3]
    SLICE_X34Y32         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         0.823    -0.759    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X34Y32         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism              0.221    -0.538    
    SLICE_X34Y32         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.430    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         0.554    -0.802    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X32Y29         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.661 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.595    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X32Y29         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         0.821    -0.761    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X32Y29         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.041    -0.802    
    SLICE_X32Y29         FDRE (Hold_fdre_C_D)         0.075    -0.727    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.727    
                         arrival time                          -0.595    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/s_axi_wdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.290%)  route 0.357ns (71.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.797ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         0.559    -0.797    uart/inst/upg_inst/upg_clk_i
    SLICE_X36Y36         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.656 r  uart/inst/upg_inst/s_axi_wdata_reg[6]/Q
                         net (fo=1, routed)           0.357    -0.298    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[6]
    SLICE_X34Y32         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         0.823    -0.759    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X34Y32         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
                         clock pessimism              0.221    -0.538    
    SLICE_X34Y32         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.436    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/s_axi_wdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.141ns (27.364%)  route 0.374ns (72.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.797ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         0.559    -0.797    uart/inst/upg_inst/upg_clk_i
    SLICE_X36Y36         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.656 r  uart/inst/upg_inst/s_axi_wdata_reg[2]/Q
                         net (fo=1, routed)           0.374    -0.282    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[2]
    SLICE_X34Y32         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         0.823    -0.759    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X34Y32         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism              0.221    -0.538    
    SLICE_X34Y32         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.421    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.383%)  route 0.064ns (25.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         0.556    -0.800    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X32Y31         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.659 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[1]/Q
                         net (fo=2, routed)           0.064    -0.595    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/status_reg[1]
    SLICE_X33Y31         LUT5 (Prop_lut5_I0_O)        0.045    -0.550 r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.550    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SIn_DBus[1]
    SLICE_X33Y31         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         0.823    -0.759    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y31         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
                         clock pessimism             -0.028    -0.787    
    SLICE_X33Y31         FDRE (Hold_fdre_C_D)         0.092    -0.695    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]
  -------------------------------------------------------------------
                         required time                          0.695    
                         arrival time                          -0.550    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.402%)  route 0.139ns (49.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         0.556    -0.800    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X31Y31         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.659 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/Q
                         net (fo=3, routed)           0.139    -0.520    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[4]
    SLICE_X30Y31         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         0.823    -0.759    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y31         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism             -0.028    -0.787    
    SLICE_X30Y31         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.670    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                          0.670    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.890%)  route 0.193ns (54.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         0.554    -0.802    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X30Y29         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.638 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.193    -0.444    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X30Y31         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         0.823    -0.759    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y31         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.027    -0.786    
    SLICE_X30Y31         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.603    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                          -0.444    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         0.557    -0.799    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X29Y32         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.658 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2_reg/Q
                         net (fo=2, routed)           0.119    -0.539    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2
    SLICE_X29Y31         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         0.824    -0.758    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X29Y31         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_3_reg/C
                         clock pessimism             -0.028    -0.786    
    SLICE_X29Y31         FDRE (Hold_fdre_C_D)         0.075    -0.711    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_3_reg
  -------------------------------------------------------------------
                         required time                          0.711    
                         arrival time                          -0.539    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/s_axi_wdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.141ns (25.953%)  route 0.402ns (74.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         0.560    -0.796    uart/inst/upg_inst/upg_clk_i
    SLICE_X37Y37         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.655 r  uart/inst/upg_inst/s_axi_wdata_reg[5]/Q
                         net (fo=1, routed)           0.402    -0.253    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[5]
    SLICE_X34Y32         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         0.823    -0.759    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X34Y32         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
                         clock pessimism              0.221    -0.538    
    SLICE_X34Y32         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.429    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.242%)  route 0.128ns (43.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         0.557    -0.799    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X30Y32         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.635 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg/Q
                         net (fo=2, routed)           0.128    -0.507    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1
    SLICE_X29Y32         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         0.825    -0.757    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X29Y32         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2_reg/C
                         clock pessimism             -0.008    -0.765    
    SLICE_X29Y32         FDRE (Hold_fdre_C_D)         0.070    -0.695    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2_reg
  -------------------------------------------------------------------
                         required time                          0.695    
                         arrival time                          -0.507    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_cpuclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { uclk/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2   uclk/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y0  uclk/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X31Y34    uart/inst/upg_inst/rwait_cnt_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X31Y34    uart/inst/upg_inst/rwait_cnt_reg[14]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X29Y35    uart/inst/upg_inst/rwait_cnt_reg[15]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X31Y33    uart/inst/upg_inst/rwait_cnt_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X31Y33    uart/inst/upg_inst/rwait_cnt_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X31Y33    uart/inst/upg_inst/rwait_cnt_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X29Y33    uart/inst/upg_inst/rwait_cnt_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X31Y33    uart/inst/upg_inst/rwait_cnt_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y0  uclk/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y30    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y30    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y30    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y31    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y31    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y31    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y31    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y31    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y31    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y31    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y30    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y31    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y31    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y31    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y31    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y31    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y31    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y31    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y31    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y30    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { uclk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4   uclk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  uclk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  uclk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y0  uclk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y0  uclk/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :          304  Failing Endpoints,  Worst Slack       -0.943ns,  Total Violation     -114.506ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.943ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        5.998ns  (logic 0.580ns (9.669%)  route 5.418ns (90.331%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.660ns = ( 802.688 - 804.348 ) 
    Source Clock Delay      (SCD):    -3.912ns = ( 796.088 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    P17                  IBUF                         0.000   800.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.253   801.253    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486   792.767 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660   794.428    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.524 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         1.564   796.088    uart/inst/upg_inst/upg_clk_i
    SLICE_X44Y38         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDCE (Prop_fdce_C_Q)         0.456   796.544 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.085   797.629    uALU/upg_done_o
    SLICE_X45Y40         LUT5 (Prop_lut5_I4_O)        0.124   797.753 r  uALU/ram_i_10/O
                         net (fo=15, routed)          4.333   802.086    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y11         RAMB36E1                                     r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    P17                  IBUF                         0.000   804.348 f  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.181   805.529    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   797.775 f  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   799.357    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   799.448 f  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        1.655   801.103    umem/clk_out1
    SLICE_X41Y43         LUT5 (Prop_lut5_I2_O)        0.100   801.203 r  umem/ram_i_1/O
                         net (fo=32, routed)          1.484   802.688    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   802.028    
                         clock uncertainty           -0.319   801.709    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566   801.143    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        801.143    
                         arrival time                        -802.086    
  -------------------------------------------------------------------
                         slack                                 -0.943    

Slack (VIOLATED) :        -0.895ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        5.630ns  (logic 0.609ns (10.817%)  route 5.021ns (89.183%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 802.742 - 804.348 ) 
    Source Clock Delay      (SCD):    -3.912ns = ( 796.088 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    P17                  IBUF                         0.000   800.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.253   801.253    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486   792.767 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660   794.428    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.524 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         1.564   796.088    uart/inst/upg_inst/upg_clk_i
    SLICE_X44Y38         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDCE (Prop_fdce_C_Q)         0.456   796.544 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.386   798.930    uif/upg_done_o
    SLICE_X51Y43         LUT5 (Prop_lut5_I4_O)        0.153   799.083 r  uif/ram_i_32/O
                         net (fo=4, routed)           2.635   801.718    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/dina[2]
    RAMB36_X2Y12         RAMB36E1                                     r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    P17                  IBUF                         0.000   804.348 f  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.181   805.529    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   797.775 f  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   799.357    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   799.448 f  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        1.655   801.103    umem/clk_out1
    SLICE_X41Y43         LUT5 (Prop_lut5_I2_O)        0.100   801.203 r  umem/ram_i_1/O
                         net (fo=32, routed)          1.539   802.742    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   802.082    
                         clock uncertainty           -0.319   801.763    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.940   800.823    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        800.823    
                         arrival time                        -801.718    
  -------------------------------------------------------------------
                         slack                                 -0.895    

Slack (VIOLATED) :        -0.884ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        5.134ns  (logic 0.573ns (11.160%)  route 4.561ns (88.840%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 802.278 - 804.348 ) 
    Source Clock Delay      (SCD):    -3.912ns = ( 796.088 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    P17                  IBUF                         0.000   800.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.253   801.253    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486   792.767 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660   794.428    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.524 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         1.564   796.088    uart/inst/upg_inst/upg_clk_i
    SLICE_X44Y38         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDCE (Prop_fdce_C_Q)         0.456   796.544 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.493   798.037    uif/upg_done_o
    SLICE_X46Y36         LUT5 (Prop_lut5_I4_O)        0.117   798.154 r  uif/ram_i_21/O
                         net (fo=4, routed)           3.068   801.222    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[4]
    RAMB36_X1Y7          RAMB36E1                                     r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    P17                  IBUF                         0.000   804.348 f  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.181   805.529    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   797.775 f  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   799.357    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   799.448 f  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        1.655   801.103    umem/clk_out1
    SLICE_X41Y43         LUT5 (Prop_lut5_I2_O)        0.100   801.203 r  umem/ram_i_1/O
                         net (fo=32, routed)          1.074   802.278    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   801.618    
                         clock uncertainty           -0.319   801.299    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.961   800.338    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        800.338    
                         arrival time                        -801.222    
  -------------------------------------------------------------------
                         slack                                 -0.884    

Slack (VIOLATED) :        -0.873ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        5.349ns  (logic 0.574ns (10.731%)  route 4.775ns (89.269%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.866ns = ( 802.482 - 804.348 ) 
    Source Clock Delay      (SCD):    -3.912ns = ( 796.088 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    P17                  IBUF                         0.000   800.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.253   801.253    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486   792.767 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660   794.428    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.524 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         1.564   796.088    uart/inst/upg_inst/upg_clk_i
    SLICE_X44Y38         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDCE (Prop_fdce_C_Q)         0.456   796.544 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.628   799.172    uif/upg_done_o
    SLICE_X51Y43         LUT5 (Prop_lut5_I4_O)        0.118   799.290 r  uif/ram_i_27/O
                         net (fo=4, routed)           2.147   801.437    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/dina[7]
    RAMB36_X2Y9          RAMB36E1                                     r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    P17                  IBUF                         0.000   804.348 f  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.181   805.529    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   797.775 f  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   799.357    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   799.448 f  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        1.655   801.103    umem/clk_out1
    SLICE_X41Y43         LUT5 (Prop_lut5_I2_O)        0.100   801.203 r  umem/ram_i_1/O
                         net (fo=32, routed)          1.278   802.482    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   801.822    
                         clock uncertainty           -0.319   801.503    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.939   800.564    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        800.564    
                         arrival time                        -801.437    
  -------------------------------------------------------------------
                         slack                                 -0.873    

Slack (VIOLATED) :        -0.858ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        5.454ns  (logic 0.608ns (11.148%)  route 4.846ns (88.852%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.745ns = ( 802.602 - 804.348 ) 
    Source Clock Delay      (SCD):    -3.912ns = ( 796.088 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    P17                  IBUF                         0.000   800.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.253   801.253    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486   792.767 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660   794.428    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.524 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         1.564   796.088    uart/inst/upg_inst/upg_clk_i
    SLICE_X44Y38         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDCE (Prop_fdce_C_Q)         0.456   796.544 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.264   798.808    uif/upg_done_o
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.152   798.960 r  uif/ram_i_40/O
                         net (fo=4, routed)           2.582   801.542    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dina[3]
    RAMB36_X1Y13         RAMB36E1                                     r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    P17                  IBUF                         0.000   804.348 f  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.181   805.529    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   797.775 f  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   799.357    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   799.448 f  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        1.655   801.103    umem/clk_out1
    SLICE_X41Y43         LUT5 (Prop_lut5_I2_O)        0.100   801.203 r  umem/ram_i_1/O
                         net (fo=32, routed)          1.399   802.602    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   801.942    
                         clock uncertainty           -0.319   801.623    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.939   800.684    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        800.685    
                         arrival time                        -801.542    
  -------------------------------------------------------------------
                         slack                                 -0.858    

Slack (VIOLATED) :        -0.854ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        4.923ns  (logic 0.574ns (11.660%)  route 4.349ns (88.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.979ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.273ns = ( 802.075 - 804.348 ) 
    Source Clock Delay      (SCD):    -3.912ns = ( 796.088 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    P17                  IBUF                         0.000   800.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.253   801.253    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486   792.767 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660   794.428    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.524 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         1.564   796.088    uart/inst/upg_inst/upg_clk_i
    SLICE_X44Y38         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDCE (Prop_fdce_C_Q)         0.456   796.544 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.612   798.156    uif/upg_done_o
    SLICE_X49Y36         LUT5 (Prop_lut5_I4_O)        0.118   798.274 r  uif/ram_i_25/O
                         net (fo=4, routed)           2.737   801.011    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[0]
    RAMB36_X1Y9          RAMB36E1                                     r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    P17                  IBUF                         0.000   804.348 f  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.181   805.529    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   797.775 f  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   799.357    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   799.448 f  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        1.655   801.103    umem/clk_out1
    SLICE_X41Y43         LUT5 (Prop_lut5_I2_O)        0.100   801.203 r  umem/ram_i_1/O
                         net (fo=32, routed)          0.872   802.075    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   801.415    
                         clock uncertainty           -0.319   801.096    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.939   800.157    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        800.157    
                         arrival time                        -801.011    
  -------------------------------------------------------------------
                         slack                                 -0.854    

Slack (VIOLATED) :        -0.844ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        5.394ns  (logic 0.574ns (10.642%)  route 4.820ns (89.358%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.792ns = ( 802.556 - 804.348 ) 
    Source Clock Delay      (SCD):    -3.912ns = ( 796.088 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    P17                  IBUF                         0.000   800.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.253   801.253    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486   792.767 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660   794.428    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.524 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         1.564   796.088    uart/inst/upg_inst/upg_clk_i
    SLICE_X44Y38         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDCE (Prop_fdce_C_Q)         0.456   796.544 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.628   799.172    uif/upg_done_o
    SLICE_X51Y43         LUT5 (Prop_lut5_I4_O)        0.118   799.290 r  uif/ram_i_27/O
                         net (fo=4, routed)           2.192   801.482    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[7]
    RAMB36_X2Y10         RAMB36E1                                     r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    P17                  IBUF                         0.000   804.348 f  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.181   805.529    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   797.775 f  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   799.357    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   799.448 f  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        1.655   801.103    umem/clk_out1
    SLICE_X41Y43         LUT5 (Prop_lut5_I2_O)        0.100   801.203 r  umem/ram_i_1/O
                         net (fo=32, routed)          1.352   802.556    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   801.896    
                         clock uncertainty           -0.319   801.577    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.939   800.638    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        800.638    
                         arrival time                        -801.482    
  -------------------------------------------------------------------
                         slack                                 -0.844    

Slack (VIOLATED) :        -0.826ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        5.749ns  (logic 0.580ns (10.089%)  route 5.169ns (89.911%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.792ns = ( 802.556 - 804.348 ) 
    Source Clock Delay      (SCD):    -3.912ns = ( 796.088 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    P17                  IBUF                         0.000   800.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.253   801.253    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486   792.767 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660   794.428    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.524 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         1.564   796.088    uart/inst/upg_inst/upg_clk_i
    SLICE_X44Y38         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDCE (Prop_fdce_C_Q)         0.456   796.544 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.085   797.629    uALU/upg_done_o
    SLICE_X45Y40         LUT5 (Prop_lut5_I4_O)        0.124   797.753 r  uALU/ram_i_10/O
                         net (fo=15, routed)          4.084   801.837    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y10         RAMB36E1                                     r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    P17                  IBUF                         0.000   804.348 f  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.181   805.529    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   797.775 f  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   799.357    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   799.448 f  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        1.655   801.103    umem/clk_out1
    SLICE_X41Y43         LUT5 (Prop_lut5_I2_O)        0.100   801.203 r  umem/ram_i_1/O
                         net (fo=32, routed)          1.352   802.556    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   801.896    
                         clock uncertainty           -0.319   801.577    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566   801.011    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        801.011    
                         arrival time                        -801.837    
  -------------------------------------------------------------------
                         slack                                 -0.826    

Slack (VIOLATED) :        -0.812ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        5.193ns  (logic 0.608ns (11.708%)  route 4.585ns (88.292%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.961ns = ( 802.387 - 804.348 ) 
    Source Clock Delay      (SCD):    -3.912ns = ( 796.088 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    P17                  IBUF                         0.000   800.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.253   801.253    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486   792.767 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660   794.428    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.524 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         1.564   796.088    uart/inst/upg_inst/upg_clk_i
    SLICE_X44Y38         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDCE (Prop_fdce_C_Q)         0.456   796.544 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.264   798.808    uif/upg_done_o
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.152   798.960 r  uif/ram_i_40/O
                         net (fo=4, routed)           2.321   801.281    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/dina[3]
    RAMB36_X1Y11         RAMB36E1                                     r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    P17                  IBUF                         0.000   804.348 f  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.181   805.529    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   797.775 f  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   799.357    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   799.448 f  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        1.655   801.103    umem/clk_out1
    SLICE_X41Y43         LUT5 (Prop_lut5_I2_O)        0.100   801.203 r  umem/ram_i_1/O
                         net (fo=32, routed)          1.184   802.387    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   801.727    
                         clock uncertainty           -0.319   801.408    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.939   800.469    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        800.469    
                         arrival time                        -801.281    
  -------------------------------------------------------------------
                         slack                                 -0.812    

Slack (VIOLATED) :        -0.804ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        5.485ns  (logic 0.609ns (11.103%)  route 4.876ns (88.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.660ns = ( 802.688 - 804.348 ) 
    Source Clock Delay      (SCD):    -3.912ns = ( 796.088 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    P17                  IBUF                         0.000   800.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.253   801.253    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486   792.767 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660   794.428    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.524 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         1.564   796.088    uart/inst/upg_inst/upg_clk_i
    SLICE_X44Y38         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDCE (Prop_fdce_C_Q)         0.456   796.544 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.386   798.930    uif/upg_done_o
    SLICE_X51Y43         LUT5 (Prop_lut5_I4_O)        0.153   799.083 r  uif/ram_i_32/O
                         net (fo=4, routed)           2.490   801.573    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/dina[2]
    RAMB36_X2Y11         RAMB36E1                                     r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    P17                  IBUF                         0.000   804.348 f  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          1.181   805.529    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   797.775 f  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   799.357    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   799.448 f  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        1.655   801.103    umem/clk_out1
    SLICE_X41Y43         LUT5 (Prop_lut5_I2_O)        0.100   801.203 r  umem/ram_i_1/O
                         net (fo=32, routed)          1.484   802.688    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660   802.028    
                         clock uncertainty           -0.319   801.709    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.940   800.769    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        800.769    
                         arrival time                        -801.573    
  -------------------------------------------------------------------
                         slack                                 -0.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.146ns  (logic 0.186ns (8.667%)  route 1.960ns (91.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.376ns = ( 500.376 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.794ns = ( 499.206 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    P17                  IBUF                         0.000   500.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.440   500.440    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326   498.115 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504   498.619    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   498.645 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         0.562   499.206    uart/inst/upg_inst/upg_clk_i
    SLICE_X44Y38         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDCE (Prop_fdce_C_Q)         0.141   499.347 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.313   499.660    uALU/upg_done_o
    SLICE_X45Y38         LUT5 (Prop_lut5_I4_O)        0.045   499.705 r  uALU/ram_i_13/O
                         net (fo=15, routed)          1.647   501.352    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y6          RAMB36E1                                     r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    P17                  IBUF                         0.000   500.000 f  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.481   500.481    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   497.840 f  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   498.389    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.418 f  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        0.936   499.355    umem/clk_out1
    SLICE_X41Y43         LUT5 (Prop_lut5_I2_O)        0.056   499.411 r  umem/ram_i_1/O
                         net (fo=32, routed)          0.965   500.376    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275   500.651    
                         clock uncertainty            0.319   500.970    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183   501.153    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -501.153    
                         arrival time                         501.352    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.165ns  (logic 0.186ns (8.589%)  route 1.979ns (91.411%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.376ns = ( 500.376 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.794ns = ( 499.206 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    P17                  IBUF                         0.000   500.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.440   500.440    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326   498.115 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504   498.619    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   498.645 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         0.562   499.206    uart/inst/upg_inst/upg_clk_i
    SLICE_X44Y38         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDCE (Prop_fdce_C_Q)         0.141   499.347 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.360   499.708    uALU/upg_done_o
    SLICE_X47Y40         LUT5 (Prop_lut5_I4_O)        0.045   499.753 r  uALU/ram_i_4/O
                         net (fo=8, routed)           1.619   501.372    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[12]
    RAMB36_X2Y6          RAMB36E1                                     r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    P17                  IBUF                         0.000   500.000 f  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.481   500.481    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   497.840 f  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   498.389    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.418 f  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        0.936   499.355    umem/clk_out1
    SLICE_X41Y43         LUT5 (Prop_lut5_I2_O)        0.056   499.411 r  umem/ram_i_1/O
                         net (fo=32, routed)          0.965   500.376    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275   500.651    
                         clock uncertainty            0.319   500.970    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183   501.153    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -501.153    
                         arrival time                         501.372    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.179ns  (logic 0.186ns (8.536%)  route 1.993ns (91.464%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.376ns = ( 500.376 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.794ns = ( 499.206 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    P17                  IBUF                         0.000   500.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.440   500.440    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326   498.115 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504   498.619    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   498.645 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         0.562   499.206    uart/inst/upg_inst/upg_clk_i
    SLICE_X44Y38         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDCE (Prop_fdce_C_Q)         0.141   499.347 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.337   499.684    uALU/upg_done_o
    SLICE_X47Y40         LUT5 (Prop_lut5_I4_O)        0.045   499.729 r  uALU/ram_i_3/O
                         net (fo=8, routed)           1.656   501.385    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[13]
    RAMB36_X2Y6          RAMB36E1                                     r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    P17                  IBUF                         0.000   500.000 f  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.481   500.481    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   497.840 f  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   498.389    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.418 f  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        0.936   499.355    umem/clk_out1
    SLICE_X41Y43         LUT5 (Prop_lut5_I2_O)        0.056   499.411 r  umem/ram_i_1/O
                         net (fo=32, routed)          0.965   500.376    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275   500.651    
                         clock uncertainty            0.319   500.970    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183   501.153    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -501.153    
                         arrival time                         501.385    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        1.790ns  (logic 0.186ns (10.388%)  route 1.604ns (89.612%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.022ns = ( 499.978 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.794ns = ( 499.206 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    P17                  IBUF                         0.000   500.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.440   500.440    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326   498.115 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504   498.619    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   498.645 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         0.562   499.206    uart/inst/upg_inst/upg_clk_i
    SLICE_X44Y38         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDCE (Prop_fdce_C_Q)         0.141   499.347 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.359   499.706    uALU/upg_done_o
    SLICE_X46Y39         LUT5 (Prop_lut5_I4_O)        0.045   499.751 r  uALU/ram_i_11/O
                         net (fo=15, routed)          1.245   500.997    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y8          RAMB36E1                                     r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    P17                  IBUF                         0.000   500.000 f  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.481   500.481    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   497.840 f  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   498.389    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.418 f  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        0.936   499.355    umem/clk_out1
    SLICE_X41Y43         LUT5 (Prop_lut5_I2_O)        0.056   499.411 r  umem/ram_i_1/O
                         net (fo=32, routed)          0.567   499.978    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275   500.253    
                         clock uncertainty            0.319   500.571    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183   500.754    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -500.754    
                         arrival time                         500.997    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.009ns  (logic 0.186ns (9.260%)  route 1.823ns (90.740%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.181ns = ( 500.181 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.794ns = ( 499.206 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    P17                  IBUF                         0.000   500.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.440   500.440    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326   498.115 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504   498.619    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   498.645 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         0.562   499.206    uart/inst/upg_inst/upg_clk_i
    SLICE_X44Y38         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDCE (Prop_fdce_C_Q)         0.141   499.347 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.313   499.660    uALU/upg_done_o
    SLICE_X45Y38         LUT5 (Prop_lut5_I4_O)        0.045   499.705 r  uALU/ram_i_13/O
                         net (fo=15, routed)          1.510   501.215    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y8          RAMB36E1                                     r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    P17                  IBUF                         0.000   500.000 f  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.481   500.481    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   497.840 f  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   498.389    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.418 f  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        0.936   499.355    umem/clk_out1
    SLICE_X41Y43         LUT5 (Prop_lut5_I2_O)        0.056   499.411 r  umem/ram_i_1/O
                         net (fo=32, routed)          0.770   500.181    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275   500.455    
                         clock uncertainty            0.319   500.774    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183   500.957    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -500.957    
                         arrival time                         501.215    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.207ns  (logic 0.186ns (8.427%)  route 2.021ns (91.573%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.376ns = ( 500.376 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.794ns = ( 499.206 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    P17                  IBUF                         0.000   500.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.440   500.440    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326   498.115 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504   498.619    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   498.645 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         0.562   499.206    uart/inst/upg_inst/upg_clk_i
    SLICE_X44Y38         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDCE (Prop_fdce_C_Q)         0.141   499.347 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.436   499.784    uALU/upg_done_o
    SLICE_X44Y41         LUT5 (Prop_lut5_I4_O)        0.045   499.829 r  uALU/ram_i_5/O
                         net (fo=15, routed)          1.585   501.413    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y6          RAMB36E1                                     r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    P17                  IBUF                         0.000   500.000 f  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.481   500.481    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   497.840 f  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   498.389    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.418 f  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        0.936   499.355    umem/clk_out1
    SLICE_X41Y43         LUT5 (Prop_lut5_I2_O)        0.056   499.411 r  umem/ram_i_1/O
                         net (fo=32, routed)          0.965   500.376    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275   500.651    
                         clock uncertainty            0.319   500.970    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183   501.153    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -501.153    
                         arrival time                         501.413    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.012ns  (logic 0.186ns (9.245%)  route 1.826ns (90.756%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.181ns = ( 500.181 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.794ns = ( 499.206 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    P17                  IBUF                         0.000   500.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.440   500.440    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326   498.115 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504   498.619    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   498.645 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         0.562   499.206    uart/inst/upg_inst/upg_clk_i
    SLICE_X44Y38         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDCE (Prop_fdce_C_Q)         0.141   499.347 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.359   499.706    uALU/upg_done_o
    SLICE_X46Y39         LUT5 (Prop_lut5_I4_O)        0.045   499.751 r  uALU/ram_i_11/O
                         net (fo=15, routed)          1.467   501.218    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y8          RAMB36E1                                     r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    P17                  IBUF                         0.000   500.000 f  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.481   500.481    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   497.840 f  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   498.389    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.418 f  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        0.936   499.355    umem/clk_out1
    SLICE_X41Y43         LUT5 (Prop_lut5_I2_O)        0.056   499.411 r  umem/ram_i_1/O
                         net (fo=32, routed)          0.770   500.181    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275   500.455    
                         clock uncertainty            0.319   500.774    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183   500.957    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -500.957    
                         arrival time                         501.218    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.198ns  (logic 0.186ns (8.462%)  route 2.012ns (91.538%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.364ns = ( 500.364 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.794ns = ( 499.206 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    P17                  IBUF                         0.000   500.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.440   500.440    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326   498.115 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504   498.619    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   498.645 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         0.562   499.206    uart/inst/upg_inst/upg_clk_i
    SLICE_X44Y38         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDCE (Prop_fdce_C_Q)         0.141   499.347 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.359   499.706    uALU/upg_done_o
    SLICE_X46Y39         LUT5 (Prop_lut5_I4_O)        0.045   499.751 r  uALU/ram_i_11/O
                         net (fo=15, routed)          1.653   501.404    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y12         RAMB36E1                                     r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    P17                  IBUF                         0.000   500.000 f  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.481   500.481    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   497.840 f  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   498.389    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.418 f  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        0.936   499.355    umem/clk_out1
    SLICE_X41Y43         LUT5 (Prop_lut5_I2_O)        0.056   499.411 r  umem/ram_i_1/O
                         net (fo=32, routed)          0.953   500.364    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275   500.639    
                         clock uncertainty            0.319   500.957    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183   501.140    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -501.140    
                         arrival time                         501.404    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.016ns  (logic 0.186ns (9.227%)  route 1.830ns (90.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.181ns = ( 500.181 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.794ns = ( 499.206 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    P17                  IBUF                         0.000   500.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.440   500.440    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326   498.115 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504   498.619    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   498.645 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         0.562   499.206    uart/inst/upg_inst/upg_clk_i
    SLICE_X44Y38         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDCE (Prop_fdce_C_Q)         0.141   499.347 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.337   499.684    uALU/upg_done_o
    SLICE_X47Y40         LUT5 (Prop_lut5_I4_O)        0.045   499.729 r  uALU/ram_i_3/O
                         net (fo=8, routed)           1.493   501.222    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[13]
    RAMB36_X0Y8          RAMB36E1                                     r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    P17                  IBUF                         0.000   500.000 f  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.481   500.481    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   497.840 f  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   498.389    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.418 f  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        0.936   499.355    umem/clk_out1
    SLICE_X41Y43         LUT5 (Prop_lut5_I2_O)        0.056   499.411 r  umem/ram_i_1/O
                         net (fo=32, routed)          0.770   500.181    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275   500.455    
                         clock uncertainty            0.319   500.774    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183   500.957    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -500.957    
                         arrival time                         501.222    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        1.849ns  (logic 0.186ns (10.059%)  route 1.663ns (89.941%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.014ns = ( 500.014 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.794ns = ( 499.206 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    P17                  IBUF                         0.000   500.000 r  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.440   500.440    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326   498.115 r  uclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504   498.619    uclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   498.645 r  uclk/inst/clkout2_buf/O
                         net (fo=203, routed)         0.562   499.206    uart/inst/upg_inst/upg_clk_i
    SLICE_X44Y38         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDCE (Prop_fdce_C_Q)         0.141   499.347 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.435   499.782    uALU/upg_done_o
    SLICE_X44Y41         LUT5 (Prop_lut5_I4_O)        0.045   499.827 r  uALU/ram_i_9/O
                         net (fo=15, routed)          1.228   501.055    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y9          RAMB36E1                                     r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    P17                  IBUF                         0.000   500.000 f  fpga_clk_IBUF_inst/O
                         net (fo=19, routed)          0.481   500.481    uclk/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   497.840 f  uclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   498.389    uclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.418 f  uclk/inst/clkout1_buf/O
                         net (fo=1017, routed)        0.936   499.355    umem/clk_out1
    SLICE_X41Y43         LUT5 (Prop_lut5_I2_O)        0.056   499.411 r  umem/ram_i_1/O
                         net (fo=32, routed)          0.603   500.014    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275   500.288    
                         clock uncertainty            0.319   500.607    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183   500.790    umem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -500.790    
                         arrival time                         501.055    
  -------------------------------------------------------------------
                         slack                                  0.265    





