

================================================================
== Vitis HLS Report for 'dma_master_test_Pipeline_VITIS_LOOP_120_2'
================================================================
* Date:           Thu Apr 27 23:04:38 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        dma-master-test
* Solution:       dma-master-test (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.107 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        6|      104|  60.000 ns|  1.040 us|    6|  104|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_120_2  |        4|      102|         5|          2|          1|  1 ~ 50|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%success_index = alloca i32 1"   --->   Operation 8 'alloca' 'success_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%t_final = alloca i32 1"   --->   Operation 9 'alloca' 't_final' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%success_index_1 = alloca i32 1"   --->   Operation 10 'alloca' 'success_index_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln1_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %trunc_ln1"   --->   Operation 11 'read' 'trunc_ln1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i31 0, i31 %success_index_1"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 1e+06, i32 %t_final"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 4294967295, i32 %success_index"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body157"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x = load i31 %success_index_1" [dma-master-test.cpp:120]   --->   Operation 16 'load' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.47ns)   --->   "%icmp_ln120 = icmp_eq  i31 %x, i31 %trunc_ln1_read" [dma-master-test.cpp:120]   --->   Operation 17 'icmp' 'icmp_ln120' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln120 = br i1 %icmp_ln120, void %for.body157.split, void %for.end170.loopexit.exitStub" [dma-master-test.cpp:120]   --->   Operation 18 'br' 'br_ln120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln122_cast = zext i31 %x" [dma-master-test.cpp:120]   --->   Operation 19 'zext' 'trunc_ln122_cast' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%t_finals_addr = getelementptr i32 %t_finals, i64 0, i64 %trunc_ln122_cast" [dma-master-test.cpp:122]   --->   Operation 20 'getelementptr' 't_finals_addr' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (3.25ns)   --->   "%t_final_1 = load i6 %t_finals_addr" [dma-master-test.cpp:122]   --->   Operation 21 'load' 't_final_1' <Predicate = (!icmp_ln120)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 2 <SV = 1> <Delay = 4.11>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 22 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 50, i64 25"   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.52ns)   --->   "%add_ln120 = add i31 %x, i31 1" [dma-master-test.cpp:120]   --->   Operation 24 'add' 'add_ln120' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/2] (3.25ns)   --->   "%t_final_1 = load i6 %t_finals_addr" [dma-master-test.cpp:122]   --->   Operation 25 'load' 't_final_1' <Predicate = (!icmp_ln120)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln120 = store i31 %add_ln120, i31 %success_index_1" [dma-master-test.cpp:120]   --->   Operation 26 'store' 'store_ln120' <Predicate = (!icmp_ln120)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.43>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%t_final_load_1 = load i32 %t_final" [dma-master-test.cpp:122]   --->   Operation 27 'load' 't_final_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [2/2] (5.43ns)   --->   "%cmp2 = fcmp_olt  i32 %t_final_1, i32 %t_final_load_1" [dma-master-test.cpp:122]   --->   Operation 28 'fcmp' 'cmp2' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [2/2] (5.43ns)   --->   "%tmp = fcmp_oeq  i32 %t_final_1, i32 0" [dma-master-test.cpp:122]   --->   Operation 29 'fcmp' 'tmp' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%success_index_load = load i32 %success_index"   --->   Operation 42 'load' 'success_index_load' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%t_final_load = load i32 %t_final"   --->   Operation 43 'load' 't_final_load' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %t_final_out, i32 %t_final_load"   --->   Operation 44 'write' 'write_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %success_index_out, i32 %success_index_load"   --->   Operation 45 'write' 'write_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 46 'ret' 'ret_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.10>
ST_4 : Operation 30 [1/2] (5.43ns)   --->   "%cmp2 = fcmp_olt  i32 %t_final_1, i32 %t_final_load_1" [dma-master-test.cpp:122]   --->   Operation 30 'fcmp' 'cmp2' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/2] (5.43ns)   --->   "%tmp = fcmp_oeq  i32 %t_final_1, i32 0" [dma-master-test.cpp:122]   --->   Operation 31 'fcmp' 'tmp' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node and_ln122)   --->   "%xor_ln122 = xor i1 %tmp, i1 1" [dma-master-test.cpp:122]   --->   Operation 32 'xor' 'xor_ln122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln122 = and i1 %cmp2, i1 %xor_ln122" [dma-master-test.cpp:122]   --->   Operation 33 'and' 'and_ln122' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.69ns)   --->   "%t_final_2 = select i1 %and_ln122, i32 %t_final_1, i32 %t_final_load_1" [dma-master-test.cpp:122]   --->   Operation 34 'select' 't_final_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.28>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%success_index_load_1 = load i32 %success_index" [dma-master-test.cpp:122]   --->   Operation 35 'load' 'success_index_load_1' <Predicate = (!and_ln122)> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [dma-master-test.cpp:40]   --->   Operation 36 'specloopname' 'specloopname_ln40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i31 %x" [dma-master-test.cpp:122]   --->   Operation 37 'zext' 'zext_ln122' <Predicate = (and_ln122)> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.69ns)   --->   "%success_index_4 = select i1 %and_ln122, i32 %zext_ln122, i32 %success_index_load_1" [dma-master-test.cpp:122]   --->   Operation 38 'select' 'success_index_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln120 = store i32 %t_final_2, i32 %t_final" [dma-master-test.cpp:120]   --->   Operation 39 'store' 'store_ln120' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln120 = store i32 %success_index_4, i32 %success_index" [dma-master-test.cpp:120]   --->   Operation 40 'store' 'store_ln120' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln120 = br void %for.body157" [dma-master-test.cpp:120]   --->   Operation 41 'br' 'br_ln120' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ trunc_ln1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ t_finals]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ t_final_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ success_index_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
success_index         (alloca           ) [ 011111]
t_final               (alloca           ) [ 011111]
success_index_1       (alloca           ) [ 011000]
trunc_ln1_read        (read             ) [ 000000]
store_ln0             (store            ) [ 000000]
store_ln0             (store            ) [ 000000]
store_ln0             (store            ) [ 000000]
br_ln0                (br               ) [ 000000]
x                     (load             ) [ 011111]
icmp_ln120            (icmp             ) [ 011100]
br_ln120              (br               ) [ 000000]
trunc_ln122_cast      (zext             ) [ 000000]
t_finals_addr         (getelementptr    ) [ 001000]
specpipeline_ln0      (specpipeline     ) [ 000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
add_ln120             (add              ) [ 000000]
t_final_1             (load             ) [ 011110]
store_ln120           (store            ) [ 000000]
t_final_load_1        (load             ) [ 001010]
cmp2                  (fcmp             ) [ 000000]
tmp                   (fcmp             ) [ 000000]
xor_ln122             (xor              ) [ 000000]
and_ln122             (and              ) [ 010001]
t_final_2             (select           ) [ 010001]
success_index_load_1  (load             ) [ 000000]
specloopname_ln40     (specloopname     ) [ 000000]
zext_ln122            (zext             ) [ 000000]
success_index_4       (select           ) [ 000000]
store_ln120           (store            ) [ 000000]
store_ln120           (store            ) [ 000000]
br_ln120              (br               ) [ 000000]
success_index_load    (load             ) [ 000000]
t_final_load          (load             ) [ 000000]
write_ln0             (write            ) [ 000000]
write_ln0             (write            ) [ 000000]
ret_ln0               (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="trunc_ln1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="t_finals">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_finals"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="t_final_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_final_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="success_index_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="success_index_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="success_index_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="success_index/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="t_final_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_final/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="success_index_1_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="success_index_1/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="trunc_ln1_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="31" slack="0"/>
<pin id="62" dir="0" index="1" bw="31" slack="0"/>
<pin id="63" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln1_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="write_ln0_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="0" index="2" bw="32" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="73" class="1004" name="write_ln0_write_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="0" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="0"/>
<pin id="76" dir="0" index="2" bw="32" slack="0"/>
<pin id="77" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="t_finals_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="31" slack="0"/>
<pin id="84" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_finals_addr/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="6" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_final_1/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="1"/>
<pin id="95" dir="0" index="1" bw="32" slack="0"/>
<pin id="96" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="cmp2/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="1"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln0_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="31" slack="0"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln0_store_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="0"/>
<pin id="110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln0_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="x_load_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="31" slack="0"/>
<pin id="119" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="icmp_ln120_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="31" slack="0"/>
<pin id="122" dir="0" index="1" bw="31" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln120/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="trunc_ln122_cast_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="31" slack="0"/>
<pin id="128" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln122_cast/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="add_ln120_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="31" slack="1"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln120/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln120_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="31" slack="0"/>
<pin id="138" dir="0" index="1" bw="31" slack="1"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln120/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="t_final_load_1_load_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="2"/>
<pin id="143" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_final_load_1/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="xor_ln122_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln122/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="and_ln122_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln122/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="t_final_2_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="2"/>
<pin id="160" dir="0" index="2" bw="32" slack="1"/>
<pin id="161" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_final_2/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="success_index_load_1_load_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="4"/>
<pin id="165" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="success_index_load_1/5 "/>
</bind>
</comp>

<comp id="166" class="1004" name="zext_ln122_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="31" slack="4"/>
<pin id="168" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122/5 "/>
</bind>
</comp>

<comp id="169" class="1004" name="success_index_4_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="0" index="1" bw="31" slack="0"/>
<pin id="172" dir="0" index="2" bw="32" slack="0"/>
<pin id="173" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="success_index_4/5 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln120_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="1"/>
<pin id="178" dir="0" index="1" bw="32" slack="4"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln120/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln120_store_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="4"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln120/5 "/>
</bind>
</comp>

<comp id="185" class="1004" name="success_index_load_load_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="2"/>
<pin id="187" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="success_index_load/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="t_final_load_load_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="2"/>
<pin id="191" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_final_load/3 "/>
</bind>
</comp>

<comp id="193" class="1005" name="success_index_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="success_index "/>
</bind>
</comp>

<comp id="201" class="1005" name="t_final_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="t_final "/>
</bind>
</comp>

<comp id="209" class="1005" name="success_index_1_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="31" slack="0"/>
<pin id="211" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="success_index_1 "/>
</bind>
</comp>

<comp id="216" class="1005" name="x_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="31" slack="1"/>
<pin id="218" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="222" class="1005" name="icmp_ln120_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="1"/>
<pin id="224" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln120 "/>
</bind>
</comp>

<comp id="226" class="1005" name="t_finals_addr_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="6" slack="1"/>
<pin id="228" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="t_finals_addr "/>
</bind>
</comp>

<comp id="231" class="1005" name="t_final_1_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="1"/>
<pin id="233" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_final_1 "/>
</bind>
</comp>

<comp id="238" class="1005" name="t_final_load_1_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="1"/>
<pin id="240" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_final_load_1 "/>
</bind>
</comp>

<comp id="244" class="1005" name="and_ln122_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="1"/>
<pin id="246" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln122 "/>
</bind>
</comp>

<comp id="249" class="1005" name="t_final_2_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_final_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="44" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="46" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="18" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="101"><net_src comp="36" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="106"><net_src comp="12" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="116"><net_src comp="16" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="124"><net_src comp="117" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="60" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="129"><net_src comp="117" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="135"><net_src comp="34" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="140"><net_src comp="131" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="141" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="149"><net_src comp="97" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="38" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="93" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="145" pin="2"/><net_sink comp="151" pin=1"/></net>

<net id="162"><net_src comp="151" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="174"><net_src comp="166" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="175"><net_src comp="163" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="184"><net_src comp="169" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="185" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="192"><net_src comp="189" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="196"><net_src comp="48" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="198"><net_src comp="193" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="199"><net_src comp="193" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="200"><net_src comp="193" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="204"><net_src comp="52" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="206"><net_src comp="201" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="207"><net_src comp="201" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="208"><net_src comp="201" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="212"><net_src comp="56" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="214"><net_src comp="209" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="215"><net_src comp="209" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="219"><net_src comp="117" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="225"><net_src comp="120" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="80" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="234"><net_src comp="87" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="236"><net_src comp="231" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="237"><net_src comp="231" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="241"><net_src comp="141" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="243"><net_src comp="238" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="247"><net_src comp="151" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="252"><net_src comp="157" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="176" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: t_final_out | {3 }
	Port: success_index_out | {3 }
 - Input state : 
	Port: dma_master_test_Pipeline_VITIS_LOOP_120_2 : trunc_ln1 | {1 }
	Port: dma_master_test_Pipeline_VITIS_LOOP_120_2 : t_finals | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		x : 1
		icmp_ln120 : 2
		br_ln120 : 3
		trunc_ln122_cast : 2
		t_finals_addr : 3
		t_final_1 : 4
	State 2
		store_ln120 : 1
	State 3
		cmp2 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 4
		xor_ln122 : 1
		and_ln122 : 1
		t_final_2 : 1
	State 5
		success_index_4 : 1
		store_ln120 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|  select  |      t_final_2_fu_157     |    0    |    32   |
|          |   success_index_4_fu_169  |    0    |    32   |
|----------|---------------------------|---------|---------|
|    add   |      add_ln120_fu_131     |    0    |    38   |
|----------|---------------------------|---------|---------|
|   icmp   |     icmp_ln120_fu_120     |    0    |    17   |
|----------|---------------------------|---------|---------|
|    xor   |      xor_ln122_fu_145     |    0    |    2    |
|----------|---------------------------|---------|---------|
|    and   |      and_ln122_fu_151     |    0    |    2    |
|----------|---------------------------|---------|---------|
|   read   | trunc_ln1_read_read_fu_60 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |   write_ln0_write_fu_66   |    0    |    0    |
|          |   write_ln0_write_fu_73   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   fcmp   |         grp_fu_93         |    0    |    0    |
|          |         grp_fu_97         |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |  trunc_ln122_cast_fu_126  |    0    |    0    |
|          |     zext_ln122_fu_166     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   123   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   and_ln122_reg_244   |    1   |
|   icmp_ln120_reg_222  |    1   |
|success_index_1_reg_209|   31   |
| success_index_reg_193 |   32   |
|   t_final_1_reg_231   |   32   |
|   t_final_2_reg_249   |   32   |
| t_final_load_1_reg_238|   32   |
|    t_final_reg_201    |   32   |
| t_finals_addr_reg_226 |    6   |
|       x_reg_216       |   31   |
+-----------------------+--------+
|         Total         |   230  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_87 |  p0  |   2  |   6  |   12   ||    9    |
|     grp_fu_93    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   76   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   123  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   230  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   230  |   141  |
+-----------+--------+--------+--------+
