//
// Written by Synplify Pro 
// Product Version "V-2023.09M"
// Program "Synplify Pro", Mapper "map202309act, Build 044R"
// Tue Nov 12 11:02:29 2024
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vhd2008\std.vhd "
// file 1 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vhd\snps_haps_pkg.vhd "
// file 2 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vhd2008\std1164.vhd "
// file 3 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vhd2008\std_textio.vhd "
// file 4 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vhd2008\numeric.vhd "
// file 5 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vhd\umr_capim.vhd "
// file 6 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vhd2008\arith.vhd "
// file 7 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vhd2008\unsigned.vhd "
// file 8 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vhd\hyperents.vhd "
// file 9 "\c:\users\stefa\desktop\a_stefan\htwg\7.semester\digitalesysteme\meineuebungen\digitalesysteme\aufgabe1\hex4x7seg.vhd "
// file 10 "\c:\users\stefa\desktop\a_stefan\htwg\7.semester\digitalesysteme\meineuebungen\digitalesysteme\aufgabe1\aufgabe1.vhd "
// file 11 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\nlconst.dat "
// file 12 "\c:\users\stefa\desktop\a_stefan\htwg\7.semester\digitalesysteme\meineuebungen\digitalesysteme\digitalesysteme\designer\aufgabe1\synthesis.fdc "

`timescale 100 ps/100 ps
module aufgabe1 (
  rst,
  clk,
  btn,
  sw,
  digi,
  seg,
  dp
)
;
input rst ;
input clk ;
input [4:1] btn ;
input [8:1] sw ;
output [4:1] digi ;
output [7:1] seg ;
output dp ;
wire rst ;
wire clk ;
wire dp ;
wire [4:1] btn_c;
wire [8:1] sw_c;
wire [4:1] digi_c;
wire [7:1] seg_c;
wire [8:1] sw_c_i;
wire [4:1] btn_c_i;
wire GND ;
wire VCC ;
wire rst_c ;
wire clk_c ;
wire dp_c ;
  CFG1 u1_RNO_2 (
	.A(btn_c[4]),
	.Y(btn_c_i[4])
);
defparam u1_RNO_2.INIT=2'h1;
  CFG1 u1_RNO_1 (
	.A(btn_c[3]),
	.Y(btn_c_i[3])
);
defparam u1_RNO_1.INIT=2'h1;
  CFG1 u1_RNO_0 (
	.A(btn_c[2]),
	.Y(btn_c_i[2])
);
defparam u1_RNO_0.INIT=2'h1;
  CFG1 u1_RNO (
	.A(btn_c[1]),
	.Y(btn_c_i[1])
);
defparam u1_RNO.INIT=2'h1;
  CFG1 \sw_ibuf_RNIVEN14[8]  (
	.A(sw_c[8]),
	.Y(sw_c_i[8])
);
defparam \sw_ibuf_RNIVEN14[8] .INIT=2'h1;
  CFG1 \sw_ibuf_RNIUDN14[7]  (
	.A(sw_c[7]),
	.Y(sw_c_i[7])
);
defparam \sw_ibuf_RNIUDN14[7] .INIT=2'h1;
  CFG1 \sw_ibuf_RNITCN14[6]  (
	.A(sw_c[6]),
	.Y(sw_c_i[6])
);
defparam \sw_ibuf_RNITCN14[6] .INIT=2'h1;
  CFG1 \sw_ibuf_RNISBN14[5]  (
	.A(sw_c[5]),
	.Y(sw_c_i[5])
);
defparam \sw_ibuf_RNISBN14[5] .INIT=2'h1;
  CFG1 \sw_ibuf_RNIRAN14[4]  (
	.A(sw_c[4]),
	.Y(sw_c_i[4])
);
defparam \sw_ibuf_RNIRAN14[4] .INIT=2'h1;
  CFG1 \sw_ibuf_RNIQ9N14[3]  (
	.A(sw_c[3]),
	.Y(sw_c_i[3])
);
defparam \sw_ibuf_RNIQ9N14[3] .INIT=2'h1;
  CFG1 \sw_ibuf_RNIP8N14[2]  (
	.A(sw_c[2]),
	.Y(sw_c_i[2])
);
defparam \sw_ibuf_RNIP8N14[2] .INIT=2'h1;
  CFG1 \sw_ibuf_RNIO7N14[1]  (
	.A(sw_c[1]),
	.Y(sw_c_i[1])
);
defparam \sw_ibuf_RNIO7N14[1] .INIT=2'h1;
// @10:6
  INBUF rst_ibuf (
	.Y(rst_c),
	.PAD(rst)
);
// @10:7
  INBUF clk_ibuf (
	.Y(clk_c),
	.PAD(clk)
);
// @10:8
  INBUF \btn_ibuf[1]  (
	.Y(btn_c[1]),
	.PAD(btn[1])
);
// @10:8
  INBUF \btn_ibuf[2]  (
	.Y(btn_c[2]),
	.PAD(btn[2])
);
// @10:8
  INBUF \btn_ibuf[3]  (
	.Y(btn_c[3]),
	.PAD(btn[3])
);
// @10:8
  INBUF \btn_ibuf[4]  (
	.Y(btn_c[4]),
	.PAD(btn[4])
);
// @10:9
  INBUF \sw_ibuf[1]  (
	.Y(sw_c[1]),
	.PAD(sw[1])
);
// @10:9
  INBUF \sw_ibuf[2]  (
	.Y(sw_c[2]),
	.PAD(sw[2])
);
// @10:9
  INBUF \sw_ibuf[3]  (
	.Y(sw_c[3]),
	.PAD(sw[3])
);
// @10:9
  INBUF \sw_ibuf[4]  (
	.Y(sw_c[4]),
	.PAD(sw[4])
);
// @10:9
  INBUF \sw_ibuf[5]  (
	.Y(sw_c[5]),
	.PAD(sw[5])
);
// @10:9
  INBUF \sw_ibuf[6]  (
	.Y(sw_c[6]),
	.PAD(sw[6])
);
// @10:9
  INBUF \sw_ibuf[7]  (
	.Y(sw_c[7]),
	.PAD(sw[7])
);
// @10:9
  INBUF \sw_ibuf[8]  (
	.Y(sw_c[8]),
	.PAD(sw[8])
);
// @10:10
  OUTBUF \digi_obuf[1]  (
	.PAD(digi[1]),
	.D(digi_c[1])
);
// @10:10
  OUTBUF \digi_obuf[2]  (
	.PAD(digi[2]),
	.D(digi_c[2])
);
// @10:10
  OUTBUF \digi_obuf[3]  (
	.PAD(digi[3]),
	.D(digi_c[3])
);
// @10:10
  OUTBUF \digi_obuf[4]  (
	.PAD(digi[4]),
	.D(digi_c[4])
);
// @10:11
  OUTBUF \seg_obuf[1]  (
	.PAD(seg[1]),
	.D(seg_c[1])
);
// @10:11
  OUTBUF \seg_obuf[2]  (
	.PAD(seg[2]),
	.D(seg_c[2])
);
// @10:11
  OUTBUF \seg_obuf[3]  (
	.PAD(seg[3]),
	.D(seg_c[3])
);
// @10:11
  OUTBUF \seg_obuf[4]  (
	.PAD(seg[4]),
	.D(seg_c[4])
);
// @10:11
  OUTBUF \seg_obuf[5]  (
	.PAD(seg[5]),
	.D(seg_c[5])
);
// @10:11
  OUTBUF \seg_obuf[6]  (
	.PAD(seg[6]),
	.D(seg_c[6])
);
// @10:11
  OUTBUF \seg_obuf[7]  (
	.PAD(seg[7]),
	.D(seg_c[7])
);
// @10:12
  OUTBUF dp_obuf (
	.PAD(dp),
	.D(dp_c)
);
// @10:38
  hex4x7seg u1 (
	.rst(rst_c),
	.clk(clk_c),
	.data({sw_c_i[8:1], sw_c_i[8:1]}),
	.dpin(btn_c_i[4:1]),
	.ena(digi_c[4:1]),
	.seg(seg_c[7:1]),
	.dp(dp_c)
);
defparam u1.RSTDEF=1'b0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* aufgabe1 */

