Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Feb 22 12:39:12 2026
| Host         : FY-6302-09 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                             Violations  
---------  ----------------  ------------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                        1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree      2           
TIMING-6   Critical Warning  No common primary clock between related clocks          3           
TIMING-7   Critical Warning  No common node between related clocks                   3           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin               1           
DPIR-1     Warning           Asynchronous driver check                               12          
TIMING-18  Warning           Missing input or output delay                           14          
XDCB-5     Warning           Runtime inefficient way to find pin objects             13          
XDCC-1     Warning           Scoped Clock constraint overwritten with the same name  2           
XDCC-7     Warning           Scoped Clock constraint overwritten on the same source  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.117        0.000                      0                  427        0.151        0.000                      0                  427        2.000        0.000                       0                   201  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
DAC_Clk                          {0.000 5.000}        10.000          100.000         
  ZmodDAC_ClkIO                  {0.000 5.000}        10.000          100.000         
  ZmodDAC_ClkIn                  {0.000 5.000}        10.000          100.000         
DAC_InIO_Clk                     {2.500 7.500}        10.000          100.000         
sys_clk                          {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  clk_out2_design_1_clk_wiz_0_0  {2.500 7.500}        10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
DAC_Clk                                                                                                                                                                            4.500        0.000                       0                     4  
DAC_InIO_Clk                           4.707        0.000                      0                   68        0.151        0.000                      0                   68        4.500        0.000                       0                    61  
sys_clk                                                                                                                                                                            2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0        5.526        0.000                      0                  181        0.176        0.000                      0                  181        4.500        0.000                       0                   130  
  clk_out2_design_1_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     2  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
DAC_InIO_Clk                   ZmodDAC_ClkIO                        1.117        0.000                      0                   14        0.890        0.000                      0                   14  
DAC_InIO_Clk                   ZmodDAC_ClkIn                        1.160        0.000                      0                   14        0.848        0.000                      0                   14  
clk_out1_design_1_clk_wiz_0_0  DAC_InIO_Clk                         3.464        0.000                      0                   12        4.772        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              DAC_Clk                        DAC_Clk                              7.208        0.000                      0                    2        0.717        0.000                      0                    2  
**async_default**              DAC_InIO_Clk                   DAC_InIO_Clk                         6.882        0.000                      0                   41        0.746        0.000                      0                   41  
**async_default**              clk_out1_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0        6.147        0.000                      0                  109        0.654        0.000                      0                  109  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                         DAC_Clk                        DAC_Clk                        
(none)                         DAC_InIO_Clk                   DAC_InIO_Clk                   
(none)                         clk_out1_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                         DAC_Clk                                                       
(none)                         clk_out1_design_1_clk_wiz_0_0                                 
(none)                         clkfbout_design_1_clk_wiz_0_0                                 
(none)                                                        clk_out1_design_1_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  DAC_Clk
  To Clock:  DAC_Clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DAC_Clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/ZmodAWGController_0/U0/DAC_Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     ODDR/C   n/a            1.474         10.000      8.526      OLOGIC_X1Y24   design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/C
Min Period        n/a     ODDR/C   n/a            1.474         10.000      8.526      OLOGIC_X1Y22   design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X112Y19  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X112Y19  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y19  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y19  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y19  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y19  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y19  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y19  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y19  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y19  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  DAC_InIO_Clk
  To Clock:  DAC_InIO_Clk

Setup :            0  Failing Endpoints,  Worst Slack        4.707ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.707ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        1.279ns  (logic 0.419ns (32.758%)  route 0.860ns (67.242%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 14.200 - 12.500 ) 
    Source Clock Delay      (SCD):    1.863ns = ( 4.363 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.863     4.363    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y23        FDCE (Prop_fdce_C_Q)         0.419     4.782 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[1]/Q
                         net (fo=2, routed)           0.860     5.642    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[1]
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.700    14.200    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.115    14.315    
                         clock uncertainty           -0.071    14.243    
    DSP48_X4Y9           DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -3.894    10.349    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                         10.349    
                         arrival time                          -5.642    
  -------------------------------------------------------------------
                         slack                                  4.707    

Slack (MET) :             4.763ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        1.222ns  (logic 0.419ns (34.291%)  route 0.803ns (65.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 14.200 - 12.500 ) 
    Source Clock Delay      (SCD):    1.864ns = ( 4.364 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.864     4.364    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDCE (Prop_fdce_C_Q)         0.419     4.783 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[8]/Q
                         net (fo=2, routed)           0.803     5.586    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[8]
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.700    14.200    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.115    14.315    
                         clock uncertainty           -0.071    14.243    
    DSP48_X4Y9           DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -3.894    10.349    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                         10.349    
                         arrival time                          -5.586    
  -------------------------------------------------------------------
                         slack                                  4.763    

Slack (MET) :             4.772ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        1.213ns  (logic 0.419ns (34.549%)  route 0.794ns (65.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 14.200 - 12.500 ) 
    Source Clock Delay      (SCD):    1.864ns = ( 4.364 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.864     4.364    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDCE (Prop_fdce_C_Q)         0.419     4.783 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[9]/Q
                         net (fo=2, routed)           0.794     5.577    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[9]
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.700    14.200    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.115    14.315    
                         clock uncertainty           -0.071    14.243    
    DSP48_X4Y9           DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -3.895    10.348    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                         10.348    
                         arrival time                          -5.577    
  -------------------------------------------------------------------
                         slack                                  4.772    

Slack (MET) :             4.786ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        1.197ns  (logic 0.419ns (35.017%)  route 0.778ns (64.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 14.200 - 12.500 ) 
    Source Clock Delay      (SCD):    1.864ns = ( 4.364 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.864     4.364    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDCE (Prop_fdce_C_Q)         0.419     4.783 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[7]/Q
                         net (fo=2, routed)           0.778     5.561    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[7]
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.700    14.200    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.115    14.315    
                         clock uncertainty           -0.071    14.243    
    DSP48_X4Y9           DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -3.897    10.346    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                         10.346    
                         arrival time                          -5.561    
  -------------------------------------------------------------------
                         slack                                  4.786    

Slack (MET) :             4.791ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        1.194ns  (logic 0.419ns (35.088%)  route 0.775ns (64.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 14.200 - 12.500 ) 
    Source Clock Delay      (SCD):    1.863ns = ( 4.363 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.863     4.363    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y23        FDCE (Prop_fdce_C_Q)         0.419     4.782 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[4]/Q
                         net (fo=2, routed)           0.775     5.557    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[4]
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.700    14.200    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.115    14.315    
                         clock uncertainty           -0.071    14.243    
    DSP48_X4Y9           DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -3.895    10.348    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                         10.348    
                         arrival time                          -5.557    
  -------------------------------------------------------------------
                         slack                                  4.791    

Slack (MET) :             4.864ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        1.294ns  (logic 0.456ns (35.233%)  route 0.838ns (64.767%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 14.200 - 12.500 ) 
    Source Clock Delay      (SCD):    1.863ns = ( 4.363 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.863     4.363    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y23        FDCE (Prop_fdce_C_Q)         0.456     4.819 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]/Q
                         net (fo=2, routed)           0.838     5.657    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[11]
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.700    14.200    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.115    14.315    
                         clock uncertainty           -0.071    14.243    
    DSP48_X4Y9           DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -3.722    10.521    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                         10.521    
                         arrival time                          -5.657    
  -------------------------------------------------------------------
                         slack                                  4.864    

Slack (MET) :             4.893ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        1.259ns  (logic 0.456ns (36.208%)  route 0.803ns (63.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 14.200 - 12.500 ) 
    Source Clock Delay      (SCD):    1.869ns = ( 4.369 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.869     4.369    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y19        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y19        FDCE (Prop_fdce_C_Q)         0.456     4.825 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[0]/Q
                         net (fo=2, routed)           0.803     5.628    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[0]
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.700    14.200    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.115    14.315    
                         clock uncertainty           -0.071    14.243    
    DSP48_X4Y9           DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -3.722    10.521    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                         10.521    
                         arrival time                          -5.628    
  -------------------------------------------------------------------
                         slack                                  4.893    

Slack (MET) :             4.899ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        1.085ns  (logic 0.419ns (38.624%)  route 0.666ns (61.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 14.200 - 12.500 ) 
    Source Clock Delay      (SCD):    1.863ns = ( 4.363 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.863     4.363    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y23        FDCE (Prop_fdce_C_Q)         0.419     4.782 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[5]/Q
                         net (fo=2, routed)           0.666     5.448    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[5]
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.700    14.200    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.115    14.315    
                         clock uncertainty           -0.071    14.243    
    DSP48_X4Y9           DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -3.897    10.346    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                         10.346    
                         arrival time                          -5.448    
  -------------------------------------------------------------------
                         slack                                  4.899    

Slack (MET) :             4.911ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        1.068ns  (logic 0.419ns (39.232%)  route 0.649ns (60.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 14.200 - 12.500 ) 
    Source Clock Delay      (SCD):    1.867ns = ( 4.367 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.867     4.367    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X107Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y21        FDCE (Prop_fdce_C_Q)         0.419     4.786 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[2]/Q
                         net (fo=2, routed)           0.649     5.435    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[2]
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.700    14.200    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.115    14.315    
                         clock uncertainty           -0.071    14.243    
    DSP48_X4Y9           DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -3.897    10.346    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                         10.346    
                         arrival time                          -5.435    
  -------------------------------------------------------------------
                         slack                                  4.911    

Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        1.070ns  (logic 0.419ns (39.173%)  route 0.651ns (60.827%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 14.200 - 12.500 ) 
    Source Clock Delay      (SCD):    1.864ns = ( 4.364 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.864     4.364    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X107Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y22        FDCE (Prop_fdce_C_Q)         0.419     4.783 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[6]/Q
                         net (fo=2, routed)           0.651     5.434    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[6]
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.700    14.200    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.115    14.315    
                         clock uncertainty           -0.071    14.243    
    DSP48_X4Y9           DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -3.897    10.346    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                         10.346    
                         arrival time                          -5.434    
  -------------------------------------------------------------------
                         slack                                  4.913    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.524%)  route 0.070ns (27.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns = ( 3.400 - 2.500 ) 
    Source Clock Delay      (SCD):    0.631ns = ( 3.131 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.631     3.131    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X107Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y21        FDCE (Prop_fdce_C_Q)         0.141     3.272 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[3]/Q
                         net (fo=2, routed)           0.070     3.342    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[3]
    SLICE_X106Y21        LUT6 (Prop_lut6_I1_O)        0.045     3.387 r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut[5]_i_1__0/O
                         net (fo=1, routed)           0.000     3.387    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut[5]_i_1__0_n_0
    SLICE_X106Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.900     3.400    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X106Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[5]/C
                         clock pessimism             -0.256     3.144    
    SLICE_X106Y21        FDCE (Hold_fdce_C_D)         0.092     3.236    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.236    
                         arrival time                           3.387    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.342ns  (logic 0.226ns (66.164%)  route 0.116ns (33.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns = ( 3.399 - 2.500 ) 
    Source Clock Delay      (SCD):    0.631ns = ( 3.131 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.631     3.131    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDCE (Prop_fdce_C_Q)         0.128     3.259 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[9]/Q
                         net (fo=2, routed)           0.116     3.374    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[9]
    SLICE_X106Y22        LUT6 (Prop_lut6_I1_O)        0.098     3.472 r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut[11]_i_1__0/O
                         net (fo=1, routed)           0.000     3.472    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut[11]_i_1__0_n_0
    SLICE_X106Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.899     3.399    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X106Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[11]/C
                         clock pessimism             -0.268     3.131    
    SLICE_X106Y22        FDCE (Hold_fdce_C_D)         0.091     3.222    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.222    
                         arrival time                           3.472    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.661%)  route 0.213ns (53.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns = ( 3.399 - 2.500 ) 
    Source Clock Delay      (SCD):    0.628ns = ( 3.128 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.628     3.128    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y24        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y24        FDCE (Prop_fdce_C_Q)         0.141     3.269 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[10]/Q
                         net (fo=2, routed)           0.213     3.481    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[10]
    SLICE_X106Y22        LUT6 (Prop_lut6_I1_O)        0.045     3.526 r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut[12]_i_1__0/O
                         net (fo=1, routed)           0.000     3.526    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut[12]_i_1__0_n_0
    SLICE_X106Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.899     3.399    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X106Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[12]/C
                         clock pessimism             -0.255     3.144    
    SLICE_X106Y22        FDCE (Hold_fdce_C_D)         0.092     3.236    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.236    
                         arrival time                           3.526    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.383ns  (logic 0.227ns (59.245%)  route 0.156ns (40.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns = ( 3.399 - 2.500 ) 
    Source Clock Delay      (SCD):    0.631ns = ( 3.131 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.631     3.131    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDCE (Prop_fdce_C_Q)         0.128     3.259 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[7]/Q
                         net (fo=2, routed)           0.156     3.415    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[7]
    SLICE_X106Y22        LUT6 (Prop_lut6_I1_O)        0.099     3.514 r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut[9]_i_1__0/O
                         net (fo=1, routed)           0.000     3.514    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut[9]_i_1__0_n_0
    SLICE_X106Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.899     3.399    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X106Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[9]/C
                         clock pessimism             -0.268     3.131    
    SLICE_X106Y22        FDCE (Hold_fdce_C_D)         0.092     3.223    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.223    
                         arrival time                           3.514    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.399ns  (logic 0.227ns (56.959%)  route 0.172ns (43.041%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns = ( 3.400 - 2.500 ) 
    Source Clock Delay      (SCD):    0.631ns = ( 3.131 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.631     3.131    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X107Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y22        FDCE (Prop_fdce_C_Q)         0.128     3.259 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[6]/Q
                         net (fo=2, routed)           0.172     3.430    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[6]
    SLICE_X106Y21        LUT6 (Prop_lut6_I1_O)        0.099     3.529 r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut[8]_i_1__0/O
                         net (fo=1, routed)           0.000     3.529    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut[8]_i_1__0_n_0
    SLICE_X106Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.900     3.400    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X106Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[8]/C
                         clock pessimism             -0.255     3.145    
    SLICE_X106Y21        FDCE (Hold_fdce_C_D)         0.092     3.237    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.237    
                         arrival time                           3.529    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.346%)  route 0.215ns (53.654%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns = ( 3.399 - 2.500 ) 
    Source Clock Delay      (SCD):    0.629ns = ( 3.129 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.629     3.129    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y23        FDCE (Prop_fdce_C_Q)         0.141     3.270 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]/Q
                         net (fo=2, routed)           0.215     3.485    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[11]
    SLICE_X106Y22        LUT6 (Prop_lut6_I1_O)        0.045     3.530 r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut[13]_i_1__0/O
                         net (fo=1, routed)           0.000     3.530    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut[13]_i_1__0_n_0
    SLICE_X106Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.899     3.399    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X106Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[13]/C
                         clock pessimism             -0.255     3.144    
    SLICE_X106Y22        FDCE (Hold_fdce_C_D)         0.092     3.236    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.236    
                         arrival time                           3.530    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.404ns  (logic 0.226ns (55.908%)  route 0.178ns (44.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns = ( 3.397 - 2.500 ) 
    Source Clock Delay      (SCD):    0.629ns = ( 3.129 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.629     3.129    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y23        FDCE (Prop_fdce_C_Q)         0.128     3.257 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[5]/Q
                         net (fo=2, routed)           0.178     3.435    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[5]
    SLICE_X106Y23        LUT6 (Prop_lut6_I1_O)        0.098     3.533 r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut[7]_i_1__0/O
                         net (fo=1, routed)           0.000     3.533    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut[7]_i_1__0_n_0
    SLICE_X106Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.897     3.397    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X106Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[7]/C
                         clock pessimism             -0.268     3.129    
    SLICE_X106Y23        FDCE (Hold_fdce_C_D)         0.092     3.221    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.221    
                         arrival time                           3.533    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCalibDataOut_reg[15]_i_2/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.408ns  (logic 0.227ns (55.641%)  route 0.181ns (44.359%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns = ( 3.401 - 2.500 ) 
    Source Clock Delay      (SCD):    0.632ns = ( 3.132 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.632     3.132    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X110Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCalibDataOut_reg[15]_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y21        FDCE (Prop_fdce_C_Q)         0.128     3.260 r  design_1_i/ZmodAWGController_0/U0/cCalibDataOut_reg[15]_i_2/Q
                         net (fo=32, routed)          0.181     3.441    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[2]_0
    SLICE_X110Y21        LUT4 (Prop_lut4_I2_O)        0.099     3.540 r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut[11]_i_1/O
                         net (fo=1, routed)           0.000     3.540    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut[11]_i_1_n_0
    SLICE_X110Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.901     3.401    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    SLICE_X110Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[11]/C
                         clock pessimism             -0.269     3.132    
    SLICE_X110Y21        FDCE (Hold_fdce_C_D)         0.091     3.223    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.223    
                         arrival time                           3.540    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.011%)  route 0.246ns (56.989%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns = ( 3.400 - 2.500 ) 
    Source Clock Delay      (SCD):    0.633ns = ( 3.133 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.633     3.133    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y19        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y19        FDCE (Prop_fdce_C_Q)         0.141     3.274 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[0]/Q
                         net (fo=2, routed)           0.246     3.520    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[0]
    SLICE_X106Y21        LUT6 (Prop_lut6_I1_O)        0.045     3.565 r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut[2]_i_1__0/O
                         net (fo=1, routed)           0.000     3.565    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut[2]_i_1__0_n_0
    SLICE_X106Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.900     3.400    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X106Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[2]/C
                         clock pessimism             -0.255     3.145    
    SLICE_X106Y21        FDCE (Hold_fdce_C_D)         0.091     3.236    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.236    
                         arrival time                           3.565    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCalibDataOut_reg[15]_i_2/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.472ns  (logic 0.227ns (48.047%)  route 0.245ns (51.953%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns = ( 3.400 - 2.500 ) 
    Source Clock Delay      (SCD):    0.632ns = ( 3.132 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.632     3.132    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X110Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCalibDataOut_reg[15]_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y21        FDCE (Prop_fdce_C_Q)         0.128     3.260 r  design_1_i/ZmodAWGController_0/U0/cCalibDataOut_reg[15]_i_2/Q
                         net (fo=32, routed)          0.245     3.505    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[2]_0
    SLICE_X112Y22        LUT4 (Prop_lut4_I2_O)        0.099     3.604 r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     3.604    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut[5]_i_1_n_0
    SLICE_X112Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.900     3.400    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    SLICE_X112Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[5]/C
                         clock pessimism             -0.255     3.145    
    SLICE_X112Y22        FDCE (Hold_fdce_C_D)         0.121     3.266    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.266    
                         arrival time                           3.604    
  -------------------------------------------------------------------
                         slack                                  0.338    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DAC_InIO_Clk
Waveform(ns):       { 2.500 7.500 }
Period(ns):         10.000
Sources:            { design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X4Y8     design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibMult0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X4Y9     design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
Min Period        n/a     ODDR/C       n/a            1.474         10.000      8.526      OLOGIC_X1Y28   design_1_i/ZmodAWGController_0/U0/ForDAC_Data[0].InstDataODDR/C
Min Period        n/a     ODDR/C       n/a            1.474         10.000      8.526      OLOGIC_X1Y1    design_1_i/ZmodAWGController_0/U0/ForDAC_Data[10].InstDataODDR/C
Min Period        n/a     ODDR/C       n/a            1.474         10.000      8.526      OLOGIC_X1Y2    design_1_i/ZmodAWGController_0/U0/ForDAC_Data[11].InstDataODDR/C
Min Period        n/a     ODDR/C       n/a            1.474         10.000      8.526      OLOGIC_X1Y9    design_1_i/ZmodAWGController_0/U0/ForDAC_Data[12].InstDataODDR/C
Min Period        n/a     ODDR/C       n/a            1.474         10.000      8.526      OLOGIC_X1Y10   design_1_i/ZmodAWGController_0/U0/ForDAC_Data[13].InstDataODDR/C
Min Period        n/a     ODDR/C       n/a            1.474         10.000      8.526      OLOGIC_X1Y26   design_1_i/ZmodAWGController_0/U0/ForDAC_Data[1].InstDataODDR/C
Min Period        n/a     ODDR/C       n/a            1.474         10.000      8.526      OLOGIC_X1Y35   design_1_i/ZmodAWGController_0/U0/ForDAC_Data[2].InstDataODDR/C
Min Period        n/a     ODDR/C       n/a            1.474         10.000      8.526      OLOGIC_X1Y29   design_1_i/ZmodAWGController_0/U0/ForDAC_Data[3].InstDataODDR/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X110Y21  design_1_i/ZmodAWGController_0/U0/cCalibDataOut_reg[15]_i_2/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X110Y21  design_1_i/ZmodAWGController_0/U0/cCalibDataOut_reg[15]_i_2/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X106Y19  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[0]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X106Y19  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X106Y24  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[10]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X106Y24  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[10]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X106Y23  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X106Y23  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X106Y23  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[1]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X106Y23  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[1]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X110Y21  design_1_i/ZmodAWGController_0/U0/cCalibDataOut_reg[15]_i_2/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X110Y21  design_1_i/ZmodAWGController_0/U0/cCalibDataOut_reg[15]_i_2/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X106Y19  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X106Y19  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X106Y24  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[10]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X106Y24  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[10]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X106Y23  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X106Y23  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X106Y23  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[1]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X106Y23  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.526ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.526ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sCmdCnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 0.852ns (20.683%)  route 3.267ns (79.317%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 8.589 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.879    -0.777    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/SysClk100
    SLICE_X111Y11        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sCmdCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y11        FDCE (Prop_fdce_C_Q)         0.456    -0.321 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sCmdCnt_reg[0]/Q
                         net (fo=26, routed)          1.158     0.836    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[3]_0[0]
    SLICE_X111Y8         LUT5 (Prop_lut5_I0_O)        0.124     0.960 f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState[5]_i_7/O
                         net (fo=1, routed)           0.797     1.757    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState[5]_i_7_n_0
    SLICE_X111Y9         LUT6 (Prop_lut6_I4_O)        0.124     1.881 f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState[5]_i_2/O
                         net (fo=2, routed)           0.696     2.577    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState[5]_i_2_n_0
    SLICE_X108Y10        LUT2 (Prop_lut2_I1_O)        0.148     2.725 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState[5]_i_1/O
                         net (fo=1, routed)           0.616     3.342    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst_n_11
    SLICE_X108Y10        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.698     8.589    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/SysClk100
    SLICE_X108Y10        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[5]/C
                         clock pessimism              0.568     9.157    
                         clock uncertainty           -0.072     9.085    
    SLICE_X108Y10        FDCE (Setup_fdce_C_D)       -0.217     8.868    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[5]
  -------------------------------------------------------------------
                         required time                          8.868    
                         arrival time                          -3.342    
  -------------------------------------------------------------------
                         slack                                  5.526    

Slack (MET) :             5.814ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 1.021ns (26.568%)  route 2.822ns (73.432%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.880    -0.776    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y10        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y10        FDCE (Prop_fdce_C_Q)         0.478    -0.298 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[2]/Q
                         net (fo=7, routed)           0.834     0.536    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg_n_0_[2]
    SLICE_X112Y11        LUT3 (Prop_lut3_I0_O)        0.295     0.831 f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[15]_i_5/O
                         net (fo=1, routed)           0.429     1.259    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[15]_i_5_n_0
    SLICE_X112Y12        LUT6 (Prop_lut6_I5_O)        0.124     1.383 f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[15]_i_4/O
                         net (fo=2, routed)           0.819     2.202    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[15]_i_4_n_0
    SLICE_X112Y8         LUT6 (Prop_lut6_I1_O)        0.124     2.326 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[15]_i_1/O
                         net (fo=15, routed)          0.741     3.067    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[15]_i_1_n_0
    SLICE_X109Y7         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.699     8.590    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X109Y7         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[10]/C
                         clock pessimism              0.568     9.158    
                         clock uncertainty           -0.072     9.086    
    SLICE_X109Y7         FDCE (Setup_fdce_C_CE)      -0.205     8.881    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[10]
  -------------------------------------------------------------------
                         required time                          8.881    
                         arrival time                          -3.067    
  -------------------------------------------------------------------
                         slack                                  5.814    

Slack (MET) :             5.814ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 1.021ns (26.568%)  route 2.822ns (73.432%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.880    -0.776    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y10        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y10        FDCE (Prop_fdce_C_Q)         0.478    -0.298 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[2]/Q
                         net (fo=7, routed)           0.834     0.536    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg_n_0_[2]
    SLICE_X112Y11        LUT3 (Prop_lut3_I0_O)        0.295     0.831 f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[15]_i_5/O
                         net (fo=1, routed)           0.429     1.259    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[15]_i_5_n_0
    SLICE_X112Y12        LUT6 (Prop_lut6_I5_O)        0.124     1.383 f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[15]_i_4/O
                         net (fo=2, routed)           0.819     2.202    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[15]_i_4_n_0
    SLICE_X112Y8         LUT6 (Prop_lut6_I1_O)        0.124     2.326 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[15]_i_1/O
                         net (fo=15, routed)          0.741     3.067    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[15]_i_1_n_0
    SLICE_X109Y7         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.699     8.590    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X109Y7         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[11]/C
                         clock pessimism              0.568     9.158    
                         clock uncertainty           -0.072     9.086    
    SLICE_X109Y7         FDCE (Setup_fdce_C_CE)      -0.205     8.881    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[11]
  -------------------------------------------------------------------
                         required time                          8.881    
                         arrival time                          -3.067    
  -------------------------------------------------------------------
                         slack                                  5.814    

Slack (MET) :             5.814ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 1.021ns (26.568%)  route 2.822ns (73.432%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.880    -0.776    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y10        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y10        FDCE (Prop_fdce_C_Q)         0.478    -0.298 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[2]/Q
                         net (fo=7, routed)           0.834     0.536    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg_n_0_[2]
    SLICE_X112Y11        LUT3 (Prop_lut3_I0_O)        0.295     0.831 f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[15]_i_5/O
                         net (fo=1, routed)           0.429     1.259    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[15]_i_5_n_0
    SLICE_X112Y12        LUT6 (Prop_lut6_I5_O)        0.124     1.383 f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[15]_i_4/O
                         net (fo=2, routed)           0.819     2.202    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[15]_i_4_n_0
    SLICE_X112Y8         LUT6 (Prop_lut6_I1_O)        0.124     2.326 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[15]_i_1/O
                         net (fo=15, routed)          0.741     3.067    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[15]_i_1_n_0
    SLICE_X109Y7         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.699     8.590    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X109Y7         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[12]/C
                         clock pessimism              0.568     9.158    
                         clock uncertainty           -0.072     9.086    
    SLICE_X109Y7         FDCE (Setup_fdce_C_CE)      -0.205     8.881    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[12]
  -------------------------------------------------------------------
                         required time                          8.881    
                         arrival time                          -3.067    
  -------------------------------------------------------------------
                         slack                                  5.814    

Slack (MET) :             5.814ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 1.021ns (26.568%)  route 2.822ns (73.432%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.880    -0.776    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y10        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y10        FDCE (Prop_fdce_C_Q)         0.478    -0.298 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[2]/Q
                         net (fo=7, routed)           0.834     0.536    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg_n_0_[2]
    SLICE_X112Y11        LUT3 (Prop_lut3_I0_O)        0.295     0.831 f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[15]_i_5/O
                         net (fo=1, routed)           0.429     1.259    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[15]_i_5_n_0
    SLICE_X112Y12        LUT6 (Prop_lut6_I5_O)        0.124     1.383 f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[15]_i_4/O
                         net (fo=2, routed)           0.819     2.202    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[15]_i_4_n_0
    SLICE_X112Y8         LUT6 (Prop_lut6_I1_O)        0.124     2.326 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[15]_i_1/O
                         net (fo=15, routed)          0.741     3.067    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[15]_i_1_n_0
    SLICE_X109Y7         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.699     8.590    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X109Y7         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[5]/C
                         clock pessimism              0.568     9.158    
                         clock uncertainty           -0.072     9.086    
    SLICE_X109Y7         FDCE (Setup_fdce_C_CE)      -0.205     8.881    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[5]
  -------------------------------------------------------------------
                         required time                          8.881    
                         arrival time                          -3.067    
  -------------------------------------------------------------------
                         slack                                  5.814    

Slack (MET) :             5.814ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 1.021ns (26.568%)  route 2.822ns (73.432%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.880    -0.776    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y10        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y10        FDCE (Prop_fdce_C_Q)         0.478    -0.298 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[2]/Q
                         net (fo=7, routed)           0.834     0.536    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg_n_0_[2]
    SLICE_X112Y11        LUT3 (Prop_lut3_I0_O)        0.295     0.831 f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[15]_i_5/O
                         net (fo=1, routed)           0.429     1.259    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[15]_i_5_n_0
    SLICE_X112Y12        LUT6 (Prop_lut6_I5_O)        0.124     1.383 f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[15]_i_4/O
                         net (fo=2, routed)           0.819     2.202    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[15]_i_4_n_0
    SLICE_X112Y8         LUT6 (Prop_lut6_I1_O)        0.124     2.326 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[15]_i_1/O
                         net (fo=15, routed)          0.741     3.067    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[15]_i_1_n_0
    SLICE_X109Y7         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.699     8.590    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X109Y7         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[9]/C
                         clock pessimism              0.568     9.158    
                         clock uncertainty           -0.072     9.086    
    SLICE_X109Y7         FDCE (Setup_fdce_C_CE)      -0.205     8.881    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[9]
  -------------------------------------------------------------------
                         required time                          8.881    
                         arrival time                          -3.067    
  -------------------------------------------------------------------
                         slack                                  5.814    

Slack (MET) :             5.932ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 1.021ns (27.398%)  route 2.706ns (72.602%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 8.591 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.880    -0.776    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y10        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y10        FDCE (Prop_fdce_C_Q)         0.478    -0.298 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[2]/Q
                         net (fo=7, routed)           0.834     0.536    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg_n_0_[2]
    SLICE_X112Y11        LUT3 (Prop_lut3_I0_O)        0.295     0.831 f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[15]_i_5/O
                         net (fo=1, routed)           0.429     1.259    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[15]_i_5_n_0
    SLICE_X112Y12        LUT6 (Prop_lut6_I5_O)        0.124     1.383 f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[15]_i_4/O
                         net (fo=2, routed)           0.819     2.202    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[15]_i_4_n_0
    SLICE_X112Y8         LUT6 (Prop_lut6_I1_O)        0.124     2.326 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[15]_i_1/O
                         net (fo=15, routed)          0.624     2.950    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[15]_i_1_n_0
    SLICE_X109Y6         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.700     8.591    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X109Y6         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[6]/C
                         clock pessimism              0.568     9.159    
                         clock uncertainty           -0.072     9.087    
    SLICE_X109Y6         FDCE (Setup_fdce_C_CE)      -0.205     8.882    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[6]
  -------------------------------------------------------------------
                         required time                          8.882    
                         arrival time                          -2.950    
  -------------------------------------------------------------------
                         slack                                  5.932    

Slack (MET) :             5.932ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 1.021ns (27.398%)  route 2.706ns (72.602%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 8.591 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.880    -0.776    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y10        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y10        FDCE (Prop_fdce_C_Q)         0.478    -0.298 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[2]/Q
                         net (fo=7, routed)           0.834     0.536    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg_n_0_[2]
    SLICE_X112Y11        LUT3 (Prop_lut3_I0_O)        0.295     0.831 f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[15]_i_5/O
                         net (fo=1, routed)           0.429     1.259    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[15]_i_5_n_0
    SLICE_X112Y12        LUT6 (Prop_lut6_I5_O)        0.124     1.383 f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[15]_i_4/O
                         net (fo=2, routed)           0.819     2.202    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[15]_i_4_n_0
    SLICE_X112Y8         LUT6 (Prop_lut6_I1_O)        0.124     2.326 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[15]_i_1/O
                         net (fo=15, routed)          0.624     2.950    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[15]_i_1_n_0
    SLICE_X109Y6         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.700     8.591    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X109Y6         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[7]/C
                         clock pessimism              0.568     9.159    
                         clock uncertainty           -0.072     9.087    
    SLICE_X109Y6         FDCE (Setup_fdce_C_CE)      -0.205     8.882    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[7]
  -------------------------------------------------------------------
                         required time                          8.882    
                         arrival time                          -2.950    
  -------------------------------------------------------------------
                         slack                                  5.932    

Slack (MET) :             5.932ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 1.021ns (27.398%)  route 2.706ns (72.602%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 8.591 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.880    -0.776    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y10        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y10        FDCE (Prop_fdce_C_Q)         0.478    -0.298 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[2]/Q
                         net (fo=7, routed)           0.834     0.536    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg_n_0_[2]
    SLICE_X112Y11        LUT3 (Prop_lut3_I0_O)        0.295     0.831 f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[15]_i_5/O
                         net (fo=1, routed)           0.429     1.259    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[15]_i_5_n_0
    SLICE_X112Y12        LUT6 (Prop_lut6_I5_O)        0.124     1.383 f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[15]_i_4/O
                         net (fo=2, routed)           0.819     2.202    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[15]_i_4_n_0
    SLICE_X112Y8         LUT6 (Prop_lut6_I1_O)        0.124     2.326 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[15]_i_1/O
                         net (fo=15, routed)          0.624     2.950    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[15]_i_1_n_0
    SLICE_X109Y6         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.700     8.591    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X109Y6         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[8]/C
                         clock pessimism              0.568     9.159    
                         clock uncertainty           -0.072     9.087    
    SLICE_X109Y6         FDCE (Setup_fdce_C_CE)      -0.205     8.882    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[8]
  -------------------------------------------------------------------
                         required time                          8.882    
                         arrival time                          -2.950    
  -------------------------------------------------------------------
                         slack                                  5.932    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 1.346ns (35.794%)  route 2.414ns (64.206%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 8.589 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.881    -0.775    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y7         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y7         FDCE (Prop_fdce_C_Q)         0.518    -0.257 f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[2]/Q
                         net (fo=8, routed)           0.841     0.583    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[2]
    SLICE_X112Y8         LUT4 (Prop_lut4_I3_O)        0.146     0.729 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState[6]_i_4/O
                         net (fo=4, routed)           0.763     1.493    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState[6]_i_4_n_0
    SLICE_X112Y11        LUT5 (Prop_lut5_I0_O)        0.354     1.847 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter[4]_i_4/O
                         net (fo=1, routed)           0.478     2.325    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter[4]_i_4_n_0
    SLICE_X112Y11        LUT6 (Prop_lut6_I2_O)        0.328     2.653 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter[4]_i_1/O
                         net (fo=5, routed)           0.332     2.985    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter[4]_i_1_n_0
    SLICE_X113Y12        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.698     8.589    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X113Y12        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[0]/C
                         clock pessimism              0.608     9.197    
                         clock uncertainty           -0.072     9.125    
    SLICE_X113Y12        FDCE (Setup_fdce_C_CE)      -0.205     8.920    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.920    
                         arrival time                          -2.985    
  -------------------------------------------------------------------
                         slack                                  5.935    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdData_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.641    -0.531    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X111Y8         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y8         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[2]/Q
                         net (fo=2, routed)           0.121    -0.269    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR[2]
    SLICE_X111Y7         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.912    -0.768    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X111Y7         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdData_reg[2]/C
                         clock pessimism              0.253    -0.515    
    SLICE_X111Y7         FDCE (Hold_fdce_C_D)         0.070    -0.445    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdData_reg[2]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sDAC_SPI_WrDataR_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.215ns (72.365%)  route 0.082ns (27.635%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.640    -0.532    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/SysClk100
    SLICE_X108Y8         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sDAC_SPI_WrDataR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y8         FDCE (Prop_fdce_C_Q)         0.164    -0.368 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sDAC_SPI_WrDataR_reg[2]/Q
                         net (fo=1, routed)           0.082    -0.286    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[7]_0[1]
    SLICE_X109Y8         LUT4 (Prop_lut4_I0_O)        0.051    -0.235 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[2]_i_1_n_0
    SLICE_X109Y8         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.911    -0.769    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X109Y8         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[2]/C
                         clock pessimism              0.250    -0.519    
    SLICE_X109Y8         FDCE (Hold_fdce_C_D)         0.107    -0.412    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[2]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.322%)  route 0.103ns (35.678%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.641    -0.531    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X109Y6         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y6         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[8]/Q
                         net (fo=1, routed)           0.103    -0.287    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg_n_0_[8]
    SLICE_X109Y7         LUT4 (Prop_lut4_I3_O)        0.045    -0.242 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[9]_i_1_n_0
    SLICE_X109Y7         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.911    -0.769    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X109Y7         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[9]/C
                         clock pessimism              0.253    -0.516    
    SLICE_X109Y7         FDCE (Hold_fdce_C_D)         0.092    -0.424    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[9]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.164ns (63.987%)  route 0.092ns (36.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.639    -0.533    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/SysClk100
    SLICE_X108Y10        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y10        FDCE (Prop_fdce_C_Q)         0.164    -0.369 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[3]/Q
                         net (fo=33, routed)          0.092    -0.277    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg_n_0_[3]
    SLICE_X108Y10        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.910    -0.770    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/SysClk100
    SLICE_X108Y10        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[4]/C
                         clock pessimism              0.237    -0.533    
    SLICE_X108Y10        FDCE (Hold_fdce_C_D)         0.053    -0.480    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[4]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.229ns (72.882%)  route 0.085ns (27.118%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.640    -0.532    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X109Y8         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y8         FDCE (Prop_fdce_C_Q)         0.128    -0.404 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[2]/Q
                         net (fo=1, routed)           0.085    -0.319    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg_n_0_[2]
    SLICE_X109Y8         LUT4 (Prop_lut4_I3_O)        0.101    -0.218 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[3]_i_1_n_0
    SLICE_X109Y8         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.911    -0.769    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X109Y8         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[3]/C
                         clock pessimism              0.237    -0.532    
    SLICE_X109Y8         FDCE (Hold_fdce_C_D)         0.107    -0.425    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[3]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/prbs_axis_master_32_0/U0/u_gen/lfsr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/prbs_axis_master_32_0/U0/u_gen/lfsr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.466%)  route 0.113ns (44.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.629    -0.543    design_1_i/prbs_axis_master_32_0/U0/u_gen/clk
    SLICE_X109Y23        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/lfsr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y23        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  design_1_i/prbs_axis_master_32_0/U0/u_gen/lfsr_reg[10]/Q
                         net (fo=2, routed)           0.113    -0.289    design_1_i/prbs_axis_master_32_0/U0/u_gen/next_lfsr[11]
    SLICE_X109Y23        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/lfsr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.897    -0.783    design_1_i/prbs_axis_master_32_0/U0/u_gen/clk
    SLICE_X109Y23        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/lfsr_reg[11]/C
                         clock pessimism              0.240    -0.543    
    SLICE_X109Y23        FDRE (Hold_fdre_C_D)         0.047    -0.496    design_1_i/prbs_axis_master_32_0/U0/u_gen/lfsr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdData_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.494%)  route 0.125ns (49.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.641    -0.531    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X111Y8         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y8         FDCE (Prop_fdce_C_Q)         0.128    -0.403 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[3]/Q
                         net (fo=2, routed)           0.125    -0.278    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR[3]
    SLICE_X111Y9         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.912    -0.768    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X111Y9         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdData_reg[3]/C
                         clock pessimism              0.253    -0.515    
    SLICE_X111Y9         FDCE (Hold_fdce_C_D)         0.016    -0.499    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdData_reg[3]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 design_1_i/prbs_axis_master_32_0/U0/u_gen/lfsr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/prbs_axis_master_32_0/U0/u_gen/lfsr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.436%)  route 0.156ns (52.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.629    -0.543    design_1_i/prbs_axis_master_32_0/U0/u_gen/clk
    SLICE_X109Y23        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/lfsr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y23        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  design_1_i/prbs_axis_master_32_0/U0/u_gen/lfsr_reg[6]/Q
                         net (fo=2, routed)           0.156    -0.246    design_1_i/prbs_axis_master_32_0/U0/u_gen/next_lfsr[7]
    SLICE_X109Y23        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/lfsr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.897    -0.783    design_1_i/prbs_axis_master_32_0/U0/u_gen/clk
    SLICE_X109Y23        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/lfsr_reg[7]/C
                         clock pessimism              0.240    -0.543    
    SLICE_X109Y23        FDRE (Hold_fdre_C_D)         0.075    -0.468    design_1_i/prbs_axis_master_32_0/U0/u_gen/lfsr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdData_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.148ns (58.859%)  route 0.103ns (41.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.640    -0.532    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X108Y7         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y7         FDCE (Prop_fdce_C_Q)         0.148    -0.384 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[7]/Q
                         net (fo=1, routed)           0.103    -0.281    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR[7]
    SLICE_X107Y7         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.911    -0.769    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X107Y7         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdData_reg[7]/C
                         clock pessimism              0.253    -0.516    
    SLICE_X107Y7         FDCE (Hold_fdce_C_D)         0.013    -0.503    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdData_reg[7]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.227ns (67.603%)  route 0.109ns (32.397%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.640    -0.532    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X109Y7         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y7         FDCE (Prop_fdce_C_Q)         0.128    -0.404 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[5]/Q
                         net (fo=1, routed)           0.109    -0.295    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg_n_0_[5]
    SLICE_X109Y6         LUT4 (Prop_lut4_I3_O)        0.099    -0.196 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[6]_i_1_n_0
    SLICE_X109Y6         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.912    -0.768    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X109Y6         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[6]/C
                         clock pessimism              0.253    -0.515    
    SLICE_X109Y6         FDCE (Hold_fdce_C_D)         0.091    -0.424    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[6]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X113Y14    design_1_i/ZmodAWGController_0/U0/sZmodDAC_EnOut_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X113Y4     design_1_i/ZmodAWGController_0/U0/sZmodDAC_Reset_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X108Y10    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X108Y10    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X108Y10    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X108Y10    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X108Y10    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X108Y10    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X113Y14    design_1_i/ZmodAWGController_0/U0/sZmodDAC_EnOut_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X113Y14    design_1_i/ZmodAWGController_0/U0/sZmodDAC_EnOut_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X113Y4     design_1_i/ZmodAWGController_0/U0/sZmodDAC_Reset_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X113Y4     design_1_i/ZmodAWGController_0/U0/sZmodDAC_Reset_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X108Y10    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X108Y10    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X108Y10    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X108Y10    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X108Y10    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X108Y10    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X113Y14    design_1_i/ZmodAWGController_0/U0/sZmodDAC_EnOut_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X113Y14    design_1_i/ZmodAWGController_0/U0/sZmodDAC_EnOut_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X113Y4     design_1_i/ZmodAWGController_0/U0/sZmodDAC_Reset_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X113Y4     design_1_i/ZmodAWGController_0/U0/sZmodDAC_Reset_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X108Y10    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X108Y10    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X108Y10    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X108Y10    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X108Y10    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X108Y10    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 2.500 7.500 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  DAC_InIO_Clk
  To Clock:  ZmodDAC_ClkIO

Setup :            0  Failing Endpoints,  Worst Slack        1.117ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.890ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.117ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[2].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[2]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        3.123ns  (logic 3.122ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.079ns = ( 9.079 - 5.000 ) 
    Source Clock Delay      (SCD):    1.898ns = ( 4.398 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.898     4.398    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y35         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[2].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y35         ODDR (Prop_oddr_C_Q)         0.472     4.870 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[2].InstDataODDR/Q
                         net (fo=1, routed)           0.001     4.871    dZmodDAC_Data_0_OBUF[2]
    AB22                 OBUF (Prop_obuf_I_O)         2.650     7.521 r  dZmodDAC_Data_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.521    dZmodDAC_Data_0[2]
    AB22                                                              r  dZmodDAC_Data_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.668     6.668    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.411     7.079 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     7.080    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         2.000     9.079 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     9.079    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.000     9.079    
                         clock uncertainty           -0.191     8.888    
                         output delay                -0.250     8.638    
  -------------------------------------------------------------------
                         required time                          8.638    
                         arrival time                          -7.521    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.126ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[13].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[13]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        3.111ns  (logic 3.110ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.079ns = ( 9.079 - 5.000 ) 
    Source Clock Delay      (SCD):    1.901ns = ( 4.401 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.901     4.401    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y10         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[13].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y10         ODDR (Prop_oddr_C_Q)         0.472     4.873 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[13].InstDataODDR/Q
                         net (fo=1, routed)           0.001     4.874    dZmodDAC_Data_0_OBUF[13]
    V13                  OBUF (Prop_obuf_I_O)         2.638     7.512 r  dZmodDAC_Data_0_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.512    dZmodDAC_Data_0[13]
    V13                                                               r  dZmodDAC_Data_0[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.668     6.668    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.411     7.079 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     7.080    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         2.000     9.079 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     9.079    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.000     9.079    
                         clock uncertainty           -0.191     8.888    
                         output delay                -0.250     8.638    
  -------------------------------------------------------------------
                         required time                          8.638    
                         arrival time                          -7.512    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.130ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[0].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[0]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        3.119ns  (logic 3.118ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.079ns = ( 9.079 - 5.000 ) 
    Source Clock Delay      (SCD):    1.888ns = ( 4.388 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.888     4.388    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y28         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[0].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y28         ODDR (Prop_oddr_C_Q)         0.472     4.860 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[0].InstDataODDR/Q
                         net (fo=1, routed)           0.001     4.861    dZmodDAC_Data_0_OBUF[0]
    Y19                  OBUF (Prop_obuf_I_O)         2.646     7.508 r  dZmodDAC_Data_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.508    dZmodDAC_Data_0[0]
    Y19                                                               r  dZmodDAC_Data_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.668     6.668    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.411     7.079 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     7.080    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         2.000     9.079 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     9.079    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.000     9.079    
                         clock uncertainty           -0.191     8.888    
                         output delay                -0.250     8.638    
  -------------------------------------------------------------------
                         required time                          8.638    
                         arrival time                          -7.508    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.131ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[11].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[11]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        3.102ns  (logic 3.101ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.079ns = ( 9.079 - 5.000 ) 
    Source Clock Delay      (SCD):    1.905ns = ( 4.405 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.905     4.405    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y2          ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[11].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y2          ODDR (Prop_oddr_C_Q)         0.472     4.877 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[11].InstDataODDR/Q
                         net (fo=1, routed)           0.001     4.878    dZmodDAC_Data_0_OBUF[11]
    AB14                 OBUF (Prop_obuf_I_O)         2.629     7.508 r  dZmodDAC_Data_0_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.508    dZmodDAC_Data_0[11]
    AB14                                                              r  dZmodDAC_Data_0[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.668     6.668    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.411     7.079 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     7.080    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         2.000     9.079 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     9.079    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.000     9.079    
                         clock uncertainty           -0.191     8.888    
                         output delay                -0.250     8.638    
  -------------------------------------------------------------------
                         required time                          8.638    
                         arrival time                          -7.508    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.131ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[12].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[12]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        3.106ns  (logic 3.105ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.079ns = ( 9.079 - 5.000 ) 
    Source Clock Delay      (SCD):    1.901ns = ( 4.401 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.901     4.401    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y9          ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[12].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y9          ODDR (Prop_oddr_C_Q)         0.472     4.873 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[12].InstDataODDR/Q
                         net (fo=1, routed)           0.001     4.874    dZmodDAC_Data_0_OBUF[12]
    W13                  OBUF (Prop_obuf_I_O)         2.633     7.507 r  dZmodDAC_Data_0_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.507    dZmodDAC_Data_0[12]
    W13                                                               r  dZmodDAC_Data_0[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.668     6.668    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.411     7.079 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     7.080    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         2.000     9.079 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     9.079    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.000     9.079    
                         clock uncertainty           -0.191     8.888    
                         output delay                -0.250     8.638    
  -------------------------------------------------------------------
                         required time                          8.638    
                         arrival time                          -7.507    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.135ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[3].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[3]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        3.113ns  (logic 3.112ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.079ns = ( 9.079 - 5.000 ) 
    Source Clock Delay      (SCD):    1.890ns = ( 4.390 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.890     4.390    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y29         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[3].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y29         ODDR (Prop_oddr_C_Q)         0.472     4.862 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[3].InstDataODDR/Q
                         net (fo=1, routed)           0.001     4.863    dZmodDAC_Data_0_OBUF[3]
    AB20                 OBUF (Prop_obuf_I_O)         2.640     7.504 r  dZmodDAC_Data_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.504    dZmodDAC_Data_0[3]
    AB20                                                              r  dZmodDAC_Data_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.668     6.668    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.411     7.079 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     7.080    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         2.000     9.079 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     9.079    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.000     9.079    
                         clock uncertainty           -0.191     8.888    
                         output delay                -0.250     8.638    
  -------------------------------------------------------------------
                         required time                          8.638    
                         arrival time                          -7.504    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.137ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[9].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[9]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        3.100ns  (logic 3.099ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.079ns = ( 9.079 - 5.000 ) 
    Source Clock Delay      (SCD):    1.901ns = ( 4.401 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.901     4.401    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y12         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[9].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y12         ODDR (Prop_oddr_C_Q)         0.472     4.873 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[9].InstDataODDR/Q
                         net (fo=1, routed)           0.001     4.874    dZmodDAC_Data_0_OBUF[9]
    V14                  OBUF (Prop_obuf_I_O)         2.627     7.501 r  dZmodDAC_Data_0_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.501    dZmodDAC_Data_0[9]
    V14                                                               r  dZmodDAC_Data_0[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.668     6.668    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.411     7.079 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     7.080    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         2.000     9.079 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     9.079    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.000     9.079    
                         clock uncertainty           -0.191     8.888    
                         output delay                -0.250     8.638    
  -------------------------------------------------------------------
                         required time                          8.638    
                         arrival time                          -7.501    
  -------------------------------------------------------------------
                         slack                                  1.137    

Slack (MET) :             1.139ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[10].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[10]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        3.094ns  (logic 3.093ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.079ns = ( 9.079 - 5.000 ) 
    Source Clock Delay      (SCD):    1.905ns = ( 4.405 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.905     4.405    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y1          ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[10].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y1          ODDR (Prop_oddr_C_Q)         0.472     4.877 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[10].InstDataODDR/Q
                         net (fo=1, routed)           0.001     4.878    dZmodDAC_Data_0_OBUF[10]
    AB15                 OBUF (Prop_obuf_I_O)         2.621     7.499 r  dZmodDAC_Data_0_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.499    dZmodDAC_Data_0[10]
    AB15                                                              r  dZmodDAC_Data_0[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.668     6.668    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.411     7.079 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     7.080    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         2.000     9.079 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     9.079    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.000     9.079    
                         clock uncertainty           -0.191     8.888    
                         output delay                -0.250     8.638    
  -------------------------------------------------------------------
                         required time                          8.638    
                         arrival time                          -7.499    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.143ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[5].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[5]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        3.107ns  (logic 3.106ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.079ns = ( 9.079 - 5.000 ) 
    Source Clock Delay      (SCD):    1.888ns = ( 4.388 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.888     4.388    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y27         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[5].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y27         ODDR (Prop_oddr_C_Q)         0.472     4.860 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[5].InstDataODDR/Q
                         net (fo=1, routed)           0.001     4.861    dZmodDAC_Data_0_OBUF[5]
    AA19                 OBUF (Prop_obuf_I_O)         2.634     7.495 r  dZmodDAC_Data_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.495    dZmodDAC_Data_0[5]
    AA19                                                              r  dZmodDAC_Data_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.668     6.668    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.411     7.079 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     7.080    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         2.000     9.079 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     9.079    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.000     9.079    
                         clock uncertainty           -0.191     8.888    
                         output delay                -0.250     8.638    
  -------------------------------------------------------------------
                         required time                          8.638    
                         arrival time                          -7.495    
  -------------------------------------------------------------------
                         slack                                  1.143    

Slack (MET) :             1.146ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[6].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[6]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        3.098ns  (logic 3.097ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.079ns = ( 9.079 - 5.000 ) 
    Source Clock Delay      (SCD):    1.894ns = ( 4.394 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.894     4.394    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y31         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[6].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y31         ODDR (Prop_oddr_C_Q)         0.472     4.866 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[6].InstDataODDR/Q
                         net (fo=1, routed)           0.001     4.867    dZmodDAC_Data_0_OBUF[6]
    Y21                  OBUF (Prop_obuf_I_O)         2.625     7.493 r  dZmodDAC_Data_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.493    dZmodDAC_Data_0[6]
    Y21                                                               r  dZmodDAC_Data_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.668     6.668    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.411     7.079 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     7.080    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         2.000     9.079 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     9.079    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.000     9.079    
                         clock uncertainty           -0.191     8.888    
                         output delay                -0.250     8.638    
  -------------------------------------------------------------------
                         required time                          8.638    
                         arrival time                          -7.493    
  -------------------------------------------------------------------
                         slack                                  1.146    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.890ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[8].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[8]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk fall@7.500ns)
  Data Path Delay:        1.306ns  (logic 1.305ns (99.923%)  route 0.001ns (0.077%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        1.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns = ( 7.157 - 5.000 ) 
    Source Clock Delay      (SCD):    0.633ns = ( 8.133 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.633     8.133    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y11         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[8].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y11         ODDR (Prop_oddr_C_Q)         0.177     8.310 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[8].InstDataODDR/Q
                         net (fo=1, routed)           0.001     8.311    dZmodDAC_Data_0_OBUF[8]
    V15                  OBUF (Prop_obuf_I_O)         1.128     9.438 r  dZmodDAC_Data_0_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.438    dZmodDAC_Data_0[8]
    V15                                                               r  dZmodDAC_Data_0[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.897     5.897    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.204     6.101 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     6.102    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         1.055     7.157 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.157    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.000     7.157    
                         clock uncertainty            0.191     7.348    
                         output delay                 1.200     8.548    
  -------------------------------------------------------------------
                         required time                         -8.548    
                         arrival time                           9.438    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.899ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[7].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[7]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk fall@7.500ns)
  Data Path Delay:        1.319ns  (logic 1.318ns (99.924%)  route 0.001ns (0.076%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        1.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns = ( 7.157 - 5.000 ) 
    Source Clock Delay      (SCD):    0.629ns = ( 8.129 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.629     8.129    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y32         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[7].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y32         ODDR (Prop_oddr_C_Q)         0.177     8.306 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[7].InstDataODDR/Q
                         net (fo=1, routed)           0.001     8.307    dZmodDAC_Data_0_OBUF[7]
    Y20                  OBUF (Prop_obuf_I_O)         1.141     9.447 r  dZmodDAC_Data_0_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.447    dZmodDAC_Data_0[7]
    Y20                                                               r  dZmodDAC_Data_0[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.897     5.897    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.204     6.101 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     6.102    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         1.055     7.157 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.157    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.000     7.157    
                         clock uncertainty            0.191     7.348    
                         output delay                 1.200     8.548    
  -------------------------------------------------------------------
                         required time                         -8.548    
                         arrival time                           9.447    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.900ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[6].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[6]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk fall@7.500ns)
  Data Path Delay:        1.320ns  (logic 1.319ns (99.924%)  route 0.001ns (0.076%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        1.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns = ( 7.157 - 5.000 ) 
    Source Clock Delay      (SCD):    0.629ns = ( 8.129 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.629     8.129    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y31         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[6].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y31         ODDR (Prop_oddr_C_Q)         0.177     8.306 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[6].InstDataODDR/Q
                         net (fo=1, routed)           0.001     8.307    dZmodDAC_Data_0_OBUF[6]
    Y21                  OBUF (Prop_obuf_I_O)         1.142     9.449 r  dZmodDAC_Data_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.449    dZmodDAC_Data_0[6]
    Y21                                                               r  dZmodDAC_Data_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.897     5.897    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.204     6.101 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     6.102    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         1.055     7.157 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.157    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.000     7.157    
                         clock uncertainty            0.191     7.348    
                         output delay                 1.200     8.548    
  -------------------------------------------------------------------
                         required time                         -8.548    
                         arrival time                           9.449    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.900ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[4].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[4]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk fall@7.500ns)
  Data Path Delay:        1.323ns  (logic 1.322ns (99.924%)  route 0.001ns (0.076%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        1.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns = ( 7.157 - 5.000 ) 
    Source Clock Delay      (SCD):    0.626ns = ( 8.126 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.626     8.126    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y25         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[4].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y25         ODDR (Prop_oddr_C_Q)         0.177     8.303 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[4].InstDataODDR/Q
                         net (fo=1, routed)           0.001     8.304    dZmodDAC_Data_0_OBUF[4]
    AA18                 OBUF (Prop_obuf_I_O)         1.145     9.449 r  dZmodDAC_Data_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.449    dZmodDAC_Data_0[4]
    AA18                                                              r  dZmodDAC_Data_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.897     5.897    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.204     6.101 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     6.102    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         1.055     7.157 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.157    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.000     7.157    
                         clock uncertainty            0.191     7.348    
                         output delay                 1.200     8.548    
  -------------------------------------------------------------------
                         required time                         -8.548    
                         arrival time                           9.449    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.902ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[10].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[10]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk fall@7.500ns)
  Data Path Delay:        1.316ns  (logic 1.315ns (99.924%)  route 0.001ns (0.076%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        1.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns = ( 7.157 - 5.000 ) 
    Source Clock Delay      (SCD):    0.635ns = ( 8.135 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.635     8.135    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y1          ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[10].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y1          ODDR (Prop_oddr_C_Q)         0.177     8.312 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[10].InstDataODDR/Q
                         net (fo=1, routed)           0.001     8.313    dZmodDAC_Data_0_OBUF[10]
    AB15                 OBUF (Prop_obuf_I_O)         1.138     9.450 r  dZmodDAC_Data_0_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.450    dZmodDAC_Data_0[10]
    AB15                                                              r  dZmodDAC_Data_0[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.897     5.897    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.204     6.101 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     6.102    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         1.055     7.157 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.157    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.000     7.157    
                         clock uncertainty            0.191     7.348    
                         output delay                 1.200     8.548    
  -------------------------------------------------------------------
                         required time                         -8.548    
                         arrival time                           9.450    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.904ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[1].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[1]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk fall@7.500ns)
  Data Path Delay:        1.326ns  (logic 1.325ns (99.925%)  route 0.001ns (0.075%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        1.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns = ( 7.157 - 5.000 ) 
    Source Clock Delay      (SCD):    0.626ns = ( 8.126 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.626     8.126    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y26         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[1].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y26         ODDR (Prop_oddr_C_Q)         0.177     8.303 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[1].InstDataODDR/Q
                         net (fo=1, routed)           0.001     8.304    dZmodDAC_Data_0_OBUF[1]
    Y18                  OBUF (Prop_obuf_I_O)         1.148     9.452 r  dZmodDAC_Data_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.452    dZmodDAC_Data_0[1]
    Y18                                                               r  dZmodDAC_Data_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.897     5.897    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.204     6.101 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     6.102    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         1.055     7.157 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.157    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.000     7.157    
                         clock uncertainty            0.191     7.348    
                         output delay                 1.200     8.548    
  -------------------------------------------------------------------
                         required time                         -8.548    
                         arrival time                           9.452    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.906ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[9].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[9]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk fall@7.500ns)
  Data Path Delay:        1.321ns  (logic 1.320ns (99.924%)  route 0.001ns (0.076%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        1.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns = ( 7.157 - 5.000 ) 
    Source Clock Delay      (SCD):    0.633ns = ( 8.133 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.633     8.133    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y12         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[9].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y12         ODDR (Prop_oddr_C_Q)         0.177     8.310 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[9].InstDataODDR/Q
                         net (fo=1, routed)           0.001     8.311    dZmodDAC_Data_0_OBUF[9]
    V14                  OBUF (Prop_obuf_I_O)         1.143     9.454 r  dZmodDAC_Data_0_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.454    dZmodDAC_Data_0[9]
    V14                                                               r  dZmodDAC_Data_0[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.897     5.897    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.204     6.101 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     6.102    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         1.055     7.157 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.157    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.000     7.157    
                         clock uncertainty            0.191     7.348    
                         output delay                 1.200     8.548    
  -------------------------------------------------------------------
                         required time                         -8.548    
                         arrival time                           9.454    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.906ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[5].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[5]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk fall@7.500ns)
  Data Path Delay:        1.329ns  (logic 1.328ns (99.925%)  route 0.001ns (0.075%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        1.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns = ( 7.157 - 5.000 ) 
    Source Clock Delay      (SCD):    0.626ns = ( 8.126 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.626     8.126    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y27         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[5].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y27         ODDR (Prop_oddr_C_Q)         0.177     8.303 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[5].InstDataODDR/Q
                         net (fo=1, routed)           0.001     8.304    dZmodDAC_Data_0_OBUF[5]
    AA19                 OBUF (Prop_obuf_I_O)         1.151     9.454 r  dZmodDAC_Data_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.454    dZmodDAC_Data_0[5]
    AA19                                                              r  dZmodDAC_Data_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.897     5.897    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.204     6.101 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     6.102    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         1.055     7.157 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.157    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.000     7.157    
                         clock uncertainty            0.191     7.348    
                         output delay                 1.200     8.548    
  -------------------------------------------------------------------
                         required time                         -8.548    
                         arrival time                           9.454    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.911ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[11].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[11]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk fall@7.500ns)
  Data Path Delay:        1.324ns  (logic 1.323ns (99.924%)  route 0.001ns (0.076%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        1.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns = ( 7.157 - 5.000 ) 
    Source Clock Delay      (SCD):    0.635ns = ( 8.135 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.635     8.135    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y2          ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[11].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y2          ODDR (Prop_oddr_C_Q)         0.177     8.312 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[11].InstDataODDR/Q
                         net (fo=1, routed)           0.001     8.313    dZmodDAC_Data_0_OBUF[11]
    AB14                 OBUF (Prop_obuf_I_O)         1.146     9.459 r  dZmodDAC_Data_0_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.459    dZmodDAC_Data_0[11]
    AB14                                                              r  dZmodDAC_Data_0[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.897     5.897    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.204     6.101 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     6.102    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         1.055     7.157 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.157    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.000     7.157    
                         clock uncertainty            0.191     7.348    
                         output delay                 1.200     8.548    
  -------------------------------------------------------------------
                         required time                         -8.548    
                         arrival time                           9.459    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.912ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[12].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[12]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk fall@7.500ns)
  Data Path Delay:        1.328ns  (logic 1.327ns (99.925%)  route 0.001ns (0.075%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        1.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns = ( 7.157 - 5.000 ) 
    Source Clock Delay      (SCD):    0.633ns = ( 8.133 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.633     8.133    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y9          ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[12].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y9          ODDR (Prop_oddr_C_Q)         0.177     8.310 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[12].InstDataODDR/Q
                         net (fo=1, routed)           0.001     8.311    dZmodDAC_Data_0_OBUF[12]
    W13                  OBUF (Prop_obuf_I_O)         1.150     9.460 r  dZmodDAC_Data_0_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.460    dZmodDAC_Data_0[12]
    W13                                                               r  dZmodDAC_Data_0[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.897     5.897    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.204     6.101 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     6.102    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         1.055     7.157 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.157    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.000     7.157    
                         clock uncertainty            0.191     7.348    
                         output delay                 1.200     8.548    
  -------------------------------------------------------------------
                         required time                         -8.548    
                         arrival time                           9.460    
  -------------------------------------------------------------------
                         slack                                  0.912    





---------------------------------------------------------------------------------------------------
From Clock:  DAC_InIO_Clk
  To Clock:  ZmodDAC_ClkIn

Setup :            0  Failing Endpoints,  Worst Slack        1.160ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.848ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.160ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[2].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[2]
                            (output port clocked by ZmodDAC_ClkIn  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIn
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIn fall@5.000ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        3.123ns  (logic 3.122ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.122ns = ( 9.122 - 5.000 ) 
    Source Clock Delay      (SCD):    1.898ns = ( 4.398 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.898     4.398    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y35         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[2].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y35         ODDR (Prop_oddr_C_Q)         0.472     4.870 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[2].InstDataODDR/Q
                         net (fo=1, routed)           0.001     4.871    dZmodDAC_Data_0_OBUF[2]
    AB22                 OBUF (Prop_obuf_I_O)         2.650     7.521 r  dZmodDAC_Data_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.521    dZmodDAC_Data_0[2]
    AB22                                                              r  dZmodDAC_Data_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIn fall edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.670     6.670    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR (Prop_oddr_C_Q)         0.411     7.081 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/Q
                         net (fo=1, routed)           0.001     7.082    design_1_i/ZmodAWGController_0/U0/DAC_ClkInODDR
    W16                  OBUF (Prop_obuf_I_O)         2.040     9.122 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIn/O
                         net (fo=0)                   0.000     9.122    ZmodDAC_ClkIn_0
    W16                                                               f  ZmodDAC_ClkIn_0 (OUT)
                         clock pessimism              0.000     9.122    
                         clock uncertainty           -0.191     8.931    
                         output delay                -0.250     8.681    
  -------------------------------------------------------------------
                         required time                          8.681    
                         arrival time                          -7.521    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.169ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[13].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[13]
                            (output port clocked by ZmodDAC_ClkIn  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIn
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIn fall@5.000ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        3.111ns  (logic 3.110ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.122ns = ( 9.122 - 5.000 ) 
    Source Clock Delay      (SCD):    1.901ns = ( 4.401 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.901     4.401    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y10         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[13].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y10         ODDR (Prop_oddr_C_Q)         0.472     4.873 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[13].InstDataODDR/Q
                         net (fo=1, routed)           0.001     4.874    dZmodDAC_Data_0_OBUF[13]
    V13                  OBUF (Prop_obuf_I_O)         2.638     7.512 r  dZmodDAC_Data_0_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.512    dZmodDAC_Data_0[13]
    V13                                                               r  dZmodDAC_Data_0[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIn fall edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.670     6.670    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR (Prop_oddr_C_Q)         0.411     7.081 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/Q
                         net (fo=1, routed)           0.001     7.082    design_1_i/ZmodAWGController_0/U0/DAC_ClkInODDR
    W16                  OBUF (Prop_obuf_I_O)         2.040     9.122 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIn/O
                         net (fo=0)                   0.000     9.122    ZmodDAC_ClkIn_0
    W16                                                               f  ZmodDAC_ClkIn_0 (OUT)
                         clock pessimism              0.000     9.122    
                         clock uncertainty           -0.191     8.931    
                         output delay                -0.250     8.681    
  -------------------------------------------------------------------
                         required time                          8.681    
                         arrival time                          -7.512    
  -------------------------------------------------------------------
                         slack                                  1.169    

Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[0].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[0]
                            (output port clocked by ZmodDAC_ClkIn  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIn
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIn fall@5.000ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        3.119ns  (logic 3.118ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.122ns = ( 9.122 - 5.000 ) 
    Source Clock Delay      (SCD):    1.888ns = ( 4.388 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.888     4.388    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y28         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[0].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y28         ODDR (Prop_oddr_C_Q)         0.472     4.860 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[0].InstDataODDR/Q
                         net (fo=1, routed)           0.001     4.861    dZmodDAC_Data_0_OBUF[0]
    Y19                  OBUF (Prop_obuf_I_O)         2.646     7.508 r  dZmodDAC_Data_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.508    dZmodDAC_Data_0[0]
    Y19                                                               r  dZmodDAC_Data_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIn fall edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.670     6.670    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR (Prop_oddr_C_Q)         0.411     7.081 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/Q
                         net (fo=1, routed)           0.001     7.082    design_1_i/ZmodAWGController_0/U0/DAC_ClkInODDR
    W16                  OBUF (Prop_obuf_I_O)         2.040     9.122 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIn/O
                         net (fo=0)                   0.000     9.122    ZmodDAC_ClkIn_0
    W16                                                               f  ZmodDAC_ClkIn_0 (OUT)
                         clock pessimism              0.000     9.122    
                         clock uncertainty           -0.191     8.931    
                         output delay                -0.250     8.681    
  -------------------------------------------------------------------
                         required time                          8.681    
                         arrival time                          -7.508    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[11].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[11]
                            (output port clocked by ZmodDAC_ClkIn  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIn
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIn fall@5.000ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        3.102ns  (logic 3.101ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.122ns = ( 9.122 - 5.000 ) 
    Source Clock Delay      (SCD):    1.905ns = ( 4.405 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.905     4.405    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y2          ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[11].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y2          ODDR (Prop_oddr_C_Q)         0.472     4.877 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[11].InstDataODDR/Q
                         net (fo=1, routed)           0.001     4.878    dZmodDAC_Data_0_OBUF[11]
    AB14                 OBUF (Prop_obuf_I_O)         2.629     7.508 r  dZmodDAC_Data_0_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.508    dZmodDAC_Data_0[11]
    AB14                                                              r  dZmodDAC_Data_0[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIn fall edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.670     6.670    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR (Prop_oddr_C_Q)         0.411     7.081 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/Q
                         net (fo=1, routed)           0.001     7.082    design_1_i/ZmodAWGController_0/U0/DAC_ClkInODDR
    W16                  OBUF (Prop_obuf_I_O)         2.040     9.122 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIn/O
                         net (fo=0)                   0.000     9.122    ZmodDAC_ClkIn_0
    W16                                                               f  ZmodDAC_ClkIn_0 (OUT)
                         clock pessimism              0.000     9.122    
                         clock uncertainty           -0.191     8.931    
                         output delay                -0.250     8.681    
  -------------------------------------------------------------------
                         required time                          8.681    
                         arrival time                          -7.508    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.174ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[12].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[12]
                            (output port clocked by ZmodDAC_ClkIn  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIn
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIn fall@5.000ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        3.106ns  (logic 3.105ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.122ns = ( 9.122 - 5.000 ) 
    Source Clock Delay      (SCD):    1.901ns = ( 4.401 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.901     4.401    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y9          ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[12].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y9          ODDR (Prop_oddr_C_Q)         0.472     4.873 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[12].InstDataODDR/Q
                         net (fo=1, routed)           0.001     4.874    dZmodDAC_Data_0_OBUF[12]
    W13                  OBUF (Prop_obuf_I_O)         2.633     7.507 r  dZmodDAC_Data_0_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.507    dZmodDAC_Data_0[12]
    W13                                                               r  dZmodDAC_Data_0[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIn fall edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.670     6.670    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR (Prop_oddr_C_Q)         0.411     7.081 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/Q
                         net (fo=1, routed)           0.001     7.082    design_1_i/ZmodAWGController_0/U0/DAC_ClkInODDR
    W16                  OBUF (Prop_obuf_I_O)         2.040     9.122 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIn/O
                         net (fo=0)                   0.000     9.122    ZmodDAC_ClkIn_0
    W16                                                               f  ZmodDAC_ClkIn_0 (OUT)
                         clock pessimism              0.000     9.122    
                         clock uncertainty           -0.191     8.931    
                         output delay                -0.250     8.681    
  -------------------------------------------------------------------
                         required time                          8.681    
                         arrival time                          -7.507    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.177ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[3].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[3]
                            (output port clocked by ZmodDAC_ClkIn  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIn
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIn fall@5.000ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        3.113ns  (logic 3.112ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.122ns = ( 9.122 - 5.000 ) 
    Source Clock Delay      (SCD):    1.890ns = ( 4.390 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.890     4.390    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y29         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[3].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y29         ODDR (Prop_oddr_C_Q)         0.472     4.862 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[3].InstDataODDR/Q
                         net (fo=1, routed)           0.001     4.863    dZmodDAC_Data_0_OBUF[3]
    AB20                 OBUF (Prop_obuf_I_O)         2.640     7.504 r  dZmodDAC_Data_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.504    dZmodDAC_Data_0[3]
    AB20                                                              r  dZmodDAC_Data_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIn fall edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.670     6.670    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR (Prop_oddr_C_Q)         0.411     7.081 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/Q
                         net (fo=1, routed)           0.001     7.082    design_1_i/ZmodAWGController_0/U0/DAC_ClkInODDR
    W16                  OBUF (Prop_obuf_I_O)         2.040     9.122 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIn/O
                         net (fo=0)                   0.000     9.122    ZmodDAC_ClkIn_0
    W16                                                               f  ZmodDAC_ClkIn_0 (OUT)
                         clock pessimism              0.000     9.122    
                         clock uncertainty           -0.191     8.931    
                         output delay                -0.250     8.681    
  -------------------------------------------------------------------
                         required time                          8.681    
                         arrival time                          -7.504    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.180ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[9].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[9]
                            (output port clocked by ZmodDAC_ClkIn  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIn
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIn fall@5.000ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        3.100ns  (logic 3.099ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.122ns = ( 9.122 - 5.000 ) 
    Source Clock Delay      (SCD):    1.901ns = ( 4.401 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.901     4.401    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y12         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[9].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y12         ODDR (Prop_oddr_C_Q)         0.472     4.873 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[9].InstDataODDR/Q
                         net (fo=1, routed)           0.001     4.874    dZmodDAC_Data_0_OBUF[9]
    V14                  OBUF (Prop_obuf_I_O)         2.627     7.501 r  dZmodDAC_Data_0_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.501    dZmodDAC_Data_0[9]
    V14                                                               r  dZmodDAC_Data_0[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIn fall edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.670     6.670    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR (Prop_oddr_C_Q)         0.411     7.081 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/Q
                         net (fo=1, routed)           0.001     7.082    design_1_i/ZmodAWGController_0/U0/DAC_ClkInODDR
    W16                  OBUF (Prop_obuf_I_O)         2.040     9.122 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIn/O
                         net (fo=0)                   0.000     9.122    ZmodDAC_ClkIn_0
    W16                                                               f  ZmodDAC_ClkIn_0 (OUT)
                         clock pessimism              0.000     9.122    
                         clock uncertainty           -0.191     8.931    
                         output delay                -0.250     8.681    
  -------------------------------------------------------------------
                         required time                          8.681    
                         arrival time                          -7.501    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.182ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[10].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[10]
                            (output port clocked by ZmodDAC_ClkIn  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIn
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIn fall@5.000ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        3.094ns  (logic 3.093ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.122ns = ( 9.122 - 5.000 ) 
    Source Clock Delay      (SCD):    1.905ns = ( 4.405 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.905     4.405    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y1          ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[10].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y1          ODDR (Prop_oddr_C_Q)         0.472     4.877 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[10].InstDataODDR/Q
                         net (fo=1, routed)           0.001     4.878    dZmodDAC_Data_0_OBUF[10]
    AB15                 OBUF (Prop_obuf_I_O)         2.621     7.499 r  dZmodDAC_Data_0_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.499    dZmodDAC_Data_0[10]
    AB15                                                              r  dZmodDAC_Data_0[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIn fall edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.670     6.670    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR (Prop_oddr_C_Q)         0.411     7.081 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/Q
                         net (fo=1, routed)           0.001     7.082    design_1_i/ZmodAWGController_0/U0/DAC_ClkInODDR
    W16                  OBUF (Prop_obuf_I_O)         2.040     9.122 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIn/O
                         net (fo=0)                   0.000     9.122    ZmodDAC_ClkIn_0
    W16                                                               f  ZmodDAC_ClkIn_0 (OUT)
                         clock pessimism              0.000     9.122    
                         clock uncertainty           -0.191     8.931    
                         output delay                -0.250     8.681    
  -------------------------------------------------------------------
                         required time                          8.681    
                         arrival time                          -7.499    
  -------------------------------------------------------------------
                         slack                                  1.182    

Slack (MET) :             1.186ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[5].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[5]
                            (output port clocked by ZmodDAC_ClkIn  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIn
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIn fall@5.000ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        3.107ns  (logic 3.106ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.122ns = ( 9.122 - 5.000 ) 
    Source Clock Delay      (SCD):    1.888ns = ( 4.388 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.888     4.388    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y27         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[5].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y27         ODDR (Prop_oddr_C_Q)         0.472     4.860 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[5].InstDataODDR/Q
                         net (fo=1, routed)           0.001     4.861    dZmodDAC_Data_0_OBUF[5]
    AA19                 OBUF (Prop_obuf_I_O)         2.634     7.495 r  dZmodDAC_Data_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.495    dZmodDAC_Data_0[5]
    AA19                                                              r  dZmodDAC_Data_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIn fall edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.670     6.670    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR (Prop_oddr_C_Q)         0.411     7.081 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/Q
                         net (fo=1, routed)           0.001     7.082    design_1_i/ZmodAWGController_0/U0/DAC_ClkInODDR
    W16                  OBUF (Prop_obuf_I_O)         2.040     9.122 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIn/O
                         net (fo=0)                   0.000     9.122    ZmodDAC_ClkIn_0
    W16                                                               f  ZmodDAC_ClkIn_0 (OUT)
                         clock pessimism              0.000     9.122    
                         clock uncertainty           -0.191     8.931    
                         output delay                -0.250     8.681    
  -------------------------------------------------------------------
                         required time                          8.681    
                         arrival time                          -7.495    
  -------------------------------------------------------------------
                         slack                                  1.186    

Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[6].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[6]
                            (output port clocked by ZmodDAC_ClkIn  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIn
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIn fall@5.000ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        3.098ns  (logic 3.097ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.122ns = ( 9.122 - 5.000 ) 
    Source Clock Delay      (SCD):    1.894ns = ( 4.394 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.894     4.394    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y31         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[6].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y31         ODDR (Prop_oddr_C_Q)         0.472     4.866 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[6].InstDataODDR/Q
                         net (fo=1, routed)           0.001     4.867    dZmodDAC_Data_0_OBUF[6]
    Y21                  OBUF (Prop_obuf_I_O)         2.625     7.493 r  dZmodDAC_Data_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.493    dZmodDAC_Data_0[6]
    Y21                                                               r  dZmodDAC_Data_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIn fall edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.670     6.670    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR (Prop_oddr_C_Q)         0.411     7.081 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/Q
                         net (fo=1, routed)           0.001     7.082    design_1_i/ZmodAWGController_0/U0/DAC_ClkInODDR
    W16                  OBUF (Prop_obuf_I_O)         2.040     9.122 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIn/O
                         net (fo=0)                   0.000     9.122    ZmodDAC_ClkIn_0
    W16                                                               f  ZmodDAC_ClkIn_0 (OUT)
                         clock pessimism              0.000     9.122    
                         clock uncertainty           -0.191     8.931    
                         output delay                -0.250     8.681    
  -------------------------------------------------------------------
                         required time                          8.681    
                         arrival time                          -7.493    
  -------------------------------------------------------------------
                         slack                                  1.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[8].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[8]
                            (output port clocked by ZmodDAC_ClkIn  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIn
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIn fall@5.000ns - DAC_InIO_Clk fall@7.500ns)
  Data Path Delay:        1.306ns  (logic 1.305ns (99.923%)  route 0.001ns (0.077%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        1.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns = ( 7.199 - 5.000 ) 
    Source Clock Delay      (SCD):    0.633ns = ( 8.133 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.633     8.133    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y11         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[8].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y11         ODDR (Prop_oddr_C_Q)         0.177     8.310 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[8].InstDataODDR/Q
                         net (fo=1, routed)           0.001     8.311    dZmodDAC_Data_0_OBUF[8]
    V15                  OBUF (Prop_obuf_I_O)         1.128     9.438 r  dZmodDAC_Data_0_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.438    dZmodDAC_Data_0[8]
    V15                                                               r  dZmodDAC_Data_0[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIn fall edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.898     5.898    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR (Prop_oddr_C_Q)         0.204     6.102 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/Q
                         net (fo=1, routed)           0.001     6.103    design_1_i/ZmodAWGController_0/U0/DAC_ClkInODDR
    W16                  OBUF (Prop_obuf_I_O)         1.096     7.199 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIn/O
                         net (fo=0)                   0.000     7.199    ZmodDAC_ClkIn_0
    W16                                                               f  ZmodDAC_ClkIn_0 (OUT)
                         clock pessimism              0.000     7.199    
                         clock uncertainty            0.191     7.390    
                         output delay                 1.200     8.590    
  -------------------------------------------------------------------
                         required time                         -8.590    
                         arrival time                           9.438    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[7].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[7]
                            (output port clocked by ZmodDAC_ClkIn  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIn
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIn fall@5.000ns - DAC_InIO_Clk fall@7.500ns)
  Data Path Delay:        1.319ns  (logic 1.318ns (99.924%)  route 0.001ns (0.076%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        1.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns = ( 7.199 - 5.000 ) 
    Source Clock Delay      (SCD):    0.629ns = ( 8.129 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.629     8.129    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y32         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[7].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y32         ODDR (Prop_oddr_C_Q)         0.177     8.306 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[7].InstDataODDR/Q
                         net (fo=1, routed)           0.001     8.307    dZmodDAC_Data_0_OBUF[7]
    Y20                  OBUF (Prop_obuf_I_O)         1.141     9.447 r  dZmodDAC_Data_0_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.447    dZmodDAC_Data_0[7]
    Y20                                                               r  dZmodDAC_Data_0[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIn fall edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.898     5.898    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR (Prop_oddr_C_Q)         0.204     6.102 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/Q
                         net (fo=1, routed)           0.001     6.103    design_1_i/ZmodAWGController_0/U0/DAC_ClkInODDR
    W16                  OBUF (Prop_obuf_I_O)         1.096     7.199 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIn/O
                         net (fo=0)                   0.000     7.199    ZmodDAC_ClkIn_0
    W16                                                               f  ZmodDAC_ClkIn_0 (OUT)
                         clock pessimism              0.000     7.199    
                         clock uncertainty            0.191     7.390    
                         output delay                 1.200     8.590    
  -------------------------------------------------------------------
                         required time                         -8.590    
                         arrival time                           9.447    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[6].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[6]
                            (output port clocked by ZmodDAC_ClkIn  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIn
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIn fall@5.000ns - DAC_InIO_Clk fall@7.500ns)
  Data Path Delay:        1.320ns  (logic 1.319ns (99.924%)  route 0.001ns (0.076%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        1.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns = ( 7.199 - 5.000 ) 
    Source Clock Delay      (SCD):    0.629ns = ( 8.129 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.629     8.129    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y31         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[6].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y31         ODDR (Prop_oddr_C_Q)         0.177     8.306 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[6].InstDataODDR/Q
                         net (fo=1, routed)           0.001     8.307    dZmodDAC_Data_0_OBUF[6]
    Y21                  OBUF (Prop_obuf_I_O)         1.142     9.449 r  dZmodDAC_Data_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.449    dZmodDAC_Data_0[6]
    Y21                                                               r  dZmodDAC_Data_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIn fall edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.898     5.898    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR (Prop_oddr_C_Q)         0.204     6.102 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/Q
                         net (fo=1, routed)           0.001     6.103    design_1_i/ZmodAWGController_0/U0/DAC_ClkInODDR
    W16                  OBUF (Prop_obuf_I_O)         1.096     7.199 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIn/O
                         net (fo=0)                   0.000     7.199    ZmodDAC_ClkIn_0
    W16                                                               f  ZmodDAC_ClkIn_0 (OUT)
                         clock pessimism              0.000     7.199    
                         clock uncertainty            0.191     7.390    
                         output delay                 1.200     8.590    
  -------------------------------------------------------------------
                         required time                         -8.590    
                         arrival time                           9.449    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[4].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[4]
                            (output port clocked by ZmodDAC_ClkIn  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIn
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIn fall@5.000ns - DAC_InIO_Clk fall@7.500ns)
  Data Path Delay:        1.323ns  (logic 1.322ns (99.924%)  route 0.001ns (0.076%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        1.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns = ( 7.199 - 5.000 ) 
    Source Clock Delay      (SCD):    0.626ns = ( 8.126 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.626     8.126    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y25         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[4].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y25         ODDR (Prop_oddr_C_Q)         0.177     8.303 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[4].InstDataODDR/Q
                         net (fo=1, routed)           0.001     8.304    dZmodDAC_Data_0_OBUF[4]
    AA18                 OBUF (Prop_obuf_I_O)         1.145     9.449 r  dZmodDAC_Data_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.449    dZmodDAC_Data_0[4]
    AA18                                                              r  dZmodDAC_Data_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIn fall edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.898     5.898    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR (Prop_oddr_C_Q)         0.204     6.102 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/Q
                         net (fo=1, routed)           0.001     6.103    design_1_i/ZmodAWGController_0/U0/DAC_ClkInODDR
    W16                  OBUF (Prop_obuf_I_O)         1.096     7.199 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIn/O
                         net (fo=0)                   0.000     7.199    ZmodDAC_ClkIn_0
    W16                                                               f  ZmodDAC_ClkIn_0 (OUT)
                         clock pessimism              0.000     7.199    
                         clock uncertainty            0.191     7.390    
                         output delay                 1.200     8.590    
  -------------------------------------------------------------------
                         required time                         -8.590    
                         arrival time                           9.449    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[10].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[10]
                            (output port clocked by ZmodDAC_ClkIn  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIn
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIn fall@5.000ns - DAC_InIO_Clk fall@7.500ns)
  Data Path Delay:        1.316ns  (logic 1.315ns (99.924%)  route 0.001ns (0.076%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        1.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns = ( 7.199 - 5.000 ) 
    Source Clock Delay      (SCD):    0.635ns = ( 8.135 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.635     8.135    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y1          ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[10].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y1          ODDR (Prop_oddr_C_Q)         0.177     8.312 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[10].InstDataODDR/Q
                         net (fo=1, routed)           0.001     8.313    dZmodDAC_Data_0_OBUF[10]
    AB15                 OBUF (Prop_obuf_I_O)         1.138     9.450 r  dZmodDAC_Data_0_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.450    dZmodDAC_Data_0[10]
    AB15                                                              r  dZmodDAC_Data_0[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIn fall edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.898     5.898    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR (Prop_oddr_C_Q)         0.204     6.102 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/Q
                         net (fo=1, routed)           0.001     6.103    design_1_i/ZmodAWGController_0/U0/DAC_ClkInODDR
    W16                  OBUF (Prop_obuf_I_O)         1.096     7.199 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIn/O
                         net (fo=0)                   0.000     7.199    ZmodDAC_ClkIn_0
    W16                                                               f  ZmodDAC_ClkIn_0 (OUT)
                         clock pessimism              0.000     7.199    
                         clock uncertainty            0.191     7.390    
                         output delay                 1.200     8.590    
  -------------------------------------------------------------------
                         required time                         -8.590    
                         arrival time                           9.450    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[1].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[1]
                            (output port clocked by ZmodDAC_ClkIn  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIn
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIn fall@5.000ns - DAC_InIO_Clk fall@7.500ns)
  Data Path Delay:        1.326ns  (logic 1.325ns (99.925%)  route 0.001ns (0.075%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        1.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns = ( 7.199 - 5.000 ) 
    Source Clock Delay      (SCD):    0.626ns = ( 8.126 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.626     8.126    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y26         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[1].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y26         ODDR (Prop_oddr_C_Q)         0.177     8.303 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[1].InstDataODDR/Q
                         net (fo=1, routed)           0.001     8.304    dZmodDAC_Data_0_OBUF[1]
    Y18                  OBUF (Prop_obuf_I_O)         1.148     9.452 r  dZmodDAC_Data_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.452    dZmodDAC_Data_0[1]
    Y18                                                               r  dZmodDAC_Data_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIn fall edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.898     5.898    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR (Prop_oddr_C_Q)         0.204     6.102 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/Q
                         net (fo=1, routed)           0.001     6.103    design_1_i/ZmodAWGController_0/U0/DAC_ClkInODDR
    W16                  OBUF (Prop_obuf_I_O)         1.096     7.199 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIn/O
                         net (fo=0)                   0.000     7.199    ZmodDAC_ClkIn_0
    W16                                                               f  ZmodDAC_ClkIn_0 (OUT)
                         clock pessimism              0.000     7.199    
                         clock uncertainty            0.191     7.390    
                         output delay                 1.200     8.590    
  -------------------------------------------------------------------
                         required time                         -8.590    
                         arrival time                           9.452    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[9].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[9]
                            (output port clocked by ZmodDAC_ClkIn  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIn
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIn fall@5.000ns - DAC_InIO_Clk fall@7.500ns)
  Data Path Delay:        1.321ns  (logic 1.320ns (99.924%)  route 0.001ns (0.076%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        1.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns = ( 7.199 - 5.000 ) 
    Source Clock Delay      (SCD):    0.633ns = ( 8.133 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.633     8.133    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y12         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[9].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y12         ODDR (Prop_oddr_C_Q)         0.177     8.310 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[9].InstDataODDR/Q
                         net (fo=1, routed)           0.001     8.311    dZmodDAC_Data_0_OBUF[9]
    V14                  OBUF (Prop_obuf_I_O)         1.143     9.454 r  dZmodDAC_Data_0_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.454    dZmodDAC_Data_0[9]
    V14                                                               r  dZmodDAC_Data_0[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIn fall edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.898     5.898    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR (Prop_oddr_C_Q)         0.204     6.102 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/Q
                         net (fo=1, routed)           0.001     6.103    design_1_i/ZmodAWGController_0/U0/DAC_ClkInODDR
    W16                  OBUF (Prop_obuf_I_O)         1.096     7.199 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIn/O
                         net (fo=0)                   0.000     7.199    ZmodDAC_ClkIn_0
    W16                                                               f  ZmodDAC_ClkIn_0 (OUT)
                         clock pessimism              0.000     7.199    
                         clock uncertainty            0.191     7.390    
                         output delay                 1.200     8.590    
  -------------------------------------------------------------------
                         required time                         -8.590    
                         arrival time                           9.454    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[5].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[5]
                            (output port clocked by ZmodDAC_ClkIn  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIn
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIn fall@5.000ns - DAC_InIO_Clk fall@7.500ns)
  Data Path Delay:        1.329ns  (logic 1.328ns (99.925%)  route 0.001ns (0.075%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        1.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns = ( 7.199 - 5.000 ) 
    Source Clock Delay      (SCD):    0.626ns = ( 8.126 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.626     8.126    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y27         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[5].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y27         ODDR (Prop_oddr_C_Q)         0.177     8.303 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[5].InstDataODDR/Q
                         net (fo=1, routed)           0.001     8.304    dZmodDAC_Data_0_OBUF[5]
    AA19                 OBUF (Prop_obuf_I_O)         1.151     9.454 r  dZmodDAC_Data_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.454    dZmodDAC_Data_0[5]
    AA19                                                              r  dZmodDAC_Data_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIn fall edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.898     5.898    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR (Prop_oddr_C_Q)         0.204     6.102 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/Q
                         net (fo=1, routed)           0.001     6.103    design_1_i/ZmodAWGController_0/U0/DAC_ClkInODDR
    W16                  OBUF (Prop_obuf_I_O)         1.096     7.199 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIn/O
                         net (fo=0)                   0.000     7.199    ZmodDAC_ClkIn_0
    W16                                                               f  ZmodDAC_ClkIn_0 (OUT)
                         clock pessimism              0.000     7.199    
                         clock uncertainty            0.191     7.390    
                         output delay                 1.200     8.590    
  -------------------------------------------------------------------
                         required time                         -8.590    
                         arrival time                           9.454    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[11].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[11]
                            (output port clocked by ZmodDAC_ClkIn  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIn
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIn fall@5.000ns - DAC_InIO_Clk fall@7.500ns)
  Data Path Delay:        1.324ns  (logic 1.323ns (99.924%)  route 0.001ns (0.076%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        1.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns = ( 7.199 - 5.000 ) 
    Source Clock Delay      (SCD):    0.635ns = ( 8.135 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.635     8.135    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y2          ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[11].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y2          ODDR (Prop_oddr_C_Q)         0.177     8.312 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[11].InstDataODDR/Q
                         net (fo=1, routed)           0.001     8.313    dZmodDAC_Data_0_OBUF[11]
    AB14                 OBUF (Prop_obuf_I_O)         1.146     9.459 r  dZmodDAC_Data_0_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.459    dZmodDAC_Data_0[11]
    AB14                                                              r  dZmodDAC_Data_0[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIn fall edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.898     5.898    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR (Prop_oddr_C_Q)         0.204     6.102 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/Q
                         net (fo=1, routed)           0.001     6.103    design_1_i/ZmodAWGController_0/U0/DAC_ClkInODDR
    W16                  OBUF (Prop_obuf_I_O)         1.096     7.199 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIn/O
                         net (fo=0)                   0.000     7.199    ZmodDAC_ClkIn_0
    W16                                                               f  ZmodDAC_ClkIn_0 (OUT)
                         clock pessimism              0.000     7.199    
                         clock uncertainty            0.191     7.390    
                         output delay                 1.200     8.590    
  -------------------------------------------------------------------
                         required time                         -8.590    
                         arrival time                           9.459    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[12].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[12]
                            (output port clocked by ZmodDAC_ClkIn  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIn
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIn fall@5.000ns - DAC_InIO_Clk fall@7.500ns)
  Data Path Delay:        1.328ns  (logic 1.327ns (99.925%)  route 0.001ns (0.075%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        1.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns = ( 7.199 - 5.000 ) 
    Source Clock Delay      (SCD):    0.633ns = ( 8.133 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.633     8.133    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y9          ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[12].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y9          ODDR (Prop_oddr_C_Q)         0.177     8.310 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[12].InstDataODDR/Q
                         net (fo=1, routed)           0.001     8.311    dZmodDAC_Data_0_OBUF[12]
    W13                  OBUF (Prop_obuf_I_O)         1.150     9.460 r  dZmodDAC_Data_0_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.460    dZmodDAC_Data_0[12]
    W13                                                               r  dZmodDAC_Data_0[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIn fall edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.898     5.898    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR (Prop_oddr_C_Q)         0.204     6.102 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/Q
                         net (fo=1, routed)           0.001     6.103    design_1_i/ZmodAWGController_0/U0/DAC_ClkInODDR
    W16                  OBUF (Prop_obuf_I_O)         1.096     7.199 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIn/O
                         net (fo=0)                   0.000     7.199    ZmodDAC_ClkIn_0
    W16                                                               f  ZmodDAC_ClkIn_0 (OUT)
                         clock pessimism              0.000     7.199    
                         clock uncertainty            0.191     7.390    
                         output delay                 1.200     8.590    
  -------------------------------------------------------------------
                         required time                         -8.590    
                         arrival time                           9.460    
  -------------------------------------------------------------------
                         slack                                  0.870    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  DAC_InIO_Clk

Setup :            0  Failing Endpoints,  Worst Slack        3.464ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.772ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.464ns  (required time - arrival time)
  Source:                 design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.500ns  (DAC_InIO_Clk rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.175ns (28.139%)  route 0.447ns (71.861%))
  Logic Levels:           0  
  Clock Path Skew:        1.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.629ns = ( 3.129 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.897    -0.783    design_1_i/prbs_axis_master_32_0/U0/u_gen/clk
    SLICE_X107Y23        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y23        FDRE (Prop_fdre_C_Q)         0.175    -0.608 r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/Q
                         net (fo=6, routed)           0.447    -0.161    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[3]
    SLICE_X106Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.629     3.129    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[1]/C
                         clock pessimism              0.255     3.384    
                         clock uncertainty           -0.072     3.312    
    SLICE_X106Y23        FDCE (Setup_fdce_C_D)       -0.009     3.303    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[1]
  -------------------------------------------------------------------
                         required time                          3.303    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  3.464    

Slack (MET) :             3.602ns  (required time - arrival time)
  Source:                 design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.500ns  (DAC_InIO_Clk rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.175ns (35.708%)  route 0.315ns (64.292%))
  Logic Levels:           0  
  Clock Path Skew:        1.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.631ns = ( 3.131 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.897    -0.783    design_1_i/prbs_axis_master_32_0/U0/u_gen/clk
    SLICE_X107Y23        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y23        FDRE (Prop_fdre_C_Q)         0.175    -0.608 r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/Q
                         net (fo=6, routed)           0.315    -0.293    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[4]
    SLICE_X107Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.631     3.131    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X107Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[2]/C
                         clock pessimism              0.255     3.386    
                         clock uncertainty           -0.072     3.314    
    SLICE_X107Y21        FDCE (Setup_fdce_C_D)       -0.005     3.309    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[2]
  -------------------------------------------------------------------
                         required time                          3.309    
                         arrival time                           0.293    
  -------------------------------------------------------------------
                         slack                                  3.602    

Slack (MET) :             3.658ns  (required time - arrival time)
  Source:                 design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.500ns  (DAC_InIO_Clk rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.175ns (41.684%)  route 0.245ns (58.316%))
  Logic Levels:           0  
  Clock Path Skew:        1.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.631ns = ( 3.131 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.897    -0.783    design_1_i/prbs_axis_master_32_0/U0/u_gen/clk
    SLICE_X107Y23        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y23        FDRE (Prop_fdre_C_Q)         0.175    -0.608 r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/Q
                         net (fo=6, routed)           0.245    -0.363    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[5]
    SLICE_X107Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.631     3.131    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X107Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[3]/C
                         clock pessimism              0.255     3.386    
                         clock uncertainty           -0.072     3.314    
    SLICE_X107Y21        FDCE (Setup_fdce_C_D)       -0.019     3.295    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[3]
  -------------------------------------------------------------------
                         required time                          3.295    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  3.658    

Slack (MET) :             3.659ns  (required time - arrival time)
  Source:                 design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.500ns  (DAC_InIO_Clk rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.175ns (41.479%)  route 0.247ns (58.521%))
  Logic Levels:           0  
  Clock Path Skew:        1.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.629ns = ( 3.129 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.897    -0.783    design_1_i/prbs_axis_master_32_0/U0/u_gen/clk
    SLICE_X107Y23        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y23        FDRE (Prop_fdre_C_Q)         0.175    -0.608 r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[13]/Q
                         net (fo=5, routed)           0.247    -0.361    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[13]
    SLICE_X106Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.629     3.129    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]/C
                         clock pessimism              0.255     3.384    
                         clock uncertainty           -0.072     3.312    
    SLICE_X106Y23        FDCE (Setup_fdce_C_D)       -0.014     3.298    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]
  -------------------------------------------------------------------
                         required time                          3.298    
                         arrival time                           0.361    
  -------------------------------------------------------------------
                         slack                                  3.659    

Slack (MET) :             3.668ns  (required time - arrival time)
  Source:                 design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.500ns  (DAC_InIO_Clk rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.175ns (41.253%)  route 0.249ns (58.747%))
  Logic Levels:           0  
  Clock Path Skew:        1.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.631ns = ( 3.131 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.897    -0.783    design_1_i/prbs_axis_master_32_0/U0/u_gen/clk
    SLICE_X107Y23        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y23        FDRE (Prop_fdre_C_Q)         0.175    -0.608 r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/Q
                         net (fo=6, routed)           0.249    -0.359    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[9]
    SLICE_X106Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.631     3.131    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[7]/C
                         clock pessimism              0.255     3.386    
                         clock uncertainty           -0.072     3.314    
    SLICE_X106Y22        FDCE (Setup_fdce_C_D)       -0.005     3.309    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[7]
  -------------------------------------------------------------------
                         required time                          3.309    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                  3.668    

Slack (MET) :             3.687ns  (required time - arrival time)
  Source:                 design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.500ns  (DAC_InIO_Clk rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.175ns (43.135%)  route 0.231ns (56.865%))
  Logic Levels:           0  
  Clock Path Skew:        1.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.631ns = ( 3.131 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.897    -0.783    design_1_i/prbs_axis_master_32_0/U0/u_gen/clk
    SLICE_X107Y23        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y23        FDRE (Prop_fdre_C_Q)         0.175    -0.608 r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[13]/Q
                         net (fo=5, routed)           0.231    -0.377    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[11]
    SLICE_X106Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.631     3.131    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[9]/C
                         clock pessimism              0.255     3.386    
                         clock uncertainty           -0.072     3.314    
    SLICE_X106Y22        FDCE (Setup_fdce_C_D)       -0.004     3.310    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[9]
  -------------------------------------------------------------------
                         required time                          3.310    
                         arrival time                           0.377    
  -------------------------------------------------------------------
                         slack                                  3.687    

Slack (MET) :             3.700ns  (required time - arrival time)
  Source:                 design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.500ns  (DAC_InIO_Clk rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.175ns (45.916%)  route 0.206ns (54.084%))
  Logic Levels:           0  
  Clock Path Skew:        1.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.633ns = ( 3.133 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.902    -0.778    design_1_i/prbs_axis_master_32_0/U0/u_gen/clk
    SLICE_X107Y19        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y19        FDRE (Prop_fdre_C_Q)         0.175    -0.603 r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[2]/Q
                         net (fo=1, routed)           0.206    -0.397    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[2]
    SLICE_X106Y19        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.633     3.133    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y19        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[0]/C
                         clock pessimism              0.256     3.389    
                         clock uncertainty           -0.072     3.317    
    SLICE_X106Y19        FDCE (Setup_fdce_C_D)       -0.014     3.303    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[0]
  -------------------------------------------------------------------
                         required time                          3.303    
                         arrival time                           0.397    
  -------------------------------------------------------------------
                         slack                                  3.700    

Slack (MET) :             3.740ns  (required time - arrival time)
  Source:                 design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.500ns  (DAC_InIO_Clk rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.175ns (50.275%)  route 0.173ns (49.725%))
  Logic Levels:           0  
  Clock Path Skew:        1.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.631ns = ( 3.131 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.897    -0.783    design_1_i/prbs_axis_master_32_0/U0/u_gen/clk
    SLICE_X107Y23        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y23        FDRE (Prop_fdre_C_Q)         0.175    -0.608 r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/Q
                         net (fo=6, routed)           0.173    -0.435    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[10]
    SLICE_X106Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.631     3.131    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[8]/C
                         clock pessimism              0.255     3.386    
                         clock uncertainty           -0.072     3.314    
    SLICE_X106Y22        FDCE (Setup_fdce_C_D)       -0.009     3.305    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[8]
  -------------------------------------------------------------------
                         required time                          3.305    
                         arrival time                           0.435    
  -------------------------------------------------------------------
                         slack                                  3.740    

Slack (MET) :             3.744ns  (required time - arrival time)
  Source:                 design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.500ns  (DAC_InIO_Clk rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.175ns (52.816%)  route 0.156ns (47.184%))
  Logic Levels:           0  
  Clock Path Skew:        1.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.628ns = ( 3.128 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.897    -0.783    design_1_i/prbs_axis_master_32_0/U0/u_gen/clk
    SLICE_X107Y23        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y23        FDRE (Prop_fdre_C_Q)         0.175    -0.608 r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/Q
                         net (fo=6, routed)           0.156    -0.451    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[12]
    SLICE_X106Y24        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.628     3.128    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y24        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[10]/C
                         clock pessimism              0.255     3.383    
                         clock uncertainty           -0.072     3.311    
    SLICE_X106Y24        FDCE (Setup_fdce_C_D)       -0.019     3.292    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[10]
  -------------------------------------------------------------------
                         required time                          3.292    
                         arrival time                           0.451    
  -------------------------------------------------------------------
                         slack                                  3.744    

Slack (MET) :             3.745ns  (required time - arrival time)
  Source:                 design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.500ns  (DAC_InIO_Clk rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.175ns (50.611%)  route 0.171ns (49.389%))
  Logic Levels:           0  
  Clock Path Skew:        1.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.629ns = ( 3.129 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.897    -0.783    design_1_i/prbs_axis_master_32_0/U0/u_gen/clk
    SLICE_X107Y23        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y23        FDRE (Prop_fdre_C_Q)         0.175    -0.608 r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[13]/Q
                         net (fo=5, routed)           0.171    -0.437    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[6]
    SLICE_X106Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.629     3.129    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[4]/C
                         clock pessimism              0.255     3.384    
                         clock uncertainty           -0.072     3.312    
    SLICE_X106Y23        FDCE (Setup_fdce_C_D)       -0.004     3.308    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[4]
  -------------------------------------------------------------------
                         required time                          3.308    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                  3.745    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.772ns  (arrival time - required time)
  Source:                 design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (DAC_InIO_Clk rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.667ns  (logic 0.367ns (55.019%)  route 0.300ns (44.981%))
  Logic Levels:           0  
  Clock Path Skew:        3.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 4.364 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.685     8.576    design_1_i/prbs_axis_master_32_0/U0/u_gen/clk
    SLICE_X107Y23        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y23        FDRE (Prop_fdre_C_Q)         0.367     8.943 r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[13]/Q
                         net (fo=5, routed)           0.300     9.243    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[8]
    SLICE_X107Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.864     4.364    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X107Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[6]/C
                         clock pessimism             -0.156     4.208    
                         clock uncertainty            0.072     4.280    
    SLICE_X107Y22        FDCE (Hold_fdce_C_D)         0.191     4.471    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.471    
                         arrival time                           9.243    
  -------------------------------------------------------------------
                         slack                                  4.772    

Slack (MET) :             4.788ns  (arrival time - required time)
  Source:                 design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (DAC_InIO_Clk rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.688ns  (logic 0.367ns (53.365%)  route 0.321ns (46.635%))
  Logic Levels:           0  
  Clock Path Skew:        3.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 4.363 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.685     8.576    design_1_i/prbs_axis_master_32_0/U0/u_gen/clk
    SLICE_X107Y23        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y23        FDRE (Prop_fdre_C_Q)         0.367     8.943 r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[13]/Q
                         net (fo=5, routed)           0.321     9.264    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[7]
    SLICE_X106Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.863     4.363    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[5]/C
                         clock pessimism             -0.156     4.207    
                         clock uncertainty            0.072     4.279    
    SLICE_X106Y23        FDCE (Hold_fdce_C_D)         0.197     4.476    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.476    
                         arrival time                           9.264    
  -------------------------------------------------------------------
                         slack                                  4.788    

Slack (MET) :             4.788ns  (arrival time - required time)
  Source:                 design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (DAC_InIO_Clk rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.685ns  (logic 0.367ns (53.594%)  route 0.318ns (46.406%))
  Logic Levels:           0  
  Clock Path Skew:        3.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 4.363 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.685     8.576    design_1_i/prbs_axis_master_32_0/U0/u_gen/clk
    SLICE_X107Y23        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y23        FDRE (Prop_fdre_C_Q)         0.367     8.943 r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[13]/Q
                         net (fo=5, routed)           0.318     9.261    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[6]
    SLICE_X106Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.863     4.363    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[4]/C
                         clock pessimism             -0.156     4.207    
                         clock uncertainty            0.072     4.279    
    SLICE_X106Y23        FDCE (Hold_fdce_C_D)         0.194     4.473    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.473    
                         arrival time                           9.261    
  -------------------------------------------------------------------
                         slack                                  4.788    

Slack (MET) :             4.788ns  (arrival time - required time)
  Source:                 design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (DAC_InIO_Clk rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.669ns  (logic 0.367ns (54.830%)  route 0.302ns (45.170%))
  Logic Levels:           0  
  Clock Path Skew:        3.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 4.361 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.685     8.576    design_1_i/prbs_axis_master_32_0/U0/u_gen/clk
    SLICE_X107Y23        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y23        FDRE (Prop_fdre_C_Q)         0.367     8.943 r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/Q
                         net (fo=6, routed)           0.302     9.245    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[12]
    SLICE_X106Y24        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.861     4.361    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y24        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[10]/C
                         clock pessimism             -0.156     4.205    
                         clock uncertainty            0.072     4.277    
    SLICE_X106Y24        FDCE (Hold_fdce_C_D)         0.180     4.457    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.457    
                         arrival time                           9.245    
  -------------------------------------------------------------------
                         slack                                  4.788    

Slack (MET) :             4.804ns  (arrival time - required time)
  Source:                 design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (DAC_InIO_Clk rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.687ns  (logic 0.367ns (53.414%)  route 0.320ns (46.586%))
  Logic Levels:           0  
  Clock Path Skew:        3.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 4.364 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.685     8.576    design_1_i/prbs_axis_master_32_0/U0/u_gen/clk
    SLICE_X107Y23        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y23        FDRE (Prop_fdre_C_Q)         0.367     8.943 r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/Q
                         net (fo=6, routed)           0.320     9.263    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[10]
    SLICE_X106Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.864     4.364    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[8]/C
                         clock pessimism             -0.156     4.208    
                         clock uncertainty            0.072     4.280    
    SLICE_X106Y22        FDCE (Hold_fdce_C_D)         0.179     4.459    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.459    
                         arrival time                           9.263    
  -------------------------------------------------------------------
                         slack                                  4.804    

Slack (MET) :             4.913ns  (arrival time - required time)
  Source:                 design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (DAC_InIO_Clk rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.808ns  (logic 0.367ns (45.413%)  route 0.441ns (54.587%))
  Logic Levels:           0  
  Clock Path Skew:        3.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.869ns = ( 4.369 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.689     8.580    design_1_i/prbs_axis_master_32_0/U0/u_gen/clk
    SLICE_X107Y19        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y19        FDRE (Prop_fdre_C_Q)         0.367     8.947 r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[2]/Q
                         net (fo=1, routed)           0.441     9.388    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[2]
    SLICE_X106Y19        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.869     4.369    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y19        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[0]/C
                         clock pessimism             -0.158     4.211    
                         clock uncertainty            0.072     4.283    
    SLICE_X106Y19        FDCE (Hold_fdce_C_D)         0.192     4.475    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.475    
                         arrival time                           9.388    
  -------------------------------------------------------------------
                         slack                                  4.913    

Slack (MET) :             4.926ns  (arrival time - required time)
  Source:                 design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (DAC_InIO_Clk rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.813ns  (logic 0.367ns (45.151%)  route 0.446ns (54.849%))
  Logic Levels:           0  
  Clock Path Skew:        3.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 4.367 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.685     8.576    design_1_i/prbs_axis_master_32_0/U0/u_gen/clk
    SLICE_X107Y23        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y23        FDRE (Prop_fdre_C_Q)         0.367     8.943 r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/Q
                         net (fo=6, routed)           0.446     9.389    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[5]
    SLICE_X107Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.867     4.367    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X107Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[3]/C
                         clock pessimism             -0.156     4.211    
                         clock uncertainty            0.072     4.283    
    SLICE_X107Y21        FDCE (Hold_fdce_C_D)         0.180     4.463    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.463    
                         arrival time                           9.389    
  -------------------------------------------------------------------
                         slack                                  4.926    

Slack (MET) :             4.954ns  (arrival time - required time)
  Source:                 design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (DAC_InIO_Clk rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.849ns  (logic 0.367ns (43.232%)  route 0.482ns (56.768%))
  Logic Levels:           0  
  Clock Path Skew:        3.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 4.363 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.685     8.576    design_1_i/prbs_axis_master_32_0/U0/u_gen/clk
    SLICE_X107Y23        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y23        FDRE (Prop_fdre_C_Q)         0.367     8.943 r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[13]/Q
                         net (fo=5, routed)           0.482     9.425    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[13]
    SLICE_X106Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.863     4.363    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]/C
                         clock pessimism             -0.156     4.207    
                         clock uncertainty            0.072     4.279    
    SLICE_X106Y23        FDCE (Hold_fdce_C_D)         0.192     4.471    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.471    
                         arrival time                           9.425    
  -------------------------------------------------------------------
                         slack                                  4.954    

Slack (MET) :             4.956ns  (arrival time - required time)
  Source:                 design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (DAC_InIO_Clk rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.851ns  (logic 0.367ns (43.115%)  route 0.484ns (56.885%))
  Logic Levels:           0  
  Clock Path Skew:        3.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 4.364 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.685     8.576    design_1_i/prbs_axis_master_32_0/U0/u_gen/clk
    SLICE_X107Y23        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y23        FDRE (Prop_fdre_C_Q)         0.367     8.943 r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/Q
                         net (fo=6, routed)           0.484     9.427    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[9]
    SLICE_X106Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.864     4.364    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[7]/C
                         clock pessimism             -0.156     4.208    
                         clock uncertainty            0.072     4.280    
    SLICE_X106Y22        FDCE (Hold_fdce_C_D)         0.191     4.471    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.471    
                         arrival time                           9.427    
  -------------------------------------------------------------------
                         slack                                  4.956    

Slack (MET) :             4.969ns  (arrival time - required time)
  Source:                 design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (DAC_InIO_Clk rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.867ns  (logic 0.367ns (42.344%)  route 0.500ns (57.656%))
  Logic Levels:           0  
  Clock Path Skew:        3.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 4.364 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.685     8.576    design_1_i/prbs_axis_master_32_0/U0/u_gen/clk
    SLICE_X107Y23        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y23        FDRE (Prop_fdre_C_Q)         0.367     8.943 r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[13]/Q
                         net (fo=5, routed)           0.500     9.443    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[11]
    SLICE_X106Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.864     4.364    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[9]/C
                         clock pessimism             -0.156     4.208    
                         clock uncertainty            0.072     4.280    
    SLICE_X106Y22        FDCE (Hold_fdce_C_D)         0.194     4.474    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.474    
                         arrival time                           9.443    
  -------------------------------------------------------------------
                         slack                                  4.969    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  DAC_Clk
  To Clock:  DAC_Clk

Setup :            0  Failing Endpoints,  Worst Slack        7.208ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.717ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.208ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/R
                            (recovery check against rising-edge clock DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_Clk rise@10.000ns - DAC_Clk rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.773ns (33.131%)  route 1.560ns (66.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.668ns = ( 11.668 - 10.000 ) 
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_Clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.870     1.870    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y19        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y19        FDCE (Prop_fdce_C_Q)         0.478     2.348 f  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.719     3.067    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y22        LUT1 (Prop_lut1_I0_O)        0.295     3.362 r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           0.841     4.203    design_1_i/ZmodAWGController_0/U0/R
    OLOGIC_X1Y24         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_Clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.668    11.668    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/C
                         clock pessimism              0.115    11.782    
                         clock uncertainty           -0.071    11.711    
    OLOGIC_X1Y24         ODDR (Recov_oddr_C_R)       -0.300    11.411    design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR
  -------------------------------------------------------------------
                         required time                         11.411    
                         arrival time                          -4.203    
  -------------------------------------------------------------------
                         slack                                  7.208    

Slack (MET) :             7.489ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
                            (recovery check against rising-edge clock DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_Clk rise@10.000ns - DAC_Clk rise@0.000ns)
  Data Path Delay:        2.054ns  (logic 0.773ns (37.636%)  route 1.281ns (62.364%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.670ns = ( 11.670 - 10.000 ) 
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_Clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.870     1.870    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y19        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y19        FDCE (Prop_fdce_C_Q)         0.478     2.348 f  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.719     3.067    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y22        LUT1 (Prop_lut1_I0_O)        0.295     3.362 r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           0.562     3.924    design_1_i/ZmodAWGController_0/U0/R
    OLOGIC_X1Y22         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_Clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.670    11.670    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/C
                         clock pessimism              0.115    11.784    
                         clock uncertainty           -0.071    11.713    
    OLOGIC_X1Y22         ODDR (Recov_oddr_C_R)       -0.300    11.413    design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR
  -------------------------------------------------------------------
                         required time                         11.413    
                         arrival time                          -3.924    
  -------------------------------------------------------------------
                         slack                                  7.489    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
                            (removal check against rising-edge clock DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_Clk rise@0.000ns - DAC_Clk rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.246ns (32.892%)  route 0.502ns (67.108%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_Clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.634     0.634    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y19        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y19        FDCE (Prop_fdce_C_Q)         0.148     0.782 f  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.253     1.034    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y22        LUT1 (Prop_lut1_I0_O)        0.098     1.132 r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           0.249     1.381    design_1_i/ZmodAWGController_0/U0/R
    OLOGIC_X1Y22         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_Clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.898     0.898    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/C
                         clock pessimism             -0.233     0.665    
    OLOGIC_X1Y22         ODDR (Remov_oddr_C_R)        0.000     0.665    design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/R
                            (removal check against rising-edge clock DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_Clk rise@0.000ns - DAC_Clk rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.246ns (28.699%)  route 0.611ns (71.301%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_Clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.634     0.634    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y19        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y19        FDCE (Prop_fdce_C_Q)         0.148     0.782 f  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.253     1.034    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y22        LUT1 (Prop_lut1_I0_O)        0.098     1.132 r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           0.358     1.491    design_1_i/ZmodAWGController_0/U0/R
    OLOGIC_X1Y24         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_Clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.897     0.897    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/C
                         clock pessimism             -0.233     0.664    
    OLOGIC_X1Y24         ODDR (Remov_oddr_C_R)        0.000     0.664    design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.827    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  DAC_InIO_Clk
  To Clock:  DAC_InIO_Clk

Setup :            0  Failing Endpoints,  Worst Slack        6.882ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.746ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.882ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[14]/CLR
                            (recovery check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        2.701ns  (logic 0.718ns (26.579%)  route 1.983ns (73.421%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 14.188 - 12.500 ) 
    Source Clock Delay      (SCD):    1.870ns = ( 4.370 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.870     4.370    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X111Y19        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y19        FDCE (Prop_fdce_C_Q)         0.419     4.789 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.849     5.638    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X111Y19        LUT1 (Prop_lut1_I0_O)        0.299     5.937 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=43, routed)          1.135     7.071    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/AR[0]
    SLICE_X112Y22        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.688    14.188    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    SLICE_X112Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[14]/C
                         clock pessimism              0.155    14.343    
                         clock uncertainty           -0.071    14.272    
    SLICE_X112Y22        FDCE (Recov_fdce_C_CLR)     -0.319    13.953    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[14]
  -------------------------------------------------------------------
                         required time                         13.953    
                         arrival time                          -7.071    
  -------------------------------------------------------------------
                         slack                                  6.882    

Slack (MET) :             6.882ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[2]/CLR
                            (recovery check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        2.701ns  (logic 0.718ns (26.579%)  route 1.983ns (73.421%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 14.188 - 12.500 ) 
    Source Clock Delay      (SCD):    1.870ns = ( 4.370 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.870     4.370    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X111Y19        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y19        FDCE (Prop_fdce_C_Q)         0.419     4.789 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.849     5.638    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X111Y19        LUT1 (Prop_lut1_I0_O)        0.299     5.937 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=43, routed)          1.135     7.071    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/AR[0]
    SLICE_X112Y22        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.688    14.188    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    SLICE_X112Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[2]/C
                         clock pessimism              0.155    14.343    
                         clock uncertainty           -0.071    14.272    
    SLICE_X112Y22        FDCE (Recov_fdce_C_CLR)     -0.319    13.953    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         13.953    
                         arrival time                          -7.071    
  -------------------------------------------------------------------
                         slack                                  6.882    

Slack (MET) :             6.882ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[4]/CLR
                            (recovery check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        2.701ns  (logic 0.718ns (26.579%)  route 1.983ns (73.421%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 14.188 - 12.500 ) 
    Source Clock Delay      (SCD):    1.870ns = ( 4.370 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.870     4.370    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X111Y19        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y19        FDCE (Prop_fdce_C_Q)         0.419     4.789 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.849     5.638    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X111Y19        LUT1 (Prop_lut1_I0_O)        0.299     5.937 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=43, routed)          1.135     7.071    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/AR[0]
    SLICE_X112Y22        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.688    14.188    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    SLICE_X112Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[4]/C
                         clock pessimism              0.155    14.343    
                         clock uncertainty           -0.071    14.272    
    SLICE_X112Y22        FDCE (Recov_fdce_C_CLR)     -0.319    13.953    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         13.953    
                         arrival time                          -7.071    
  -------------------------------------------------------------------
                         slack                                  6.882    

Slack (MET) :             6.882ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[5]/CLR
                            (recovery check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        2.701ns  (logic 0.718ns (26.579%)  route 1.983ns (73.421%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 14.188 - 12.500 ) 
    Source Clock Delay      (SCD):    1.870ns = ( 4.370 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.870     4.370    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X111Y19        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y19        FDCE (Prop_fdce_C_Q)         0.419     4.789 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.849     5.638    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X111Y19        LUT1 (Prop_lut1_I0_O)        0.299     5.937 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=43, routed)          1.135     7.071    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/AR[0]
    SLICE_X112Y22        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.688    14.188    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    SLICE_X112Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[5]/C
                         clock pessimism              0.155    14.343    
                         clock uncertainty           -0.071    14.272    
    SLICE_X112Y22        FDCE (Recov_fdce_C_CLR)     -0.319    13.953    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         13.953    
                         arrival time                          -7.071    
  -------------------------------------------------------------------
                         slack                                  6.882    

Slack (MET) :             6.905ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[11]/CLR
                            (recovery check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        2.550ns  (logic 0.718ns (28.161%)  route 1.832ns (71.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 14.186 - 12.500 ) 
    Source Clock Delay      (SCD):    1.870ns = ( 4.370 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.870     4.370    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X111Y19        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y19        FDCE (Prop_fdce_C_Q)         0.419     4.789 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.849     5.638    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X111Y19        LUT1 (Prop_lut1_I0_O)        0.299     5.937 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=43, routed)          0.983     6.920    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/AR[0]
    SLICE_X106Y22        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.686    14.186    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X106Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[11]/C
                         clock pessimism              0.115    14.301    
                         clock uncertainty           -0.071    14.230    
    SLICE_X106Y22        FDCE (Recov_fdce_C_CLR)     -0.405    13.825    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[11]
  -------------------------------------------------------------------
                         required time                         13.825    
                         arrival time                          -6.920    
  -------------------------------------------------------------------
                         slack                                  6.905    

Slack (MET) :             6.905ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[12]/CLR
                            (recovery check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        2.550ns  (logic 0.718ns (28.161%)  route 1.832ns (71.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 14.186 - 12.500 ) 
    Source Clock Delay      (SCD):    1.870ns = ( 4.370 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.870     4.370    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X111Y19        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y19        FDCE (Prop_fdce_C_Q)         0.419     4.789 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.849     5.638    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X111Y19        LUT1 (Prop_lut1_I0_O)        0.299     5.937 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=43, routed)          0.983     6.920    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/AR[0]
    SLICE_X106Y22        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.686    14.186    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X106Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[12]/C
                         clock pessimism              0.115    14.301    
                         clock uncertainty           -0.071    14.230    
    SLICE_X106Y22        FDCE (Recov_fdce_C_CLR)     -0.405    13.825    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[12]
  -------------------------------------------------------------------
                         required time                         13.825    
                         arrival time                          -6.920    
  -------------------------------------------------------------------
                         slack                                  6.905    

Slack (MET) :             6.905ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[13]/CLR
                            (recovery check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        2.550ns  (logic 0.718ns (28.161%)  route 1.832ns (71.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 14.186 - 12.500 ) 
    Source Clock Delay      (SCD):    1.870ns = ( 4.370 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.870     4.370    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X111Y19        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y19        FDCE (Prop_fdce_C_Q)         0.419     4.789 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.849     5.638    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X111Y19        LUT1 (Prop_lut1_I0_O)        0.299     5.937 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=43, routed)          0.983     6.920    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/AR[0]
    SLICE_X106Y22        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.686    14.186    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X106Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[13]/C
                         clock pessimism              0.115    14.301    
                         clock uncertainty           -0.071    14.230    
    SLICE_X106Y22        FDCE (Recov_fdce_C_CLR)     -0.405    13.825    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[13]
  -------------------------------------------------------------------
                         required time                         13.825    
                         arrival time                          -6.920    
  -------------------------------------------------------------------
                         slack                                  6.905    

Slack (MET) :             6.905ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[9]/CLR
                            (recovery check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        2.550ns  (logic 0.718ns (28.161%)  route 1.832ns (71.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 14.186 - 12.500 ) 
    Source Clock Delay      (SCD):    1.870ns = ( 4.370 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.870     4.370    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X111Y19        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y19        FDCE (Prop_fdce_C_Q)         0.419     4.789 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.849     5.638    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X111Y19        LUT1 (Prop_lut1_I0_O)        0.299     5.937 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=43, routed)          0.983     6.920    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/AR[0]
    SLICE_X106Y22        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.686    14.186    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X106Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[9]/C
                         clock pessimism              0.115    14.301    
                         clock uncertainty           -0.071    14.230    
    SLICE_X106Y22        FDCE (Recov_fdce_C_CLR)     -0.405    13.825    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[9]
  -------------------------------------------------------------------
                         required time                         13.825    
                         arrival time                          -6.920    
  -------------------------------------------------------------------
                         slack                                  6.905    

Slack (MET) :             6.905ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[7]/CLR
                            (recovery check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        2.550ns  (logic 0.718ns (28.161%)  route 1.832ns (71.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 14.186 - 12.500 ) 
    Source Clock Delay      (SCD):    1.870ns = ( 4.370 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.870     4.370    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X111Y19        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y19        FDCE (Prop_fdce_C_Q)         0.419     4.789 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.849     5.638    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X111Y19        LUT1 (Prop_lut1_I0_O)        0.299     5.937 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=43, routed)          0.983     6.920    design_1_i/ZmodAWGController_0/U0/InstSamplingReset_n_0
    SLICE_X106Y22        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.686    14.186    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[7]/C
                         clock pessimism              0.115    14.301    
                         clock uncertainty           -0.071    14.230    
    SLICE_X106Y22        FDCE (Recov_fdce_C_CLR)     -0.405    13.825    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[7]
  -------------------------------------------------------------------
                         required time                         13.825    
                         arrival time                          -6.920    
  -------------------------------------------------------------------
                         slack                                  6.905    

Slack (MET) :             6.905ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[8]/CLR
                            (recovery check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        2.550ns  (logic 0.718ns (28.161%)  route 1.832ns (71.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 14.186 - 12.500 ) 
    Source Clock Delay      (SCD):    1.870ns = ( 4.370 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.870     4.370    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X111Y19        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y19        FDCE (Prop_fdce_C_Q)         0.419     4.789 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.849     5.638    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X111Y19        LUT1 (Prop_lut1_I0_O)        0.299     5.937 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=43, routed)          0.983     6.920    design_1_i/ZmodAWGController_0/U0/InstSamplingReset_n_0
    SLICE_X106Y22        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.686    14.186    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[8]/C
                         clock pessimism              0.115    14.301    
                         clock uncertainty           -0.071    14.230    
    SLICE_X106Y22        FDCE (Recov_fdce_C_CLR)     -0.405    13.825    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[8]
  -------------------------------------------------------------------
                         required time                         13.825    
                         arrival time                          -6.920    
  -------------------------------------------------------------------
                         slack                                  6.905    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[0]/CLR
                            (removal check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.689ns  (logic 0.227ns (32.948%)  route 0.462ns (67.052%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns = ( 3.402 - 2.500 ) 
    Source Clock Delay      (SCD):    0.634ns = ( 3.134 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.634     3.134    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X111Y19        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y19        FDCE (Prop_fdce_C_Q)         0.128     3.262 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.283     3.544    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X111Y19        LUT1 (Prop_lut1_I0_O)        0.099     3.643 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=43, routed)          0.179     3.823    design_1_i/ZmodAWGController_0/U0/InstSamplingReset_n_0
    SLICE_X106Y19        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.902     3.402    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y19        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[0]/C
                         clock pessimism             -0.233     3.169    
    SLICE_X106Y19        FDCE (Remov_fdce_C_CLR)     -0.092     3.077    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.077    
                         arrival time                           3.823    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[15]/CLR
                            (removal check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.782ns  (logic 0.227ns (29.018%)  route 0.555ns (70.982%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns = ( 3.400 - 2.500 ) 
    Source Clock Delay      (SCD):    0.634ns = ( 3.134 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.634     3.134    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X111Y19        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y19        FDCE (Prop_fdce_C_Q)         0.128     3.262 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.283     3.544    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X111Y19        LUT1 (Prop_lut1_I0_O)        0.099     3.643 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=43, routed)          0.273     3.916    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/AR[0]
    SLICE_X107Y21        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.900     3.400    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X107Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[15]/C
                         clock pessimism             -0.233     3.167    
    SLICE_X107Y21        FDCE (Remov_fdce_C_CLR)     -0.092     3.075    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.075    
                         arrival time                           3.916    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[2]/CLR
                            (removal check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.782ns  (logic 0.227ns (29.018%)  route 0.555ns (70.982%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns = ( 3.400 - 2.500 ) 
    Source Clock Delay      (SCD):    0.634ns = ( 3.134 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.634     3.134    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X111Y19        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y19        FDCE (Prop_fdce_C_Q)         0.128     3.262 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.283     3.544    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X111Y19        LUT1 (Prop_lut1_I0_O)        0.099     3.643 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=43, routed)          0.273     3.916    design_1_i/ZmodAWGController_0/U0/InstSamplingReset_n_0
    SLICE_X107Y21        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.900     3.400    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X107Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[2]/C
                         clock pessimism             -0.233     3.167    
    SLICE_X107Y21        FDCE (Remov_fdce_C_CLR)     -0.092     3.075    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.075    
                         arrival time                           3.916    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[3]/CLR
                            (removal check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.782ns  (logic 0.227ns (29.018%)  route 0.555ns (70.982%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns = ( 3.400 - 2.500 ) 
    Source Clock Delay      (SCD):    0.634ns = ( 3.134 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.634     3.134    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X111Y19        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y19        FDCE (Prop_fdce_C_Q)         0.128     3.262 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.283     3.544    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X111Y19        LUT1 (Prop_lut1_I0_O)        0.099     3.643 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=43, routed)          0.273     3.916    design_1_i/ZmodAWGController_0/U0/InstSamplingReset_n_0
    SLICE_X107Y21        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.900     3.400    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X107Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[3]/C
                         clock pessimism             -0.233     3.167    
    SLICE_X107Y21        FDCE (Remov_fdce_C_CLR)     -0.092     3.075    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.075    
                         arrival time                           3.916    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[2]/CLR
                            (removal check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.787ns  (logic 0.227ns (28.857%)  route 0.560ns (71.143%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns = ( 3.400 - 2.500 ) 
    Source Clock Delay      (SCD):    0.634ns = ( 3.134 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.634     3.134    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X111Y19        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y19        FDCE (Prop_fdce_C_Q)         0.128     3.262 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.283     3.544    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X111Y19        LUT1 (Prop_lut1_I0_O)        0.099     3.643 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=43, routed)          0.277     3.920    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/AR[0]
    SLICE_X106Y21        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.900     3.400    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X106Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[2]/C
                         clock pessimism             -0.233     3.167    
    SLICE_X106Y21        FDCE (Remov_fdce_C_CLR)     -0.092     3.075    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.075    
                         arrival time                           3.920    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[4]/CLR
                            (removal check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.787ns  (logic 0.227ns (28.857%)  route 0.560ns (71.143%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns = ( 3.400 - 2.500 ) 
    Source Clock Delay      (SCD):    0.634ns = ( 3.134 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.634     3.134    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X111Y19        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y19        FDCE (Prop_fdce_C_Q)         0.128     3.262 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.283     3.544    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X111Y19        LUT1 (Prop_lut1_I0_O)        0.099     3.643 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=43, routed)          0.277     3.920    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/AR[0]
    SLICE_X106Y21        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.900     3.400    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X106Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[4]/C
                         clock pessimism             -0.233     3.167    
    SLICE_X106Y21        FDCE (Remov_fdce_C_CLR)     -0.092     3.075    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.075    
                         arrival time                           3.920    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[5]/CLR
                            (removal check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.787ns  (logic 0.227ns (28.857%)  route 0.560ns (71.143%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns = ( 3.400 - 2.500 ) 
    Source Clock Delay      (SCD):    0.634ns = ( 3.134 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.634     3.134    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X111Y19        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y19        FDCE (Prop_fdce_C_Q)         0.128     3.262 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.283     3.544    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X111Y19        LUT1 (Prop_lut1_I0_O)        0.099     3.643 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=43, routed)          0.277     3.920    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/AR[0]
    SLICE_X106Y21        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.900     3.400    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X106Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[5]/C
                         clock pessimism             -0.233     3.167    
    SLICE_X106Y21        FDCE (Remov_fdce_C_CLR)     -0.092     3.075    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.075    
                         arrival time                           3.920    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[8]/CLR
                            (removal check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.787ns  (logic 0.227ns (28.857%)  route 0.560ns (71.143%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns = ( 3.400 - 2.500 ) 
    Source Clock Delay      (SCD):    0.634ns = ( 3.134 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.634     3.134    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X111Y19        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y19        FDCE (Prop_fdce_C_Q)         0.128     3.262 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.283     3.544    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X111Y19        LUT1 (Prop_lut1_I0_O)        0.099     3.643 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=43, routed)          0.277     3.920    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/AR[0]
    SLICE_X106Y21        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.900     3.400    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X106Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[8]/C
                         clock pessimism             -0.233     3.167    
    SLICE_X106Y21        FDCE (Remov_fdce_C_CLR)     -0.092     3.075    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.075    
                         arrival time                           3.920    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[3]/CLR
                            (removal check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.829ns  (logic 0.227ns (27.370%)  route 0.602ns (72.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns = ( 3.397 - 2.500 ) 
    Source Clock Delay      (SCD):    0.634ns = ( 3.134 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.634     3.134    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X111Y19        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y19        FDCE (Prop_fdce_C_Q)         0.128     3.262 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.283     3.544    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X111Y19        LUT1 (Prop_lut1_I0_O)        0.099     3.643 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=43, routed)          0.320     3.963    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/AR[0]
    SLICE_X106Y23        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.897     3.397    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X106Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[3]/C
                         clock pessimism             -0.233     3.164    
    SLICE_X106Y23        FDCE (Remov_fdce_C_CLR)     -0.092     3.072    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.072    
                         arrival time                           3.963    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[6]/CLR
                            (removal check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.829ns  (logic 0.227ns (27.370%)  route 0.602ns (72.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns = ( 3.397 - 2.500 ) 
    Source Clock Delay      (SCD):    0.634ns = ( 3.134 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.634     3.134    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X111Y19        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y19        FDCE (Prop_fdce_C_Q)         0.128     3.262 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.283     3.544    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X111Y19        LUT1 (Prop_lut1_I0_O)        0.099     3.643 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=43, routed)          0.320     3.963    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/AR[0]
    SLICE_X106Y23        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.897     3.397    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X106Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[6]/C
                         clock pessimism             -0.233     3.164    
    SLICE_X106Y23        FDCE (Remov_fdce_C_CLR)     -0.092     3.072    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.072    
                         arrival time                           3.963    
  -------------------------------------------------------------------
                         slack                                  0.891    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.654ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.147ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/sZmodDAC_Reset_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.403ns  (logic 0.773ns (22.716%)  route 2.630ns (77.284%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 8.593 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.877    -0.779    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X112Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y14        FDCE (Prop_fdce_C_Q)         0.478    -0.301 r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.319     0.018    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y13        LUT1 (Prop_lut1_I0_O)        0.295     0.313 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=109, routed)         2.310     2.623    design_1_i/ZmodAWGController_0/U0/InstSysReset_n_2
    SLICE_X113Y4         FDPE                                         f  design_1_i/ZmodAWGController_0/U0/sZmodDAC_Reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.702     8.593    design_1_i/ZmodAWGController_0/U0/SysClk100
    SLICE_X113Y4         FDPE                                         r  design_1_i/ZmodAWGController_0/U0/sZmodDAC_Reset_reg/C
                         clock pessimism              0.608     9.201    
                         clock uncertainty           -0.072     9.129    
    SLICE_X113Y4         FDPE (Recov_fdpe_C_PRE)     -0.359     8.770    design_1_i/ZmodAWGController_0/U0/sZmodDAC_Reset_reg
  -------------------------------------------------------------------
                         required time                          8.770    
                         arrival time                          -2.623    
  -------------------------------------------------------------------
                         slack                                  6.147    

Slack (MET) :             6.176ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.773ns (23.545%)  route 2.510ns (76.455%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 8.589 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.877    -0.779    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X112Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y14        FDCE (Prop_fdce_C_Q)         0.478    -0.301 r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.319     0.018    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y13        LUT1 (Prop_lut1_I0_O)        0.295     0.313 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=109, routed)         2.191     2.504    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sCounter_reg[4]
    SLICE_X109Y10        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.698     8.589    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/SysClk100
    SLICE_X109Y10        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[6]/C
                         clock pessimism              0.568     9.157    
                         clock uncertainty           -0.072     9.085    
    SLICE_X109Y10        FDCE (Recov_fdce_C_CLR)     -0.405     8.680    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[6]
  -------------------------------------------------------------------
                         required time                          8.680    
                         arrival time                          -2.504    
  -------------------------------------------------------------------
                         slack                                  6.176    

Slack (MET) :             6.176ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.773ns (23.545%)  route 2.510ns (76.455%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 8.589 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.877    -0.779    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X112Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y14        FDCE (Prop_fdce_C_Q)         0.478    -0.301 r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.319     0.018    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y13        LUT1 (Prop_lut1_I0_O)        0.295     0.313 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=109, routed)         2.191     2.504    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sCounter_reg[4]
    SLICE_X109Y10        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.698     8.589    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/SysClk100
    SLICE_X109Y10        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[7]/C
                         clock pessimism              0.568     9.157    
                         clock uncertainty           -0.072     9.085    
    SLICE_X109Y10        FDCE (Recov_fdce_C_CLR)     -0.405     8.680    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[7]
  -------------------------------------------------------------------
                         required time                          8.680    
                         arrival time                          -2.504    
  -------------------------------------------------------------------
                         slack                                  6.176    

Slack (MET) :             6.176ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.773ns (23.545%)  route 2.510ns (76.455%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 8.589 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.877    -0.779    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X112Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y14        FDCE (Prop_fdce_C_Q)         0.478    -0.301 r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.319     0.018    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y13        LUT1 (Prop_lut1_I0_O)        0.295     0.313 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=109, routed)         2.191     2.504    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sCounter_reg[4]
    SLICE_X109Y10        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.698     8.589    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/SysClk100
    SLICE_X109Y10        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[8]/C
                         clock pessimism              0.568     9.157    
                         clock uncertainty           -0.072     9.085    
    SLICE_X109Y10        FDCE (Recov_fdce_C_CLR)     -0.405     8.680    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[8]
  -------------------------------------------------------------------
                         required time                          8.680    
                         arrival time                          -2.504    
  -------------------------------------------------------------------
                         slack                                  6.176    

Slack (MET) :             6.176ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.773ns (23.545%)  route 2.510ns (76.455%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 8.589 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.877    -0.779    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X112Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y14        FDCE (Prop_fdce_C_Q)         0.478    -0.301 r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.319     0.018    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y13        LUT1 (Prop_lut1_I0_O)        0.295     0.313 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=109, routed)         2.191     2.504    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sCounter_reg[4]
    SLICE_X109Y10        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.698     8.589    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/SysClk100
    SLICE_X109Y10        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[9]/C
                         clock pessimism              0.568     9.157    
                         clock uncertainty           -0.072     9.085    
    SLICE_X109Y10        FDCE (Recov_fdce_C_CLR)     -0.405     8.680    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[9]
  -------------------------------------------------------------------
                         required time                          8.680    
                         arrival time                          -2.504    
  -------------------------------------------------------------------
                         slack                                  6.176    

Slack (MET) :             6.187ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sDAC_SPI_RdWrR_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.314ns  (logic 0.773ns (23.326%)  route 2.541ns (76.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 8.591 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.877    -0.779    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X112Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y14        FDCE (Prop_fdce_C_Q)         0.478    -0.301 r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.319     0.018    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y13        LUT1 (Prop_lut1_I0_O)        0.295     0.313 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=109, routed)         2.221     2.534    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sCounter_reg[4]
    SLICE_X113Y10        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sDAC_SPI_RdWrR_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.700     8.591    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/SysClk100
    SLICE_X113Y10        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sDAC_SPI_RdWrR_reg/C
                         clock pessimism              0.608     9.199    
                         clock uncertainty           -0.072     9.127    
    SLICE_X113Y10        FDCE (Recov_fdce_C_CLR)     -0.405     8.722    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sDAC_SPI_RdWrR_reg
  -------------------------------------------------------------------
                         required time                          8.722    
                         arrival time                          -2.534    
  -------------------------------------------------------------------
                         slack                                  6.187    

Slack (MET) :             6.220ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.773ns (23.545%)  route 2.510ns (76.455%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 8.589 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.877    -0.779    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X112Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y14        FDCE (Prop_fdce_C_Q)         0.478    -0.301 r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.319     0.018    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y13        LUT1 (Prop_lut1_I0_O)        0.295     0.313 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=109, routed)         2.191     2.504    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sCounter_reg[4]
    SLICE_X108Y10        FDPE                                         f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.698     8.589    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/SysClk100
    SLICE_X108Y10        FDPE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[0]/C
                         clock pessimism              0.568     9.157    
                         clock uncertainty           -0.072     9.085    
    SLICE_X108Y10        FDPE (Recov_fdpe_C_PRE)     -0.361     8.724    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[0]
  -------------------------------------------------------------------
                         required time                          8.724    
                         arrival time                          -2.504    
  -------------------------------------------------------------------
                         slack                                  6.220    

Slack (MET) :             6.220ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.773ns (23.545%)  route 2.510ns (76.455%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 8.589 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.877    -0.779    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X112Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y14        FDCE (Prop_fdce_C_Q)         0.478    -0.301 r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.319     0.018    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y13        LUT1 (Prop_lut1_I0_O)        0.295     0.313 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=109, routed)         2.191     2.504    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sCounter_reg[4]
    SLICE_X108Y10        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.698     8.589    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/SysClk100
    SLICE_X108Y10        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[4]/C
                         clock pessimism              0.568     9.157    
                         clock uncertainty           -0.072     9.085    
    SLICE_X108Y10        FDCE (Recov_fdce_C_CLR)     -0.361     8.724    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[4]
  -------------------------------------------------------------------
                         required time                          8.724    
                         arrival time                          -2.504    
  -------------------------------------------------------------------
                         slack                                  6.220    

Slack (MET) :             6.220ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.773ns (23.545%)  route 2.510ns (76.455%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 8.589 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.877    -0.779    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X112Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y14        FDCE (Prop_fdce_C_Q)         0.478    -0.301 r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.319     0.018    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y13        LUT1 (Prop_lut1_I0_O)        0.295     0.313 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=109, routed)         2.191     2.504    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sCounter_reg[4]
    SLICE_X108Y10        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.698     8.589    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/SysClk100
    SLICE_X108Y10        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[5]/C
                         clock pessimism              0.568     9.157    
                         clock uncertainty           -0.072     9.085    
    SLICE_X108Y10        FDCE (Recov_fdce_C_CLR)     -0.361     8.724    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[5]
  -------------------------------------------------------------------
                         required time                          8.724    
                         arrival time                          -2.504    
  -------------------------------------------------------------------
                         slack                                  6.220    

Slack (MET) :             6.222ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sCfgTimer_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.281ns  (logic 0.773ns (23.559%)  route 2.508ns (76.441%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 8.593 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.877    -0.779    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X112Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y14        FDCE (Prop_fdce_C_Q)         0.478    -0.301 r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.319     0.018    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y13        LUT1 (Prop_lut1_I0_O)        0.295     0.313 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=109, routed)         2.189     2.502    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sCounter_reg[4]
    SLICE_X110Y5         FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sCfgTimer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.702     8.593    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/SysClk100
    SLICE_X110Y5         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sCfgTimer_reg[0]/C
                         clock pessimism              0.608     9.201    
                         clock uncertainty           -0.072     9.129    
    SLICE_X110Y5         FDCE (Recov_fdce_C_CLR)     -0.405     8.724    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sCfgTimer_reg[0]
  -------------------------------------------------------------------
                         required time                          8.724    
                         arrival time                          -2.502    
  -------------------------------------------------------------------
                         slack                                  6.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/sZmodDAC_EnOut_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.246ns (42.772%)  route 0.329ns (57.228%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.638    -0.534    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X112Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y14        FDCE (Prop_fdce_C_Q)         0.148    -0.386 r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.123    -0.263    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y13        LUT1 (Prop_lut1_I0_O)        0.098    -0.165 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=109, routed)         0.206     0.041    design_1_i/ZmodAWGController_0/U0/InstSysReset_n_2
    SLICE_X113Y14        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/sZmodDAC_EnOut_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.908    -0.772    design_1_i/ZmodAWGController_0/U0/SysClk100
    SLICE_X113Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/sZmodDAC_EnOut_reg/C
                         clock pessimism              0.251    -0.521    
    SLICE_X113Y14        FDCE (Remov_fdce_C_CLR)     -0.092    -0.613    design_1_i/ZmodAWGController_0/U0/sZmodDAC_EnOut_reg
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.246ns (37.591%)  route 0.408ns (62.409%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.638    -0.534    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X112Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y14        FDCE (Prop_fdce_C_Q)         0.148    -0.386 r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.123    -0.263    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y13        LUT1 (Prop_lut1_I0_O)        0.098    -0.165 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=109, routed)         0.285     0.120    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X113Y12        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.909    -0.771    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X113Y12        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[0]/C
                         clock pessimism              0.253    -0.518    
    SLICE_X113Y12        FDCE (Remov_fdce_C_CLR)     -0.092    -0.610    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                           0.120    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.246ns (37.591%)  route 0.408ns (62.409%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.638    -0.534    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X112Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y14        FDCE (Prop_fdce_C_Q)         0.148    -0.386 r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.123    -0.263    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y13        LUT1 (Prop_lut1_I0_O)        0.098    -0.165 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=109, routed)         0.285     0.120    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X113Y12        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.909    -0.771    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X113Y12        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[1]/C
                         clock pessimism              0.253    -0.518    
    SLICE_X113Y12        FDCE (Remov_fdce_C_CLR)     -0.092    -0.610    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                           0.120    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.246ns (37.591%)  route 0.408ns (62.409%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.638    -0.534    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X112Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y14        FDCE (Prop_fdce_C_Q)         0.148    -0.386 r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.123    -0.263    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y13        LUT1 (Prop_lut1_I0_O)        0.098    -0.165 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=109, routed)         0.285     0.120    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X113Y12        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.909    -0.771    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X113Y12        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[2]/C
                         clock pessimism              0.253    -0.518    
    SLICE_X113Y12        FDCE (Remov_fdce_C_CLR)     -0.092    -0.610    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                           0.120    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.246ns (37.591%)  route 0.408ns (62.409%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.638    -0.534    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X112Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y14        FDCE (Prop_fdce_C_Q)         0.148    -0.386 r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.123    -0.263    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y13        LUT1 (Prop_lut1_I0_O)        0.098    -0.165 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=109, routed)         0.285     0.120    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X113Y12        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.909    -0.771    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X113Y12        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[3]/C
                         clock pessimism              0.253    -0.518    
    SLICE_X113Y12        FDCE (Remov_fdce_C_CLR)     -0.092    -0.610    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                           0.120    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.246ns (37.591%)  route 0.408ns (62.409%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.638    -0.534    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X112Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y14        FDCE (Prop_fdce_C_Q)         0.148    -0.386 r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.123    -0.263    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y13        LUT1 (Prop_lut1_I0_O)        0.098    -0.165 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=109, routed)         0.285     0.120    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X113Y12        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.909    -0.771    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X113Y12        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]/C
                         clock pessimism              0.253    -0.518    
    SLICE_X113Y12        FDCE (Remov_fdce_C_CLR)     -0.092    -0.610    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                           0.120    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.246ns (33.843%)  route 0.481ns (66.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.638    -0.534    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X112Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y14        FDCE (Prop_fdce_C_Q)         0.148    -0.386 r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.123    -0.263    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y13        LUT1 (Prop_lut1_I0_O)        0.098    -0.165 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=109, routed)         0.357     0.193    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X112Y9         FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.912    -0.768    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y9         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[1]/C
                         clock pessimism              0.253    -0.515    
    SLICE_X112Y9         FDCE (Remov_fdce_C_CLR)     -0.067    -0.582    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.246ns (33.843%)  route 0.481ns (66.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.638    -0.534    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X112Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y14        FDCE (Prop_fdce_C_Q)         0.148    -0.386 r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.123    -0.263    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y13        LUT1 (Prop_lut1_I0_O)        0.098    -0.165 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=109, routed)         0.357     0.193    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X112Y9         FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.912    -0.768    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y9         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[3]/C
                         clock pessimism              0.253    -0.515    
    SLICE_X112Y9         FDCE (Remov_fdce_C_CLR)     -0.067    -0.582    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[3]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.246ns (33.843%)  route 0.481ns (66.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.638    -0.534    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X112Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y14        FDCE (Prop_fdce_C_Q)         0.148    -0.386 r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.123    -0.263    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y13        LUT1 (Prop_lut1_I0_O)        0.098    -0.165 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=109, routed)         0.357     0.193    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X112Y9         FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.912    -0.768    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y9         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[4]/C
                         clock pessimism              0.253    -0.515    
    SLICE_X112Y9         FDCE (Remov_fdce_C_CLR)     -0.067    -0.582    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[4]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.246ns (33.843%)  route 0.481ns (66.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.638    -0.534    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X112Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y14        FDCE (Prop_fdce_C_Q)         0.148    -0.386 r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.123    -0.263    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X112Y13        LUT1 (Prop_lut1_I0_O)        0.098    -0.165 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=109, routed)         0.357     0.193    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X112Y9         FDPE                                         f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.912    -0.768    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y9         FDPE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[0]/C
                         clock pessimism              0.253    -0.515    
    SLICE_X112Y9         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.586    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.779    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  DAC_Clk
  To Clock:  DAC_Clk

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
                            (recovery check against rising-edge clock DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.054ns  (logic 0.773ns (37.636%)  route 1.281ns (62.364%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.670ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_Clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.870     1.870    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y19        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y19        FDCE (Prop_fdce_C_Q)         0.478     2.348 r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.719     3.067    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y22        LUT1 (Prop_lut1_I0_O)        0.295     3.362 f  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           0.562     3.924    design_1_i/ZmodAWGController_0/U0/R
    OLOGIC_X1Y22         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_Clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.670     1.670    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_Clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.870     1.870    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y19        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y19        FDCE (Prop_fdce_C_Q)         0.518     2.388 r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.190     2.578    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y19        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_Clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.691     1.691    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y19        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_Clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.634     0.634    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y19        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y19        FDCE (Prop_fdce_C_Q)         0.164     0.798 r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.853    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y19        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_Clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.903     0.903    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y19        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
                            (removal check against rising-edge clock DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.748ns  (logic 0.246ns (32.892%)  route 0.502ns (67.108%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_Clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.634     0.634    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X112Y19        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y19        FDCE (Prop_fdce_C_Q)         0.148     0.782 r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.253     1.034    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y22        LUT1 (Prop_lut1_I0_O)        0.098     1.132 f  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           0.249     1.381    design_1_i/ZmodAWGController_0/U0/R
    OLOGIC_X1Y22         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_Clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.898     0.898    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  DAC_InIO_Clk
  To Clock:  DAC_InIO_Clk

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/CLR
                            (recovery check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.533ns  (logic 0.718ns (28.344%)  route 1.815ns (71.656%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 4.183 - 2.500 ) 
    Source Clock Delay      (SCD):    1.870ns = ( 4.370 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.870     4.370    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X111Y19        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y19        FDCE (Prop_fdce_C_Q)         0.419     4.789 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.849     5.638    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X111Y19        LUT1 (Prop_lut1_I0_O)        0.299     5.937 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=43, routed)          0.967     6.903    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/AR[0]
    SLICE_X106Y24        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.683     4.183    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X106Y24        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/CLR
                            (recovery check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.533ns  (logic 0.718ns (28.344%)  route 1.815ns (71.656%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 4.183 - 2.500 ) 
    Source Clock Delay      (SCD):    1.870ns = ( 4.370 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.870     4.370    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X111Y19        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y19        FDCE (Prop_fdce_C_Q)         0.419     4.789 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.849     5.638    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X111Y19        LUT1 (Prop_lut1_I0_O)        0.299     5.937 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=43, routed)          0.967     6.903    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/AR[0]
    SLICE_X106Y24        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.683     4.183    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X106Y24        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.655ns  (logic 0.456ns (69.583%)  route 0.199ns (30.417%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 4.183 - 2.500 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 4.361 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.861     4.361    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X106Y24        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y24        FDCE (Prop_fdce_C_Q)         0.456     4.817 r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.199     5.016    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages[0]
    SLICE_X106Y24        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.683     4.183    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X106Y24        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 4.191 - 2.500 ) 
    Source Clock Delay      (SCD):    1.870ns = ( 4.370 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.870     4.370    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X111Y19        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y19        FDCE (Prop_fdce_C_Q)         0.456     4.826 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.190     5.016    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[0]
    SLICE_X111Y19        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.691     4.191    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X111Y19        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns = ( 3.403 - 2.500 ) 
    Source Clock Delay      (SCD):    0.634ns = ( 3.134 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.634     3.134    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X111Y19        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y19        FDCE (Prop_fdce_C_Q)         0.141     3.275 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     3.330    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[0]
    SLICE_X111Y19        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.903     3.403    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X111Y19        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns = ( 3.396 - 2.500 ) 
    Source Clock Delay      (SCD):    0.628ns = ( 3.128 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.628     3.128    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X106Y24        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y24        FDCE (Prop_fdce_C_Q)         0.141     3.269 r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065     3.334    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages[0]
    SLICE_X106Y24        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.896     3.396    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X106Y24        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/CLR
                            (removal check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.910ns  (logic 0.227ns (24.940%)  route 0.683ns (75.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns = ( 3.396 - 2.500 ) 
    Source Clock Delay      (SCD):    0.634ns = ( 3.134 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.634     3.134    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X111Y19        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y19        FDCE (Prop_fdce_C_Q)         0.128     3.262 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.283     3.544    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X111Y19        LUT1 (Prop_lut1_I0_O)        0.099     3.643 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=43, routed)          0.401     4.044    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/AR[0]
    SLICE_X106Y24        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.896     3.396    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X106Y24        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/CLR
                            (removal check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.910ns  (logic 0.227ns (24.940%)  route 0.683ns (75.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns = ( 3.396 - 2.500 ) 
    Source Clock Delay      (SCD):    0.634ns = ( 3.134 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.634     3.134    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X111Y19        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y19        FDCE (Prop_fdce_C_Q)         0.128     3.262 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.283     3.544    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X111Y19        LUT1 (Prop_lut1_I0_O)        0.099     3.643 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=43, routed)          0.401     4.044    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/AR[0]
    SLICE_X106Y24        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.896     3.396    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X106Y24        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.877    -0.779    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X112Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y14        FDCE (Prop_fdce_C_Q)         0.518    -0.261 r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.190    -0.072    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.697    -1.412    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X112Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.577ns  (logic 0.418ns (72.456%)  route 0.159ns (27.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.697    -1.412    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X112Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y14        FDCE (Prop_fdce_C_Q)         0.418    -0.994 r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.159    -0.835    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.877    -0.779    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X112Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  DAC_Clk
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZmodDAC_ClkIn_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.646ns  (logic 2.645ns (99.962%)  route 0.001ns (0.038%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_Clk fall edge)    5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.888     6.888    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y22         ODDR (Prop_oddr_C_Q)         0.472     7.360 r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/Q
                         net (fo=1, routed)           0.001     7.361    design_1_i/ZmodAWGController_0/U0/DAC_ClkInODDR
    W16                  OBUF (Prop_obuf_I_O)         2.173     9.534 r  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIn/O
                         net (fo=0)                   0.000     9.534    ZmodDAC_ClkIn_0
    W16                                                               r  ZmodDAC_ClkIn_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZmodDAC_ClkIO_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.605ns  (logic 2.604ns (99.962%)  route 0.001ns (0.038%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_Clk fall edge)    5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.886     6.886    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.472     7.358 r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     7.359    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         2.132     9.491 r  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     9.491    ZmodDAC_ClkIO_0
    W17                                                               r  ZmodDAC_ClkIO_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZmodDAC_ClkIO_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.082ns  (logic 1.081ns (99.908%)  route 0.001ns (0.092%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_Clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.626     0.626    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.177     0.803 r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     0.804    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         0.904     1.707 r  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     1.707    ZmodDAC_ClkIO_0
    W17                                                               r  ZmodDAC_ClkIO_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZmodDAC_ClkIn_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.122ns  (logic 1.121ns (99.911%)  route 0.001ns (0.089%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_Clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.626     0.626    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y22         ODDR (Prop_oddr_C_Q)         0.177     0.803 r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/Q
                         net (fo=1, routed)           0.001     0.804    design_1_i/ZmodAWGController_0/U0/DAC_ClkInODDR
    W16                  OBUF (Prop_obuf_I_O)         0.944     1.748 r  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIn/O
                         net (fo=0)                   0.000     1.748    ZmodDAC_ClkIn_0
    W16                                                               r  ZmodDAC_ClkIn_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/sZmodDAC_EnOut_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_EnOut_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.574ns  (logic 3.096ns (55.545%)  route 2.478ns (44.455%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.877    -0.779    design_1_i/ZmodAWGController_0/U0/SysClk100
    SLICE_X113Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/sZmodDAC_EnOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y14        FDCE (Prop_fdce_C_Q)         0.456    -0.323 r  design_1_i/ZmodAWGController_0/U0/sZmodDAC_EnOut_reg/Q
                         net (fo=1, routed)           2.478     2.154    sZmodDAC_EnOut_0_OBUF
    AA22                 OBUF (Prop_obuf_I_O)         2.640     4.794 r  sZmodDAC_EnOut_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.794    sZmodDAC_EnOut_0
    AA22                                                              r  sZmodDAC_EnOut_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/sZmodDAC_Reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_Reset_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.740ns  (logic 3.075ns (64.868%)  route 1.665ns (35.132%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.882    -0.774    design_1_i/ZmodAWGController_0/U0/SysClk100
    SLICE_X113Y4         FDPE                                         r  design_1_i/ZmodAWGController_0/U0/sZmodDAC_Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y4         FDPE (Prop_fdpe_C_Q)         0.456    -0.318 r  design_1_i/ZmodAWGController_0/U0/sZmodDAC_Reset_reg/Q
                         net (fo=1, routed)           1.665     1.347    sZmodDAC_Reset_0_OBUF
    Y13                  OBUF (Prop_obuf_I_O)         2.619     3.966 r  sZmodDAC_Reset_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.966    sZmodDAC_Reset_0
    Y13                                                               r  sZmodDAC_Reset_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_SCLK_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.617ns  (logic 2.710ns (58.705%)  route 1.906ns (41.295%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.881    -0.775    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y7         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y7         FDCE (Prop_fdce_C_Q)         0.478    -0.297 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[3]/Q
                         net (fo=8, routed)           1.906     1.609    sZmodDAC_SCLK_0_OBUF
    AA13                 OBUF (Prop_obuf_I_O)         2.232     3.841 r  sZmodDAC_SCLK_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.841    sZmodDAC_SCLK_0
    AA13                                                              r  sZmodDAC_SCLK_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sDir_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_SDIO_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.449ns  (logic 2.819ns (63.358%)  route 1.630ns (36.642%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.881    -0.775    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X113Y8         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sDir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y8         FDCE (Prop_fdce_C_Q)         0.456    -0.319 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sDir_reg/Q
                         net (fo=2, routed)           1.630     1.311    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/InstIOBUF/T
    Y14                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.674 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/InstIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     3.674    sZmodDAC_SDIO_0
    Y14                                                               r  sZmodDAC_SDIO_0 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCS_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_CS_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.331ns  (logic 2.521ns (58.217%)  route 1.809ns (41.783%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.881    -0.775    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X113Y7         FDPE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y7         FDPE (Prop_fdpe_C_Q)         0.456    -0.319 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCS_reg/Q
                         net (fo=1, routed)           1.809     1.490    sZmodDAC_CS_0_OBUF
    AA14                 OBUF (Prop_obuf_I_O)         2.065     3.555 r  sZmodDAC_CS_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.555    sZmodDAC_CS_0
    AA14                                                              r  sZmodDAC_CS_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sDir_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_SDIO_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.282ns  (logic 0.695ns (54.251%)  route 0.586ns (45.749%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.641    -0.531    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X113Y8         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sDir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y8         FDCE (Prop_fdce_C_Q)         0.141    -0.390 f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sDir_reg/Q
                         net (fo=2, routed)           0.586     0.196    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/InstIOBUF/T
    Y14                  OBUFT (TriStatE_obuft_T_O)
                                                      0.554     0.750 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/InstIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     0.750    sZmodDAC_SDIO_0
    Y14                                                               r  sZmodDAC_SDIO_0 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCS_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_CS_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.411ns  (logic 1.019ns (72.195%)  route 0.392ns (27.805%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.641    -0.531    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X113Y7         FDPE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y7         FDPE (Prop_fdpe_C_Q)         0.141    -0.390 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCS_reg/Q
                         net (fo=1, routed)           0.392     0.002    sZmodDAC_CS_0_OBUF
    AA14                 OBUF (Prop_obuf_I_O)         0.878     0.880 r  sZmodDAC_CS_0_OBUF_inst/O
                         net (fo=0)                   0.000     0.880    sZmodDAC_CS_0
    AA14                                                              r  sZmodDAC_CS_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_SCLK_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.532ns  (logic 1.070ns (69.871%)  route 0.461ns (30.129%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.641    -0.531    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y7         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y7         FDCE (Prop_fdce_C_Q)         0.148    -0.383 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[3]/Q
                         net (fo=8, routed)           0.461     0.078    sZmodDAC_SCLK_0_OBUF
    AA13                 OBUF (Prop_obuf_I_O)         0.922     1.000 r  sZmodDAC_SCLK_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.000    sZmodDAC_SCLK_0
    AA13                                                              r  sZmodDAC_SCLK_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/sZmodDAC_Reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_Reset_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.609ns  (logic 1.277ns (79.348%)  route 0.332ns (20.652%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.642    -0.530    design_1_i/ZmodAWGController_0/U0/SysClk100
    SLICE_X113Y4         FDPE                                         r  design_1_i/ZmodAWGController_0/U0/sZmodDAC_Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y4         FDPE (Prop_fdpe_C_Q)         0.141    -0.389 r  design_1_i/ZmodAWGController_0/U0/sZmodDAC_Reset_reg/Q
                         net (fo=1, routed)           0.332    -0.057    sZmodDAC_Reset_0_OBUF
    Y13                  OBUF (Prop_obuf_I_O)         1.136     1.079 r  sZmodDAC_Reset_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.079    sZmodDAC_Reset_0
    Y13                                                               r  sZmodDAC_Reset_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/sZmodDAC_EnOut_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_EnOut_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.989ns  (logic 1.298ns (65.228%)  route 0.692ns (34.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.638    -0.534    design_1_i/ZmodAWGController_0/U0/SysClk100
    SLICE_X113Y14        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/sZmodDAC_EnOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y14        FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  design_1_i/ZmodAWGController_0/U0/sZmodDAC_EnOut_reg/Q
                         net (fo=1, routed)           0.692     0.299    sZmodDAC_EnOut_0_OBUF
    AA22                 OBUF (Prop_obuf_I_O)         1.157     1.455 r  sZmodDAC_EnOut_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.455    sZmodDAC_EnOut_0
    AA22                                                              r  sZmodDAC_EnOut_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    D18                                               0.000     4.000 f  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     5.511 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -0.963 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.243    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.344 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.324    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.339    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sZmodDAC_SDIO_0
                            (input port)
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.278ns  (logic 1.094ns (48.026%)  route 1.184ns (51.974%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 r  sZmodDAC_SDIO_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/InstIOBUF/IO
    Y14                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/InstIOBUF/IBUF/O
                         net (fo=1, routed)           1.184     2.154    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRxData
    SLICE_X113Y9         LUT2 (Prop_lut2_I1_O)        0.124     2.278 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR[0]_i_1/O
                         net (fo=1, routed)           0.000     2.278    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/p_1_in[0]
    SLICE_X113Y9         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.700    -1.409    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X113Y9         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sZmodDAC_SDIO_0
                            (input port)
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.694ns  (logic 0.244ns (35.144%)  route 0.450ns (64.856%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 r  sZmodDAC_SDIO_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/InstIOBUF/IO
    Y14                  IBUF (Prop_ibuf_I_O)         0.199     0.199 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/InstIOBUF/IBUF/O
                         net (fo=1, routed)           0.450     0.649    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRxData
    SLICE_X113Y9         LUT2 (Prop_lut2_I1_O)        0.045     0.694 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR[0]_i_1/O
                         net (fo=1, routed)           0.000     0.694    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/p_1_in[0]
    SLICE_X113Y9         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.912    -0.768    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X113Y9         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[0]/C





