

<!DOCTYPE html>
<html class="writer-html5" lang="en" data-content_root="../../">
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>XME0726 Reference Manual &mdash; Microphase_FPGA_DOC V1.0 documentation</title>
      <link rel="stylesheet" type="text/css" href="../../_static/pygments.css?v=80d5e7a1" />
      <link rel="stylesheet" type="text/css" href="../../_static/css/theme.css?v=e59714d7" />
      <link rel="stylesheet" type="text/css" href="../../_static/custom.css?v=ff4c0a58" />

  
      <script src="../../_static/jquery.js?v=5d32c60e"></script>
      <script src="../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
      <script src="../../_static/documentation_options.js?v=d43430bd"></script>
      <script src="../../_static/doctools.js?v=9bcbadda"></script>
      <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="XME7035 Reference Manual" href="../XME7035/XME7035-Reference_Manual.html" />
    <link rel="prev" title="XME0724 Reference Manual" href="../XME0724/XME0724-Reference_Manual.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search"  style="background: none" >

          
          
          <a href="../../index.html" class="icon icon-home">
            Microphase_FPGA_DOC
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">SoM:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../SoM.html">Artix7 Series</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../SoM.html#zynq7000-series">ZYNQ7000 Series</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../XME0715/XME0715-Reference_Manual.html"><strong>XME0715 Reference Manual</strong></a></li>
<li class="toctree-l2"><a class="reference internal" href="../XME0720/XME0720-Reference_Manual.html"><strong>XME0720 Reference Manual</strong></a></li>
<li class="toctree-l2"><a class="reference internal" href="../XME0724/XME0724-Reference_Manual.html"><strong>XME0724 Reference Manual</strong></a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#"><strong>XME0726 Reference Manual</strong></a><ul>
<li class="toctree-l3"><a class="reference internal" href="#development-environment">Development Environment:</a></li>
<li class="toctree-l3"><a class="reference internal" href="#wechat-public-number">WeChat Public Number:</a></li>
<li class="toctree-l3"><a class="reference internal" href="#overview">●1. Overview</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#board-layout">○Board Layout</a></li>
<li class="toctree-l4"><a class="reference internal" href="#key-features">○Key Features</a></li>
<li class="toctree-l4"><a class="reference internal" href="#block-diagram">○Block diagram</a></li>
<li class="toctree-l4"><a class="reference internal" href="#mechanical-spec">○Mechanical Spec</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#function-resources">●2. Function Resources</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#fpga">○FPGA</a></li>
<li class="toctree-l4"><a class="reference internal" href="#ddr3">○DDR3</a></li>
<li class="toctree-l4"><a class="reference internal" href="#giga-eth">○Giga ETH</a></li>
<li class="toctree-l4"><a class="reference internal" href="#jtag">○JTAG</a></li>
<li class="toctree-l4"><a class="reference internal" href="#boot-config">○Boot Config</a></li>
<li class="toctree-l4"><a class="reference internal" href="#quad-spi-flash">○Quad-SPI Flash</a></li>
<li class="toctree-l4"><a class="reference internal" href="#clock">○Clock</a></li>
<li class="toctree-l4"><a class="reference internal" href="#power">○Power</a></li>
<li class="toctree-l4"><a class="reference internal" href="#led">○LED</a></li>
<li class="toctree-l4"><a class="reference internal" href="#expansion-ports">○Expansion Ports</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#related-documents">●3. Related Documents</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#xme0726">○XME0726</a></li>
<li class="toctree-l4"><a class="reference internal" href="#dev-xme0726">○Dev_XME0726</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../XME7035/XME7035-Reference_Manual.html"><strong>XME7035 Reference Manual</strong></a></li>
<li class="toctree-l2"><a class="reference internal" href="../XME7100/XME7100-Reference_Manual.html"><strong>XME7100 Reference Manual</strong></a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../SoM.html#zynq-ultrascale-series">Zynq UltraScale+ Series</a></li>
<li class="toctree-l1"><a class="reference internal" href="../SoM.html#kintex-ultrascale-series">Kintex UltraScale+ Series</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">CARRIER_BOARD:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../CARRIER_BOARD/PE100/PE100-Reference_Manual.html">PE100 Reference Manual</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../CARRIER_BOARD/PE300/PE300-Reference_Manual.html">PE300 Reference Manual</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../CARRIER_BOARD/PE500/PE500-Reference_Manual.html">PE500 Reference Manual</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../CARRIER_BOARD/DEV_XME0726/DEV_XME0726-Reference_Manual.html">DEV_XME0726 Reference Manual</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../CARRIER_BOARD/XPE_ZU100/XPE_ZU100-Reference_Manual.html">XPE_ZU100 Reference Manual</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">DEV_BOARD:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../DEV_BOARD/DEV_BOARD.html">Artix7 Series</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../DEV_BOARD/DEV_BOARD.html#zynq7000-series">ZYNQ7000 Series</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">About Us:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../About_Us/About%20Us.html">Company Introduction</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../About_Us/About%20Us.html#contact-us">Contact Us</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu"  style="background: none" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">Microphase_FPGA_DOC</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../SoM.html">Artix7 Series</a></li>
      <li class="breadcrumb-item active"><strong>XME0726 Reference Manual</strong></li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/SoM/XME0726/XME0726-Reference_Manual.md.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="xme0726-reference-manual">
<h1><strong>XME0726 Reference Manual</strong><a class="headerlink" href="#xme0726-reference-manual" title="Link to this heading"></a></h1>
<p><a class="reference external" href="https://microphase-doc.readthedocs.io/zh-cn/latest/SoM/XME0726/XME0726-Reference_Manual.html">[中文]</a></p>
<section id="development-environment">
<h2>Development Environment:<a class="headerlink" href="#development-environment" title="Link to this heading"></a></h2>
<p>Vivado 2018.3 is from Xilinx website</p>
<p><a class="reference external" href="https://www.xilinx.com">https://www.xilinx.com</a></p>
</section>
<section id="wechat-public-number">
<h2>WeChat Public Number:<a class="headerlink" href="#wechat-public-number" title="Link to this heading"></a></h2>
<p><img alt="../../_images/vx.png" src="../../_images/vx.png" /></p>
<div style="page-break-after:always;"></div></section>
<section id="overview">
<h2>●1. Overview<a class="headerlink" href="#overview" title="Link to this heading"></a></h2>
<p>XME0726 is a system module based on Xilinx Zynq-SoC (XC7Z010 or XC7Z020) from Microphase Technology.</p>
<p>It integrates 1GByte DDR3 RAM, 32MByte SPI flash, Gigabit Ethernet PHY transceiver and a large number of configurable I/Os expandable via high-speed connectors. With a size of only 4.5 x 3.5cm, the module is small and flexible enough to be used in a wide range of applications.</p>
<p>The core board extends 120 single-ended IOs on the PL side (can be configured as 60 pairs of differential IOs), with adjustable IO voltages; 32 IOs on the PS side, and a Gigabit Ethernet PHY, with equal-length differential processing of the FPGA pin-to-connector alignment, and impedance of 50 ohms single-ended and 100 ohms differential. This is very important for high-speed signal transmission application scenarios.</p>
<section id="board-layout">
<h3>○Board Layout<a class="headerlink" href="#board-layout" title="Link to this heading"></a></h3>
<p><img alt="../../_images/layout1.png" src="../../_images/layout1.png" /></p>
<div style="page-break-after:always;"></div></section>
<section id="key-features">
<h3>○Key Features<a class="headerlink" href="#key-features" title="Link to this heading"></a></h3>
<ul class="simple">
<li><p>Xilinx Zynq™ XC7Z010-1CLG400C (7010 Version Only),<br />Xilinx Zynq™ XC7Z020-2CLG400C (7020 Version Only).</p></li>
<li><p>DDR3: PS 1GB DDR3 RAM.</p></li>
<li><p>Flash: 256Mbit QSPI Flash.</p></li>
<li><p>LED: 1 Power LED, 1 FPGA Done LED;<br />     1 PS users LED.</p></li>
<li><p>MIO: 32 MIOs, 8 IOs at 3.3V, 24 IOs at 1.8V.</p></li>
<li><p>PL GPIO: 120, Adjustable Voltage, 60 LVDS Pairs.</p></li>
<li><p>Giga ETH: 10/100/1000M Adaptive</p></li>
<li><p>USB Host: USB2.0 PHY(USB3320)</p></li>
<li><p>CLOCK: 1 33.33Mhz active crystal oscillator provides a stable clock for the PS system.</p></li>
<li><p>Connectors: 2 * 120pin High Speed B2B Connectors</p></li>
</ul>
</section>
<section id="block-diagram">
<h3>○Block diagram<a class="headerlink" href="#block-diagram" title="Link to this heading"></a></h3>
<p><img alt="../../_images/block_diagram1.png" src="../../_images/block_diagram1.png" /></p>
</section>
<section id="mechanical-spec">
<h3>○Mechanical Spec<a class="headerlink" href="#mechanical-spec" title="Link to this heading"></a></h3>
<p><img alt="../../_images/XME0726_MECH.png" src="../../_images/XME0726_MECH.png" /></p>
</section>
</section>
<section id="function-resources">
<h2>●2. Function Resources<a class="headerlink" href="#function-resources" title="Link to this heading"></a></h2>
<section id="fpga">
<h3>○FPGA<a class="headerlink" href="#fpga" title="Link to this heading"></a></h3>
<ul>
<li><p>667 MHz dual-core Cortex-A9 processor</p></li>
<li><p>DDR3L me  mory controller with 8 DMA channels and 4</p></li>
<li><p>High-Performance AXI3 Slave ports</p></li>
<li><p>High-bandwidth peripheral controllers: 1G Ethernet, USB 2.0, SDIO</p></li>
<li><p>Low-bandwidth peripheral controllers: SPI, UART, CAN, I2C</p></li>
<li><p>Programmable from JTAG, Quad-SPI flash, and microSD card</p></li>
<li><p>Programmable logic equivalent to Artix-7 FPGA</p>
<p>LUTs: 17,600 (7010)<br />     53,200(7020)<br />DSP Slices: 80 (7010)<br />          220 (7020)<br />Logic Cells: 28K (7010)<br />          85K(7020)<br />Flip-Flops: 35,200 (7010)<br />         106,400 (7020)<br />Total Block RAM: 2.1Mb (7010)<br />                4.9Mb (7020)</p>
</li>
<li><p>Analog Mixed Signal (AMS) / XADC:  2x 12 bit, MSPS ADCs with up to 17 Differential Inputs</p></li>
<li><p>Security: AES &amp; SHA 256b Decryption &amp; Authentication for Secure Programmable Logic Config</p></li>
</ul>
</section>
<section id="ddr3">
<h3>○DDR3<a class="headerlink" href="#ddr3" title="Link to this heading"></a></h3>
<p>The module uses two 16-bit DDR3 memory chips, with a capacity of 512MB for a single chip and 1GB for two chips.</p>
<table border="1" class="docutils">
<thead>
<tr>
<th>Signal Name</th>
<th>PIN Number</th>
<th>Signal Name</th>
<th>PIN Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>PS_DDR3_A0</td>
<td>N2</td>
<td>PS_DDR3_D9</td>
<td>E3</td>
</tr>
<tr>
<td>PS_DDR3_A1</td>
<td>K2</td>
<td>PS_DDR3_D10</td>
<td>G3</td>
</tr>
<tr>
<td>PS_DDR3_A2</td>
<td>M3</td>
<td>PS_DDR3_D11</td>
<td>H3</td>
</tr>
<tr>
<td>PS_DDR3_A3</td>
<td>K3</td>
<td>PS_DDR3_D12</td>
<td>J3</td>
</tr>
<tr>
<td>PS_DDR3_A4</td>
<td>M4</td>
<td>PS_DDR3_D13</td>
<td>H2</td>
</tr>
<tr>
<td>PS_DDR3_A5</td>
<td>L1</td>
<td>PS_DDR3_D14</td>
<td>H1</td>
</tr>
<tr>
<td>PS_DDR3_A6</td>
<td>L4</td>
<td>PS_DDR3_D15</td>
<td>J1</td>
</tr>
<tr>
<td>PS_DDR3_A7</td>
<td>K4</td>
<td>PS_DDR3_D16</td>
<td>P1</td>
</tr>
<tr>
<td>PS_DDR3_A8</td>
<td>K1</td>
<td>PS_DDR3_D17</td>
<td>P3</td>
</tr>
<tr>
<td>PS_DDR3_A9</td>
<td>J4</td>
<td>PS_DDR3_D18</td>
<td>R3</td>
</tr>
<tr>
<td>PS_DDR3_A10</td>
<td>F5</td>
<td>PS_DDR3_D19</td>
<td>R1</td>
</tr>
<tr>
<td>PS_DDR3_A11</td>
<td>G4</td>
<td>PS_DDR3_D20</td>
<td>T4</td>
</tr>
<tr>
<td>PS_DDR3_A12</td>
<td>E4</td>
<td>PS_DDR3_D21</td>
<td>U4</td>
</tr>
<tr>
<td>PS_DDR3_A13</td>
<td>D4</td>
<td>PS_DDR3_D22</td>
<td>U2</td>
</tr>
<tr>
<td>PS_DDR3_A14</td>
<td>F4</td>
<td>PS_DDR3_D23</td>
<td>U3</td>
</tr>
<tr>
<td>PS_DDR3_BA0</td>
<td>L5</td>
<td>PS_DDR3_D24</td>
<td>V1</td>
</tr>
<tr>
<td>PS_DDR3_BA1</td>
<td>R4</td>
<td>PS_DDR3_D25</td>
<td>Y3</td>
</tr>
<tr>
<td>PS_DDR3_BA2</td>
<td>J5</td>
<td>PS_DDR3_D26</td>
<td>W1</td>
</tr>
<tr>
<td>PS_DDR3_NCAS</td>
<td>P5</td>
<td>PS_DDR3_D27</td>
<td>Y4</td>
</tr>
<tr>
<td>PS_DDR3_CKE</td>
<td>N3</td>
<td>PS_DDR3_D28</td>
<td>Y2</td>
</tr>
<tr>
<td>PS_DDR3_CLK_N</td>
<td>M2</td>
<td>PS_DDR3_D29</td>
<td>W3</td>
</tr>
<tr>
<td>PS_DDR3_CLK_P</td>
<td>L2</td>
<td>PS_DDR3_D30</td>
<td>V2</td>
</tr>
<tr>
<td>PS_DDR3_NCS</td>
<td>N1</td>
<td>PS_DDR3_D31</td>
<td>V3</td>
</tr>
<tr>
<td>PS_DDR3_DM0</td>
<td>A1</td>
<td>PS_DDR3_DQS_N0</td>
<td>B2</td>
</tr>
<tr>
<td>PS_DDR3_DM1</td>
<td>F1</td>
<td>PS_DDR3_DQS_N1</td>
<td>F2</td>
</tr>
<tr>
<td>PS_DDR3_DM2</td>
<td>T1</td>
<td>PS_DDR3_DQS_N2</td>
<td>T2</td>
</tr>
<tr>
<td>PS_DDR3_DM3</td>
<td>Y1</td>
<td>PS_DDR3_DQS_N3</td>
<td>W4</td>
</tr>
<tr>
<td>PS_DDR3_D0</td>
<td>C3</td>
<td>PS_DDR3_DQS_P0</td>
<td>C2</td>
</tr>
<tr>
<td>PS_DDR3_D1</td>
<td>B3</td>
<td>PS_DDR3_DQS_P1</td>
<td>G2</td>
</tr>
<tr>
<td>PS_DDR3_D2</td>
<td>A2</td>
<td>PS_DDR3_DQS_P2</td>
<td>R2</td>
</tr>
<tr>
<td>PS_DDR3_D3</td>
<td>A4</td>
<td>PS_DDR3_DQS_P3</td>
<td>W5</td>
</tr>
<tr>
<td>PS_DDR3_D4</td>
<td>D3</td>
<td>PS_DDR3_NRST</td>
<td>B4</td>
</tr>
<tr>
<td>PS_DDR3_D5</td>
<td>D1</td>
<td>PS_DDR3_ODT</td>
<td>N5</td>
</tr>
<tr>
<td>PS_DDR3_D6</td>
<td>C1</td>
<td>PS_DDR3_NRAS</td>
<td>P4</td>
</tr>
<tr>
<td>PS_DDR3_D7</td>
<td>E1</td>
<td>PS_DDR3_NWE</td>
<td>M5</td>
</tr>
<tr>
<td>PS_DDR3_D8</td>
<td>E2</td>
<td></td>
<td>****</td>
</tr>
</tbody>
</table></section>
<section id="giga-eth">
<h3>○Giga ETH<a class="headerlink" href="#giga-eth" title="Link to this heading"></a></h3>
<p>The RTL8211F chip supports 10/100/1000M network transfer rate and communicates with the MAC layer of the Zynq7000 PS system via the RGMII interface. It supports MDI/MDX adaptation, multiple speed adaptation, master/slave adaptation and MDIO bus support for PHY register management.</p>
</section>
<section id="jtag">
<h3>○JTAG<a class="headerlink" href="#jtag" title="Link to this heading"></a></h3>
<p>The JTAG signal link of the XME0726 is connected to the expansion connector.</p>
<table border="1" class="docutils">
<thead>
<tr>
<th style="text-align: center;">Signal</th>
<th style="text-align: center;">JM3 Pin Number</th>
<th>Explain</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align: center;">FPGA_TCK</td>
<td style="text-align: center;">Pin103</td>
<td>Input (3.3V)</td>
</tr>
<tr>
<td style="text-align: center;">FPGA_TDI</td>
<td style="text-align: center;">Pin99</td>
<td>Input (3.3V)</td>
</tr>
<tr>
<td style="text-align: center;">FPGA_TDO</td>
<td style="text-align: center;">Pin101</td>
<td>Output (3.3V)</td>
</tr>
<tr>
<td style="text-align: center;">FPGA_TMS</td>
<td style="text-align: center;">Pin105</td>
<td>Output (3.3V)</td>
</tr>
</tbody>
</table></section>
<section id="boot-config">
<h3>○Boot Config<a class="headerlink" href="#boot-config" title="Link to this heading"></a></h3>
<p>ZYNQ startup mode by configuring the MODE1(JM3 PIN108), MODE0(JM3 PIN106), the core module ZYNQ configuration schematic is shown below.</p>
<p><img alt="../../_images/BOOT3.png" src="../../_images/BOOT3.png" /></p>
<table border="1" class="docutils">
<thead>
<tr>
<th style="text-align: center;">Mode</th>
<th style="text-align: center;">MODE1(JM3 PIN108)</th>
<th style="text-align: center;">MODE0(JM3 PIN106)</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align: center;">JTAG</td>
<td style="text-align: center;">Connection to GND</td>
<td style="text-align: center;">Connection to GND</td>
</tr>
<tr>
<td style="text-align: center;">QSPI</td>
<td style="text-align: center;">NC</td>
<td style="text-align: center;">Connection to GND</td>
</tr>
<tr>
<td style="text-align: center;">SD</td>
<td style="text-align: center;">NC</td>
<td style="text-align: center;">NC</td>
</tr>
</tbody>
</table></section>
<section id="quad-spi-flash">
<h3>○Quad-SPI Flash<a class="headerlink" href="#quad-spi-flash" title="Link to this heading"></a></h3>
<p>On-board 256M Quad-SPI Flash memory W25Q256FVEI is used to store initial FPGA configuration and user’s application as well as data.</p>
<table border="1" class="docutils">
<thead>
<tr>
<th style="text-align: center;">Position</th>
<th style="text-align: center;">Model</th>
<th style="text-align: center;">Capacity</th>
<th style="text-align: center;">Factory</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align: center;">U7</td>
<td style="text-align: center;">W25Q256FVEI</td>
<td style="text-align: center;">256 Byte</td>
<td style="text-align: center;">Winbond</td>
</tr>
</tbody>
</table></section>
<section id="clock">
<h3>○Clock<a class="headerlink" href="#clock" title="Link to this heading"></a></h3>
<p>The XME0726 core board provides a 33.3Mhz active clock for the PS system.</p>
<p>The clock for the PL section can be generated by the PLL in the PS section, or the user can use it as a clock input to the PL section by connecting an external clock source to the dedicated clock pin of the module.</p>
<table border="1" class="docutils">
<thead>
<tr>
<th style="text-align: center;">Position</th>
<th style="text-align: center;">Signal Name</th>
<th style="text-align: center;">Frequency</th>
<th style="text-align: center;">Pin Number</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align: center;">Y2</td>
<td style="text-align: center;">PS_CLK_33d3</td>
<td style="text-align: center;">33.333Mhz</td>
<td style="text-align: center;">E7</td>
</tr>
</tbody>
</table></section>
<section id="power">
<h3>○Power<a class="headerlink" href="#power" title="Link to this heading"></a></h3>
<p><strong>Please note that the power input of XME0726 is +5V. We recommend using a 5V/2A power supply.</strong></p>
<p>Once the module is powered up, it will be cascaded in order to complete the power-up process in the following sequence: 1.0V- &gt; 1.8V-&gt; 1.5V- &gt; 3.3V. The 3.3V output will be powered up last, and at the same time, it will provide the PG signal of system power status.</p>
</section>
<section id="led">
<h3>○LED<a class="headerlink" href="#led" title="Link to this heading"></a></h3>
<p>The XME0726 board provides three LEDs, the power indicator, the FPGA configuration status light and  the PS-controlled user LED.</p>
<p>The LED signals are described in the following table.</p>
<table border="1" class="docutils">
<thead>
<tr>
<th style="text-align: center;">LED</th>
<th style="text-align: center;">FPGA Pin</th>
<th>Explain</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align: center;">D5</td>
<td style="text-align: center;">-</td>
<td>Power LED</td>
</tr>
<tr>
<td style="text-align: center;">D2</td>
<td style="text-align: center;">R11</td>
<td>FPGA configuration status LED, LED on when FPGA successful configuration</td>
</tr>
<tr>
<td style="text-align: center;">D3</td>
<td style="text-align: center;">E6</td>
<td>LED on when Bank500 MIO0 output is</td>
</tr>
</tbody>
</table></section>
<section id="expansion-ports">
<h3>○Expansion Ports<a class="headerlink" href="#expansion-ports" title="Link to this heading"></a></h3>
<p>The XME0726 uses two sets of connectors, JM1 and JM3, for the FPGA IO signals and Ethernet interface.</p>
<p>2 x AXK5A2137YG, 120Pin, 0.5mm Pitch</p>
<table border="1" class="docutils">
<thead>
<tr>
<th style="text-align: center;">Core Board Connector Models</th>
<th style="text-align: center;">Based Board Connector Models</th>
<th style="text-align: center;">Manufacturers</th>
<th style="text-align: center;">Mated height</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align: center;">AXK5A2137YG</td>
<td style="text-align: center;">AXK6A2337YG</td>
<td style="text-align: center;">Panasonic</td>
<td style="text-align: center;">3mm</td>
</tr>
</tbody>
</table><p>FPGA Bank, Number of IOs vs. B2B Connector Table</p>
<table border="1" class="docutils">
<thead>
<tr>
<th style="text-align: center;">FPGA Bank</th>
<th style="text-align: center;">B2B Connector</th>
<th style="text-align: center;">IO Number</th>
<th style="text-align: center;">Voltage</th>
<th style="text-align: center;">Explain</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align: center;">Bank500</td>
<td style="text-align: center;">JM1</td>
<td style="text-align: center;">8</td>
<td style="text-align: center;">3.3V</td>
<td style="text-align: center;"></td>
</tr>
<tr>
<td style="text-align: center;">BANK501</td>
<td style="text-align: center;">JM1</td>
<td style="text-align: center;">24</td>
<td style="text-align: center;">1.8V</td>
<td style="text-align: center;"></td>
</tr>
<tr>
<td style="text-align: center;">Bank35</td>
<td style="text-align: center;">JM1</td>
<td style="text-align: center;">48</td>
<td style="text-align: center;">Adjustable</td>
<td style="text-align: center;">48 single-ended, can be mated to 24 differential pairs</td>
</tr>
<tr>
<td style="text-align: center;">Bank12</td>
<td style="text-align: center;">JM3</td>
<td style="text-align: center;">48</td>
<td style="text-align: center;">Adjustable</td>
<td style="text-align: center;">48 single-ended, can be mated to 24 differential pairs</td>
</tr>
<tr>
<td style="text-align: center;">Bank13</td>
<td style="text-align: center;">JM3</td>
<td style="text-align: center;">24</td>
<td style="text-align: center;">Adjustable</td>
<td style="text-align: center;">24 single-ended, can be mated to 12 differential pairs</td>
</tr>
</tbody>
</table><p>Description:</p>
<ol class="simple">
<li><p>Bank35 IO level depends on JM1 Pin29&amp;30 voltage input, input range 1.2V~3.3V.</p></li>
<li><p>Bank34 IO level depends on JM3 Pin29&amp;30 voltage input, input range 1.2V~3.3V.</p></li>
<li><p>Bank13 IO level depends on JM3 Pin89&amp;90 voltage input, input range 1.2V~3.3V.</p></li>
<li><p>MIO8-MIO15 (JM1 Pin111-Pin118), JTAG,RESET (JM1 Pin99~Pin108) level is 3.3V.</p></li>
<li><p>MIO28-MIO51 (JM1 Pin81-Pin108) level is 1.8V.</p></li>
<li><p>Please refer to the ‘<a class="reference external" href="https://github.com/MicroPhase/fpga-docs/blob/master/others/XME0726_Pinout_Table.pdf">XME0726_Pinout _Table</a>’ for detailed pin definitions of the XME0726.</p></li>
</ol>
</section>
</section>
<section id="related-documents">
<h2>●3. Related Documents<a class="headerlink" href="#related-documents" title="Link to this heading"></a></h2>
<section id="xme0726">
<h3>○XME0726<a class="headerlink" href="#xme0726" title="Link to this heading"></a></h3>
<ul class="simple">
<li><p><a class="reference external" href="https://github.com/MicroPhase/fpga-docs/blob/master/schematic/XME0726_R10.pdf">XME0726_R10 Schematic</a> (PDF)</p></li>
<li><p><a class="reference external" href="https://github.com/MicroPhase/fpga-docs/blob/master/mechanical/XME0726/XME0726_R10_Dimensions.pdf">XME0726_R10 Dimensions</a> (PDF)</p></li>
<li><p><a class="reference external" href="https://github.com/MicroPhase/fpga-docs/blob/master/mechanical/XME0726/XME0726_R10_Dimensions_source_file.dxf">XME0726_R10 Dimensions source file</a> (DXF)</p></li>
</ul>
</section>
<section id="dev-xme0726">
<h3>○Dev_XME0726<a class="headerlink" href="#dev-xme0726" title="Link to this heading"></a></h3>
<ul class="simple">
<li><p>Dev_XME0726 Reference Manual(HTML)-To be added</p></li>
<li><p><a class="reference external" href="https://github.com/MicroPhase/fpga-docs/blob/master/schematic/Dev_XME0726_R10.pdf">Dev_XME0726_R10 Schematic</a>(PDF)</p></li>
<li><p><a class="reference external" href="https://github.com/MicroPhase/fpga-docs/blob/master/mechanical/XME0726/Dev_XME0726_R10_Dimensions.pdf">Dev_XME0726_R10 Dimensions</a>(PDF)</p></li>
<li><p><a class="reference external" href="https://github.com/MicroPhase/fpga-docs/blob/master/others/Dev_XME0726_R10_Board_source_file.BRD">Dev_XME0726_R10 Board source file</a>(Brd)</p></li>
</ul>
</section>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="../XME0724/XME0724-Reference_Manual.html" class="btn btn-neutral float-left" title="XME0724 Reference Manual" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="../XME7035/XME7035-Reference_Manual.html" class="btn btn-neutral float-right" title="XME7035 Reference Manual" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2025, Microphase.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>