Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Nov 29 09:22:59 2017
| Host         : LAPTOP-4BG5P6QM running 64-bit major release  (build 9200)
| Command      : report_methodology -file RAT_wrapper_methodology_drc_routed.rpt -rpx RAT_wrapper_methodology_drc_routed.rpx
| Design       : RAT_wrapper
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 410
+-----------+----------+-----------------------------------------------------------+------------+
| Rule      | Severity | Description                                               | Violations |
+-----------+----------+-----------------------------------------------------------+------------+
| SYNTH-5   | Warning  | Mapped onto distributed RAM because of timing constraints | 128        |
| TIMING-17 | Warning  | Non-clocked sequential cell                               | 264        |
| TIMING-18 | Warning  | Missing input or output delay                             | 10         |
| TIMING-20 | Warning  | Non-clocked latch                                         | 4          |
| XDCC-5    | Warning  | User Non-Timing constraint/property overwritten           | 4          |
+-----------+----------+-----------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-5#1 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_0_127_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#2 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_0_127_1_1 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#3 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_0_127_2_2 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#4 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_0_127_3_3 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#5 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_0_127_4_4 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#6 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_0_127_5_5 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#7 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_0_127_6_6 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#8 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_0_127_7_7 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#9 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1024_1151_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#10 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1024_1151_1_1 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#11 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1024_1151_2_2 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#12 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1024_1151_3_3 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#13 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1024_1151_4_4 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#14 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1024_1151_5_5 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#15 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1024_1151_6_6 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#16 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1024_1151_7_7 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#17 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1152_1279_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#18 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1152_1279_1_1 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#19 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1152_1279_2_2 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#20 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1152_1279_3_3 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#21 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1152_1279_4_4 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#22 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1152_1279_5_5 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#23 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1152_1279_6_6 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#24 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1152_1279_7_7 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#25 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1280_1407_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#26 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1280_1407_1_1 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#27 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1280_1407_2_2 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#28 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1280_1407_3_3 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#29 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1280_1407_4_4 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#30 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1280_1407_5_5 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#31 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1280_1407_6_6 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#32 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1280_1407_7_7 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#33 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_128_255_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#34 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_128_255_1_1 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#35 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_128_255_2_2 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#36 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_128_255_3_3 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#37 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_128_255_4_4 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#38 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_128_255_5_5 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#39 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_128_255_6_6 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#40 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_128_255_7_7 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#41 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1408_1535_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#42 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1408_1535_1_1 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#43 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1408_1535_2_2 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#44 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1408_1535_3_3 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#45 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1408_1535_4_4 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#46 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1408_1535_5_5 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#47 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1408_1535_6_6 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#48 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1408_1535_7_7 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#49 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1536_1663_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#50 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1536_1663_1_1 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#51 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1536_1663_2_2 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#52 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1536_1663_3_3 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#53 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1536_1663_4_4 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#54 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1536_1663_5_5 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#55 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1536_1663_6_6 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#56 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1536_1663_7_7 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#57 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1664_1791_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#58 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1664_1791_1_1 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#59 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1664_1791_2_2 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#60 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1664_1791_3_3 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#61 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1664_1791_4_4 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#62 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1664_1791_5_5 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#63 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1664_1791_6_6 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#64 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1664_1791_7_7 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#65 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1792_1919_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#66 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1792_1919_1_1 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#67 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1792_1919_2_2 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#68 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1792_1919_3_3 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#69 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1792_1919_4_4 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#70 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1792_1919_5_5 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#71 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1792_1919_6_6 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#72 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1792_1919_7_7 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#73 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1920_2047_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#74 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1920_2047_1_1 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#75 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1920_2047_2_2 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#76 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1920_2047_3_3 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#77 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1920_2047_4_4 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#78 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1920_2047_5_5 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#79 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1920_2047_6_6 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#80 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_1920_2047_7_7 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#81 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_256_383_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#82 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_256_383_1_1 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#83 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_256_383_2_2 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#84 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_256_383_3_3 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#85 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_256_383_4_4 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#86 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_256_383_5_5 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#87 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_256_383_6_6 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#88 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_256_383_7_7 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#89 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_384_511_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#90 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_384_511_1_1 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#91 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_384_511_2_2 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#92 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_384_511_3_3 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#93 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_384_511_4_4 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#94 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_384_511_5_5 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#95 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_384_511_6_6 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#96 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_384_511_7_7 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#97 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_512_639_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#98 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_512_639_1_1 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#99 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_512_639_2_2 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#100 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_512_639_3_3 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#101 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_512_639_4_4 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#102 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_512_639_5_5 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#103 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_512_639_6_6 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#104 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_512_639_7_7 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#105 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_640_767_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#106 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_640_767_1_1 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#107 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_640_767_2_2 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#108 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_640_767_3_3 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#109 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_640_767_4_4 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#110 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_640_767_5_5 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#111 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_640_767_6_6 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#112 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_640_767_7_7 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#113 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_768_895_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#114 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_768_895_1_1 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#115 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_768_895_2_2 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#116 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_768_895_3_3 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#117 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_768_895_4_4 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#118 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_768_895_5_5 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#119 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_768_895_6_6 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#120 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_768_895_7_7 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#121 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_896_1023_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#122 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_896_1023_1_1 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#123 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_896_1023_2_2 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#124 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_896_1023_3_3 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#125 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_896_1023_4_4 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#126 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_896_1023_5_5 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#127 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_896_1023_6_6 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#128 Warning
Mapped onto distributed RAM because of timing constraints  
The instance VGA/frameBuffer/mem_reg_896_1023_7_7 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin CPU/my_FlagReg_C/OUT_FLAG_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin CPU/my_FlagReg_Z/OUT_FLAG_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin CPU/my_PC/R2/count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin CPU/my_PC/R2/count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin CPU/my_PC/R2/count_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin CPU/my_PC/R2/count_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin CPU/my_PC/R2/count_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin CPU/my_PC/R2/count_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin CPU/my_PC/R2/count_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin CPU/my_PC/R2/count_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin CPU/my_PC/R2/count_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin CPU/my_PC/R2/count_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin CPU/my_ScratchRAM/RAM_reg_0_255_0_0/RAMS64E_A/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin CPU/my_ScratchRAM/RAM_reg_0_255_0_0/RAMS64E_B/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin CPU/my_ScratchRAM/RAM_reg_0_255_0_0/RAMS64E_C/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin CPU/my_ScratchRAM/RAM_reg_0_255_0_0/RAMS64E_D/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin CPU/my_ScratchRAM/RAM_reg_0_255_1_1/RAMS64E_A/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin CPU/my_ScratchRAM/RAM_reg_0_255_1_1/RAMS64E_B/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin CPU/my_ScratchRAM/RAM_reg_0_255_1_1/RAMS64E_C/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Warning
Non-clocked sequential cell  
The clock pin CPU/my_ScratchRAM/RAM_reg_0_255_1_1/RAMS64E_D/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Warning
Non-clocked sequential cell  
The clock pin CPU/my_ScratchRAM/RAM_reg_0_255_2_2/RAMS64E_A/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Warning
Non-clocked sequential cell  
The clock pin CPU/my_ScratchRAM/RAM_reg_0_255_2_2/RAMS64E_B/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Warning
Non-clocked sequential cell  
The clock pin CPU/my_ScratchRAM/RAM_reg_0_255_2_2/RAMS64E_C/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Warning
Non-clocked sequential cell  
The clock pin CPU/my_ScratchRAM/RAM_reg_0_255_2_2/RAMS64E_D/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Warning
Non-clocked sequential cell  
The clock pin CPU/my_ScratchRAM/RAM_reg_0_255_3_3/RAMS64E_A/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Warning
Non-clocked sequential cell  
The clock pin CPU/my_ScratchRAM/RAM_reg_0_255_3_3/RAMS64E_B/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Warning
Non-clocked sequential cell  
The clock pin CPU/my_ScratchRAM/RAM_reg_0_255_3_3/RAMS64E_C/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Warning
Non-clocked sequential cell  
The clock pin CPU/my_ScratchRAM/RAM_reg_0_255_3_3/RAMS64E_D/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Warning
Non-clocked sequential cell  
The clock pin CPU/my_ScratchRAM/RAM_reg_0_255_4_4/RAMS64E_A/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Warning
Non-clocked sequential cell  
The clock pin CPU/my_ScratchRAM/RAM_reg_0_255_4_4/RAMS64E_B/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Warning
Non-clocked sequential cell  
The clock pin CPU/my_ScratchRAM/RAM_reg_0_255_4_4/RAMS64E_C/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Warning
Non-clocked sequential cell  
The clock pin CPU/my_ScratchRAM/RAM_reg_0_255_4_4/RAMS64E_D/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Warning
Non-clocked sequential cell  
The clock pin CPU/my_ScratchRAM/RAM_reg_0_255_5_5/RAMS64E_A/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Warning
Non-clocked sequential cell  
The clock pin CPU/my_ScratchRAM/RAM_reg_0_255_5_5/RAMS64E_B/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Warning
Non-clocked sequential cell  
The clock pin CPU/my_ScratchRAM/RAM_reg_0_255_5_5/RAMS64E_C/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Warning
Non-clocked sequential cell  
The clock pin CPU/my_ScratchRAM/RAM_reg_0_255_5_5/RAMS64E_D/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Warning
Non-clocked sequential cell  
The clock pin CPU/my_ScratchRAM/RAM_reg_0_255_6_6/RAMS64E_A/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Warning
Non-clocked sequential cell  
The clock pin CPU/my_ScratchRAM/RAM_reg_0_255_6_6/RAMS64E_B/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Warning
Non-clocked sequential cell  
The clock pin CPU/my_ScratchRAM/RAM_reg_0_255_6_6/RAMS64E_C/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Warning
Non-clocked sequential cell  
The clock pin CPU/my_ScratchRAM/RAM_reg_0_255_6_6/RAMS64E_D/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Warning
Non-clocked sequential cell  
The clock pin CPU/my_ScratchRAM/RAM_reg_0_255_7_7/RAMS64E_A/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Warning
Non-clocked sequential cell  
The clock pin CPU/my_ScratchRAM/RAM_reg_0_255_7_7/RAMS64E_B/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Warning
Non-clocked sequential cell  
The clock pin CPU/my_ScratchRAM/RAM_reg_0_255_7_7/RAMS64E_C/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Warning
Non-clocked sequential cell  
The clock pin CPU/my_ScratchRAM/RAM_reg_0_255_7_7/RAMS64E_D/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Warning
Non-clocked sequential cell  
The clock pin CPU/my_ScratchRAM/RAM_reg_0_255_8_8/RAMS64E_A/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Warning
Non-clocked sequential cell  
The clock pin CPU/my_ScratchRAM/RAM_reg_0_255_8_8/RAMS64E_B/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Warning
Non-clocked sequential cell  
The clock pin CPU/my_ScratchRAM/RAM_reg_0_255_8_8/RAMS64E_C/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Warning
Non-clocked sequential cell  
The clock pin CPU/my_ScratchRAM/RAM_reg_0_255_8_8/RAMS64E_D/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Warning
Non-clocked sequential cell  
The clock pin CPU/my_ScratchRAM/RAM_reg_0_255_9_9/RAMS64E_A/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Warning
Non-clocked sequential cell  
The clock pin CPU/my_ScratchRAM/RAM_reg_0_255_9_9/RAMS64E_B/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Warning
Non-clocked sequential cell  
The clock pin CPU/my_ScratchRAM/RAM_reg_0_255_9_9/RAMS64E_C/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Warning
Non-clocked sequential cell  
The clock pin CPU/my_ScratchRAM/RAM_reg_0_255_9_9/RAMS64E_D/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Warning
Non-clocked sequential cell  
The clock pin CPU/my_Stack_Pointer/count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Warning
Non-clocked sequential cell  
The clock pin CPU/my_Stack_Pointer/count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Warning
Non-clocked sequential cell  
The clock pin CPU/my_Stack_Pointer/count_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Warning
Non-clocked sequential cell  
The clock pin CPU/my_Stack_Pointer/count_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Warning
Non-clocked sequential cell  
The clock pin CPU/my_Stack_Pointer/count_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Warning
Non-clocked sequential cell  
The clock pin CPU/my_Stack_Pointer/count_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Warning
Non-clocked sequential cell  
The clock pin CPU/my_Stack_Pointer/count_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Warning
Non-clocked sequential cell  
The clock pin CPU/my_Stack_Pointer/count_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Warning
Non-clocked sequential cell  
The clock pin CPU/my_cu/PS_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Warning
Non-clocked sequential cell  
The clock pin CPU/my_cu/PS_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Warning
Non-clocked sequential cell  
The clock pin CPU/my_int_input/flip_flop_out_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Warning
Non-clocked sequential cell  
The clock pin CPU/my_prog_rom/CPU/my_prog_rom/ram_1024_x_18_cooolgate_en_gate_1_cooolDelFlop/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Warning
Non-clocked sequential cell  
The clock pin CPU/my_prog_rom/CPU/my_prog_rom/ram_1024_x_18_cooolgate_en_gate_2_cooolDelFlop/C is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Warning
Non-clocked sequential cell  
The clock pin CPU/my_prog_rom/ram_1024_x_18/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Warning
Non-clocked sequential cell  
The clock pin CPU/my_regfile/REG_reg_0_31_0_0/DP/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Warning
Non-clocked sequential cell  
The clock pin CPU/my_regfile/REG_reg_0_31_0_0/SP/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Warning
Non-clocked sequential cell  
The clock pin CPU/my_regfile/REG_reg_0_31_1_1/DP/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Warning
Non-clocked sequential cell  
The clock pin CPU/my_regfile/REG_reg_0_31_1_1/SP/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Warning
Non-clocked sequential cell  
The clock pin CPU/my_regfile/REG_reg_0_31_2_2/DP/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Warning
Non-clocked sequential cell  
The clock pin CPU/my_regfile/REG_reg_0_31_2_2/SP/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Warning
Non-clocked sequential cell  
The clock pin CPU/my_regfile/REG_reg_0_31_3_3/DP/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Warning
Non-clocked sequential cell  
The clock pin CPU/my_regfile/REG_reg_0_31_3_3/SP/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Warning
Non-clocked sequential cell  
The clock pin CPU/my_regfile/REG_reg_0_31_4_4/DP/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#76 Warning
Non-clocked sequential cell  
The clock pin CPU/my_regfile/REG_reg_0_31_4_4/SP/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#77 Warning
Non-clocked sequential cell  
The clock pin CPU/my_regfile/REG_reg_0_31_5_5/DP/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#78 Warning
Non-clocked sequential cell  
The clock pin CPU/my_regfile/REG_reg_0_31_5_5/SP/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#79 Warning
Non-clocked sequential cell  
The clock pin CPU/my_regfile/REG_reg_0_31_6_6/DP/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#80 Warning
Non-clocked sequential cell  
The clock pin CPU/my_regfile/REG_reg_0_31_6_6/SP/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#81 Warning
Non-clocked sequential cell  
The clock pin CPU/my_regfile/REG_reg_0_31_7_7/DP/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#82 Warning
Non-clocked sequential cell  
The clock pin CPU/my_regfile/REG_reg_0_31_7_7/SP/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#83 Warning
Non-clocked sequential cell  
The clock pin CPU/my_shad_flag_reg_c/OUT_FLAG_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#84 Warning
Non-clocked sequential cell  
The clock pin CPU/my_shad_flag_reg_z/OUT_FLAG_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#85 Warning
Non-clocked sequential cell  
The clock pin VGA/vga_out/Bout_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#86 Warning
Non-clocked sequential cell  
The clock pin VGA/vga_out/Bout_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#87 Warning
Non-clocked sequential cell  
The clock pin VGA/vga_out/Gout_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#88 Warning
Non-clocked sequential cell  
The clock pin VGA/vga_out/Gout_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#89 Warning
Non-clocked sequential cell  
The clock pin VGA/vga_out/Gout_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#90 Warning
Non-clocked sequential cell  
The clock pin VGA/vga_out/H_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#91 Warning
Non-clocked sequential cell  
The clock pin VGA/vga_out/Rout_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#92 Warning
Non-clocked sequential cell  
The clock pin VGA/vga_out/Rout_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#93 Warning
Non-clocked sequential cell  
The clock pin VGA/vga_out/Rout_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#94 Warning
Non-clocked sequential cell  
The clock pin VGA/vga_out/V_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#95 Warning
Non-clocked sequential cell  
The clock pin VGA/vga_out/horizontal_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#96 Warning
Non-clocked sequential cell  
The clock pin VGA/vga_out/horizontal_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#97 Warning
Non-clocked sequential cell  
The clock pin VGA/vga_out/horizontal_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#98 Warning
Non-clocked sequential cell  
The clock pin VGA/vga_out/horizontal_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#99 Warning
Non-clocked sequential cell  
The clock pin VGA/vga_out/horizontal_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#100 Warning
Non-clocked sequential cell  
The clock pin VGA/vga_out/horizontal_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#101 Warning
Non-clocked sequential cell  
The clock pin VGA/vga_out/horizontal_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#102 Warning
Non-clocked sequential cell  
The clock pin VGA/vga_out/horizontal_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#103 Warning
Non-clocked sequential cell  
The clock pin VGA/vga_out/horizontal_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#104 Warning
Non-clocked sequential cell  
The clock pin VGA/vga_out/horizontal_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#105 Warning
Non-clocked sequential cell  
The clock pin VGA/vga_out/vertical_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#106 Warning
Non-clocked sequential cell  
The clock pin VGA/vga_out/vertical_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#107 Warning
Non-clocked sequential cell  
The clock pin VGA/vga_out/vertical_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#108 Warning
Non-clocked sequential cell  
The clock pin VGA/vga_out/vertical_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#109 Warning
Non-clocked sequential cell  
The clock pin VGA/vga_out/vertical_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#110 Warning
Non-clocked sequential cell  
The clock pin VGA/vga_out/vertical_reg[4]_rep/C is not reached by a timing clock
Related violations: <none>

TIMING-17#111 Warning
Non-clocked sequential cell  
The clock pin VGA/vga_out/vertical_reg[4]_rep__0/C is not reached by a timing clock
Related violations: <none>

TIMING-17#112 Warning
Non-clocked sequential cell  
The clock pin VGA/vga_out/vertical_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#113 Warning
Non-clocked sequential cell  
The clock pin VGA/vga_out/vertical_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#114 Warning
Non-clocked sequential cell  
The clock pin VGA/vga_out/vertical_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#115 Warning
Non-clocked sequential cell  
The clock pin VGA/vga_out/vertical_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#116 Warning
Non-clocked sequential cell  
The clock pin VGA/vga_out/vertical_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#117 Warning
Non-clocked sequential cell  
The clock pin my_db_L_INT/FSM_sequential_PS_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#118 Warning
Non-clocked sequential cell  
The clock pin my_db_L_INT/FSM_sequential_PS_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#119 Warning
Non-clocked sequential cell  
The clock pin my_db_L_INT/FSM_sequential_PS_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#120 Warning
Non-clocked sequential cell  
The clock pin my_db_L_INT/bounce_counter/s_count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#121 Warning
Non-clocked sequential cell  
The clock pin my_db_L_INT/bounce_counter/s_count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#122 Warning
Non-clocked sequential cell  
The clock pin my_db_L_INT/bounce_counter/s_count_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#123 Warning
Non-clocked sequential cell  
The clock pin my_db_L_INT/bounce_counter/s_count_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#124 Warning
Non-clocked sequential cell  
The clock pin my_db_L_INT/bounce_counter/s_count_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#125 Warning
Non-clocked sequential cell  
The clock pin my_db_L_INT/bounce_counter/s_count_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#126 Warning
Non-clocked sequential cell  
The clock pin my_db_L_INT/bounce_counter/s_count_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#127 Warning
Non-clocked sequential cell  
The clock pin my_db_L_INT/bounce_counter/s_count_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#128 Warning
Non-clocked sequential cell  
The clock pin my_db_R_INT/FSM_sequential_PS_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#129 Warning
Non-clocked sequential cell  
The clock pin my_db_R_INT/FSM_sequential_PS_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#130 Warning
Non-clocked sequential cell  
The clock pin my_db_R_INT/FSM_sequential_PS_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#131 Warning
Non-clocked sequential cell  
The clock pin my_db_R_INT/bounce_counter/s_count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#132 Warning
Non-clocked sequential cell  
The clock pin my_db_R_INT/bounce_counter/s_count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#133 Warning
Non-clocked sequential cell  
The clock pin my_db_R_INT/bounce_counter/s_count_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#134 Warning
Non-clocked sequential cell  
The clock pin my_db_R_INT/bounce_counter/s_count_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#135 Warning
Non-clocked sequential cell  
The clock pin my_db_R_INT/bounce_counter/s_count_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#136 Warning
Non-clocked sequential cell  
The clock pin my_db_R_INT/bounce_counter/s_count_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#137 Warning
Non-clocked sequential cell  
The clock pin my_db_R_INT/bounce_counter/s_count_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#138 Warning
Non-clocked sequential cell  
The clock pin my_db_R_INT/bounce_counter/s_count_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#139 Warning
Non-clocked sequential cell  
The clock pin my_db_reset/FSM_sequential_PS_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#140 Warning
Non-clocked sequential cell  
The clock pin my_db_reset/FSM_sequential_PS_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#141 Warning
Non-clocked sequential cell  
The clock pin my_db_reset/FSM_sequential_PS_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#142 Warning
Non-clocked sequential cell  
The clock pin my_db_reset/bounce_counter/s_count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#143 Warning
Non-clocked sequential cell  
The clock pin my_db_reset/bounce_counter/s_count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#144 Warning
Non-clocked sequential cell  
The clock pin my_db_reset/bounce_counter/s_count_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#145 Warning
Non-clocked sequential cell  
The clock pin my_db_reset/bounce_counter/s_count_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#146 Warning
Non-clocked sequential cell  
The clock pin my_db_reset/bounce_counter/s_count_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#147 Warning
Non-clocked sequential cell  
The clock pin my_db_reset/bounce_counter/s_count_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#148 Warning
Non-clocked sequential cell  
The clock pin my_db_reset/bounce_counter/s_count_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#149 Warning
Non-clocked sequential cell  
The clock pin my_db_reset/bounce_counter/s_count_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#150 Warning
Non-clocked sequential cell  
The clock pin my_db_shoot/FSM_sequential_PS_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#151 Warning
Non-clocked sequential cell  
The clock pin my_db_shoot/FSM_sequential_PS_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#152 Warning
Non-clocked sequential cell  
The clock pin my_db_shoot/FSM_sequential_PS_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#153 Warning
Non-clocked sequential cell  
The clock pin my_db_shoot/bounce_counter/s_count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#154 Warning
Non-clocked sequential cell  
The clock pin my_db_shoot/bounce_counter/s_count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#155 Warning
Non-clocked sequential cell  
The clock pin my_db_shoot/bounce_counter/s_count_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#156 Warning
Non-clocked sequential cell  
The clock pin my_db_shoot/bounce_counter/s_count_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#157 Warning
Non-clocked sequential cell  
The clock pin my_db_shoot/bounce_counter/s_count_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#158 Warning
Non-clocked sequential cell  
The clock pin my_db_shoot/bounce_counter/s_count_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#159 Warning
Non-clocked sequential cell  
The clock pin my_db_shoot/bounce_counter/s_count_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#160 Warning
Non-clocked sequential cell  
The clock pin my_db_shoot/bounce_counter/s_count_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#161 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#162 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#163 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#164 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#165 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#166 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#167 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#168 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#169 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#170 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#171 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[32]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#172 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[33]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#173 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[34]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#174 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[35]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#175 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[36]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#176 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[37]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#177 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[38]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#178 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[39]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#179 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#180 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#181 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/FSM_sequential_pState_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#182 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/FSM_sequential_pState_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#183 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/FSM_sequential_pState_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#184 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/SS_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#185 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/byteCnt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#186 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/byteCnt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#187 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/byteCnt_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#188 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/getByte_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#189 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#190 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#191 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#192 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#193 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#194 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#195 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#196 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#197 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#198 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#199 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#200 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#201 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#202 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#203 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#204 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#205 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#206 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#207 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#208 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#209 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#210 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#211 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#212 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#213 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#214 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[32]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#215 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[33]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#216 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[34]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#217 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[35]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#218 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[36]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#219 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[37]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#220 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[38]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#221 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[39]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#222 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#223 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#224 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#225 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#226 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#227 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#228 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#229 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Int/BUSY_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#230 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Int/CE_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#231 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Int/bitCount_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#232 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Int/bitCount_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#233 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Int/bitCount_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#234 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Int/bitCount_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#235 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Int/bitCount_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#236 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Int/pState_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#237 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Int/pState_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#238 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Int/rSR_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#239 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Int/rSR_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#240 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Int/rSR_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#241 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Int/rSR_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#242 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Int/rSR_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#243 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Int/rSR_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#244 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Int/rSR_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#245 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/joystick_input/PmodJSTK_Int/SPI_Int/rSR_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#246 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/x/control/FSM_sequential_present_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#247 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/x/control/FSM_sequential_present_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#248 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/x/control/FSM_sequential_present_state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#249 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/x/control/signal_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#250 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/x/control/signal_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#251 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/x/control/signal_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#252 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/x/control/signal_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#253 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/y/control/FSM_sequential_present_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#254 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/y/control/FSM_sequential_present_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#255 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/y/control/FSM_sequential_present_state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#256 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/y/control/signal_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#257 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/y/control/signal_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#258 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/y/control/signal_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#259 Warning
Non-clocked sequential cell  
The clock pin my_jstksteptop/y/control/signal_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#260 Warning
Non-clocked sequential cell  
The clock pin my_sseg_dec_uni/cnt_dig_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#261 Warning
Non-clocked sequential cell  
The clock pin my_sseg_dec_uni/cnt_dig_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#262 Warning
Non-clocked sequential cell  
The clock pin s_int_port_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#263 Warning
Non-clocked sequential cell  
The clock pin s_int_port_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#264 Warning
Non-clocked sequential cell  
The clock pin s_int_port_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on RESET relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on SCLK relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on seg[0] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on seg[1] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on seg[2] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on seg[3] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on seg[4] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on seg[5] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on seg[6] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on seg[7] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch CPU/my_alu/s_c_reg cannot be properly analyzed as its control pin CPU/my_alu/s_c_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch CPU/my_alu/s_z_reg cannot be properly analyzed as its control pin CPU/my_alu/s_z_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch s_int_port_reg[0]_LDC cannot be properly analyzed as its control pin s_int_port_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch s_int_port_reg[1]_LDC cannot be properly analyzed as its control pin s_int_port_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

XDCC-5#1 Warning
User Non-Timing constraint/property overwritten  
A new XDC property PACKAGE_PIN on VGA_RGB[0] overrides a previous user property.
New Source: C:/Users/eclai/Desktop/cpe 233/space_invader/space_invader/space_invader.srcs/constrs_1/new/Constraints.xdc (Line: 266)
Previous Source: C:/Users/eclai/Desktop/cpe 233/space_invader/space_invader/space_invader.srcs/constrs_1/new/Constraints.xdc (Line: 264)
Related violations: <none>

XDCC-5#2 Warning
User Non-Timing constraint/property overwritten  
A new XDC property PACKAGE_PIN on VGA_RGB[1] overrides a previous user property.
New Source: C:/Users/eclai/Desktop/cpe 233/space_invader/space_invader/space_invader.srcs/constrs_1/new/Constraints.xdc (Line: 270)
Previous Source: C:/Users/eclai/Desktop/cpe 233/space_invader/space_invader/space_invader.srcs/constrs_1/new/Constraints.xdc (Line: 268)
Related violations: <none>

XDCC-5#3 Warning
User Non-Timing constraint/property overwritten  
A new XDC property PACKAGE_PIN on VGA_RGB[2] overrides a previous user property.
New Source: C:/Users/eclai/Desktop/cpe 233/space_invader/space_invader/space_invader.srcs/constrs_1/new/Constraints.xdc (Line: 278)
Previous Source: C:/Users/eclai/Desktop/cpe 233/space_invader/space_invader/space_invader.srcs/constrs_1/new/Constraints.xdc (Line: 276)
Related violations: <none>

XDCC-5#4 Warning
User Non-Timing constraint/property overwritten  
A new XDC property PACKAGE_PIN on VGA_RGB[5] overrides a previous user property.
New Source: C:/Users/eclai/Desktop/cpe 233/space_invader/space_invader/space_invader.srcs/constrs_1/new/Constraints.xdc (Line: 258)
Previous Source: C:/Users/eclai/Desktop/cpe 233/space_invader/space_invader/space_invader.srcs/constrs_1/new/Constraints.xdc (Line: 256)
Related violations: <none>


