verilog work "D:/lab_made/lab_3_of_4/lab_3_of_4.sim/sim_1/impl/timing/finit_avt_finit_avt_tb_time_impl.v"
vhdl work "D:/lab_made/lab_3_of_4/lab_3_of_4.srcs/sim_1/new/sim_addr_sel.vhd"
