<?xml version="1.0" encoding="UTF-8"?>
<BaliProject version="2.0" title="MachXO_pt" device="LCMXO256C-4M100C" synthesis="synplify" default_implementation="impl1">
    <Options/>
    <Implementation title="impl1" dir="impl1" description="impl1" default_strategy="Strategy1">
        <Options>
            <Option name="HDL type" value="Verilog"/>
            <Option name="def_top" value="machxo_pt"/>
            <Option name="top" value="machxo_pt"/>
        </Options>
        <Source name="MachXO_pt.v" type="Verilog" type_short="Verilog">
            <Options top_module="machxo_pt"/>
        </Source>
        <Source name="MachXO_pt.lpf" type="Logic Preference" type_short="LPF">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="Strategy1.sty"/>
</BaliProject>
